<stg><name>DW_conv.1.2.14.1</name>


<trans_list>

<trans id="2043" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3298" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2873" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2874" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2875" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2876" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2877" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2878" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2879" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2880" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2881" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2882" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2883" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2884" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2885" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2886" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2887" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2888" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2889" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2890" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2891" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2892" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2893" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2894" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2895" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2896" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2897" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2898" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2899" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2900" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2901" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2902" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2903" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2904" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2905" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2906" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2907" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2908" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2909" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2910" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2911" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2912" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2913" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2914" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2915" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2916" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2917" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2918" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2919" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2920" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2921" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2922" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2923" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2924" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2925" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2926" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2927" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2928" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2929" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2930" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2931" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2932" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2933" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2934" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2935" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2936" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2937" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2938" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2939" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2940" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2941" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2942" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2943" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2944" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2945" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2946" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2947" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2948" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2949" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2950" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2951" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2952" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2953" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2954" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2955" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2956" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2957" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2958" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2959" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2960" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2961" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2962" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2963" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2964" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2965" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2966" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2967" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2968" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2969" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2970" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2971" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2972" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2973" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2974" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2975" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2976" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2977" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2978" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2979" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2980" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2981" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2982" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2983" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2984" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2985" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2986" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2987" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2988" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2989" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2990" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2991" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2992" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2993" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2994" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2995" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2996" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2997" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2998" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2999" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3000" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3001" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3002" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3003" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3004" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3005" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3006" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3007" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3008" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3009" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3010" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3011" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3012" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3013" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3014" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3015" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3016" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3017" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3018" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3019" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3020" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3021" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3022" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3023" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3024" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3025" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3026" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3027" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3028" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3029" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3030" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3031" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3032" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3033" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3034" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3035" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3036" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3037" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3038" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3039" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3040" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3041" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3042" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3043" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3044" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3045" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3046" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3047" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3048" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3049" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3050" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3051" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3052" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3053" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3054" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3055" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3056" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3057" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3058" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3059" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3060" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3061" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3062" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3063" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3064" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3065" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3066" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3067" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3068" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3069" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3070" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3071" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3072" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3073" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3074" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3075" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3076" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3077" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3078" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3079" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3080" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3081" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3082" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3083" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3084" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3085" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3086" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3087" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3088" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3089" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3090" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3091" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3092" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3093" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3094" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3095" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3096" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3097" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3098" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3099" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3100" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3101" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3102" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3103" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3104" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3105" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3106" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3107" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3108" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3109" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3110" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3111" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3112" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3113" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3114" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3115" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3116" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3117" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3118" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3119" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3120" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3121" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3122" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3123" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3124" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3125" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3126" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3127" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3128" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3129" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3130" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3131" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3132" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3133" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3134" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3135" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3136" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3137" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3138" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3139" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3140" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3141" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3142" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3143" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3144" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3145" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3146" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3147" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3148" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3149" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3150" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3151" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3152" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3153" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3154" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3155" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3156" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3157" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3158" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3159" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3160" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3161" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3162" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3163" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3164" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3165" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3166" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3167" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3168" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3169" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3170" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3171" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3172" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3173" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3174" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3175" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3176" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3177" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3178" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3179" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3180" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3181" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3182" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3183" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3184" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3185" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3186" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3187" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3188" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3189" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3190" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3191" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3192" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3193" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3194" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3195" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3196" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3197" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3198" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3199" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3200" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3201" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3202" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3203" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3204" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3205" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3206" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3207" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3208" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3209" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3210" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3211" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3212" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3213" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3214" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3215" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3216" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3217" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3218" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3219" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3220" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3221" from="351" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3222" from="352" to="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3223" from="353" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3224" from="354" to="355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3225" from="355" to="356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3226" from="356" to="357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3227" from="357" to="358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3228" from="358" to="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3229" from="359" to="360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3230" from="360" to="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3231" from="361" to="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3232" from="362" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3233" from="363" to="364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3234" from="364" to="365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3235" from="365" to="366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3236" from="366" to="367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3237" from="367" to="368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3238" from="368" to="369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3239" from="369" to="370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3240" from="370" to="371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3241" from="371" to="372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3242" from="372" to="373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3243" from="373" to="374">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3244" from="374" to="375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3245" from="375" to="376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3246" from="376" to="377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3247" from="377" to="378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3248" from="378" to="379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3249" from="379" to="380">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3250" from="380" to="381">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3251" from="381" to="382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3252" from="382" to="383">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3253" from="383" to="384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3254" from="384" to="385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3255" from="385" to="386">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3256" from="386" to="387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3257" from="387" to="388">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3258" from="388" to="389">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3259" from="389" to="390">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3260" from="390" to="391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3261" from="391" to="392">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3262" from="392" to="393">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3263" from="393" to="394">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3264" from="394" to="395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3265" from="395" to="396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3266" from="396" to="397">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3267" from="397" to="398">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3268" from="398" to="399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3269" from="399" to="400">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3270" from="400" to="401">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3271" from="401" to="402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3272" from="402" to="403">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3273" from="403" to="404">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3274" from="404" to="405">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3275" from="405" to="406">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3276" from="406" to="407">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3277" from="407" to="408">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3278" from="408" to="409">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3279" from="409" to="410">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3280" from="410" to="411">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3281" from="411" to="412">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3282" from="412" to="413">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3283" from="413" to="414">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3284" from="414" to="415">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3285" from="415" to="416">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3286" from="416" to="417">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3287" from="417" to="418">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3288" from="418" to="419">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3289" from="419" to="420">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3290" from="420" to="421">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3291" from="421" to="422">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3292" from="422" to="423">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3293" from="423" to="424">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3294" from="424" to="425">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3295" from="425" to="426">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2" op_0_bw="32">
<![CDATA[
entry:0 %kernel_col = alloca i32 1

]]></Node>
<StgValue><ssdm name="kernel_col"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="32">
<![CDATA[
entry:1 %kernel_row = alloca i32 1

]]></Node>
<StgValue><ssdm name="kernel_row"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="32">
<![CDATA[
entry:3 %col = alloca i32 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="11" op_0_bw="32">
<![CDATA[
entry:4 %indvar_flatten1097 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten1097"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="32">
<![CDATA[
entry:5 %row = alloca i32 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="17" op_0_bw="32">
<![CDATA[
entry:6 %indvar_flatten1559 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten1559"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 301056, void @empty_51, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 301056, void @empty_50, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 648, void @empty_48, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r

]]></Node>
<StgValue><ssdm name="out_read"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:11 %kernel_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %kernel

]]></Node>
<StgValue><ssdm name="kernel_read"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:12 %in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:13 %store_ln37 = store i17 0, i17 %indvar_flatten1559

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:14 %store_ln37 = store i7 0, i7 %row

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:15 %store_ln37 = store i11 0, i11 %indvar_flatten1097

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:16 %store_ln37 = store i7 0, i7 %col

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:17 %store_ln37 = store i4 0, i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:18 %store_ln37 = store i2 0, i2 %kernel_row

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:19 %store_ln37 = store i2 0, i2 %kernel_col

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
entry:20 %br_ln37 = br void %for.body29

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="449" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body29:0 %kernel_row_2 = load i2 %kernel_row

]]></Node>
<StgValue><ssdm name="kernel_row_2"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body29:1 %col_3 = load i7 %col

]]></Node>
<StgValue><ssdm name="col_3"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body29:2 %row_3 = load i7 %row

]]></Node>
<StgValue><ssdm name="row_3"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.body29:3 %indvar_flatten1559_load = load i17 %indvar_flatten1559

]]></Node>
<StgValue><ssdm name="indvar_flatten1559_load"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="7">
<![CDATA[
for.body29:4 %zext_ln37 = zext i7 %row_3

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.body29:5 %p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %row_3, i7 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="14">
<![CDATA[
for.body29:6 %p_shl_cast = zext i14 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
for.body29:7 %p_shl1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %row_3, i4 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="11">
<![CDATA[
for.body29:8 %p_shl1_cast = zext i11 %p_shl1

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body29:9 %sub_ln57 = sub i15 %p_shl_cast, i15 %p_shl1_cast

]]></Node>
<StgValue><ssdm name="sub_ln57"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="7">
<![CDATA[
for.body29:10 %trunc_ln57_1_cast = zext i7 %col_3

]]></Node>
<StgValue><ssdm name="trunc_ln57_1_cast"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body29:11 %add_ln57_29_0 = add i15 %trunc_ln57_1_cast, i15 %sub_ln57

]]></Node>
<StgValue><ssdm name="add_ln57_29_0"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="2">
<![CDATA[
for.body29:12 %zext_ln44 = zext i2 %kernel_row_2

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body29:13 %tmp = add i2 %kernel_row_2, i2 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="2">
<![CDATA[
for.body29:14 %tmp_cast = sext i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body29:15 %empty = add i8 %tmp_cast, i8 %zext_ln37

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body29:16 %cmp34 = icmp_sgt  i8 %empty, i8 111

]]></Node>
<StgValue><ssdm name="cmp34"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body29:17 %p_shl4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %kernel_row_2, i2 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="4">
<![CDATA[
for.body29:18 %p_shl4_cast = zext i4 %p_shl4

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body29:19 %sub_ln63 = sub i5 %p_shl4_cast, i5 %zext_ln44

]]></Node>
<StgValue><ssdm name="sub_ln63"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
for.body29:20 %p_shl2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %empty, i7 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.body29:21 %p_shl3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %empty, i4 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="12">
<![CDATA[
for.body29:22 %p_shl3_cast = sext i12 %p_shl3

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body29:23 %empty_170 = sub i15 %p_shl2, i15 %p_shl3_cast

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body29:24 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body29:25 %icmp_ln37 = icmp_eq  i17 %indvar_flatten1559_load, i17 112896

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body29:26 %add_ln37 = add i17 %indvar_flatten1559_load, i17 1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body29:27 %br_ln37 = br i1 %icmp_ln37, void %for.inc118, void %for.inc122

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc118:0 %kernel_col_load = load i2 %kernel_col

]]></Node>
<StgValue><ssdm name="kernel_col_load"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc118:1 %indvar_flatten_load_2 = load i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load_2"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc118:2 %indvar_flatten1097_load_1 = load i11 %indvar_flatten1097

]]></Node>
<StgValue><ssdm name="indvar_flatten1097_load_1"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc118:5 %icmp_ln40 = icmp_eq  i11 %indvar_flatten1097_load_1, i11 1008

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc118:6 %select_ln37 = select i1 %icmp_ln40, i7 0, i7 %col_3

]]></Node>
<StgValue><ssdm name="select_ln37"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc118:7 %add_ln37_2 = add i7 %row_3, i7 1

]]></Node>
<StgValue><ssdm name="add_ln37_2"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="7">
<![CDATA[
for.inc118:8 %zext_ln37_1 = zext i7 %add_ln37_2

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc118:9 %select_ln37_7 = select i1 %icmp_ln40, i7 %add_ln37_2, i7 %row_3

]]></Node>
<StgValue><ssdm name="select_ln37_7"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="7">
<![CDATA[
for.inc118:10 %select_ln37_10_cast = zext i7 %select_ln37_7

]]></Node>
<StgValue><ssdm name="select_ln37_10_cast"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc118:11 %p_shl_mid1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln37_2, i7 0

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="14">
<![CDATA[
for.inc118:12 %p_shl_cast_mid1 = zext i14 %p_shl_mid1

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid1"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
for.inc118:13 %p_shl1_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln37_2, i4 0

]]></Node>
<StgValue><ssdm name="p_shl1_mid1"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="11">
<![CDATA[
for.inc118:14 %p_shl1_cast_mid1 = zext i11 %p_shl1_mid1

]]></Node>
<StgValue><ssdm name="p_shl1_cast_mid1"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc118:15 %sub_ln57_1 = sub i15 %p_shl_cast_mid1, i15 %p_shl1_cast_mid1

]]></Node>
<StgValue><ssdm name="sub_ln57_1"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc118:16 %select_ln37_8 = select i1 %icmp_ln40, i15 %sub_ln57_1, i15 %sub_ln57

]]></Node>
<StgValue><ssdm name="select_ln37_8"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc118:17 %select_ln37_9 = select i1 %icmp_ln40, i15 %sub_ln57_1, i15 %add_ln57_29_0

]]></Node>
<StgValue><ssdm name="select_ln37_9"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc118:18 %p_mid11525 = add i8 %zext_ln37_1, i8 255

]]></Node>
<StgValue><ssdm name="p_mid11525"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc118:19 %select_ln37_10 = select i1 %icmp_ln40, i8 %p_mid11525, i8 %empty

]]></Node>
<StgValue><ssdm name="select_ln37_10"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc118:20 %cmp34_mid11527 = icmp_sgt  i8 %p_mid11525, i8 111

]]></Node>
<StgValue><ssdm name="cmp34_mid11527"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc118:21 %select_ln37_11 = select i1 %icmp_ln40, i1 %cmp34_mid11527, i1 %cmp34

]]></Node>
<StgValue><ssdm name="select_ln37_11"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
for.inc118:22 %p_shl2_mid = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_mid11525, i7 0

]]></Node>
<StgValue><ssdm name="p_shl2_mid"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc118:23 %p_shl3_mid = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_mid11525, i4 0

]]></Node>
<StgValue><ssdm name="p_shl3_mid"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="12">
<![CDATA[
for.inc118:24 %p_shl3_cast_mid11549 = sext i12 %p_shl3_mid

]]></Node>
<StgValue><ssdm name="p_shl3_cast_mid11549"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc118:25 %p_mid11551 = sub i15 %p_shl2_mid, i15 %p_shl3_cast_mid11549

]]></Node>
<StgValue><ssdm name="p_mid11551"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc118:26 %select_ln37_12 = select i1 %icmp_ln40, i15 %p_mid11551, i15 %empty_170

]]></Node>
<StgValue><ssdm name="select_ln37_12"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:28 %xor_ln37 = xor i1 %icmp_ln40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln37"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc118:29 %icmp_ln47 = icmp_eq  i2 %kernel_col_load, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:30 %and_ln37 = and i1 %icmp_ln47, i1 %xor_ln37

]]></Node>
<StgValue><ssdm name="and_ln37"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc118:31 %icmp_ln44 = icmp_eq  i4 %indvar_flatten_load_2, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:32 %and_ln37_2 = and i1 %icmp_ln44, i1 %xor_ln37

]]></Node>
<StgValue><ssdm name="and_ln37_2"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc118:33 %add_ln40 = add i7 %select_ln37, i7 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:35 %or_ln40 = or i1 %and_ln37_2, i1 %icmp_ln40

]]></Node>
<StgValue><ssdm name="or_ln40"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc118:36 %select_ln40 = select i1 %or_ln40, i2 0, i2 %kernel_row_2

]]></Node>
<StgValue><ssdm name="select_ln40"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc118:37 %select_ln40_8 = select i1 %and_ln37_2, i7 %add_ln40, i7 %select_ln37

]]></Node>
<StgValue><ssdm name="select_ln40_8"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="7">
<![CDATA[
for.inc118:38 %select_ln40_9_cast = zext i7 %select_ln40_8

]]></Node>
<StgValue><ssdm name="select_ln40_9_cast"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="15" op_0_bw="7">
<![CDATA[
for.inc118:39 %trunc_ln57_1_cast_mid1 = zext i7 %add_ln40

]]></Node>
<StgValue><ssdm name="trunc_ln57_1_cast_mid1"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc118:40 %add_ln57_29_0_mid1 = add i15 %trunc_ln57_1_cast_mid1, i15 %select_ln37_8

]]></Node>
<StgValue><ssdm name="add_ln57_29_0_mid1"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc118:41 %select_ln40_9 = select i1 %and_ln37_2, i15 %add_ln57_29_0_mid1, i15 %select_ln37_9

]]></Node>
<StgValue><ssdm name="select_ln40_9"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
for.inc118:42 %tmp_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %select_ln40_9, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="17">
<![CDATA[
for.inc118:43 %sext_ln40 = sext i17 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118:44 %add_ln40_2 = add i64 %sext_ln40, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln40_2"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:45 %sext_ln64_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln64_mid2_v"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="62">
<![CDATA[
for.inc118:46 %sext_ln40_1 = sext i62 %sext_ln64_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln40_1"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc118:192 %p_mid11067 = add i8 %select_ln37_10_cast, i8 255

]]></Node>
<StgValue><ssdm name="p_mid11067"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc118:193 %select_ln40_10 = select i1 %and_ln37_2, i8 %p_mid11067, i8 %select_ln37_10

]]></Node>
<StgValue><ssdm name="select_ln40_10"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc118:194 %cmp34_mid11069 = icmp_sgt  i8 %p_mid11067, i8 111

]]></Node>
<StgValue><ssdm name="cmp34_mid11069"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc118:195 %select_ln40_11 = select i1 %and_ln37_2, i1 %cmp34_mid11069, i1 %select_ln37_11

]]></Node>
<StgValue><ssdm name="select_ln40_11"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc118:196 %select_ln40_12 = select i1 %or_ln40, i5 0, i5 %sub_ln63

]]></Node>
<StgValue><ssdm name="select_ln40_12"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
for.inc118:197 %p_shl2_mid2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_mid11067, i7 0

]]></Node>
<StgValue><ssdm name="p_shl2_mid2"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc118:198 %p_shl3_mid3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_mid11067, i4 0

]]></Node>
<StgValue><ssdm name="p_shl3_mid3"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="15" op_0_bw="12">
<![CDATA[
for.inc118:199 %p_shl3_cast_mid11091 = sext i12 %p_shl3_mid3

]]></Node>
<StgValue><ssdm name="p_shl3_cast_mid11091"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc118:200 %p_mid11093 = sub i15 %p_shl2_mid2, i15 %p_shl3_cast_mid11091

]]></Node>
<StgValue><ssdm name="p_mid11093"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc118:201 %select_ln40_13 = select i1 %and_ln37_2, i15 %p_mid11093, i15 %select_ln37_12

]]></Node>
<StgValue><ssdm name="select_ln40_13"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:203 %xor_ln40 = xor i1 %icmp_ln44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln40"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:204 %or_ln40_2 = or i1 %icmp_ln40, i1 %xor_ln40

]]></Node>
<StgValue><ssdm name="or_ln40_2"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:205 %and_ln40 = and i1 %and_ln37, i1 %or_ln40_2

]]></Node>
<StgValue><ssdm name="and_ln40"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc118:206 %add_ln44 = add i2 %select_ln40, i2 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:208 %or_ln44 = or i1 %and_ln40, i1 %and_ln37_2

]]></Node>
<StgValue><ssdm name="or_ln44"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:209 %or_ln44_2 = or i1 %or_ln44, i1 %icmp_ln40

]]></Node>
<StgValue><ssdm name="or_ln44_2"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc118:210 %select_ln44 = select i1 %or_ln44_2, i2 0, i2 %kernel_col_load

]]></Node>
<StgValue><ssdm name="select_ln44"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="2">
<![CDATA[
for.inc118:211 %zext_ln44_2 = zext i2 %add_ln44

]]></Node>
<StgValue><ssdm name="zext_ln44_2"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="2">
<![CDATA[
for.inc118:212 %tmp_cast_mid1 = sext i2 %select_ln40

]]></Node>
<StgValue><ssdm name="tmp_cast_mid1"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc118:213 %p_mid1 = add i8 %tmp_cast_mid1, i8 %select_ln37_10_cast

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc118:214 %select_ln44_6 = select i1 %and_ln40, i8 %p_mid1, i8 %select_ln40_10

]]></Node>
<StgValue><ssdm name="select_ln44_6"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc118:215 %cmp34_mid1 = icmp_sgt  i8 %p_mid1, i8 111

]]></Node>
<StgValue><ssdm name="cmp34_mid1"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc118:216 %select_ln44_7 = select i1 %and_ln40, i1 %cmp34_mid1, i1 %select_ln40_11

]]></Node>
<StgValue><ssdm name="select_ln44_7"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc118:217 %p_shl4_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %add_ln44, i2 0

]]></Node>
<StgValue><ssdm name="p_shl4_mid1"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="5" op_0_bw="4">
<![CDATA[
for.inc118:218 %p_shl4_cast_mid1 = zext i4 %p_shl4_mid1

]]></Node>
<StgValue><ssdm name="p_shl4_cast_mid1"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc118:219 %sub_ln63_1 = sub i5 %p_shl4_cast_mid1, i5 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="sub_ln63_1"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc118:220 %select_ln44_8 = select i1 %and_ln40, i5 %sub_ln63_1, i5 %select_ln40_12

]]></Node>
<StgValue><ssdm name="select_ln44_8"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
for.inc118:221 %p_shl2_mid1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_mid1, i7 0

]]></Node>
<StgValue><ssdm name="p_shl2_mid1"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc118:222 %p_shl3_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_mid1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl3_mid1"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="15" op_0_bw="12">
<![CDATA[
for.inc118:223 %p_shl3_cast_mid1 = sext i12 %p_shl3_mid1

]]></Node>
<StgValue><ssdm name="p_shl3_cast_mid1"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc118:224 %p_mid1858 = sub i15 %p_shl2_mid1, i15 %p_shl3_cast_mid1

]]></Node>
<StgValue><ssdm name="p_mid1858"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc118:225 %select_ln44_9 = select i1 %and_ln40, i15 %p_mid1858, i15 %select_ln40_13

]]></Node>
<StgValue><ssdm name="select_ln44_9"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc118:227 %select_ln44_10 = select i1 %and_ln40, i2 %add_ln44, i2 %select_ln40

]]></Node>
<StgValue><ssdm name="select_ln44_10"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc118:229 %add_ln51 = add i2 %select_ln44, i2 3

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="2">
<![CDATA[
for.inc118:230 %sext_ln51 = sext i2 %add_ln51

]]></Node>
<StgValue><ssdm name="sext_ln51"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc118:231 %add_ln51_1 = add i8 %sext_ln51, i8 %select_ln40_9_cast

]]></Node>
<StgValue><ssdm name="add_ln51_1"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc118:232 %or_ln52 = or i8 %add_ln51_1, i8 %select_ln44_6

]]></Node>
<StgValue><ssdm name="or_ln52"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc118:233 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %or_ln52, i32 7

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc118:234 %icmp_ln52 = icmp_sgt  i8 %add_ln51_1, i8 111

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:235 %or_ln52_1 = or i1 %select_ln44_7, i1 %icmp_ln52

]]></Node>
<StgValue><ssdm name="or_ln52_1"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:236 %or_ln52_2 = or i1 %or_ln52_1, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="or_ln52_2"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc118:237 %br_ln52 = br i1 %or_ln52_2, void %In_Channel.split.0, void %cleanup105

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:0 %gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln40_1

]]></Node>
<StgValue><ssdm name="gmem3_addr"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="15" op_0_bw="8">
<![CDATA[
In_Channel.split.0:4 %sext_ln63 = sext i8 %add_ln51_1

]]></Node>
<StgValue><ssdm name="sext_ln63"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="5" op_0_bw="2">
<![CDATA[
In_Channel.split.0:5 %zext_ln64 = zext i2 %select_ln44

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
In_Channel.split.0:6 %add_ln64 = add i15 %sext_ln63, i15 %select_ln44_9

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
In_Channel.split.0:11 %tmp_5 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %add_ln64, i2 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="17">
<![CDATA[
In_Channel.split.0:12 %sext_ln64_11 = sext i17 %tmp_5

]]></Node>
<StgValue><ssdm name="sext_ln64_11"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:13 %add_ln64_24 = add i64 %sext_ln64_11, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln64_24"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:14 %trunc_ln64_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_24, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_4"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:15 %sext_ln64_3 = sext i62 %trunc_ln64_4

]]></Node>
<StgValue><ssdm name="sext_ln64_3"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:16 %gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln64_3

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
In_Channel.split.0:20 %add_ln64_25 = add i5 %zext_ln64, i5 %select_ln44_8

]]></Node>
<StgValue><ssdm name="add_ln64_25"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
In_Channel.split.0:24 %tmp_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln64_25, i2 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="7">
<![CDATA[
In_Channel.split.0:25 %sext_ln64_23 = sext i7 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln64_23"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:26 %add_ln64_26 = add i64 %sext_ln64_23, i64 %kernel_read

]]></Node>
<StgValue><ssdm name="add_ln64_26"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:27 %trunc_ln64_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_26, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_5"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:28 %sext_ln64_4 = sext i62 %trunc_ln64_5

]]></Node>
<StgValue><ssdm name="sext_ln64_4"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:29 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln64_4

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
cleanup105:0 %indvar_flatten_load = load i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
cleanup105:1 %indvar_flatten1097_load = load i11 %indvar_flatten1097

]]></Node>
<StgValue><ssdm name="indvar_flatten1097_load"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
cleanup105:2 %add_ln47 = add i2 %select_ln44, i2 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
cleanup105:3 %add_ln44_2 = add i4 %indvar_flatten_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln44_2"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
cleanup105:4 %select_ln44_11 = select i1 %or_ln40, i4 1, i4 %add_ln44_2

]]></Node>
<StgValue><ssdm name="select_ln44_11"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
cleanup105:5 %add_ln40_49 = add i11 %indvar_flatten1097_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln40_49"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
cleanup105:6 %select_ln40_14 = select i1 %icmp_ln40, i11 1, i11 %add_ln40_49

]]></Node>
<StgValue><ssdm name="select_ln40_14"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
cleanup105:7 %store_ln47 = store i17 %add_ln37, i17 %indvar_flatten1559

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
cleanup105:8 %store_ln47 = store i7 %select_ln37_7, i7 %row

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
cleanup105:9 %store_ln47 = store i11 %select_ln40_14, i11 %indvar_flatten1097

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
cleanup105:10 %store_ln47 = store i7 %select_ln40_8, i7 %col

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
cleanup105:11 %store_ln47 = store i4 %select_ln44_11, i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
cleanup105:12 %store_ln47 = store i2 %select_ln44_10, i2 %kernel_row

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
cleanup105:13 %store_ln47 = store i2 %add_ln47, i2 %kernel_col

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="0">
<![CDATA[
cleanup105:14 %br_ln47 = br void %for.body29

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="594" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.split.0:1 %gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_req"/></StgValue>
</operation>

<operation id="595" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.split.0:17 %gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="596" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.split.0:30 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="597" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
In_Channel.split.0:43 %add_ln64_27 = add i15 %add_ln64, i15 12544

]]></Node>
<StgValue><ssdm name="add_ln64_27"/></StgValue>
</operation>

<operation id="598" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
In_Channel.split.0:44 %shl_ln64_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %add_ln64_27, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_3"/></StgValue>
</operation>

<operation id="599" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="17">
<![CDATA[
In_Channel.split.0:45 %zext_ln64_1 = zext i17 %shl_ln64_3

]]></Node>
<StgValue><ssdm name="zext_ln64_1"/></StgValue>
</operation>

<operation id="600" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:46 %add_ln64_1 = add i64 %zext_ln64_1, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln64_1"/></StgValue>
</operation>

<operation id="601" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:47 %trunc_ln64_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_7"/></StgValue>
</operation>

<operation id="602" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:48 %sext_ln64_6 = sext i62 %trunc_ln64_7

]]></Node>
<StgValue><ssdm name="sext_ln64_6"/></StgValue>
</operation>

<operation id="603" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:49 %gmem2_addr_1 = getelementptr i32 %gmem2, i64 %sext_ln64_6

]]></Node>
<StgValue><ssdm name="gmem2_addr_1"/></StgValue>
</operation>

<operation id="604" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
In_Channel.split.0:53 %add_ln64_28 = add i5 %add_ln64_25, i5 9

]]></Node>
<StgValue><ssdm name="add_ln64_28"/></StgValue>
</operation>

<operation id="605" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
In_Channel.split.0:54 %shl_ln64_4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln64_28, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_4"/></StgValue>
</operation>

<operation id="606" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="7">
<![CDATA[
In_Channel.split.0:55 %zext_ln64_2 = zext i7 %shl_ln64_4

]]></Node>
<StgValue><ssdm name="zext_ln64_2"/></StgValue>
</operation>

<operation id="607" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:56 %add_ln64_29 = add i64 %zext_ln64_2, i64 %kernel_read

]]></Node>
<StgValue><ssdm name="add_ln64_29"/></StgValue>
</operation>

<operation id="608" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:57 %trunc_ln64_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_29, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_8"/></StgValue>
</operation>

<operation id="609" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:58 %sext_ln64_7 = sext i62 %trunc_ln64_8

]]></Node>
<StgValue><ssdm name="sext_ln64_7"/></StgValue>
</operation>

<operation id="610" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:59 %gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln64_7

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="611" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.split.0:1 %gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_req"/></StgValue>
</operation>

<operation id="612" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="15">
<![CDATA[
In_Channel.split.0:9 %sext_ln64_5 = sext i15 %add_ln64

]]></Node>
<StgValue><ssdm name="sext_ln64_5"/></StgValue>
</operation>

<operation id="613" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.split.0:17 %gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="614" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.split.0:30 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="615" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:50 %gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>

<operation id="616" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:60 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="617" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
In_Channel.split.0:73 %add_ln64_30 = add i16 %sext_ln64_5, i16 25088

]]></Node>
<StgValue><ssdm name="add_ln64_30"/></StgValue>
</operation>

<operation id="618" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
In_Channel.split.0:74 %shl_ln64_5 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln64_30, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_5"/></StgValue>
</operation>

<operation id="619" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="18">
<![CDATA[
In_Channel.split.0:75 %zext_ln64_3 = zext i18 %shl_ln64_5

]]></Node>
<StgValue><ssdm name="zext_ln64_3"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:76 %add_ln64_31 = add i64 %zext_ln64_3, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln64_31"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:77 %trunc_ln64_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_31, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_s"/></StgValue>
</operation>

<operation id="622" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:78 %sext_ln64_9 = sext i62 %trunc_ln64_s

]]></Node>
<StgValue><ssdm name="sext_ln64_9"/></StgValue>
</operation>

<operation id="623" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:79 %gmem2_addr_2 = getelementptr i32 %gmem2, i64 %sext_ln64_9

]]></Node>
<StgValue><ssdm name="gmem2_addr_2"/></StgValue>
</operation>

<operation id="624" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
In_Channel.split.0:83 %add_ln64_32 = add i5 %add_ln64_25, i5 18

]]></Node>
<StgValue><ssdm name="add_ln64_32"/></StgValue>
</operation>

<operation id="625" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
In_Channel.split.0:84 %shl_ln64_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln64_32, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_6"/></StgValue>
</operation>

<operation id="626" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="7">
<![CDATA[
In_Channel.split.0:85 %zext_ln64_4 = zext i7 %shl_ln64_6

]]></Node>
<StgValue><ssdm name="zext_ln64_4"/></StgValue>
</operation>

<operation id="627" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:86 %add_ln64_33 = add i64 %zext_ln64_4, i64 %kernel_read

]]></Node>
<StgValue><ssdm name="add_ln64_33"/></StgValue>
</operation>

<operation id="628" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:87 %trunc_ln64_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_33, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_1"/></StgValue>
</operation>

<operation id="629" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:88 %sext_ln64_10 = sext i62 %trunc_ln64_1

]]></Node>
<StgValue><ssdm name="sext_ln64_10"/></StgValue>
</operation>

<operation id="630" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:89 %gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln64_10

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="631" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.split.0:1 %gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_req"/></StgValue>
</operation>

<operation id="632" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.split.0:17 %gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="5">
<![CDATA[
In_Channel.split.0:23 %sext_ln64_20 = sext i5 %add_ln64_25

]]></Node>
<StgValue><ssdm name="sext_ln64_20"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.split.0:30 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="635" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:50 %gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>

<operation id="636" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:60 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="637" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:80 %gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="638" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:90 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="639" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
In_Channel.split.0:103 %add_ln64_34 = add i16 %sext_ln64_5, i16 37632

]]></Node>
<StgValue><ssdm name="add_ln64_34"/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
In_Channel.split.0:104 %shl_ln64_7 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln64_34, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_7"/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="18">
<![CDATA[
In_Channel.split.0:105 %zext_ln64_5 = zext i18 %shl_ln64_7

]]></Node>
<StgValue><ssdm name="zext_ln64_5"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:106 %add_ln64_3 = add i64 %zext_ln64_5, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln64_3"/></StgValue>
</operation>

<operation id="643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:107 %trunc_ln64_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_3, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_2"/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:108 %sext_ln64_12 = sext i62 %trunc_ln64_2

]]></Node>
<StgValue><ssdm name="sext_ln64_12"/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:109 %gmem2_addr_3 = getelementptr i32 %gmem2, i64 %sext_ln64_12

]]></Node>
<StgValue><ssdm name="gmem2_addr_3"/></StgValue>
</operation>

<operation id="646" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
In_Channel.split.0:113 %add_ln64_35 = add i6 %sext_ln64_20, i6 27

]]></Node>
<StgValue><ssdm name="add_ln64_35"/></StgValue>
</operation>

<operation id="647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
In_Channel.split.0:114 %shl_ln64_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln64_35, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_8"/></StgValue>
</operation>

<operation id="648" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="8">
<![CDATA[
In_Channel.split.0:115 %zext_ln64_6 = zext i8 %shl_ln64_8

]]></Node>
<StgValue><ssdm name="zext_ln64_6"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:116 %add_ln64_36 = add i64 %zext_ln64_6, i64 %kernel_read

]]></Node>
<StgValue><ssdm name="add_ln64_36"/></StgValue>
</operation>

<operation id="650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:117 %trunc_ln64_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_36, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_3"/></StgValue>
</operation>

<operation id="651" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:118 %sext_ln64_13 = sext i62 %trunc_ln64_3

]]></Node>
<StgValue><ssdm name="sext_ln64_13"/></StgValue>
</operation>

<operation id="652" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:119 %gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln64_13

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="653" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.split.0:1 %gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_req"/></StgValue>
</operation>

<operation id="654" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.split.0:17 %gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="655" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.split.0:30 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="656" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:50 %gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>

<operation id="657" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:60 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="658" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:80 %gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="659" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:90 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="660" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:110 %gmem2_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>

<operation id="661" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:120 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="662" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
In_Channel.split.0:133 %add_ln64_37 = add i16 %sext_ln64_5, i16 50176

]]></Node>
<StgValue><ssdm name="add_ln64_37"/></StgValue>
</operation>

<operation id="663" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
In_Channel.split.0:134 %shl_ln64_9 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln64_37, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_9"/></StgValue>
</operation>

<operation id="664" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="18">
<![CDATA[
In_Channel.split.0:135 %zext_ln64_7 = zext i18 %shl_ln64_9

]]></Node>
<StgValue><ssdm name="zext_ln64_7"/></StgValue>
</operation>

<operation id="665" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:136 %add_ln64_4 = add i64 %zext_ln64_7, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln64_4"/></StgValue>
</operation>

<operation id="666" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:137 %trunc_ln64_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_4, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_6"/></StgValue>
</operation>

<operation id="667" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:138 %sext_ln64_15 = sext i62 %trunc_ln64_6

]]></Node>
<StgValue><ssdm name="sext_ln64_15"/></StgValue>
</operation>

<operation id="668" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:139 %gmem2_addr_4 = getelementptr i32 %gmem2, i64 %sext_ln64_15

]]></Node>
<StgValue><ssdm name="gmem2_addr_4"/></StgValue>
</operation>

<operation id="669" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
In_Channel.split.0:143 %add_ln64_38 = add i6 %sext_ln64_20, i6 36

]]></Node>
<StgValue><ssdm name="add_ln64_38"/></StgValue>
</operation>

<operation id="670" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
In_Channel.split.0:144 %shl_ln64_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln64_38, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_s"/></StgValue>
</operation>

<operation id="671" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="8">
<![CDATA[
In_Channel.split.0:145 %zext_ln64_8 = zext i8 %shl_ln64_s

]]></Node>
<StgValue><ssdm name="zext_ln64_8"/></StgValue>
</operation>

<operation id="672" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:146 %add_ln64_39 = add i64 %zext_ln64_8, i64 %kernel_read

]]></Node>
<StgValue><ssdm name="add_ln64_39"/></StgValue>
</operation>

<operation id="673" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:147 %trunc_ln64_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_39, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_9"/></StgValue>
</operation>

<operation id="674" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:148 %sext_ln64_16 = sext i62 %trunc_ln64_9

]]></Node>
<StgValue><ssdm name="sext_ln64_16"/></StgValue>
</operation>

<operation id="675" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:149 %gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln64_16

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="676" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.split.0:1 %gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_req"/></StgValue>
</operation>

<operation id="677" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="17" op_0_bw="15">
<![CDATA[
In_Channel.split.0:10 %sext_ln64_8 = sext i15 %add_ln64

]]></Node>
<StgValue><ssdm name="sext_ln64_8"/></StgValue>
</operation>

<operation id="678" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.split.0:17 %gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="679" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.split.0:30 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="680" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:50 %gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>

<operation id="681" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:60 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="682" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:80 %gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="683" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:90 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="684" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:110 %gmem2_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>

<operation id="685" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:120 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="686" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:140 %gmem2_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>

<operation id="687" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:150 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="688" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
In_Channel.split.0:163 %add_ln64_40 = add i17 %sext_ln64_8, i17 62720

]]></Node>
<StgValue><ssdm name="add_ln64_40"/></StgValue>
</operation>

<operation id="689" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
In_Channel.split.0:164 %shl_ln64_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln64_40, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_1"/></StgValue>
</operation>

<operation id="690" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="19">
<![CDATA[
In_Channel.split.0:165 %zext_ln64_9 = zext i19 %shl_ln64_1

]]></Node>
<StgValue><ssdm name="zext_ln64_9"/></StgValue>
</operation>

<operation id="691" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:166 %add_ln64_5 = add i64 %zext_ln64_9, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln64_5"/></StgValue>
</operation>

<operation id="692" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:167 %trunc_ln64_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_5, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_10"/></StgValue>
</operation>

<operation id="693" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:168 %sext_ln64_18 = sext i62 %trunc_ln64_10

]]></Node>
<StgValue><ssdm name="sext_ln64_18"/></StgValue>
</operation>

<operation id="694" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:169 %gmem2_addr_5 = getelementptr i32 %gmem2, i64 %sext_ln64_18

]]></Node>
<StgValue><ssdm name="gmem2_addr_5"/></StgValue>
</operation>

<operation id="695" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
In_Channel.split.0:173 %add_ln64_41 = add i6 %sext_ln64_20, i6 45

]]></Node>
<StgValue><ssdm name="add_ln64_41"/></StgValue>
</operation>

<operation id="696" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
In_Channel.split.0:174 %shl_ln64_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln64_41, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_2"/></StgValue>
</operation>

<operation id="697" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="8">
<![CDATA[
In_Channel.split.0:175 %zext_ln64_10 = zext i8 %shl_ln64_2

]]></Node>
<StgValue><ssdm name="zext_ln64_10"/></StgValue>
</operation>

<operation id="698" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:176 %add_ln64_42 = add i64 %zext_ln64_10, i64 %kernel_read

]]></Node>
<StgValue><ssdm name="add_ln64_42"/></StgValue>
</operation>

<operation id="699" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:177 %trunc_ln64_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_42, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_11"/></StgValue>
</operation>

<operation id="700" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:178 %sext_ln64_19 = sext i62 %trunc_ln64_11

]]></Node>
<StgValue><ssdm name="sext_ln64_19"/></StgValue>
</operation>

<operation id="701" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:179 %gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln64_19

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="702" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.split.0:1 %gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_req"/></StgValue>
</operation>

<operation id="703" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.split.0:17 %gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="704" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="7" op_0_bw="5">
<![CDATA[
In_Channel.split.0:22 %sext_ln64_17 = sext i5 %add_ln64_25

]]></Node>
<StgValue><ssdm name="sext_ln64_17"/></StgValue>
</operation>

<operation id="705" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.split.0:30 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="706" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:50 %gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>

<operation id="707" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:60 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="708" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:80 %gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="709" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:90 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="710" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:110 %gmem2_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>

<operation id="711" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:120 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="712" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:140 %gmem2_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>

<operation id="713" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:150 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="714" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:170 %gmem2_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_5_req"/></StgValue>
</operation>

<operation id="715" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:180 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="716" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
In_Channel.split.0:193 %add_ln64_43 = add i17 %sext_ln64_8, i17 75264

]]></Node>
<StgValue><ssdm name="add_ln64_43"/></StgValue>
</operation>

<operation id="717" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
In_Channel.split.0:194 %shl_ln64_10 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln64_43, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_10"/></StgValue>
</operation>

<operation id="718" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="19">
<![CDATA[
In_Channel.split.0:195 %zext_ln64_11 = zext i19 %shl_ln64_10

]]></Node>
<StgValue><ssdm name="zext_ln64_11"/></StgValue>
</operation>

<operation id="719" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:196 %add_ln64_6 = add i64 %zext_ln64_11, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln64_6"/></StgValue>
</operation>

<operation id="720" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:197 %trunc_ln64_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_6, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_12"/></StgValue>
</operation>

<operation id="721" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:198 %sext_ln64_21 = sext i62 %trunc_ln64_12

]]></Node>
<StgValue><ssdm name="sext_ln64_21"/></StgValue>
</operation>

<operation id="722" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:199 %gmem2_addr_6 = getelementptr i32 %gmem2, i64 %sext_ln64_21

]]></Node>
<StgValue><ssdm name="gmem2_addr_6"/></StgValue>
</operation>

<operation id="723" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
In_Channel.split.0:203 %add_ln64_44 = add i7 %sext_ln64_17, i7 54

]]></Node>
<StgValue><ssdm name="add_ln64_44"/></StgValue>
</operation>

<operation id="724" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
In_Channel.split.0:204 %shl_ln64_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln64_44, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_11"/></StgValue>
</operation>

<operation id="725" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="9">
<![CDATA[
In_Channel.split.0:205 %zext_ln64_12 = zext i9 %shl_ln64_11

]]></Node>
<StgValue><ssdm name="zext_ln64_12"/></StgValue>
</operation>

<operation id="726" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:206 %add_ln64_45 = add i64 %zext_ln64_12, i64 %kernel_read

]]></Node>
<StgValue><ssdm name="add_ln64_45"/></StgValue>
</operation>

<operation id="727" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:207 %trunc_ln64_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_45, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_13"/></StgValue>
</operation>

<operation id="728" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:208 %sext_ln64_22 = sext i62 %trunc_ln64_13

]]></Node>
<StgValue><ssdm name="sext_ln64_22"/></StgValue>
</operation>

<operation id="729" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:209 %gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln64_22

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="730" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.split.0:1 %gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_req"/></StgValue>
</operation>

<operation id="731" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.split.0:17 %gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="732" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.split.0:30 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="733" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:50 %gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>

<operation id="734" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:60 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="735" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:80 %gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="736" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:90 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="737" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:110 %gmem2_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>

<operation id="738" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:120 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="739" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:140 %gmem2_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>

<operation id="740" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:150 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="741" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:170 %gmem2_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_5_req"/></StgValue>
</operation>

<operation id="742" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:180 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="743" st_id="9" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:200 %gmem2_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_6_req"/></StgValue>
</operation>

<operation id="744" st_id="9" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:210 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="745" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
In_Channel.split.0:223 %add_ln64_46 = add i17 %sext_ln64_8, i17 87808

]]></Node>
<StgValue><ssdm name="add_ln64_46"/></StgValue>
</operation>

<operation id="746" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
In_Channel.split.0:224 %shl_ln64_12 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln64_46, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_12"/></StgValue>
</operation>

<operation id="747" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="19">
<![CDATA[
In_Channel.split.0:225 %zext_ln64_13 = zext i19 %shl_ln64_12

]]></Node>
<StgValue><ssdm name="zext_ln64_13"/></StgValue>
</operation>

<operation id="748" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:226 %add_ln64_7 = add i64 %zext_ln64_13, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln64_7"/></StgValue>
</operation>

<operation id="749" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:227 %trunc_ln64_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_7, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_14"/></StgValue>
</operation>

<operation id="750" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:228 %sext_ln64_24 = sext i62 %trunc_ln64_14

]]></Node>
<StgValue><ssdm name="sext_ln64_24"/></StgValue>
</operation>

<operation id="751" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:229 %gmem2_addr_7 = getelementptr i32 %gmem2, i64 %sext_ln64_24

]]></Node>
<StgValue><ssdm name="gmem2_addr_7"/></StgValue>
</operation>

<operation id="752" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
In_Channel.split.0:233 %add_ln64_47 = add i7 %sext_ln64_17, i7 63

]]></Node>
<StgValue><ssdm name="add_ln64_47"/></StgValue>
</operation>

<operation id="753" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
In_Channel.split.0:234 %shl_ln64_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln64_47, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_13"/></StgValue>
</operation>

<operation id="754" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="9">
<![CDATA[
In_Channel.split.0:235 %zext_ln64_14 = zext i9 %shl_ln64_13

]]></Node>
<StgValue><ssdm name="zext_ln64_14"/></StgValue>
</operation>

<operation id="755" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:236 %add_ln64_48 = add i64 %zext_ln64_14, i64 %kernel_read

]]></Node>
<StgValue><ssdm name="add_ln64_48"/></StgValue>
</operation>

<operation id="756" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:237 %trunc_ln64_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_48, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_15"/></StgValue>
</operation>

<operation id="757" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:238 %sext_ln64_25 = sext i62 %trunc_ln64_15

]]></Node>
<StgValue><ssdm name="sext_ln64_25"/></StgValue>
</operation>

<operation id="758" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:239 %gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln64_25

]]></Node>
<StgValue><ssdm name="gmem_addr_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="759" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:2 %gmem3_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="gmem3_addr_read"/></StgValue>
</operation>

<operation id="760" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:18 %gmem2_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read"/></StgValue>
</operation>

<operation id="761" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:31 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="762" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:50 %gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>

<operation id="763" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:60 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="764" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:80 %gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="765" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:90 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="766" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:110 %gmem2_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>

<operation id="767" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:120 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="768" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:140 %gmem2_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>

<operation id="769" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:150 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="770" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:170 %gmem2_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_5_req"/></StgValue>
</operation>

<operation id="771" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:180 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="772" st_id="10" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:200 %gmem2_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_6_req"/></StgValue>
</operation>

<operation id="773" st_id="10" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:210 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="774" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:230 %gmem2_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_7_req"/></StgValue>
</operation>

<operation id="775" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:240 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="776" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
In_Channel.split.0:253 %add_ln64_49 = add i17 %sext_ln64_8, i17 100352

]]></Node>
<StgValue><ssdm name="add_ln64_49"/></StgValue>
</operation>

<operation id="777" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
In_Channel.split.0:254 %shl_ln64_14 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln64_49, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_14"/></StgValue>
</operation>

<operation id="778" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="19">
<![CDATA[
In_Channel.split.0:255 %zext_ln64_15 = zext i19 %shl_ln64_14

]]></Node>
<StgValue><ssdm name="zext_ln64_15"/></StgValue>
</operation>

<operation id="779" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:256 %add_ln64_8 = add i64 %zext_ln64_15, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln64_8"/></StgValue>
</operation>

<operation id="780" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:257 %trunc_ln64_16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_8, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_16"/></StgValue>
</operation>

<operation id="781" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:258 %sext_ln64_26 = sext i62 %trunc_ln64_16

]]></Node>
<StgValue><ssdm name="sext_ln64_26"/></StgValue>
</operation>

<operation id="782" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:259 %gmem2_addr_8 = getelementptr i32 %gmem2, i64 %sext_ln64_26

]]></Node>
<StgValue><ssdm name="gmem2_addr_8"/></StgValue>
</operation>

<operation id="783" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
In_Channel.split.0:263 %add_ln64_50 = add i7 %sext_ln64_17, i7 72

]]></Node>
<StgValue><ssdm name="add_ln64_50"/></StgValue>
</operation>

<operation id="784" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
In_Channel.split.0:264 %shl_ln64_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln64_50, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_15"/></StgValue>
</operation>

<operation id="785" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="9">
<![CDATA[
In_Channel.split.0:265 %zext_ln64_16 = zext i9 %shl_ln64_15

]]></Node>
<StgValue><ssdm name="zext_ln64_16"/></StgValue>
</operation>

<operation id="786" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:266 %add_ln64_51 = add i64 %zext_ln64_16, i64 %kernel_read

]]></Node>
<StgValue><ssdm name="add_ln64_51"/></StgValue>
</operation>

<operation id="787" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:267 %trunc_ln64_17 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_51, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_17"/></StgValue>
</operation>

<operation id="788" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:268 %sext_ln64_27 = sext i62 %trunc_ln64_17

]]></Node>
<StgValue><ssdm name="sext_ln64_27"/></StgValue>
</operation>

<operation id="789" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:269 %gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln64_27

]]></Node>
<StgValue><ssdm name="gmem_addr_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="790" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:19 %bitcast_ln64_5 = bitcast i32 %gmem2_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_5"/></StgValue>
</operation>

<operation id="791" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:32 %bitcast_ln64_6 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_6"/></StgValue>
</operation>

<operation id="792" st_id="11" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:33 %mul = fmul i32 %bitcast_ln64_5, i32 %bitcast_ln64_6

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="793" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:51 %gmem2_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_1

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_read"/></StgValue>
</operation>

<operation id="794" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:61 %gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>

<operation id="795" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:80 %gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="796" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:90 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="797" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:110 %gmem2_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>

<operation id="798" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:120 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="799" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:140 %gmem2_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>

<operation id="800" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:150 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="801" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:170 %gmem2_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_5_req"/></StgValue>
</operation>

<operation id="802" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:180 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="803" st_id="11" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:200 %gmem2_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_6_req"/></StgValue>
</operation>

<operation id="804" st_id="11" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:210 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="805" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:230 %gmem2_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_7_req"/></StgValue>
</operation>

<operation id="806" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:240 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="807" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:260 %gmem2_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_8_req"/></StgValue>
</operation>

<operation id="808" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:270 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="809" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
In_Channel.split.0:283 %add_ln64_52 = add i16 %sext_ln64_5, i16 47360

]]></Node>
<StgValue><ssdm name="add_ln64_52"/></StgValue>
</operation>

<operation id="810" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
In_Channel.split.0:284 %tmp_7 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln64_52, i2 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="811" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="19" op_0_bw="18">
<![CDATA[
In_Channel.split.0:285 %sext_ln64_28 = sext i18 %tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln64_28"/></StgValue>
</operation>

<operation id="812" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="19">
<![CDATA[
In_Channel.split.0:286 %zext_ln64_17 = zext i19 %sext_ln64_28

]]></Node>
<StgValue><ssdm name="zext_ln64_17"/></StgValue>
</operation>

<operation id="813" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:287 %add_ln64_9 = add i64 %zext_ln64_17, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln64_9"/></StgValue>
</operation>

<operation id="814" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:288 %trunc_ln64_18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_9, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_18"/></StgValue>
</operation>

<operation id="815" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:289 %sext_ln64_29 = sext i62 %trunc_ln64_18

]]></Node>
<StgValue><ssdm name="sext_ln64_29"/></StgValue>
</operation>

<operation id="816" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:290 %gmem2_addr_9 = getelementptr i32 %gmem2, i64 %sext_ln64_29

]]></Node>
<StgValue><ssdm name="gmem2_addr_9"/></StgValue>
</operation>

<operation id="817" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
In_Channel.split.0:294 %add_ln64_53 = add i7 %sext_ln64_17, i7 81

]]></Node>
<StgValue><ssdm name="add_ln64_53"/></StgValue>
</operation>

<operation id="818" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
In_Channel.split.0:295 %shl_ln64_16 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln64_53, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_16"/></StgValue>
</operation>

<operation id="819" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="9">
<![CDATA[
In_Channel.split.0:296 %zext_ln64_18 = zext i9 %shl_ln64_16

]]></Node>
<StgValue><ssdm name="zext_ln64_18"/></StgValue>
</operation>

<operation id="820" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:297 %add_ln64_54 = add i64 %zext_ln64_18, i64 %kernel_read

]]></Node>
<StgValue><ssdm name="add_ln64_54"/></StgValue>
</operation>

<operation id="821" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:298 %trunc_ln64_19 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_54, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_19"/></StgValue>
</operation>

<operation id="822" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:299 %sext_ln64_30 = sext i62 %trunc_ln64_19

]]></Node>
<StgValue><ssdm name="sext_ln64_30"/></StgValue>
</operation>

<operation id="823" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:300 %gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln64_30

]]></Node>
<StgValue><ssdm name="gmem_addr_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="824" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="18" op_0_bw="15">
<![CDATA[
In_Channel.split.0:8 %sext_ln64_2 = sext i15 %add_ln64

]]></Node>
<StgValue><ssdm name="sext_ln64_2"/></StgValue>
</operation>

<operation id="825" st_id="12" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:33 %mul = fmul i32 %bitcast_ln64_5, i32 %bitcast_ln64_6

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="826" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:52 %bitcast_ln64_24 = bitcast i32 %gmem2_addr_1_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_24"/></StgValue>
</operation>

<operation id="827" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:62 %bitcast_ln64_25 = bitcast i32 %gmem_addr_1_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_25"/></StgValue>
</operation>

<operation id="828" st_id="12" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:63 %mul_1 = fmul i32 %bitcast_ln64_24, i32 %bitcast_ln64_25

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="829" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:81 %gmem2_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_2

]]></Node>
<StgValue><ssdm name="gmem2_addr_2_read"/></StgValue>
</operation>

<operation id="830" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:91 %gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>

<operation id="831" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:110 %gmem2_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>

<operation id="832" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:120 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="833" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:140 %gmem2_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>

<operation id="834" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:150 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="835" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:170 %gmem2_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_5_req"/></StgValue>
</operation>

<operation id="836" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:180 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="837" st_id="12" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:200 %gmem2_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_6_req"/></StgValue>
</operation>

<operation id="838" st_id="12" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:210 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="839" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:230 %gmem2_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_7_req"/></StgValue>
</operation>

<operation id="840" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:240 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="841" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:260 %gmem2_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_8_req"/></StgValue>
</operation>

<operation id="842" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:270 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="843" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:291 %gmem2_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_9_req"/></StgValue>
</operation>

<operation id="844" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:301 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="845" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
In_Channel.split.0:314 %add_ln64_55 = add i18 %sext_ln64_2, i18 125440

]]></Node>
<StgValue><ssdm name="add_ln64_55"/></StgValue>
</operation>

<operation id="846" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
In_Channel.split.0:315 %shl_ln64_17 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %add_ln64_55, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_17"/></StgValue>
</operation>

<operation id="847" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="20">
<![CDATA[
In_Channel.split.0:316 %zext_ln64_19 = zext i20 %shl_ln64_17

]]></Node>
<StgValue><ssdm name="zext_ln64_19"/></StgValue>
</operation>

<operation id="848" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:317 %add_ln64_10 = add i64 %zext_ln64_19, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln64_10"/></StgValue>
</operation>

<operation id="849" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:318 %trunc_ln64_20 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_10, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_20"/></StgValue>
</operation>

<operation id="850" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:319 %sext_ln64_31 = sext i62 %trunc_ln64_20

]]></Node>
<StgValue><ssdm name="sext_ln64_31"/></StgValue>
</operation>

<operation id="851" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:320 %gmem2_addr_10 = getelementptr i32 %gmem2, i64 %sext_ln64_31

]]></Node>
<StgValue><ssdm name="gmem2_addr_10"/></StgValue>
</operation>

<operation id="852" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
In_Channel.split.0:324 %add_ln64_56 = add i7 %sext_ln64_17, i7 90

]]></Node>
<StgValue><ssdm name="add_ln64_56"/></StgValue>
</operation>

<operation id="853" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
In_Channel.split.0:325 %shl_ln64_18 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln64_56, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_18"/></StgValue>
</operation>

<operation id="854" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="9">
<![CDATA[
In_Channel.split.0:326 %zext_ln64_20 = zext i9 %shl_ln64_18

]]></Node>
<StgValue><ssdm name="zext_ln64_20"/></StgValue>
</operation>

<operation id="855" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:327 %add_ln64_57 = add i64 %zext_ln64_20, i64 %kernel_read

]]></Node>
<StgValue><ssdm name="add_ln64_57"/></StgValue>
</operation>

<operation id="856" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:328 %trunc_ln64_21 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_57, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_21"/></StgValue>
</operation>

<operation id="857" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:329 %sext_ln64_32 = sext i62 %trunc_ln64_21

]]></Node>
<StgValue><ssdm name="sext_ln64_32"/></StgValue>
</operation>

<operation id="858" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:330 %gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln64_32

]]></Node>
<StgValue><ssdm name="gmem_addr_10"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="859" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:3 %bitcast_ln64 = bitcast i32 %gmem3_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64"/></StgValue>
</operation>

<operation id="860" st_id="13" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:34 %add = fadd i32 %bitcast_ln64, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="861" st_id="13" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:63 %mul_1 = fmul i32 %bitcast_ln64_24, i32 %bitcast_ln64_25

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="862" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:82 %bitcast_ln64_27 = bitcast i32 %gmem2_addr_2_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_27"/></StgValue>
</operation>

<operation id="863" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:92 %bitcast_ln64_28 = bitcast i32 %gmem_addr_2_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_28"/></StgValue>
</operation>

<operation id="864" st_id="13" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:93 %mul_2 = fmul i32 %bitcast_ln64_27, i32 %bitcast_ln64_28

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="865" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:111 %gmem2_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_3

]]></Node>
<StgValue><ssdm name="gmem2_addr_3_read"/></StgValue>
</operation>

<operation id="866" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:121 %gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>

<operation id="867" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:140 %gmem2_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>

<operation id="868" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:150 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="869" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:170 %gmem2_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_5_req"/></StgValue>
</operation>

<operation id="870" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:180 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="871" st_id="13" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:200 %gmem2_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_6_req"/></StgValue>
</operation>

<operation id="872" st_id="13" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:210 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="873" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:230 %gmem2_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_7_req"/></StgValue>
</operation>

<operation id="874" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:240 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="875" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:260 %gmem2_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_8_req"/></StgValue>
</operation>

<operation id="876" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:270 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="877" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:291 %gmem2_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_9_req"/></StgValue>
</operation>

<operation id="878" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:301 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="879" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:321 %gmem2_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_10_req"/></StgValue>
</operation>

<operation id="880" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:331 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="881" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
In_Channel.split.0:344 %add_ln64_58 = add i18 %sext_ln64_2, i18 137984

]]></Node>
<StgValue><ssdm name="add_ln64_58"/></StgValue>
</operation>

<operation id="882" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
In_Channel.split.0:345 %shl_ln64_19 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %add_ln64_58, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_19"/></StgValue>
</operation>

<operation id="883" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="20">
<![CDATA[
In_Channel.split.0:346 %zext_ln64_21 = zext i20 %shl_ln64_19

]]></Node>
<StgValue><ssdm name="zext_ln64_21"/></StgValue>
</operation>

<operation id="884" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:347 %add_ln64_11 = add i64 %zext_ln64_21, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln64_11"/></StgValue>
</operation>

<operation id="885" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:348 %trunc_ln64_22 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_11, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_22"/></StgValue>
</operation>

<operation id="886" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:349 %sext_ln64_33 = sext i62 %trunc_ln64_22

]]></Node>
<StgValue><ssdm name="sext_ln64_33"/></StgValue>
</operation>

<operation id="887" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:350 %gmem2_addr_11 = getelementptr i32 %gmem2, i64 %sext_ln64_33

]]></Node>
<StgValue><ssdm name="gmem2_addr_11"/></StgValue>
</operation>

<operation id="888" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
In_Channel.split.0:354 %add_ln64_59 = add i7 %sext_ln64_17, i7 99

]]></Node>
<StgValue><ssdm name="add_ln64_59"/></StgValue>
</operation>

<operation id="889" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
In_Channel.split.0:355 %shl_ln64_20 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln64_59, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_20"/></StgValue>
</operation>

<operation id="890" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="9">
<![CDATA[
In_Channel.split.0:356 %zext_ln64_22 = zext i9 %shl_ln64_20

]]></Node>
<StgValue><ssdm name="zext_ln64_22"/></StgValue>
</operation>

<operation id="891" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:357 %add_ln64_60 = add i64 %zext_ln64_22, i64 %kernel_read

]]></Node>
<StgValue><ssdm name="add_ln64_60"/></StgValue>
</operation>

<operation id="892" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:358 %trunc_ln64_23 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_60, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_23"/></StgValue>
</operation>

<operation id="893" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:359 %sext_ln64_34 = sext i62 %trunc_ln64_23

]]></Node>
<StgValue><ssdm name="sext_ln64_34"/></StgValue>
</operation>

<operation id="894" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:360 %gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln64_34

]]></Node>
<StgValue><ssdm name="gmem_addr_11"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="895" st_id="14" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:34 %add = fadd i32 %bitcast_ln64, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="896" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:36 %gmem3_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_addr_req"/></StgValue>
</operation>

<operation id="897" st_id="14" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:93 %mul_2 = fmul i32 %bitcast_ln64_27, i32 %bitcast_ln64_28

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="898" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:112 %bitcast_ln64_30 = bitcast i32 %gmem2_addr_3_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_30"/></StgValue>
</operation>

<operation id="899" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:122 %bitcast_ln64_31 = bitcast i32 %gmem_addr_3_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_31"/></StgValue>
</operation>

<operation id="900" st_id="14" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:123 %mul_3 = fmul i32 %bitcast_ln64_30, i32 %bitcast_ln64_31

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="901" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:141 %gmem2_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_4

]]></Node>
<StgValue><ssdm name="gmem2_addr_4_read"/></StgValue>
</operation>

<operation id="902" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:151 %gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read"/></StgValue>
</operation>

<operation id="903" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:170 %gmem2_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_5_req"/></StgValue>
</operation>

<operation id="904" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:180 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="905" st_id="14" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:200 %gmem2_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_6_req"/></StgValue>
</operation>

<operation id="906" st_id="14" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:210 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="907" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:230 %gmem2_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_7_req"/></StgValue>
</operation>

<operation id="908" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:240 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="909" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:260 %gmem2_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_8_req"/></StgValue>
</operation>

<operation id="910" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:270 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="911" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:291 %gmem2_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_9_req"/></StgValue>
</operation>

<operation id="912" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:301 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="913" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:321 %gmem2_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_10_req"/></StgValue>
</operation>

<operation id="914" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:331 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="915" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:351 %gmem2_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_11_req"/></StgValue>
</operation>

<operation id="916" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:361 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="917" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
In_Channel.split.0:374 %add_ln64_61 = add i18 %sext_ln64_2, i18 150528

]]></Node>
<StgValue><ssdm name="add_ln64_61"/></StgValue>
</operation>

<operation id="918" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
In_Channel.split.0:375 %shl_ln64_21 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %add_ln64_61, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_21"/></StgValue>
</operation>

<operation id="919" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="20">
<![CDATA[
In_Channel.split.0:376 %zext_ln64_23 = zext i20 %shl_ln64_21

]]></Node>
<StgValue><ssdm name="zext_ln64_23"/></StgValue>
</operation>

<operation id="920" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:377 %add_ln64_12 = add i64 %zext_ln64_23, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln64_12"/></StgValue>
</operation>

<operation id="921" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:378 %trunc_ln64_24 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_12, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_24"/></StgValue>
</operation>

<operation id="922" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:379 %sext_ln64_35 = sext i62 %trunc_ln64_24

]]></Node>
<StgValue><ssdm name="sext_ln64_35"/></StgValue>
</operation>

<operation id="923" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:380 %gmem2_addr_12 = getelementptr i32 %gmem2, i64 %sext_ln64_35

]]></Node>
<StgValue><ssdm name="gmem2_addr_12"/></StgValue>
</operation>

<operation id="924" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
In_Channel.split.0:384 %add_ln64_62 = add i7 %sext_ln64_17, i7 108

]]></Node>
<StgValue><ssdm name="add_ln64_62"/></StgValue>
</operation>

<operation id="925" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
In_Channel.split.0:385 %shl_ln64_22 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln64_62, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_22"/></StgValue>
</operation>

<operation id="926" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="64" op_0_bw="9">
<![CDATA[
In_Channel.split.0:386 %zext_ln64_24 = zext i9 %shl_ln64_22

]]></Node>
<StgValue><ssdm name="zext_ln64_24"/></StgValue>
</operation>

<operation id="927" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:387 %add_ln64_63 = add i64 %zext_ln64_24, i64 %kernel_read

]]></Node>
<StgValue><ssdm name="add_ln64_63"/></StgValue>
</operation>

<operation id="928" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:388 %trunc_ln64_25 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_63, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_25"/></StgValue>
</operation>

<operation id="929" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:389 %sext_ln64_36 = sext i62 %trunc_ln64_25

]]></Node>
<StgValue><ssdm name="sext_ln64_36"/></StgValue>
</operation>

<operation id="930" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:390 %gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln64_36

]]></Node>
<StgValue><ssdm name="gmem_addr_12"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="931" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:35 %bitcast_ln64_7 = bitcast i32 %add

]]></Node>
<StgValue><ssdm name="bitcast_ln64_7"/></StgValue>
</operation>

<operation id="932" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
In_Channel.split.0:37 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem3_addr, i32 %bitcast_ln64_7, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>

<operation id="933" st_id="15" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:123 %mul_3 = fmul i32 %bitcast_ln64_30, i32 %bitcast_ln64_31

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="934" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:142 %bitcast_ln64_33 = bitcast i32 %gmem2_addr_4_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_33"/></StgValue>
</operation>

<operation id="935" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:152 %bitcast_ln64_34 = bitcast i32 %gmem_addr_4_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_34"/></StgValue>
</operation>

<operation id="936" st_id="15" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:153 %mul_4 = fmul i32 %bitcast_ln64_33, i32 %bitcast_ln64_34

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="937" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:171 %gmem2_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_5

]]></Node>
<StgValue><ssdm name="gmem2_addr_5_read"/></StgValue>
</operation>

<operation id="938" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:181 %gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read"/></StgValue>
</operation>

<operation id="939" st_id="15" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:200 %gmem2_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_6_req"/></StgValue>
</operation>

<operation id="940" st_id="15" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:210 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="941" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:230 %gmem2_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_7_req"/></StgValue>
</operation>

<operation id="942" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:240 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="943" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:260 %gmem2_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_8_req"/></StgValue>
</operation>

<operation id="944" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:270 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="945" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:291 %gmem2_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_9_req"/></StgValue>
</operation>

<operation id="946" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:301 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="947" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:321 %gmem2_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_10_req"/></StgValue>
</operation>

<operation id="948" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:331 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="949" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:351 %gmem2_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_11_req"/></StgValue>
</operation>

<operation id="950" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:361 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="951" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:381 %gmem2_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_12_req"/></StgValue>
</operation>

<operation id="952" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:391 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="953" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
In_Channel.split.0:404 %add_ln64_64 = add i18 %sext_ln64_2, i18 163072

]]></Node>
<StgValue><ssdm name="add_ln64_64"/></StgValue>
</operation>

<operation id="954" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
In_Channel.split.0:405 %shl_ln64_23 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %add_ln64_64, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_23"/></StgValue>
</operation>

<operation id="955" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="20">
<![CDATA[
In_Channel.split.0:406 %zext_ln64_25 = zext i20 %shl_ln64_23

]]></Node>
<StgValue><ssdm name="zext_ln64_25"/></StgValue>
</operation>

<operation id="956" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:407 %add_ln64_13 = add i64 %zext_ln64_25, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln64_13"/></StgValue>
</operation>

<operation id="957" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:408 %trunc_ln64_26 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_13, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_26"/></StgValue>
</operation>

<operation id="958" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:409 %sext_ln64_37 = sext i62 %trunc_ln64_26

]]></Node>
<StgValue><ssdm name="sext_ln64_37"/></StgValue>
</operation>

<operation id="959" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:410 %gmem2_addr_13 = getelementptr i32 %gmem2, i64 %sext_ln64_37

]]></Node>
<StgValue><ssdm name="gmem2_addr_13"/></StgValue>
</operation>

<operation id="960" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
In_Channel.split.0:414 %add_ln64_65 = add i6 %sext_ln64_20, i6 53

]]></Node>
<StgValue><ssdm name="add_ln64_65"/></StgValue>
</operation>

<operation id="961" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
In_Channel.split.0:415 %tmp_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln64_65, i2 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="962" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="8">
<![CDATA[
In_Channel.split.0:416 %sext_ln64_38 = sext i8 %tmp_8

]]></Node>
<StgValue><ssdm name="sext_ln64_38"/></StgValue>
</operation>

<operation id="963" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="9">
<![CDATA[
In_Channel.split.0:417 %zext_ln64_26 = zext i9 %sext_ln64_38

]]></Node>
<StgValue><ssdm name="zext_ln64_26"/></StgValue>
</operation>

<operation id="964" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:418 %add_ln64_66 = add i64 %zext_ln64_26, i64 %kernel_read

]]></Node>
<StgValue><ssdm name="add_ln64_66"/></StgValue>
</operation>

<operation id="965" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:419 %trunc_ln64_27 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_66, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_27"/></StgValue>
</operation>

<operation id="966" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:420 %sext_ln64_39 = sext i62 %trunc_ln64_27

]]></Node>
<StgValue><ssdm name="sext_ln64_39"/></StgValue>
</operation>

<operation id="967" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:421 %gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln64_39

]]></Node>
<StgValue><ssdm name="gmem_addr_13"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="968" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="5">
<![CDATA[
In_Channel.split.0:21 %sext_ln64_14 = sext i5 %add_ln64_25

]]></Node>
<StgValue><ssdm name="sext_ln64_14"/></StgValue>
</operation>

<operation id="969" st_id="16" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:38 %gmem3_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="gmem3_addr_resp"/></StgValue>
</operation>

<operation id="970" st_id="16" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:153 %mul_4 = fmul i32 %bitcast_ln64_33, i32 %bitcast_ln64_34

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="971" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:172 %bitcast_ln64_37 = bitcast i32 %gmem2_addr_5_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_37"/></StgValue>
</operation>

<operation id="972" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:182 %bitcast_ln64_38 = bitcast i32 %gmem_addr_5_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_38"/></StgValue>
</operation>

<operation id="973" st_id="16" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:183 %mul_5 = fmul i32 %bitcast_ln64_37, i32 %bitcast_ln64_38

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="974" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:201 %gmem2_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_6

]]></Node>
<StgValue><ssdm name="gmem2_addr_6_read"/></StgValue>
</operation>

<operation id="975" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:211 %gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_read"/></StgValue>
</operation>

<operation id="976" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:230 %gmem2_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_7_req"/></StgValue>
</operation>

<operation id="977" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:240 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="978" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:260 %gmem2_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_8_req"/></StgValue>
</operation>

<operation id="979" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:270 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="980" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:291 %gmem2_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_9_req"/></StgValue>
</operation>

<operation id="981" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:301 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="982" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:321 %gmem2_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_10_req"/></StgValue>
</operation>

<operation id="983" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:331 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="984" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:351 %gmem2_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_11_req"/></StgValue>
</operation>

<operation id="985" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:361 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="986" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:381 %gmem2_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_12_req"/></StgValue>
</operation>

<operation id="987" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:391 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="988" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:411 %gmem2_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_13_req"/></StgValue>
</operation>

<operation id="989" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:422 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="990" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
In_Channel.split.0:435 %add_ln64_67 = add i18 %sext_ln64_2, i18 175616

]]></Node>
<StgValue><ssdm name="add_ln64_67"/></StgValue>
</operation>

<operation id="991" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
In_Channel.split.0:436 %shl_ln64_24 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %add_ln64_67, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_24"/></StgValue>
</operation>

<operation id="992" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="20">
<![CDATA[
In_Channel.split.0:437 %zext_ln64_27 = zext i20 %shl_ln64_24

]]></Node>
<StgValue><ssdm name="zext_ln64_27"/></StgValue>
</operation>

<operation id="993" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:438 %add_ln64_14 = add i64 %zext_ln64_27, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln64_14"/></StgValue>
</operation>

<operation id="994" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:439 %trunc_ln64_28 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_14, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_28"/></StgValue>
</operation>

<operation id="995" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:440 %sext_ln64_40 = sext i62 %trunc_ln64_28

]]></Node>
<StgValue><ssdm name="sext_ln64_40"/></StgValue>
</operation>

<operation id="996" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:441 %gmem2_addr_14 = getelementptr i32 %gmem2, i64 %sext_ln64_40

]]></Node>
<StgValue><ssdm name="gmem2_addr_14"/></StgValue>
</operation>

<operation id="997" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
In_Channel.split.0:445 %add_ln64_68 = add i8 %sext_ln64_14, i8 126

]]></Node>
<StgValue><ssdm name="add_ln64_68"/></StgValue>
</operation>

<operation id="998" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
In_Channel.split.0:446 %shl_ln64_25 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln64_68, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_25"/></StgValue>
</operation>

<operation id="999" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="10">
<![CDATA[
In_Channel.split.0:447 %zext_ln64_28 = zext i10 %shl_ln64_25

]]></Node>
<StgValue><ssdm name="zext_ln64_28"/></StgValue>
</operation>

<operation id="1000" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:448 %add_ln64_69 = add i64 %zext_ln64_28, i64 %kernel_read

]]></Node>
<StgValue><ssdm name="add_ln64_69"/></StgValue>
</operation>

<operation id="1001" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:449 %trunc_ln64_29 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_69, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_29"/></StgValue>
</operation>

<operation id="1002" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:450 %sext_ln64_41 = sext i62 %trunc_ln64_29

]]></Node>
<StgValue><ssdm name="sext_ln64_41"/></StgValue>
</operation>

<operation id="1003" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:451 %gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln64_41

]]></Node>
<StgValue><ssdm name="gmem_addr_14"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1004" st_id="17" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:38 %gmem3_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="gmem3_addr_resp"/></StgValue>
</operation>

<operation id="1005" st_id="17" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:183 %mul_5 = fmul i32 %bitcast_ln64_37, i32 %bitcast_ln64_38

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="1006" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:202 %bitcast_ln64_41 = bitcast i32 %gmem2_addr_6_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_41"/></StgValue>
</operation>

<operation id="1007" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:212 %bitcast_ln64_42 = bitcast i32 %gmem_addr_6_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_42"/></StgValue>
</operation>

<operation id="1008" st_id="17" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:213 %mul_6 = fmul i32 %bitcast_ln64_41, i32 %bitcast_ln64_42

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="1009" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:231 %gmem2_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_7

]]></Node>
<StgValue><ssdm name="gmem2_addr_7_read"/></StgValue>
</operation>

<operation id="1010" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:241 %gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_read"/></StgValue>
</operation>

<operation id="1011" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:260 %gmem2_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_8_req"/></StgValue>
</operation>

<operation id="1012" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:270 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1013" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:291 %gmem2_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_9_req"/></StgValue>
</operation>

<operation id="1014" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:301 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1015" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:321 %gmem2_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_10_req"/></StgValue>
</operation>

<operation id="1016" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:331 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1017" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:351 %gmem2_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_11_req"/></StgValue>
</operation>

<operation id="1018" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:361 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1019" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:381 %gmem2_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_12_req"/></StgValue>
</operation>

<operation id="1020" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:391 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1021" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:411 %gmem2_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_13_req"/></StgValue>
</operation>

<operation id="1022" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:422 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1023" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:442 %gmem2_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_14_req"/></StgValue>
</operation>

<operation id="1024" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:452 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1025" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
In_Channel.split.0:465 %add_ln64_70 = add i18 %sext_ln64_2, i18 188160

]]></Node>
<StgValue><ssdm name="add_ln64_70"/></StgValue>
</operation>

<operation id="1026" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
In_Channel.split.0:466 %shl_ln64_26 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %add_ln64_70, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_26"/></StgValue>
</operation>

<operation id="1027" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="20">
<![CDATA[
In_Channel.split.0:467 %zext_ln64_29 = zext i20 %shl_ln64_26

]]></Node>
<StgValue><ssdm name="zext_ln64_29"/></StgValue>
</operation>

<operation id="1028" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:468 %add_ln64_15 = add i64 %zext_ln64_29, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln64_15"/></StgValue>
</operation>

<operation id="1029" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:469 %trunc_ln64_30 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_15, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_30"/></StgValue>
</operation>

<operation id="1030" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:470 %sext_ln64_42 = sext i62 %trunc_ln64_30

]]></Node>
<StgValue><ssdm name="sext_ln64_42"/></StgValue>
</operation>

<operation id="1031" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:471 %gmem2_addr_15 = getelementptr i32 %gmem2, i64 %sext_ln64_42

]]></Node>
<StgValue><ssdm name="gmem2_addr_15"/></StgValue>
</operation>

<operation id="1032" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
In_Channel.split.0:475 %add_ln64_71 = add i8 %sext_ln64_14, i8 135

]]></Node>
<StgValue><ssdm name="add_ln64_71"/></StgValue>
</operation>

<operation id="1033" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
In_Channel.split.0:476 %shl_ln64_27 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln64_71, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_27"/></StgValue>
</operation>

<operation id="1034" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="10">
<![CDATA[
In_Channel.split.0:477 %zext_ln64_30 = zext i10 %shl_ln64_27

]]></Node>
<StgValue><ssdm name="zext_ln64_30"/></StgValue>
</operation>

<operation id="1035" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:478 %add_ln64_72 = add i64 %zext_ln64_30, i64 %kernel_read

]]></Node>
<StgValue><ssdm name="add_ln64_72"/></StgValue>
</operation>

<operation id="1036" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:479 %trunc_ln64_31 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_72, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_31"/></StgValue>
</operation>

<operation id="1037" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:480 %sext_ln64_43 = sext i62 %trunc_ln64_31

]]></Node>
<StgValue><ssdm name="sext_ln64_43"/></StgValue>
</operation>

<operation id="1038" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:481 %gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln64_43

]]></Node>
<StgValue><ssdm name="gmem_addr_15"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1039" st_id="18" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:38 %gmem3_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="gmem3_addr_resp"/></StgValue>
</operation>

<operation id="1040" st_id="18" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:213 %mul_6 = fmul i32 %bitcast_ln64_41, i32 %bitcast_ln64_42

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="1041" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:232 %bitcast_ln64_45 = bitcast i32 %gmem2_addr_7_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_45"/></StgValue>
</operation>

<operation id="1042" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:242 %bitcast_ln64_46 = bitcast i32 %gmem_addr_7_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_46"/></StgValue>
</operation>

<operation id="1043" st_id="18" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:243 %mul_7 = fmul i32 %bitcast_ln64_45, i32 %bitcast_ln64_46

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="1044" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:261 %gmem2_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_8

]]></Node>
<StgValue><ssdm name="gmem2_addr_8_read"/></StgValue>
</operation>

<operation id="1045" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:271 %gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8_read"/></StgValue>
</operation>

<operation id="1046" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:291 %gmem2_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_9_req"/></StgValue>
</operation>

<operation id="1047" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:301 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1048" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:321 %gmem2_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_10_req"/></StgValue>
</operation>

<operation id="1049" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:331 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1050" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:351 %gmem2_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_11_req"/></StgValue>
</operation>

<operation id="1051" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:361 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1052" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:381 %gmem2_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_12_req"/></StgValue>
</operation>

<operation id="1053" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:391 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1054" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:411 %gmem2_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_13_req"/></StgValue>
</operation>

<operation id="1055" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:422 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1056" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:442 %gmem2_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_14_req"/></StgValue>
</operation>

<operation id="1057" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:452 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1058" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:472 %gmem2_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_15_req"/></StgValue>
</operation>

<operation id="1059" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:482 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1060" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
In_Channel.split.0:495 %add_ln64_73 = add i17 %sext_ln64_8, i17 69632

]]></Node>
<StgValue><ssdm name="add_ln64_73"/></StgValue>
</operation>

<operation id="1061" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
In_Channel.split.0:496 %tmp_9 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln64_73, i2 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1062" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="20" op_0_bw="19">
<![CDATA[
In_Channel.split.0:497 %sext_ln64_44 = sext i19 %tmp_9

]]></Node>
<StgValue><ssdm name="sext_ln64_44"/></StgValue>
</operation>

<operation id="1063" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="20">
<![CDATA[
In_Channel.split.0:498 %zext_ln64_31 = zext i20 %sext_ln64_44

]]></Node>
<StgValue><ssdm name="zext_ln64_31"/></StgValue>
</operation>

<operation id="1064" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:499 %add_ln64_16 = add i64 %zext_ln64_31, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln64_16"/></StgValue>
</operation>

<operation id="1065" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:500 %trunc_ln64_32 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_16, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_32"/></StgValue>
</operation>

<operation id="1066" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:501 %sext_ln64_45 = sext i62 %trunc_ln64_32

]]></Node>
<StgValue><ssdm name="sext_ln64_45"/></StgValue>
</operation>

<operation id="1067" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:502 %gmem2_addr_16 = getelementptr i32 %gmem2, i64 %sext_ln64_45

]]></Node>
<StgValue><ssdm name="gmem2_addr_16"/></StgValue>
</operation>

<operation id="1068" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
In_Channel.split.0:506 %add_ln64_74 = add i8 %sext_ln64_14, i8 144

]]></Node>
<StgValue><ssdm name="add_ln64_74"/></StgValue>
</operation>

<operation id="1069" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
In_Channel.split.0:507 %shl_ln64_28 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln64_74, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_28"/></StgValue>
</operation>

<operation id="1070" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="10">
<![CDATA[
In_Channel.split.0:508 %zext_ln64_32 = zext i10 %shl_ln64_28

]]></Node>
<StgValue><ssdm name="zext_ln64_32"/></StgValue>
</operation>

<operation id="1071" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:509 %add_ln64_75 = add i64 %zext_ln64_32, i64 %kernel_read

]]></Node>
<StgValue><ssdm name="add_ln64_75"/></StgValue>
</operation>

<operation id="1072" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:510 %trunc_ln64_33 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_75, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_33"/></StgValue>
</operation>

<operation id="1073" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:511 %sext_ln64_46 = sext i62 %trunc_ln64_33

]]></Node>
<StgValue><ssdm name="sext_ln64_46"/></StgValue>
</operation>

<operation id="1074" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:512 %gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln64_46

]]></Node>
<StgValue><ssdm name="gmem_addr_16"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1075" st_id="19" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:38 %gmem3_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="gmem3_addr_resp"/></StgValue>
</operation>

<operation id="1076" st_id="19" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:243 %mul_7 = fmul i32 %bitcast_ln64_45, i32 %bitcast_ln64_46

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="1077" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:262 %bitcast_ln64_48 = bitcast i32 %gmem2_addr_8_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_48"/></StgValue>
</operation>

<operation id="1078" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:272 %bitcast_ln64_49 = bitcast i32 %gmem_addr_8_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_49"/></StgValue>
</operation>

<operation id="1079" st_id="19" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:273 %mul_8 = fmul i32 %bitcast_ln64_48, i32 %bitcast_ln64_49

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="1080" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:292 %gmem2_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_9

]]></Node>
<StgValue><ssdm name="gmem2_addr_9_read"/></StgValue>
</operation>

<operation id="1081" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:302 %gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_read"/></StgValue>
</operation>

<operation id="1082" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:321 %gmem2_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_10_req"/></StgValue>
</operation>

<operation id="1083" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:331 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1084" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:351 %gmem2_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_11_req"/></StgValue>
</operation>

<operation id="1085" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:361 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1086" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:381 %gmem2_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_12_req"/></StgValue>
</operation>

<operation id="1087" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:391 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1088" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:411 %gmem2_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_13_req"/></StgValue>
</operation>

<operation id="1089" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:422 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1090" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:442 %gmem2_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_14_req"/></StgValue>
</operation>

<operation id="1091" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:452 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1092" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:472 %gmem2_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_15_req"/></StgValue>
</operation>

<operation id="1093" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:482 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1094" st_id="19" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:503 %gmem2_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_16_req"/></StgValue>
</operation>

<operation id="1095" st_id="19" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:513 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1096" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
In_Channel.split.0:526 %add_ln64_76 = add i17 %sext_ln64_8, i17 82176

]]></Node>
<StgValue><ssdm name="add_ln64_76"/></StgValue>
</operation>

<operation id="1097" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
In_Channel.split.0:527 %tmp_10 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln64_76, i2 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1098" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="20" op_0_bw="19">
<![CDATA[
In_Channel.split.0:528 %sext_ln64_47 = sext i19 %tmp_10

]]></Node>
<StgValue><ssdm name="sext_ln64_47"/></StgValue>
</operation>

<operation id="1099" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="20">
<![CDATA[
In_Channel.split.0:529 %zext_ln64_33 = zext i20 %sext_ln64_47

]]></Node>
<StgValue><ssdm name="zext_ln64_33"/></StgValue>
</operation>

<operation id="1100" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:530 %add_ln64_17 = add i64 %zext_ln64_33, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln64_17"/></StgValue>
</operation>

<operation id="1101" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:531 %trunc_ln64_34 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_17, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_34"/></StgValue>
</operation>

<operation id="1102" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:532 %sext_ln64_48 = sext i62 %trunc_ln64_34

]]></Node>
<StgValue><ssdm name="sext_ln64_48"/></StgValue>
</operation>

<operation id="1103" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:533 %gmem2_addr_17 = getelementptr i32 %gmem2, i64 %sext_ln64_48

]]></Node>
<StgValue><ssdm name="gmem2_addr_17"/></StgValue>
</operation>

<operation id="1104" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
In_Channel.split.0:537 %add_ln64_77 = add i8 %sext_ln64_14, i8 153

]]></Node>
<StgValue><ssdm name="add_ln64_77"/></StgValue>
</operation>

<operation id="1105" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
In_Channel.split.0:538 %shl_ln64_29 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln64_77, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_29"/></StgValue>
</operation>

<operation id="1106" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="10">
<![CDATA[
In_Channel.split.0:539 %zext_ln64_34 = zext i10 %shl_ln64_29

]]></Node>
<StgValue><ssdm name="zext_ln64_34"/></StgValue>
</operation>

<operation id="1107" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:540 %add_ln64_78 = add i64 %zext_ln64_34, i64 %kernel_read

]]></Node>
<StgValue><ssdm name="add_ln64_78"/></StgValue>
</operation>

<operation id="1108" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:541 %trunc_ln64_35 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_78, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_35"/></StgValue>
</operation>

<operation id="1109" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:542 %sext_ln64_49 = sext i62 %trunc_ln64_35

]]></Node>
<StgValue><ssdm name="sext_ln64_49"/></StgValue>
</operation>

<operation id="1110" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:543 %gmem_addr_17 = getelementptr i32 %gmem, i64 %sext_ln64_49

]]></Node>
<StgValue><ssdm name="gmem_addr_17"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1111" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc118:47 %add_ln40_3 = add i15 %select_ln40_9, i15 12544

]]></Node>
<StgValue><ssdm name="add_ln40_3"/></StgValue>
</operation>

<operation id="1112" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
for.inc118:48 %sext_ln64_5_mid2_v_v_v_v_v = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %add_ln40_3, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln64_5_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="1113" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="17">
<![CDATA[
for.inc118:49 %zext_ln40 = zext i17 %sext_ln64_5_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="1114" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118:50 %add_ln40_4 = add i64 %zext_ln40, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln40_4"/></StgValue>
</operation>

<operation id="1115" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:51 %sext_ln64_5_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_4, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln64_5_mid2_v"/></StgValue>
</operation>

<operation id="1116" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="62">
<![CDATA[
for.inc118:52 %sext_ln40_2 = sext i62 %sext_ln64_5_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln40_2"/></StgValue>
</operation>

<operation id="1117" st_id="20" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:38 %gmem3_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="gmem3_addr_resp"/></StgValue>
</operation>

<operation id="1118" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:39 %gmem3_addr_24 = getelementptr i32 %gmem3, i64 %sext_ln40_2

]]></Node>
<StgValue><ssdm name="gmem3_addr_24"/></StgValue>
</operation>

<operation id="1119" st_id="20" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:273 %mul_8 = fmul i32 %bitcast_ln64_48, i32 %bitcast_ln64_49

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="1120" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:293 %bitcast_ln64_51 = bitcast i32 %gmem2_addr_9_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_51"/></StgValue>
</operation>

<operation id="1121" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:303 %bitcast_ln64_52 = bitcast i32 %gmem_addr_9_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_52"/></StgValue>
</operation>

<operation id="1122" st_id="20" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:304 %mul_9 = fmul i32 %bitcast_ln64_51, i32 %bitcast_ln64_52

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="1123" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:322 %gmem2_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_10

]]></Node>
<StgValue><ssdm name="gmem2_addr_10_read"/></StgValue>
</operation>

<operation id="1124" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:332 %gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_read"/></StgValue>
</operation>

<operation id="1125" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:351 %gmem2_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_11_req"/></StgValue>
</operation>

<operation id="1126" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:361 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1127" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:381 %gmem2_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_12_req"/></StgValue>
</operation>

<operation id="1128" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:391 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1129" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:411 %gmem2_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_13_req"/></StgValue>
</operation>

<operation id="1130" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:422 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1131" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:442 %gmem2_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_14_req"/></StgValue>
</operation>

<operation id="1132" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:452 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1133" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:472 %gmem2_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_15_req"/></StgValue>
</operation>

<operation id="1134" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:482 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1135" st_id="20" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:503 %gmem2_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_16_req"/></StgValue>
</operation>

<operation id="1136" st_id="20" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:513 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1137" st_id="20" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:534 %gmem2_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_17_req"/></StgValue>
</operation>

<operation id="1138" st_id="20" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:544 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1139" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
In_Channel.split.0:557 %add_ln64_79 = add i17 %sext_ln64_8, i17 94720

]]></Node>
<StgValue><ssdm name="add_ln64_79"/></StgValue>
</operation>

<operation id="1140" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
In_Channel.split.0:558 %tmp_11 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln64_79, i2 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1141" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="20" op_0_bw="19">
<![CDATA[
In_Channel.split.0:559 %sext_ln64_50 = sext i19 %tmp_11

]]></Node>
<StgValue><ssdm name="sext_ln64_50"/></StgValue>
</operation>

<operation id="1142" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="20">
<![CDATA[
In_Channel.split.0:560 %zext_ln64_35 = zext i20 %sext_ln64_50

]]></Node>
<StgValue><ssdm name="zext_ln64_35"/></StgValue>
</operation>

<operation id="1143" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:561 %add_ln64_18 = add i64 %zext_ln64_35, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln64_18"/></StgValue>
</operation>

<operation id="1144" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:562 %trunc_ln64_36 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_18, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_36"/></StgValue>
</operation>

<operation id="1145" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:563 %sext_ln64_51 = sext i62 %trunc_ln64_36

]]></Node>
<StgValue><ssdm name="sext_ln64_51"/></StgValue>
</operation>

<operation id="1146" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:564 %gmem2_addr_18 = getelementptr i32 %gmem2, i64 %sext_ln64_51

]]></Node>
<StgValue><ssdm name="gmem2_addr_18"/></StgValue>
</operation>

<operation id="1147" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
In_Channel.split.0:568 %add_ln64_80 = add i8 %sext_ln64_14, i8 162

]]></Node>
<StgValue><ssdm name="add_ln64_80"/></StgValue>
</operation>

<operation id="1148" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
In_Channel.split.0:569 %shl_ln64_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln64_80, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_30"/></StgValue>
</operation>

<operation id="1149" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="10">
<![CDATA[
In_Channel.split.0:570 %zext_ln64_36 = zext i10 %shl_ln64_30

]]></Node>
<StgValue><ssdm name="zext_ln64_36"/></StgValue>
</operation>

<operation id="1150" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:571 %add_ln64_81 = add i64 %zext_ln64_36, i64 %kernel_read

]]></Node>
<StgValue><ssdm name="add_ln64_81"/></StgValue>
</operation>

<operation id="1151" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:572 %trunc_ln64_37 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_81, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_37"/></StgValue>
</operation>

<operation id="1152" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:573 %sext_ln64_52 = sext i62 %trunc_ln64_37

]]></Node>
<StgValue><ssdm name="sext_ln64_52"/></StgValue>
</operation>

<operation id="1153" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:574 %gmem_addr_18 = getelementptr i32 %gmem, i64 %sext_ln64_52

]]></Node>
<StgValue><ssdm name="gmem_addr_18"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1154" st_id="21" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:40 %gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_1_req"/></StgValue>
</operation>

<operation id="1155" st_id="21" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:304 %mul_9 = fmul i32 %bitcast_ln64_51, i32 %bitcast_ln64_52

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="1156" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:323 %bitcast_ln64_54 = bitcast i32 %gmem2_addr_10_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_54"/></StgValue>
</operation>

<operation id="1157" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:333 %bitcast_ln64_55 = bitcast i32 %gmem_addr_10_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_55"/></StgValue>
</operation>

<operation id="1158" st_id="21" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:334 %mul_10 = fmul i32 %bitcast_ln64_54, i32 %bitcast_ln64_55

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="1159" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:352 %gmem2_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_11

]]></Node>
<StgValue><ssdm name="gmem2_addr_11_read"/></StgValue>
</operation>

<operation id="1160" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:362 %gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_read"/></StgValue>
</operation>

<operation id="1161" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:381 %gmem2_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_12_req"/></StgValue>
</operation>

<operation id="1162" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:391 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1163" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:411 %gmem2_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_13_req"/></StgValue>
</operation>

<operation id="1164" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:422 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1165" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:442 %gmem2_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_14_req"/></StgValue>
</operation>

<operation id="1166" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:452 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1167" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:472 %gmem2_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_15_req"/></StgValue>
</operation>

<operation id="1168" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:482 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1169" st_id="21" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:503 %gmem2_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_16_req"/></StgValue>
</operation>

<operation id="1170" st_id="21" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:513 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1171" st_id="21" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:534 %gmem2_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_17_req"/></StgValue>
</operation>

<operation id="1172" st_id="21" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:544 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1173" st_id="21" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:565 %gmem2_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_18_req"/></StgValue>
</operation>

<operation id="1174" st_id="21" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:575 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1175" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
In_Channel.split.0:588 %add_ln64_82 = add i16 %sext_ln64_5, i16 41728

]]></Node>
<StgValue><ssdm name="add_ln64_82"/></StgValue>
</operation>

<operation id="1176" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
In_Channel.split.0:589 %tmp_12 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln64_82, i2 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1177" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="20" op_0_bw="18">
<![CDATA[
In_Channel.split.0:590 %sext_ln64_53 = sext i18 %tmp_12

]]></Node>
<StgValue><ssdm name="sext_ln64_53"/></StgValue>
</operation>

<operation id="1178" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="20">
<![CDATA[
In_Channel.split.0:591 %zext_ln64_37 = zext i20 %sext_ln64_53

]]></Node>
<StgValue><ssdm name="zext_ln64_37"/></StgValue>
</operation>

<operation id="1179" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:592 %add_ln64_19 = add i64 %zext_ln64_37, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln64_19"/></StgValue>
</operation>

<operation id="1180" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:593 %trunc_ln64_38 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_19, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_38"/></StgValue>
</operation>

<operation id="1181" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:594 %sext_ln64_54 = sext i62 %trunc_ln64_38

]]></Node>
<StgValue><ssdm name="sext_ln64_54"/></StgValue>
</operation>

<operation id="1182" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:595 %gmem2_addr_19 = getelementptr i32 %gmem2, i64 %sext_ln64_54

]]></Node>
<StgValue><ssdm name="gmem2_addr_19"/></StgValue>
</operation>

<operation id="1183" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
In_Channel.split.0:599 %add_ln64_83 = add i8 %sext_ln64_14, i8 171

]]></Node>
<StgValue><ssdm name="add_ln64_83"/></StgValue>
</operation>

<operation id="1184" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
In_Channel.split.0:600 %shl_ln64_31 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln64_83, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_31"/></StgValue>
</operation>

<operation id="1185" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="10">
<![CDATA[
In_Channel.split.0:601 %zext_ln64_38 = zext i10 %shl_ln64_31

]]></Node>
<StgValue><ssdm name="zext_ln64_38"/></StgValue>
</operation>

<operation id="1186" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:602 %add_ln64_84 = add i64 %zext_ln64_38, i64 %kernel_read

]]></Node>
<StgValue><ssdm name="add_ln64_84"/></StgValue>
</operation>

<operation id="1187" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:603 %trunc_ln64_39 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_84, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_39"/></StgValue>
</operation>

<operation id="1188" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:604 %sext_ln64_55 = sext i62 %trunc_ln64_39

]]></Node>
<StgValue><ssdm name="sext_ln64_55"/></StgValue>
</operation>

<operation id="1189" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:605 %gmem_addr_19 = getelementptr i32 %gmem, i64 %sext_ln64_55

]]></Node>
<StgValue><ssdm name="gmem_addr_19"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1190" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="19" op_0_bw="15">
<![CDATA[
In_Channel.split.0:7 %sext_ln64 = sext i15 %add_ln64

]]></Node>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</operation>

<operation id="1191" st_id="22" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:40 %gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_1_req"/></StgValue>
</operation>

<operation id="1192" st_id="22" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:334 %mul_10 = fmul i32 %bitcast_ln64_54, i32 %bitcast_ln64_55

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="1193" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:353 %bitcast_ln64_57 = bitcast i32 %gmem2_addr_11_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_57"/></StgValue>
</operation>

<operation id="1194" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:363 %bitcast_ln64_58 = bitcast i32 %gmem_addr_11_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_58"/></StgValue>
</operation>

<operation id="1195" st_id="22" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:364 %mul_11 = fmul i32 %bitcast_ln64_57, i32 %bitcast_ln64_58

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="1196" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:382 %gmem2_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_12

]]></Node>
<StgValue><ssdm name="gmem2_addr_12_read"/></StgValue>
</operation>

<operation id="1197" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:392 %gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12

]]></Node>
<StgValue><ssdm name="gmem_addr_12_read"/></StgValue>
</operation>

<operation id="1198" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:411 %gmem2_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_13_req"/></StgValue>
</operation>

<operation id="1199" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:422 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1200" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:442 %gmem2_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_14_req"/></StgValue>
</operation>

<operation id="1201" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:452 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1202" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:472 %gmem2_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_15_req"/></StgValue>
</operation>

<operation id="1203" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:482 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1204" st_id="22" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:503 %gmem2_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_16_req"/></StgValue>
</operation>

<operation id="1205" st_id="22" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:513 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1206" st_id="22" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:534 %gmem2_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_17_req"/></StgValue>
</operation>

<operation id="1207" st_id="22" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:544 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1208" st_id="22" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:565 %gmem2_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_18_req"/></StgValue>
</operation>

<operation id="1209" st_id="22" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:575 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1210" st_id="22" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:596 %gmem2_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_19_req"/></StgValue>
</operation>

<operation id="1211" st_id="22" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:606 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="1212" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
In_Channel.split.0:619 %add_ln64_85 = add i19 %sext_ln64, i19 250880

]]></Node>
<StgValue><ssdm name="add_ln64_85"/></StgValue>
</operation>

<operation id="1213" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="21" op_0_bw="21" op_1_bw="19" op_2_bw="2">
<![CDATA[
In_Channel.split.0:620 %shl_ln64_32 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i19.i2, i19 %add_ln64_85, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_32"/></StgValue>
</operation>

<operation id="1214" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="21">
<![CDATA[
In_Channel.split.0:621 %zext_ln64_39 = zext i21 %shl_ln64_32

]]></Node>
<StgValue><ssdm name="zext_ln64_39"/></StgValue>
</operation>

<operation id="1215" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:622 %add_ln64_20 = add i64 %zext_ln64_39, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln64_20"/></StgValue>
</operation>

<operation id="1216" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:623 %trunc_ln64_40 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_20, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_40"/></StgValue>
</operation>

<operation id="1217" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:624 %sext_ln64_56 = sext i62 %trunc_ln64_40

]]></Node>
<StgValue><ssdm name="sext_ln64_56"/></StgValue>
</operation>

<operation id="1218" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:625 %gmem2_addr_20 = getelementptr i32 %gmem2, i64 %sext_ln64_56

]]></Node>
<StgValue><ssdm name="gmem2_addr_20"/></StgValue>
</operation>

<operation id="1219" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
In_Channel.split.0:629 %add_ln64_86 = add i8 %sext_ln64_14, i8 180

]]></Node>
<StgValue><ssdm name="add_ln64_86"/></StgValue>
</operation>

<operation id="1220" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
In_Channel.split.0:630 %shl_ln64_33 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln64_86, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_33"/></StgValue>
</operation>

<operation id="1221" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="64" op_0_bw="10">
<![CDATA[
In_Channel.split.0:631 %zext_ln64_40 = zext i10 %shl_ln64_33

]]></Node>
<StgValue><ssdm name="zext_ln64_40"/></StgValue>
</operation>

<operation id="1222" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:632 %add_ln64_87 = add i64 %zext_ln64_40, i64 %kernel_read

]]></Node>
<StgValue><ssdm name="add_ln64_87"/></StgValue>
</operation>

<operation id="1223" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:633 %trunc_ln64_41 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_87, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_41"/></StgValue>
</operation>

<operation id="1224" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:634 %sext_ln64_57 = sext i62 %trunc_ln64_41

]]></Node>
<StgValue><ssdm name="sext_ln64_57"/></StgValue>
</operation>

<operation id="1225" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:635 %gmem_addr_20 = getelementptr i32 %gmem, i64 %sext_ln64_57

]]></Node>
<StgValue><ssdm name="gmem_addr_20"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1226" st_id="23" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:40 %gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_1_req"/></StgValue>
</operation>

<operation id="1227" st_id="23" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:364 %mul_11 = fmul i32 %bitcast_ln64_57, i32 %bitcast_ln64_58

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="1228" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:383 %bitcast_ln64_60 = bitcast i32 %gmem2_addr_12_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_60"/></StgValue>
</operation>

<operation id="1229" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:393 %bitcast_ln64_61 = bitcast i32 %gmem_addr_12_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_61"/></StgValue>
</operation>

<operation id="1230" st_id="23" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:394 %mul_12 = fmul i32 %bitcast_ln64_60, i32 %bitcast_ln64_61

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="1231" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:412 %gmem2_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_13

]]></Node>
<StgValue><ssdm name="gmem2_addr_13_read"/></StgValue>
</operation>

<operation id="1232" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:423 %gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13

]]></Node>
<StgValue><ssdm name="gmem_addr_13_read"/></StgValue>
</operation>

<operation id="1233" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:442 %gmem2_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_14_req"/></StgValue>
</operation>

<operation id="1234" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:452 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1235" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:472 %gmem2_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_15_req"/></StgValue>
</operation>

<operation id="1236" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:482 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1237" st_id="23" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:503 %gmem2_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_16_req"/></StgValue>
</operation>

<operation id="1238" st_id="23" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:513 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1239" st_id="23" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:534 %gmem2_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_17_req"/></StgValue>
</operation>

<operation id="1240" st_id="23" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:544 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1241" st_id="23" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:565 %gmem2_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_18_req"/></StgValue>
</operation>

<operation id="1242" st_id="23" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:575 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1243" st_id="23" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:596 %gmem2_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_19_req"/></StgValue>
</operation>

<operation id="1244" st_id="23" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:606 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="1245" st_id="23" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:626 %gmem2_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_20_req"/></StgValue>
</operation>

<operation id="1246" st_id="23" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:636 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="1247" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
In_Channel.split.0:649 %add_ln64_88 = add i19 %sext_ln64, i19 263424

]]></Node>
<StgValue><ssdm name="add_ln64_88"/></StgValue>
</operation>

<operation id="1248" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="21" op_0_bw="21" op_1_bw="19" op_2_bw="2">
<![CDATA[
In_Channel.split.0:650 %shl_ln64_34 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i19.i2, i19 %add_ln64_88, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_34"/></StgValue>
</operation>

<operation id="1249" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="21">
<![CDATA[
In_Channel.split.0:651 %zext_ln64_41 = zext i21 %shl_ln64_34

]]></Node>
<StgValue><ssdm name="zext_ln64_41"/></StgValue>
</operation>

<operation id="1250" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:652 %add_ln64_21 = add i64 %zext_ln64_41, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln64_21"/></StgValue>
</operation>

<operation id="1251" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:653 %trunc_ln64_42 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_21, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_42"/></StgValue>
</operation>

<operation id="1252" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:654 %sext_ln64_58 = sext i62 %trunc_ln64_42

]]></Node>
<StgValue><ssdm name="sext_ln64_58"/></StgValue>
</operation>

<operation id="1253" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:655 %gmem2_addr_21 = getelementptr i32 %gmem2, i64 %sext_ln64_58

]]></Node>
<StgValue><ssdm name="gmem2_addr_21"/></StgValue>
</operation>

<operation id="1254" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
In_Channel.split.0:659 %add_ln64_89 = add i8 %sext_ln64_14, i8 189

]]></Node>
<StgValue><ssdm name="add_ln64_89"/></StgValue>
</operation>

<operation id="1255" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
In_Channel.split.0:660 %shl_ln64_35 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln64_89, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_35"/></StgValue>
</operation>

<operation id="1256" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="10">
<![CDATA[
In_Channel.split.0:661 %zext_ln64_42 = zext i10 %shl_ln64_35

]]></Node>
<StgValue><ssdm name="zext_ln64_42"/></StgValue>
</operation>

<operation id="1257" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:662 %add_ln64_90 = add i64 %zext_ln64_42, i64 %kernel_read

]]></Node>
<StgValue><ssdm name="add_ln64_90"/></StgValue>
</operation>

<operation id="1258" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:663 %trunc_ln64_43 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_90, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_43"/></StgValue>
</operation>

<operation id="1259" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:664 %sext_ln64_59 = sext i62 %trunc_ln64_43

]]></Node>
<StgValue><ssdm name="sext_ln64_59"/></StgValue>
</operation>

<operation id="1260" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:665 %gmem_addr_21 = getelementptr i32 %gmem, i64 %sext_ln64_59

]]></Node>
<StgValue><ssdm name="gmem_addr_21"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1261" st_id="24" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:40 %gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_1_req"/></StgValue>
</operation>

<operation id="1262" st_id="24" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:394 %mul_12 = fmul i32 %bitcast_ln64_60, i32 %bitcast_ln64_61

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="1263" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:413 %bitcast_ln64_63 = bitcast i32 %gmem2_addr_13_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_63"/></StgValue>
</operation>

<operation id="1264" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:424 %bitcast_ln64_64 = bitcast i32 %gmem_addr_13_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_64"/></StgValue>
</operation>

<operation id="1265" st_id="24" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:425 %mul_13 = fmul i32 %bitcast_ln64_63, i32 %bitcast_ln64_64

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="1266" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:443 %gmem2_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_14

]]></Node>
<StgValue><ssdm name="gmem2_addr_14_read"/></StgValue>
</operation>

<operation id="1267" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:453 %gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_14

]]></Node>
<StgValue><ssdm name="gmem_addr_14_read"/></StgValue>
</operation>

<operation id="1268" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:472 %gmem2_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_15_req"/></StgValue>
</operation>

<operation id="1269" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:482 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1270" st_id="24" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:503 %gmem2_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_16_req"/></StgValue>
</operation>

<operation id="1271" st_id="24" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:513 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1272" st_id="24" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:534 %gmem2_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_17_req"/></StgValue>
</operation>

<operation id="1273" st_id="24" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:544 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1274" st_id="24" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:565 %gmem2_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_18_req"/></StgValue>
</operation>

<operation id="1275" st_id="24" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:575 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1276" st_id="24" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:596 %gmem2_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_19_req"/></StgValue>
</operation>

<operation id="1277" st_id="24" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:606 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="1278" st_id="24" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:626 %gmem2_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_20_req"/></StgValue>
</operation>

<operation id="1279" st_id="24" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:636 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="1280" st_id="24" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:656 %gmem2_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_21_req"/></StgValue>
</operation>

<operation id="1281" st_id="24" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:666 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="1282" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
In_Channel.split.0:679 %add_ln64_91 = add i19 %sext_ln64, i19 275968

]]></Node>
<StgValue><ssdm name="add_ln64_91"/></StgValue>
</operation>

<operation id="1283" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="21" op_0_bw="21" op_1_bw="19" op_2_bw="2">
<![CDATA[
In_Channel.split.0:680 %shl_ln64_36 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i19.i2, i19 %add_ln64_91, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_36"/></StgValue>
</operation>

<operation id="1284" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="21">
<![CDATA[
In_Channel.split.0:681 %zext_ln64_43 = zext i21 %shl_ln64_36

]]></Node>
<StgValue><ssdm name="zext_ln64_43"/></StgValue>
</operation>

<operation id="1285" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:682 %add_ln64_22 = add i64 %zext_ln64_43, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln64_22"/></StgValue>
</operation>

<operation id="1286" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:683 %trunc_ln64_44 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_22, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_44"/></StgValue>
</operation>

<operation id="1287" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:684 %sext_ln64_60 = sext i62 %trunc_ln64_44

]]></Node>
<StgValue><ssdm name="sext_ln64_60"/></StgValue>
</operation>

<operation id="1288" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:685 %gmem2_addr_22 = getelementptr i32 %gmem2, i64 %sext_ln64_60

]]></Node>
<StgValue><ssdm name="gmem2_addr_22"/></StgValue>
</operation>

<operation id="1289" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
In_Channel.split.0:689 %add_ln64_92 = add i8 %sext_ln64_14, i8 198

]]></Node>
<StgValue><ssdm name="add_ln64_92"/></StgValue>
</operation>

<operation id="1290" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
In_Channel.split.0:690 %shl_ln64_37 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln64_92, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_37"/></StgValue>
</operation>

<operation id="1291" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="10">
<![CDATA[
In_Channel.split.0:691 %zext_ln64_44 = zext i10 %shl_ln64_37

]]></Node>
<StgValue><ssdm name="zext_ln64_44"/></StgValue>
</operation>

<operation id="1292" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:692 %add_ln64_93 = add i64 %zext_ln64_44, i64 %kernel_read

]]></Node>
<StgValue><ssdm name="add_ln64_93"/></StgValue>
</operation>

<operation id="1293" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:693 %trunc_ln64_45 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_93, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_45"/></StgValue>
</operation>

<operation id="1294" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:694 %sext_ln64_61 = sext i62 %trunc_ln64_45

]]></Node>
<StgValue><ssdm name="sext_ln64_61"/></StgValue>
</operation>

<operation id="1295" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:695 %gmem_addr_22 = getelementptr i32 %gmem, i64 %sext_ln64_61

]]></Node>
<StgValue><ssdm name="gmem_addr_22"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1296" st_id="25" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:40 %gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_1_req"/></StgValue>
</operation>

<operation id="1297" st_id="25" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:425 %mul_13 = fmul i32 %bitcast_ln64_63, i32 %bitcast_ln64_64

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="1298" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:444 %bitcast_ln64_66 = bitcast i32 %gmem2_addr_14_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_66"/></StgValue>
</operation>

<operation id="1299" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:454 %bitcast_ln64_67 = bitcast i32 %gmem_addr_14_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_67"/></StgValue>
</operation>

<operation id="1300" st_id="25" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:455 %mul_14 = fmul i32 %bitcast_ln64_66, i32 %bitcast_ln64_67

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="1301" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:473 %gmem2_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_15

]]></Node>
<StgValue><ssdm name="gmem2_addr_15_read"/></StgValue>
</operation>

<operation id="1302" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:483 %gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read"/></StgValue>
</operation>

<operation id="1303" st_id="25" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:503 %gmem2_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_16_req"/></StgValue>
</operation>

<operation id="1304" st_id="25" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:513 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1305" st_id="25" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:534 %gmem2_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_17_req"/></StgValue>
</operation>

<operation id="1306" st_id="25" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:544 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1307" st_id="25" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:565 %gmem2_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_18_req"/></StgValue>
</operation>

<operation id="1308" st_id="25" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:575 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1309" st_id="25" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:596 %gmem2_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_19_req"/></StgValue>
</operation>

<operation id="1310" st_id="25" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:606 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="1311" st_id="25" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:626 %gmem2_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_20_req"/></StgValue>
</operation>

<operation id="1312" st_id="25" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:636 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="1313" st_id="25" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:656 %gmem2_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_21_req"/></StgValue>
</operation>

<operation id="1314" st_id="25" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:666 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="1315" st_id="25" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:686 %gmem2_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_22_req"/></StgValue>
</operation>

<operation id="1316" st_id="25" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:696 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="1317" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
In_Channel.split.0:709 %add_ln64_94 = add i19 %sext_ln64, i19 288512

]]></Node>
<StgValue><ssdm name="add_ln64_94"/></StgValue>
</operation>

<operation id="1318" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="21" op_0_bw="21" op_1_bw="19" op_2_bw="2">
<![CDATA[
In_Channel.split.0:710 %shl_ln64_38 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i19.i2, i19 %add_ln64_94, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_38"/></StgValue>
</operation>

<operation id="1319" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="21">
<![CDATA[
In_Channel.split.0:711 %zext_ln64_45 = zext i21 %shl_ln64_38

]]></Node>
<StgValue><ssdm name="zext_ln64_45"/></StgValue>
</operation>

<operation id="1320" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:712 %add_ln64_23 = add i64 %zext_ln64_45, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln64_23"/></StgValue>
</operation>

<operation id="1321" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:713 %trunc_ln64_46 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_23, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_46"/></StgValue>
</operation>

<operation id="1322" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:714 %sext_ln64_62 = sext i62 %trunc_ln64_46

]]></Node>
<StgValue><ssdm name="sext_ln64_62"/></StgValue>
</operation>

<operation id="1323" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:715 %gmem2_addr_23 = getelementptr i32 %gmem2, i64 %sext_ln64_62

]]></Node>
<StgValue><ssdm name="gmem2_addr_23"/></StgValue>
</operation>

<operation id="1324" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
In_Channel.split.0:719 %add_ln64_95 = add i8 %sext_ln64_14, i8 207

]]></Node>
<StgValue><ssdm name="add_ln64_95"/></StgValue>
</operation>

<operation id="1325" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
In_Channel.split.0:720 %shl_ln64_39 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln64_95, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln64_39"/></StgValue>
</operation>

<operation id="1326" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="10">
<![CDATA[
In_Channel.split.0:721 %zext_ln64_46 = zext i10 %shl_ln64_39

]]></Node>
<StgValue><ssdm name="zext_ln64_46"/></StgValue>
</operation>

<operation id="1327" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split.0:722 %add_ln64_96 = add i64 %zext_ln64_46, i64 %kernel_read

]]></Node>
<StgValue><ssdm name="add_ln64_96"/></StgValue>
</operation>

<operation id="1328" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.split.0:723 %trunc_ln64_47 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_96, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_47"/></StgValue>
</operation>

<operation id="1329" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.split.0:724 %sext_ln64_63 = sext i62 %trunc_ln64_47

]]></Node>
<StgValue><ssdm name="sext_ln64_63"/></StgValue>
</operation>

<operation id="1330" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:725 %gmem_addr_23 = getelementptr i32 %gmem, i64 %sext_ln64_63

]]></Node>
<StgValue><ssdm name="gmem_addr_23"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1331" st_id="26" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:40 %gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_1_req"/></StgValue>
</operation>

<operation id="1332" st_id="26" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:455 %mul_14 = fmul i32 %bitcast_ln64_66, i32 %bitcast_ln64_67

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="1333" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:474 %bitcast_ln64_69 = bitcast i32 %gmem2_addr_15_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_69"/></StgValue>
</operation>

<operation id="1334" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:484 %bitcast_ln64_70 = bitcast i32 %gmem_addr_15_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_70"/></StgValue>
</operation>

<operation id="1335" st_id="26" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:485 %mul_15 = fmul i32 %bitcast_ln64_69, i32 %bitcast_ln64_70

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="1336" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:504 %gmem2_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_16

]]></Node>
<StgValue><ssdm name="gmem2_addr_16_read"/></StgValue>
</operation>

<operation id="1337" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:514 %gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_16

]]></Node>
<StgValue><ssdm name="gmem_addr_16_read"/></StgValue>
</operation>

<operation id="1338" st_id="26" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:534 %gmem2_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_17_req"/></StgValue>
</operation>

<operation id="1339" st_id="26" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:544 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1340" st_id="26" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:565 %gmem2_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_18_req"/></StgValue>
</operation>

<operation id="1341" st_id="26" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:575 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1342" st_id="26" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:596 %gmem2_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_19_req"/></StgValue>
</operation>

<operation id="1343" st_id="26" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:606 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="1344" st_id="26" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:626 %gmem2_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_20_req"/></StgValue>
</operation>

<operation id="1345" st_id="26" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:636 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="1346" st_id="26" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:656 %gmem2_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_21_req"/></StgValue>
</operation>

<operation id="1347" st_id="26" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:666 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="1348" st_id="26" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:686 %gmem2_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_22_req"/></StgValue>
</operation>

<operation id="1349" st_id="26" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:696 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="1350" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:716 %gmem2_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_23_req"/></StgValue>
</operation>

<operation id="1351" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:726 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1352" st_id="27" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:40 %gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_1_req"/></StgValue>
</operation>

<operation id="1353" st_id="27" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:485 %mul_15 = fmul i32 %bitcast_ln64_69, i32 %bitcast_ln64_70

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="1354" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:505 %bitcast_ln64_72 = bitcast i32 %gmem2_addr_16_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_72"/></StgValue>
</operation>

<operation id="1355" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:515 %bitcast_ln64_73 = bitcast i32 %gmem_addr_16_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_73"/></StgValue>
</operation>

<operation id="1356" st_id="27" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:516 %mul_16 = fmul i32 %bitcast_ln64_72, i32 %bitcast_ln64_73

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="1357" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:535 %gmem2_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_17

]]></Node>
<StgValue><ssdm name="gmem2_addr_17_read"/></StgValue>
</operation>

<operation id="1358" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:545 %gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_17

]]></Node>
<StgValue><ssdm name="gmem_addr_17_read"/></StgValue>
</operation>

<operation id="1359" st_id="27" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:565 %gmem2_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_18_req"/></StgValue>
</operation>

<operation id="1360" st_id="27" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:575 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1361" st_id="27" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:596 %gmem2_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_19_req"/></StgValue>
</operation>

<operation id="1362" st_id="27" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:606 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="1363" st_id="27" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:626 %gmem2_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_20_req"/></StgValue>
</operation>

<operation id="1364" st_id="27" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:636 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="1365" st_id="27" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:656 %gmem2_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_21_req"/></StgValue>
</operation>

<operation id="1366" st_id="27" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:666 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="1367" st_id="27" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:686 %gmem2_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_22_req"/></StgValue>
</operation>

<operation id="1368" st_id="27" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:696 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="1369" st_id="27" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:716 %gmem2_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_23_req"/></StgValue>
</operation>

<operation id="1370" st_id="27" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:726 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1371" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:41 %gmem3_addr_24_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_24

]]></Node>
<StgValue><ssdm name="gmem3_addr_24_read"/></StgValue>
</operation>

<operation id="1372" st_id="28" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:516 %mul_16 = fmul i32 %bitcast_ln64_72, i32 %bitcast_ln64_73

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="1373" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:536 %bitcast_ln64_75 = bitcast i32 %gmem2_addr_17_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_75"/></StgValue>
</operation>

<operation id="1374" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:546 %bitcast_ln64_76 = bitcast i32 %gmem_addr_17_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_76"/></StgValue>
</operation>

<operation id="1375" st_id="28" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:547 %mul_17 = fmul i32 %bitcast_ln64_75, i32 %bitcast_ln64_76

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>

<operation id="1376" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:566 %gmem2_addr_18_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_18

]]></Node>
<StgValue><ssdm name="gmem2_addr_18_read"/></StgValue>
</operation>

<operation id="1377" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:576 %gmem_addr_18_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_18

]]></Node>
<StgValue><ssdm name="gmem_addr_18_read"/></StgValue>
</operation>

<operation id="1378" st_id="28" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:596 %gmem2_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_19_req"/></StgValue>
</operation>

<operation id="1379" st_id="28" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:606 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="1380" st_id="28" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:626 %gmem2_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_20_req"/></StgValue>
</operation>

<operation id="1381" st_id="28" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:636 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="1382" st_id="28" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:656 %gmem2_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_21_req"/></StgValue>
</operation>

<operation id="1383" st_id="28" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:666 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="1384" st_id="28" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:686 %gmem2_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_22_req"/></StgValue>
</operation>

<operation id="1385" st_id="28" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:696 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="1386" st_id="28" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:716 %gmem2_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_23_req"/></StgValue>
</operation>

<operation id="1387" st_id="28" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:726 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1388" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:42 %bitcast_ln64_1 = bitcast i32 %gmem3_addr_24_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_1"/></StgValue>
</operation>

<operation id="1389" st_id="29" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:64 %add_1 = fadd i32 %bitcast_ln64_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="1390" st_id="29" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:547 %mul_17 = fmul i32 %bitcast_ln64_75, i32 %bitcast_ln64_76

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>

<operation id="1391" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:567 %bitcast_ln64_78 = bitcast i32 %gmem2_addr_18_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_78"/></StgValue>
</operation>

<operation id="1392" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:577 %bitcast_ln64_79 = bitcast i32 %gmem_addr_18_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_79"/></StgValue>
</operation>

<operation id="1393" st_id="29" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:578 %mul_18 = fmul i32 %bitcast_ln64_78, i32 %bitcast_ln64_79

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>

<operation id="1394" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:597 %gmem2_addr_19_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_19

]]></Node>
<StgValue><ssdm name="gmem2_addr_19_read"/></StgValue>
</operation>

<operation id="1395" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:607 %gmem_addr_19_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_19

]]></Node>
<StgValue><ssdm name="gmem_addr_19_read"/></StgValue>
</operation>

<operation id="1396" st_id="29" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:626 %gmem2_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_20_req"/></StgValue>
</operation>

<operation id="1397" st_id="29" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:636 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="1398" st_id="29" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:656 %gmem2_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_21_req"/></StgValue>
</operation>

<operation id="1399" st_id="29" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:666 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="1400" st_id="29" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:686 %gmem2_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_22_req"/></StgValue>
</operation>

<operation id="1401" st_id="29" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:696 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="1402" st_id="29" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:716 %gmem2_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_23_req"/></StgValue>
</operation>

<operation id="1403" st_id="29" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:726 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1404" st_id="30" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:64 %add_1 = fadd i32 %bitcast_ln64_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="1405" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:66 %gmem3_addr_27_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem3_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_addr_27_req"/></StgValue>
</operation>

<operation id="1406" st_id="30" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:578 %mul_18 = fmul i32 %bitcast_ln64_78, i32 %bitcast_ln64_79

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>

<operation id="1407" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:598 %bitcast_ln64_81 = bitcast i32 %gmem2_addr_19_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_81"/></StgValue>
</operation>

<operation id="1408" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:608 %bitcast_ln64_82 = bitcast i32 %gmem_addr_19_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_82"/></StgValue>
</operation>

<operation id="1409" st_id="30" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:609 %mul_19 = fmul i32 %bitcast_ln64_81, i32 %bitcast_ln64_82

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>

<operation id="1410" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:627 %gmem2_addr_20_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_20

]]></Node>
<StgValue><ssdm name="gmem2_addr_20_read"/></StgValue>
</operation>

<operation id="1411" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:637 %gmem_addr_20_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_20

]]></Node>
<StgValue><ssdm name="gmem_addr_20_read"/></StgValue>
</operation>

<operation id="1412" st_id="30" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:656 %gmem2_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_21_req"/></StgValue>
</operation>

<operation id="1413" st_id="30" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:666 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="1414" st_id="30" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:686 %gmem2_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_22_req"/></StgValue>
</operation>

<operation id="1415" st_id="30" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:696 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="1416" st_id="30" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:716 %gmem2_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_23_req"/></StgValue>
</operation>

<operation id="1417" st_id="30" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:726 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1418" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:65 %bitcast_ln64_26 = bitcast i32 %add_1

]]></Node>
<StgValue><ssdm name="bitcast_ln64_26"/></StgValue>
</operation>

<operation id="1419" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
In_Channel.split.0:67 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem3_addr_24, i32 %bitcast_ln64_26, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>

<operation id="1420" st_id="31" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:609 %mul_19 = fmul i32 %bitcast_ln64_81, i32 %bitcast_ln64_82

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>

<operation id="1421" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:628 %bitcast_ln64_84 = bitcast i32 %gmem2_addr_20_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_84"/></StgValue>
</operation>

<operation id="1422" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:638 %bitcast_ln64_85 = bitcast i32 %gmem_addr_20_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_85"/></StgValue>
</operation>

<operation id="1423" st_id="31" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:639 %mul_20 = fmul i32 %bitcast_ln64_84, i32 %bitcast_ln64_85

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>

<operation id="1424" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:657 %gmem2_addr_21_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_21

]]></Node>
<StgValue><ssdm name="gmem2_addr_21_read"/></StgValue>
</operation>

<operation id="1425" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:667 %gmem_addr_21_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_21

]]></Node>
<StgValue><ssdm name="gmem_addr_21_read"/></StgValue>
</operation>

<operation id="1426" st_id="31" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:686 %gmem2_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_22_req"/></StgValue>
</operation>

<operation id="1427" st_id="31" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:696 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="1428" st_id="31" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:716 %gmem2_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_23_req"/></StgValue>
</operation>

<operation id="1429" st_id="31" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:726 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1430" st_id="32" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:68 %gmem3_addr_27_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_24

]]></Node>
<StgValue><ssdm name="gmem3_addr_27_resp"/></StgValue>
</operation>

<operation id="1431" st_id="32" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:639 %mul_20 = fmul i32 %bitcast_ln64_84, i32 %bitcast_ln64_85

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>

<operation id="1432" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:658 %bitcast_ln64_87 = bitcast i32 %gmem2_addr_21_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_87"/></StgValue>
</operation>

<operation id="1433" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:668 %bitcast_ln64_88 = bitcast i32 %gmem_addr_21_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_88"/></StgValue>
</operation>

<operation id="1434" st_id="32" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:669 %mul_21 = fmul i32 %bitcast_ln64_87, i32 %bitcast_ln64_88

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>

<operation id="1435" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:687 %gmem2_addr_22_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_22

]]></Node>
<StgValue><ssdm name="gmem2_addr_22_read"/></StgValue>
</operation>

<operation id="1436" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:697 %gmem_addr_22_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_22

]]></Node>
<StgValue><ssdm name="gmem_addr_22_read"/></StgValue>
</operation>

<operation id="1437" st_id="32" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:716 %gmem2_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_load_23_req"/></StgValue>
</operation>

<operation id="1438" st_id="32" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:726 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1439" st_id="33" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:68 %gmem3_addr_27_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_24

]]></Node>
<StgValue><ssdm name="gmem3_addr_27_resp"/></StgValue>
</operation>

<operation id="1440" st_id="33" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:669 %mul_21 = fmul i32 %bitcast_ln64_87, i32 %bitcast_ln64_88

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>

<operation id="1441" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:688 %bitcast_ln64_90 = bitcast i32 %gmem2_addr_22_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_90"/></StgValue>
</operation>

<operation id="1442" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:698 %bitcast_ln64_91 = bitcast i32 %gmem_addr_22_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_91"/></StgValue>
</operation>

<operation id="1443" st_id="33" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:699 %mul_22 = fmul i32 %bitcast_ln64_90, i32 %bitcast_ln64_91

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>

<operation id="1444" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:717 %gmem2_addr_23_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_23

]]></Node>
<StgValue><ssdm name="gmem2_addr_23_read"/></StgValue>
</operation>

<operation id="1445" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.split.0:727 %gmem_addr_23_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_23

]]></Node>
<StgValue><ssdm name="gmem_addr_23_read"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1446" st_id="34" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:68 %gmem3_addr_27_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_24

]]></Node>
<StgValue><ssdm name="gmem3_addr_27_resp"/></StgValue>
</operation>

<operation id="1447" st_id="34" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:699 %mul_22 = fmul i32 %bitcast_ln64_90, i32 %bitcast_ln64_91

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>

<operation id="1448" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:718 %bitcast_ln64_93 = bitcast i32 %gmem2_addr_23_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_93"/></StgValue>
</operation>

<operation id="1449" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:728 %bitcast_ln64_94 = bitcast i32 %gmem_addr_23_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_94"/></StgValue>
</operation>

<operation id="1450" st_id="34" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:729 %mul_s = fmul i32 %bitcast_ln64_93, i32 %bitcast_ln64_94

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1451" st_id="35" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:68 %gmem3_addr_27_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_24

]]></Node>
<StgValue><ssdm name="gmem3_addr_27_resp"/></StgValue>
</operation>

<operation id="1452" st_id="35" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:729 %mul_s = fmul i32 %bitcast_ln64_93, i32 %bitcast_ln64_94

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1453" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="15">
<![CDATA[
for.inc118:53 %sext_ln40_3 = sext i15 %select_ln40_9

]]></Node>
<StgValue><ssdm name="sext_ln40_3"/></StgValue>
</operation>

<operation id="1454" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:54 %add_ln40_5 = add i16 %sext_ln40_3, i16 25088

]]></Node>
<StgValue><ssdm name="add_ln40_5"/></StgValue>
</operation>

<operation id="1455" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
for.inc118:55 %sext_ln64_8_mid2_v_v_v_v_v = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln40_5, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln64_8_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="1456" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="18">
<![CDATA[
for.inc118:56 %zext_ln40_2 = zext i18 %sext_ln64_8_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln40_2"/></StgValue>
</operation>

<operation id="1457" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118:57 %add_ln40_6 = add i64 %zext_ln40_2, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln40_6"/></StgValue>
</operation>

<operation id="1458" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:58 %sext_ln64_8_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_6, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln64_8_mid2_v"/></StgValue>
</operation>

<operation id="1459" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="62">
<![CDATA[
for.inc118:59 %sext_ln40_4 = sext i62 %sext_ln64_8_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln40_4"/></StgValue>
</operation>

<operation id="1460" st_id="36" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:68 %gmem3_addr_27_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_24

]]></Node>
<StgValue><ssdm name="gmem3_addr_27_resp"/></StgValue>
</operation>

<operation id="1461" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:69 %gmem3_addr_25 = getelementptr i32 %gmem3, i64 %sext_ln40_4

]]></Node>
<StgValue><ssdm name="gmem3_addr_25"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1462" st_id="37" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:70 %gmem3_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_2_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1463" st_id="38" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:70 %gmem3_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_2_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1464" st_id="39" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:70 %gmem3_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_2_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1465" st_id="40" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:70 %gmem3_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_2_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1466" st_id="41" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:70 %gmem3_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_2_req"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1467" st_id="42" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:70 %gmem3_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_2_req"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1468" st_id="43" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:70 %gmem3_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_2_req"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1469" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:71 %gmem3_addr_25_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_25

]]></Node>
<StgValue><ssdm name="gmem3_addr_25_read"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1470" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:72 %bitcast_ln64_2 = bitcast i32 %gmem3_addr_25_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_2"/></StgValue>
</operation>

<operation id="1471" st_id="45" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:94 %add_2 = fadd i32 %bitcast_ln64_2, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1472" st_id="46" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:94 %add_2 = fadd i32 %bitcast_ln64_2, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="1473" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:96 %gmem3_addr_28_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem3_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_addr_28_req"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1474" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:95 %bitcast_ln64_29 = bitcast i32 %add_2

]]></Node>
<StgValue><ssdm name="bitcast_ln64_29"/></StgValue>
</operation>

<operation id="1475" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
In_Channel.split.0:97 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem3_addr_25, i32 %bitcast_ln64_29, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1476" st_id="48" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:98 %gmem3_addr_28_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_25

]]></Node>
<StgValue><ssdm name="gmem3_addr_28_resp"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1477" st_id="49" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:98 %gmem3_addr_28_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_25

]]></Node>
<StgValue><ssdm name="gmem3_addr_28_resp"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1478" st_id="50" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:98 %gmem3_addr_28_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_25

]]></Node>
<StgValue><ssdm name="gmem3_addr_28_resp"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1479" st_id="51" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:98 %gmem3_addr_28_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_25

]]></Node>
<StgValue><ssdm name="gmem3_addr_28_resp"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1480" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:60 %add_ln40_7 = add i16 %sext_ln40_3, i16 37632

]]></Node>
<StgValue><ssdm name="add_ln40_7"/></StgValue>
</operation>

<operation id="1481" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
for.inc118:61 %sext_ln64_11_mid2_v_v_v_v_v = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln40_7, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln64_11_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="1482" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="18">
<![CDATA[
for.inc118:62 %zext_ln40_3 = zext i18 %sext_ln64_11_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln40_3"/></StgValue>
</operation>

<operation id="1483" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118:63 %add_ln40_8 = add i64 %zext_ln40_3, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln40_8"/></StgValue>
</operation>

<operation id="1484" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:64 %sext_ln64_11_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_8, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln64_11_mid2_v"/></StgValue>
</operation>

<operation id="1485" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="62">
<![CDATA[
for.inc118:65 %sext_ln40_5 = sext i62 %sext_ln64_11_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln40_5"/></StgValue>
</operation>

<operation id="1486" st_id="52" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:98 %gmem3_addr_28_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_25

]]></Node>
<StgValue><ssdm name="gmem3_addr_28_resp"/></StgValue>
</operation>

<operation id="1487" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:99 %gmem3_addr_26 = getelementptr i32 %gmem3, i64 %sext_ln40_5

]]></Node>
<StgValue><ssdm name="gmem3_addr_26"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1488" st_id="53" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:100 %gmem3_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_3_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1489" st_id="54" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:100 %gmem3_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_3_req"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1490" st_id="55" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:100 %gmem3_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_3_req"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1491" st_id="56" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:100 %gmem3_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_3_req"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1492" st_id="57" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:100 %gmem3_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_3_req"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1493" st_id="58" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:100 %gmem3_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_3_req"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1494" st_id="59" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:100 %gmem3_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_3_req"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1495" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:101 %gmem3_addr_26_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_26

]]></Node>
<StgValue><ssdm name="gmem3_addr_26_read"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">
</state>

<state id="62" st_id="62">

<operation id="1496" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:102 %bitcast_ln64_3 = bitcast i32 %gmem3_addr_26_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_3"/></StgValue>
</operation>

<operation id="1497" st_id="62" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:124 %add_3 = fadd i32 %bitcast_ln64_3, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1498" st_id="63" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:124 %add_3 = fadd i32 %bitcast_ln64_3, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="1499" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:126 %gmem3_addr_29_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem3_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_addr_29_req"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1500" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:125 %bitcast_ln64_32 = bitcast i32 %add_3

]]></Node>
<StgValue><ssdm name="bitcast_ln64_32"/></StgValue>
</operation>

<operation id="1501" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
In_Channel.split.0:127 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem3_addr_26, i32 %bitcast_ln64_32, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1502" st_id="65" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:128 %gmem3_addr_29_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_26

]]></Node>
<StgValue><ssdm name="gmem3_addr_29_resp"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1503" st_id="66" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:128 %gmem3_addr_29_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_26

]]></Node>
<StgValue><ssdm name="gmem3_addr_29_resp"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1504" st_id="67" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:128 %gmem3_addr_29_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_26

]]></Node>
<StgValue><ssdm name="gmem3_addr_29_resp"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1505" st_id="68" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:128 %gmem3_addr_29_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_26

]]></Node>
<StgValue><ssdm name="gmem3_addr_29_resp"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1506" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:66 %add_ln40_9 = add i16 %sext_ln40_3, i16 50176

]]></Node>
<StgValue><ssdm name="add_ln40_9"/></StgValue>
</operation>

<operation id="1507" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
for.inc118:67 %sext_ln64_14_mid2_v_v_v_v_v = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln40_9, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln64_14_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="1508" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="18">
<![CDATA[
for.inc118:68 %zext_ln40_4 = zext i18 %sext_ln64_14_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln40_4"/></StgValue>
</operation>

<operation id="1509" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118:69 %add_ln40_10 = add i64 %zext_ln40_4, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln40_10"/></StgValue>
</operation>

<operation id="1510" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:70 %sext_ln64_14_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_10, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln64_14_mid2_v"/></StgValue>
</operation>

<operation id="1511" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="62">
<![CDATA[
for.inc118:71 %sext_ln40_6 = sext i62 %sext_ln64_14_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln40_6"/></StgValue>
</operation>

<operation id="1512" st_id="69" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:128 %gmem3_addr_29_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_26

]]></Node>
<StgValue><ssdm name="gmem3_addr_29_resp"/></StgValue>
</operation>

<operation id="1513" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:129 %gmem3_addr_27 = getelementptr i32 %gmem3, i64 %sext_ln40_6

]]></Node>
<StgValue><ssdm name="gmem3_addr_27"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1514" st_id="70" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:130 %gmem3_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_4_req"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1515" st_id="71" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:130 %gmem3_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_4_req"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1516" st_id="72" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:130 %gmem3_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_4_req"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1517" st_id="73" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:130 %gmem3_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_4_req"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1518" st_id="74" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:130 %gmem3_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_4_req"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1519" st_id="75" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:130 %gmem3_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_4_req"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1520" st_id="76" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:130 %gmem3_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_4_req"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1521" st_id="77" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:131 %gmem3_addr_27_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_27

]]></Node>
<StgValue><ssdm name="gmem3_addr_27_read"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1522" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:132 %bitcast_ln64_4 = bitcast i32 %gmem3_addr_27_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_4"/></StgValue>
</operation>

<operation id="1523" st_id="78" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:154 %add_4 = fadd i32 %bitcast_ln64_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1524" st_id="79" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:154 %add_4 = fadd i32 %bitcast_ln64_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="1525" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:156 %gmem3_addr_30_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem3_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_addr_30_req"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1526" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:155 %bitcast_ln64_35 = bitcast i32 %add_4

]]></Node>
<StgValue><ssdm name="bitcast_ln64_35"/></StgValue>
</operation>

<operation id="1527" st_id="80" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
In_Channel.split.0:157 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem3_addr_27, i32 %bitcast_ln64_35, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1528" st_id="81" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:158 %gmem3_addr_30_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_27

]]></Node>
<StgValue><ssdm name="gmem3_addr_30_resp"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1529" st_id="82" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:158 %gmem3_addr_30_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_27

]]></Node>
<StgValue><ssdm name="gmem3_addr_30_resp"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1530" st_id="83" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:158 %gmem3_addr_30_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_27

]]></Node>
<StgValue><ssdm name="gmem3_addr_30_resp"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1531" st_id="84" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:158 %gmem3_addr_30_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_27

]]></Node>
<StgValue><ssdm name="gmem3_addr_30_resp"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1532" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="17" op_0_bw="15">
<![CDATA[
for.inc118:72 %sext_ln40_7 = sext i15 %select_ln40_9

]]></Node>
<StgValue><ssdm name="sext_ln40_7"/></StgValue>
</operation>

<operation id="1533" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc118:73 %add_ln40_11 = add i17 %sext_ln40_7, i17 62720

]]></Node>
<StgValue><ssdm name="add_ln40_11"/></StgValue>
</operation>

<operation id="1534" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
for.inc118:74 %sext_ln64_17_mid2_v_v_v_v_v = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln40_11, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln64_17_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="1535" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="19">
<![CDATA[
for.inc118:75 %zext_ln40_5 = zext i19 %sext_ln64_17_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln40_5"/></StgValue>
</operation>

<operation id="1536" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118:76 %add_ln40_12 = add i64 %zext_ln40_5, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln40_12"/></StgValue>
</operation>

<operation id="1537" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:77 %sext_ln64_17_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_12, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln64_17_mid2_v"/></StgValue>
</operation>

<operation id="1538" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="62">
<![CDATA[
for.inc118:78 %sext_ln40_8 = sext i62 %sext_ln64_17_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln40_8"/></StgValue>
</operation>

<operation id="1539" st_id="85" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:158 %gmem3_addr_30_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_27

]]></Node>
<StgValue><ssdm name="gmem3_addr_30_resp"/></StgValue>
</operation>

<operation id="1540" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:159 %gmem3_addr_28 = getelementptr i32 %gmem3, i64 %sext_ln40_8

]]></Node>
<StgValue><ssdm name="gmem3_addr_28"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1541" st_id="86" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:160 %gmem3_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_5_req"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1542" st_id="87" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:160 %gmem3_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_5_req"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1543" st_id="88" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:160 %gmem3_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_5_req"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1544" st_id="89" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:160 %gmem3_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_5_req"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1545" st_id="90" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:160 %gmem3_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_5_req"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1546" st_id="91" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:160 %gmem3_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_5_req"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1547" st_id="92" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:160 %gmem3_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_5_req"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1548" st_id="93" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:161 %gmem3_addr_28_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_28

]]></Node>
<StgValue><ssdm name="gmem3_addr_28_read"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1549" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:162 %bitcast_ln64_36 = bitcast i32 %gmem3_addr_28_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_36"/></StgValue>
</operation>

<operation id="1550" st_id="94" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:184 %add_5 = fadd i32 %bitcast_ln64_36, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1551" st_id="95" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:184 %add_5 = fadd i32 %bitcast_ln64_36, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="1552" st_id="95" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:186 %gmem3_addr_31_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem3_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_addr_31_req"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1553" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:185 %bitcast_ln64_39 = bitcast i32 %add_5

]]></Node>
<StgValue><ssdm name="bitcast_ln64_39"/></StgValue>
</operation>

<operation id="1554" st_id="96" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
In_Channel.split.0:187 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem3_addr_28, i32 %bitcast_ln64_39, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1555" st_id="97" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:188 %gmem3_addr_31_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_28

]]></Node>
<StgValue><ssdm name="gmem3_addr_31_resp"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1556" st_id="98" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:188 %gmem3_addr_31_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_28

]]></Node>
<StgValue><ssdm name="gmem3_addr_31_resp"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1557" st_id="99" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:188 %gmem3_addr_31_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_28

]]></Node>
<StgValue><ssdm name="gmem3_addr_31_resp"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1558" st_id="100" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:188 %gmem3_addr_31_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_28

]]></Node>
<StgValue><ssdm name="gmem3_addr_31_resp"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1559" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc118:79 %add_ln40_13 = add i17 %sext_ln40_7, i17 75264

]]></Node>
<StgValue><ssdm name="add_ln40_13"/></StgValue>
</operation>

<operation id="1560" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
for.inc118:80 %sext_ln64_20_mid2_v_v_v_v_v = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln40_13, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln64_20_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="1561" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="19">
<![CDATA[
for.inc118:81 %zext_ln40_6 = zext i19 %sext_ln64_20_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln40_6"/></StgValue>
</operation>

<operation id="1562" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118:82 %add_ln40_14 = add i64 %zext_ln40_6, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln40_14"/></StgValue>
</operation>

<operation id="1563" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:83 %sext_ln64_20_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_14, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln64_20_mid2_v"/></StgValue>
</operation>

<operation id="1564" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="62">
<![CDATA[
for.inc118:84 %sext_ln40_9 = sext i62 %sext_ln64_20_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln40_9"/></StgValue>
</operation>

<operation id="1565" st_id="101" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:188 %gmem3_addr_31_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_28

]]></Node>
<StgValue><ssdm name="gmem3_addr_31_resp"/></StgValue>
</operation>

<operation id="1566" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:189 %gmem3_addr_29 = getelementptr i32 %gmem3, i64 %sext_ln40_9

]]></Node>
<StgValue><ssdm name="gmem3_addr_29"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1567" st_id="102" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:190 %gmem3_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_6_req"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1568" st_id="103" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:190 %gmem3_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_6_req"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1569" st_id="104" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:190 %gmem3_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_6_req"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1570" st_id="105" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:190 %gmem3_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_6_req"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1571" st_id="106" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:190 %gmem3_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_6_req"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1572" st_id="107" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:190 %gmem3_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_6_req"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1573" st_id="108" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:190 %gmem3_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_6_req"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1574" st_id="109" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:191 %gmem3_addr_29_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_29

]]></Node>
<StgValue><ssdm name="gmem3_addr_29_read"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">
</state>

<state id="111" st_id="111">

<operation id="1575" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:192 %bitcast_ln64_40 = bitcast i32 %gmem3_addr_29_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_40"/></StgValue>
</operation>

<operation id="1576" st_id="111" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:214 %add_6 = fadd i32 %bitcast_ln64_40, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1577" st_id="112" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:214 %add_6 = fadd i32 %bitcast_ln64_40, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="1578" st_id="112" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:216 %gmem3_addr_32_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem3_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_addr_32_req"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1579" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:215 %bitcast_ln64_43 = bitcast i32 %add_6

]]></Node>
<StgValue><ssdm name="bitcast_ln64_43"/></StgValue>
</operation>

<operation id="1580" st_id="113" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
In_Channel.split.0:217 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem3_addr_29, i32 %bitcast_ln64_43, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1581" st_id="114" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:218 %gmem3_addr_32_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_29

]]></Node>
<StgValue><ssdm name="gmem3_addr_32_resp"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1582" st_id="115" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:218 %gmem3_addr_32_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_29

]]></Node>
<StgValue><ssdm name="gmem3_addr_32_resp"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1583" st_id="116" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:218 %gmem3_addr_32_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_29

]]></Node>
<StgValue><ssdm name="gmem3_addr_32_resp"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1584" st_id="117" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:218 %gmem3_addr_32_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_29

]]></Node>
<StgValue><ssdm name="gmem3_addr_32_resp"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1585" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc118:85 %add_ln40_15 = add i17 %sext_ln40_7, i17 87808

]]></Node>
<StgValue><ssdm name="add_ln40_15"/></StgValue>
</operation>

<operation id="1586" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
for.inc118:86 %sext_ln64_23_mid2_v_v_v_v_v = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln40_15, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln64_23_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="1587" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="19">
<![CDATA[
for.inc118:87 %zext_ln40_7 = zext i19 %sext_ln64_23_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln40_7"/></StgValue>
</operation>

<operation id="1588" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118:88 %add_ln40_16 = add i64 %zext_ln40_7, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln40_16"/></StgValue>
</operation>

<operation id="1589" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:89 %sext_ln64_23_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_16, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln64_23_mid2_v"/></StgValue>
</operation>

<operation id="1590" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="62">
<![CDATA[
for.inc118:90 %sext_ln40_10 = sext i62 %sext_ln64_23_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln40_10"/></StgValue>
</operation>

<operation id="1591" st_id="118" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:218 %gmem3_addr_32_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_29

]]></Node>
<StgValue><ssdm name="gmem3_addr_32_resp"/></StgValue>
</operation>

<operation id="1592" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:219 %gmem3_addr_30 = getelementptr i32 %gmem3, i64 %sext_ln40_10

]]></Node>
<StgValue><ssdm name="gmem3_addr_30"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1593" st_id="119" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:220 %gmem3_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_7_req"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1594" st_id="120" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:220 %gmem3_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_7_req"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1595" st_id="121" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:220 %gmem3_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_7_req"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1596" st_id="122" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:220 %gmem3_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_7_req"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1597" st_id="123" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:220 %gmem3_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_7_req"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1598" st_id="124" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:220 %gmem3_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_7_req"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1599" st_id="125" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:220 %gmem3_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_7_req"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1600" st_id="126" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:221 %gmem3_addr_30_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_30

]]></Node>
<StgValue><ssdm name="gmem3_addr_30_read"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1601" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:222 %bitcast_ln64_44 = bitcast i32 %gmem3_addr_30_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_44"/></StgValue>
</operation>

<operation id="1602" st_id="127" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:244 %add_7 = fadd i32 %bitcast_ln64_44, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1603" st_id="128" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:244 %add_7 = fadd i32 %bitcast_ln64_44, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="1604" st_id="128" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:246 %gmem3_addr_33_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem3_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_addr_33_req"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1605" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:245 %bitcast_ln64_47 = bitcast i32 %add_7

]]></Node>
<StgValue><ssdm name="bitcast_ln64_47"/></StgValue>
</operation>

<operation id="1606" st_id="129" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
In_Channel.split.0:247 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem3_addr_30, i32 %bitcast_ln64_47, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1607" st_id="130" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:248 %gmem3_addr_33_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_30

]]></Node>
<StgValue><ssdm name="gmem3_addr_33_resp"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1608" st_id="131" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:248 %gmem3_addr_33_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_30

]]></Node>
<StgValue><ssdm name="gmem3_addr_33_resp"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1609" st_id="132" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:248 %gmem3_addr_33_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_30

]]></Node>
<StgValue><ssdm name="gmem3_addr_33_resp"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1610" st_id="133" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:248 %gmem3_addr_33_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_30

]]></Node>
<StgValue><ssdm name="gmem3_addr_33_resp"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1611" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc118:91 %add_ln40_17 = add i17 %sext_ln40_7, i17 100352

]]></Node>
<StgValue><ssdm name="add_ln40_17"/></StgValue>
</operation>

<operation id="1612" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
for.inc118:92 %sext_ln64_26_mid2_v_v_v_v_v = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln40_17, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln64_26_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="1613" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="19">
<![CDATA[
for.inc118:93 %zext_ln40_8 = zext i19 %sext_ln64_26_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln40_8"/></StgValue>
</operation>

<operation id="1614" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118:94 %add_ln40_18 = add i64 %zext_ln40_8, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln40_18"/></StgValue>
</operation>

<operation id="1615" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:95 %sext_ln64_26_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_18, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln64_26_mid2_v"/></StgValue>
</operation>

<operation id="1616" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="62">
<![CDATA[
for.inc118:96 %sext_ln40_11 = sext i62 %sext_ln64_26_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln40_11"/></StgValue>
</operation>

<operation id="1617" st_id="134" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:248 %gmem3_addr_33_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_30

]]></Node>
<StgValue><ssdm name="gmem3_addr_33_resp"/></StgValue>
</operation>

<operation id="1618" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:249 %gmem3_addr_31 = getelementptr i32 %gmem3, i64 %sext_ln40_11

]]></Node>
<StgValue><ssdm name="gmem3_addr_31"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1619" st_id="135" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:250 %gmem3_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_8_req"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1620" st_id="136" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:250 %gmem3_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_8_req"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1621" st_id="137" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:250 %gmem3_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_8_req"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1622" st_id="138" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:250 %gmem3_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_8_req"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1623" st_id="139" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:250 %gmem3_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_8_req"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1624" st_id="140" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:250 %gmem3_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_8_req"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1625" st_id="141" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:250 %gmem3_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_8_req"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1626" st_id="142" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:251 %gmem3_addr_31_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_31

]]></Node>
<StgValue><ssdm name="gmem3_addr_31_read"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1627" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:252 %bitcast_ln64_8 = bitcast i32 %gmem3_addr_31_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_8"/></StgValue>
</operation>

<operation id="1628" st_id="143" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:274 %add_8 = fadd i32 %bitcast_ln64_8, i32 %mul_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1629" st_id="144" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:274 %add_8 = fadd i32 %bitcast_ln64_8, i32 %mul_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>

<operation id="1630" st_id="144" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:276 %gmem3_addr_34_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem3_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_addr_34_req"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1631" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:275 %bitcast_ln64_50 = bitcast i32 %add_8

]]></Node>
<StgValue><ssdm name="bitcast_ln64_50"/></StgValue>
</operation>

<operation id="1632" st_id="145" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
In_Channel.split.0:277 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem3_addr_31, i32 %bitcast_ln64_50, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1633" st_id="146" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:278 %gmem3_addr_34_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_31

]]></Node>
<StgValue><ssdm name="gmem3_addr_34_resp"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1634" st_id="147" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:278 %gmem3_addr_34_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_31

]]></Node>
<StgValue><ssdm name="gmem3_addr_34_resp"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1635" st_id="148" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:278 %gmem3_addr_34_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_31

]]></Node>
<StgValue><ssdm name="gmem3_addr_34_resp"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1636" st_id="149" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:278 %gmem3_addr_34_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_31

]]></Node>
<StgValue><ssdm name="gmem3_addr_34_resp"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1637" st_id="150" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc118:97 %add_ln40_19 = add i17 %sext_ln40_7, i17 112896

]]></Node>
<StgValue><ssdm name="add_ln40_19"/></StgValue>
</operation>

<operation id="1638" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
for.inc118:98 %sext_ln64_29_mid2_v_v_v_v_v = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln40_19, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln64_29_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="1639" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="19">
<![CDATA[
for.inc118:99 %zext_ln40_9 = zext i19 %sext_ln64_29_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln40_9"/></StgValue>
</operation>

<operation id="1640" st_id="150" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118:100 %add_ln40_20 = add i64 %zext_ln40_9, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln40_20"/></StgValue>
</operation>

<operation id="1641" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:101 %sext_ln64_29_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_20, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln64_29_mid2_v"/></StgValue>
</operation>

<operation id="1642" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="62">
<![CDATA[
for.inc118:102 %sext_ln40_12 = sext i62 %sext_ln64_29_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln40_12"/></StgValue>
</operation>

<operation id="1643" st_id="150" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:278 %gmem3_addr_34_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_31

]]></Node>
<StgValue><ssdm name="gmem3_addr_34_resp"/></StgValue>
</operation>

<operation id="1644" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:279 %gmem3_addr_32 = getelementptr i32 %gmem3, i64 %sext_ln40_12

]]></Node>
<StgValue><ssdm name="gmem3_addr_32"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1645" st_id="151" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:280 %gmem3_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_9_req"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1646" st_id="152" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:280 %gmem3_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_9_req"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1647" st_id="153" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:280 %gmem3_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_9_req"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1648" st_id="154" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:280 %gmem3_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_9_req"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1649" st_id="155" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:280 %gmem3_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_9_req"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1650" st_id="156" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:280 %gmem3_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_9_req"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1651" st_id="157" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:280 %gmem3_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_9_req"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1652" st_id="158" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:281 %gmem3_addr_32_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_32

]]></Node>
<StgValue><ssdm name="gmem3_addr_32_read"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">
</state>

<state id="160" st_id="160">

<operation id="1653" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:282 %bitcast_ln64_9 = bitcast i32 %gmem3_addr_32_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_9"/></StgValue>
</operation>

<operation id="1654" st_id="160" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:305 %add_9 = fadd i32 %bitcast_ln64_9, i32 %mul_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1655" st_id="161" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:305 %add_9 = fadd i32 %bitcast_ln64_9, i32 %mul_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>

<operation id="1656" st_id="161" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:307 %gmem3_addr_35_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem3_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_addr_35_req"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1657" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:306 %bitcast_ln64_53 = bitcast i32 %add_9

]]></Node>
<StgValue><ssdm name="bitcast_ln64_53"/></StgValue>
</operation>

<operation id="1658" st_id="162" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
In_Channel.split.0:308 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem3_addr_32, i32 %bitcast_ln64_53, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1659" st_id="163" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:309 %gmem3_addr_35_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_32

]]></Node>
<StgValue><ssdm name="gmem3_addr_35_resp"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1660" st_id="164" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:309 %gmem3_addr_35_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_32

]]></Node>
<StgValue><ssdm name="gmem3_addr_35_resp"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1661" st_id="165" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:309 %gmem3_addr_35_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_32

]]></Node>
<StgValue><ssdm name="gmem3_addr_35_resp"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1662" st_id="166" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:309 %gmem3_addr_35_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_32

]]></Node>
<StgValue><ssdm name="gmem3_addr_35_resp"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1663" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="18" op_0_bw="15">
<![CDATA[
for.inc118:103 %sext_ln40_13 = sext i15 %select_ln40_9

]]></Node>
<StgValue><ssdm name="sext_ln40_13"/></StgValue>
</operation>

<operation id="1664" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc118:104 %add_ln40_21 = add i18 %sext_ln40_13, i18 125440

]]></Node>
<StgValue><ssdm name="add_ln40_21"/></StgValue>
</operation>

<operation id="1665" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
for.inc118:105 %sext_ln64_32_mid2_v_v_v_v_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %add_ln40_21, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln64_32_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="1666" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="20">
<![CDATA[
for.inc118:106 %zext_ln40_10 = zext i20 %sext_ln64_32_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln40_10"/></StgValue>
</operation>

<operation id="1667" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118:107 %add_ln40_22 = add i64 %zext_ln40_10, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln40_22"/></StgValue>
</operation>

<operation id="1668" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:108 %sext_ln64_32_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_22, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln64_32_mid2_v"/></StgValue>
</operation>

<operation id="1669" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="62">
<![CDATA[
for.inc118:109 %sext_ln40_14 = sext i62 %sext_ln64_32_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln40_14"/></StgValue>
</operation>

<operation id="1670" st_id="167" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:309 %gmem3_addr_35_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_32

]]></Node>
<StgValue><ssdm name="gmem3_addr_35_resp"/></StgValue>
</operation>

<operation id="1671" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:310 %gmem3_addr_33 = getelementptr i32 %gmem3, i64 %sext_ln40_14

]]></Node>
<StgValue><ssdm name="gmem3_addr_33"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1672" st_id="168" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:311 %gmem3_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_10_req"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1673" st_id="169" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:311 %gmem3_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_10_req"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1674" st_id="170" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:311 %gmem3_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_10_req"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1675" st_id="171" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:311 %gmem3_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_10_req"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1676" st_id="172" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:311 %gmem3_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_10_req"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1677" st_id="173" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:311 %gmem3_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_10_req"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1678" st_id="174" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:311 %gmem3_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_10_req"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1679" st_id="175" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:312 %gmem3_addr_33_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_33

]]></Node>
<StgValue><ssdm name="gmem3_addr_33_read"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1680" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:313 %bitcast_ln64_10 = bitcast i32 %gmem3_addr_33_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_10"/></StgValue>
</operation>

<operation id="1681" st_id="176" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:335 %add_s = fadd i32 %bitcast_ln64_10, i32 %mul_10

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1682" st_id="177" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:335 %add_s = fadd i32 %bitcast_ln64_10, i32 %mul_10

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>

<operation id="1683" st_id="177" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:337 %gmem3_addr_36_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem3_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_addr_36_req"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1684" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:336 %bitcast_ln64_56 = bitcast i32 %add_s

]]></Node>
<StgValue><ssdm name="bitcast_ln64_56"/></StgValue>
</operation>

<operation id="1685" st_id="178" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
In_Channel.split.0:338 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem3_addr_33, i32 %bitcast_ln64_56, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1686" st_id="179" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:339 %gmem3_addr_36_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_33

]]></Node>
<StgValue><ssdm name="gmem3_addr_36_resp"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1687" st_id="180" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:339 %gmem3_addr_36_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_33

]]></Node>
<StgValue><ssdm name="gmem3_addr_36_resp"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1688" st_id="181" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:339 %gmem3_addr_36_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_33

]]></Node>
<StgValue><ssdm name="gmem3_addr_36_resp"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1689" st_id="182" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:339 %gmem3_addr_36_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_33

]]></Node>
<StgValue><ssdm name="gmem3_addr_36_resp"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1690" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc118:110 %add_ln40_23 = add i18 %sext_ln40_13, i18 137984

]]></Node>
<StgValue><ssdm name="add_ln40_23"/></StgValue>
</operation>

<operation id="1691" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
for.inc118:111 %sext_ln64_35_mid2_v_v_v_v_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %add_ln40_23, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln64_35_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="1692" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="20">
<![CDATA[
for.inc118:112 %zext_ln40_11 = zext i20 %sext_ln64_35_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln40_11"/></StgValue>
</operation>

<operation id="1693" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118:113 %add_ln40_24 = add i64 %zext_ln40_11, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln40_24"/></StgValue>
</operation>

<operation id="1694" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:114 %sext_ln64_35_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_24, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln64_35_mid2_v"/></StgValue>
</operation>

<operation id="1695" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="62">
<![CDATA[
for.inc118:115 %sext_ln40_15 = sext i62 %sext_ln64_35_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln40_15"/></StgValue>
</operation>

<operation id="1696" st_id="183" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:339 %gmem3_addr_36_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_33

]]></Node>
<StgValue><ssdm name="gmem3_addr_36_resp"/></StgValue>
</operation>

<operation id="1697" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:340 %gmem3_addr_34 = getelementptr i32 %gmem3, i64 %sext_ln40_15

]]></Node>
<StgValue><ssdm name="gmem3_addr_34"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1698" st_id="184" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:341 %gmem3_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_11_req"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1699" st_id="185" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:341 %gmem3_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_11_req"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1700" st_id="186" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:341 %gmem3_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_11_req"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1701" st_id="187" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:341 %gmem3_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_11_req"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1702" st_id="188" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:341 %gmem3_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_11_req"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1703" st_id="189" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:341 %gmem3_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_11_req"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1704" st_id="190" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:341 %gmem3_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_11_req"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1705" st_id="191" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:342 %gmem3_addr_34_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_34

]]></Node>
<StgValue><ssdm name="gmem3_addr_34_read"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1706" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:343 %bitcast_ln64_11 = bitcast i32 %gmem3_addr_34_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_11"/></StgValue>
</operation>

<operation id="1707" st_id="192" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:365 %add_10 = fadd i32 %bitcast_ln64_11, i32 %mul_11

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1708" st_id="193" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:365 %add_10 = fadd i32 %bitcast_ln64_11, i32 %mul_11

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>

<operation id="1709" st_id="193" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:367 %gmem3_addr_37_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem3_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_addr_37_req"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1710" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:366 %bitcast_ln64_59 = bitcast i32 %add_10

]]></Node>
<StgValue><ssdm name="bitcast_ln64_59"/></StgValue>
</operation>

<operation id="1711" st_id="194" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
In_Channel.split.0:368 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem3_addr_34, i32 %bitcast_ln64_59, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1712" st_id="195" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:369 %gmem3_addr_37_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_34

]]></Node>
<StgValue><ssdm name="gmem3_addr_37_resp"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1713" st_id="196" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:369 %gmem3_addr_37_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_34

]]></Node>
<StgValue><ssdm name="gmem3_addr_37_resp"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1714" st_id="197" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:369 %gmem3_addr_37_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_34

]]></Node>
<StgValue><ssdm name="gmem3_addr_37_resp"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1715" st_id="198" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:369 %gmem3_addr_37_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_34

]]></Node>
<StgValue><ssdm name="gmem3_addr_37_resp"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1716" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc118:116 %add_ln40_25 = add i18 %sext_ln40_13, i18 150528

]]></Node>
<StgValue><ssdm name="add_ln40_25"/></StgValue>
</operation>

<operation id="1717" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
for.inc118:117 %sext_ln64_38_mid2_v_v_v_v_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %add_ln40_25, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln64_38_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="1718" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="20">
<![CDATA[
for.inc118:118 %zext_ln40_12 = zext i20 %sext_ln64_38_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln40_12"/></StgValue>
</operation>

<operation id="1719" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118:119 %add_ln40_26 = add i64 %zext_ln40_12, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln40_26"/></StgValue>
</operation>

<operation id="1720" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:120 %sext_ln64_38_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_26, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln64_38_mid2_v"/></StgValue>
</operation>

<operation id="1721" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="62">
<![CDATA[
for.inc118:121 %sext_ln40_16 = sext i62 %sext_ln64_38_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln40_16"/></StgValue>
</operation>

<operation id="1722" st_id="199" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:369 %gmem3_addr_37_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_34

]]></Node>
<StgValue><ssdm name="gmem3_addr_37_resp"/></StgValue>
</operation>

<operation id="1723" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:370 %gmem3_addr_35 = getelementptr i32 %gmem3, i64 %sext_ln40_16

]]></Node>
<StgValue><ssdm name="gmem3_addr_35"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1724" st_id="200" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:371 %gmem3_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_12_req"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1725" st_id="201" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:371 %gmem3_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_12_req"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1726" st_id="202" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:371 %gmem3_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_12_req"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1727" st_id="203" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:371 %gmem3_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_12_req"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1728" st_id="204" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:371 %gmem3_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_12_req"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1729" st_id="205" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:371 %gmem3_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_12_req"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1730" st_id="206" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:371 %gmem3_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_12_req"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1731" st_id="207" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:372 %gmem3_addr_35_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_35

]]></Node>
<StgValue><ssdm name="gmem3_addr_35_read"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">
</state>

<state id="209" st_id="209">

<operation id="1732" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:373 %bitcast_ln64_12 = bitcast i32 %gmem3_addr_35_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_12"/></StgValue>
</operation>

<operation id="1733" st_id="209" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:395 %add_11 = fadd i32 %bitcast_ln64_12, i32 %mul_12

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1734" st_id="210" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:395 %add_11 = fadd i32 %bitcast_ln64_12, i32 %mul_12

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>

<operation id="1735" st_id="210" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:397 %gmem3_addr_38_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem3_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_addr_38_req"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1736" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:396 %bitcast_ln64_62 = bitcast i32 %add_11

]]></Node>
<StgValue><ssdm name="bitcast_ln64_62"/></StgValue>
</operation>

<operation id="1737" st_id="211" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
In_Channel.split.0:398 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem3_addr_35, i32 %bitcast_ln64_62, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1738" st_id="212" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:399 %gmem3_addr_38_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_35

]]></Node>
<StgValue><ssdm name="gmem3_addr_38_resp"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1739" st_id="213" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:399 %gmem3_addr_38_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_35

]]></Node>
<StgValue><ssdm name="gmem3_addr_38_resp"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1740" st_id="214" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:399 %gmem3_addr_38_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_35

]]></Node>
<StgValue><ssdm name="gmem3_addr_38_resp"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1741" st_id="215" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:399 %gmem3_addr_38_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_35

]]></Node>
<StgValue><ssdm name="gmem3_addr_38_resp"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1742" st_id="216" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc118:122 %add_ln40_27 = add i18 %sext_ln40_13, i18 163072

]]></Node>
<StgValue><ssdm name="add_ln40_27"/></StgValue>
</operation>

<operation id="1743" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
for.inc118:123 %sext_ln64_41_mid2_v_v_v_v_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %add_ln40_27, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln64_41_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="1744" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="20">
<![CDATA[
for.inc118:124 %zext_ln40_13 = zext i20 %sext_ln64_41_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln40_13"/></StgValue>
</operation>

<operation id="1745" st_id="216" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118:125 %add_ln40_28 = add i64 %zext_ln40_13, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln40_28"/></StgValue>
</operation>

<operation id="1746" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:126 %sext_ln64_41_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_28, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln64_41_mid2_v"/></StgValue>
</operation>

<operation id="1747" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="62">
<![CDATA[
for.inc118:127 %sext_ln40_17 = sext i62 %sext_ln64_41_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln40_17"/></StgValue>
</operation>

<operation id="1748" st_id="216" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:399 %gmem3_addr_38_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_35

]]></Node>
<StgValue><ssdm name="gmem3_addr_38_resp"/></StgValue>
</operation>

<operation id="1749" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:400 %gmem3_addr_36 = getelementptr i32 %gmem3, i64 %sext_ln40_17

]]></Node>
<StgValue><ssdm name="gmem3_addr_36"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1750" st_id="217" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:401 %gmem3_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_13_req"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1751" st_id="218" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:401 %gmem3_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_13_req"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1752" st_id="219" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:401 %gmem3_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_13_req"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1753" st_id="220" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:401 %gmem3_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_13_req"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1754" st_id="221" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:401 %gmem3_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_13_req"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1755" st_id="222" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:401 %gmem3_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_13_req"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1756" st_id="223" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:401 %gmem3_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_13_req"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1757" st_id="224" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:402 %gmem3_addr_36_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_36

]]></Node>
<StgValue><ssdm name="gmem3_addr_36_read"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1758" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:403 %bitcast_ln64_13 = bitcast i32 %gmem3_addr_36_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_13"/></StgValue>
</operation>

<operation id="1759" st_id="225" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:426 %add_12 = fadd i32 %bitcast_ln64_13, i32 %mul_13

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1760" st_id="226" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:426 %add_12 = fadd i32 %bitcast_ln64_13, i32 %mul_13

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>

<operation id="1761" st_id="226" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:428 %gmem3_addr_39_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem3_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_addr_39_req"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1762" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:427 %bitcast_ln64_65 = bitcast i32 %add_12

]]></Node>
<StgValue><ssdm name="bitcast_ln64_65"/></StgValue>
</operation>

<operation id="1763" st_id="227" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
In_Channel.split.0:429 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem3_addr_36, i32 %bitcast_ln64_65, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1764" st_id="228" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:430 %gmem3_addr_39_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_36

]]></Node>
<StgValue><ssdm name="gmem3_addr_39_resp"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1765" st_id="229" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:430 %gmem3_addr_39_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_36

]]></Node>
<StgValue><ssdm name="gmem3_addr_39_resp"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1766" st_id="230" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:430 %gmem3_addr_39_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_36

]]></Node>
<StgValue><ssdm name="gmem3_addr_39_resp"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1767" st_id="231" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:430 %gmem3_addr_39_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_36

]]></Node>
<StgValue><ssdm name="gmem3_addr_39_resp"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1768" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc118:128 %add_ln40_29 = add i18 %sext_ln40_13, i18 175616

]]></Node>
<StgValue><ssdm name="add_ln40_29"/></StgValue>
</operation>

<operation id="1769" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
for.inc118:129 %sext_ln64_44_mid2_v_v_v_v_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %add_ln40_29, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln64_44_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="1770" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="20">
<![CDATA[
for.inc118:130 %zext_ln40_14 = zext i20 %sext_ln64_44_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln40_14"/></StgValue>
</operation>

<operation id="1771" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118:131 %add_ln40_30 = add i64 %zext_ln40_14, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln40_30"/></StgValue>
</operation>

<operation id="1772" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:132 %sext_ln64_44_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_30, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln64_44_mid2_v"/></StgValue>
</operation>

<operation id="1773" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="62">
<![CDATA[
for.inc118:133 %sext_ln40_18 = sext i62 %sext_ln64_44_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln40_18"/></StgValue>
</operation>

<operation id="1774" st_id="232" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:430 %gmem3_addr_39_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_36

]]></Node>
<StgValue><ssdm name="gmem3_addr_39_resp"/></StgValue>
</operation>

<operation id="1775" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:431 %gmem3_addr_37 = getelementptr i32 %gmem3, i64 %sext_ln40_18

]]></Node>
<StgValue><ssdm name="gmem3_addr_37"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1776" st_id="233" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:432 %gmem3_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_14_req"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1777" st_id="234" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:432 %gmem3_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_14_req"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1778" st_id="235" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:432 %gmem3_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_14_req"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1779" st_id="236" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:432 %gmem3_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_14_req"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1780" st_id="237" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:432 %gmem3_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_14_req"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1781" st_id="238" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:432 %gmem3_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_14_req"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1782" st_id="239" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:432 %gmem3_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_14_req"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1783" st_id="240" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:433 %gmem3_addr_37_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_37

]]></Node>
<StgValue><ssdm name="gmem3_addr_37_read"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1784" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:434 %bitcast_ln64_14 = bitcast i32 %gmem3_addr_37_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_14"/></StgValue>
</operation>

<operation id="1785" st_id="241" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:456 %add_13 = fadd i32 %bitcast_ln64_14, i32 %mul_14

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1786" st_id="242" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:456 %add_13 = fadd i32 %bitcast_ln64_14, i32 %mul_14

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>

<operation id="1787" st_id="242" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:458 %gmem3_addr_40_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem3_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_addr_40_req"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1788" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:457 %bitcast_ln64_68 = bitcast i32 %add_13

]]></Node>
<StgValue><ssdm name="bitcast_ln64_68"/></StgValue>
</operation>

<operation id="1789" st_id="243" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
In_Channel.split.0:459 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem3_addr_37, i32 %bitcast_ln64_68, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1790" st_id="244" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:460 %gmem3_addr_40_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_37

]]></Node>
<StgValue><ssdm name="gmem3_addr_40_resp"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1791" st_id="245" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:460 %gmem3_addr_40_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_37

]]></Node>
<StgValue><ssdm name="gmem3_addr_40_resp"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1792" st_id="246" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:460 %gmem3_addr_40_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_37

]]></Node>
<StgValue><ssdm name="gmem3_addr_40_resp"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1793" st_id="247" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:460 %gmem3_addr_40_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_37

]]></Node>
<StgValue><ssdm name="gmem3_addr_40_resp"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1794" st_id="248" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc118:134 %add_ln40_31 = add i18 %sext_ln40_13, i18 188160

]]></Node>
<StgValue><ssdm name="add_ln40_31"/></StgValue>
</operation>

<operation id="1795" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
for.inc118:135 %sext_ln64_47_mid2_v_v_v_v_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %add_ln40_31, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln64_47_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="1796" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="20">
<![CDATA[
for.inc118:136 %zext_ln40_15 = zext i20 %sext_ln64_47_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln40_15"/></StgValue>
</operation>

<operation id="1797" st_id="248" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118:137 %add_ln40_32 = add i64 %zext_ln40_15, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln40_32"/></StgValue>
</operation>

<operation id="1798" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:138 %sext_ln64_47_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_32, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln64_47_mid2_v"/></StgValue>
</operation>

<operation id="1799" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="62">
<![CDATA[
for.inc118:139 %sext_ln40_19 = sext i62 %sext_ln64_47_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln40_19"/></StgValue>
</operation>

<operation id="1800" st_id="248" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:460 %gmem3_addr_40_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_37

]]></Node>
<StgValue><ssdm name="gmem3_addr_40_resp"/></StgValue>
</operation>

<operation id="1801" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:461 %gmem3_addr_38 = getelementptr i32 %gmem3, i64 %sext_ln40_19

]]></Node>
<StgValue><ssdm name="gmem3_addr_38"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1802" st_id="249" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:462 %gmem3_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_15_req"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1803" st_id="250" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:462 %gmem3_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_15_req"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="1804" st_id="251" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:462 %gmem3_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_15_req"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="1805" st_id="252" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:462 %gmem3_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_15_req"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="1806" st_id="253" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:462 %gmem3_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_15_req"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="1807" st_id="254" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:462 %gmem3_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_15_req"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="1808" st_id="255" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:462 %gmem3_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_15_req"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="1809" st_id="256" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:463 %gmem3_addr_38_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_38

]]></Node>
<StgValue><ssdm name="gmem3_addr_38_read"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">
</state>

<state id="258" st_id="258">

<operation id="1810" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:464 %bitcast_ln64_15 = bitcast i32 %gmem3_addr_38_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_15"/></StgValue>
</operation>

<operation id="1811" st_id="258" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:486 %add_14 = fadd i32 %bitcast_ln64_15, i32 %mul_15

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1812" st_id="259" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:486 %add_14 = fadd i32 %bitcast_ln64_15, i32 %mul_15

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>

<operation id="1813" st_id="259" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:488 %gmem3_addr_41_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem3_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_addr_41_req"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="1814" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:487 %bitcast_ln64_71 = bitcast i32 %add_14

]]></Node>
<StgValue><ssdm name="bitcast_ln64_71"/></StgValue>
</operation>

<operation id="1815" st_id="260" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
In_Channel.split.0:489 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem3_addr_38, i32 %bitcast_ln64_71, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="1816" st_id="261" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:490 %gmem3_addr_41_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_38

]]></Node>
<StgValue><ssdm name="gmem3_addr_41_resp"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="1817" st_id="262" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:490 %gmem3_addr_41_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_38

]]></Node>
<StgValue><ssdm name="gmem3_addr_41_resp"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="1818" st_id="263" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:490 %gmem3_addr_41_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_38

]]></Node>
<StgValue><ssdm name="gmem3_addr_41_resp"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="1819" st_id="264" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:490 %gmem3_addr_41_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_38

]]></Node>
<StgValue><ssdm name="gmem3_addr_41_resp"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="1820" st_id="265" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc118:140 %add_ln40_33 = add i18 %sext_ln40_13, i18 200704

]]></Node>
<StgValue><ssdm name="add_ln40_33"/></StgValue>
</operation>

<operation id="1821" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
for.inc118:141 %sext_ln64_50_mid2_v_v_v_v_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %add_ln40_33, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln64_50_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="1822" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="20">
<![CDATA[
for.inc118:142 %zext_ln40_16 = zext i20 %sext_ln64_50_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln40_16"/></StgValue>
</operation>

<operation id="1823" st_id="265" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118:143 %add_ln40_34 = add i64 %zext_ln40_16, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln40_34"/></StgValue>
</operation>

<operation id="1824" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:144 %sext_ln64_50_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_34, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln64_50_mid2_v"/></StgValue>
</operation>

<operation id="1825" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="62">
<![CDATA[
for.inc118:145 %sext_ln40_20 = sext i62 %sext_ln64_50_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln40_20"/></StgValue>
</operation>

<operation id="1826" st_id="265" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:490 %gmem3_addr_41_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_38

]]></Node>
<StgValue><ssdm name="gmem3_addr_41_resp"/></StgValue>
</operation>

<operation id="1827" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:491 %gmem3_addr_39 = getelementptr i32 %gmem3, i64 %sext_ln40_20

]]></Node>
<StgValue><ssdm name="gmem3_addr_39"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="1828" st_id="266" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:492 %gmem3_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_16_req"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="1829" st_id="267" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:492 %gmem3_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_16_req"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="1830" st_id="268" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:492 %gmem3_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_16_req"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="1831" st_id="269" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:492 %gmem3_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_16_req"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="1832" st_id="270" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:492 %gmem3_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_16_req"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="1833" st_id="271" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:492 %gmem3_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_16_req"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="1834" st_id="272" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:492 %gmem3_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_16_req"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="1835" st_id="273" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:493 %gmem3_addr_39_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_39

]]></Node>
<StgValue><ssdm name="gmem3_addr_39_read"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="1836" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:494 %bitcast_ln64_16 = bitcast i32 %gmem3_addr_39_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_16"/></StgValue>
</operation>

<operation id="1837" st_id="274" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:517 %add_15 = fadd i32 %bitcast_ln64_16, i32 %mul_16

]]></Node>
<StgValue><ssdm name="add_15"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="1838" st_id="275" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:517 %add_15 = fadd i32 %bitcast_ln64_16, i32 %mul_16

]]></Node>
<StgValue><ssdm name="add_15"/></StgValue>
</operation>

<operation id="1839" st_id="275" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:519 %gmem3_addr_42_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem3_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_addr_42_req"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="1840" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:518 %bitcast_ln64_74 = bitcast i32 %add_15

]]></Node>
<StgValue><ssdm name="bitcast_ln64_74"/></StgValue>
</operation>

<operation id="1841" st_id="276" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
In_Channel.split.0:520 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem3_addr_39, i32 %bitcast_ln64_74, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="1842" st_id="277" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:521 %gmem3_addr_42_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_39

]]></Node>
<StgValue><ssdm name="gmem3_addr_42_resp"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="1843" st_id="278" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:521 %gmem3_addr_42_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_39

]]></Node>
<StgValue><ssdm name="gmem3_addr_42_resp"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="1844" st_id="279" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:521 %gmem3_addr_42_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_39

]]></Node>
<StgValue><ssdm name="gmem3_addr_42_resp"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="1845" st_id="280" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:521 %gmem3_addr_42_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_39

]]></Node>
<StgValue><ssdm name="gmem3_addr_42_resp"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="1846" st_id="281" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc118:146 %add_ln40_35 = add i17 %sext_ln40_7, i17 82176

]]></Node>
<StgValue><ssdm name="add_ln40_35"/></StgValue>
</operation>

<operation id="1847" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
for.inc118:147 %tmp_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln40_35, i2 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1848" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="20" op_0_bw="19">
<![CDATA[
for.inc118:148 %sext_ln40_21 = sext i19 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln40_21"/></StgValue>
</operation>

<operation id="1849" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="20">
<![CDATA[
for.inc118:149 %zext_ln40_17 = zext i20 %sext_ln40_21

]]></Node>
<StgValue><ssdm name="zext_ln40_17"/></StgValue>
</operation>

<operation id="1850" st_id="281" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118:150 %add_ln40_36 = add i64 %zext_ln40_17, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln40_36"/></StgValue>
</operation>

<operation id="1851" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:151 %sext_ln64_53_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_36, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln64_53_mid2_v"/></StgValue>
</operation>

<operation id="1852" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="62">
<![CDATA[
for.inc118:152 %sext_ln40_22 = sext i62 %sext_ln64_53_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln40_22"/></StgValue>
</operation>

<operation id="1853" st_id="281" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:521 %gmem3_addr_42_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_39

]]></Node>
<StgValue><ssdm name="gmem3_addr_42_resp"/></StgValue>
</operation>

<operation id="1854" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:522 %gmem3_addr_40 = getelementptr i32 %gmem3, i64 %sext_ln40_22

]]></Node>
<StgValue><ssdm name="gmem3_addr_40"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="1855" st_id="282" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:523 %gmem3_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_17_req"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="1856" st_id="283" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:523 %gmem3_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_17_req"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="1857" st_id="284" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:523 %gmem3_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_17_req"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="1858" st_id="285" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:523 %gmem3_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_17_req"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="1859" st_id="286" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:523 %gmem3_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_17_req"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="1860" st_id="287" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:523 %gmem3_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_17_req"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="1861" st_id="288" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:523 %gmem3_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_17_req"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="1862" st_id="289" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:524 %gmem3_addr_40_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_40

]]></Node>
<StgValue><ssdm name="gmem3_addr_40_read"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="1863" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:525 %bitcast_ln64_17 = bitcast i32 %gmem3_addr_40_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_17"/></StgValue>
</operation>

<operation id="1864" st_id="290" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:548 %add_16 = fadd i32 %bitcast_ln64_17, i32 %mul_17

]]></Node>
<StgValue><ssdm name="add_16"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="1865" st_id="291" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:548 %add_16 = fadd i32 %bitcast_ln64_17, i32 %mul_17

]]></Node>
<StgValue><ssdm name="add_16"/></StgValue>
</operation>

<operation id="1866" st_id="291" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:550 %gmem3_addr_43_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem3_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_addr_43_req"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="1867" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:549 %bitcast_ln64_77 = bitcast i32 %add_16

]]></Node>
<StgValue><ssdm name="bitcast_ln64_77"/></StgValue>
</operation>

<operation id="1868" st_id="292" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
In_Channel.split.0:551 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem3_addr_40, i32 %bitcast_ln64_77, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="1869" st_id="293" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:552 %gmem3_addr_43_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_40

]]></Node>
<StgValue><ssdm name="gmem3_addr_43_resp"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="1870" st_id="294" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:552 %gmem3_addr_43_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_40

]]></Node>
<StgValue><ssdm name="gmem3_addr_43_resp"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="1871" st_id="295" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:552 %gmem3_addr_43_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_40

]]></Node>
<StgValue><ssdm name="gmem3_addr_43_resp"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="1872" st_id="296" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:552 %gmem3_addr_43_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_40

]]></Node>
<StgValue><ssdm name="gmem3_addr_43_resp"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="1873" st_id="297" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc118:153 %add_ln40_37 = add i17 %sext_ln40_7, i17 94720

]]></Node>
<StgValue><ssdm name="add_ln40_37"/></StgValue>
</operation>

<operation id="1874" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
for.inc118:154 %tmp_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln40_37, i2 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1875" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="20" op_0_bw="19">
<![CDATA[
for.inc118:155 %sext_ln40_23 = sext i19 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln40_23"/></StgValue>
</operation>

<operation id="1876" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="20">
<![CDATA[
for.inc118:156 %zext_ln40_18 = zext i20 %sext_ln40_23

]]></Node>
<StgValue><ssdm name="zext_ln40_18"/></StgValue>
</operation>

<operation id="1877" st_id="297" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118:157 %add_ln40_38 = add i64 %zext_ln40_18, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln40_38"/></StgValue>
</operation>

<operation id="1878" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:158 %sext_ln64_56_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_38, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln64_56_mid2_v"/></StgValue>
</operation>

<operation id="1879" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="62">
<![CDATA[
for.inc118:159 %sext_ln40_24 = sext i62 %sext_ln64_56_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln40_24"/></StgValue>
</operation>

<operation id="1880" st_id="297" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:552 %gmem3_addr_43_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_40

]]></Node>
<StgValue><ssdm name="gmem3_addr_43_resp"/></StgValue>
</operation>

<operation id="1881" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:553 %gmem3_addr_41 = getelementptr i32 %gmem3, i64 %sext_ln40_24

]]></Node>
<StgValue><ssdm name="gmem3_addr_41"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="1882" st_id="298" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:554 %gmem3_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_18_req"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="1883" st_id="299" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:554 %gmem3_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_18_req"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="1884" st_id="300" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:554 %gmem3_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_18_req"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="1885" st_id="301" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:554 %gmem3_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_18_req"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="1886" st_id="302" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:554 %gmem3_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_18_req"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="1887" st_id="303" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:554 %gmem3_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_18_req"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="1888" st_id="304" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:554 %gmem3_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_18_req"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="1889" st_id="305" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:555 %gmem3_addr_41_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_41

]]></Node>
<StgValue><ssdm name="gmem3_addr_41_read"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">
</state>

<state id="307" st_id="307">

<operation id="1890" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:556 %bitcast_ln64_18 = bitcast i32 %gmem3_addr_41_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_18"/></StgValue>
</operation>

<operation id="1891" st_id="307" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:579 %add_17 = fadd i32 %bitcast_ln64_18, i32 %mul_18

]]></Node>
<StgValue><ssdm name="add_17"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="1892" st_id="308" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:579 %add_17 = fadd i32 %bitcast_ln64_18, i32 %mul_18

]]></Node>
<StgValue><ssdm name="add_17"/></StgValue>
</operation>

<operation id="1893" st_id="308" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:581 %gmem3_addr_44_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem3_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_addr_44_req"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="1894" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:580 %bitcast_ln64_80 = bitcast i32 %add_17

]]></Node>
<StgValue><ssdm name="bitcast_ln64_80"/></StgValue>
</operation>

<operation id="1895" st_id="309" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
In_Channel.split.0:582 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem3_addr_41, i32 %bitcast_ln64_80, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="1896" st_id="310" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:583 %gmem3_addr_44_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_41

]]></Node>
<StgValue><ssdm name="gmem3_addr_44_resp"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="1897" st_id="311" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:583 %gmem3_addr_44_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_41

]]></Node>
<StgValue><ssdm name="gmem3_addr_44_resp"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="1898" st_id="312" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:583 %gmem3_addr_44_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_41

]]></Node>
<StgValue><ssdm name="gmem3_addr_44_resp"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="1899" st_id="313" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:583 %gmem3_addr_44_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_41

]]></Node>
<StgValue><ssdm name="gmem3_addr_44_resp"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="1900" st_id="314" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:583 %gmem3_addr_44_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_41

]]></Node>
<StgValue><ssdm name="gmem3_addr_44_resp"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="1901" st_id="315" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc118:160 %add_ln40_39 = add i17 %sext_ln40_7, i17 107264

]]></Node>
<StgValue><ssdm name="add_ln40_39"/></StgValue>
</operation>

<operation id="1902" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
for.inc118:161 %tmp_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln40_39, i2 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1903" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="20" op_0_bw="19">
<![CDATA[
for.inc118:162 %sext_ln40_25 = sext i19 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln40_25"/></StgValue>
</operation>

<operation id="1904" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="20">
<![CDATA[
for.inc118:163 %zext_ln40_19 = zext i20 %sext_ln40_25

]]></Node>
<StgValue><ssdm name="zext_ln40_19"/></StgValue>
</operation>

<operation id="1905" st_id="315" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118:164 %add_ln40_40 = add i64 %zext_ln40_19, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln40_40"/></StgValue>
</operation>

<operation id="1906" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:165 %sext_ln64_59_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_40, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln64_59_mid2_v"/></StgValue>
</operation>

<operation id="1907" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="62">
<![CDATA[
for.inc118:166 %sext_ln40_26 = sext i62 %sext_ln64_59_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln40_26"/></StgValue>
</operation>

<operation id="1908" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:584 %gmem3_addr_42 = getelementptr i32 %gmem3, i64 %sext_ln40_26

]]></Node>
<StgValue><ssdm name="gmem3_addr_42"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="1909" st_id="316" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:585 %gmem3_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_19_req"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="1910" st_id="317" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:585 %gmem3_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_19_req"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="1911" st_id="318" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:585 %gmem3_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_19_req"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="1912" st_id="319" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:585 %gmem3_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_19_req"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="1913" st_id="320" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:585 %gmem3_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_19_req"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="1914" st_id="321" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:585 %gmem3_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_19_req"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="1915" st_id="322" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:585 %gmem3_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_19_req"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="1916" st_id="323" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:586 %gmem3_addr_42_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_42

]]></Node>
<StgValue><ssdm name="gmem3_addr_42_read"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="1917" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:587 %bitcast_ln64_19 = bitcast i32 %gmem3_addr_42_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_19"/></StgValue>
</operation>

<operation id="1918" st_id="324" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:610 %add_18 = fadd i32 %bitcast_ln64_19, i32 %mul_19

]]></Node>
<StgValue><ssdm name="add_18"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="1919" st_id="325" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:610 %add_18 = fadd i32 %bitcast_ln64_19, i32 %mul_19

]]></Node>
<StgValue><ssdm name="add_18"/></StgValue>
</operation>

<operation id="1920" st_id="325" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:612 %gmem3_addr_45_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem3_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_addr_45_req"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="1921" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:611 %bitcast_ln64_83 = bitcast i32 %add_18

]]></Node>
<StgValue><ssdm name="bitcast_ln64_83"/></StgValue>
</operation>

<operation id="1922" st_id="326" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
In_Channel.split.0:613 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem3_addr_42, i32 %bitcast_ln64_83, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="1923" st_id="327" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:614 %gmem3_addr_45_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_42

]]></Node>
<StgValue><ssdm name="gmem3_addr_45_resp"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="1924" st_id="328" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:614 %gmem3_addr_45_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_42

]]></Node>
<StgValue><ssdm name="gmem3_addr_45_resp"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="1925" st_id="329" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:614 %gmem3_addr_45_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_42

]]></Node>
<StgValue><ssdm name="gmem3_addr_45_resp"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="1926" st_id="330" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:614 %gmem3_addr_45_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_42

]]></Node>
<StgValue><ssdm name="gmem3_addr_45_resp"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="1927" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="19" op_0_bw="15">
<![CDATA[
for.inc118:167 %sext_ln40_27 = sext i15 %select_ln40_9

]]></Node>
<StgValue><ssdm name="sext_ln40_27"/></StgValue>
</operation>

<operation id="1928" st_id="331" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc118:168 %add_ln40_41 = add i19 %sext_ln40_27, i19 250880

]]></Node>
<StgValue><ssdm name="add_ln40_41"/></StgValue>
</operation>

<operation id="1929" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="21" op_0_bw="21" op_1_bw="19" op_2_bw="2">
<![CDATA[
for.inc118:169 %sext_ln64_62_mid2_v_v_v_v_v = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i19.i2, i19 %add_ln40_41, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln64_62_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="1930" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="21">
<![CDATA[
for.inc118:170 %zext_ln40_20 = zext i21 %sext_ln64_62_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln40_20"/></StgValue>
</operation>

<operation id="1931" st_id="331" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118:171 %add_ln40_42 = add i64 %zext_ln40_20, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln40_42"/></StgValue>
</operation>

<operation id="1932" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:172 %sext_ln64_62_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_42, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln64_62_mid2_v"/></StgValue>
</operation>

<operation id="1933" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="62">
<![CDATA[
for.inc118:173 %sext_ln40_28 = sext i62 %sext_ln64_62_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln40_28"/></StgValue>
</operation>

<operation id="1934" st_id="331" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:614 %gmem3_addr_45_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_42

]]></Node>
<StgValue><ssdm name="gmem3_addr_45_resp"/></StgValue>
</operation>

<operation id="1935" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:615 %gmem3_addr_43 = getelementptr i32 %gmem3, i64 %sext_ln40_28

]]></Node>
<StgValue><ssdm name="gmem3_addr_43"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="1936" st_id="332" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:616 %gmem3_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_20_req"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="1937" st_id="333" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:616 %gmem3_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_20_req"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="1938" st_id="334" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:616 %gmem3_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_20_req"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="1939" st_id="335" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:616 %gmem3_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_20_req"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="1940" st_id="336" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:616 %gmem3_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_20_req"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="1941" st_id="337" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:616 %gmem3_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_20_req"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="1942" st_id="338" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:616 %gmem3_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_20_req"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="1943" st_id="339" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:617 %gmem3_addr_43_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_43

]]></Node>
<StgValue><ssdm name="gmem3_addr_43_read"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="1944" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:618 %bitcast_ln64_20 = bitcast i32 %gmem3_addr_43_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_20"/></StgValue>
</operation>

<operation id="1945" st_id="340" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:640 %add_19 = fadd i32 %bitcast_ln64_20, i32 %mul_20

]]></Node>
<StgValue><ssdm name="add_19"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="1946" st_id="341" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:640 %add_19 = fadd i32 %bitcast_ln64_20, i32 %mul_20

]]></Node>
<StgValue><ssdm name="add_19"/></StgValue>
</operation>

<operation id="1947" st_id="341" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:642 %gmem3_addr_46_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem3_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_addr_46_req"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="1948" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:641 %bitcast_ln64_86 = bitcast i32 %add_19

]]></Node>
<StgValue><ssdm name="bitcast_ln64_86"/></StgValue>
</operation>

<operation id="1949" st_id="342" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
In_Channel.split.0:643 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem3_addr_43, i32 %bitcast_ln64_86, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="1950" st_id="343" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:644 %gmem3_addr_46_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_43

]]></Node>
<StgValue><ssdm name="gmem3_addr_46_resp"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="1951" st_id="344" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:644 %gmem3_addr_46_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_43

]]></Node>
<StgValue><ssdm name="gmem3_addr_46_resp"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="1952" st_id="345" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:644 %gmem3_addr_46_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_43

]]></Node>
<StgValue><ssdm name="gmem3_addr_46_resp"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="1953" st_id="346" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:644 %gmem3_addr_46_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_43

]]></Node>
<StgValue><ssdm name="gmem3_addr_46_resp"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="1954" st_id="347" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc118:174 %add_ln40_43 = add i19 %sext_ln40_27, i19 263424

]]></Node>
<StgValue><ssdm name="add_ln40_43"/></StgValue>
</operation>

<operation id="1955" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="21" op_0_bw="21" op_1_bw="19" op_2_bw="2">
<![CDATA[
for.inc118:175 %sext_ln64_65_mid2_v_v_v_v_v = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i19.i2, i19 %add_ln40_43, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln64_65_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="1956" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="21">
<![CDATA[
for.inc118:176 %zext_ln40_21 = zext i21 %sext_ln64_65_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln40_21"/></StgValue>
</operation>

<operation id="1957" st_id="347" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118:177 %add_ln40_44 = add i64 %zext_ln40_21, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln40_44"/></StgValue>
</operation>

<operation id="1958" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:178 %sext_ln64_65_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_44, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln64_65_mid2_v"/></StgValue>
</operation>

<operation id="1959" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="62">
<![CDATA[
for.inc118:179 %sext_ln40_29 = sext i62 %sext_ln64_65_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln40_29"/></StgValue>
</operation>

<operation id="1960" st_id="347" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:644 %gmem3_addr_46_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_43

]]></Node>
<StgValue><ssdm name="gmem3_addr_46_resp"/></StgValue>
</operation>

<operation id="1961" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:645 %gmem3_addr_44 = getelementptr i32 %gmem3, i64 %sext_ln40_29

]]></Node>
<StgValue><ssdm name="gmem3_addr_44"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="1962" st_id="348" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:646 %gmem3_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_21_req"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="1963" st_id="349" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:646 %gmem3_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_21_req"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="1964" st_id="350" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:646 %gmem3_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_21_req"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="1965" st_id="351" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:646 %gmem3_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_21_req"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="1966" st_id="352" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:646 %gmem3_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_21_req"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="1967" st_id="353" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:646 %gmem3_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_21_req"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="1968" st_id="354" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:646 %gmem3_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_21_req"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="1969" st_id="355" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:647 %gmem3_addr_44_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_44

]]></Node>
<StgValue><ssdm name="gmem3_addr_44_read"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="1970" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:648 %bitcast_ln64_21 = bitcast i32 %gmem3_addr_44_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_21"/></StgValue>
</operation>

<operation id="1971" st_id="356" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:670 %add_20 = fadd i32 %bitcast_ln64_21, i32 %mul_21

]]></Node>
<StgValue><ssdm name="add_20"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="1972" st_id="357" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:670 %add_20 = fadd i32 %bitcast_ln64_21, i32 %mul_21

]]></Node>
<StgValue><ssdm name="add_20"/></StgValue>
</operation>

<operation id="1973" st_id="357" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:672 %gmem3_addr_47_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem3_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_addr_47_req"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="1974" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:671 %bitcast_ln64_89 = bitcast i32 %add_20

]]></Node>
<StgValue><ssdm name="bitcast_ln64_89"/></StgValue>
</operation>

<operation id="1975" st_id="358" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
In_Channel.split.0:673 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem3_addr_44, i32 %bitcast_ln64_89, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="1976" st_id="359" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:674 %gmem3_addr_47_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_44

]]></Node>
<StgValue><ssdm name="gmem3_addr_47_resp"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="1977" st_id="360" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:674 %gmem3_addr_47_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_44

]]></Node>
<StgValue><ssdm name="gmem3_addr_47_resp"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="1978" st_id="361" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:674 %gmem3_addr_47_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_44

]]></Node>
<StgValue><ssdm name="gmem3_addr_47_resp"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="1979" st_id="362" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:674 %gmem3_addr_47_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_44

]]></Node>
<StgValue><ssdm name="gmem3_addr_47_resp"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="1980" st_id="363" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:674 %gmem3_addr_47_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_44

]]></Node>
<StgValue><ssdm name="gmem3_addr_47_resp"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">
</state>

<state id="365" st_id="365">
</state>

<state id="366" st_id="366">
</state>

<state id="367" st_id="367">
</state>

<state id="368" st_id="368">
</state>

<state id="369" st_id="369">
</state>

<state id="370" st_id="370">

<operation id="1981" st_id="370" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc118:180 %add_ln40_45 = add i19 %sext_ln40_27, i19 275968

]]></Node>
<StgValue><ssdm name="add_ln40_45"/></StgValue>
</operation>

<operation id="1982" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="21" op_0_bw="21" op_1_bw="19" op_2_bw="2">
<![CDATA[
for.inc118:181 %sext_ln64_68_mid2_v_v_v_v_v = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i19.i2, i19 %add_ln40_45, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln64_68_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="1983" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="21">
<![CDATA[
for.inc118:182 %zext_ln40_22 = zext i21 %sext_ln64_68_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln40_22"/></StgValue>
</operation>

<operation id="1984" st_id="370" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118:183 %add_ln40_46 = add i64 %zext_ln40_22, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln40_46"/></StgValue>
</operation>

<operation id="1985" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:184 %sext_ln64_68_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_46, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln64_68_mid2_v"/></StgValue>
</operation>

<operation id="1986" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="62">
<![CDATA[
for.inc118:185 %sext_ln40_30 = sext i62 %sext_ln64_68_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln40_30"/></StgValue>
</operation>

<operation id="1987" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:675 %gmem3_addr_45 = getelementptr i32 %gmem3, i64 %sext_ln40_30

]]></Node>
<StgValue><ssdm name="gmem3_addr_45"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="1988" st_id="371" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:676 %gmem3_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_22_req"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="1989" st_id="372" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:676 %gmem3_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_22_req"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="1990" st_id="373" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:676 %gmem3_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_22_req"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="1991" st_id="374" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:676 %gmem3_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_22_req"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="1992" st_id="375" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:676 %gmem3_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_22_req"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="1993" st_id="376" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:676 %gmem3_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_22_req"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="1994" st_id="377" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:676 %gmem3_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_22_req"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="1995" st_id="378" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:677 %gmem3_addr_45_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_45

]]></Node>
<StgValue><ssdm name="gmem3_addr_45_read"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">
</state>

<state id="380" st_id="380">
</state>

<state id="381" st_id="381">
</state>

<state id="382" st_id="382">
</state>

<state id="383" st_id="383">
</state>

<state id="384" st_id="384">
</state>

<state id="385" st_id="385">
</state>

<state id="386" st_id="386">
</state>

<state id="387" st_id="387">

<operation id="1996" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:678 %bitcast_ln64_22 = bitcast i32 %gmem3_addr_45_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_22"/></StgValue>
</operation>

<operation id="1997" st_id="387" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:700 %add_21 = fadd i32 %bitcast_ln64_22, i32 %mul_22

]]></Node>
<StgValue><ssdm name="add_21"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="1998" st_id="388" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:700 %add_21 = fadd i32 %bitcast_ln64_22, i32 %mul_22

]]></Node>
<StgValue><ssdm name="add_21"/></StgValue>
</operation>

<operation id="1999" st_id="388" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:702 %gmem3_addr_48_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem3_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_addr_48_req"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="2000" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:701 %bitcast_ln64_92 = bitcast i32 %add_21

]]></Node>
<StgValue><ssdm name="bitcast_ln64_92"/></StgValue>
</operation>

<operation id="2001" st_id="389" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
In_Channel.split.0:703 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem3_addr_45, i32 %bitcast_ln64_92, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="2002" st_id="390" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:704 %gmem3_addr_48_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_45

]]></Node>
<StgValue><ssdm name="gmem3_addr_48_resp"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="2003" st_id="391" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:704 %gmem3_addr_48_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_45

]]></Node>
<StgValue><ssdm name="gmem3_addr_48_resp"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="2004" st_id="392" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:704 %gmem3_addr_48_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_45

]]></Node>
<StgValue><ssdm name="gmem3_addr_48_resp"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="2005" st_id="393" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:704 %gmem3_addr_48_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_45

]]></Node>
<StgValue><ssdm name="gmem3_addr_48_resp"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="2006" st_id="394" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:704 %gmem3_addr_48_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_45

]]></Node>
<StgValue><ssdm name="gmem3_addr_48_resp"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">
</state>

<state id="396" st_id="396">
</state>

<state id="397" st_id="397">
</state>

<state id="398" st_id="398">
</state>

<state id="399" st_id="399">
</state>

<state id="400" st_id="400">
</state>

<state id="401" st_id="401">
</state>

<state id="402" st_id="402">

<operation id="2007" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc118:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Out_Row_Kernel_Row_Kernel_Col_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2008" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc118:4 %empty_171 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 112896, i64 112896, i64 112896

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="2009" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc118:27 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2010" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc118:34 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Out_Column_Kernel_Row_Kernel_Col_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2011" st_id="402" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc118:186 %add_ln40_47 = add i19 %sext_ln40_27, i19 288512

]]></Node>
<StgValue><ssdm name="add_ln40_47"/></StgValue>
</operation>

<operation id="2012" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="21" op_0_bw="21" op_1_bw="19" op_2_bw="2">
<![CDATA[
for.inc118:187 %sext_ln64_71_mid2_v_v_v_v_v = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i19.i2, i19 %add_ln40_47, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln64_71_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="2013" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="21">
<![CDATA[
for.inc118:188 %zext_ln40_23 = zext i21 %sext_ln64_71_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln40_23"/></StgValue>
</operation>

<operation id="2014" st_id="402" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118:189 %add_ln40_48 = add i64 %zext_ln40_23, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln40_48"/></StgValue>
</operation>

<operation id="2015" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:190 %sext_ln64_71_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_48, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln64_71_mid2_v"/></StgValue>
</operation>

<operation id="2016" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="62">
<![CDATA[
for.inc118:191 %sext_ln40_31 = sext i62 %sext_ln64_71_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln40_31"/></StgValue>
</operation>

<operation id="2017" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc118:202 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2018" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc118:207 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Kernel_Row_Kernel_Col_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2019" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc118:226 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2020" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc118:228 %specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="2021" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.split.0:705 %gmem3_addr_46 = getelementptr i32 %gmem3, i64 %sext_ln40_31

]]></Node>
<StgValue><ssdm name="gmem3_addr_46"/></StgValue>
</operation>

<operation id="2042" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="0">
<![CDATA[
for.inc122:0 %ret_ln82 = ret

]]></Node>
<StgValue><ssdm name="ret_ln82"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="2022" st_id="403" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:706 %gmem3_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_23_req"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="2023" st_id="404" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:706 %gmem3_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_23_req"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="2024" st_id="405" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:706 %gmem3_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_23_req"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="2025" st_id="406" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:706 %gmem3_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_23_req"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="2026" st_id="407" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:706 %gmem3_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_23_req"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="2027" st_id="408" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:706 %gmem3_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_23_req"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="2028" st_id="409" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:706 %gmem3_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_23_req"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="2029" st_id="410" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:707 %gmem3_addr_46_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_46

]]></Node>
<StgValue><ssdm name="gmem3_addr_46_read"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">
</state>

<state id="412" st_id="412">
</state>

<state id="413" st_id="413">
</state>

<state id="414" st_id="414">
</state>

<state id="415" st_id="415">
</state>

<state id="416" st_id="416">
</state>

<state id="417" st_id="417">
</state>

<state id="418" st_id="418">
</state>

<state id="419" st_id="419">

<operation id="2030" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:708 %bitcast_ln64_23 = bitcast i32 %gmem3_addr_46_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_23"/></StgValue>
</operation>

<operation id="2031" st_id="419" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:730 %add_22 = fadd i32 %bitcast_ln64_23, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add_22"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="2032" st_id="420" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split.0:730 %add_22 = fadd i32 %bitcast_ln64_23, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add_22"/></StgValue>
</operation>

<operation id="2033" st_id="420" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.split.0:732 %gmem3_addr_49_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem3_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_addr_49_req"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="2034" st_id="421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.split.0:731 %bitcast_ln64_95 = bitcast i32 %add_22

]]></Node>
<StgValue><ssdm name="bitcast_ln64_95"/></StgValue>
</operation>

<operation id="2035" st_id="421" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
In_Channel.split.0:733 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem3_addr_46, i32 %bitcast_ln64_95, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="2036" st_id="422" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:734 %gmem3_addr_49_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_46

]]></Node>
<StgValue><ssdm name="gmem3_addr_49_resp"/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="2037" st_id="423" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:734 %gmem3_addr_49_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_46

]]></Node>
<StgValue><ssdm name="gmem3_addr_49_resp"/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="2038" st_id="424" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:734 %gmem3_addr_49_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_46

]]></Node>
<StgValue><ssdm name="gmem3_addr_49_resp"/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="2039" st_id="425" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:734 %gmem3_addr_49_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_46

]]></Node>
<StgValue><ssdm name="gmem3_addr_49_resp"/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="2040" st_id="426" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.split.0:734 %gmem3_addr_49_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr_46

]]></Node>
<StgValue><ssdm name="gmem3_addr_49_resp"/></StgValue>
</operation>

<operation id="2041" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="0">
<![CDATA[
In_Channel.split.0:735 %br_ln0 = br void %cleanup105

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
