-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLTx/full_tx_ip_src_write_frame_to_ram.vhd
-- Created: 2024-09-01 16:46:29
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_tx_ip_src_write_frame_to_ram
-- Source Path: HDLTx/full_tx/store_frame_in_ram/write_frame_to_ram
-- Hierarchy Level: 2
-- Model version: 4.102
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_tx_ip_src_write_frame_to_ram IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        preamble                          :   IN    std_logic;
        preamble_valid                    :   IN    std_logic;
        channel                           :   IN    std_logic;
        channel_valid                     :   IN    std_logic;
        header                            :   IN    std_logic_vector(1 DOWNTO 0);  -- boolean [2]
        header_valid                      :   IN    std_logic;
        payload                           :   IN    std_logic_vector(1 DOWNTO 0);  -- boolean [2]
        payload_valid                     :   IN    std_logic;
        payload_len                       :   IN    std_logic_vector(15 DOWNTO 0);  -- uint16
        write_data                        :   OUT   std_logic_vector(11 DOWNTO 0);  -- ufix12
        wr_addr                           :   OUT   std_logic_vector(15 DOWNTO 0);  -- uint16
        we                                :   OUT   std_logic;
        end_rsvd                          :   OUT   std_logic;
        ram_size                          :   OUT   std_logic_vector(24 DOWNTO 0)  -- ufix25
        );
END full_tx_ip_src_write_frame_to_ram;


ARCHITECTURE rtl OF full_tx_ip_src_write_frame_to_ram IS

  -- Component Declarations
  COMPONENT full_tx_ip_src_ram_formatting
    PORT( channel_valid                   :   IN    std_logic;
          header_valid                    :   IN    std_logic;
          payload_valid                   :   IN    std_logic;
          preamble                        :   IN    std_logic;
          channel                         :   IN    std_logic;
          header                          :   IN    std_logic_vector(1 DOWNTO 0);  -- boolean [2]
          payload                         :   IN    std_logic_vector(1 DOWNTO 0);  -- boolean [2]
          Out1                            :   OUT   std_logic_vector(11 DOWNTO 0)  -- ufix12
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : full_tx_ip_src_ram_formatting
    USE ENTITY work.full_tx_ip_src_ram_formatting(rtl);

  -- Signals
  SIGNAL ram_formatting_out1              : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL Delay9_ctrl_const_out            : std_logic;
  SIGNAL Delay9_ctrl_delay_out            : std_logic;
  SIGNAL Delay9_Initial_Val_out           : unsigned(24 DOWNTO 0);  -- ufix25
  SIGNAL Constant73_out1                  : unsigned(12 DOWNTO 0);  -- ufix13
  SIGNAL Constant43_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL payload_len_unsigned             : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Product_out1                     : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Delay8_out1                      : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Add1_out1                        : unsigned(24 DOWNTO 0);  -- ufix25
  SIGNAL Delay9_out                       : unsigned(24 DOWNTO 0);  -- ufix25
  SIGNAL Delay9_out1                      : unsigned(24 DOWNTO 0);  -- ufix25
  SIGNAL we_1                             : std_logic;
  SIGNAL count_step                       : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL count_reset                      : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL wr_addr_1                        : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL count                            : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL count_1                          : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL wr_addr_tmp                      : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Relational_Operator_out1         : std_logic;
  SIGNAL Delay3_out1                      : std_logic;
  SIGNAL count_2                          : unsigned(15 DOWNTO 0);  -- uint16

BEGIN
  u_ram_formatting : full_tx_ip_src_ram_formatting
    PORT MAP( channel_valid => channel_valid,
              header_valid => header_valid,
              payload_valid => payload_valid,
              preamble => preamble,
              channel => channel,
              header => header,  -- boolean [2]
              payload => payload,  -- boolean [2]
              Out1 => ram_formatting_out1  -- ufix12
              );

  Delay9_ctrl_const_out <= '1';

  Delay9_ctrl_delay_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay9_ctrl_delay_out <= '0';
      ELSIF enb_1_2_0 = '1' THEN
        Delay9_ctrl_delay_out <= Delay9_ctrl_const_out;
      END IF;
    END IF;
  END PROCESS Delay9_ctrl_delay_process;


  Delay9_Initial_Val_out <= to_unsigned(16#0000001#, 25);

  Constant73_out1 <= to_unsigned(16#0CE1#, 13);

  Constant43_out1 <= to_unsigned(16#C2#, 8);

  payload_len_unsigned <= unsigned(payload_len);

  Product_out1 <= Constant43_out1 * payload_len_unsigned;

  Delay8_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay8_out1 <= to_unsigned(16#000000#, 24);
      ELSIF enb_1_2_0 = '1' THEN
        Delay8_out1 <= Product_out1;
      END IF;
    END IF;
  END PROCESS Delay8_process;


  Add1_out1 <= resize(Constant73_out1, 25) + resize(Delay8_out1, 25);

  Delay9_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay9_out <= to_unsigned(16#0000000#, 25);
      ELSIF enb_1_2_0 = '1' THEN
        Delay9_out <= Add1_out1;
      END IF;
    END IF;
  END PROCESS Delay9_process;


  
  Delay9_out1 <= Delay9_Initial_Val_out WHEN Delay9_ctrl_delay_out = '0' ELSE
      Delay9_out;

  we_1 <= payload_valid OR (header_valid OR (preamble_valid OR channel_valid));

  -- Free running, Unsigned Counter
  --  initial value   = 0
  --  step value      = 1
  count_step <= to_unsigned(16#0001#, 16);

  count_reset <= to_unsigned(16#0000#, 16);

  count <= wr_addr_1 + count_step;

  
  count_1 <= wr_addr_1 WHEN we_1 = '0' ELSE
      count;

  wr_addr_tmp <= wr_addr_1;

  
  Relational_Operator_out1 <= '1' WHEN Delay9_out1 = resize(wr_addr_tmp, 25) ELSE
      '0';

  Delay3_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay3_out1 <= '0';
      ELSIF enb_1_2_0 = '1' THEN
        Delay3_out1 <= Relational_Operator_out1;
      END IF;
    END IF;
  END PROCESS Delay3_process;


  
  count_2 <= count_1 WHEN Delay3_out1 = '0' ELSE
      count_reset;

  HDL_Counter_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        wr_addr_1 <= to_unsigned(16#0000#, 16);
      ELSIF enb_1_2_0 = '1' THEN
        wr_addr_1 <= count_2;
      END IF;
    END IF;
  END PROCESS HDL_Counter_process;


  wr_addr <= std_logic_vector(wr_addr_1);

  ram_size <= std_logic_vector(Delay9_out1);

  write_data <= ram_formatting_out1;

  we <= we_1;

  end_rsvd <= Delay3_out1;

END rtl;

