Calling target program-options parser
[12:23:54.351] [bmv2] [D] [thread 16882] Set default default entry for table 'tbl_resist171': resist171 - 
[12:23:54.351] [bmv2] [D] [thread 16882] Set default default entry for table 'tbl_drop': MyIngress.drop - 
[12:23:54.351] [bmv2] [D] [thread 16882] Set default default entry for table 'tbl_resist175': resist175 - 
[12:23:54.351] [bmv2] [D] [thread 16882] Set default default entry for table 'tbl_drop_0': MyIngress.drop - 
[12:23:54.351] [bmv2] [D] [thread 16882] Set default default entry for table 'tbl_resist178': resist178 - 
[12:23:54.351] [bmv2] [D] [thread 16882] Set default default entry for table 'tbl_bounce_pkt': MyIngress.bounce_pkt - 
[12:23:54.351] [bmv2] [D] [thread 16882] Set default default entry for table 'tbl_resist186': resist186 - 
[12:23:54.351] [bmv2] [D] [thread 16882] Set default default entry for table 'tbl_bounce_pkt_0': MyIngress.bounce_pkt - 
[12:23:54.351] [bmv2] [D] [thread 16882] Set default default entry for table 'tbl_resist191': resist191 - 
[12:23:54.351] [bmv2] [D] [thread 16882] Set default default entry for table 'tbl_resist193': resist193 - 
[12:23:54.352] [bmv2] [D] [thread 16882] Set default default entry for table 'tbl_bounce_pkt_1': MyIngress.bounce_pkt - 
[12:23:54.352] [bmv2] [D] [thread 16882] Set default default entry for table 'tbl_resist199': resist199 - 
[12:23:54.352] [bmv2] [D] [thread 16882] Set default default entry for table 'tbl_resist201': resist201 - 
[12:23:54.352] [bmv2] [D] [thread 16882] Set default default entry for table 'tbl_multicast': MyIngress.multicast - 
[12:23:54.352] [bmv2] [D] [thread 16882] Set default default entry for table 'tbl_resist207': resist207 - 
[12:23:54.352] [bmv2] [D] [thread 16882] Set default default entry for table 'tbl_bounce_pkt_2': MyIngress.bounce_pkt - 
[12:23:54.352] [bmv2] [D] [thread 16882] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[12:23:54.352] [bmv2] [D] [thread 16882] Set default default entry for table 'tbl_resist218': resist218 - 
[12:23:54.352] [bmv2] [D] [thread 16882] Set default default entry for table 'tbl_drop_1': MyEgress.drop - 
[12:23:54.352] [bmv2] [D] [thread 16882] Set default default entry for table 'tbl_resist253': resist253 - 
[12:23:54.352] [bmv2] [D] [thread 16882] Set default default entry for table 'tbl_clone_packet': MyEgress.clone_packet - 
Adding interface s2-eth1 as port 1
[12:23:54.353] [bmv2] [D] [thread 16882] Adding interface s2-eth1 as port 1
Adding interface s2-eth3 as port 3
[12:23:54.403] [bmv2] [D] [thread 16882] Adding interface s2-eth3 as port 3
Adding interface s2-eth4 as port 4
[12:23:54.448] [bmv2] [D] [thread 16882] Adding interface s2-eth4 as port 4
Adding interface s2-eth5 as port 5
[12:23:54.491] [bmv2] [D] [thread 16882] Adding interface s2-eth5 as port 5
Adding interface s2-eth6 as port 6
[12:23:54.535] [bmv2] [D] [thread 16882] Adding interface s2-eth6 as port 6
Adding interface s2-eth7 as port 7
[12:23:54.567] [bmv2] [D] [thread 16882] Adding interface s2-eth7 as port 7
Adding interface s2-eth8 as port 8
[12:23:54.611] [bmv2] [D] [thread 16882] Adding interface s2-eth8 as port 8
Adding interface s2-eth9 as port 9
[12:23:54.652] [bmv2] [D] [thread 16882] Adding interface s2-eth9 as port 9
Adding interface s2-eth10 as port 10
[12:23:54.703] [bmv2] [D] [thread 16882] Adding interface s2-eth10 as port 10
Adding interface s2-eth11 as port 11
[12:23:54.739] [bmv2] [D] [thread 16882] Adding interface s2-eth11 as port 11
Adding interface s2-eth12 as port 12
[12:23:54.783] [bmv2] [D] [thread 16882] Adding interface s2-eth12 as port 12
Adding interface s2-eth13 as port 13
[12:23:54.832] [bmv2] [D] [thread 16882] Adding interface s2-eth13 as port 13
Adding interface s2-eth14 as port 14
[12:23:54.867] [bmv2] [D] [thread 16882] Adding interface s2-eth14 as port 14
Adding interface s2-eth15 as port 15
[12:23:54.903] [bmv2] [D] [thread 16882] Adding interface s2-eth15 as port 15
Adding interface s2-eth16 as port 16
[12:23:54.943] [bmv2] [D] [thread 16882] Adding interface s2-eth16 as port 16
Adding interface s2-eth17 as port 17
[12:23:54.989] [bmv2] [D] [thread 16882] Adding interface s2-eth17 as port 17
Adding interface s2-eth18 as port 18
[12:23:55.032] [bmv2] [D] [thread 16882] Adding interface s2-eth18 as port 18
Adding interface s2-eth19 as port 19
[12:23:55.063] [bmv2] [D] [thread 16882] Adding interface s2-eth19 as port 19
Adding interface s2-eth20 as port 20
[12:23:55.103] [bmv2] [D] [thread 16882] Adding interface s2-eth20 as port 20
Adding interface s2-eth21 as port 21
[12:23:55.151] [bmv2] [D] [thread 16882] Adding interface s2-eth21 as port 21
Adding interface s2-eth22 as port 22
[12:23:55.191] [bmv2] [D] [thread 16882] Adding interface s2-eth22 as port 22
Adding interface s2-eth23 as port 23
[12:23:55.239] [bmv2] [D] [thread 16882] Adding interface s2-eth23 as port 23
Adding interface s2-eth24 as port 24
[12:23:55.272] [bmv2] [D] [thread 16882] Adding interface s2-eth24 as port 24
Adding interface s2-eth25 as port 25
[12:23:55.311] [bmv2] [D] [thread 16882] Adding interface s2-eth25 as port 25
Adding interface s2-eth26 as port 26
[12:23:55.356] [bmv2] [D] [thread 16882] Adding interface s2-eth26 as port 26
Adding interface s2-eth27 as port 27
[12:23:55.403] [bmv2] [D] [thread 16882] Adding interface s2-eth27 as port 27
Adding interface s2-eth28 as port 28
[12:23:55.447] [bmv2] [D] [thread 16882] Adding interface s2-eth28 as port 28
Adding interface s2-eth29 as port 29
[12:23:55.508] [bmv2] [D] [thread 16882] Adding interface s2-eth29 as port 29
Adding interface s2-eth30 as port 30
[12:23:55.551] [bmv2] [D] [thread 16882] Adding interface s2-eth30 as port 30
Adding interface s2-eth31 as port 31
[12:23:55.596] [bmv2] [D] [thread 16882] Adding interface s2-eth31 as port 31
Adding interface s2-eth32 as port 32
[12:23:55.628] [bmv2] [D] [thread 16882] Adding interface s2-eth32 as port 32
Adding interface s2-eth33 as port 33
[12:23:55.668] [bmv2] [D] [thread 16882] Adding interface s2-eth33 as port 33
Adding interface s2-eth34 as port 34
[12:23:55.711] [bmv2] [D] [thread 16882] Adding interface s2-eth34 as port 34
Adding interface s2-eth35 as port 35
[12:23:55.743] [bmv2] [D] [thread 16882] Adding interface s2-eth35 as port 35
Adding interface s2-eth36 as port 36
[12:23:55.791] [bmv2] [D] [thread 16882] Adding interface s2-eth36 as port 36
Adding interface s2-eth37 as port 37
[12:23:55.824] [bmv2] [D] [thread 16882] Adding interface s2-eth37 as port 37
Adding interface s2-eth38 as port 38
[12:23:55.867] [bmv2] [D] [thread 16882] Adding interface s2-eth38 as port 38
Adding interface s2-eth39 as port 39
[12:23:55.931] [bmv2] [D] [thread 16882] Adding interface s2-eth39 as port 39
Adding interface s2-eth40 as port 40
[12:23:55.979] [bmv2] [D] [thread 16882] Adding interface s2-eth40 as port 40
Adding interface s2-eth41 as port 41
[12:23:56.027] [bmv2] [D] [thread 16882] Adding interface s2-eth41 as port 41
Adding interface s2-eth42 as port 42
[12:23:56.068] [bmv2] [D] [thread 16882] Adding interface s2-eth42 as port 42
Adding interface s2-eth43 as port 43
[12:23:56.107] [bmv2] [D] [thread 16882] Adding interface s2-eth43 as port 43
Adding interface s2-eth44 as port 44
[12:23:56.155] [bmv2] [D] [thread 16882] Adding interface s2-eth44 as port 44
Adding interface s2-eth45 as port 45
[12:23:56.199] [bmv2] [D] [thread 16882] Adding interface s2-eth45 as port 45
Adding interface s2-eth46 as port 46
[12:23:56.247] [bmv2] [D] [thread 16882] Adding interface s2-eth46 as port 46
Adding interface s2-eth47 as port 47
[12:23:56.287] [bmv2] [D] [thread 16882] Adding interface s2-eth47 as port 47
Adding interface s2-eth48 as port 48
[12:23:56.327] [bmv2] [D] [thread 16882] Adding interface s2-eth48 as port 48
Adding interface s2-eth49 as port 49
[12:23:56.383] [bmv2] [D] [thread 16882] Adding interface s2-eth49 as port 49
Adding interface s2-eth50 as port 50
[12:23:56.431] [bmv2] [D] [thread 16882] Adding interface s2-eth50 as port 50
Adding interface s2-eth51 as port 51
[12:23:56.483] [bmv2] [D] [thread 16882] Adding interface s2-eth51 as port 51
Server listening on 0.0.0.0:50052
[12:23:56.528] [bmv2] [I] [thread 16882] Starting Thrift server on port 9091
[12:23:56.529] [bmv2] [I] [thread 16882] Thrift server was started
[12:23:56.529] [bmv2] [D] [thread 16892] [0.0] [cxt 0] Processing packet received on port 27
[12:23:56.529] [bmv2] [D] [thread 16892] [0.0] [cxt 0] Parser 'parser': start
[12:23:56.529] [bmv2] [D] [thread 16892] [0.0] [cxt 0] Parser 'parser' entering state 'start'
[12:23:56.529] [bmv2] [D] [thread 16892] [0.0] [cxt 0] Extracting header 'ethernet'
[12:23:56.529] [bmv2] [D] [thread 16892] [0.0] [cxt 0] Parser state 'start': key is 86dd
[12:23:56.529] [bmv2] [T] [thread 16892] [0.0] [cxt 0] Bytes parsed: 14
[12:23:56.529] [bmv2] [D] [thread 16892] [0.0] [cxt 0] Parser 'parser': end
[12:23:56.529] [bmv2] [D] [thread 16892] [0.0] [cxt 0] Pipeline 'ingress': start
[12:23:56.529] [bmv2] [T] [thread 16892] [0.0] [cxt 0] Applying table 'tbl_resist171'
[12:23:56.529] [bmv2] [D] [thread 16892] [0.0] [cxt 0] Looking up key:

[12:23:56.529] [bmv2] [D] [thread 16892] [0.0] [cxt 0] Table 'tbl_resist171': miss
[12:23:56.529] [bmv2] [D] [thread 16892] [0.0] [cxt 0] Action entry is resist171 - 
[12:23:56.529] [bmv2] [T] [thread 16892] [0.0] [cxt 0] Action resist171
[12:23:56.529] [bmv2] [T] [thread 16892] [0.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:23:56.529] [bmv2] [T] [thread 16892] [0.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:23:56.529] [bmv2] [T] [thread 16892] [0.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:23:56.529] [bmv2] [T] [thread 16892] [0.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:23:56.529] [bmv2] [T] [thread 16892] [0.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:23:56.529] [bmv2] [T] [thread 16892] [0.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:23:56.529] [bmv2] [D] [thread 16892] [0.0] [cxt 0] Pipeline 'ingress': end
[12:23:56.529] [bmv2] [D] [thread 16892] [0.0] [cxt 0] Egress port is 0
[12:23:56.529] [bmv2] [D] [thread 16892] [1.0] [cxt 0] Processing packet received on port 32
[12:23:56.529] [bmv2] [D] [thread 16892] [1.0] [cxt 0] Parser 'parser': start
[12:23:56.530] [bmv2] [D] [thread 16892] [1.0] [cxt 0] Parser 'parser' entering state 'start'
[12:23:56.530] [bmv2] [D] [thread 16892] [1.0] [cxt 0] Extracting header 'ethernet'
[12:23:56.530] [bmv2] [D] [thread 16892] [1.0] [cxt 0] Parser state 'start': key is 86dd
[12:23:56.530] [bmv2] [T] [thread 16892] [1.0] [cxt 0] Bytes parsed: 14
[12:23:56.530] [bmv2] [D] [thread 16892] [1.0] [cxt 0] Parser 'parser': end
[12:23:56.530] [bmv2] [D] [thread 16892] [1.0] [cxt 0] Pipeline 'ingress': start
[12:23:56.530] [bmv2] [T] [thread 16892] [1.0] [cxt 0] Applying table 'tbl_resist171'
[12:23:56.530] [bmv2] [D] [thread 16893] [0.0] [cxt 0] Pipeline 'egress': start
[12:23:56.530] [bmv2] [T] [thread 16893] [0.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:23:56.530] [bmv2] [T] [thread 16893] [0.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:23:56.530] [bmv2] [D] [thread 16893] [0.0] [cxt 0] Pipeline 'egress': end
[12:23:56.530] [bmv2] [D] [thread 16893] [0.0] [cxt 0] Deparser 'deparser': start
[12:23:56.530] [bmv2] [T] [thread 16893] [0.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:23:56.530] [bmv2] [D] [thread 16893] [0.0] [cxt 0] Deparsing header 'ethernet'
[12:23:56.530] [bmv2] [D] [thread 16893] [0.0] [cxt 0] Deparser 'deparser': end
[12:23:56.530] [bmv2] [D] [thread 16892] [1.0] [cxt 0] Looking up key:

[12:23:56.530] [bmv2] [D] [thread 16892] [1.0] [cxt 0] Table 'tbl_resist171': miss
[12:23:56.530] [bmv2] [D] [thread 16897] [0.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:23:56.530] [bmv2] [D] [thread 16892] [1.0] [cxt 0] Action entry is resist171 - 
[12:23:56.530] [bmv2] [T] [thread 16892] [1.0] [cxt 0] Action resist171
[12:23:56.530] [bmv2] [T] [thread 16892] [1.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:23:56.530] [bmv2] [T] [thread 16892] [1.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:23:56.530] [bmv2] [T] [thread 16892] [1.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:23:56.530] [bmv2] [T] [thread 16892] [1.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:23:56.530] [bmv2] [T] [thread 16892] [1.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:23:56.530] [bmv2] [T] [thread 16892] [1.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:23:56.530] [bmv2] [D] [thread 16892] [1.0] [cxt 0] Pipeline 'ingress': end
[12:23:56.530] [bmv2] [D] [thread 16892] [1.0] [cxt 0] Egress port is 0
[12:23:56.530] [bmv2] [D] [thread 16892] [2.0] [cxt 0] Processing packet received on port 33
[12:23:56.530] [bmv2] [D] [thread 16892] [2.0] [cxt 0] Parser 'parser': start
[12:23:56.530] [bmv2] [D] [thread 16892] [2.0] [cxt 0] Parser 'parser' entering state 'start'
[12:23:56.530] [bmv2] [D] [thread 16892] [2.0] [cxt 0] Extracting header 'ethernet'
[12:23:56.530] [bmv2] [D] [thread 16892] [2.0] [cxt 0] Parser state 'start': key is 86dd
[12:23:56.530] [bmv2] [T] [thread 16892] [2.0] [cxt 0] Bytes parsed: 14
[12:23:56.530] [bmv2] [D] [thread 16892] [2.0] [cxt 0] Parser 'parser': end
[12:23:56.530] [bmv2] [D] [thread 16892] [2.0] [cxt 0] Pipeline 'ingress': start
[12:23:56.530] [bmv2] [T] [thread 16892] [2.0] [cxt 0] Applying table 'tbl_resist171'
[12:23:56.530] [bmv2] [D] [thread 16892] [2.0] [cxt 0] Looking up key:

[12:23:56.530] [bmv2] [D] [thread 16892] [2.0] [cxt 0] Table 'tbl_resist171': miss
[12:23:56.530] [bmv2] [D] [thread 16892] [2.0] [cxt 0] Action entry is resist171 - 
[12:23:56.530] [bmv2] [T] [thread 16892] [2.0] [cxt 0] Action resist171
[12:23:56.530] [bmv2] [T] [thread 16892] [2.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:23:56.530] [bmv2] [T] [thread 16892] [2.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:23:56.530] [bmv2] [T] [thread 16892] [2.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:23:56.530] [bmv2] [T] [thread 16892] [2.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:23:56.530] [bmv2] [T] [thread 16892] [2.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:23:56.530] [bmv2] [T] [thread 16892] [2.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:23:56.530] [bmv2] [D] [thread 16892] [2.0] [cxt 0] Pipeline 'ingress': end
[12:23:56.530] [bmv2] [D] [thread 16892] [2.0] [cxt 0] Egress port is 0
[12:23:56.530] [bmv2] [D] [thread 16893] [1.0] [cxt 0] Pipeline 'egress': start
[12:23:56.530] [bmv2] [T] [thread 16893] [1.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:23:56.530] [bmv2] [T] [thread 16893] [1.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:23:56.530] [bmv2] [D] [thread 16893] [1.0] [cxt 0] Pipeline 'egress': end
[12:23:56.530] [bmv2] [D] [thread 16893] [1.0] [cxt 0] Deparser 'deparser': start
[12:23:56.530] [bmv2] [T] [thread 16893] [1.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:23:56.530] [bmv2] [D] [thread 16893] [1.0] [cxt 0] Deparsing header 'ethernet'
[12:23:56.530] [bmv2] [D] [thread 16893] [1.0] [cxt 0] Deparser 'deparser': end
[12:23:56.530] [bmv2] [D] [thread 16893] [2.0] [cxt 0] Pipeline 'egress': start
[12:23:56.530] [bmv2] [T] [thread 16893] [2.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:23:56.530] [bmv2] [T] [thread 16893] [2.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:23:56.530] [bmv2] [D] [thread 16893] [2.0] [cxt 0] Pipeline 'egress': end
[12:23:56.530] [bmv2] [D] [thread 16893] [2.0] [cxt 0] Deparser 'deparser': start
[12:23:56.530] [bmv2] [T] [thread 16893] [2.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:23:56.530] [bmv2] [D] [thread 16893] [2.0] [cxt 0] Deparsing header 'ethernet'
[12:23:56.530] [bmv2] [D] [thread 16893] [2.0] [cxt 0] Deparser 'deparser': end
[12:23:56.530] [bmv2] [D] [thread 16897] [1.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:23:56.530] [bmv2] [D] [thread 16897] [2.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:23:56.659] [bmv2] [D] [thread 16892] [3.0] [cxt 0] Processing packet received on port 29
[12:23:56.659] [bmv2] [D] [thread 16892] [3.0] [cxt 0] Parser 'parser': start
[12:23:56.659] [bmv2] [D] [thread 16892] [3.0] [cxt 0] Parser 'parser' entering state 'start'
[12:23:56.659] [bmv2] [D] [thread 16892] [3.0] [cxt 0] Extracting header 'ethernet'
[12:23:56.659] [bmv2] [D] [thread 16892] [3.0] [cxt 0] Parser state 'start': key is 86dd
[12:23:56.659] [bmv2] [T] [thread 16892] [3.0] [cxt 0] Bytes parsed: 14
[12:23:56.659] [bmv2] [D] [thread 16892] [3.0] [cxt 0] Parser 'parser': end
[12:23:56.659] [bmv2] [D] [thread 16892] [3.0] [cxt 0] Pipeline 'ingress': start
[12:23:56.659] [bmv2] [T] [thread 16892] [3.0] [cxt 0] Applying table 'tbl_resist171'
[12:23:56.659] [bmv2] [D] [thread 16892] [3.0] [cxt 0] Looking up key:

[12:23:56.659] [bmv2] [D] [thread 16892] [3.0] [cxt 0] Table 'tbl_resist171': miss
[12:23:56.659] [bmv2] [D] [thread 16892] [3.0] [cxt 0] Action entry is resist171 - 
[12:23:56.659] [bmv2] [T] [thread 16892] [3.0] [cxt 0] Action resist171
[12:23:56.659] [bmv2] [T] [thread 16892] [3.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:23:56.659] [bmv2] [T] [thread 16892] [3.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:23:56.659] [bmv2] [T] [thread 16892] [3.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:23:56.659] [bmv2] [T] [thread 16892] [3.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:23:56.659] [bmv2] [T] [thread 16892] [3.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:23:56.659] [bmv2] [T] [thread 16892] [3.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:23:56.659] [bmv2] [D] [thread 16892] [3.0] [cxt 0] Pipeline 'ingress': end
[12:23:56.659] [bmv2] [D] [thread 16892] [3.0] [cxt 0] Egress port is 0
[12:23:56.660] [bmv2] [D] [thread 16892] [4.0] [cxt 0] Processing packet received on port 36
[12:23:56.660] [bmv2] [D] [thread 16892] [4.0] [cxt 0] Parser 'parser': start
[12:23:56.660] [bmv2] [D] [thread 16892] [4.0] [cxt 0] Parser 'parser' entering state 'start'
[12:23:56.660] [bmv2] [D] [thread 16892] [4.0] [cxt 0] Extracting header 'ethernet'
[12:23:56.660] [bmv2] [D] [thread 16892] [4.0] [cxt 0] Parser state 'start': key is 86dd
[12:23:56.660] [bmv2] [T] [thread 16892] [4.0] [cxt 0] Bytes parsed: 14
[12:23:56.660] [bmv2] [D] [thread 16892] [4.0] [cxt 0] Parser 'parser': end
[12:23:56.660] [bmv2] [D] [thread 16892] [4.0] [cxt 0] Pipeline 'ingress': start
[12:23:56.660] [bmv2] [T] [thread 16892] [4.0] [cxt 0] Applying table 'tbl_resist171'
[12:23:56.660] [bmv2] [D] [thread 16892] [4.0] [cxt 0] Looking up key:

[12:23:56.660] [bmv2] [D] [thread 16892] [4.0] [cxt 0] Table 'tbl_resist171': miss
[12:23:56.660] [bmv2] [D] [thread 16892] [4.0] [cxt 0] Action entry is resist171 - 
[12:23:56.660] [bmv2] [T] [thread 16892] [4.0] [cxt 0] Action resist171
[12:23:56.660] [bmv2] [T] [thread 16892] [4.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:23:56.660] [bmv2] [T] [thread 16892] [4.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:23:56.660] [bmv2] [T] [thread 16892] [4.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:23:56.660] [bmv2] [T] [thread 16892] [4.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:23:56.660] [bmv2] [T] [thread 16892] [4.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:23:56.660] [bmv2] [T] [thread 16892] [4.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:23:56.660] [bmv2] [D] [thread 16892] [4.0] [cxt 0] Pipeline 'ingress': end
[12:23:56.660] [bmv2] [D] [thread 16892] [4.0] [cxt 0] Egress port is 0
[12:23:56.660] [bmv2] [D] [thread 16892] [5.0] [cxt 0] Processing packet received on port 40
[12:23:56.660] [bmv2] [D] [thread 16892] [5.0] [cxt 0] Parser 'parser': start
[12:23:56.660] [bmv2] [D] [thread 16892] [5.0] [cxt 0] Parser 'parser' entering state 'start'
[12:23:56.660] [bmv2] [D] [thread 16892] [5.0] [cxt 0] Extracting header 'ethernet'
[12:23:56.660] [bmv2] [D] [thread 16892] [5.0] [cxt 0] Parser state 'start': key is 86dd
[12:23:56.660] [bmv2] [T] [thread 16892] [5.0] [cxt 0] Bytes parsed: 14
[12:23:56.660] [bmv2] [D] [thread 16892] [5.0] [cxt 0] Parser 'parser': end
[12:23:56.660] [bmv2] [D] [thread 16892] [5.0] [cxt 0] Pipeline 'ingress': start
[12:23:56.660] [bmv2] [T] [thread 16892] [5.0] [cxt 0] Applying table 'tbl_resist171'
[12:23:56.660] [bmv2] [D] [thread 16892] [5.0] [cxt 0] Looking up key:

[12:23:56.660] [bmv2] [D] [thread 16892] [5.0] [cxt 0] Table 'tbl_resist171': miss
[12:23:56.660] [bmv2] [D] [thread 16892] [5.0] [cxt 0] Action entry is resist171 - 
[12:23:56.660] [bmv2] [T] [thread 16892] [5.0] [cxt 0] Action resist171
[12:23:56.660] [bmv2] [T] [thread 16892] [5.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:23:56.660] [bmv2] [T] [thread 16892] [5.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:23:56.660] [bmv2] [T] [thread 16892] [5.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:23:56.660] [bmv2] [T] [thread 16892] [5.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:23:56.660] [bmv2] [T] [thread 16892] [5.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:23:56.660] [bmv2] [T] [thread 16892] [5.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:23:56.660] [bmv2] [D] [thread 16892] [5.0] [cxt 0] Pipeline 'ingress': end
[12:23:56.660] [bmv2] [D] [thread 16892] [5.0] [cxt 0] Egress port is 0
[12:23:56.660] [bmv2] [D] [thread 16893] [3.0] [cxt 0] Pipeline 'egress': start
[12:23:56.660] [bmv2] [T] [thread 16893] [3.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:23:56.660] [bmv2] [T] [thread 16893] [3.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:23:56.660] [bmv2] [D] [thread 16893] [3.0] [cxt 0] Pipeline 'egress': end
[12:23:56.660] [bmv2] [D] [thread 16893] [3.0] [cxt 0] Deparser 'deparser': start
[12:23:56.660] [bmv2] [T] [thread 16893] [3.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:23:56.660] [bmv2] [D] [thread 16893] [3.0] [cxt 0] Deparsing header 'ethernet'
[12:23:56.660] [bmv2] [D] [thread 16893] [3.0] [cxt 0] Deparser 'deparser': end
[12:23:56.660] [bmv2] [D] [thread 16893] [4.0] [cxt 0] Pipeline 'egress': start
[12:23:56.660] [bmv2] [T] [thread 16893] [4.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:23:56.660] [bmv2] [T] [thread 16893] [4.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:23:56.660] [bmv2] [D] [thread 16893] [4.0] [cxt 0] Pipeline 'egress': end
[12:23:56.660] [bmv2] [D] [thread 16893] [4.0] [cxt 0] Deparser 'deparser': start
[12:23:56.660] [bmv2] [T] [thread 16893] [4.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:23:56.660] [bmv2] [D] [thread 16893] [4.0] [cxt 0] Deparsing header 'ethernet'
[12:23:56.660] [bmv2] [D] [thread 16893] [4.0] [cxt 0] Deparser 'deparser': end
[12:23:56.660] [bmv2] [D] [thread 16893] [5.0] [cxt 0] Pipeline 'egress': start
[12:23:56.660] [bmv2] [T] [thread 16893] [5.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:23:56.660] [bmv2] [T] [thread 16893] [5.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:23:56.660] [bmv2] [D] [thread 16893] [5.0] [cxt 0] Pipeline 'egress': end
[12:23:56.660] [bmv2] [D] [thread 16893] [5.0] [cxt 0] Deparser 'deparser': start
[12:23:56.660] [bmv2] [T] [thread 16893] [5.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:23:56.660] [bmv2] [D] [thread 16893] [5.0] [cxt 0] Deparsing header 'ethernet'
[12:23:56.660] [bmv2] [D] [thread 16893] [5.0] [cxt 0] Deparser 'deparser': end
[12:23:56.660] [bmv2] [D] [thread 16897] [3.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:23:56.660] [bmv2] [D] [thread 16897] [4.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:23:56.660] [bmv2] [D] [thread 16897] [5.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:23:56.928] [bmv2] [D] [thread 16892] [6.0] [cxt 0] Processing packet received on port 39
[12:23:56.928] [bmv2] [D] [thread 16892] [6.0] [cxt 0] Parser 'parser': start
[12:23:56.928] [bmv2] [D] [thread 16892] [6.0] [cxt 0] Parser 'parser' entering state 'start'
[12:23:56.928] [bmv2] [D] [thread 16892] [6.0] [cxt 0] Extracting header 'ethernet'
[12:23:56.928] [bmv2] [D] [thread 16892] [6.0] [cxt 0] Parser state 'start': key is 86dd
[12:23:56.928] [bmv2] [T] [thread 16892] [6.0] [cxt 0] Bytes parsed: 14
[12:23:56.928] [bmv2] [D] [thread 16892] [6.0] [cxt 0] Parser 'parser': end
[12:23:56.928] [bmv2] [D] [thread 16892] [6.0] [cxt 0] Pipeline 'ingress': start
[12:23:56.928] [bmv2] [T] [thread 16892] [6.0] [cxt 0] Applying table 'tbl_resist171'
[12:23:56.928] [bmv2] [D] [thread 16892] [6.0] [cxt 0] Looking up key:

[12:23:56.928] [bmv2] [D] [thread 16892] [6.0] [cxt 0] Table 'tbl_resist171': miss
[12:23:56.928] [bmv2] [D] [thread 16892] [6.0] [cxt 0] Action entry is resist171 - 
[12:23:56.928] [bmv2] [T] [thread 16892] [6.0] [cxt 0] Action resist171
[12:23:56.928] [bmv2] [T] [thread 16892] [6.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:23:56.928] [bmv2] [T] [thread 16892] [6.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:23:56.928] [bmv2] [T] [thread 16892] [6.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:23:56.928] [bmv2] [T] [thread 16892] [6.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:23:56.928] [bmv2] [T] [thread 16892] [6.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:23:56.928] [bmv2] [T] [thread 16892] [6.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:23:56.928] [bmv2] [D] [thread 16892] [6.0] [cxt 0] Pipeline 'ingress': end
[12:23:56.928] [bmv2] [D] [thread 16892] [6.0] [cxt 0] Egress port is 0
[12:23:56.929] [bmv2] [D] [thread 16893] [6.0] [cxt 0] Pipeline 'egress': start
[12:23:56.929] [bmv2] [T] [thread 16893] [6.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:23:56.929] [bmv2] [T] [thread 16893] [6.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:23:56.929] [bmv2] [D] [thread 16893] [6.0] [cxt 0] Pipeline 'egress': end
[12:23:56.929] [bmv2] [D] [thread 16893] [6.0] [cxt 0] Deparser 'deparser': start
[12:23:56.929] [bmv2] [T] [thread 16893] [6.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:23:56.929] [bmv2] [D] [thread 16893] [6.0] [cxt 0] Deparsing header 'ethernet'
[12:23:56.929] [bmv2] [D] [thread 16893] [6.0] [cxt 0] Deparser 'deparser': end
[12:23:56.929] [bmv2] [D] [thread 16897] [6.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:23:57.176] [bmv2] [D] [thread 16892] [7.0] [cxt 0] Processing packet received on port 38
[12:23:57.176] [bmv2] [D] [thread 16892] [7.0] [cxt 0] Parser 'parser': start
[12:23:57.176] [bmv2] [D] [thread 16892] [7.0] [cxt 0] Parser 'parser' entering state 'start'
[12:23:57.176] [bmv2] [D] [thread 16892] [7.0] [cxt 0] Extracting header 'ethernet'
[12:23:57.176] [bmv2] [D] [thread 16892] [7.0] [cxt 0] Parser state 'start': key is 86dd
[12:23:57.176] [bmv2] [T] [thread 16892] [7.0] [cxt 0] Bytes parsed: 14
[12:23:57.176] [bmv2] [D] [thread 16892] [7.0] [cxt 0] Parser 'parser': end
[12:23:57.176] [bmv2] [D] [thread 16892] [7.0] [cxt 0] Pipeline 'ingress': start
[12:23:57.176] [bmv2] [T] [thread 16892] [7.0] [cxt 0] Applying table 'tbl_resist171'
[12:23:57.176] [bmv2] [D] [thread 16892] [7.0] [cxt 0] Looking up key:

[12:23:57.176] [bmv2] [D] [thread 16892] [7.0] [cxt 0] Table 'tbl_resist171': miss
[12:23:57.176] [bmv2] [D] [thread 16892] [7.0] [cxt 0] Action entry is resist171 - 
[12:23:57.176] [bmv2] [T] [thread 16892] [7.0] [cxt 0] Action resist171
[12:23:57.176] [bmv2] [T] [thread 16892] [7.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:23:57.176] [bmv2] [T] [thread 16892] [7.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:23:57.176] [bmv2] [T] [thread 16892] [7.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:23:57.176] [bmv2] [T] [thread 16892] [7.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:23:57.176] [bmv2] [T] [thread 16892] [7.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:23:57.176] [bmv2] [T] [thread 16892] [7.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:23:57.176] [bmv2] [D] [thread 16892] [7.0] [cxt 0] Pipeline 'ingress': end
[12:23:57.176] [bmv2] [D] [thread 16892] [7.0] [cxt 0] Egress port is 0
[12:23:57.176] [bmv2] [D] [thread 16893] [7.0] [cxt 0] Pipeline 'egress': start
[12:23:57.176] [bmv2] [T] [thread 16893] [7.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:23:57.176] [bmv2] [T] [thread 16893] [7.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:23:57.176] [bmv2] [D] [thread 16893] [7.0] [cxt 0] Pipeline 'egress': end
[12:23:57.176] [bmv2] [D] [thread 16893] [7.0] [cxt 0] Deparser 'deparser': start
[12:23:57.176] [bmv2] [T] [thread 16893] [7.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:23:57.176] [bmv2] [D] [thread 16893] [7.0] [cxt 0] Deparsing header 'ethernet'
[12:23:57.176] [bmv2] [D] [thread 16893] [7.0] [cxt 0] Deparser 'deparser': end
[12:23:57.176] [bmv2] [D] [thread 16892] [8.0] [cxt 0] Processing packet received on port 37
[12:23:57.177] [bmv2] [D] [thread 16897] [7.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:23:57.176] [bmv2] [D] [thread 16892] [8.0] [cxt 0] Parser 'parser': start
[12:23:57.176] [bmv2] [D] [thread 16892] [8.0] [cxt 0] Parser 'parser' entering state 'start'
[12:23:57.176] [bmv2] [D] [thread 16892] [8.0] [cxt 0] Extracting header 'ethernet'
[12:23:57.177] [bmv2] [D] [thread 16892] [8.0] [cxt 0] Parser state 'start': key is 86dd
[12:23:57.177] [bmv2] [T] [thread 16892] [8.0] [cxt 0] Bytes parsed: 14
[12:23:57.177] [bmv2] [D] [thread 16892] [8.0] [cxt 0] Parser 'parser': end
[12:23:57.177] [bmv2] [D] [thread 16892] [8.0] [cxt 0] Pipeline 'ingress': start
[12:23:57.177] [bmv2] [T] [thread 16892] [8.0] [cxt 0] Applying table 'tbl_resist171'
[12:23:57.177] [bmv2] [D] [thread 16892] [8.0] [cxt 0] Looking up key:

[12:23:57.177] [bmv2] [D] [thread 16892] [8.0] [cxt 0] Table 'tbl_resist171': miss
[12:23:57.177] [bmv2] [D] [thread 16892] [8.0] [cxt 0] Action entry is resist171 - 
[12:23:57.177] [bmv2] [T] [thread 16892] [8.0] [cxt 0] Action resist171
[12:23:57.177] [bmv2] [T] [thread 16892] [8.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:23:57.177] [bmv2] [T] [thread 16892] [8.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:23:57.177] [bmv2] [T] [thread 16892] [8.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:23:57.177] [bmv2] [T] [thread 16892] [8.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:23:57.177] [bmv2] [T] [thread 16892] [8.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:23:57.177] [bmv2] [T] [thread 16892] [8.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:23:57.177] [bmv2] [D] [thread 16892] [8.0] [cxt 0] Pipeline 'ingress': end
[12:23:57.177] [bmv2] [D] [thread 16892] [8.0] [cxt 0] Egress port is 0
[12:23:57.178] [bmv2] [D] [thread 16893] [8.0] [cxt 0] Pipeline 'egress': start
[12:23:57.178] [bmv2] [T] [thread 16893] [8.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:23:57.178] [bmv2] [T] [thread 16893] [8.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:23:57.178] [bmv2] [D] [thread 16893] [8.0] [cxt 0] Pipeline 'egress': end
[12:23:57.178] [bmv2] [D] [thread 16893] [8.0] [cxt 0] Deparser 'deparser': start
[12:23:57.178] [bmv2] [T] [thread 16893] [8.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:23:57.178] [bmv2] [D] [thread 16893] [8.0] [cxt 0] Deparsing header 'ethernet'
[12:23:57.178] [bmv2] [D] [thread 16893] [8.0] [cxt 0] Deparser 'deparser': end
[12:23:57.178] [bmv2] [D] [thread 16897] [8.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:23:57.691] [bmv2] [D] [thread 16892] [9.0] [cxt 0] Processing packet received on port 42
[12:23:57.691] [bmv2] [D] [thread 16892] [9.0] [cxt 0] Parser 'parser': start
[12:23:57.691] [bmv2] [D] [thread 16892] [9.0] [cxt 0] Parser 'parser' entering state 'start'
[12:23:57.691] [bmv2] [D] [thread 16892] [9.0] [cxt 0] Extracting header 'ethernet'
[12:23:57.691] [bmv2] [D] [thread 16892] [9.0] [cxt 0] Parser state 'start': key is 86dd
[12:23:57.691] [bmv2] [T] [thread 16892] [9.0] [cxt 0] Bytes parsed: 14
[12:23:57.691] [bmv2] [D] [thread 16892] [9.0] [cxt 0] Parser 'parser': end
[12:23:57.691] [bmv2] [D] [thread 16892] [9.0] [cxt 0] Pipeline 'ingress': start
[12:23:57.691] [bmv2] [T] [thread 16892] [9.0] [cxt 0] Applying table 'tbl_resist171'
[12:23:57.691] [bmv2] [D] [thread 16892] [9.0] [cxt 0] Looking up key:

[12:23:57.691] [bmv2] [D] [thread 16892] [9.0] [cxt 0] Table 'tbl_resist171': miss
[12:23:57.691] [bmv2] [D] [thread 16892] [9.0] [cxt 0] Action entry is resist171 - 
[12:23:57.691] [bmv2] [T] [thread 16892] [9.0] [cxt 0] Action resist171
[12:23:57.691] [bmv2] [T] [thread 16892] [9.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:23:57.691] [bmv2] [T] [thread 16892] [9.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:23:57.691] [bmv2] [T] [thread 16892] [9.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:23:57.691] [bmv2] [T] [thread 16892] [9.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:23:57.691] [bmv2] [T] [thread 16892] [9.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:23:57.691] [bmv2] [T] [thread 16892] [9.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:23:57.691] [bmv2] [D] [thread 16892] [9.0] [cxt 0] Pipeline 'ingress': end
[12:23:57.691] [bmv2] [D] [thread 16892] [9.0] [cxt 0] Egress port is 0
[12:23:57.691] [bmv2] [D] [thread 16893] [9.0] [cxt 0] Pipeline 'egress': start
[12:23:57.691] [bmv2] [T] [thread 16893] [9.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:23:57.691] [bmv2] [T] [thread 16893] [9.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:23:57.691] [bmv2] [D] [thread 16893] [9.0] [cxt 0] Pipeline 'egress': end
[12:23:57.691] [bmv2] [D] [thread 16893] [9.0] [cxt 0] Deparser 'deparser': start
[12:23:57.691] [bmv2] [T] [thread 16893] [9.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:23:57.691] [bmv2] [D] [thread 16893] [9.0] [cxt 0] Deparsing header 'ethernet'
[12:23:57.691] [bmv2] [D] [thread 16893] [9.0] [cxt 0] Deparser 'deparser': end
[12:23:57.691] [bmv2] [D] [thread 16897] [9.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:23:57.940] [bmv2] [D] [thread 16892] [10.0] [cxt 0] Processing packet received on port 43
[12:23:57.940] [bmv2] [D] [thread 16892] [10.0] [cxt 0] Parser 'parser': start
[12:23:57.940] [bmv2] [D] [thread 16892] [10.0] [cxt 0] Parser 'parser' entering state 'start'
[12:23:57.940] [bmv2] [D] [thread 16892] [10.0] [cxt 0] Extracting header 'ethernet'
[12:23:57.940] [bmv2] [D] [thread 16892] [10.0] [cxt 0] Parser state 'start': key is 86dd
[12:23:57.940] [bmv2] [T] [thread 16892] [10.0] [cxt 0] Bytes parsed: 14
[12:23:57.940] [bmv2] [D] [thread 16892] [10.0] [cxt 0] Parser 'parser': end
[12:23:57.940] [bmv2] [D] [thread 16892] [10.0] [cxt 0] Pipeline 'ingress': start
[12:23:57.940] [bmv2] [T] [thread 16892] [10.0] [cxt 0] Applying table 'tbl_resist171'
[12:23:57.940] [bmv2] [D] [thread 16892] [10.0] [cxt 0] Looking up key:

[12:23:57.940] [bmv2] [D] [thread 16892] [10.0] [cxt 0] Table 'tbl_resist171': miss
[12:23:57.940] [bmv2] [D] [thread 16892] [10.0] [cxt 0] Action entry is resist171 - 
[12:23:57.940] [bmv2] [T] [thread 16892] [10.0] [cxt 0] Action resist171
[12:23:57.940] [bmv2] [T] [thread 16892] [10.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:23:57.940] [bmv2] [T] [thread 16892] [10.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:23:57.940] [bmv2] [T] [thread 16892] [10.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:23:57.940] [bmv2] [T] [thread 16892] [10.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:23:57.940] [bmv2] [T] [thread 16892] [10.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:23:57.940] [bmv2] [T] [thread 16892] [10.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:23:57.940] [bmv2] [D] [thread 16892] [10.0] [cxt 0] Pipeline 'ingress': end
[12:23:57.940] [bmv2] [D] [thread 16892] [10.0] [cxt 0] Egress port is 0
[12:23:57.941] [bmv2] [D] [thread 16893] [10.0] [cxt 0] Pipeline 'egress': start
[12:23:57.941] [bmv2] [T] [thread 16893] [10.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:23:57.941] [bmv2] [T] [thread 16893] [10.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:23:57.941] [bmv2] [D] [thread 16893] [10.0] [cxt 0] Pipeline 'egress': end
[12:23:57.941] [bmv2] [D] [thread 16893] [10.0] [cxt 0] Deparser 'deparser': start
[12:23:57.941] [bmv2] [T] [thread 16893] [10.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:23:57.941] [bmv2] [D] [thread 16893] [10.0] [cxt 0] Deparsing header 'ethernet'
[12:23:57.941] [bmv2] [D] [thread 16893] [10.0] [cxt 0] Deparser 'deparser': end
[12:23:57.941] [bmv2] [D] [thread 16897] [10.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:23:57.943] [bmv2] [D] [thread 16892] [11.0] [cxt 0] Processing packet received on port 44
[12:23:57.943] [bmv2] [D] [thread 16892] [11.0] [cxt 0] Parser 'parser': start
[12:23:57.943] [bmv2] [D] [thread 16892] [11.0] [cxt 0] Parser 'parser' entering state 'start'
[12:23:57.943] [bmv2] [D] [thread 16892] [11.0] [cxt 0] Extracting header 'ethernet'
[12:23:57.943] [bmv2] [D] [thread 16892] [11.0] [cxt 0] Parser state 'start': key is 86dd
[12:23:57.943] [bmv2] [T] [thread 16892] [11.0] [cxt 0] Bytes parsed: 14
[12:23:57.943] [bmv2] [D] [thread 16892] [11.0] [cxt 0] Parser 'parser': end
[12:23:57.943] [bmv2] [D] [thread 16892] [11.0] [cxt 0] Pipeline 'ingress': start
[12:23:57.943] [bmv2] [T] [thread 16892] [11.0] [cxt 0] Applying table 'tbl_resist171'
[12:23:57.943] [bmv2] [D] [thread 16892] [11.0] [cxt 0] Looking up key:

[12:23:57.943] [bmv2] [D] [thread 16892] [11.0] [cxt 0] Table 'tbl_resist171': miss
[12:23:57.943] [bmv2] [D] [thread 16892] [11.0] [cxt 0] Action entry is resist171 - 
[12:23:57.943] [bmv2] [T] [thread 16892] [11.0] [cxt 0] Action resist171
[12:23:57.943] [bmv2] [T] [thread 16892] [11.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:23:57.943] [bmv2] [T] [thread 16892] [11.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:23:57.943] [bmv2] [T] [thread 16892] [11.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:23:57.943] [bmv2] [T] [thread 16892] [11.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:23:57.943] [bmv2] [T] [thread 16892] [11.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:23:57.943] [bmv2] [T] [thread 16892] [11.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:23:57.943] [bmv2] [D] [thread 16892] [11.0] [cxt 0] Pipeline 'ingress': end
[12:23:57.943] [bmv2] [D] [thread 16892] [11.0] [cxt 0] Egress port is 0
[12:23:57.943] [bmv2] [D] [thread 16893] [11.0] [cxt 0] Pipeline 'egress': start
[12:23:57.943] [bmv2] [T] [thread 16893] [11.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:23:57.943] [bmv2] [T] [thread 16893] [11.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:23:57.943] [bmv2] [D] [thread 16893] [11.0] [cxt 0] Pipeline 'egress': end
[12:23:57.943] [bmv2] [D] [thread 16893] [11.0] [cxt 0] Deparser 'deparser': start
[12:23:57.943] [bmv2] [T] [thread 16893] [11.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:23:57.944] [bmv2] [D] [thread 16893] [11.0] [cxt 0] Deparsing header 'ethernet'
[12:23:57.944] [bmv2] [D] [thread 16893] [11.0] [cxt 0] Deparser 'deparser': end
[12:23:57.944] [bmv2] [D] [thread 16897] [11.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:23:58.280] [bmv2] [W] [thread 17019] [P4Runtime] p4::tmp::P4DeviceConfig is deprecated
[12:23:58.283] [bmv2] [D] [thread 17019] Set default default entry for table 'tbl_resist171': resist171 - 
[12:23:58.283] [bmv2] [D] [thread 17019] Set default default entry for table 'tbl_drop': MyIngress.drop - 
[12:23:58.283] [bmv2] [D] [thread 17019] Set default default entry for table 'tbl_resist175': resist175 - 
[12:23:58.283] [bmv2] [D] [thread 17019] Set default default entry for table 'tbl_drop_0': MyIngress.drop - 
[12:23:58.283] [bmv2] [D] [thread 17019] Set default default entry for table 'tbl_resist178': resist178 - 
[12:23:58.283] [bmv2] [D] [thread 17019] Set default default entry for table 'tbl_bounce_pkt': MyIngress.bounce_pkt - 
[12:23:58.283] [bmv2] [D] [thread 17019] Set default default entry for table 'tbl_resist186': resist186 - 
[12:23:58.283] [bmv2] [D] [thread 17019] Set default default entry for table 'tbl_bounce_pkt_0': MyIngress.bounce_pkt - 
[12:23:58.283] [bmv2] [D] [thread 17019] Set default default entry for table 'tbl_resist191': resist191 - 
[12:23:58.283] [bmv2] [D] [thread 17019] Set default default entry for table 'tbl_resist193': resist193 - 
[12:23:58.283] [bmv2] [D] [thread 17019] Set default default entry for table 'tbl_bounce_pkt_1': MyIngress.bounce_pkt - 
[12:23:58.283] [bmv2] [D] [thread 17019] Set default default entry for table 'tbl_resist199': resist199 - 
[12:23:58.283] [bmv2] [D] [thread 17019] Set default default entry for table 'tbl_resist201': resist201 - 
[12:23:58.283] [bmv2] [D] [thread 17019] Set default default entry for table 'tbl_multicast': MyIngress.multicast - 
[12:23:58.283] [bmv2] [D] [thread 17019] Set default default entry for table 'tbl_resist207': resist207 - 
[12:23:58.283] [bmv2] [D] [thread 17019] Set default default entry for table 'tbl_bounce_pkt_2': MyIngress.bounce_pkt - 
[12:23:58.283] [bmv2] [D] [thread 17019] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[12:23:58.283] [bmv2] [D] [thread 17019] Set default default entry for table 'tbl_resist218': resist218 - 
[12:23:58.283] [bmv2] [D] [thread 17019] Set default default entry for table 'tbl_drop_1': MyEgress.drop - 
[12:23:58.283] [bmv2] [D] [thread 17019] Set default default entry for table 'tbl_resist253': resist253 - 
[12:23:58.283] [bmv2] [D] [thread 17019] Set default default entry for table 'tbl_clone_packet': MyEgress.clone_packet - 
[12:23:58.285] [bmv2] [D] [thread 17019] simple_switch target has been notified of a config swap
[12:23:58.291] [bmv2] [D] [thread 17020] Set default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[12:23:58.292] [bmv2] [D] [thread 17019] Entry 0 added to table 'MyIngress.ipv4_lpm'
[12:23:58.292] [bmv2] [D] [thread 17019] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000101/32
Action entry: MyIngress.ipv4_forward - 80000000300,4,

[12:23:58.293] [bmv2] [D] [thread 17020] Entry 1 added to table 'MyIngress.ipv4_lpm'
[12:23:58.293] [bmv2] [D] [thread 17020] Dumping entry 1
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000202/32
Action entry: MyIngress.ipv4_forward - 80000000400,5,

[12:23:58.294] [bmv2] [D] [thread 17020] Entry 2 added to table 'MyIngress.ipv4_lpm'
[12:23:58.294] [bmv2] [D] [thread 17020] Dumping entry 2
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000303/32
Action entry: MyIngress.ipv4_forward - 80000000333,1,

[12:23:58.296] [bmv2] [D] [thread 17020] Entry 3 added to table 'MyIngress.ipv4_lpm'
[12:23:58.296] [bmv2] [D] [thread 17020] Dumping entry 3
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000404/32
Action entry: MyIngress.ipv4_forward - 80000000400,6,

[12:23:58.297] [bmv2] [D] [thread 17020] Entry 4 added to table 'MyIngress.ipv4_lpm'
[12:23:58.297] [bmv2] [D] [thread 17020] Dumping entry 4
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000505/32
Action entry: MyIngress.ipv4_forward - 80000000500,7,

[12:23:58.298] [bmv2] [D] [thread 17025] Entry 5 added to table 'MyIngress.ipv4_lpm'
[12:23:58.298] [bmv2] [D] [thread 17025] Dumping entry 5
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000606/32
Action entry: MyIngress.ipv4_forward - 80000000600,8,

[12:23:58.307] [bmv2] [D] [thread 17020] Entry 6 added to table 'MyIngress.ipv4_lpm'
[12:23:58.307] [bmv2] [D] [thread 17020] Dumping entry 6
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000707/32
Action entry: MyIngress.ipv4_forward - 80000000700,9,

[12:23:58.313] [bmv2] [D] [thread 17025] Entry 7 added to table 'MyIngress.ipv4_lpm'
[12:23:58.313] [bmv2] [D] [thread 17025] Dumping entry 7
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000808/32
Action entry: MyIngress.ipv4_forward - 80000000800,a,

[12:23:58.314] [bmv2] [D] [thread 17020] Entry 8 added to table 'MyIngress.ipv4_lpm'
[12:23:58.314] [bmv2] [D] [thread 17020] Dumping entry 8
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000909/32
Action entry: MyIngress.ipv4_forward - 80000000900,b,

[12:23:58.315] [bmv2] [D] [thread 17025] Entry 9 added to table 'MyIngress.ipv4_lpm'
[12:23:58.315] [bmv2] [D] [thread 17025] Dumping entry 9
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000a0a/32
Action entry: MyIngress.ipv4_forward - 80000001000,c,

[12:23:58.316] [bmv2] [D] [thread 17020] Entry 10 added to table 'MyIngress.ipv4_lpm'
[12:23:58.316] [bmv2] [D] [thread 17020] Dumping entry 10
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000b0b/32
Action entry: MyIngress.ipv4_forward - 80000001100,d,

[12:23:58.318] [bmv2] [D] [thread 17025] Entry 11 added to table 'MyIngress.ipv4_lpm'
[12:23:58.319] [bmv2] [D] [thread 17025] Dumping entry 11
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000c0c/32
Action entry: MyIngress.ipv4_forward - 80000001200,e,

[12:23:58.321] [bmv2] [D] [thread 17020] Entry 12 added to table 'MyIngress.ipv4_lpm'
[12:23:58.321] [bmv2] [D] [thread 17020] Dumping entry 12
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000d0d/32
Action entry: MyIngress.ipv4_forward - 80000001300,f,

[12:23:58.322] [bmv2] [D] [thread 17025] Entry 13 added to table 'MyIngress.ipv4_lpm'
[12:23:58.322] [bmv2] [D] [thread 17025] Dumping entry 13
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000e0e/32
Action entry: MyIngress.ipv4_forward - 80000001400,10,

[12:23:58.323] [bmv2] [D] [thread 17020] Entry 14 added to table 'MyIngress.ipv4_lpm'
[12:23:58.323] [bmv2] [D] [thread 17020] Dumping entry 14
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000f0f/32
Action entry: MyIngress.ipv4_forward - 80000001500,11,

[12:23:58.325] [bmv2] [D] [thread 17025] Entry 15 added to table 'MyIngress.ipv4_lpm'
[12:23:58.325] [bmv2] [D] [thread 17025] Dumping entry 15
Match key:
* hdr.ipv4.dstAddr    : LPM       0a001010/32
Action entry: MyIngress.ipv4_forward - 80000001600,12,

[12:23:58.326] [bmv2] [D] [thread 17020] Entry 16 added to table 'MyIngress.ipv4_lpm'
[12:23:58.326] [bmv2] [D] [thread 17020] Dumping entry 16
Match key:
* hdr.ipv4.dstAddr    : LPM       0a001111/32
Action entry: MyIngress.ipv4_forward - 80000001700,13,

[12:23:58.327] [bmv2] [D] [thread 17025] Entry 17 added to table 'MyIngress.ipv4_lpm'
[12:23:58.328] [bmv2] [D] [thread 17025] Dumping entry 17
Match key:
* hdr.ipv4.dstAddr    : LPM       0a001212/32
Action entry: MyIngress.ipv4_forward - 80000001800,14,

[12:23:58.329] [bmv2] [D] [thread 17020] Entry 18 added to table 'MyIngress.ipv4_lpm'
[12:23:58.329] [bmv2] [D] [thread 17020] Dumping entry 18
Match key:
* hdr.ipv4.dstAddr    : LPM       0a001313/32
Action entry: MyIngress.ipv4_forward - 80000001900,15,

[12:23:58.331] [bmv2] [D] [thread 17025] Entry 19 added to table 'MyIngress.ipv4_lpm'
[12:23:58.331] [bmv2] [D] [thread 17025] Dumping entry 19
Match key:
* hdr.ipv4.dstAddr    : LPM       0a001414/32
Action entry: MyIngress.ipv4_forward - 80000002000,16,

[12:23:58.332] [bmv2] [D] [thread 17020] Entry 20 added to table 'MyIngress.ipv4_lpm'
[12:23:58.332] [bmv2] [D] [thread 17020] Dumping entry 20
Match key:
* hdr.ipv4.dstAddr    : LPM       0a001515/32
Action entry: MyIngress.ipv4_forward - 80000002100,17,

[12:23:58.333] [bmv2] [D] [thread 17025] Entry 21 added to table 'MyIngress.ipv4_lpm'
[12:23:58.333] [bmv2] [D] [thread 17025] Dumping entry 21
Match key:
* hdr.ipv4.dstAddr    : LPM       0a001616/32
Action entry: MyIngress.ipv4_forward - 80000002200,18,

[12:23:58.334] [bmv2] [D] [thread 17020] Entry 22 added to table 'MyIngress.ipv4_lpm'
[12:23:58.334] [bmv2] [D] [thread 17020] Dumping entry 22
Match key:
* hdr.ipv4.dstAddr    : LPM       0a001717/32
Action entry: MyIngress.ipv4_forward - 80000002000,19,

[12:23:58.336] [bmv2] [D] [thread 17025] Entry 23 added to table 'MyIngress.ipv4_lpm'
[12:23:58.336] [bmv2] [D] [thread 17025] Dumping entry 23
Match key:
* hdr.ipv4.dstAddr    : LPM       0a001818/32
Action entry: MyIngress.ipv4_forward - 80000002400,1a,

[12:23:58.337] [bmv2] [D] [thread 17020] Entry 24 added to table 'MyIngress.ipv4_lpm'
[12:23:58.337] [bmv2] [D] [thread 17020] Dumping entry 24
Match key:
* hdr.ipv4.dstAddr    : LPM       0a001919/32
Action entry: MyIngress.ipv4_forward - 80000002500,1b,

[12:23:58.338] [bmv2] [D] [thread 17025] Entry 25 added to table 'MyIngress.ipv4_lpm'
[12:23:58.338] [bmv2] [D] [thread 17025] Dumping entry 25
Match key:
* hdr.ipv4.dstAddr    : LPM       0a001a1a/32
Action entry: MyIngress.ipv4_forward - 80000002600,1c,

[12:23:58.338] [bmv2] [D] [thread 17020] Entry 26 added to table 'MyIngress.ipv4_lpm'
[12:23:58.338] [bmv2] [D] [thread 17020] Dumping entry 26
Match key:
* hdr.ipv4.dstAddr    : LPM       0a001b1b/32
Action entry: MyIngress.ipv4_forward - 80000002700,1d,

[12:23:58.339] [bmv2] [D] [thread 17025] Entry 27 added to table 'MyIngress.ipv4_lpm'
[12:23:58.339] [bmv2] [D] [thread 17025] Dumping entry 27
Match key:
* hdr.ipv4.dstAddr    : LPM       0a001c1c/32
Action entry: MyIngress.ipv4_forward - 80000002800,1e,

[12:23:58.339] [bmv2] [D] [thread 17020] Entry 28 added to table 'MyIngress.ipv4_lpm'
[12:23:58.339] [bmv2] [D] [thread 17020] Dumping entry 28
Match key:
* hdr.ipv4.dstAddr    : LPM       0a001d1d/32
Action entry: MyIngress.ipv4_forward - 80000002900,1f,

[12:23:58.340] [bmv2] [D] [thread 17025] Entry 29 added to table 'MyIngress.ipv4_lpm'
[12:23:58.340] [bmv2] [D] [thread 17025] Dumping entry 29
Match key:
* hdr.ipv4.dstAddr    : LPM       0a001e1e/32
Action entry: MyIngress.ipv4_forward - 80000003000,20,

[12:23:58.341] [bmv2] [D] [thread 17020] Entry 30 added to table 'MyIngress.ipv4_lpm'
[12:23:58.341] [bmv2] [D] [thread 17020] Dumping entry 30
Match key:
* hdr.ipv4.dstAddr    : LPM       0a001f1f/32
Action entry: MyIngress.ipv4_forward - 80000003100,21,

[12:23:58.343] [bmv2] [D] [thread 17025] Entry 31 added to table 'MyIngress.ipv4_lpm'
[12:23:58.343] [bmv2] [D] [thread 17025] Dumping entry 31
Match key:
* hdr.ipv4.dstAddr    : LPM       0a002020/32
Action entry: MyIngress.ipv4_forward - 80000003200,22,

[12:23:58.344] [bmv2] [D] [thread 17020] Entry 32 added to table 'MyIngress.ipv4_lpm'
[12:23:58.344] [bmv2] [D] [thread 17020] Dumping entry 32
Match key:
* hdr.ipv4.dstAddr    : LPM       0a002121/32
Action entry: MyIngress.ipv4_forward - 80000003300,23,

[12:23:58.347] [bmv2] [D] [thread 17025] Entry 33 added to table 'MyIngress.ipv4_lpm'
[12:23:58.347] [bmv2] [D] [thread 17025] Dumping entry 33
Match key:
* hdr.ipv4.dstAddr    : LPM       0a002222/32
Action entry: MyIngress.ipv4_forward - 80000003400,24,

[12:23:58.349] [bmv2] [D] [thread 17020] Entry 34 added to table 'MyIngress.ipv4_lpm'
[12:23:58.349] [bmv2] [D] [thread 17020] Dumping entry 34
Match key:
* hdr.ipv4.dstAddr    : LPM       0a002323/32
Action entry: MyIngress.ipv4_forward - 80000003500,25,

[12:23:58.350] [bmv2] [D] [thread 17025] Entry 35 added to table 'MyIngress.ipv4_lpm'
[12:23:58.350] [bmv2] [D] [thread 17025] Dumping entry 35
Match key:
* hdr.ipv4.dstAddr    : LPM       0a002424/32
Action entry: MyIngress.ipv4_forward - 80000003600,26,

[12:23:58.352] [bmv2] [D] [thread 17020] Entry 36 added to table 'MyIngress.ipv4_lpm'
[12:23:58.352] [bmv2] [D] [thread 17020] Dumping entry 36
Match key:
* hdr.ipv4.dstAddr    : LPM       0a002525/32
Action entry: MyIngress.ipv4_forward - 80000003700,27,

[12:23:58.353] [bmv2] [D] [thread 17025] Entry 37 added to table 'MyIngress.ipv4_lpm'
[12:23:58.353] [bmv2] [D] [thread 17025] Dumping entry 37
Match key:
* hdr.ipv4.dstAddr    : LPM       0a002626/32
Action entry: MyIngress.ipv4_forward - 80000003800,28,

[12:23:58.354] [bmv2] [D] [thread 17020] Entry 38 added to table 'MyIngress.ipv4_lpm'
[12:23:58.354] [bmv2] [D] [thread 17020] Dumping entry 38
Match key:
* hdr.ipv4.dstAddr    : LPM       0a002727/32
Action entry: MyIngress.ipv4_forward - 80000003900,29,

[12:23:58.355] [bmv2] [D] [thread 17025] Entry 39 added to table 'MyIngress.ipv4_lpm'
[12:23:58.355] [bmv2] [D] [thread 17025] Dumping entry 39
Match key:
* hdr.ipv4.dstAddr    : LPM       0a002828/32
Action entry: MyIngress.ipv4_forward - 80000004000,2a,

[12:23:58.356] [bmv2] [D] [thread 17020] Entry 40 added to table 'MyIngress.ipv4_lpm'
[12:23:58.356] [bmv2] [D] [thread 17020] Dumping entry 40
Match key:
* hdr.ipv4.dstAddr    : LPM       0a002929/32
Action entry: MyIngress.ipv4_forward - 80000004100,2b,

[12:23:58.357] [bmv2] [D] [thread 17025] Entry 41 added to table 'MyIngress.ipv4_lpm'
[12:23:58.357] [bmv2] [D] [thread 17025] Dumping entry 41
Match key:
* hdr.ipv4.dstAddr    : LPM       0a002a2a/32
Action entry: MyIngress.ipv4_forward - 80000004200,2c,

[12:23:58.358] [bmv2] [D] [thread 17020] Entry 42 added to table 'MyIngress.ipv4_lpm'
[12:23:58.358] [bmv2] [D] [thread 17020] Dumping entry 42
Match key:
* hdr.ipv4.dstAddr    : LPM       0a002b2b/32
Action entry: MyIngress.ipv4_forward - 80000004300,2d,

[12:23:58.359] [bmv2] [D] [thread 17025] Entry 43 added to table 'MyIngress.ipv4_lpm'
[12:23:58.359] [bmv2] [D] [thread 17025] Dumping entry 43
Match key:
* hdr.ipv4.dstAddr    : LPM       0a002c2c/32
Action entry: MyIngress.ipv4_forward - 80000004400,2e,

[12:23:58.360] [bmv2] [D] [thread 17020] Entry 44 added to table 'MyIngress.ipv4_lpm'
[12:23:58.360] [bmv2] [D] [thread 17020] Dumping entry 44
Match key:
* hdr.ipv4.dstAddr    : LPM       0a002d2d/32
Action entry: MyIngress.ipv4_forward - 80000004500,2f,

[12:23:58.362] [bmv2] [D] [thread 17025] Entry 45 added to table 'MyIngress.ipv4_lpm'
[12:23:58.362] [bmv2] [D] [thread 17025] Dumping entry 45
Match key:
* hdr.ipv4.dstAddr    : LPM       0a002e2e/32
Action entry: MyIngress.ipv4_forward - 80000004600,30,

[12:23:58.364] [bmv2] [D] [thread 17020] Entry 46 added to table 'MyIngress.ipv4_lpm'
[12:23:58.364] [bmv2] [D] [thread 17020] Dumping entry 46
Match key:
* hdr.ipv4.dstAddr    : LPM       0a002f2f/32
Action entry: MyIngress.ipv4_forward - 80000004700,31,

[12:23:58.365] [bmv2] [D] [thread 17025] Entry 47 added to table 'MyIngress.ipv4_lpm'
[12:23:58.365] [bmv2] [D] [thread 17025] Dumping entry 47
Match key:
* hdr.ipv4.dstAddr    : LPM       0a003030/32
Action entry: MyIngress.ipv4_forward - 80000004800,32,

[12:23:58.367] [bmv2] [D] [thread 17020] Entry 48 added to table 'MyIngress.ipv4_lpm'
[12:23:58.367] [bmv2] [D] [thread 17020] Dumping entry 48
Match key:
* hdr.ipv4.dstAddr    : LPM       0a003131/32
Action entry: MyIngress.ipv4_forward - 80000004900,33,

[12:23:58.368] [bmv2] [D] [thread 17025] mgrp node created for mgid 1
[12:23:58.368] [bmv2] [D] [thread 17025] node created for rid 1
[12:23:58.368] [bmv2] [D] [thread 17025] node associated with mgid 1
[12:23:58.452] [bmv2] [D] [thread 16892] [12.0] [cxt 0] Processing packet received on port 41
[12:23:58.452] [bmv2] [D] [thread 16892] [12.0] [cxt 0] Parser 'parser': start
[12:23:58.452] [bmv2] [D] [thread 16892] [12.0] [cxt 0] Parser 'parser' entering state 'start'
[12:23:58.452] [bmv2] [D] [thread 16892] [12.0] [cxt 0] Extracting header 'ethernet'
[12:23:58.452] [bmv2] [D] [thread 16892] [12.0] [cxt 0] Parser state 'start': key is 86dd
[12:23:58.452] [bmv2] [T] [thread 16892] [12.0] [cxt 0] Bytes parsed: 14
[12:23:58.452] [bmv2] [D] [thread 16892] [12.0] [cxt 0] Parser 'parser': end
[12:23:58.452] [bmv2] [D] [thread 16892] [12.0] [cxt 0] Pipeline 'ingress': start
[12:23:58.452] [bmv2] [T] [thread 16892] [12.0] [cxt 0] Applying table 'tbl_resist171'
[12:23:58.452] [bmv2] [D] [thread 16892] [12.0] [cxt 0] Looking up key:

[12:23:58.452] [bmv2] [D] [thread 16892] [12.0] [cxt 0] Table 'tbl_resist171': miss
[12:23:58.452] [bmv2] [D] [thread 16892] [12.0] [cxt 0] Action entry is resist171 - 
[12:23:58.452] [bmv2] [T] [thread 16892] [12.0] [cxt 0] Action resist171
[12:23:58.452] [bmv2] [T] [thread 16892] [12.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:23:58.452] [bmv2] [T] [thread 16892] [12.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:23:58.452] [bmv2] [T] [thread 16892] [12.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:23:58.452] [bmv2] [T] [thread 16892] [12.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:23:58.452] [bmv2] [T] [thread 16892] [12.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:23:58.452] [bmv2] [T] [thread 16892] [12.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:23:58.452] [bmv2] [D] [thread 16892] [12.0] [cxt 0] Pipeline 'ingress': end
[12:23:58.452] [bmv2] [D] [thread 16892] [12.0] [cxt 0] Egress port is 0
[12:23:58.453] [bmv2] [D] [thread 16893] [12.0] [cxt 0] Pipeline 'egress': start
[12:23:58.453] [bmv2] [T] [thread 16893] [12.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:23:58.453] [bmv2] [T] [thread 16893] [12.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:23:58.453] [bmv2] [D] [thread 16893] [12.0] [cxt 0] Pipeline 'egress': end
[12:23:58.453] [bmv2] [D] [thread 16893] [12.0] [cxt 0] Deparser 'deparser': start
[12:23:58.453] [bmv2] [T] [thread 16893] [12.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:23:58.453] [bmv2] [D] [thread 16893] [12.0] [cxt 0] Deparsing header 'ethernet'
[12:23:58.453] [bmv2] [D] [thread 16893] [12.0] [cxt 0] Deparser 'deparser': end
[12:23:58.453] [bmv2] [D] [thread 16897] [12.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:23:58.708] [bmv2] [D] [thread 16892] [13.0] [cxt 0] Processing packet received on port 3
[12:23:58.708] [bmv2] [D] [thread 16892] [13.0] [cxt 0] Parser 'parser': start
[12:23:58.708] [bmv2] [D] [thread 16892] [13.0] [cxt 0] Parser 'parser' entering state 'start'
[12:23:58.708] [bmv2] [D] [thread 16892] [13.0] [cxt 0] Extracting header 'ethernet'
[12:23:58.708] [bmv2] [D] [thread 16892] [13.0] [cxt 0] Parser state 'start': key is 86dd
[12:23:58.708] [bmv2] [T] [thread 16892] [13.0] [cxt 0] Bytes parsed: 14
[12:23:58.708] [bmv2] [D] [thread 16892] [13.0] [cxt 0] Parser 'parser': end
[12:23:58.708] [bmv2] [D] [thread 16892] [13.0] [cxt 0] Pipeline 'ingress': start
[12:23:58.708] [bmv2] [T] [thread 16892] [13.0] [cxt 0] Applying table 'tbl_resist171'
[12:23:58.708] [bmv2] [D] [thread 16892] [13.0] [cxt 0] Looking up key:

[12:23:58.708] [bmv2] [D] [thread 16892] [13.0] [cxt 0] Table 'tbl_resist171': miss
[12:23:58.708] [bmv2] [D] [thread 16892] [13.0] [cxt 0] Action entry is resist171 - 
[12:23:58.708] [bmv2] [T] [thread 16892] [13.0] [cxt 0] Action resist171
[12:23:58.708] [bmv2] [T] [thread 16892] [13.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:23:58.708] [bmv2] [T] [thread 16892] [13.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:23:58.708] [bmv2] [T] [thread 16892] [13.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:23:58.708] [bmv2] [T] [thread 16892] [13.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:23:58.708] [bmv2] [T] [thread 16892] [13.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:23:58.708] [bmv2] [T] [thread 16892] [13.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:23:58.708] [bmv2] [D] [thread 16892] [13.0] [cxt 0] Pipeline 'ingress': end
[12:23:58.708] [bmv2] [D] [thread 16892] [13.0] [cxt 0] Egress port is 0
[12:23:58.708] [bmv2] [D] [thread 16892] [14.0] [cxt 0] Processing packet received on port 45
[12:23:58.708] [bmv2] [D] [thread 16892] [14.0] [cxt 0] Parser 'parser': start
[12:23:58.708] [bmv2] [D] [thread 16892] [14.0] [cxt 0] Parser 'parser' entering state 'start'
[12:23:58.708] [bmv2] [D] [thread 16892] [14.0] [cxt 0] Extracting header 'ethernet'
[12:23:58.708] [bmv2] [D] [thread 16892] [14.0] [cxt 0] Parser state 'start': key is 86dd
[12:23:58.708] [bmv2] [T] [thread 16892] [14.0] [cxt 0] Bytes parsed: 14
[12:23:58.708] [bmv2] [D] [thread 16892] [14.0] [cxt 0] Parser 'parser': end
[12:23:58.708] [bmv2] [D] [thread 16892] [14.0] [cxt 0] Pipeline 'ingress': start
[12:23:58.708] [bmv2] [T] [thread 16892] [14.0] [cxt 0] Applying table 'tbl_resist171'
[12:23:58.708] [bmv2] [D] [thread 16892] [14.0] [cxt 0] Looking up key:

[12:23:58.708] [bmv2] [D] [thread 16892] [14.0] [cxt 0] Table 'tbl_resist171': miss
[12:23:58.708] [bmv2] [D] [thread 16892] [14.0] [cxt 0] Action entry is resist171 - 
[12:23:58.708] [bmv2] [T] [thread 16892] [14.0] [cxt 0] Action resist171
[12:23:58.708] [bmv2] [T] [thread 16892] [14.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:23:58.708] [bmv2] [T] [thread 16892] [14.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:23:58.708] [bmv2] [T] [thread 16892] [14.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:23:58.708] [bmv2] [T] [thread 16892] [14.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:23:58.708] [bmv2] [T] [thread 16892] [14.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:23:58.708] [bmv2] [T] [thread 16892] [14.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:23:58.708] [bmv2] [D] [thread 16892] [14.0] [cxt 0] Pipeline 'ingress': end
[12:23:58.708] [bmv2] [D] [thread 16892] [14.0] [cxt 0] Egress port is 0
[12:23:58.708] [bmv2] [D] [thread 16892] [15.0] [cxt 0] Processing packet received on port 47
[12:23:58.708] [bmv2] [D] [thread 16892] [15.0] [cxt 0] Parser 'parser': start
[12:23:58.708] [bmv2] [D] [thread 16892] [15.0] [cxt 0] Parser 'parser' entering state 'start'
[12:23:58.708] [bmv2] [D] [thread 16892] [15.0] [cxt 0] Extracting header 'ethernet'
[12:23:58.709] [bmv2] [D] [thread 16892] [15.0] [cxt 0] Parser state 'start': key is 86dd
[12:23:58.709] [bmv2] [T] [thread 16892] [15.0] [cxt 0] Bytes parsed: 14
[12:23:58.709] [bmv2] [D] [thread 16892] [15.0] [cxt 0] Parser 'parser': end
[12:23:58.709] [bmv2] [D] [thread 16892] [15.0] [cxt 0] Pipeline 'ingress': start
[12:23:58.709] [bmv2] [T] [thread 16892] [15.0] [cxt 0] Applying table 'tbl_resist171'
[12:23:58.709] [bmv2] [D] [thread 16892] [15.0] [cxt 0] Looking up key:

[12:23:58.709] [bmv2] [D] [thread 16892] [15.0] [cxt 0] Table 'tbl_resist171': miss
[12:23:58.709] [bmv2] [D] [thread 16892] [15.0] [cxt 0] Action entry is resist171 - 
[12:23:58.709] [bmv2] [T] [thread 16892] [15.0] [cxt 0] Action resist171
[12:23:58.709] [bmv2] [T] [thread 16892] [15.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:23:58.709] [bmv2] [T] [thread 16892] [15.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:23:58.709] [bmv2] [T] [thread 16892] [15.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:23:58.709] [bmv2] [T] [thread 16892] [15.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:23:58.709] [bmv2] [T] [thread 16892] [15.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:23:58.709] [bmv2] [T] [thread 16892] [15.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:23:58.709] [bmv2] [D] [thread 16892] [15.0] [cxt 0] Pipeline 'ingress': end
[12:23:58.709] [bmv2] [D] [thread 16892] [15.0] [cxt 0] Egress port is 0
[12:23:58.709] [bmv2] [D] [thread 16893] [13.0] [cxt 0] Pipeline 'egress': start
[12:23:58.709] [bmv2] [T] [thread 16893] [13.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:23:58.709] [bmv2] [T] [thread 16893] [13.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:23:58.709] [bmv2] [D] [thread 16893] [13.0] [cxt 0] Pipeline 'egress': end
[12:23:58.709] [bmv2] [D] [thread 16893] [13.0] [cxt 0] Deparser 'deparser': start
[12:23:58.709] [bmv2] [T] [thread 16893] [13.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:23:58.709] [bmv2] [D] [thread 16893] [13.0] [cxt 0] Deparsing header 'ethernet'
[12:23:58.709] [bmv2] [D] [thread 16893] [13.0] [cxt 0] Deparser 'deparser': end
[12:23:58.709] [bmv2] [D] [thread 16893] [14.0] [cxt 0] Pipeline 'egress': start
[12:23:58.709] [bmv2] [T] [thread 16893] [14.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:23:58.709] [bmv2] [T] [thread 16893] [14.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:23:58.709] [bmv2] [D] [thread 16893] [14.0] [cxt 0] Pipeline 'egress': end
[12:23:58.709] [bmv2] [D] [thread 16893] [14.0] [cxt 0] Deparser 'deparser': start
[12:23:58.709] [bmv2] [T] [thread 16893] [14.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:23:58.709] [bmv2] [D] [thread 16893] [14.0] [cxt 0] Deparsing header 'ethernet'
[12:23:58.709] [bmv2] [D] [thread 16893] [14.0] [cxt 0] Deparser 'deparser': end
[12:23:58.709] [bmv2] [D] [thread 16893] [15.0] [cxt 0] Pipeline 'egress': start
[12:23:58.709] [bmv2] [T] [thread 16893] [15.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:23:58.709] [bmv2] [T] [thread 16893] [15.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:23:58.709] [bmv2] [D] [thread 16893] [15.0] [cxt 0] Pipeline 'egress': end
[12:23:58.709] [bmv2] [D] [thread 16893] [15.0] [cxt 0] Deparser 'deparser': start
[12:23:58.709] [bmv2] [T] [thread 16893] [15.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:23:58.709] [bmv2] [D] [thread 16893] [15.0] [cxt 0] Deparsing header 'ethernet'
[12:23:58.709] [bmv2] [D] [thread 16893] [15.0] [cxt 0] Deparser 'deparser': end
[12:23:58.709] [bmv2] [D] [thread 16897] [13.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:23:58.709] [bmv2] [D] [thread 16897] [14.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:23:58.709] [bmv2] [D] [thread 16897] [15.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:23:58.963] [bmv2] [D] [thread 16892] [16.0] [cxt 0] Processing packet received on port 50
[12:23:58.963] [bmv2] [D] [thread 16892] [16.0] [cxt 0] Parser 'parser': start
[12:23:58.963] [bmv2] [D] [thread 16892] [16.0] [cxt 0] Parser 'parser' entering state 'start'
[12:23:58.963] [bmv2] [D] [thread 16892] [16.0] [cxt 0] Extracting header 'ethernet'
[12:23:58.963] [bmv2] [D] [thread 16892] [16.0] [cxt 0] Parser state 'start': key is 86dd
[12:23:58.963] [bmv2] [T] [thread 16892] [16.0] [cxt 0] Bytes parsed: 14
[12:23:58.963] [bmv2] [D] [thread 16892] [16.0] [cxt 0] Parser 'parser': end
[12:23:58.963] [bmv2] [D] [thread 16892] [16.0] [cxt 0] Pipeline 'ingress': start
[12:23:58.963] [bmv2] [T] [thread 16892] [16.0] [cxt 0] Applying table 'tbl_resist171'
[12:23:58.963] [bmv2] [D] [thread 16892] [16.0] [cxt 0] Looking up key:

[12:23:58.963] [bmv2] [D] [thread 16892] [16.0] [cxt 0] Table 'tbl_resist171': miss
[12:23:58.963] [bmv2] [D] [thread 16892] [16.0] [cxt 0] Action entry is resist171 - 
[12:23:58.963] [bmv2] [T] [thread 16892] [16.0] [cxt 0] Action resist171
[12:23:58.963] [bmv2] [T] [thread 16892] [16.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:23:58.963] [bmv2] [T] [thread 16892] [16.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:23:58.963] [bmv2] [T] [thread 16892] [16.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:23:58.963] [bmv2] [T] [thread 16892] [16.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:23:58.963] [bmv2] [T] [thread 16892] [16.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:23:58.963] [bmv2] [T] [thread 16892] [16.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:23:58.963] [bmv2] [D] [thread 16892] [16.0] [cxt 0] Pipeline 'ingress': end
[12:23:58.963] [bmv2] [D] [thread 16892] [16.0] [cxt 0] Egress port is 0
[12:23:58.963] [bmv2] [D] [thread 16893] [16.0] [cxt 0] Pipeline 'egress': start
[12:23:58.964] [bmv2] [T] [thread 16893] [16.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:23:58.964] [bmv2] [T] [thread 16893] [16.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:23:58.964] [bmv2] [D] [thread 16893] [16.0] [cxt 0] Pipeline 'egress': end
[12:23:58.964] [bmv2] [D] [thread 16893] [16.0] [cxt 0] Deparser 'deparser': start
[12:23:58.964] [bmv2] [T] [thread 16893] [16.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:23:58.964] [bmv2] [D] [thread 16893] [16.0] [cxt 0] Deparsing header 'ethernet'
[12:23:58.964] [bmv2] [D] [thread 16893] [16.0] [cxt 0] Deparser 'deparser': end
[12:23:58.964] [bmv2] [D] [thread 16897] [16.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:23:59.235] [bmv2] [D] [thread 16892] [17.0] [cxt 0] Processing packet received on port 46
[12:23:59.235] [bmv2] [D] [thread 16892] [17.0] [cxt 0] Parser 'parser': start
[12:23:59.235] [bmv2] [D] [thread 16892] [17.0] [cxt 0] Parser 'parser' entering state 'start'
[12:23:59.235] [bmv2] [D] [thread 16892] [17.0] [cxt 0] Extracting header 'ethernet'
[12:23:59.235] [bmv2] [D] [thread 16892] [17.0] [cxt 0] Parser state 'start': key is 86dd
[12:23:59.235] [bmv2] [T] [thread 16892] [17.0] [cxt 0] Bytes parsed: 14
[12:23:59.235] [bmv2] [D] [thread 16892] [17.0] [cxt 0] Parser 'parser': end
[12:23:59.235] [bmv2] [D] [thread 16892] [17.0] [cxt 0] Pipeline 'ingress': start
[12:23:59.235] [bmv2] [T] [thread 16892] [17.0] [cxt 0] Applying table 'tbl_resist171'
[12:23:59.235] [bmv2] [D] [thread 16892] [17.0] [cxt 0] Looking up key:

[12:23:59.235] [bmv2] [D] [thread 16892] [17.0] [cxt 0] Table 'tbl_resist171': miss
[12:23:59.235] [bmv2] [D] [thread 16892] [17.0] [cxt 0] Action entry is resist171 - 
[12:23:59.235] [bmv2] [T] [thread 16892] [17.0] [cxt 0] Action resist171
[12:23:59.235] [bmv2] [T] [thread 16892] [17.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:23:59.235] [bmv2] [T] [thread 16892] [17.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:23:59.235] [bmv2] [T] [thread 16892] [17.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:23:59.235] [bmv2] [T] [thread 16892] [17.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:23:59.235] [bmv2] [T] [thread 16892] [17.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:23:59.235] [bmv2] [T] [thread 16892] [17.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:23:59.235] [bmv2] [D] [thread 16892] [17.0] [cxt 0] Pipeline 'ingress': end
[12:23:59.235] [bmv2] [D] [thread 16892] [17.0] [cxt 0] Egress port is 0
[12:23:59.237] [bmv2] [D] [thread 16893] [17.0] [cxt 0] Pipeline 'egress': start
[12:23:59.237] [bmv2] [T] [thread 16893] [17.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:23:59.237] [bmv2] [T] [thread 16893] [17.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:23:59.237] [bmv2] [D] [thread 16893] [17.0] [cxt 0] Pipeline 'egress': end
[12:23:59.237] [bmv2] [D] [thread 16893] [17.0] [cxt 0] Deparser 'deparser': start
[12:23:59.237] [bmv2] [T] [thread 16893] [17.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:23:59.237] [bmv2] [D] [thread 16893] [17.0] [cxt 0] Deparsing header 'ethernet'
[12:23:59.237] [bmv2] [D] [thread 16893] [17.0] [cxt 0] Deparser 'deparser': end
[12:23:59.237] [bmv2] [D] [thread 16897] [17.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:23:59.740] [bmv2] [D] [thread 16892] [18.0] [cxt 0] Processing packet received on port 49
[12:23:59.740] [bmv2] [D] [thread 16892] [18.0] [cxt 0] Parser 'parser': start
[12:23:59.740] [bmv2] [D] [thread 16892] [18.0] [cxt 0] Parser 'parser' entering state 'start'
[12:23:59.740] [bmv2] [D] [thread 16892] [18.0] [cxt 0] Extracting header 'ethernet'
[12:23:59.740] [bmv2] [D] [thread 16892] [18.0] [cxt 0] Parser state 'start': key is 86dd
[12:23:59.740] [bmv2] [T] [thread 16892] [18.0] [cxt 0] Bytes parsed: 14
[12:23:59.740] [bmv2] [D] [thread 16892] [18.0] [cxt 0] Parser 'parser': end
[12:23:59.740] [bmv2] [D] [thread 16892] [18.0] [cxt 0] Pipeline 'ingress': start
[12:23:59.740] [bmv2] [T] [thread 16892] [18.0] [cxt 0] Applying table 'tbl_resist171'
[12:23:59.740] [bmv2] [D] [thread 16892] [18.0] [cxt 0] Looking up key:

[12:23:59.740] [bmv2] [D] [thread 16892] [18.0] [cxt 0] Table 'tbl_resist171': miss
[12:23:59.740] [bmv2] [D] [thread 16892] [18.0] [cxt 0] Action entry is resist171 - 
[12:23:59.740] [bmv2] [T] [thread 16892] [18.0] [cxt 0] Action resist171
[12:23:59.740] [bmv2] [T] [thread 16892] [18.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:23:59.740] [bmv2] [T] [thread 16892] [18.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:23:59.740] [bmv2] [T] [thread 16892] [18.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:23:59.740] [bmv2] [T] [thread 16892] [18.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:23:59.740] [bmv2] [T] [thread 16892] [18.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:23:59.740] [bmv2] [T] [thread 16892] [18.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:23:59.740] [bmv2] [D] [thread 16892] [18.0] [cxt 0] Pipeline 'ingress': end
[12:23:59.740] [bmv2] [D] [thread 16892] [18.0] [cxt 0] Egress port is 0
[12:23:59.741] [bmv2] [D] [thread 16893] [18.0] [cxt 0] Pipeline 'egress': start
[12:23:59.741] [bmv2] [T] [thread 16893] [18.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:23:59.741] [bmv2] [T] [thread 16893] [18.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:23:59.741] [bmv2] [D] [thread 16893] [18.0] [cxt 0] Pipeline 'egress': end
[12:23:59.741] [bmv2] [D] [thread 16893] [18.0] [cxt 0] Deparser 'deparser': start
[12:23:59.741] [bmv2] [T] [thread 16893] [18.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:23:59.741] [bmv2] [D] [thread 16893] [18.0] [cxt 0] Deparsing header 'ethernet'
[12:23:59.741] [bmv2] [D] [thread 16893] [18.0] [cxt 0] Deparser 'deparser': end
[12:23:59.741] [bmv2] [D] [thread 16897] [18.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:00.002] [bmv2] [D] [thread 16892] [19.0] [cxt 0] Processing packet received on port 48
[12:24:00.002] [bmv2] [D] [thread 16892] [19.0] [cxt 0] Parser 'parser': start
[12:24:00.002] [bmv2] [D] [thread 16892] [19.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:00.002] [bmv2] [D] [thread 16892] [19.0] [cxt 0] Extracting header 'ethernet'
[12:24:00.002] [bmv2] [D] [thread 16892] [19.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:00.002] [bmv2] [T] [thread 16892] [19.0] [cxt 0] Bytes parsed: 14
[12:24:00.002] [bmv2] [D] [thread 16892] [19.0] [cxt 0] Parser 'parser': end
[12:24:00.002] [bmv2] [D] [thread 16892] [19.0] [cxt 0] Pipeline 'ingress': start
[12:24:00.002] [bmv2] [T] [thread 16892] [19.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:00.002] [bmv2] [D] [thread 16892] [19.0] [cxt 0] Looking up key:

[12:24:00.002] [bmv2] [D] [thread 16892] [19.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:00.002] [bmv2] [D] [thread 16892] [19.0] [cxt 0] Action entry is resist171 - 
[12:24:00.002] [bmv2] [T] [thread 16892] [19.0] [cxt 0] Action resist171
[12:24:00.002] [bmv2] [T] [thread 16892] [19.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:00.002] [bmv2] [T] [thread 16892] [19.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:00.002] [bmv2] [T] [thread 16892] [19.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:00.002] [bmv2] [T] [thread 16892] [19.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:00.002] [bmv2] [T] [thread 16892] [19.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:00.002] [bmv2] [T] [thread 16892] [19.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:00.002] [bmv2] [D] [thread 16892] [19.0] [cxt 0] Pipeline 'ingress': end
[12:24:00.002] [bmv2] [D] [thread 16892] [19.0] [cxt 0] Egress port is 0
[12:24:00.002] [bmv2] [D] [thread 16893] [19.0] [cxt 0] Pipeline 'egress': start
[12:24:00.002] [bmv2] [T] [thread 16893] [19.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:00.002] [bmv2] [T] [thread 16893] [19.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:00.002] [bmv2] [D] [thread 16893] [19.0] [cxt 0] Pipeline 'egress': end
[12:24:00.002] [bmv2] [D] [thread 16893] [19.0] [cxt 0] Deparser 'deparser': start
[12:24:00.002] [bmv2] [T] [thread 16893] [19.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:00.002] [bmv2] [D] [thread 16893] [19.0] [cxt 0] Deparsing header 'ethernet'
[12:24:00.002] [bmv2] [D] [thread 16893] [19.0] [cxt 0] Deparser 'deparser': end
[12:24:00.003] [bmv2] [D] [thread 16897] [19.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:00.009] [bmv2] [D] [thread 16892] [20.0] [cxt 0] Processing packet received on port 3
[12:24:00.009] [bmv2] [D] [thread 16892] [20.0] [cxt 0] Parser 'parser': start
[12:24:00.009] [bmv2] [D] [thread 16892] [20.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:00.009] [bmv2] [D] [thread 16892] [20.0] [cxt 0] Extracting header 'ethernet'
[12:24:00.009] [bmv2] [D] [thread 16892] [20.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:00.009] [bmv2] [T] [thread 16892] [20.0] [cxt 0] Bytes parsed: 14
[12:24:00.009] [bmv2] [D] [thread 16892] [20.0] [cxt 0] Parser 'parser': end
[12:24:00.009] [bmv2] [D] [thread 16892] [20.0] [cxt 0] Pipeline 'ingress': start
[12:24:00.009] [bmv2] [T] [thread 16892] [20.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:00.009] [bmv2] [D] [thread 16892] [20.0] [cxt 0] Looking up key:

[12:24:00.010] [bmv2] [D] [thread 16892] [20.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:00.010] [bmv2] [D] [thread 16892] [20.0] [cxt 0] Action entry is resist171 - 
[12:24:00.010] [bmv2] [T] [thread 16892] [20.0] [cxt 0] Action resist171
[12:24:00.010] [bmv2] [T] [thread 16892] [20.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:00.010] [bmv2] [T] [thread 16892] [20.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:00.010] [bmv2] [T] [thread 16892] [20.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:00.010] [bmv2] [T] [thread 16892] [20.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:00.010] [bmv2] [T] [thread 16892] [20.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:00.010] [bmv2] [T] [thread 16892] [20.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:00.010] [bmv2] [D] [thread 16892] [20.0] [cxt 0] Pipeline 'ingress': end
[12:24:00.010] [bmv2] [D] [thread 16892] [20.0] [cxt 0] Egress port is 0
[12:24:00.010] [bmv2] [D] [thread 16892] [21.0] [cxt 0] Processing packet received on port 51
[12:24:00.010] [bmv2] [D] [thread 16892] [21.0] [cxt 0] Parser 'parser': start
[12:24:00.010] [bmv2] [D] [thread 16892] [21.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:00.010] [bmv2] [D] [thread 16892] [21.0] [cxt 0] Extracting header 'ethernet'
[12:24:00.010] [bmv2] [D] [thread 16892] [21.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:00.010] [bmv2] [T] [thread 16892] [21.0] [cxt 0] Bytes parsed: 14
[12:24:00.010] [bmv2] [D] [thread 16892] [21.0] [cxt 0] Parser 'parser': end
[12:24:00.010] [bmv2] [D] [thread 16892] [21.0] [cxt 0] Pipeline 'ingress': start
[12:24:00.010] [bmv2] [T] [thread 16892] [21.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:00.010] [bmv2] [D] [thread 16892] [21.0] [cxt 0] Looking up key:

[12:24:00.010] [bmv2] [D] [thread 16892] [21.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:00.010] [bmv2] [D] [thread 16892] [21.0] [cxt 0] Action entry is resist171 - 
[12:24:00.010] [bmv2] [T] [thread 16892] [21.0] [cxt 0] Action resist171
[12:24:00.010] [bmv2] [T] [thread 16892] [21.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:00.010] [bmv2] [T] [thread 16892] [21.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:00.010] [bmv2] [T] [thread 16892] [21.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:00.010] [bmv2] [T] [thread 16892] [21.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:00.010] [bmv2] [T] [thread 16892] [21.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:00.010] [bmv2] [T] [thread 16892] [21.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:00.010] [bmv2] [D] [thread 16892] [21.0] [cxt 0] Pipeline 'ingress': end
[12:24:00.010] [bmv2] [D] [thread 16892] [21.0] [cxt 0] Egress port is 0
[12:24:00.010] [bmv2] [D] [thread 16893] [20.0] [cxt 0] Pipeline 'egress': start
[12:24:00.010] [bmv2] [T] [thread 16893] [20.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:00.010] [bmv2] [T] [thread 16893] [20.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:00.010] [bmv2] [D] [thread 16893] [20.0] [cxt 0] Pipeline 'egress': end
[12:24:00.010] [bmv2] [D] [thread 16893] [20.0] [cxt 0] Deparser 'deparser': start
[12:24:00.010] [bmv2] [T] [thread 16893] [20.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:00.010] [bmv2] [D] [thread 16893] [20.0] [cxt 0] Deparsing header 'ethernet'
[12:24:00.010] [bmv2] [D] [thread 16893] [20.0] [cxt 0] Deparser 'deparser': end
[12:24:00.010] [bmv2] [D] [thread 16893] [21.0] [cxt 0] Pipeline 'egress': start
[12:24:00.010] [bmv2] [T] [thread 16893] [21.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:00.010] [bmv2] [T] [thread 16893] [21.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:00.010] [bmv2] [D] [thread 16893] [21.0] [cxt 0] Pipeline 'egress': end
[12:24:00.010] [bmv2] [D] [thread 16893] [21.0] [cxt 0] Deparser 'deparser': start
[12:24:00.010] [bmv2] [T] [thread 16893] [21.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:00.010] [bmv2] [D] [thread 16893] [21.0] [cxt 0] Deparsing header 'ethernet'
[12:24:00.010] [bmv2] [D] [thread 16893] [21.0] [cxt 0] Deparser 'deparser': end
[12:24:00.010] [bmv2] [D] [thread 16897] [20.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:00.010] [bmv2] [D] [thread 16897] [21.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:04.856] [bmv2] [D] [thread 16892] [22.0] [cxt 0] Processing packet received on port 16
[12:24:04.856] [bmv2] [D] [thread 16892] [22.0] [cxt 0] Parser 'parser': start
[12:24:04.856] [bmv2] [D] [thread 16892] [22.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:04.856] [bmv2] [D] [thread 16892] [22.0] [cxt 0] Extracting header 'ethernet'
[12:24:04.856] [bmv2] [D] [thread 16892] [22.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:04.856] [bmv2] [T] [thread 16892] [22.0] [cxt 0] Bytes parsed: 14
[12:24:04.856] [bmv2] [D] [thread 16892] [22.0] [cxt 0] Parser 'parser': end
[12:24:04.856] [bmv2] [D] [thread 16892] [22.0] [cxt 0] Pipeline 'ingress': start
[12:24:04.856] [bmv2] [T] [thread 16892] [22.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:04.856] [bmv2] [D] [thread 16892] [22.0] [cxt 0] Looking up key:

[12:24:04.856] [bmv2] [D] [thread 16892] [22.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:04.856] [bmv2] [D] [thread 16892] [22.0] [cxt 0] Action entry is resist171 - 
[12:24:04.856] [bmv2] [T] [thread 16892] [22.0] [cxt 0] Action resist171
[12:24:04.856] [bmv2] [T] [thread 16892] [22.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:04.856] [bmv2] [T] [thread 16892] [22.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:04.856] [bmv2] [T] [thread 16892] [22.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:04.856] [bmv2] [T] [thread 16892] [22.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:04.856] [bmv2] [T] [thread 16892] [22.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:04.856] [bmv2] [T] [thread 16892] [22.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:04.856] [bmv2] [D] [thread 16892] [22.0] [cxt 0] Pipeline 'ingress': end
[12:24:04.856] [bmv2] [D] [thread 16892] [22.0] [cxt 0] Egress port is 0
[12:24:04.856] [bmv2] [D] [thread 16893] [22.0] [cxt 0] Pipeline 'egress': start
[12:24:04.856] [bmv2] [T] [thread 16893] [22.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:04.856] [bmv2] [T] [thread 16893] [22.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:04.856] [bmv2] [D] [thread 16893] [22.0] [cxt 0] Pipeline 'egress': end
[12:24:04.856] [bmv2] [D] [thread 16893] [22.0] [cxt 0] Deparser 'deparser': start
[12:24:04.856] [bmv2] [T] [thread 16893] [22.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:04.856] [bmv2] [D] [thread 16893] [22.0] [cxt 0] Deparsing header 'ethernet'
[12:24:04.856] [bmv2] [D] [thread 16893] [22.0] [cxt 0] Deparser 'deparser': end
[12:24:04.856] [bmv2] [D] [thread 16897] [22.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:06.395] [bmv2] [D] [thread 16892] [23.0] [cxt 0] Processing packet received on port 1
[12:24:06.395] [bmv2] [D] [thread 16892] [23.0] [cxt 0] Parser 'parser': start
[12:24:06.395] [bmv2] [D] [thread 16892] [23.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:06.395] [bmv2] [D] [thread 16892] [23.0] [cxt 0] Extracting header 'ethernet'
[12:24:06.395] [bmv2] [D] [thread 16892] [23.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:06.395] [bmv2] [T] [thread 16892] [23.0] [cxt 0] Bytes parsed: 14
[12:24:06.395] [bmv2] [D] [thread 16892] [23.0] [cxt 0] Parser 'parser': end
[12:24:06.395] [bmv2] [D] [thread 16892] [23.0] [cxt 0] Pipeline 'ingress': start
[12:24:06.395] [bmv2] [T] [thread 16892] [23.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:06.395] [bmv2] [D] [thread 16892] [23.0] [cxt 0] Looking up key:

[12:24:06.395] [bmv2] [D] [thread 16892] [23.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:06.395] [bmv2] [D] [thread 16892] [23.0] [cxt 0] Action entry is resist171 - 
[12:24:06.395] [bmv2] [T] [thread 16892] [23.0] [cxt 0] Action resist171
[12:24:06.395] [bmv2] [T] [thread 16892] [23.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:06.395] [bmv2] [T] [thread 16892] [23.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:06.395] [bmv2] [T] [thread 16892] [23.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:06.395] [bmv2] [T] [thread 16892] [23.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:06.395] [bmv2] [T] [thread 16892] [23.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:06.395] [bmv2] [T] [thread 16892] [23.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:06.395] [bmv2] [D] [thread 16892] [23.0] [cxt 0] Pipeline 'ingress': end
[12:24:06.395] [bmv2] [D] [thread 16892] [23.0] [cxt 0] Egress port is 0
[12:24:06.396] [bmv2] [D] [thread 16893] [23.0] [cxt 0] Pipeline 'egress': start
[12:24:06.396] [bmv2] [T] [thread 16893] [23.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:06.396] [bmv2] [T] [thread 16893] [23.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:06.396] [bmv2] [D] [thread 16893] [23.0] [cxt 0] Pipeline 'egress': end
[12:24:06.396] [bmv2] [D] [thread 16893] [23.0] [cxt 0] Deparser 'deparser': start
[12:24:06.396] [bmv2] [T] [thread 16893] [23.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:06.396] [bmv2] [D] [thread 16893] [23.0] [cxt 0] Deparsing header 'ethernet'
[12:24:06.396] [bmv2] [D] [thread 16893] [23.0] [cxt 0] Deparser 'deparser': end
[12:24:06.396] [bmv2] [D] [thread 16897] [23.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:06.647] [bmv2] [D] [thread 16892] [24.0] [cxt 0] Processing packet received on port 5
[12:24:06.647] [bmv2] [D] [thread 16892] [24.0] [cxt 0] Parser 'parser': start
[12:24:06.647] [bmv2] [D] [thread 16892] [24.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:06.647] [bmv2] [D] [thread 16892] [24.0] [cxt 0] Extracting header 'ethernet'
[12:24:06.647] [bmv2] [D] [thread 16892] [24.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:06.647] [bmv2] [T] [thread 16892] [24.0] [cxt 0] Bytes parsed: 14
[12:24:06.647] [bmv2] [D] [thread 16892] [24.0] [cxt 0] Parser 'parser': end
[12:24:06.647] [bmv2] [D] [thread 16892] [24.0] [cxt 0] Pipeline 'ingress': start
[12:24:06.647] [bmv2] [T] [thread 16892] [24.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:06.647] [bmv2] [D] [thread 16892] [24.0] [cxt 0] Looking up key:

[12:24:06.647] [bmv2] [D] [thread 16892] [24.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:06.647] [bmv2] [D] [thread 16892] [24.0] [cxt 0] Action entry is resist171 - 
[12:24:06.647] [bmv2] [T] [thread 16892] [24.0] [cxt 0] Action resist171
[12:24:06.647] [bmv2] [T] [thread 16892] [24.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:06.647] [bmv2] [T] [thread 16892] [24.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:06.647] [bmv2] [T] [thread 16892] [24.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:06.647] [bmv2] [T] [thread 16892] [24.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:06.647] [bmv2] [T] [thread 16892] [24.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:06.648] [bmv2] [T] [thread 16892] [24.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:06.648] [bmv2] [D] [thread 16892] [24.0] [cxt 0] Pipeline 'ingress': end
[12:24:06.648] [bmv2] [D] [thread 16892] [24.0] [cxt 0] Egress port is 0
[12:24:06.648] [bmv2] [D] [thread 16893] [24.0] [cxt 0] Pipeline 'egress': start
[12:24:06.648] [bmv2] [T] [thread 16893] [24.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:06.648] [bmv2] [T] [thread 16893] [24.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:06.648] [bmv2] [D] [thread 16893] [24.0] [cxt 0] Pipeline 'egress': end
[12:24:06.648] [bmv2] [D] [thread 16893] [24.0] [cxt 0] Deparser 'deparser': start
[12:24:06.648] [bmv2] [T] [thread 16893] [24.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:06.648] [bmv2] [D] [thread 16893] [24.0] [cxt 0] Deparsing header 'ethernet'
[12:24:06.648] [bmv2] [D] [thread 16893] [24.0] [cxt 0] Deparser 'deparser': end
[12:24:06.648] [bmv2] [D] [thread 16897] [24.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:07.156] [bmv2] [D] [thread 16892] [25.0] [cxt 0] Processing packet received on port 6
[12:24:07.156] [bmv2] [D] [thread 16892] [25.0] [cxt 0] Parser 'parser': start
[12:24:07.156] [bmv2] [D] [thread 16892] [25.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:07.156] [bmv2] [D] [thread 16892] [25.0] [cxt 0] Extracting header 'ethernet'
[12:24:07.156] [bmv2] [D] [thread 16892] [25.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:07.156] [bmv2] [T] [thread 16892] [25.0] [cxt 0] Bytes parsed: 14
[12:24:07.156] [bmv2] [D] [thread 16892] [25.0] [cxt 0] Parser 'parser': end
[12:24:07.156] [bmv2] [D] [thread 16892] [25.0] [cxt 0] Pipeline 'ingress': start
[12:24:07.156] [bmv2] [T] [thread 16892] [25.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:07.156] [bmv2] [D] [thread 16892] [25.0] [cxt 0] Looking up key:

[12:24:07.156] [bmv2] [D] [thread 16892] [25.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:07.156] [bmv2] [D] [thread 16892] [25.0] [cxt 0] Action entry is resist171 - 
[12:24:07.156] [bmv2] [T] [thread 16892] [25.0] [cxt 0] Action resist171
[12:24:07.156] [bmv2] [T] [thread 16892] [25.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:07.156] [bmv2] [T] [thread 16892] [25.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:07.156] [bmv2] [T] [thread 16892] [25.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:07.156] [bmv2] [T] [thread 16892] [25.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:07.156] [bmv2] [T] [thread 16892] [25.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:07.156] [bmv2] [T] [thread 16892] [25.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:07.156] [bmv2] [D] [thread 16892] [25.0] [cxt 0] Pipeline 'ingress': end
[12:24:07.156] [bmv2] [D] [thread 16892] [25.0] [cxt 0] Egress port is 0
[12:24:07.156] [bmv2] [D] [thread 16892] [26.0] [cxt 0] Processing packet received on port 9
[12:24:07.156] [bmv2] [D] [thread 16892] [26.0] [cxt 0] Parser 'parser': start
[12:24:07.156] [bmv2] [D] [thread 16892] [26.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:07.156] [bmv2] [D] [thread 16892] [26.0] [cxt 0] Extracting header 'ethernet'
[12:24:07.156] [bmv2] [D] [thread 16892] [26.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:07.156] [bmv2] [T] [thread 16892] [26.0] [cxt 0] Bytes parsed: 14
[12:24:07.156] [bmv2] [D] [thread 16892] [26.0] [cxt 0] Parser 'parser': end
[12:24:07.156] [bmv2] [D] [thread 16892] [26.0] [cxt 0] Pipeline 'ingress': start
[12:24:07.156] [bmv2] [T] [thread 16892] [26.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:07.156] [bmv2] [D] [thread 16892] [26.0] [cxt 0] Looking up key:

[12:24:07.156] [bmv2] [D] [thread 16892] [26.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:07.156] [bmv2] [D] [thread 16892] [26.0] [cxt 0] Action entry is resist171 - 
[12:24:07.156] [bmv2] [T] [thread 16892] [26.0] [cxt 0] Action resist171
[12:24:07.156] [bmv2] [T] [thread 16892] [26.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:07.156] [bmv2] [T] [thread 16892] [26.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:07.156] [bmv2] [T] [thread 16892] [26.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:07.156] [bmv2] [T] [thread 16892] [26.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:07.156] [bmv2] [T] [thread 16892] [26.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:07.156] [bmv2] [T] [thread 16892] [26.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:07.156] [bmv2] [D] [thread 16892] [26.0] [cxt 0] Pipeline 'ingress': end
[12:24:07.156] [bmv2] [D] [thread 16892] [26.0] [cxt 0] Egress port is 0
[12:24:07.156] [bmv2] [D] [thread 16892] [27.0] [cxt 0] Processing packet received on port 13
[12:24:07.156] [bmv2] [D] [thread 16892] [27.0] [cxt 0] Parser 'parser': start
[12:24:07.156] [bmv2] [D] [thread 16892] [27.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:07.156] [bmv2] [D] [thread 16892] [27.0] [cxt 0] Extracting header 'ethernet'
[12:24:07.156] [bmv2] [D] [thread 16892] [27.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:07.156] [bmv2] [T] [thread 16892] [27.0] [cxt 0] Bytes parsed: 14
[12:24:07.156] [bmv2] [D] [thread 16892] [27.0] [cxt 0] Parser 'parser': end
[12:24:07.156] [bmv2] [D] [thread 16892] [27.0] [cxt 0] Pipeline 'ingress': start
[12:24:07.156] [bmv2] [T] [thread 16892] [27.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:07.156] [bmv2] [D] [thread 16892] [27.0] [cxt 0] Looking up key:

[12:24:07.156] [bmv2] [D] [thread 16892] [27.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:07.156] [bmv2] [D] [thread 16892] [27.0] [cxt 0] Action entry is resist171 - 
[12:24:07.156] [bmv2] [T] [thread 16892] [27.0] [cxt 0] Action resist171
[12:24:07.156] [bmv2] [T] [thread 16892] [27.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:07.156] [bmv2] [T] [thread 16892] [27.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:07.156] [bmv2] [T] [thread 16892] [27.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:07.156] [bmv2] [T] [thread 16892] [27.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:07.156] [bmv2] [T] [thread 16892] [27.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:07.156] [bmv2] [T] [thread 16892] [27.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:07.156] [bmv2] [D] [thread 16892] [27.0] [cxt 0] Pipeline 'ingress': end
[12:24:07.156] [bmv2] [D] [thread 16892] [27.0] [cxt 0] Egress port is 0
[12:24:07.156] [bmv2] [D] [thread 16893] [25.0] [cxt 0] Pipeline 'egress': start
[12:24:07.156] [bmv2] [T] [thread 16893] [25.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:07.156] [bmv2] [T] [thread 16893] [25.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:07.156] [bmv2] [D] [thread 16893] [25.0] [cxt 0] Pipeline 'egress': end
[12:24:07.156] [bmv2] [D] [thread 16893] [25.0] [cxt 0] Deparser 'deparser': start
[12:24:07.156] [bmv2] [T] [thread 16893] [25.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:07.156] [bmv2] [D] [thread 16893] [25.0] [cxt 0] Deparsing header 'ethernet'
[12:24:07.156] [bmv2] [D] [thread 16893] [25.0] [cxt 0] Deparser 'deparser': end
[12:24:07.156] [bmv2] [D] [thread 16893] [26.0] [cxt 0] Pipeline 'egress': start
[12:24:07.156] [bmv2] [T] [thread 16893] [26.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:07.156] [bmv2] [T] [thread 16893] [26.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:07.156] [bmv2] [D] [thread 16893] [26.0] [cxt 0] Pipeline 'egress': end
[12:24:07.156] [bmv2] [D] [thread 16893] [26.0] [cxt 0] Deparser 'deparser': start
[12:24:07.156] [bmv2] [T] [thread 16893] [26.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:07.156] [bmv2] [D] [thread 16893] [26.0] [cxt 0] Deparsing header 'ethernet'
[12:24:07.156] [bmv2] [D] [thread 16893] [26.0] [cxt 0] Deparser 'deparser': end
[12:24:07.156] [bmv2] [D] [thread 16893] [27.0] [cxt 0] Pipeline 'egress': start
[12:24:07.156] [bmv2] [T] [thread 16893] [27.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:07.156] [bmv2] [T] [thread 16893] [27.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:07.156] [bmv2] [D] [thread 16893] [27.0] [cxt 0] Pipeline 'egress': end
[12:24:07.156] [bmv2] [D] [thread 16893] [27.0] [cxt 0] Deparser 'deparser': start
[12:24:07.156] [bmv2] [T] [thread 16893] [27.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:07.156] [bmv2] [D] [thread 16893] [27.0] [cxt 0] Deparsing header 'ethernet'
[12:24:07.156] [bmv2] [D] [thread 16893] [27.0] [cxt 0] Deparser 'deparser': end
[12:24:07.156] [bmv2] [D] [thread 16897] [25.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:07.156] [bmv2] [D] [thread 16897] [26.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:07.156] [bmv2] [D] [thread 16897] [27.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:07.412] [bmv2] [D] [thread 16892] [28.0] [cxt 0] Processing packet received on port 7
[12:24:07.412] [bmv2] [D] [thread 16892] [28.0] [cxt 0] Parser 'parser': start
[12:24:07.412] [bmv2] [D] [thread 16892] [28.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:07.412] [bmv2] [D] [thread 16892] [28.0] [cxt 0] Extracting header 'ethernet'
[12:24:07.412] [bmv2] [D] [thread 16892] [28.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:07.412] [bmv2] [T] [thread 16892] [28.0] [cxt 0] Bytes parsed: 14
[12:24:07.412] [bmv2] [D] [thread 16892] [28.0] [cxt 0] Parser 'parser': end
[12:24:07.412] [bmv2] [D] [thread 16892] [28.0] [cxt 0] Pipeline 'ingress': start
[12:24:07.412] [bmv2] [T] [thread 16892] [28.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:07.412] [bmv2] [D] [thread 16892] [28.0] [cxt 0] Looking up key:

[12:24:07.412] [bmv2] [D] [thread 16892] [28.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:07.412] [bmv2] [D] [thread 16892] [28.0] [cxt 0] Action entry is resist171 - 
[12:24:07.412] [bmv2] [T] [thread 16892] [28.0] [cxt 0] Action resist171
[12:24:07.412] [bmv2] [T] [thread 16892] [28.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:07.412] [bmv2] [T] [thread 16892] [28.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:07.412] [bmv2] [T] [thread 16892] [28.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:07.412] [bmv2] [T] [thread 16892] [28.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:07.412] [bmv2] [T] [thread 16892] [28.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:07.412] [bmv2] [T] [thread 16892] [28.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:07.412] [bmv2] [D] [thread 16892] [28.0] [cxt 0] Pipeline 'ingress': end
[12:24:07.412] [bmv2] [D] [thread 16892] [28.0] [cxt 0] Egress port is 0
[12:24:07.412] [bmv2] [D] [thread 16892] [29.0] [cxt 0] Processing packet received on port 19
[12:24:07.412] [bmv2] [D] [thread 16892] [29.0] [cxt 0] Parser 'parser': start
[12:24:07.412] [bmv2] [D] [thread 16892] [29.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:07.412] [bmv2] [D] [thread 16892] [29.0] [cxt 0] Extracting header 'ethernet'
[12:24:07.412] [bmv2] [D] [thread 16892] [29.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:07.412] [bmv2] [T] [thread 16892] [29.0] [cxt 0] Bytes parsed: 14
[12:24:07.412] [bmv2] [D] [thread 16892] [29.0] [cxt 0] Parser 'parser': end
[12:24:07.412] [bmv2] [D] [thread 16892] [29.0] [cxt 0] Pipeline 'ingress': start
[12:24:07.412] [bmv2] [T] [thread 16892] [29.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:07.412] [bmv2] [D] [thread 16892] [29.0] [cxt 0] Looking up key:

[12:24:07.412] [bmv2] [D] [thread 16892] [29.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:07.412] [bmv2] [D] [thread 16892] [29.0] [cxt 0] Action entry is resist171 - 
[12:24:07.412] [bmv2] [T] [thread 16892] [29.0] [cxt 0] Action resist171
[12:24:07.412] [bmv2] [T] [thread 16892] [29.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:07.412] [bmv2] [T] [thread 16892] [29.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:07.412] [bmv2] [T] [thread 16892] [29.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:07.412] [bmv2] [T] [thread 16892] [29.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:07.412] [bmv2] [T] [thread 16892] [29.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:07.412] [bmv2] [T] [thread 16892] [29.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:07.412] [bmv2] [D] [thread 16892] [29.0] [cxt 0] Pipeline 'ingress': end
[12:24:07.412] [bmv2] [D] [thread 16892] [29.0] [cxt 0] Egress port is 0
[12:24:07.412] [bmv2] [D] [thread 16893] [28.0] [cxt 0] Pipeline 'egress': start
[12:24:07.412] [bmv2] [T] [thread 16893] [28.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:07.412] [bmv2] [T] [thread 16893] [28.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:07.412] [bmv2] [D] [thread 16893] [28.0] [cxt 0] Pipeline 'egress': end
[12:24:07.412] [bmv2] [D] [thread 16893] [28.0] [cxt 0] Deparser 'deparser': start
[12:24:07.412] [bmv2] [T] [thread 16893] [28.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:07.412] [bmv2] [D] [thread 16893] [28.0] [cxt 0] Deparsing header 'ethernet'
[12:24:07.412] [bmv2] [D] [thread 16893] [28.0] [cxt 0] Deparser 'deparser': end
[12:24:07.412] [bmv2] [D] [thread 16893] [29.0] [cxt 0] Pipeline 'egress': start
[12:24:07.412] [bmv2] [T] [thread 16893] [29.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:07.412] [bmv2] [T] [thread 16893] [29.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:07.412] [bmv2] [D] [thread 16893] [29.0] [cxt 0] Pipeline 'egress': end
[12:24:07.412] [bmv2] [D] [thread 16893] [29.0] [cxt 0] Deparser 'deparser': start
[12:24:07.412] [bmv2] [T] [thread 16893] [29.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:07.412] [bmv2] [D] [thread 16893] [29.0] [cxt 0] Deparsing header 'ethernet'
[12:24:07.412] [bmv2] [D] [thread 16893] [29.0] [cxt 0] Deparser 'deparser': end
[12:24:07.412] [bmv2] [D] [thread 16897] [28.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:07.412] [bmv2] [D] [thread 16897] [29.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:08.181] [bmv2] [D] [thread 16892] [30.0] [cxt 0] Processing packet received on port 18
[12:24:08.181] [bmv2] [D] [thread 16892] [30.0] [cxt 0] Parser 'parser': start
[12:24:08.181] [bmv2] [D] [thread 16892] [30.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:08.181] [bmv2] [D] [thread 16892] [30.0] [cxt 0] Extracting header 'ethernet'
[12:24:08.181] [bmv2] [D] [thread 16892] [30.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:08.181] [bmv2] [T] [thread 16892] [30.0] [cxt 0] Bytes parsed: 14
[12:24:08.181] [bmv2] [D] [thread 16892] [30.0] [cxt 0] Parser 'parser': end
[12:24:08.181] [bmv2] [D] [thread 16892] [30.0] [cxt 0] Pipeline 'ingress': start
[12:24:08.181] [bmv2] [T] [thread 16892] [30.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:08.181] [bmv2] [D] [thread 16892] [30.0] [cxt 0] Looking up key:

[12:24:08.181] [bmv2] [D] [thread 16892] [30.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:08.181] [bmv2] [D] [thread 16892] [30.0] [cxt 0] Action entry is resist171 - 
[12:24:08.181] [bmv2] [T] [thread 16892] [30.0] [cxt 0] Action resist171
[12:24:08.181] [bmv2] [T] [thread 16892] [30.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:08.181] [bmv2] [T] [thread 16892] [30.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:08.181] [bmv2] [T] [thread 16892] [30.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:08.181] [bmv2] [T] [thread 16892] [30.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:08.181] [bmv2] [T] [thread 16892] [30.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:08.181] [bmv2] [T] [thread 16892] [30.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:08.181] [bmv2] [D] [thread 16892] [30.0] [cxt 0] Pipeline 'ingress': end
[12:24:08.181] [bmv2] [D] [thread 16892] [30.0] [cxt 0] Egress port is 0
[12:24:08.181] [bmv2] [D] [thread 16892] [31.0] [cxt 0] Processing packet received on port 21
[12:24:08.181] [bmv2] [D] [thread 16892] [31.0] [cxt 0] Parser 'parser': start
[12:24:08.181] [bmv2] [D] [thread 16892] [31.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:08.181] [bmv2] [D] [thread 16892] [31.0] [cxt 0] Extracting header 'ethernet'
[12:24:08.181] [bmv2] [D] [thread 16892] [31.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:08.181] [bmv2] [T] [thread 16892] [31.0] [cxt 0] Bytes parsed: 14
[12:24:08.181] [bmv2] [D] [thread 16892] [31.0] [cxt 0] Parser 'parser': end
[12:24:08.181] [bmv2] [D] [thread 16892] [31.0] [cxt 0] Pipeline 'ingress': start
[12:24:08.181] [bmv2] [T] [thread 16892] [31.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:08.181] [bmv2] [D] [thread 16892] [31.0] [cxt 0] Looking up key:

[12:24:08.181] [bmv2] [D] [thread 16892] [31.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:08.181] [bmv2] [D] [thread 16892] [31.0] [cxt 0] Action entry is resist171 - 
[12:24:08.181] [bmv2] [T] [thread 16892] [31.0] [cxt 0] Action resist171
[12:24:08.181] [bmv2] [T] [thread 16892] [31.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:08.181] [bmv2] [T] [thread 16892] [31.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:08.181] [bmv2] [T] [thread 16892] [31.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:08.181] [bmv2] [T] [thread 16892] [31.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:08.181] [bmv2] [T] [thread 16892] [31.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:08.181] [bmv2] [T] [thread 16892] [31.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:08.181] [bmv2] [D] [thread 16892] [31.0] [cxt 0] Pipeline 'ingress': end
[12:24:08.181] [bmv2] [D] [thread 16892] [31.0] [cxt 0] Egress port is 0
[12:24:08.182] [bmv2] [D] [thread 16893] [30.0] [cxt 0] Pipeline 'egress': start
[12:24:08.182] [bmv2] [T] [thread 16893] [30.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:08.182] [bmv2] [T] [thread 16893] [30.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:08.182] [bmv2] [D] [thread 16893] [30.0] [cxt 0] Pipeline 'egress': end
[12:24:08.182] [bmv2] [D] [thread 16893] [30.0] [cxt 0] Deparser 'deparser': start
[12:24:08.182] [bmv2] [T] [thread 16893] [30.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:08.182] [bmv2] [D] [thread 16893] [30.0] [cxt 0] Deparsing header 'ethernet'
[12:24:08.182] [bmv2] [D] [thread 16893] [30.0] [cxt 0] Deparser 'deparser': end
[12:24:08.182] [bmv2] [D] [thread 16893] [31.0] [cxt 0] Pipeline 'egress': start
[12:24:08.182] [bmv2] [T] [thread 16893] [31.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:08.182] [bmv2] [T] [thread 16893] [31.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:08.182] [bmv2] [D] [thread 16893] [31.0] [cxt 0] Pipeline 'egress': end
[12:24:08.182] [bmv2] [D] [thread 16893] [31.0] [cxt 0] Deparser 'deparser': start
[12:24:08.182] [bmv2] [T] [thread 16893] [31.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:08.182] [bmv2] [D] [thread 16893] [31.0] [cxt 0] Deparsing header 'ethernet'
[12:24:08.182] [bmv2] [D] [thread 16893] [31.0] [cxt 0] Deparser 'deparser': end
[12:24:08.183] [bmv2] [D] [thread 16897] [30.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:08.183] [bmv2] [D] [thread 16897] [31.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:09.207] [bmv2] [D] [thread 16892] [32.0] [cxt 0] Processing packet received on port 4
[12:24:09.207] [bmv2] [D] [thread 16892] [32.0] [cxt 0] Parser 'parser': start
[12:24:09.207] [bmv2] [D] [thread 16892] [32.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:09.207] [bmv2] [D] [thread 16892] [32.0] [cxt 0] Extracting header 'ethernet'
[12:24:09.207] [bmv2] [D] [thread 16892] [32.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:09.207] [bmv2] [T] [thread 16892] [32.0] [cxt 0] Bytes parsed: 14
[12:24:09.207] [bmv2] [D] [thread 16892] [32.0] [cxt 0] Parser 'parser': end
[12:24:09.207] [bmv2] [D] [thread 16892] [32.0] [cxt 0] Pipeline 'ingress': start
[12:24:09.207] [bmv2] [T] [thread 16892] [32.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:09.207] [bmv2] [D] [thread 16892] [32.0] [cxt 0] Looking up key:

[12:24:09.207] [bmv2] [D] [thread 16892] [32.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:09.207] [bmv2] [D] [thread 16892] [32.0] [cxt 0] Action entry is resist171 - 
[12:24:09.207] [bmv2] [T] [thread 16892] [32.0] [cxt 0] Action resist171
[12:24:09.207] [bmv2] [T] [thread 16892] [32.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:09.207] [bmv2] [T] [thread 16892] [32.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:09.207] [bmv2] [T] [thread 16892] [32.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:09.207] [bmv2] [T] [thread 16892] [32.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:09.207] [bmv2] [T] [thread 16892] [32.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:09.208] [bmv2] [T] [thread 16892] [32.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:09.208] [bmv2] [D] [thread 16892] [32.0] [cxt 0] Pipeline 'ingress': end
[12:24:09.208] [bmv2] [D] [thread 16892] [32.0] [cxt 0] Egress port is 0
[12:24:09.208] [bmv2] [D] [thread 16892] [33.0] [cxt 0] Processing packet received on port 8
[12:24:09.208] [bmv2] [D] [thread 16892] [33.0] [cxt 0] Parser 'parser': start
[12:24:09.208] [bmv2] [D] [thread 16892] [33.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:09.208] [bmv2] [D] [thread 16892] [33.0] [cxt 0] Extracting header 'ethernet'
[12:24:09.208] [bmv2] [D] [thread 16892] [33.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:09.208] [bmv2] [T] [thread 16892] [33.0] [cxt 0] Bytes parsed: 14
[12:24:09.208] [bmv2] [D] [thread 16892] [33.0] [cxt 0] Parser 'parser': end
[12:24:09.208] [bmv2] [D] [thread 16892] [33.0] [cxt 0] Pipeline 'ingress': start
[12:24:09.208] [bmv2] [T] [thread 16892] [33.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:09.208] [bmv2] [D] [thread 16892] [33.0] [cxt 0] Looking up key:

[12:24:09.208] [bmv2] [D] [thread 16892] [33.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:09.208] [bmv2] [D] [thread 16892] [33.0] [cxt 0] Action entry is resist171 - 
[12:24:09.208] [bmv2] [T] [thread 16892] [33.0] [cxt 0] Action resist171
[12:24:09.208] [bmv2] [T] [thread 16892] [33.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:09.208] [bmv2] [T] [thread 16892] [33.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:09.208] [bmv2] [T] [thread 16892] [33.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:09.208] [bmv2] [T] [thread 16892] [33.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:09.208] [bmv2] [T] [thread 16892] [33.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:09.208] [bmv2] [T] [thread 16892] [33.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:09.208] [bmv2] [D] [thread 16892] [33.0] [cxt 0] Pipeline 'ingress': end
[12:24:09.208] [bmv2] [D] [thread 16892] [33.0] [cxt 0] Egress port is 0
[12:24:09.208] [bmv2] [D] [thread 16892] [34.0] [cxt 0] Processing packet received on port 20
[12:24:09.208] [bmv2] [D] [thread 16892] [34.0] [cxt 0] Parser 'parser': start
[12:24:09.208] [bmv2] [D] [thread 16892] [34.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:09.208] [bmv2] [D] [thread 16892] [34.0] [cxt 0] Extracting header 'ethernet'
[12:24:09.208] [bmv2] [D] [thread 16892] [34.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:09.208] [bmv2] [T] [thread 16892] [34.0] [cxt 0] Bytes parsed: 14
[12:24:09.208] [bmv2] [D] [thread 16892] [34.0] [cxt 0] Parser 'parser': end
[12:24:09.208] [bmv2] [D] [thread 16892] [34.0] [cxt 0] Pipeline 'ingress': start
[12:24:09.208] [bmv2] [T] [thread 16892] [34.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:09.208] [bmv2] [D] [thread 16892] [34.0] [cxt 0] Looking up key:

[12:24:09.208] [bmv2] [D] [thread 16892] [34.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:09.208] [bmv2] [D] [thread 16892] [34.0] [cxt 0] Action entry is resist171 - 
[12:24:09.208] [bmv2] [T] [thread 16892] [34.0] [cxt 0] Action resist171
[12:24:09.208] [bmv2] [T] [thread 16892] [34.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:09.208] [bmv2] [T] [thread 16892] [34.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:09.208] [bmv2] [T] [thread 16892] [34.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:09.208] [bmv2] [T] [thread 16892] [34.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:09.208] [bmv2] [T] [thread 16892] [34.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:09.208] [bmv2] [T] [thread 16892] [34.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:09.208] [bmv2] [D] [thread 16892] [34.0] [cxt 0] Pipeline 'ingress': end
[12:24:09.208] [bmv2] [D] [thread 16892] [34.0] [cxt 0] Egress port is 0
[12:24:09.208] [bmv2] [D] [thread 16892] [35.0] [cxt 0] Processing packet received on port 14
[12:24:09.208] [bmv2] [D] [thread 16892] [35.0] [cxt 0] Parser 'parser': start
[12:24:09.208] [bmv2] [D] [thread 16892] [35.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:09.208] [bmv2] [D] [thread 16892] [35.0] [cxt 0] Extracting header 'ethernet'
[12:24:09.208] [bmv2] [D] [thread 16892] [35.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:09.208] [bmv2] [T] [thread 16892] [35.0] [cxt 0] Bytes parsed: 14
[12:24:09.208] [bmv2] [D] [thread 16892] [35.0] [cxt 0] Parser 'parser': end
[12:24:09.208] [bmv2] [D] [thread 16892] [35.0] [cxt 0] Pipeline 'ingress': start
[12:24:09.208] [bmv2] [T] [thread 16892] [35.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:09.208] [bmv2] [D] [thread 16893] [32.0] [cxt 0] Pipeline 'egress': start
[12:24:09.208] [bmv2] [D] [thread 16892] [35.0] [cxt 0] Looking up key:

[12:24:09.208] [bmv2] [D] [thread 16892] [35.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:09.208] [bmv2] [D] [thread 16892] [35.0] [cxt 0] Action entry is resist171 - 
[12:24:09.208] [bmv2] [T] [thread 16892] [35.0] [cxt 0] Action resist171
[12:24:09.208] [bmv2] [T] [thread 16892] [35.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:09.208] [bmv2] [T] [thread 16892] [35.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:09.208] [bmv2] [T] [thread 16892] [35.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:09.208] [bmv2] [T] [thread 16892] [35.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:09.208] [bmv2] [T] [thread 16892] [35.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:09.208] [bmv2] [T] [thread 16892] [35.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:09.209] [bmv2] [D] [thread 16892] [35.0] [cxt 0] Pipeline 'ingress': end
[12:24:09.209] [bmv2] [D] [thread 16892] [35.0] [cxt 0] Egress port is 0
[12:24:09.209] [bmv2] [T] [thread 16893] [32.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:09.209] [bmv2] [T] [thread 16893] [32.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:09.209] [bmv2] [D] [thread 16893] [32.0] [cxt 0] Pipeline 'egress': end
[12:24:09.209] [bmv2] [D] [thread 16893] [32.0] [cxt 0] Deparser 'deparser': start
[12:24:09.209] [bmv2] [T] [thread 16893] [32.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:09.209] [bmv2] [D] [thread 16893] [32.0] [cxt 0] Deparsing header 'ethernet'
[12:24:09.209] [bmv2] [D] [thread 16893] [32.0] [cxt 0] Deparser 'deparser': end
[12:24:09.209] [bmv2] [D] [thread 16893] [33.0] [cxt 0] Pipeline 'egress': start
[12:24:09.209] [bmv2] [T] [thread 16893] [33.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:09.209] [bmv2] [T] [thread 16893] [33.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:09.209] [bmv2] [D] [thread 16893] [33.0] [cxt 0] Pipeline 'egress': end
[12:24:09.209] [bmv2] [D] [thread 16893] [33.0] [cxt 0] Deparser 'deparser': start
[12:24:09.209] [bmv2] [T] [thread 16893] [33.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:09.209] [bmv2] [D] [thread 16893] [33.0] [cxt 0] Deparsing header 'ethernet'
[12:24:09.209] [bmv2] [D] [thread 16893] [33.0] [cxt 0] Deparser 'deparser': end
[12:24:09.209] [bmv2] [D] [thread 16893] [34.0] [cxt 0] Pipeline 'egress': start
[12:24:09.209] [bmv2] [T] [thread 16893] [34.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:09.209] [bmv2] [T] [thread 16893] [34.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:09.209] [bmv2] [D] [thread 16893] [34.0] [cxt 0] Pipeline 'egress': end
[12:24:09.209] [bmv2] [D] [thread 16893] [34.0] [cxt 0] Deparser 'deparser': start
[12:24:09.209] [bmv2] [T] [thread 16893] [34.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:09.209] [bmv2] [D] [thread 16893] [34.0] [cxt 0] Deparsing header 'ethernet'
[12:24:09.209] [bmv2] [D] [thread 16893] [34.0] [cxt 0] Deparser 'deparser': end
[12:24:09.209] [bmv2] [D] [thread 16893] [35.0] [cxt 0] Pipeline 'egress': start
[12:24:09.209] [bmv2] [T] [thread 16893] [35.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:09.209] [bmv2] [T] [thread 16893] [35.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:09.209] [bmv2] [D] [thread 16893] [35.0] [cxt 0] Pipeline 'egress': end
[12:24:09.209] [bmv2] [D] [thread 16893] [35.0] [cxt 0] Deparser 'deparser': start
[12:24:09.210] [bmv2] [T] [thread 16893] [35.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:09.210] [bmv2] [D] [thread 16893] [35.0] [cxt 0] Deparsing header 'ethernet'
[12:24:09.210] [bmv2] [D] [thread 16893] [35.0] [cxt 0] Deparser 'deparser': end
[12:24:09.209] [bmv2] [D] [thread 16897] [32.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:09.210] [bmv2] [D] [thread 16897] [33.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:09.210] [bmv2] [D] [thread 16897] [34.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:09.210] [bmv2] [D] [thread 16897] [35.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:09.468] [bmv2] [D] [thread 16892] [36.0] [cxt 0] Processing packet received on port 30
[12:24:09.468] [bmv2] [D] [thread 16892] [36.0] [cxt 0] Parser 'parser': start
[12:24:09.468] [bmv2] [D] [thread 16892] [36.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:09.468] [bmv2] [D] [thread 16892] [36.0] [cxt 0] Extracting header 'ethernet'
[12:24:09.468] [bmv2] [D] [thread 16892] [36.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:09.468] [bmv2] [T] [thread 16892] [36.0] [cxt 0] Bytes parsed: 14
[12:24:09.468] [bmv2] [D] [thread 16892] [36.0] [cxt 0] Parser 'parser': end
[12:24:09.468] [bmv2] [D] [thread 16892] [36.0] [cxt 0] Pipeline 'ingress': start
[12:24:09.468] [bmv2] [T] [thread 16892] [36.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:09.468] [bmv2] [D] [thread 16892] [36.0] [cxt 0] Looking up key:

[12:24:09.468] [bmv2] [D] [thread 16892] [36.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:09.468] [bmv2] [D] [thread 16892] [36.0] [cxt 0] Action entry is resist171 - 
[12:24:09.468] [bmv2] [T] [thread 16892] [36.0] [cxt 0] Action resist171
[12:24:09.468] [bmv2] [T] [thread 16892] [36.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:09.468] [bmv2] [T] [thread 16892] [36.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:09.468] [bmv2] [T] [thread 16892] [36.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:09.468] [bmv2] [T] [thread 16892] [36.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:09.468] [bmv2] [T] [thread 16892] [36.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:09.468] [bmv2] [T] [thread 16892] [36.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:09.468] [bmv2] [D] [thread 16892] [36.0] [cxt 0] Pipeline 'ingress': end
[12:24:09.468] [bmv2] [D] [thread 16892] [36.0] [cxt 0] Egress port is 0
[12:24:09.469] [bmv2] [D] [thread 16893] [36.0] [cxt 0] Pipeline 'egress': start
[12:24:09.469] [bmv2] [T] [thread 16893] [36.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:09.469] [bmv2] [T] [thread 16893] [36.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:09.469] [bmv2] [D] [thread 16893] [36.0] [cxt 0] Pipeline 'egress': end
[12:24:09.469] [bmv2] [D] [thread 16893] [36.0] [cxt 0] Deparser 'deparser': start
[12:24:09.469] [bmv2] [T] [thread 16893] [36.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:09.469] [bmv2] [D] [thread 16893] [36.0] [cxt 0] Deparsing header 'ethernet'
[12:24:09.469] [bmv2] [D] [thread 16893] [36.0] [cxt 0] Deparser 'deparser': end
[12:24:09.469] [bmv2] [D] [thread 16897] [36.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:09.718] [bmv2] [D] [thread 16892] [37.0] [cxt 0] Processing packet received on port 28
[12:24:09.718] [bmv2] [D] [thread 16892] [37.0] [cxt 0] Parser 'parser': start
[12:24:09.718] [bmv2] [D] [thread 16892] [37.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:09.718] [bmv2] [D] [thread 16892] [37.0] [cxt 0] Extracting header 'ethernet'
[12:24:09.718] [bmv2] [D] [thread 16892] [37.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:09.718] [bmv2] [T] [thread 16892] [37.0] [cxt 0] Bytes parsed: 14
[12:24:09.718] [bmv2] [D] [thread 16892] [37.0] [cxt 0] Parser 'parser': end
[12:24:09.718] [bmv2] [D] [thread 16892] [37.0] [cxt 0] Pipeline 'ingress': start
[12:24:09.718] [bmv2] [T] [thread 16892] [37.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:09.718] [bmv2] [D] [thread 16892] [37.0] [cxt 0] Looking up key:

[12:24:09.718] [bmv2] [D] [thread 16892] [37.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:09.718] [bmv2] [D] [thread 16892] [37.0] [cxt 0] Action entry is resist171 - 
[12:24:09.718] [bmv2] [T] [thread 16892] [37.0] [cxt 0] Action resist171
[12:24:09.718] [bmv2] [T] [thread 16892] [37.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:09.718] [bmv2] [T] [thread 16892] [37.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:09.718] [bmv2] [T] [thread 16892] [37.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:09.718] [bmv2] [T] [thread 16892] [37.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:09.718] [bmv2] [T] [thread 16892] [37.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:09.718] [bmv2] [T] [thread 16892] [37.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:09.718] [bmv2] [D] [thread 16892] [37.0] [cxt 0] Pipeline 'ingress': end
[12:24:09.718] [bmv2] [D] [thread 16892] [37.0] [cxt 0] Egress port is 0
[12:24:09.718] [bmv2] [D] [thread 16892] [38.0] [cxt 0] Processing packet received on port 31
[12:24:09.718] [bmv2] [D] [thread 16892] [38.0] [cxt 0] Parser 'parser': start
[12:24:09.718] [bmv2] [D] [thread 16892] [38.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:09.718] [bmv2] [D] [thread 16892] [38.0] [cxt 0] Extracting header 'ethernet'
[12:24:09.718] [bmv2] [D] [thread 16892] [38.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:09.718] [bmv2] [T] [thread 16892] [38.0] [cxt 0] Bytes parsed: 14
[12:24:09.718] [bmv2] [D] [thread 16892] [38.0] [cxt 0] Parser 'parser': end
[12:24:09.718] [bmv2] [D] [thread 16892] [38.0] [cxt 0] Pipeline 'ingress': start
[12:24:09.718] [bmv2] [T] [thread 16892] [38.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:09.718] [bmv2] [D] [thread 16892] [38.0] [cxt 0] Looking up key:

[12:24:09.718] [bmv2] [D] [thread 16892] [38.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:09.719] [bmv2] [D] [thread 16892] [38.0] [cxt 0] Action entry is resist171 - 
[12:24:09.719] [bmv2] [T] [thread 16892] [38.0] [cxt 0] Action resist171
[12:24:09.719] [bmv2] [T] [thread 16892] [38.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:09.719] [bmv2] [T] [thread 16892] [38.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:09.719] [bmv2] [T] [thread 16892] [38.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:09.719] [bmv2] [T] [thread 16892] [38.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:09.719] [bmv2] [T] [thread 16892] [38.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:09.719] [bmv2] [T] [thread 16892] [38.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:09.719] [bmv2] [D] [thread 16892] [38.0] [cxt 0] Pipeline 'ingress': end
[12:24:09.719] [bmv2] [D] [thread 16892] [38.0] [cxt 0] Egress port is 0
[12:24:09.719] [bmv2] [D] [thread 16893] [37.0] [cxt 0] Pipeline 'egress': start
[12:24:09.719] [bmv2] [T] [thread 16893] [37.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:09.719] [bmv2] [T] [thread 16893] [37.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:09.719] [bmv2] [D] [thread 16893] [37.0] [cxt 0] Pipeline 'egress': end
[12:24:09.719] [bmv2] [D] [thread 16893] [37.0] [cxt 0] Deparser 'deparser': start
[12:24:09.719] [bmv2] [T] [thread 16893] [37.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:09.719] [bmv2] [D] [thread 16893] [37.0] [cxt 0] Deparsing header 'ethernet'
[12:24:09.719] [bmv2] [D] [thread 16893] [37.0] [cxt 0] Deparser 'deparser': end
[12:24:09.719] [bmv2] [D] [thread 16893] [38.0] [cxt 0] Pipeline 'egress': start
[12:24:09.719] [bmv2] [T] [thread 16893] [38.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:09.719] [bmv2] [T] [thread 16893] [38.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:09.719] [bmv2] [D] [thread 16893] [38.0] [cxt 0] Pipeline 'egress': end
[12:24:09.719] [bmv2] [D] [thread 16893] [38.0] [cxt 0] Deparser 'deparser': start
[12:24:09.719] [bmv2] [T] [thread 16893] [38.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:09.719] [bmv2] [D] [thread 16893] [38.0] [cxt 0] Deparsing header 'ethernet'
[12:24:09.719] [bmv2] [D] [thread 16893] [38.0] [cxt 0] Deparser 'deparser': end
[12:24:09.720] [bmv2] [D] [thread 16897] [37.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:09.720] [bmv2] [D] [thread 16897] [38.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:09.979] [bmv2] [D] [thread 16892] [39.0] [cxt 0] Processing packet received on port 24
[12:24:09.979] [bmv2] [D] [thread 16892] [39.0] [cxt 0] Parser 'parser': start
[12:24:09.979] [bmv2] [D] [thread 16892] [39.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:09.979] [bmv2] [D] [thread 16892] [39.0] [cxt 0] Extracting header 'ethernet'
[12:24:09.979] [bmv2] [D] [thread 16892] [39.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:09.979] [bmv2] [T] [thread 16892] [39.0] [cxt 0] Bytes parsed: 14
[12:24:09.979] [bmv2] [D] [thread 16892] [39.0] [cxt 0] Parser 'parser': end
[12:24:09.979] [bmv2] [D] [thread 16892] [39.0] [cxt 0] Pipeline 'ingress': start
[12:24:09.979] [bmv2] [T] [thread 16892] [39.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:09.979] [bmv2] [D] [thread 16892] [39.0] [cxt 0] Looking up key:

[12:24:09.979] [bmv2] [D] [thread 16892] [39.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:09.979] [bmv2] [D] [thread 16892] [39.0] [cxt 0] Action entry is resist171 - 
[12:24:09.979] [bmv2] [T] [thread 16892] [39.0] [cxt 0] Action resist171
[12:24:09.979] [bmv2] [T] [thread 16892] [39.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:09.979] [bmv2] [T] [thread 16892] [39.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:09.979] [bmv2] [T] [thread 16892] [39.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:09.979] [bmv2] [T] [thread 16892] [39.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:09.979] [bmv2] [T] [thread 16892] [39.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:09.979] [bmv2] [T] [thread 16892] [39.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:09.979] [bmv2] [D] [thread 16892] [39.0] [cxt 0] Pipeline 'ingress': end
[12:24:09.979] [bmv2] [D] [thread 16892] [39.0] [cxt 0] Egress port is 0
[12:24:09.979] [bmv2] [D] [thread 16892] [40.0] [cxt 0] Processing packet received on port 34
[12:24:09.979] [bmv2] [D] [thread 16892] [40.0] [cxt 0] Parser 'parser': start
[12:24:09.979] [bmv2] [D] [thread 16892] [40.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:09.979] [bmv2] [D] [thread 16892] [40.0] [cxt 0] Extracting header 'ethernet'
[12:24:09.979] [bmv2] [D] [thread 16892] [40.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:09.979] [bmv2] [T] [thread 16892] [40.0] [cxt 0] Bytes parsed: 14
[12:24:09.979] [bmv2] [D] [thread 16892] [40.0] [cxt 0] Parser 'parser': end
[12:24:09.979] [bmv2] [D] [thread 16892] [40.0] [cxt 0] Pipeline 'ingress': start
[12:24:09.979] [bmv2] [T] [thread 16892] [40.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:09.979] [bmv2] [D] [thread 16892] [40.0] [cxt 0] Looking up key:

[12:24:09.979] [bmv2] [D] [thread 16892] [40.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:09.979] [bmv2] [D] [thread 16892] [40.0] [cxt 0] Action entry is resist171 - 
[12:24:09.979] [bmv2] [T] [thread 16892] [40.0] [cxt 0] Action resist171
[12:24:09.979] [bmv2] [T] [thread 16892] [40.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:09.979] [bmv2] [T] [thread 16892] [40.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:09.979] [bmv2] [T] [thread 16892] [40.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:09.979] [bmv2] [T] [thread 16892] [40.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:09.979] [bmv2] [T] [thread 16892] [40.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:09.979] [bmv2] [T] [thread 16892] [40.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:09.979] [bmv2] [D] [thread 16892] [40.0] [cxt 0] Pipeline 'ingress': end
[12:24:09.979] [bmv2] [D] [thread 16892] [40.0] [cxt 0] Egress port is 0
[12:24:09.979] [bmv2] [D] [thread 16893] [39.0] [cxt 0] Pipeline 'egress': start
[12:24:09.979] [bmv2] [T] [thread 16893] [39.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:09.979] [bmv2] [T] [thread 16893] [39.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:09.979] [bmv2] [D] [thread 16893] [39.0] [cxt 0] Pipeline 'egress': end
[12:24:09.979] [bmv2] [D] [thread 16893] [39.0] [cxt 0] Deparser 'deparser': start
[12:24:09.979] [bmv2] [T] [thread 16893] [39.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:09.979] [bmv2] [D] [thread 16893] [39.0] [cxt 0] Deparsing header 'ethernet'
[12:24:09.979] [bmv2] [D] [thread 16893] [39.0] [cxt 0] Deparser 'deparser': end
[12:24:09.980] [bmv2] [D] [thread 16893] [40.0] [cxt 0] Pipeline 'egress': start
[12:24:09.980] [bmv2] [T] [thread 16893] [40.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:09.980] [bmv2] [T] [thread 16893] [40.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:09.980] [bmv2] [D] [thread 16893] [40.0] [cxt 0] Pipeline 'egress': end
[12:24:09.980] [bmv2] [D] [thread 16893] [40.0] [cxt 0] Deparser 'deparser': start
[12:24:09.980] [bmv2] [T] [thread 16893] [40.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:09.980] [bmv2] [D] [thread 16893] [40.0] [cxt 0] Deparsing header 'ethernet'
[12:24:09.980] [bmv2] [D] [thread 16893] [40.0] [cxt 0] Deparser 'deparser': end
[12:24:09.980] [bmv2] [D] [thread 16897] [39.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:09.980] [bmv2] [D] [thread 16897] [40.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:10.996] [bmv2] [D] [thread 16892] [41.0] [cxt 0] Processing packet received on port 35
[12:24:10.996] [bmv2] [D] [thread 16892] [41.0] [cxt 0] Parser 'parser': start
[12:24:10.996] [bmv2] [D] [thread 16892] [41.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:10.996] [bmv2] [D] [thread 16892] [41.0] [cxt 0] Extracting header 'ethernet'
[12:24:10.996] [bmv2] [D] [thread 16892] [41.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:10.996] [bmv2] [T] [thread 16892] [41.0] [cxt 0] Bytes parsed: 14
[12:24:10.996] [bmv2] [D] [thread 16892] [41.0] [cxt 0] Parser 'parser': end
[12:24:10.996] [bmv2] [D] [thread 16892] [41.0] [cxt 0] Pipeline 'ingress': start
[12:24:10.996] [bmv2] [T] [thread 16892] [41.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:10.996] [bmv2] [D] [thread 16892] [41.0] [cxt 0] Looking up key:

[12:24:10.996] [bmv2] [D] [thread 16892] [41.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:10.996] [bmv2] [D] [thread 16892] [41.0] [cxt 0] Action entry is resist171 - 
[12:24:10.996] [bmv2] [T] [thread 16892] [41.0] [cxt 0] Action resist171
[12:24:10.996] [bmv2] [T] [thread 16892] [41.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:10.996] [bmv2] [T] [thread 16892] [41.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:10.996] [bmv2] [T] [thread 16892] [41.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:10.996] [bmv2] [T] [thread 16892] [41.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:10.996] [bmv2] [T] [thread 16892] [41.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:10.996] [bmv2] [T] [thread 16892] [41.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:10.996] [bmv2] [D] [thread 16892] [41.0] [cxt 0] Pipeline 'ingress': end
[12:24:10.996] [bmv2] [D] [thread 16892] [41.0] [cxt 0] Egress port is 0
[12:24:10.996] [bmv2] [D] [thread 16893] [41.0] [cxt 0] Pipeline 'egress': start
[12:24:10.996] [bmv2] [T] [thread 16893] [41.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:10.996] [bmv2] [T] [thread 16893] [41.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:10.996] [bmv2] [D] [thread 16893] [41.0] [cxt 0] Pipeline 'egress': end
[12:24:10.996] [bmv2] [D] [thread 16893] [41.0] [cxt 0] Deparser 'deparser': start
[12:24:10.996] [bmv2] [T] [thread 16893] [41.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:10.996] [bmv2] [D] [thread 16893] [41.0] [cxt 0] Deparsing header 'ethernet'
[12:24:10.996] [bmv2] [D] [thread 16893] [41.0] [cxt 0] Deparser 'deparser': end
[12:24:10.997] [bmv2] [D] [thread 16897] [41.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:11.252] [bmv2] [D] [thread 16892] [42.0] [cxt 0] Processing packet received on port 12
[12:24:11.252] [bmv2] [D] [thread 16892] [42.0] [cxt 0] Parser 'parser': start
[12:24:11.252] [bmv2] [D] [thread 16892] [42.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:11.252] [bmv2] [D] [thread 16892] [42.0] [cxt 0] Extracting header 'ethernet'
[12:24:11.252] [bmv2] [D] [thread 16892] [42.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:11.252] [bmv2] [T] [thread 16892] [42.0] [cxt 0] Bytes parsed: 14
[12:24:11.252] [bmv2] [D] [thread 16892] [42.0] [cxt 0] Parser 'parser': end
[12:24:11.252] [bmv2] [D] [thread 16892] [42.0] [cxt 0] Pipeline 'ingress': start
[12:24:11.252] [bmv2] [T] [thread 16892] [42.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:11.252] [bmv2] [D] [thread 16892] [42.0] [cxt 0] Looking up key:

[12:24:11.252] [bmv2] [D] [thread 16892] [42.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:11.252] [bmv2] [D] [thread 16892] [42.0] [cxt 0] Action entry is resist171 - 
[12:24:11.252] [bmv2] [T] [thread 16892] [42.0] [cxt 0] Action resist171
[12:24:11.252] [bmv2] [T] [thread 16892] [42.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:11.253] [bmv2] [T] [thread 16892] [42.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:11.253] [bmv2] [T] [thread 16892] [42.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:11.253] [bmv2] [T] [thread 16892] [42.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:11.253] [bmv2] [T] [thread 16892] [42.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:11.253] [bmv2] [T] [thread 16892] [42.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:11.253] [bmv2] [D] [thread 16892] [42.0] [cxt 0] Pipeline 'ingress': end
[12:24:11.253] [bmv2] [D] [thread 16892] [42.0] [cxt 0] Egress port is 0
[12:24:11.253] [bmv2] [D] [thread 16892] [43.0] [cxt 0] Processing packet received on port 15
[12:24:11.253] [bmv2] [D] [thread 16892] [43.0] [cxt 0] Parser 'parser': start
[12:24:11.253] [bmv2] [D] [thread 16892] [43.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:11.253] [bmv2] [D] [thread 16892] [43.0] [cxt 0] Extracting header 'ethernet'
[12:24:11.253] [bmv2] [D] [thread 16892] [43.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:11.253] [bmv2] [T] [thread 16892] [43.0] [cxt 0] Bytes parsed: 14
[12:24:11.253] [bmv2] [D] [thread 16892] [43.0] [cxt 0] Parser 'parser': end
[12:24:11.253] [bmv2] [D] [thread 16892] [43.0] [cxt 0] Pipeline 'ingress': start
[12:24:11.253] [bmv2] [T] [thread 16892] [43.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:11.253] [bmv2] [D] [thread 16892] [43.0] [cxt 0] Looking up key:

[12:24:11.253] [bmv2] [D] [thread 16892] [43.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:11.253] [bmv2] [D] [thread 16892] [43.0] [cxt 0] Action entry is resist171 - 
[12:24:11.253] [bmv2] [T] [thread 16892] [43.0] [cxt 0] Action resist171
[12:24:11.253] [bmv2] [T] [thread 16892] [43.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:11.253] [bmv2] [T] [thread 16892] [43.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:11.253] [bmv2] [T] [thread 16892] [43.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:11.253] [bmv2] [T] [thread 16892] [43.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:11.253] [bmv2] [T] [thread 16892] [43.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:11.253] [bmv2] [T] [thread 16892] [43.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:11.253] [bmv2] [D] [thread 16892] [43.0] [cxt 0] Pipeline 'ingress': end
[12:24:11.253] [bmv2] [D] [thread 16892] [43.0] [cxt 0] Egress port is 0
[12:24:11.253] [bmv2] [D] [thread 16892] [44.0] [cxt 0] Processing packet received on port 10
[12:24:11.253] [bmv2] [D] [thread 16892] [44.0] [cxt 0] Parser 'parser': start
[12:24:11.253] [bmv2] [D] [thread 16892] [44.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:11.253] [bmv2] [D] [thread 16892] [44.0] [cxt 0] Extracting header 'ethernet'
[12:24:11.253] [bmv2] [D] [thread 16892] [44.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:11.253] [bmv2] [T] [thread 16892] [44.0] [cxt 0] Bytes parsed: 14
[12:24:11.253] [bmv2] [D] [thread 16892] [44.0] [cxt 0] Parser 'parser': end
[12:24:11.253] [bmv2] [D] [thread 16892] [44.0] [cxt 0] Pipeline 'ingress': start
[12:24:11.253] [bmv2] [T] [thread 16892] [44.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:11.253] [bmv2] [D] [thread 16892] [44.0] [cxt 0] Looking up key:

[12:24:11.253] [bmv2] [D] [thread 16892] [44.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:11.253] [bmv2] [D] [thread 16892] [44.0] [cxt 0] Action entry is resist171 - 
[12:24:11.253] [bmv2] [T] [thread 16892] [44.0] [cxt 0] Action resist171
[12:24:11.253] [bmv2] [T] [thread 16892] [44.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:11.253] [bmv2] [T] [thread 16892] [44.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:11.253] [bmv2] [T] [thread 16892] [44.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:11.253] [bmv2] [T] [thread 16892] [44.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:11.253] [bmv2] [T] [thread 16892] [44.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:11.253] [bmv2] [T] [thread 16892] [44.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:11.253] [bmv2] [D] [thread 16892] [44.0] [cxt 0] Pipeline 'ingress': end
[12:24:11.253] [bmv2] [D] [thread 16892] [44.0] [cxt 0] Egress port is 0
[12:24:11.253] [bmv2] [D] [thread 16892] [45.0] [cxt 0] Processing packet received on port 11
[12:24:11.253] [bmv2] [D] [thread 16892] [45.0] [cxt 0] Parser 'parser': start
[12:24:11.253] [bmv2] [D] [thread 16892] [45.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:11.253] [bmv2] [D] [thread 16892] [45.0] [cxt 0] Extracting header 'ethernet'
[12:24:11.253] [bmv2] [D] [thread 16892] [45.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:11.253] [bmv2] [T] [thread 16892] [45.0] [cxt 0] Bytes parsed: 14
[12:24:11.253] [bmv2] [D] [thread 16892] [45.0] [cxt 0] Parser 'parser': end
[12:24:11.253] [bmv2] [D] [thread 16892] [45.0] [cxt 0] Pipeline 'ingress': start
[12:24:11.253] [bmv2] [T] [thread 16892] [45.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:11.253] [bmv2] [D] [thread 16892] [45.0] [cxt 0] Looking up key:

[12:24:11.253] [bmv2] [D] [thread 16892] [45.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:11.253] [bmv2] [D] [thread 16892] [45.0] [cxt 0] Action entry is resist171 - 
[12:24:11.253] [bmv2] [T] [thread 16892] [45.0] [cxt 0] Action resist171
[12:24:11.253] [bmv2] [T] [thread 16892] [45.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:11.253] [bmv2] [T] [thread 16892] [45.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:11.253] [bmv2] [T] [thread 16892] [45.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:11.253] [bmv2] [T] [thread 16892] [45.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:11.253] [bmv2] [T] [thread 16892] [45.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:11.253] [bmv2] [T] [thread 16892] [45.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:11.253] [bmv2] [D] [thread 16892] [45.0] [cxt 0] Pipeline 'ingress': end
[12:24:11.253] [bmv2] [D] [thread 16892] [45.0] [cxt 0] Egress port is 0
[12:24:11.253] [bmv2] [D] [thread 16893] [42.0] [cxt 0] Pipeline 'egress': start
[12:24:11.253] [bmv2] [T] [thread 16893] [42.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:11.253] [bmv2] [T] [thread 16893] [42.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:11.253] [bmv2] [D] [thread 16893] [42.0] [cxt 0] Pipeline 'egress': end
[12:24:11.253] [bmv2] [D] [thread 16893] [42.0] [cxt 0] Deparser 'deparser': start
[12:24:11.253] [bmv2] [T] [thread 16893] [42.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:11.253] [bmv2] [D] [thread 16893] [42.0] [cxt 0] Deparsing header 'ethernet'
[12:24:11.253] [bmv2] [D] [thread 16893] [42.0] [cxt 0] Deparser 'deparser': end
[12:24:11.253] [bmv2] [D] [thread 16893] [43.0] [cxt 0] Pipeline 'egress': start
[12:24:11.253] [bmv2] [T] [thread 16893] [43.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:11.253] [bmv2] [T] [thread 16893] [43.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:11.253] [bmv2] [D] [thread 16893] [43.0] [cxt 0] Pipeline 'egress': end
[12:24:11.253] [bmv2] [D] [thread 16893] [43.0] [cxt 0] Deparser 'deparser': start
[12:24:11.253] [bmv2] [T] [thread 16893] [43.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:11.253] [bmv2] [D] [thread 16893] [43.0] [cxt 0] Deparsing header 'ethernet'
[12:24:11.253] [bmv2] [D] [thread 16893] [43.0] [cxt 0] Deparser 'deparser': end
[12:24:11.253] [bmv2] [D] [thread 16893] [44.0] [cxt 0] Pipeline 'egress': start
[12:24:11.253] [bmv2] [T] [thread 16893] [44.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:11.253] [bmv2] [T] [thread 16893] [44.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:11.253] [bmv2] [D] [thread 16893] [44.0] [cxt 0] Pipeline 'egress': end
[12:24:11.253] [bmv2] [D] [thread 16893] [44.0] [cxt 0] Deparser 'deparser': start
[12:24:11.253] [bmv2] [T] [thread 16893] [44.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:11.253] [bmv2] [D] [thread 16893] [44.0] [cxt 0] Deparsing header 'ethernet'
[12:24:11.253] [bmv2] [D] [thread 16893] [44.0] [cxt 0] Deparser 'deparser': end
[12:24:11.253] [bmv2] [D] [thread 16893] [45.0] [cxt 0] Pipeline 'egress': start
[12:24:11.253] [bmv2] [T] [thread 16893] [45.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:11.253] [bmv2] [T] [thread 16893] [45.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:11.253] [bmv2] [D] [thread 16893] [45.0] [cxt 0] Pipeline 'egress': end
[12:24:11.253] [bmv2] [D] [thread 16893] [45.0] [cxt 0] Deparser 'deparser': start
[12:24:11.253] [bmv2] [T] [thread 16893] [45.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:11.253] [bmv2] [D] [thread 16893] [45.0] [cxt 0] Deparsing header 'ethernet'
[12:24:11.253] [bmv2] [D] [thread 16893] [45.0] [cxt 0] Deparser 'deparser': end
[12:24:11.253] [bmv2] [D] [thread 16897] [42.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:11.253] [bmv2] [D] [thread 16897] [43.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:11.253] [bmv2] [D] [thread 16897] [44.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:11.253] [bmv2] [D] [thread 16897] [45.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:11.784] [bmv2] [D] [thread 16892] [46.0] [cxt 0] Processing packet received on port 40
[12:24:11.784] [bmv2] [D] [thread 16892] [46.0] [cxt 0] Parser 'parser': start
[12:24:11.784] [bmv2] [D] [thread 16892] [46.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:11.784] [bmv2] [D] [thread 16892] [46.0] [cxt 0] Extracting header 'ethernet'
[12:24:11.784] [bmv2] [D] [thread 16892] [46.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:11.784] [bmv2] [T] [thread 16892] [46.0] [cxt 0] Bytes parsed: 14
[12:24:11.784] [bmv2] [D] [thread 16892] [46.0] [cxt 0] Parser 'parser': end
[12:24:11.784] [bmv2] [D] [thread 16892] [46.0] [cxt 0] Pipeline 'ingress': start
[12:24:11.784] [bmv2] [T] [thread 16892] [46.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:11.784] [bmv2] [D] [thread 16892] [46.0] [cxt 0] Looking up key:

[12:24:11.784] [bmv2] [D] [thread 16892] [46.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:11.784] [bmv2] [D] [thread 16892] [46.0] [cxt 0] Action entry is resist171 - 
[12:24:11.784] [bmv2] [T] [thread 16892] [46.0] [cxt 0] Action resist171
[12:24:11.784] [bmv2] [T] [thread 16892] [46.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:11.784] [bmv2] [T] [thread 16892] [46.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:11.784] [bmv2] [T] [thread 16892] [46.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:11.784] [bmv2] [T] [thread 16892] [46.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:11.784] [bmv2] [T] [thread 16892] [46.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:11.784] [bmv2] [T] [thread 16892] [46.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:11.784] [bmv2] [D] [thread 16892] [46.0] [cxt 0] Pipeline 'ingress': end
[12:24:11.784] [bmv2] [D] [thread 16892] [46.0] [cxt 0] Egress port is 0
[12:24:11.784] [bmv2] [D] [thread 16893] [46.0] [cxt 0] Pipeline 'egress': start
[12:24:11.784] [bmv2] [T] [thread 16893] [46.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:11.784] [bmv2] [T] [thread 16893] [46.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:11.784] [bmv2] [D] [thread 16893] [46.0] [cxt 0] Pipeline 'egress': end
[12:24:11.784] [bmv2] [D] [thread 16893] [46.0] [cxt 0] Deparser 'deparser': start
[12:24:11.784] [bmv2] [T] [thread 16893] [46.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:11.784] [bmv2] [D] [thread 16893] [46.0] [cxt 0] Deparsing header 'ethernet'
[12:24:11.784] [bmv2] [D] [thread 16893] [46.0] [cxt 0] Deparser 'deparser': end
[12:24:11.784] [bmv2] [D] [thread 16897] [46.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:12.277] [bmv2] [D] [thread 16892] [47.0] [cxt 0] Processing packet received on port 36
[12:24:12.277] [bmv2] [D] [thread 16892] [47.0] [cxt 0] Parser 'parser': start
[12:24:12.277] [bmv2] [D] [thread 16892] [47.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:12.277] [bmv2] [D] [thread 16892] [47.0] [cxt 0] Extracting header 'ethernet'
[12:24:12.277] [bmv2] [D] [thread 16892] [47.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:12.277] [bmv2] [T] [thread 16892] [47.0] [cxt 0] Bytes parsed: 14
[12:24:12.277] [bmv2] [D] [thread 16892] [47.0] [cxt 0] Parser 'parser': end
[12:24:12.277] [bmv2] [D] [thread 16892] [47.0] [cxt 0] Pipeline 'ingress': start
[12:24:12.277] [bmv2] [T] [thread 16892] [47.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:12.277] [bmv2] [D] [thread 16892] [47.0] [cxt 0] Looking up key:

[12:24:12.277] [bmv2] [D] [thread 16892] [47.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:12.277] [bmv2] [D] [thread 16892] [47.0] [cxt 0] Action entry is resist171 - 
[12:24:12.277] [bmv2] [T] [thread 16892] [47.0] [cxt 0] Action resist171
[12:24:12.277] [bmv2] [T] [thread 16892] [47.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:12.277] [bmv2] [T] [thread 16892] [47.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:12.277] [bmv2] [T] [thread 16892] [47.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:12.277] [bmv2] [T] [thread 16892] [47.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:12.277] [bmv2] [T] [thread 16892] [47.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:12.277] [bmv2] [T] [thread 16892] [47.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:12.277] [bmv2] [D] [thread 16892] [47.0] [cxt 0] Pipeline 'ingress': end
[12:24:12.277] [bmv2] [D] [thread 16892] [47.0] [cxt 0] Egress port is 0
[12:24:12.277] [bmv2] [D] [thread 16892] [48.0] [cxt 0] Processing packet received on port 39
[12:24:12.277] [bmv2] [D] [thread 16892] [48.0] [cxt 0] Parser 'parser': start
[12:24:12.277] [bmv2] [D] [thread 16892] [48.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:12.277] [bmv2] [D] [thread 16892] [48.0] [cxt 0] Extracting header 'ethernet'
[12:24:12.277] [bmv2] [D] [thread 16892] [48.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:12.277] [bmv2] [T] [thread 16892] [48.0] [cxt 0] Bytes parsed: 14
[12:24:12.277] [bmv2] [D] [thread 16892] [48.0] [cxt 0] Parser 'parser': end
[12:24:12.277] [bmv2] [D] [thread 16892] [48.0] [cxt 0] Pipeline 'ingress': start
[12:24:12.277] [bmv2] [T] [thread 16892] [48.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:12.277] [bmv2] [D] [thread 16892] [48.0] [cxt 0] Looking up key:

[12:24:12.277] [bmv2] [D] [thread 16892] [48.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:12.277] [bmv2] [D] [thread 16892] [48.0] [cxt 0] Action entry is resist171 - 
[12:24:12.277] [bmv2] [T] [thread 16892] [48.0] [cxt 0] Action resist171
[12:24:12.277] [bmv2] [T] [thread 16892] [48.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:12.277] [bmv2] [T] [thread 16892] [48.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:12.277] [bmv2] [T] [thread 16892] [48.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:12.277] [bmv2] [T] [thread 16892] [48.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:12.277] [bmv2] [T] [thread 16892] [48.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:12.277] [bmv2] [T] [thread 16892] [48.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:12.277] [bmv2] [D] [thread 16892] [48.0] [cxt 0] Pipeline 'ingress': end
[12:24:12.277] [bmv2] [D] [thread 16892] [48.0] [cxt 0] Egress port is 0
[12:24:12.277] [bmv2] [D] [thread 16893] [47.0] [cxt 0] Pipeline 'egress': start
[12:24:12.277] [bmv2] [T] [thread 16893] [47.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:12.277] [bmv2] [T] [thread 16893] [47.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:12.277] [bmv2] [D] [thread 16893] [47.0] [cxt 0] Pipeline 'egress': end
[12:24:12.277] [bmv2] [D] [thread 16893] [47.0] [cxt 0] Deparser 'deparser': start
[12:24:12.277] [bmv2] [T] [thread 16893] [47.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:12.277] [bmv2] [D] [thread 16893] [47.0] [cxt 0] Deparsing header 'ethernet'
[12:24:12.277] [bmv2] [D] [thread 16893] [47.0] [cxt 0] Deparser 'deparser': end
[12:24:12.278] [bmv2] [D] [thread 16893] [48.0] [cxt 0] Pipeline 'egress': start
[12:24:12.278] [bmv2] [T] [thread 16893] [48.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:12.278] [bmv2] [T] [thread 16893] [48.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:12.278] [bmv2] [D] [thread 16893] [48.0] [cxt 0] Pipeline 'egress': end
[12:24:12.278] [bmv2] [D] [thread 16893] [48.0] [cxt 0] Deparser 'deparser': start
[12:24:12.278] [bmv2] [T] [thread 16893] [48.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:12.278] [bmv2] [D] [thread 16893] [48.0] [cxt 0] Deparsing header 'ethernet'
[12:24:12.278] [bmv2] [D] [thread 16893] [48.0] [cxt 0] Deparser 'deparser': end
[12:24:12.278] [bmv2] [D] [thread 16897] [47.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:12.278] [bmv2] [D] [thread 16897] [48.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:13.300] [bmv2] [D] [thread 16892] [49.0] [cxt 0] Processing packet received on port 17
[12:24:13.300] [bmv2] [D] [thread 16892] [49.0] [cxt 0] Parser 'parser': start
[12:24:13.300] [bmv2] [D] [thread 16892] [49.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:13.300] [bmv2] [D] [thread 16892] [49.0] [cxt 0] Extracting header 'ethernet'
[12:24:13.300] [bmv2] [D] [thread 16892] [49.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:13.300] [bmv2] [T] [thread 16892] [49.0] [cxt 0] Bytes parsed: 14
[12:24:13.300] [bmv2] [D] [thread 16892] [49.0] [cxt 0] Parser 'parser': end
[12:24:13.300] [bmv2] [D] [thread 16892] [49.0] [cxt 0] Pipeline 'ingress': start
[12:24:13.300] [bmv2] [T] [thread 16892] [49.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:13.300] [bmv2] [D] [thread 16892] [49.0] [cxt 0] Looking up key:

[12:24:13.300] [bmv2] [D] [thread 16892] [49.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:13.300] [bmv2] [D] [thread 16892] [49.0] [cxt 0] Action entry is resist171 - 
[12:24:13.300] [bmv2] [T] [thread 16892] [49.0] [cxt 0] Action resist171
[12:24:13.300] [bmv2] [T] [thread 16892] [49.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:13.300] [bmv2] [T] [thread 16892] [49.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:13.300] [bmv2] [T] [thread 16892] [49.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:13.300] [bmv2] [T] [thread 16892] [49.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:13.300] [bmv2] [T] [thread 16892] [49.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:13.300] [bmv2] [T] [thread 16892] [49.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:13.300] [bmv2] [D] [thread 16892] [49.0] [cxt 0] Pipeline 'ingress': end
[12:24:13.300] [bmv2] [D] [thread 16892] [49.0] [cxt 0] Egress port is 0
[12:24:13.300] [bmv2] [D] [thread 16892] [50.0] [cxt 0] Processing packet received on port 22
[12:24:13.300] [bmv2] [D] [thread 16892] [50.0] [cxt 0] Parser 'parser': start
[12:24:13.300] [bmv2] [D] [thread 16892] [50.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:13.300] [bmv2] [D] [thread 16892] [50.0] [cxt 0] Extracting header 'ethernet'
[12:24:13.300] [bmv2] [D] [thread 16892] [50.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:13.300] [bmv2] [T] [thread 16892] [50.0] [cxt 0] Bytes parsed: 14
[12:24:13.300] [bmv2] [D] [thread 16892] [50.0] [cxt 0] Parser 'parser': end
[12:24:13.300] [bmv2] [D] [thread 16892] [50.0] [cxt 0] Pipeline 'ingress': start
[12:24:13.300] [bmv2] [T] [thread 16892] [50.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:13.300] [bmv2] [D] [thread 16892] [50.0] [cxt 0] Looking up key:

[12:24:13.300] [bmv2] [D] [thread 16892] [50.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:13.300] [bmv2] [D] [thread 16892] [50.0] [cxt 0] Action entry is resist171 - 
[12:24:13.300] [bmv2] [T] [thread 16892] [50.0] [cxt 0] Action resist171
[12:24:13.300] [bmv2] [T] [thread 16892] [50.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:13.300] [bmv2] [T] [thread 16892] [50.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:13.300] [bmv2] [T] [thread 16892] [50.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:13.300] [bmv2] [T] [thread 16892] [50.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:13.300] [bmv2] [T] [thread 16892] [50.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:13.300] [bmv2] [T] [thread 16892] [50.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:13.300] [bmv2] [D] [thread 16892] [50.0] [cxt 0] Pipeline 'ingress': end
[12:24:13.300] [bmv2] [D] [thread 16892] [50.0] [cxt 0] Egress port is 0
[12:24:13.300] [bmv2] [D] [thread 16892] [51.0] [cxt 0] Processing packet received on port 23
[12:24:13.300] [bmv2] [D] [thread 16892] [51.0] [cxt 0] Parser 'parser': start
[12:24:13.300] [bmv2] [D] [thread 16892] [51.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:13.300] [bmv2] [D] [thread 16892] [51.0] [cxt 0] Extracting header 'ethernet'
[12:24:13.300] [bmv2] [D] [thread 16892] [51.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:13.300] [bmv2] [T] [thread 16892] [51.0] [cxt 0] Bytes parsed: 14
[12:24:13.300] [bmv2] [D] [thread 16892] [51.0] [cxt 0] Parser 'parser': end
[12:24:13.300] [bmv2] [D] [thread 16892] [51.0] [cxt 0] Pipeline 'ingress': start
[12:24:13.300] [bmv2] [T] [thread 16892] [51.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:13.300] [bmv2] [D] [thread 16892] [51.0] [cxt 0] Looking up key:

[12:24:13.300] [bmv2] [D] [thread 16892] [51.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:13.300] [bmv2] [D] [thread 16892] [51.0] [cxt 0] Action entry is resist171 - 
[12:24:13.300] [bmv2] [T] [thread 16892] [51.0] [cxt 0] Action resist171
[12:24:13.300] [bmv2] [T] [thread 16892] [51.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:13.300] [bmv2] [T] [thread 16892] [51.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:13.300] [bmv2] [T] [thread 16892] [51.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:13.300] [bmv2] [T] [thread 16892] [51.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:13.300] [bmv2] [T] [thread 16892] [51.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:13.300] [bmv2] [T] [thread 16892] [51.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:13.300] [bmv2] [D] [thread 16892] [51.0] [cxt 0] Pipeline 'ingress': end
[12:24:13.300] [bmv2] [D] [thread 16892] [51.0] [cxt 0] Egress port is 0
[12:24:13.300] [bmv2] [D] [thread 16892] [52.0] [cxt 0] Processing packet received on port 25
[12:24:13.300] [bmv2] [D] [thread 16892] [52.0] [cxt 0] Parser 'parser': start
[12:24:13.300] [bmv2] [D] [thread 16892] [52.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:13.300] [bmv2] [D] [thread 16892] [52.0] [cxt 0] Extracting header 'ethernet'
[12:24:13.300] [bmv2] [D] [thread 16892] [52.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:13.300] [bmv2] [T] [thread 16892] [52.0] [cxt 0] Bytes parsed: 14
[12:24:13.300] [bmv2] [D] [thread 16892] [52.0] [cxt 0] Parser 'parser': end
[12:24:13.300] [bmv2] [D] [thread 16892] [52.0] [cxt 0] Pipeline 'ingress': start
[12:24:13.300] [bmv2] [T] [thread 16892] [52.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:13.300] [bmv2] [D] [thread 16892] [52.0] [cxt 0] Looking up key:

[12:24:13.300] [bmv2] [D] [thread 16892] [52.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:13.300] [bmv2] [D] [thread 16892] [52.0] [cxt 0] Action entry is resist171 - 
[12:24:13.300] [bmv2] [T] [thread 16892] [52.0] [cxt 0] Action resist171
[12:24:13.300] [bmv2] [T] [thread 16892] [52.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:13.300] [bmv2] [T] [thread 16892] [52.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:13.300] [bmv2] [T] [thread 16892] [52.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:13.300] [bmv2] [T] [thread 16892] [52.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:13.300] [bmv2] [T] [thread 16892] [52.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:13.300] [bmv2] [T] [thread 16892] [52.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:13.300] [bmv2] [D] [thread 16892] [52.0] [cxt 0] Pipeline 'ingress': end
[12:24:13.300] [bmv2] [D] [thread 16892] [52.0] [cxt 0] Egress port is 0
[12:24:13.300] [bmv2] [D] [thread 16892] [53.0] [cxt 0] Processing packet received on port 26
[12:24:13.300] [bmv2] [D] [thread 16892] [53.0] [cxt 0] Parser 'parser': start
[12:24:13.300] [bmv2] [D] [thread 16892] [53.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:13.300] [bmv2] [D] [thread 16892] [53.0] [cxt 0] Extracting header 'ethernet'
[12:24:13.300] [bmv2] [D] [thread 16892] [53.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:13.300] [bmv2] [T] [thread 16892] [53.0] [cxt 0] Bytes parsed: 14
[12:24:13.300] [bmv2] [D] [thread 16892] [53.0] [cxt 0] Parser 'parser': end
[12:24:13.300] [bmv2] [D] [thread 16892] [53.0] [cxt 0] Pipeline 'ingress': start
[12:24:13.300] [bmv2] [T] [thread 16892] [53.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:13.300] [bmv2] [D] [thread 16892] [53.0] [cxt 0] Looking up key:

[12:24:13.300] [bmv2] [D] [thread 16892] [53.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:13.300] [bmv2] [D] [thread 16892] [53.0] [cxt 0] Action entry is resist171 - 
[12:24:13.300] [bmv2] [T] [thread 16892] [53.0] [cxt 0] Action resist171
[12:24:13.300] [bmv2] [T] [thread 16892] [53.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:13.300] [bmv2] [T] [thread 16892] [53.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:13.300] [bmv2] [T] [thread 16892] [53.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:13.300] [bmv2] [T] [thread 16892] [53.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:13.300] [bmv2] [T] [thread 16892] [53.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:13.300] [bmv2] [T] [thread 16892] [53.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:13.300] [bmv2] [D] [thread 16892] [53.0] [cxt 0] Pipeline 'ingress': end
[12:24:13.300] [bmv2] [D] [thread 16892] [53.0] [cxt 0] Egress port is 0
[12:24:13.300] [bmv2] [D] [thread 16892] [54.0] [cxt 0] Processing packet received on port 27
[12:24:13.300] [bmv2] [D] [thread 16892] [54.0] [cxt 0] Parser 'parser': start
[12:24:13.300] [bmv2] [D] [thread 16892] [54.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:13.300] [bmv2] [D] [thread 16892] [54.0] [cxt 0] Extracting header 'ethernet'
[12:24:13.300] [bmv2] [D] [thread 16892] [54.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:13.300] [bmv2] [T] [thread 16892] [54.0] [cxt 0] Bytes parsed: 14
[12:24:13.300] [bmv2] [D] [thread 16892] [54.0] [cxt 0] Parser 'parser': end
[12:24:13.300] [bmv2] [D] [thread 16892] [54.0] [cxt 0] Pipeline 'ingress': start
[12:24:13.300] [bmv2] [T] [thread 16892] [54.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:13.300] [bmv2] [D] [thread 16892] [54.0] [cxt 0] Looking up key:

[12:24:13.300] [bmv2] [D] [thread 16892] [54.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:13.300] [bmv2] [D] [thread 16892] [54.0] [cxt 0] Action entry is resist171 - 
[12:24:13.300] [bmv2] [T] [thread 16892] [54.0] [cxt 0] Action resist171
[12:24:13.300] [bmv2] [T] [thread 16892] [54.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:13.300] [bmv2] [T] [thread 16892] [54.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:13.300] [bmv2] [T] [thread 16892] [54.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:13.300] [bmv2] [T] [thread 16892] [54.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:13.300] [bmv2] [T] [thread 16892] [54.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:13.300] [bmv2] [T] [thread 16892] [54.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:13.300] [bmv2] [D] [thread 16892] [54.0] [cxt 0] Pipeline 'ingress': end
[12:24:13.300] [bmv2] [D] [thread 16892] [54.0] [cxt 0] Egress port is 0
[12:24:13.300] [bmv2] [D] [thread 16892] [55.0] [cxt 0] Processing packet received on port 38
[12:24:13.300] [bmv2] [D] [thread 16892] [55.0] [cxt 0] Parser 'parser': start
[12:24:13.300] [bmv2] [D] [thread 16892] [55.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:13.300] [bmv2] [D] [thread 16892] [55.0] [cxt 0] Extracting header 'ethernet'
[12:24:13.300] [bmv2] [D] [thread 16892] [55.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:13.300] [bmv2] [T] [thread 16892] [55.0] [cxt 0] Bytes parsed: 14
[12:24:13.300] [bmv2] [D] [thread 16892] [55.0] [cxt 0] Parser 'parser': end
[12:24:13.300] [bmv2] [D] [thread 16892] [55.0] [cxt 0] Pipeline 'ingress': start
[12:24:13.300] [bmv2] [T] [thread 16892] [55.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:13.300] [bmv2] [D] [thread 16892] [55.0] [cxt 0] Looking up key:

[12:24:13.300] [bmv2] [D] [thread 16892] [55.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:13.300] [bmv2] [D] [thread 16892] [55.0] [cxt 0] Action entry is resist171 - 
[12:24:13.300] [bmv2] [T] [thread 16892] [55.0] [cxt 0] Action resist171
[12:24:13.300] [bmv2] [T] [thread 16892] [55.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:13.300] [bmv2] [T] [thread 16892] [55.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:13.300] [bmv2] [T] [thread 16892] [55.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:13.300] [bmv2] [T] [thread 16892] [55.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:13.300] [bmv2] [T] [thread 16892] [55.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:13.300] [bmv2] [T] [thread 16892] [55.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:13.300] [bmv2] [D] [thread 16892] [55.0] [cxt 0] Pipeline 'ingress': end
[12:24:13.300] [bmv2] [D] [thread 16892] [55.0] [cxt 0] Egress port is 0
[12:24:13.300] [bmv2] [D] [thread 16893] [49.0] [cxt 0] Pipeline 'egress': start
[12:24:13.300] [bmv2] [T] [thread 16893] [49.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:13.300] [bmv2] [T] [thread 16893] [49.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:13.300] [bmv2] [D] [thread 16893] [49.0] [cxt 0] Pipeline 'egress': end
[12:24:13.300] [bmv2] [D] [thread 16893] [49.0] [cxt 0] Deparser 'deparser': start
[12:24:13.300] [bmv2] [T] [thread 16893] [49.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:13.300] [bmv2] [D] [thread 16893] [49.0] [cxt 0] Deparsing header 'ethernet'
[12:24:13.300] [bmv2] [D] [thread 16893] [49.0] [cxt 0] Deparser 'deparser': end
[12:24:13.300] [bmv2] [D] [thread 16893] [50.0] [cxt 0] Pipeline 'egress': start
[12:24:13.300] [bmv2] [T] [thread 16893] [50.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:13.300] [bmv2] [T] [thread 16893] [50.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:13.300] [bmv2] [D] [thread 16893] [50.0] [cxt 0] Pipeline 'egress': end
[12:24:13.300] [bmv2] [D] [thread 16893] [50.0] [cxt 0] Deparser 'deparser': start
[12:24:13.300] [bmv2] [T] [thread 16893] [50.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:13.300] [bmv2] [D] [thread 16893] [50.0] [cxt 0] Deparsing header 'ethernet'
[12:24:13.300] [bmv2] [D] [thread 16893] [50.0] [cxt 0] Deparser 'deparser': end
[12:24:13.300] [bmv2] [D] [thread 16893] [51.0] [cxt 0] Pipeline 'egress': start
[12:24:13.300] [bmv2] [T] [thread 16893] [51.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:13.300] [bmv2] [T] [thread 16893] [51.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:13.300] [bmv2] [D] [thread 16893] [51.0] [cxt 0] Pipeline 'egress': end
[12:24:13.300] [bmv2] [D] [thread 16893] [51.0] [cxt 0] Deparser 'deparser': start
[12:24:13.300] [bmv2] [T] [thread 16893] [51.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:13.300] [bmv2] [D] [thread 16893] [51.0] [cxt 0] Deparsing header 'ethernet'
[12:24:13.300] [bmv2] [D] [thread 16893] [51.0] [cxt 0] Deparser 'deparser': end
[12:24:13.300] [bmv2] [D] [thread 16893] [52.0] [cxt 0] Pipeline 'egress': start
[12:24:13.300] [bmv2] [T] [thread 16893] [52.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:13.300] [bmv2] [T] [thread 16893] [52.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:13.300] [bmv2] [D] [thread 16893] [52.0] [cxt 0] Pipeline 'egress': end
[12:24:13.300] [bmv2] [D] [thread 16893] [52.0] [cxt 0] Deparser 'deparser': start
[12:24:13.300] [bmv2] [T] [thread 16893] [52.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:13.300] [bmv2] [D] [thread 16893] [52.0] [cxt 0] Deparsing header 'ethernet'
[12:24:13.300] [bmv2] [D] [thread 16893] [52.0] [cxt 0] Deparser 'deparser': end
[12:24:13.300] [bmv2] [D] [thread 16893] [53.0] [cxt 0] Pipeline 'egress': start
[12:24:13.300] [bmv2] [T] [thread 16893] [53.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:13.300] [bmv2] [T] [thread 16893] [53.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:13.300] [bmv2] [D] [thread 16893] [53.0] [cxt 0] Pipeline 'egress': end
[12:24:13.300] [bmv2] [D] [thread 16893] [53.0] [cxt 0] Deparser 'deparser': start
[12:24:13.300] [bmv2] [T] [thread 16893] [53.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:13.300] [bmv2] [D] [thread 16893] [53.0] [cxt 0] Deparsing header 'ethernet'
[12:24:13.300] [bmv2] [D] [thread 16893] [53.0] [cxt 0] Deparser 'deparser': end
[12:24:13.300] [bmv2] [D] [thread 16893] [54.0] [cxt 0] Pipeline 'egress': start
[12:24:13.300] [bmv2] [T] [thread 16893] [54.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:13.300] [bmv2] [T] [thread 16893] [54.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:13.300] [bmv2] [D] [thread 16893] [54.0] [cxt 0] Pipeline 'egress': end
[12:24:13.300] [bmv2] [D] [thread 16893] [54.0] [cxt 0] Deparser 'deparser': start
[12:24:13.300] [bmv2] [T] [thread 16893] [54.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:13.300] [bmv2] [D] [thread 16893] [54.0] [cxt 0] Deparsing header 'ethernet'
[12:24:13.300] [bmv2] [D] [thread 16893] [54.0] [cxt 0] Deparser 'deparser': end
[12:24:13.300] [bmv2] [D] [thread 16893] [55.0] [cxt 0] Pipeline 'egress': start
[12:24:13.301] [bmv2] [T] [thread 16893] [55.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:13.301] [bmv2] [T] [thread 16893] [55.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:13.301] [bmv2] [D] [thread 16893] [55.0] [cxt 0] Pipeline 'egress': end
[12:24:13.301] [bmv2] [D] [thread 16893] [55.0] [cxt 0] Deparser 'deparser': start
[12:24:13.301] [bmv2] [T] [thread 16893] [55.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:13.301] [bmv2] [D] [thread 16893] [55.0] [cxt 0] Deparsing header 'ethernet'
[12:24:13.301] [bmv2] [D] [thread 16893] [55.0] [cxt 0] Deparser 'deparser': end
[12:24:13.301] [bmv2] [D] [thread 16897] [49.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:13.301] [bmv2] [D] [thread 16897] [50.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:13.301] [bmv2] [D] [thread 16897] [51.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:13.301] [bmv2] [D] [thread 16897] [52.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:13.301] [bmv2] [D] [thread 16897] [53.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:13.301] [bmv2] [D] [thread 16897] [54.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:13.301] [bmv2] [D] [thread 16897] [55.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:13.588] [bmv2] [D] [thread 16892] [56.0] [cxt 0] Processing packet received on port 42
[12:24:13.588] [bmv2] [D] [thread 16892] [56.0] [cxt 0] Parser 'parser': start
[12:24:13.588] [bmv2] [D] [thread 16892] [56.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:13.588] [bmv2] [D] [thread 16892] [56.0] [cxt 0] Extracting header 'ethernet'
[12:24:13.588] [bmv2] [D] [thread 16892] [56.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:13.588] [bmv2] [T] [thread 16892] [56.0] [cxt 0] Bytes parsed: 14
[12:24:13.588] [bmv2] [D] [thread 16892] [56.0] [cxt 0] Parser 'parser': end
[12:24:13.588] [bmv2] [D] [thread 16892] [56.0] [cxt 0] Pipeline 'ingress': start
[12:24:13.588] [bmv2] [T] [thread 16892] [56.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:13.588] [bmv2] [D] [thread 16892] [56.0] [cxt 0] Looking up key:

[12:24:13.590] [bmv2] [D] [thread 16892] [56.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:13.590] [bmv2] [D] [thread 16892] [56.0] [cxt 0] Action entry is resist171 - 
[12:24:13.590] [bmv2] [T] [thread 16892] [56.0] [cxt 0] Action resist171
[12:24:13.590] [bmv2] [T] [thread 16892] [56.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:13.590] [bmv2] [T] [thread 16892] [56.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:13.590] [bmv2] [T] [thread 16892] [56.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:13.590] [bmv2] [T] [thread 16892] [56.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:13.590] [bmv2] [T] [thread 16892] [56.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:13.590] [bmv2] [T] [thread 16892] [56.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:13.590] [bmv2] [D] [thread 16892] [56.0] [cxt 0] Pipeline 'ingress': end
[12:24:13.591] [bmv2] [D] [thread 16892] [56.0] [cxt 0] Egress port is 0
[12:24:13.593] [bmv2] [D] [thread 16893] [56.0] [cxt 0] Pipeline 'egress': start
[12:24:13.593] [bmv2] [T] [thread 16893] [56.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:13.593] [bmv2] [T] [thread 16893] [56.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:13.593] [bmv2] [D] [thread 16893] [56.0] [cxt 0] Pipeline 'egress': end
[12:24:13.593] [bmv2] [D] [thread 16893] [56.0] [cxt 0] Deparser 'deparser': start
[12:24:13.593] [bmv2] [T] [thread 16893] [56.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:13.593] [bmv2] [D] [thread 16893] [56.0] [cxt 0] Deparsing header 'ethernet'
[12:24:13.593] [bmv2] [D] [thread 16893] [56.0] [cxt 0] Deparser 'deparser': end
[12:24:13.593] [bmv2] [D] [thread 16897] [56.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:14.067] [bmv2] [D] [thread 16892] [57.0] [cxt 0] Processing packet received on port 50
[12:24:14.067] [bmv2] [D] [thread 16892] [57.0] [cxt 0] Parser 'parser': start
[12:24:14.067] [bmv2] [D] [thread 16892] [57.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:14.067] [bmv2] [D] [thread 16892] [57.0] [cxt 0] Extracting header 'ethernet'
[12:24:14.067] [bmv2] [D] [thread 16892] [57.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:14.067] [bmv2] [T] [thread 16892] [57.0] [cxt 0] Bytes parsed: 14
[12:24:14.067] [bmv2] [D] [thread 16892] [57.0] [cxt 0] Parser 'parser': end
[12:24:14.067] [bmv2] [D] [thread 16892] [57.0] [cxt 0] Pipeline 'ingress': start
[12:24:14.067] [bmv2] [T] [thread 16892] [57.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:14.067] [bmv2] [D] [thread 16892] [57.0] [cxt 0] Looking up key:

[12:24:14.067] [bmv2] [D] [thread 16892] [57.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:14.067] [bmv2] [D] [thread 16892] [57.0] [cxt 0] Action entry is resist171 - 
[12:24:14.067] [bmv2] [T] [thread 16892] [57.0] [cxt 0] Action resist171
[12:24:14.067] [bmv2] [T] [thread 16892] [57.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:14.067] [bmv2] [T] [thread 16892] [57.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:14.067] [bmv2] [T] [thread 16892] [57.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:14.067] [bmv2] [T] [thread 16892] [57.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:14.067] [bmv2] [T] [thread 16892] [57.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:14.067] [bmv2] [T] [thread 16892] [57.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:14.067] [bmv2] [D] [thread 16892] [57.0] [cxt 0] Pipeline 'ingress': end
[12:24:14.067] [bmv2] [D] [thread 16892] [57.0] [cxt 0] Egress port is 0
[12:24:14.068] [bmv2] [D] [thread 16893] [57.0] [cxt 0] Pipeline 'egress': start
[12:24:14.068] [bmv2] [T] [thread 16893] [57.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:14.068] [bmv2] [T] [thread 16893] [57.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:14.068] [bmv2] [D] [thread 16893] [57.0] [cxt 0] Pipeline 'egress': end
[12:24:14.068] [bmv2] [D] [thread 16893] [57.0] [cxt 0] Deparser 'deparser': start
[12:24:14.068] [bmv2] [T] [thread 16893] [57.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:14.068] [bmv2] [D] [thread 16893] [57.0] [cxt 0] Deparsing header 'ethernet'
[12:24:14.068] [bmv2] [D] [thread 16893] [57.0] [cxt 0] Deparser 'deparser': end
[12:24:14.068] [bmv2] [D] [thread 16897] [57.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:14.324] [bmv2] [D] [thread 16892] [58.0] [cxt 0] Processing packet received on port 47
[12:24:14.326] [bmv2] [D] [thread 16892] [58.0] [cxt 0] Parser 'parser': start
[12:24:14.326] [bmv2] [D] [thread 16892] [58.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:14.326] [bmv2] [D] [thread 16892] [58.0] [cxt 0] Extracting header 'ethernet'
[12:24:14.326] [bmv2] [D] [thread 16892] [58.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:14.326] [bmv2] [T] [thread 16892] [58.0] [cxt 0] Bytes parsed: 14
[12:24:14.326] [bmv2] [D] [thread 16892] [58.0] [cxt 0] Parser 'parser': end
[12:24:14.326] [bmv2] [D] [thread 16892] [58.0] [cxt 0] Pipeline 'ingress': start
[12:24:14.326] [bmv2] [T] [thread 16892] [58.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:14.326] [bmv2] [D] [thread 16892] [58.0] [cxt 0] Looking up key:

[12:24:14.326] [bmv2] [D] [thread 16892] [58.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:14.326] [bmv2] [D] [thread 16892] [58.0] [cxt 0] Action entry is resist171 - 
[12:24:14.326] [bmv2] [T] [thread 16892] [58.0] [cxt 0] Action resist171
[12:24:14.326] [bmv2] [T] [thread 16892] [58.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:14.326] [bmv2] [T] [thread 16892] [58.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:14.326] [bmv2] [T] [thread 16892] [58.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:14.326] [bmv2] [T] [thread 16892] [58.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:14.326] [bmv2] [T] [thread 16892] [58.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:14.326] [bmv2] [T] [thread 16892] [58.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:14.326] [bmv2] [D] [thread 16892] [58.0] [cxt 0] Pipeline 'ingress': end
[12:24:14.326] [bmv2] [D] [thread 16892] [58.0] [cxt 0] Egress port is 0
[12:24:14.326] [bmv2] [D] [thread 16893] [58.0] [cxt 0] Pipeline 'egress': start
[12:24:14.326] [bmv2] [T] [thread 16893] [58.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:14.326] [bmv2] [T] [thread 16893] [58.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:14.326] [bmv2] [D] [thread 16893] [58.0] [cxt 0] Pipeline 'egress': end
[12:24:14.326] [bmv2] [D] [thread 16893] [58.0] [cxt 0] Deparser 'deparser': start
[12:24:14.326] [bmv2] [T] [thread 16893] [58.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:14.327] [bmv2] [D] [thread 16893] [58.0] [cxt 0] Deparsing header 'ethernet'
[12:24:14.327] [bmv2] [D] [thread 16893] [58.0] [cxt 0] Deparser 'deparser': end
[12:24:14.327] [bmv2] [D] [thread 16897] [58.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:14.327] [bmv2] [D] [thread 16892] [59.0] [cxt 0] Processing packet received on port 3
[12:24:14.327] [bmv2] [D] [thread 16892] [59.0] [cxt 0] Parser 'parser': start
[12:24:14.327] [bmv2] [D] [thread 16892] [59.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:14.327] [bmv2] [D] [thread 16892] [59.0] [cxt 0] Extracting header 'ethernet'
[12:24:14.327] [bmv2] [D] [thread 16892] [59.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:14.327] [bmv2] [T] [thread 16892] [59.0] [cxt 0] Bytes parsed: 14
[12:24:14.327] [bmv2] [D] [thread 16892] [59.0] [cxt 0] Parser 'parser': end
[12:24:14.327] [bmv2] [D] [thread 16892] [59.0] [cxt 0] Pipeline 'ingress': start
[12:24:14.327] [bmv2] [T] [thread 16892] [59.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:14.327] [bmv2] [D] [thread 16892] [59.0] [cxt 0] Looking up key:

[12:24:14.327] [bmv2] [D] [thread 16892] [59.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:14.327] [bmv2] [D] [thread 16892] [59.0] [cxt 0] Action entry is resist171 - 
[12:24:14.327] [bmv2] [T] [thread 16892] [59.0] [cxt 0] Action resist171
[12:24:14.327] [bmv2] [T] [thread 16892] [59.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:14.327] [bmv2] [T] [thread 16892] [59.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:14.327] [bmv2] [T] [thread 16892] [59.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:14.327] [bmv2] [T] [thread 16892] [59.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:14.327] [bmv2] [T] [thread 16892] [59.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:14.327] [bmv2] [T] [thread 16892] [59.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:14.327] [bmv2] [D] [thread 16892] [59.0] [cxt 0] Pipeline 'ingress': end
[12:24:14.328] [bmv2] [D] [thread 16892] [59.0] [cxt 0] Egress port is 0
[12:24:14.328] [bmv2] [D] [thread 16893] [59.0] [cxt 0] Pipeline 'egress': start
[12:24:14.328] [bmv2] [T] [thread 16893] [59.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:14.328] [bmv2] [T] [thread 16893] [59.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:14.328] [bmv2] [D] [thread 16893] [59.0] [cxt 0] Pipeline 'egress': end
[12:24:14.328] [bmv2] [D] [thread 16893] [59.0] [cxt 0] Deparser 'deparser': start
[12:24:14.328] [bmv2] [T] [thread 16893] [59.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:14.328] [bmv2] [D] [thread 16893] [59.0] [cxt 0] Deparsing header 'ethernet'
[12:24:14.328] [bmv2] [D] [thread 16893] [59.0] [cxt 0] Deparser 'deparser': end
[12:24:14.328] [bmv2] [D] [thread 16897] [59.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:15.348] [bmv2] [D] [thread 16892] [60.0] [cxt 0] Processing packet received on port 29
[12:24:15.348] [bmv2] [D] [thread 16892] [60.0] [cxt 0] Parser 'parser': start
[12:24:15.348] [bmv2] [D] [thread 16892] [60.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:15.348] [bmv2] [D] [thread 16892] [60.0] [cxt 0] Extracting header 'ethernet'
[12:24:15.348] [bmv2] [D] [thread 16892] [60.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:15.348] [bmv2] [T] [thread 16892] [60.0] [cxt 0] Bytes parsed: 14
[12:24:15.348] [bmv2] [D] [thread 16892] [60.0] [cxt 0] Parser 'parser': end
[12:24:15.348] [bmv2] [D] [thread 16892] [60.0] [cxt 0] Pipeline 'ingress': start
[12:24:15.348] [bmv2] [T] [thread 16892] [60.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:15.348] [bmv2] [D] [thread 16892] [60.0] [cxt 0] Looking up key:

[12:24:15.348] [bmv2] [D] [thread 16892] [60.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:15.348] [bmv2] [D] [thread 16892] [60.0] [cxt 0] Action entry is resist171 - 
[12:24:15.348] [bmv2] [T] [thread 16892] [60.0] [cxt 0] Action resist171
[12:24:15.348] [bmv2] [T] [thread 16892] [60.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:15.348] [bmv2] [T] [thread 16892] [60.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:15.348] [bmv2] [T] [thread 16892] [60.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:15.348] [bmv2] [T] [thread 16892] [60.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:15.348] [bmv2] [T] [thread 16892] [60.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:15.348] [bmv2] [T] [thread 16892] [60.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:15.348] [bmv2] [D] [thread 16892] [60.0] [cxt 0] Pipeline 'ingress': end
[12:24:15.348] [bmv2] [D] [thread 16892] [60.0] [cxt 0] Egress port is 0
[12:24:15.348] [bmv2] [D] [thread 16892] [61.0] [cxt 0] Processing packet received on port 32
[12:24:15.348] [bmv2] [D] [thread 16892] [61.0] [cxt 0] Parser 'parser': start
[12:24:15.348] [bmv2] [D] [thread 16892] [61.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:15.348] [bmv2] [D] [thread 16892] [61.0] [cxt 0] Extracting header 'ethernet'
[12:24:15.348] [bmv2] [D] [thread 16892] [61.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:15.348] [bmv2] [T] [thread 16892] [61.0] [cxt 0] Bytes parsed: 14
[12:24:15.348] [bmv2] [D] [thread 16892] [61.0] [cxt 0] Parser 'parser': end
[12:24:15.348] [bmv2] [D] [thread 16892] [61.0] [cxt 0] Pipeline 'ingress': start
[12:24:15.348] [bmv2] [T] [thread 16892] [61.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:15.348] [bmv2] [D] [thread 16892] [61.0] [cxt 0] Looking up key:

[12:24:15.348] [bmv2] [D] [thread 16892] [61.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:15.348] [bmv2] [D] [thread 16892] [61.0] [cxt 0] Action entry is resist171 - 
[12:24:15.348] [bmv2] [T] [thread 16892] [61.0] [cxt 0] Action resist171
[12:24:15.348] [bmv2] [T] [thread 16892] [61.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:15.348] [bmv2] [T] [thread 16892] [61.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:15.348] [bmv2] [T] [thread 16892] [61.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:15.348] [bmv2] [T] [thread 16892] [61.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:15.348] [bmv2] [T] [thread 16892] [61.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:15.348] [bmv2] [T] [thread 16892] [61.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:15.348] [bmv2] [D] [thread 16892] [61.0] [cxt 0] Pipeline 'ingress': end
[12:24:15.348] [bmv2] [D] [thread 16892] [61.0] [cxt 0] Egress port is 0
[12:24:15.348] [bmv2] [D] [thread 16892] [62.0] [cxt 0] Processing packet received on port 33
[12:24:15.348] [bmv2] [D] [thread 16892] [62.0] [cxt 0] Parser 'parser': start
[12:24:15.348] [bmv2] [D] [thread 16892] [62.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:15.348] [bmv2] [D] [thread 16892] [62.0] [cxt 0] Extracting header 'ethernet'
[12:24:15.349] [bmv2] [D] [thread 16892] [62.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:15.349] [bmv2] [T] [thread 16892] [62.0] [cxt 0] Bytes parsed: 14
[12:24:15.349] [bmv2] [D] [thread 16892] [62.0] [cxt 0] Parser 'parser': end
[12:24:15.349] [bmv2] [D] [thread 16892] [62.0] [cxt 0] Pipeline 'ingress': start
[12:24:15.349] [bmv2] [T] [thread 16892] [62.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:15.349] [bmv2] [D] [thread 16892] [62.0] [cxt 0] Looking up key:

[12:24:15.349] [bmv2] [D] [thread 16892] [62.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:15.349] [bmv2] [D] [thread 16892] [62.0] [cxt 0] Action entry is resist171 - 
[12:24:15.349] [bmv2] [T] [thread 16892] [62.0] [cxt 0] Action resist171
[12:24:15.349] [bmv2] [T] [thread 16892] [62.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:15.349] [bmv2] [T] [thread 16892] [62.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:15.349] [bmv2] [T] [thread 16892] [62.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:15.349] [bmv2] [T] [thread 16892] [62.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:15.349] [bmv2] [T] [thread 16892] [62.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:15.349] [bmv2] [T] [thread 16892] [62.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:15.349] [bmv2] [D] [thread 16892] [62.0] [cxt 0] Pipeline 'ingress': end
[12:24:15.349] [bmv2] [D] [thread 16892] [62.0] [cxt 0] Egress port is 0
[12:24:15.349] [bmv2] [D] [thread 16892] [63.0] [cxt 0] Processing packet received on port 37
[12:24:15.349] [bmv2] [D] [thread 16892] [63.0] [cxt 0] Parser 'parser': start
[12:24:15.349] [bmv2] [D] [thread 16892] [63.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:15.349] [bmv2] [D] [thread 16892] [63.0] [cxt 0] Extracting header 'ethernet'
[12:24:15.349] [bmv2] [D] [thread 16892] [63.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:15.349] [bmv2] [T] [thread 16892] [63.0] [cxt 0] Bytes parsed: 14
[12:24:15.349] [bmv2] [D] [thread 16892] [63.0] [cxt 0] Parser 'parser': end
[12:24:15.349] [bmv2] [D] [thread 16892] [63.0] [cxt 0] Pipeline 'ingress': start
[12:24:15.349] [bmv2] [T] [thread 16892] [63.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:15.349] [bmv2] [D] [thread 16892] [63.0] [cxt 0] Looking up key:

[12:24:15.349] [bmv2] [D] [thread 16892] [63.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:15.349] [bmv2] [D] [thread 16892] [63.0] [cxt 0] Action entry is resist171 - 
[12:24:15.349] [bmv2] [T] [thread 16892] [63.0] [cxt 0] Action resist171
[12:24:15.349] [bmv2] [T] [thread 16892] [63.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:15.349] [bmv2] [T] [thread 16892] [63.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:15.349] [bmv2] [T] [thread 16892] [63.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:15.349] [bmv2] [D] [thread 16893] [60.0] [cxt 0] Pipeline 'egress': start
[12:24:15.349] [bmv2] [T] [thread 16893] [60.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:15.349] [bmv2] [T] [thread 16893] [60.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:15.350] [bmv2] [D] [thread 16893] [60.0] [cxt 0] Pipeline 'egress': end
[12:24:15.350] [bmv2] [D] [thread 16893] [60.0] [cxt 0] Deparser 'deparser': start
[12:24:15.350] [bmv2] [T] [thread 16893] [60.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:15.350] [bmv2] [D] [thread 16893] [60.0] [cxt 0] Deparsing header 'ethernet'
[12:24:15.350] [bmv2] [D] [thread 16893] [60.0] [cxt 0] Deparser 'deparser': end
[12:24:15.350] [bmv2] [D] [thread 16893] [61.0] [cxt 0] Pipeline 'egress': start
[12:24:15.350] [bmv2] [T] [thread 16893] [61.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:15.350] [bmv2] [T] [thread 16893] [61.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:15.350] [bmv2] [D] [thread 16893] [61.0] [cxt 0] Pipeline 'egress': end
[12:24:15.350] [bmv2] [D] [thread 16893] [61.0] [cxt 0] Deparser 'deparser': start
[12:24:15.350] [bmv2] [T] [thread 16893] [61.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:15.350] [bmv2] [D] [thread 16893] [61.0] [cxt 0] Deparsing header 'ethernet'
[12:24:15.350] [bmv2] [D] [thread 16893] [61.0] [cxt 0] Deparser 'deparser': end
[12:24:15.350] [bmv2] [D] [thread 16893] [62.0] [cxt 0] Pipeline 'egress': start
[12:24:15.350] [bmv2] [T] [thread 16893] [62.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:15.350] [bmv2] [D] [thread 16897] [60.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:15.350] [bmv2] [D] [thread 16897] [61.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:15.349] [bmv2] [T] [thread 16892] [63.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:15.350] [bmv2] [T] [thread 16893] [62.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:15.350] [bmv2] [T] [thread 16892] [63.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:15.350] [bmv2] [T] [thread 16892] [63.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:15.350] [bmv2] [D] [thread 16892] [63.0] [cxt 0] Pipeline 'ingress': end
[12:24:15.350] [bmv2] [D] [thread 16892] [63.0] [cxt 0] Egress port is 0
[12:24:15.350] [bmv2] [D] [thread 16893] [62.0] [cxt 0] Pipeline 'egress': end
[12:24:15.350] [bmv2] [D] [thread 16893] [62.0] [cxt 0] Deparser 'deparser': start
[12:24:15.351] [bmv2] [T] [thread 16893] [62.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:15.351] [bmv2] [D] [thread 16893] [62.0] [cxt 0] Deparsing header 'ethernet'
[12:24:15.351] [bmv2] [D] [thread 16893] [62.0] [cxt 0] Deparser 'deparser': end
[12:24:15.351] [bmv2] [D] [thread 16897] [62.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:15.351] [bmv2] [D] [thread 16892] [64.0] [cxt 0] Processing packet received on port 43
[12:24:15.351] [bmv2] [D] [thread 16892] [64.0] [cxt 0] Parser 'parser': start
[12:24:15.351] [bmv2] [D] [thread 16892] [64.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:15.351] [bmv2] [D] [thread 16892] [64.0] [cxt 0] Extracting header 'ethernet'
[12:24:15.351] [bmv2] [D] [thread 16892] [64.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:15.351] [bmv2] [T] [thread 16892] [64.0] [cxt 0] Bytes parsed: 14
[12:24:15.351] [bmv2] [D] [thread 16892] [64.0] [cxt 0] Parser 'parser': end
[12:24:15.351] [bmv2] [D] [thread 16892] [64.0] [cxt 0] Pipeline 'ingress': start
[12:24:15.351] [bmv2] [T] [thread 16892] [64.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:15.351] [bmv2] [D] [thread 16893] [63.0] [cxt 0] Pipeline 'egress': start
[12:24:15.351] [bmv2] [T] [thread 16893] [63.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:15.351] [bmv2] [T] [thread 16893] [63.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:15.351] [bmv2] [D] [thread 16893] [63.0] [cxt 0] Pipeline 'egress': end
[12:24:15.351] [bmv2] [D] [thread 16893] [63.0] [cxt 0] Deparser 'deparser': start
[12:24:15.351] [bmv2] [T] [thread 16893] [63.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:15.351] [bmv2] [D] [thread 16893] [63.0] [cxt 0] Deparsing header 'ethernet'
[12:24:15.351] [bmv2] [D] [thread 16893] [63.0] [cxt 0] Deparser 'deparser': end
[12:24:15.351] [bmv2] [D] [thread 16897] [63.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:15.351] [bmv2] [D] [thread 16892] [64.0] [cxt 0] Looking up key:

[12:24:15.351] [bmv2] [D] [thread 16892] [64.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:15.351] [bmv2] [D] [thread 16892] [64.0] [cxt 0] Action entry is resist171 - 
[12:24:15.351] [bmv2] [T] [thread 16892] [64.0] [cxt 0] Action resist171
[12:24:15.351] [bmv2] [T] [thread 16892] [64.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:15.351] [bmv2] [T] [thread 16892] [64.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:15.351] [bmv2] [T] [thread 16892] [64.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:15.351] [bmv2] [T] [thread 16892] [64.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:15.351] [bmv2] [T] [thread 16892] [64.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:15.351] [bmv2] [T] [thread 16892] [64.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:15.351] [bmv2] [D] [thread 16892] [64.0] [cxt 0] Pipeline 'ingress': end
[12:24:15.351] [bmv2] [D] [thread 16892] [64.0] [cxt 0] Egress port is 0
[12:24:15.351] [bmv2] [D] [thread 16892] [65.0] [cxt 0] Processing packet received on port 44
[12:24:15.351] [bmv2] [D] [thread 16892] [65.0] [cxt 0] Parser 'parser': start
[12:24:15.351] [bmv2] [D] [thread 16892] [65.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:15.351] [bmv2] [D] [thread 16892] [65.0] [cxt 0] Extracting header 'ethernet'
[12:24:15.351] [bmv2] [D] [thread 16892] [65.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:15.351] [bmv2] [T] [thread 16892] [65.0] [cxt 0] Bytes parsed: 14
[12:24:15.351] [bmv2] [D] [thread 16892] [65.0] [cxt 0] Parser 'parser': end
[12:24:15.351] [bmv2] [D] [thread 16892] [65.0] [cxt 0] Pipeline 'ingress': start
[12:24:15.351] [bmv2] [T] [thread 16892] [65.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:15.351] [bmv2] [D] [thread 16892] [65.0] [cxt 0] Looking up key:

[12:24:15.351] [bmv2] [D] [thread 16892] [65.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:15.351] [bmv2] [D] [thread 16892] [65.0] [cxt 0] Action entry is resist171 - 
[12:24:15.352] [bmv2] [T] [thread 16892] [65.0] [cxt 0] Action resist171
[12:24:15.352] [bmv2] [T] [thread 16892] [65.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:15.352] [bmv2] [T] [thread 16892] [65.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:15.352] [bmv2] [T] [thread 16892] [65.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:15.352] [bmv2] [T] [thread 16892] [65.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:15.352] [bmv2] [T] [thread 16892] [65.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:15.352] [bmv2] [T] [thread 16892] [65.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:15.352] [bmv2] [D] [thread 16892] [65.0] [cxt 0] Pipeline 'ingress': end
[12:24:15.352] [bmv2] [D] [thread 16892] [65.0] [cxt 0] Egress port is 0
[12:24:15.352] [bmv2] [D] [thread 16893] [64.0] [cxt 0] Pipeline 'egress': start
[12:24:15.352] [bmv2] [T] [thread 16893] [64.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:15.352] [bmv2] [T] [thread 16893] [64.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:15.352] [bmv2] [D] [thread 16893] [64.0] [cxt 0] Pipeline 'egress': end
[12:24:15.352] [bmv2] [D] [thread 16893] [64.0] [cxt 0] Deparser 'deparser': start
[12:24:15.352] [bmv2] [T] [thread 16893] [64.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:15.352] [bmv2] [D] [thread 16893] [64.0] [cxt 0] Deparsing header 'ethernet'
[12:24:15.352] [bmv2] [D] [thread 16893] [64.0] [cxt 0] Deparser 'deparser': end
[12:24:15.352] [bmv2] [D] [thread 16893] [65.0] [cxt 0] Pipeline 'egress': start
[12:24:15.352] [bmv2] [T] [thread 16893] [65.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:15.352] [bmv2] [T] [thread 16893] [65.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:15.352] [bmv2] [D] [thread 16893] [65.0] [cxt 0] Pipeline 'egress': end
[12:24:15.352] [bmv2] [D] [thread 16893] [65.0] [cxt 0] Deparser 'deparser': start
[12:24:15.352] [bmv2] [T] [thread 16893] [65.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:15.352] [bmv2] [D] [thread 16893] [65.0] [cxt 0] Deparsing header 'ethernet'
[12:24:15.352] [bmv2] [D] [thread 16893] [65.0] [cxt 0] Deparser 'deparser': end
[12:24:15.352] [bmv2] [D] [thread 16897] [64.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:15.352] [bmv2] [D] [thread 16897] [65.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:17.395] [bmv2] [D] [thread 16892] [66.0] [cxt 0] Processing packet received on port 41
[12:24:17.395] [bmv2] [D] [thread 16892] [66.0] [cxt 0] Parser 'parser': start
[12:24:17.395] [bmv2] [D] [thread 16892] [66.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:17.395] [bmv2] [D] [thread 16892] [66.0] [cxt 0] Extracting header 'ethernet'
[12:24:17.395] [bmv2] [D] [thread 16892] [66.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:17.395] [bmv2] [T] [thread 16892] [66.0] [cxt 0] Bytes parsed: 14
[12:24:17.395] [bmv2] [D] [thread 16892] [66.0] [cxt 0] Parser 'parser': end
[12:24:17.395] [bmv2] [D] [thread 16892] [66.0] [cxt 0] Pipeline 'ingress': start
[12:24:17.395] [bmv2] [T] [thread 16892] [66.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:17.395] [bmv2] [D] [thread 16892] [66.0] [cxt 0] Looking up key:

[12:24:17.395] [bmv2] [D] [thread 16892] [66.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:17.395] [bmv2] [D] [thread 16892] [66.0] [cxt 0] Action entry is resist171 - 
[12:24:17.395] [bmv2] [T] [thread 16892] [66.0] [cxt 0] Action resist171
[12:24:17.395] [bmv2] [T] [thread 16892] [66.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:17.395] [bmv2] [T] [thread 16892] [66.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:17.395] [bmv2] [T] [thread 16892] [66.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:17.395] [bmv2] [T] [thread 16892] [66.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:17.395] [bmv2] [T] [thread 16892] [66.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:17.395] [bmv2] [T] [thread 16892] [66.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:17.395] [bmv2] [D] [thread 16892] [66.0] [cxt 0] Pipeline 'ingress': end
[12:24:17.395] [bmv2] [D] [thread 16892] [66.0] [cxt 0] Egress port is 0
[12:24:17.396] [bmv2] [D] [thread 16892] [67.0] [cxt 0] Processing packet received on port 45
[12:24:17.396] [bmv2] [D] [thread 16892] [67.0] [cxt 0] Parser 'parser': start
[12:24:17.396] [bmv2] [D] [thread 16892] [67.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:17.396] [bmv2] [D] [thread 16892] [67.0] [cxt 0] Extracting header 'ethernet'
[12:24:17.396] [bmv2] [D] [thread 16892] [67.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:17.396] [bmv2] [T] [thread 16892] [67.0] [cxt 0] Bytes parsed: 14
[12:24:17.396] [bmv2] [D] [thread 16892] [67.0] [cxt 0] Parser 'parser': end
[12:24:17.396] [bmv2] [D] [thread 16892] [67.0] [cxt 0] Pipeline 'ingress': start
[12:24:17.396] [bmv2] [T] [thread 16892] [67.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:17.396] [bmv2] [D] [thread 16892] [67.0] [cxt 0] Looking up key:

[12:24:17.396] [bmv2] [D] [thread 16892] [67.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:17.396] [bmv2] [D] [thread 16892] [67.0] [cxt 0] Action entry is resist171 - 
[12:24:17.396] [bmv2] [T] [thread 16892] [67.0] [cxt 0] Action resist171
[12:24:17.396] [bmv2] [T] [thread 16892] [67.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:17.396] [bmv2] [T] [thread 16892] [67.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:17.396] [bmv2] [T] [thread 16892] [67.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:17.396] [bmv2] [T] [thread 16892] [67.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:17.396] [bmv2] [T] [thread 16892] [67.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:17.396] [bmv2] [T] [thread 16892] [67.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:17.396] [bmv2] [D] [thread 16892] [67.0] [cxt 0] Pipeline 'ingress': end
[12:24:17.396] [bmv2] [D] [thread 16892] [67.0] [cxt 0] Egress port is 0
[12:24:17.396] [bmv2] [D] [thread 16893] [66.0] [cxt 0] Pipeline 'egress': start
[12:24:17.396] [bmv2] [T] [thread 16893] [66.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:17.396] [bmv2] [T] [thread 16893] [66.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:17.396] [bmv2] [D] [thread 16893] [66.0] [cxt 0] Pipeline 'egress': end
[12:24:17.396] [bmv2] [D] [thread 16893] [66.0] [cxt 0] Deparser 'deparser': start
[12:24:17.396] [bmv2] [T] [thread 16893] [66.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:17.396] [bmv2] [D] [thread 16893] [66.0] [cxt 0] Deparsing header 'ethernet'
[12:24:17.396] [bmv2] [D] [thread 16893] [66.0] [cxt 0] Deparser 'deparser': end
[12:24:17.396] [bmv2] [D] [thread 16897] [66.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:17.396] [bmv2] [D] [thread 16892] [68.0] [cxt 0] Processing packet received on port 46
[12:24:17.396] [bmv2] [D] [thread 16892] [68.0] [cxt 0] Parser 'parser': start
[12:24:17.396] [bmv2] [D] [thread 16892] [68.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:17.396] [bmv2] [D] [thread 16892] [68.0] [cxt 0] Extracting header 'ethernet'
[12:24:17.396] [bmv2] [D] [thread 16892] [68.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:17.396] [bmv2] [T] [thread 16892] [68.0] [cxt 0] Bytes parsed: 14
[12:24:17.396] [bmv2] [D] [thread 16892] [68.0] [cxt 0] Parser 'parser': end
[12:24:17.396] [bmv2] [D] [thread 16892] [68.0] [cxt 0] Pipeline 'ingress': start
[12:24:17.396] [bmv2] [T] [thread 16892] [68.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:17.396] [bmv2] [D] [thread 16892] [68.0] [cxt 0] Looking up key:

[12:24:17.396] [bmv2] [D] [thread 16892] [68.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:17.396] [bmv2] [D] [thread 16892] [68.0] [cxt 0] Action entry is resist171 - 
[12:24:17.396] [bmv2] [T] [thread 16892] [68.0] [cxt 0] Action resist171
[12:24:17.396] [bmv2] [T] [thread 16892] [68.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:17.396] [bmv2] [T] [thread 16892] [68.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:17.396] [bmv2] [T] [thread 16892] [68.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:17.396] [bmv2] [T] [thread 16892] [68.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:17.396] [bmv2] [T] [thread 16892] [68.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:17.396] [bmv2] [T] [thread 16892] [68.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:17.396] [bmv2] [D] [thread 16892] [68.0] [cxt 0] Pipeline 'ingress': end
[12:24:17.396] [bmv2] [D] [thread 16892] [68.0] [cxt 0] Egress port is 0
[12:24:17.396] [bmv2] [D] [thread 16892] [69.0] [cxt 0] Processing packet received on port 48
[12:24:17.396] [bmv2] [D] [thread 16892] [69.0] [cxt 0] Parser 'parser': start
[12:24:17.396] [bmv2] [D] [thread 16892] [69.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:17.396] [bmv2] [D] [thread 16892] [69.0] [cxt 0] Extracting header 'ethernet'
[12:24:17.396] [bmv2] [D] [thread 16892] [69.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:17.396] [bmv2] [T] [thread 16892] [69.0] [cxt 0] Bytes parsed: 14
[12:24:17.396] [bmv2] [D] [thread 16892] [69.0] [cxt 0] Parser 'parser': end
[12:24:17.396] [bmv2] [D] [thread 16892] [69.0] [cxt 0] Pipeline 'ingress': start
[12:24:17.396] [bmv2] [T] [thread 16892] [69.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:17.396] [bmv2] [D] [thread 16892] [69.0] [cxt 0] Looking up key:

[12:24:17.396] [bmv2] [D] [thread 16892] [69.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:17.396] [bmv2] [D] [thread 16892] [69.0] [cxt 0] Action entry is resist171 - 
[12:24:17.396] [bmv2] [T] [thread 16892] [69.0] [cxt 0] Action resist171
[12:24:17.396] [bmv2] [T] [thread 16892] [69.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:17.396] [bmv2] [T] [thread 16892] [69.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:17.396] [bmv2] [T] [thread 16892] [69.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:17.396] [bmv2] [T] [thread 16892] [69.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:17.396] [bmv2] [T] [thread 16892] [69.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:17.396] [bmv2] [T] [thread 16892] [69.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:17.396] [bmv2] [D] [thread 16892] [69.0] [cxt 0] Pipeline 'ingress': end
[12:24:17.396] [bmv2] [D] [thread 16893] [67.0] [cxt 0] Pipeline 'egress': start
[12:24:17.397] [bmv2] [T] [thread 16893] [67.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:17.397] [bmv2] [T] [thread 16893] [67.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:17.397] [bmv2] [D] [thread 16893] [67.0] [cxt 0] Pipeline 'egress': end
[12:24:17.397] [bmv2] [D] [thread 16893] [67.0] [cxt 0] Deparser 'deparser': start
[12:24:17.397] [bmv2] [T] [thread 16893] [67.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:17.397] [bmv2] [D] [thread 16893] [67.0] [cxt 0] Deparsing header 'ethernet'
[12:24:17.397] [bmv2] [D] [thread 16893] [67.0] [cxt 0] Deparser 'deparser': end
[12:24:17.397] [bmv2] [D] [thread 16893] [68.0] [cxt 0] Pipeline 'egress': start
[12:24:17.397] [bmv2] [T] [thread 16893] [68.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:17.397] [bmv2] [T] [thread 16893] [68.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:17.397] [bmv2] [D] [thread 16893] [68.0] [cxt 0] Pipeline 'egress': end
[12:24:17.397] [bmv2] [D] [thread 16893] [68.0] [cxt 0] Deparser 'deparser': start
[12:24:17.397] [bmv2] [T] [thread 16893] [68.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:17.397] [bmv2] [D] [thread 16893] [68.0] [cxt 0] Deparsing header 'ethernet'
[12:24:17.397] [bmv2] [D] [thread 16893] [68.0] [cxt 0] Deparser 'deparser': end
[12:24:17.397] [bmv2] [D] [thread 16897] [67.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:17.397] [bmv2] [D] [thread 16897] [68.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:17.396] [bmv2] [D] [thread 16892] [69.0] [cxt 0] Egress port is 0
[12:24:17.397] [bmv2] [D] [thread 16892] [70.0] [cxt 0] Processing packet received on port 49
[12:24:17.397] [bmv2] [D] [thread 16892] [70.0] [cxt 0] Parser 'parser': start
[12:24:17.397] [bmv2] [D] [thread 16892] [70.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:17.397] [bmv2] [D] [thread 16892] [70.0] [cxt 0] Extracting header 'ethernet'
[12:24:17.397] [bmv2] [D] [thread 16892] [70.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:17.397] [bmv2] [T] [thread 16892] [70.0] [cxt 0] Bytes parsed: 14
[12:24:17.397] [bmv2] [D] [thread 16892] [70.0] [cxt 0] Parser 'parser': end
[12:24:17.397] [bmv2] [D] [thread 16892] [70.0] [cxt 0] Pipeline 'ingress': start
[12:24:17.397] [bmv2] [T] [thread 16892] [70.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:17.397] [bmv2] [D] [thread 16892] [70.0] [cxt 0] Looking up key:

[12:24:17.397] [bmv2] [D] [thread 16892] [70.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:17.397] [bmv2] [D] [thread 16892] [70.0] [cxt 0] Action entry is resist171 - 
[12:24:17.397] [bmv2] [T] [thread 16892] [70.0] [cxt 0] Action resist171
[12:24:17.397] [bmv2] [T] [thread 16892] [70.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:17.397] [bmv2] [T] [thread 16892] [70.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:17.397] [bmv2] [T] [thread 16892] [70.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:17.397] [bmv2] [T] [thread 16892] [70.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:17.397] [bmv2] [T] [thread 16892] [70.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:17.397] [bmv2] [T] [thread 16892] [70.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:17.397] [bmv2] [D] [thread 16892] [70.0] [cxt 0] Pipeline 'ingress': end
[12:24:17.397] [bmv2] [D] [thread 16892] [70.0] [cxt 0] Egress port is 0
[12:24:17.397] [bmv2] [D] [thread 16892] [71.0] [cxt 0] Processing packet received on port 3
[12:24:17.397] [bmv2] [D] [thread 16892] [71.0] [cxt 0] Parser 'parser': start
[12:24:17.397] [bmv2] [D] [thread 16892] [71.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:17.397] [bmv2] [D] [thread 16892] [71.0] [cxt 0] Extracting header 'ethernet'
[12:24:17.397] [bmv2] [D] [thread 16892] [71.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:17.397] [bmv2] [T] [thread 16892] [71.0] [cxt 0] Bytes parsed: 14
[12:24:17.397] [bmv2] [D] [thread 16892] [71.0] [cxt 0] Parser 'parser': end
[12:24:17.397] [bmv2] [D] [thread 16892] [71.0] [cxt 0] Pipeline 'ingress': start
[12:24:17.397] [bmv2] [T] [thread 16892] [71.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:17.397] [bmv2] [D] [thread 16892] [71.0] [cxt 0] Looking up key:

[12:24:17.397] [bmv2] [D] [thread 16892] [71.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:17.397] [bmv2] [D] [thread 16892] [71.0] [cxt 0] Action entry is resist171 - 
[12:24:17.397] [bmv2] [T] [thread 16892] [71.0] [cxt 0] Action resist171
[12:24:17.397] [bmv2] [T] [thread 16892] [71.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:17.397] [bmv2] [T] [thread 16892] [71.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:17.397] [bmv2] [T] [thread 16892] [71.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:17.397] [bmv2] [T] [thread 16892] [71.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:17.397] [bmv2] [T] [thread 16892] [71.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:17.397] [bmv2] [T] [thread 16892] [71.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:17.397] [bmv2] [D] [thread 16892] [71.0] [cxt 0] Pipeline 'ingress': end
[12:24:17.397] [bmv2] [D] [thread 16892] [71.0] [cxt 0] Egress port is 0
[12:24:17.397] [bmv2] [D] [thread 16892] [72.0] [cxt 0] Processing packet received on port 51
[12:24:17.397] [bmv2] [D] [thread 16892] [72.0] [cxt 0] Parser 'parser': start
[12:24:17.397] [bmv2] [D] [thread 16892] [72.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:17.397] [bmv2] [D] [thread 16892] [72.0] [cxt 0] Extracting header 'ethernet'
[12:24:17.397] [bmv2] [D] [thread 16892] [72.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:17.397] [bmv2] [T] [thread 16892] [72.0] [cxt 0] Bytes parsed: 14
[12:24:17.397] [bmv2] [D] [thread 16892] [72.0] [cxt 0] Parser 'parser': end
[12:24:17.397] [bmv2] [D] [thread 16892] [72.0] [cxt 0] Pipeline 'ingress': start
[12:24:17.397] [bmv2] [T] [thread 16892] [72.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:17.397] [bmv2] [D] [thread 16892] [72.0] [cxt 0] Looking up key:

[12:24:17.397] [bmv2] [D] [thread 16892] [72.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:17.397] [bmv2] [D] [thread 16892] [72.0] [cxt 0] Action entry is resist171 - 
[12:24:17.397] [bmv2] [T] [thread 16892] [72.0] [cxt 0] Action resist171
[12:24:17.397] [bmv2] [T] [thread 16892] [72.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:17.397] [bmv2] [T] [thread 16892] [72.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:17.397] [bmv2] [T] [thread 16892] [72.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:17.397] [bmv2] [T] [thread 16892] [72.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:17.397] [bmv2] [D] [thread 16893] [69.0] [cxt 0] Pipeline 'egress': start
[12:24:17.397] [bmv2] [T] [thread 16893] [69.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:17.397] [bmv2] [T] [thread 16893] [69.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:17.397] [bmv2] [D] [thread 16893] [69.0] [cxt 0] Pipeline 'egress': end
[12:24:17.397] [bmv2] [D] [thread 16893] [69.0] [cxt 0] Deparser 'deparser': start
[12:24:17.397] [bmv2] [T] [thread 16893] [69.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:17.397] [bmv2] [D] [thread 16893] [69.0] [cxt 0] Deparsing header 'ethernet'
[12:24:17.397] [bmv2] [D] [thread 16893] [69.0] [cxt 0] Deparser 'deparser': end
[12:24:17.397] [bmv2] [D] [thread 16893] [70.0] [cxt 0] Pipeline 'egress': start
[12:24:17.397] [bmv2] [T] [thread 16893] [70.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:17.397] [bmv2] [T] [thread 16893] [70.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:17.397] [bmv2] [D] [thread 16893] [70.0] [cxt 0] Pipeline 'egress': end
[12:24:17.397] [bmv2] [D] [thread 16893] [70.0] [cxt 0] Deparser 'deparser': start
[12:24:17.397] [bmv2] [T] [thread 16892] [72.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:17.397] [bmv2] [T] [thread 16892] [72.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:17.397] [bmv2] [D] [thread 16892] [72.0] [cxt 0] Pipeline 'ingress': end
[12:24:17.397] [bmv2] [D] [thread 16892] [72.0] [cxt 0] Egress port is 0
[12:24:17.397] [bmv2] [T] [thread 16893] [70.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:17.397] [bmv2] [D] [thread 16893] [70.0] [cxt 0] Deparsing header 'ethernet'
[12:24:17.397] [bmv2] [D] [thread 16893] [70.0] [cxt 0] Deparser 'deparser': end
[12:24:17.397] [bmv2] [D] [thread 16893] [71.0] [cxt 0] Pipeline 'egress': start
[12:24:17.397] [bmv2] [T] [thread 16893] [71.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:17.397] [bmv2] [T] [thread 16893] [71.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:17.397] [bmv2] [D] [thread 16893] [71.0] [cxt 0] Pipeline 'egress': end
[12:24:17.397] [bmv2] [D] [thread 16893] [71.0] [cxt 0] Deparser 'deparser': start
[12:24:17.397] [bmv2] [T] [thread 16893] [71.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:17.397] [bmv2] [D] [thread 16893] [71.0] [cxt 0] Deparsing header 'ethernet'
[12:24:17.397] [bmv2] [D] [thread 16893] [71.0] [cxt 0] Deparser 'deparser': end
[12:24:17.397] [bmv2] [D] [thread 16893] [72.0] [cxt 0] Pipeline 'egress': start
[12:24:17.397] [bmv2] [T] [thread 16893] [72.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:17.397] [bmv2] [T] [thread 16893] [72.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:17.397] [bmv2] [D] [thread 16893] [72.0] [cxt 0] Pipeline 'egress': end
[12:24:17.397] [bmv2] [D] [thread 16893] [72.0] [cxt 0] Deparser 'deparser': start
[12:24:17.397] [bmv2] [T] [thread 16893] [72.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:17.397] [bmv2] [D] [thread 16893] [72.0] [cxt 0] Deparsing header 'ethernet'
[12:24:17.397] [bmv2] [D] [thread 16893] [72.0] [cxt 0] Deparser 'deparser': end
[12:24:17.397] [bmv2] [D] [thread 16897] [69.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:17.397] [bmv2] [D] [thread 16897] [70.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:17.397] [bmv2] [D] [thread 16897] [71.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:17.397] [bmv2] [D] [thread 16897] [72.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:31.732] [bmv2] [D] [thread 16892] [73.0] [cxt 0] Processing packet received on port 16
[12:24:31.732] [bmv2] [D] [thread 16892] [73.0] [cxt 0] Parser 'parser': start
[12:24:31.732] [bmv2] [D] [thread 16892] [73.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:31.732] [bmv2] [D] [thread 16892] [73.0] [cxt 0] Extracting header 'ethernet'
[12:24:31.732] [bmv2] [D] [thread 16892] [73.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:31.732] [bmv2] [T] [thread 16892] [73.0] [cxt 0] Bytes parsed: 14
[12:24:31.732] [bmv2] [D] [thread 16892] [73.0] [cxt 0] Parser 'parser': end
[12:24:31.732] [bmv2] [D] [thread 16892] [73.0] [cxt 0] Pipeline 'ingress': start
[12:24:31.732] [bmv2] [T] [thread 16892] [73.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:31.732] [bmv2] [D] [thread 16892] [73.0] [cxt 0] Looking up key:

[12:24:31.732] [bmv2] [D] [thread 16892] [73.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:31.732] [bmv2] [D] [thread 16892] [73.0] [cxt 0] Action entry is resist171 - 
[12:24:31.732] [bmv2] [T] [thread 16892] [73.0] [cxt 0] Action resist171
[12:24:31.732] [bmv2] [T] [thread 16892] [73.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:31.732] [bmv2] [T] [thread 16892] [73.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:31.732] [bmv2] [T] [thread 16892] [73.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:31.732] [bmv2] [T] [thread 16892] [73.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:31.732] [bmv2] [T] [thread 16892] [73.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:31.732] [bmv2] [T] [thread 16892] [73.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:31.732] [bmv2] [D] [thread 16892] [73.0] [cxt 0] Pipeline 'ingress': end
[12:24:31.732] [bmv2] [D] [thread 16892] [73.0] [cxt 0] Egress port is 0
[12:24:31.732] [bmv2] [D] [thread 16893] [73.0] [cxt 0] Pipeline 'egress': start
[12:24:31.732] [bmv2] [T] [thread 16893] [73.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:31.732] [bmv2] [T] [thread 16893] [73.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:31.732] [bmv2] [D] [thread 16893] [73.0] [cxt 0] Pipeline 'egress': end
[12:24:31.732] [bmv2] [D] [thread 16893] [73.0] [cxt 0] Deparser 'deparser': start
[12:24:31.732] [bmv2] [T] [thread 16893] [73.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:31.732] [bmv2] [D] [thread 16893] [73.0] [cxt 0] Deparsing header 'ethernet'
[12:24:31.732] [bmv2] [D] [thread 16893] [73.0] [cxt 0] Deparser 'deparser': end
[12:24:31.733] [bmv2] [D] [thread 16897] [73.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:37.876] [bmv2] [D] [thread 16892] [74.0] [cxt 0] Processing packet received on port 13
[12:24:37.876] [bmv2] [D] [thread 16892] [74.0] [cxt 0] Parser 'parser': start
[12:24:37.876] [bmv2] [D] [thread 16892] [74.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:37.876] [bmv2] [D] [thread 16892] [74.0] [cxt 0] Extracting header 'ethernet'
[12:24:37.876] [bmv2] [D] [thread 16892] [74.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:37.876] [bmv2] [T] [thread 16892] [74.0] [cxt 0] Bytes parsed: 14
[12:24:37.876] [bmv2] [D] [thread 16892] [74.0] [cxt 0] Parser 'parser': end
[12:24:37.876] [bmv2] [D] [thread 16892] [74.0] [cxt 0] Pipeline 'ingress': start
[12:24:37.876] [bmv2] [T] [thread 16892] [74.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:37.876] [bmv2] [D] [thread 16892] [74.0] [cxt 0] Looking up key:

[12:24:37.876] [bmv2] [D] [thread 16892] [74.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:37.876] [bmv2] [D] [thread 16892] [74.0] [cxt 0] Action entry is resist171 - 
[12:24:37.876] [bmv2] [T] [thread 16892] [74.0] [cxt 0] Action resist171
[12:24:37.876] [bmv2] [T] [thread 16892] [74.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:37.876] [bmv2] [T] [thread 16892] [74.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:37.876] [bmv2] [T] [thread 16892] [74.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:37.876] [bmv2] [T] [thread 16892] [74.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:37.876] [bmv2] [T] [thread 16892] [74.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:37.876] [bmv2] [T] [thread 16892] [74.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:37.876] [bmv2] [D] [thread 16892] [74.0] [cxt 0] Pipeline 'ingress': end
[12:24:37.876] [bmv2] [D] [thread 16892] [74.0] [cxt 0] Egress port is 0
[12:24:37.876] [bmv2] [D] [thread 16893] [74.0] [cxt 0] Pipeline 'egress': start
[12:24:37.876] [bmv2] [T] [thread 16893] [74.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:37.876] [bmv2] [T] [thread 16893] [74.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:37.876] [bmv2] [D] [thread 16893] [74.0] [cxt 0] Pipeline 'egress': end
[12:24:37.876] [bmv2] [D] [thread 16893] [74.0] [cxt 0] Deparser 'deparser': start
[12:24:37.876] [bmv2] [T] [thread 16893] [74.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:37.876] [bmv2] [D] [thread 16893] [74.0] [cxt 0] Deparsing header 'ethernet'
[12:24:37.876] [bmv2] [D] [thread 16893] [74.0] [cxt 0] Deparser 'deparser': end
[12:24:37.877] [bmv2] [D] [thread 16897] [74.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:39.925] [bmv2] [D] [thread 16892] [75.0] [cxt 0] Processing packet received on port 1
[12:24:39.925] [bmv2] [D] [thread 16892] [75.0] [cxt 0] Parser 'parser': start
[12:24:39.925] [bmv2] [D] [thread 16892] [75.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:39.925] [bmv2] [D] [thread 16892] [75.0] [cxt 0] Extracting header 'ethernet'
[12:24:39.925] [bmv2] [D] [thread 16892] [75.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:39.925] [bmv2] [T] [thread 16892] [75.0] [cxt 0] Bytes parsed: 14
[12:24:39.925] [bmv2] [D] [thread 16892] [75.0] [cxt 0] Parser 'parser': end
[12:24:39.925] [bmv2] [D] [thread 16892] [75.0] [cxt 0] Pipeline 'ingress': start
[12:24:39.925] [bmv2] [T] [thread 16892] [75.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:39.925] [bmv2] [D] [thread 16892] [75.0] [cxt 0] Looking up key:

[12:24:39.925] [bmv2] [D] [thread 16892] [75.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:39.925] [bmv2] [D] [thread 16892] [75.0] [cxt 0] Action entry is resist171 - 
[12:24:39.925] [bmv2] [T] [thread 16892] [75.0] [cxt 0] Action resist171
[12:24:39.925] [bmv2] [T] [thread 16892] [75.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:39.925] [bmv2] [T] [thread 16892] [75.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:39.925] [bmv2] [T] [thread 16892] [75.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:39.925] [bmv2] [T] [thread 16892] [75.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:39.925] [bmv2] [T] [thread 16892] [75.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:39.925] [bmv2] [T] [thread 16892] [75.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:39.925] [bmv2] [D] [thread 16892] [75.0] [cxt 0] Pipeline 'ingress': end
[12:24:39.925] [bmv2] [D] [thread 16892] [75.0] [cxt 0] Egress port is 0
[12:24:39.925] [bmv2] [D] [thread 16892] [76.0] [cxt 0] Processing packet received on port 5
[12:24:39.925] [bmv2] [D] [thread 16892] [76.0] [cxt 0] Parser 'parser': start
[12:24:39.925] [bmv2] [D] [thread 16892] [76.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:39.925] [bmv2] [D] [thread 16892] [76.0] [cxt 0] Extracting header 'ethernet'
[12:24:39.925] [bmv2] [D] [thread 16892] [76.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:39.925] [bmv2] [T] [thread 16892] [76.0] [cxt 0] Bytes parsed: 14
[12:24:39.925] [bmv2] [D] [thread 16892] [76.0] [cxt 0] Parser 'parser': end
[12:24:39.926] [bmv2] [D] [thread 16892] [76.0] [cxt 0] Pipeline 'ingress': start
[12:24:39.926] [bmv2] [T] [thread 16892] [76.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:39.926] [bmv2] [D] [thread 16892] [76.0] [cxt 0] Looking up key:

[12:24:39.926] [bmv2] [D] [thread 16892] [76.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:39.926] [bmv2] [D] [thread 16892] [76.0] [cxt 0] Action entry is resist171 - 
[12:24:39.926] [bmv2] [T] [thread 16892] [76.0] [cxt 0] Action resist171
[12:24:39.926] [bmv2] [T] [thread 16892] [76.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:39.926] [bmv2] [T] [thread 16892] [76.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:39.926] [bmv2] [T] [thread 16892] [76.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:39.926] [bmv2] [T] [thread 16892] [76.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:39.926] [bmv2] [T] [thread 16892] [76.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:39.926] [bmv2] [T] [thread 16892] [76.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:39.926] [bmv2] [D] [thread 16892] [76.0] [cxt 0] Pipeline 'ingress': end
[12:24:39.926] [bmv2] [D] [thread 16892] [76.0] [cxt 0] Egress port is 0
[12:24:39.926] [bmv2] [D] [thread 16892] [77.0] [cxt 0] Processing packet received on port 6
[12:24:39.926] [bmv2] [D] [thread 16892] [77.0] [cxt 0] Parser 'parser': start
[12:24:39.926] [bmv2] [D] [thread 16892] [77.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:39.926] [bmv2] [D] [thread 16892] [77.0] [cxt 0] Extracting header 'ethernet'
[12:24:39.926] [bmv2] [D] [thread 16892] [77.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:39.926] [bmv2] [T] [thread 16892] [77.0] [cxt 0] Bytes parsed: 14
[12:24:39.926] [bmv2] [D] [thread 16892] [77.0] [cxt 0] Parser 'parser': end
[12:24:39.926] [bmv2] [D] [thread 16892] [77.0] [cxt 0] Pipeline 'ingress': start
[12:24:39.926] [bmv2] [T] [thread 16892] [77.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:39.926] [bmv2] [D] [thread 16892] [77.0] [cxt 0] Looking up key:

[12:24:39.926] [bmv2] [D] [thread 16892] [77.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:39.926] [bmv2] [D] [thread 16892] [77.0] [cxt 0] Action entry is resist171 - 
[12:24:39.926] [bmv2] [T] [thread 16892] [77.0] [cxt 0] Action resist171
[12:24:39.926] [bmv2] [T] [thread 16892] [77.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:39.926] [bmv2] [T] [thread 16892] [77.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:39.926] [bmv2] [T] [thread 16892] [77.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:39.926] [bmv2] [T] [thread 16892] [77.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:39.926] [bmv2] [T] [thread 16892] [77.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:39.926] [bmv2] [T] [thread 16892] [77.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:39.926] [bmv2] [D] [thread 16892] [77.0] [cxt 0] Pipeline 'ingress': end
[12:24:39.926] [bmv2] [D] [thread 16892] [77.0] [cxt 0] Egress port is 0
[12:24:39.926] [bmv2] [D] [thread 16892] [78.0] [cxt 0] Processing packet received on port 9
[12:24:39.926] [bmv2] [D] [thread 16892] [78.0] [cxt 0] Parser 'parser': start
[12:24:39.926] [bmv2] [D] [thread 16892] [78.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:39.926] [bmv2] [D] [thread 16892] [78.0] [cxt 0] Extracting header 'ethernet'
[12:24:39.926] [bmv2] [D] [thread 16892] [78.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:39.926] [bmv2] [T] [thread 16892] [78.0] [cxt 0] Bytes parsed: 14
[12:24:39.926] [bmv2] [D] [thread 16892] [78.0] [cxt 0] Parser 'parser': end
[12:24:39.926] [bmv2] [D] [thread 16892] [78.0] [cxt 0] Pipeline 'ingress': start
[12:24:39.926] [bmv2] [T] [thread 16892] [78.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:39.926] [bmv2] [D] [thread 16892] [78.0] [cxt 0] Looking up key:

[12:24:39.926] [bmv2] [D] [thread 16892] [78.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:39.926] [bmv2] [D] [thread 16892] [78.0] [cxt 0] Action entry is resist171 - 
[12:24:39.926] [bmv2] [T] [thread 16892] [78.0] [cxt 0] Action resist171
[12:24:39.926] [bmv2] [T] [thread 16892] [78.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:39.926] [bmv2] [T] [thread 16892] [78.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:39.926] [bmv2] [T] [thread 16892] [78.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:39.926] [bmv2] [T] [thread 16892] [78.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:39.926] [bmv2] [T] [thread 16892] [78.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:39.926] [bmv2] [T] [thread 16892] [78.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:39.926] [bmv2] [D] [thread 16892] [78.0] [cxt 0] Pipeline 'ingress': end
[12:24:39.926] [bmv2] [D] [thread 16892] [78.0] [cxt 0] Egress port is 0
[12:24:39.926] [bmv2] [D] [thread 16892] [79.0] [cxt 0] Processing packet received on port 18
[12:24:39.926] [bmv2] [D] [thread 16892] [79.0] [cxt 0] Parser 'parser': start
[12:24:39.926] [bmv2] [D] [thread 16892] [79.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:39.926] [bmv2] [D] [thread 16892] [79.0] [cxt 0] Extracting header 'ethernet'
[12:24:39.926] [bmv2] [D] [thread 16892] [79.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:39.926] [bmv2] [T] [thread 16892] [79.0] [cxt 0] Bytes parsed: 14
[12:24:39.926] [bmv2] [D] [thread 16892] [79.0] [cxt 0] Parser 'parser': end
[12:24:39.926] [bmv2] [D] [thread 16892] [79.0] [cxt 0] Pipeline 'ingress': start
[12:24:39.926] [bmv2] [T] [thread 16892] [79.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:39.926] [bmv2] [D] [thread 16892] [79.0] [cxt 0] Looking up key:

[12:24:39.926] [bmv2] [D] [thread 16892] [79.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:39.926] [bmv2] [D] [thread 16892] [79.0] [cxt 0] Action entry is resist171 - 
[12:24:39.926] [bmv2] [T] [thread 16892] [79.0] [cxt 0] Action resist171
[12:24:39.926] [bmv2] [D] [thread 16893] [75.0] [cxt 0] Pipeline 'egress': start
[12:24:39.926] [bmv2] [T] [thread 16893] [75.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:39.926] [bmv2] [T] [thread 16893] [75.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:39.926] [bmv2] [D] [thread 16893] [75.0] [cxt 0] Pipeline 'egress': end
[12:24:39.926] [bmv2] [D] [thread 16893] [75.0] [cxt 0] Deparser 'deparser': start
[12:24:39.926] [bmv2] [T] [thread 16893] [75.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:39.926] [bmv2] [D] [thread 16893] [75.0] [cxt 0] Deparsing header 'ethernet'
[12:24:39.926] [bmv2] [D] [thread 16893] [75.0] [cxt 0] Deparser 'deparser': end
[12:24:39.926] [bmv2] [D] [thread 16893] [76.0] [cxt 0] Pipeline 'egress': start
[12:24:39.926] [bmv2] [T] [thread 16893] [76.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:39.926] [bmv2] [T] [thread 16893] [76.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:39.926] [bmv2] [D] [thread 16893] [76.0] [cxt 0] Pipeline 'egress': end
[12:24:39.926] [bmv2] [D] [thread 16893] [76.0] [cxt 0] Deparser 'deparser': start
[12:24:39.926] [bmv2] [T] [thread 16893] [76.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:39.926] [bmv2] [T] [thread 16892] [79.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:39.926] [bmv2] [T] [thread 16892] [79.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:39.926] [bmv2] [T] [thread 16892] [79.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:39.926] [bmv2] [T] [thread 16892] [79.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:39.926] [bmv2] [T] [thread 16892] [79.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:39.926] [bmv2] [T] [thread 16892] [79.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:39.926] [bmv2] [D] [thread 16892] [79.0] [cxt 0] Pipeline 'ingress': end
[12:24:39.926] [bmv2] [D] [thread 16892] [79.0] [cxt 0] Egress port is 0
[12:24:39.926] [bmv2] [D] [thread 16892] [80.0] [cxt 0] Processing packet received on port 19
[12:24:39.926] [bmv2] [D] [thread 16892] [80.0] [cxt 0] Parser 'parser': start
[12:24:39.926] [bmv2] [D] [thread 16892] [80.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:39.926] [bmv2] [D] [thread 16892] [80.0] [cxt 0] Extracting header 'ethernet'
[12:24:39.926] [bmv2] [D] [thread 16893] [76.0] [cxt 0] Deparsing header 'ethernet'
[12:24:39.926] [bmv2] [D] [thread 16893] [76.0] [cxt 0] Deparser 'deparser': end
[12:24:39.926] [bmv2] [D] [thread 16893] [77.0] [cxt 0] Pipeline 'egress': start
[12:24:39.926] [bmv2] [T] [thread 16893] [77.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:39.926] [bmv2] [T] [thread 16893] [77.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:39.926] [bmv2] [D] [thread 16893] [77.0] [cxt 0] Pipeline 'egress': end
[12:24:39.926] [bmv2] [D] [thread 16893] [77.0] [cxt 0] Deparser 'deparser': start
[12:24:39.926] [bmv2] [T] [thread 16893] [77.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:39.926] [bmv2] [D] [thread 16893] [77.0] [cxt 0] Deparsing header 'ethernet'
[12:24:39.926] [bmv2] [D] [thread 16893] [77.0] [cxt 0] Deparser 'deparser': end
[12:24:39.926] [bmv2] [D] [thread 16893] [78.0] [cxt 0] Pipeline 'egress': start
[12:24:39.926] [bmv2] [T] [thread 16893] [78.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:39.926] [bmv2] [T] [thread 16893] [78.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:39.926] [bmv2] [D] [thread 16893] [78.0] [cxt 0] Pipeline 'egress': end
[12:24:39.926] [bmv2] [D] [thread 16893] [78.0] [cxt 0] Deparser 'deparser': start
[12:24:39.926] [bmv2] [T] [thread 16893] [78.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:39.926] [bmv2] [D] [thread 16893] [78.0] [cxt 0] Deparsing header 'ethernet'
[12:24:39.926] [bmv2] [D] [thread 16893] [78.0] [cxt 0] Deparser 'deparser': end
[12:24:39.926] [bmv2] [D] [thread 16893] [79.0] [cxt 0] Pipeline 'egress': start
[12:24:39.926] [bmv2] [T] [thread 16893] [79.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:39.926] [bmv2] [T] [thread 16893] [79.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:39.926] [bmv2] [D] [thread 16893] [79.0] [cxt 0] Pipeline 'egress': end
[12:24:39.926] [bmv2] [D] [thread 16893] [79.0] [cxt 0] Deparser 'deparser': start
[12:24:39.926] [bmv2] [T] [thread 16893] [79.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:39.926] [bmv2] [D] [thread 16893] [79.0] [cxt 0] Deparsing header 'ethernet'
[12:24:39.926] [bmv2] [D] [thread 16893] [79.0] [cxt 0] Deparser 'deparser': end
[12:24:39.926] [bmv2] [D] [thread 16897] [75.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:39.927] [bmv2] [D] [thread 16897] [76.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:39.927] [bmv2] [D] [thread 16897] [77.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:39.927] [bmv2] [D] [thread 16897] [78.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:39.927] [bmv2] [D] [thread 16897] [79.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:39.926] [bmv2] [D] [thread 16892] [80.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:39.927] [bmv2] [T] [thread 16892] [80.0] [cxt 0] Bytes parsed: 14
[12:24:39.927] [bmv2] [D] [thread 16892] [80.0] [cxt 0] Parser 'parser': end
[12:24:39.927] [bmv2] [D] [thread 16892] [80.0] [cxt 0] Pipeline 'ingress': start
[12:24:39.927] [bmv2] [T] [thread 16892] [80.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:39.927] [bmv2] [D] [thread 16892] [80.0] [cxt 0] Looking up key:

[12:24:39.927] [bmv2] [D] [thread 16892] [80.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:39.927] [bmv2] [D] [thread 16892] [80.0] [cxt 0] Action entry is resist171 - 
[12:24:39.927] [bmv2] [T] [thread 16892] [80.0] [cxt 0] Action resist171
[12:24:39.927] [bmv2] [T] [thread 16892] [80.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:39.927] [bmv2] [T] [thread 16892] [80.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:39.927] [bmv2] [T] [thread 16892] [80.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:39.927] [bmv2] [T] [thread 16892] [80.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:39.927] [bmv2] [T] [thread 16892] [80.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:39.927] [bmv2] [T] [thread 16892] [80.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:39.927] [bmv2] [D] [thread 16892] [80.0] [cxt 0] Pipeline 'ingress': end
[12:24:39.927] [bmv2] [D] [thread 16892] [80.0] [cxt 0] Egress port is 0
[12:24:39.927] [bmv2] [D] [thread 16892] [81.0] [cxt 0] Processing packet received on port 21
[12:24:39.927] [bmv2] [D] [thread 16892] [81.0] [cxt 0] Parser 'parser': start
[12:24:39.927] [bmv2] [D] [thread 16892] [81.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:39.927] [bmv2] [D] [thread 16892] [81.0] [cxt 0] Extracting header 'ethernet'
[12:24:39.927] [bmv2] [D] [thread 16892] [81.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:39.927] [bmv2] [T] [thread 16892] [81.0] [cxt 0] Bytes parsed: 14
[12:24:39.927] [bmv2] [D] [thread 16892] [81.0] [cxt 0] Parser 'parser': end
[12:24:39.927] [bmv2] [D] [thread 16892] [81.0] [cxt 0] Pipeline 'ingress': start
[12:24:39.927] [bmv2] [T] [thread 16892] [81.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:39.927] [bmv2] [D] [thread 16892] [81.0] [cxt 0] Looking up key:

[12:24:39.927] [bmv2] [D] [thread 16892] [81.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:39.927] [bmv2] [D] [thread 16892] [81.0] [cxt 0] Action entry is resist171 - 
[12:24:39.927] [bmv2] [T] [thread 16892] [81.0] [cxt 0] Action resist171
[12:24:39.927] [bmv2] [T] [thread 16892] [81.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:39.927] [bmv2] [T] [thread 16892] [81.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:39.927] [bmv2] [T] [thread 16892] [81.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:39.927] [bmv2] [T] [thread 16892] [81.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:39.927] [bmv2] [T] [thread 16892] [81.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:39.927] [bmv2] [T] [thread 16892] [81.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:39.927] [bmv2] [D] [thread 16892] [81.0] [cxt 0] Pipeline 'ingress': end
[12:24:39.927] [bmv2] [D] [thread 16892] [81.0] [cxt 0] Egress port is 0
[12:24:39.927] [bmv2] [D] [thread 16892] [82.0] [cxt 0] Processing packet received on port 28
[12:24:39.927] [bmv2] [D] [thread 16892] [82.0] [cxt 0] Parser 'parser': start
[12:24:39.927] [bmv2] [D] [thread 16892] [82.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:39.927] [bmv2] [D] [thread 16892] [82.0] [cxt 0] Extracting header 'ethernet'
[12:24:39.927] [bmv2] [D] [thread 16892] [82.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:39.927] [bmv2] [T] [thread 16892] [82.0] [cxt 0] Bytes parsed: 14
[12:24:39.927] [bmv2] [D] [thread 16892] [82.0] [cxt 0] Parser 'parser': end
[12:24:39.927] [bmv2] [D] [thread 16892] [82.0] [cxt 0] Pipeline 'ingress': start
[12:24:39.927] [bmv2] [T] [thread 16892] [82.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:39.927] [bmv2] [D] [thread 16892] [82.0] [cxt 0] Looking up key:

[12:24:39.927] [bmv2] [D] [thread 16892] [82.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:39.927] [bmv2] [D] [thread 16892] [82.0] [cxt 0] Action entry is resist171 - 
[12:24:39.927] [bmv2] [T] [thread 16892] [82.0] [cxt 0] Action resist171
[12:24:39.927] [bmv2] [T] [thread 16892] [82.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:39.927] [bmv2] [T] [thread 16892] [82.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:39.927] [bmv2] [T] [thread 16892] [82.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:39.927] [bmv2] [T] [thread 16892] [82.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:39.927] [bmv2] [T] [thread 16892] [82.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:39.927] [bmv2] [T] [thread 16892] [82.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:39.927] [bmv2] [D] [thread 16892] [82.0] [cxt 0] Pipeline 'ingress': end
[12:24:39.927] [bmv2] [D] [thread 16892] [82.0] [cxt 0] Egress port is 0
[12:24:39.927] [bmv2] [D] [thread 16892] [83.0] [cxt 0] Processing packet received on port 30
[12:24:39.927] [bmv2] [D] [thread 16892] [83.0] [cxt 0] Parser 'parser': start
[12:24:39.927] [bmv2] [D] [thread 16892] [83.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:39.927] [bmv2] [D] [thread 16892] [83.0] [cxt 0] Extracting header 'ethernet'
[12:24:39.927] [bmv2] [D] [thread 16892] [83.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:39.927] [bmv2] [T] [thread 16892] [83.0] [cxt 0] Bytes parsed: 14
[12:24:39.927] [bmv2] [D] [thread 16892] [83.0] [cxt 0] Parser 'parser': end
[12:24:39.927] [bmv2] [D] [thread 16892] [83.0] [cxt 0] Pipeline 'ingress': start
[12:24:39.927] [bmv2] [T] [thread 16892] [83.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:39.927] [bmv2] [D] [thread 16892] [83.0] [cxt 0] Looking up key:

[12:24:39.927] [bmv2] [D] [thread 16892] [83.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:39.927] [bmv2] [D] [thread 16892] [83.0] [cxt 0] Action entry is resist171 - 
[12:24:39.927] [bmv2] [T] [thread 16892] [83.0] [cxt 0] Action resist171
[12:24:39.927] [bmv2] [T] [thread 16892] [83.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:39.927] [bmv2] [T] [thread 16892] [83.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:39.927] [bmv2] [T] [thread 16892] [83.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:39.927] [bmv2] [T] [thread 16892] [83.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:39.927] [bmv2] [T] [thread 16892] [83.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:39.927] [bmv2] [T] [thread 16892] [83.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:39.927] [bmv2] [D] [thread 16892] [83.0] [cxt 0] Pipeline 'ingress': end
[12:24:39.927] [bmv2] [D] [thread 16892] [83.0] [cxt 0] Egress port is 0
[12:24:39.928] [bmv2] [D] [thread 16892] [84.0] [cxt 0] Processing packet received on port 34
[12:24:39.928] [bmv2] [D] [thread 16892] [84.0] [cxt 0] Parser 'parser': start
[12:24:39.928] [bmv2] [D] [thread 16892] [84.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:39.928] [bmv2] [D] [thread 16892] [84.0] [cxt 0] Extracting header 'ethernet'
[12:24:39.928] [bmv2] [D] [thread 16892] [84.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:39.928] [bmv2] [T] [thread 16892] [84.0] [cxt 0] Bytes parsed: 14
[12:24:39.928] [bmv2] [D] [thread 16892] [84.0] [cxt 0] Parser 'parser': end
[12:24:39.928] [bmv2] [D] [thread 16892] [84.0] [cxt 0] Pipeline 'ingress': start
[12:24:39.928] [bmv2] [T] [thread 16892] [84.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:39.928] [bmv2] [D] [thread 16892] [84.0] [cxt 0] Looking up key:

[12:24:39.928] [bmv2] [D] [thread 16892] [84.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:39.928] [bmv2] [D] [thread 16892] [84.0] [cxt 0] Action entry is resist171 - 
[12:24:39.928] [bmv2] [T] [thread 16892] [84.0] [cxt 0] Action resist171
[12:24:39.928] [bmv2] [T] [thread 16892] [84.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:39.928] [bmv2] [T] [thread 16892] [84.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:39.928] [bmv2] [T] [thread 16892] [84.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:39.928] [bmv2] [T] [thread 16892] [84.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:39.928] [bmv2] [T] [thread 16892] [84.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:39.928] [bmv2] [T] [thread 16892] [84.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:39.928] [bmv2] [D] [thread 16892] [84.0] [cxt 0] Pipeline 'ingress': end
[12:24:39.928] [bmv2] [D] [thread 16892] [84.0] [cxt 0] Egress port is 0
[12:24:39.927] [bmv2] [D] [thread 16893] [80.0] [cxt 0] Pipeline 'egress': start
[12:24:39.928] [bmv2] [T] [thread 16893] [80.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:39.928] [bmv2] [T] [thread 16893] [80.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:39.928] [bmv2] [D] [thread 16893] [80.0] [cxt 0] Pipeline 'egress': end
[12:24:39.928] [bmv2] [D] [thread 16893] [80.0] [cxt 0] Deparser 'deparser': start
[12:24:39.928] [bmv2] [T] [thread 16893] [80.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:39.928] [bmv2] [D] [thread 16893] [80.0] [cxt 0] Deparsing header 'ethernet'
[12:24:39.928] [bmv2] [D] [thread 16893] [80.0] [cxt 0] Deparser 'deparser': end
[12:24:39.928] [bmv2] [D] [thread 16893] [81.0] [cxt 0] Pipeline 'egress': start
[12:24:39.928] [bmv2] [T] [thread 16893] [81.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:39.928] [bmv2] [T] [thread 16893] [81.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:39.928] [bmv2] [D] [thread 16893] [81.0] [cxt 0] Pipeline 'egress': end
[12:24:39.928] [bmv2] [D] [thread 16893] [81.0] [cxt 0] Deparser 'deparser': start
[12:24:39.928] [bmv2] [T] [thread 16893] [81.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:39.928] [bmv2] [D] [thread 16893] [81.0] [cxt 0] Deparsing header 'ethernet'
[12:24:39.928] [bmv2] [D] [thread 16893] [81.0] [cxt 0] Deparser 'deparser': end
[12:24:39.928] [bmv2] [D] [thread 16893] [82.0] [cxt 0] Pipeline 'egress': start
[12:24:39.928] [bmv2] [T] [thread 16893] [82.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:39.928] [bmv2] [T] [thread 16893] [82.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:39.928] [bmv2] [D] [thread 16893] [82.0] [cxt 0] Pipeline 'egress': end
[12:24:39.928] [bmv2] [D] [thread 16893] [82.0] [cxt 0] Deparser 'deparser': start
[12:24:39.928] [bmv2] [T] [thread 16893] [82.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:39.928] [bmv2] [D] [thread 16893] [82.0] [cxt 0] Deparsing header 'ethernet'
[12:24:39.928] [bmv2] [D] [thread 16893] [82.0] [cxt 0] Deparser 'deparser': end
[12:24:39.928] [bmv2] [D] [thread 16893] [83.0] [cxt 0] Pipeline 'egress': start
[12:24:39.928] [bmv2] [T] [thread 16893] [83.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:39.928] [bmv2] [T] [thread 16893] [83.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:39.928] [bmv2] [D] [thread 16893] [83.0] [cxt 0] Pipeline 'egress': end
[12:24:39.928] [bmv2] [D] [thread 16893] [83.0] [cxt 0] Deparser 'deparser': start
[12:24:39.928] [bmv2] [T] [thread 16893] [83.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:39.928] [bmv2] [D] [thread 16893] [83.0] [cxt 0] Deparsing header 'ethernet'
[12:24:39.928] [bmv2] [D] [thread 16893] [83.0] [cxt 0] Deparser 'deparser': end
[12:24:39.928] [bmv2] [D] [thread 16893] [84.0] [cxt 0] Pipeline 'egress': start
[12:24:39.928] [bmv2] [T] [thread 16893] [84.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:39.928] [bmv2] [T] [thread 16893] [84.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:39.928] [bmv2] [D] [thread 16893] [84.0] [cxt 0] Pipeline 'egress': end
[12:24:39.928] [bmv2] [D] [thread 16893] [84.0] [cxt 0] Deparser 'deparser': start
[12:24:39.928] [bmv2] [T] [thread 16893] [84.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:39.928] [bmv2] [D] [thread 16893] [84.0] [cxt 0] Deparsing header 'ethernet'
[12:24:39.928] [bmv2] [D] [thread 16893] [84.0] [cxt 0] Deparser 'deparser': end
[12:24:39.928] [bmv2] [D] [thread 16897] [80.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:39.928] [bmv2] [D] [thread 16897] [81.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:39.928] [bmv2] [D] [thread 16897] [82.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:39.928] [bmv2] [D] [thread 16897] [83.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:39.928] [bmv2] [D] [thread 16897] [84.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:41.972] [bmv2] [D] [thread 16892] [85.0] [cxt 0] Processing packet received on port 7
[12:24:41.972] [bmv2] [D] [thread 16892] [85.0] [cxt 0] Parser 'parser': start
[12:24:41.972] [bmv2] [D] [thread 16892] [85.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:41.972] [bmv2] [D] [thread 16892] [85.0] [cxt 0] Extracting header 'ethernet'
[12:24:41.972] [bmv2] [D] [thread 16892] [85.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:41.972] [bmv2] [T] [thread 16892] [85.0] [cxt 0] Bytes parsed: 14
[12:24:41.972] [bmv2] [D] [thread 16892] [85.0] [cxt 0] Parser 'parser': end
[12:24:41.972] [bmv2] [D] [thread 16892] [85.0] [cxt 0] Pipeline 'ingress': start
[12:24:41.972] [bmv2] [T] [thread 16892] [85.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:41.972] [bmv2] [D] [thread 16892] [85.0] [cxt 0] Looking up key:

[12:24:41.972] [bmv2] [D] [thread 16892] [85.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:41.972] [bmv2] [D] [thread 16892] [85.0] [cxt 0] Action entry is resist171 - 
[12:24:41.972] [bmv2] [T] [thread 16892] [85.0] [cxt 0] Action resist171
[12:24:41.972] [bmv2] [T] [thread 16892] [85.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:41.972] [bmv2] [T] [thread 16892] [85.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:41.972] [bmv2] [T] [thread 16892] [85.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:41.972] [bmv2] [T] [thread 16892] [85.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:41.972] [bmv2] [T] [thread 16892] [85.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:41.972] [bmv2] [T] [thread 16892] [85.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:41.972] [bmv2] [D] [thread 16892] [85.0] [cxt 0] Pipeline 'ingress': end
[12:24:41.972] [bmv2] [D] [thread 16892] [85.0] [cxt 0] Egress port is 0
[12:24:41.972] [bmv2] [D] [thread 16892] [86.0] [cxt 0] Processing packet received on port 14
[12:24:41.972] [bmv2] [D] [thread 16892] [86.0] [cxt 0] Parser 'parser': start
[12:24:41.972] [bmv2] [D] [thread 16892] [86.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:41.972] [bmv2] [D] [thread 16892] [86.0] [cxt 0] Extracting header 'ethernet'
[12:24:41.972] [bmv2] [D] [thread 16892] [86.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:41.972] [bmv2] [T] [thread 16892] [86.0] [cxt 0] Bytes parsed: 14
[12:24:41.972] [bmv2] [D] [thread 16892] [86.0] [cxt 0] Parser 'parser': end
[12:24:41.972] [bmv2] [D] [thread 16892] [86.0] [cxt 0] Pipeline 'ingress': start
[12:24:41.972] [bmv2] [T] [thread 16892] [86.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:41.972] [bmv2] [D] [thread 16892] [86.0] [cxt 0] Looking up key:

[12:24:41.972] [bmv2] [D] [thread 16892] [86.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:41.972] [bmv2] [D] [thread 16892] [86.0] [cxt 0] Action entry is resist171 - 
[12:24:41.972] [bmv2] [T] [thread 16892] [86.0] [cxt 0] Action resist171
[12:24:41.972] [bmv2] [T] [thread 16892] [86.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:41.972] [bmv2] [T] [thread 16892] [86.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:41.972] [bmv2] [T] [thread 16892] [86.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:41.972] [bmv2] [T] [thread 16892] [86.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:41.972] [bmv2] [T] [thread 16892] [86.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:41.972] [bmv2] [T] [thread 16892] [86.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:41.972] [bmv2] [D] [thread 16892] [86.0] [cxt 0] Pipeline 'ingress': end
[12:24:41.972] [bmv2] [D] [thread 16892] [86.0] [cxt 0] Egress port is 0
[12:24:41.972] [bmv2] [D] [thread 16892] [87.0] [cxt 0] Processing packet received on port 35
[12:24:41.972] [bmv2] [D] [thread 16892] [87.0] [cxt 0] Parser 'parser': start
[12:24:41.972] [bmv2] [D] [thread 16892] [87.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:41.972] [bmv2] [D] [thread 16892] [87.0] [cxt 0] Extracting header 'ethernet'
[12:24:41.972] [bmv2] [D] [thread 16892] [87.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:41.972] [bmv2] [T] [thread 16892] [87.0] [cxt 0] Bytes parsed: 14
[12:24:41.972] [bmv2] [D] [thread 16892] [87.0] [cxt 0] Parser 'parser': end
[12:24:41.972] [bmv2] [D] [thread 16892] [87.0] [cxt 0] Pipeline 'ingress': start
[12:24:41.972] [bmv2] [T] [thread 16892] [87.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:41.972] [bmv2] [D] [thread 16892] [87.0] [cxt 0] Looking up key:

[12:24:41.972] [bmv2] [D] [thread 16892] [87.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:41.972] [bmv2] [D] [thread 16892] [87.0] [cxt 0] Action entry is resist171 - 
[12:24:41.972] [bmv2] [T] [thread 16892] [87.0] [cxt 0] Action resist171
[12:24:41.972] [bmv2] [T] [thread 16892] [87.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:41.972] [bmv2] [T] [thread 16892] [87.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:41.972] [bmv2] [T] [thread 16892] [87.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:41.972] [bmv2] [T] [thread 16892] [87.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:41.972] [bmv2] [T] [thread 16892] [87.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:41.972] [bmv2] [T] [thread 16892] [87.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:41.972] [bmv2] [D] [thread 16892] [87.0] [cxt 0] Pipeline 'ingress': end
[12:24:41.972] [bmv2] [D] [thread 16892] [87.0] [cxt 0] Egress port is 0
[12:24:41.972] [bmv2] [D] [thread 16892] [88.0] [cxt 0] Processing packet received on port 20
[12:24:41.972] [bmv2] [D] [thread 16892] [88.0] [cxt 0] Parser 'parser': start
[12:24:41.972] [bmv2] [D] [thread 16892] [88.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:41.972] [bmv2] [D] [thread 16892] [88.0] [cxt 0] Extracting header 'ethernet'
[12:24:41.972] [bmv2] [D] [thread 16892] [88.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:41.972] [bmv2] [T] [thread 16892] [88.0] [cxt 0] Bytes parsed: 14
[12:24:41.972] [bmv2] [D] [thread 16892] [88.0] [cxt 0] Parser 'parser': end
[12:24:41.972] [bmv2] [D] [thread 16892] [88.0] [cxt 0] Pipeline 'ingress': start
[12:24:41.972] [bmv2] [T] [thread 16892] [88.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:41.972] [bmv2] [D] [thread 16892] [88.0] [cxt 0] Looking up key:

[12:24:41.972] [bmv2] [D] [thread 16892] [88.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:41.972] [bmv2] [D] [thread 16892] [88.0] [cxt 0] Action entry is resist171 - 
[12:24:41.972] [bmv2] [T] [thread 16892] [88.0] [cxt 0] Action resist171
[12:24:41.972] [bmv2] [T] [thread 16892] [88.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:41.972] [bmv2] [T] [thread 16892] [88.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:41.972] [bmv2] [T] [thread 16892] [88.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:41.972] [bmv2] [T] [thread 16892] [88.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:41.972] [bmv2] [T] [thread 16892] [88.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:41.972] [bmv2] [T] [thread 16892] [88.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:41.972] [bmv2] [D] [thread 16892] [88.0] [cxt 0] Pipeline 'ingress': end
[12:24:41.972] [bmv2] [D] [thread 16892] [88.0] [cxt 0] Egress port is 0
[12:24:41.972] [bmv2] [D] [thread 16892] [89.0] [cxt 0] Processing packet received on port 31
[12:24:41.972] [bmv2] [D] [thread 16892] [89.0] [cxt 0] Parser 'parser': start
[12:24:41.972] [bmv2] [D] [thread 16892] [89.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:41.972] [bmv2] [D] [thread 16892] [89.0] [cxt 0] Extracting header 'ethernet'
[12:24:41.972] [bmv2] [D] [thread 16892] [89.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:41.972] [bmv2] [T] [thread 16892] [89.0] [cxt 0] Bytes parsed: 14
[12:24:41.972] [bmv2] [D] [thread 16892] [89.0] [cxt 0] Parser 'parser': end
[12:24:41.972] [bmv2] [D] [thread 16892] [89.0] [cxt 0] Pipeline 'ingress': start
[12:24:41.972] [bmv2] [T] [thread 16892] [89.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:41.972] [bmv2] [D] [thread 16892] [89.0] [cxt 0] Looking up key:

[12:24:41.972] [bmv2] [D] [thread 16892] [89.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:41.972] [bmv2] [D] [thread 16892] [89.0] [cxt 0] Action entry is resist171 - 
[12:24:41.972] [bmv2] [T] [thread 16892] [89.0] [cxt 0] Action resist171
[12:24:41.972] [bmv2] [T] [thread 16892] [89.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:41.972] [bmv2] [T] [thread 16892] [89.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:41.972] [bmv2] [T] [thread 16892] [89.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:41.972] [bmv2] [T] [thread 16892] [89.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:41.972] [bmv2] [T] [thread 16892] [89.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:41.972] [bmv2] [T] [thread 16892] [89.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:41.972] [bmv2] [D] [thread 16892] [89.0] [cxt 0] Pipeline 'ingress': end
[12:24:41.972] [bmv2] [D] [thread 16892] [89.0] [cxt 0] Egress port is 0
[12:24:41.972] [bmv2] [D] [thread 16893] [85.0] [cxt 0] Pipeline 'egress': start
[12:24:41.972] [bmv2] [T] [thread 16893] [85.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:41.972] [bmv2] [T] [thread 16893] [85.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:41.972] [bmv2] [D] [thread 16893] [85.0] [cxt 0] Pipeline 'egress': end
[12:24:41.972] [bmv2] [D] [thread 16893] [85.0] [cxt 0] Deparser 'deparser': start
[12:24:41.972] [bmv2] [T] [thread 16893] [85.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:41.972] [bmv2] [D] [thread 16893] [85.0] [cxt 0] Deparsing header 'ethernet'
[12:24:41.972] [bmv2] [D] [thread 16893] [85.0] [cxt 0] Deparser 'deparser': end
[12:24:41.972] [bmv2] [D] [thread 16893] [86.0] [cxt 0] Pipeline 'egress': start
[12:24:41.972] [bmv2] [T] [thread 16893] [86.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:41.972] [bmv2] [T] [thread 16893] [86.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:41.972] [bmv2] [D] [thread 16893] [86.0] [cxt 0] Pipeline 'egress': end
[12:24:41.972] [bmv2] [D] [thread 16893] [86.0] [cxt 0] Deparser 'deparser': start
[12:24:41.972] [bmv2] [T] [thread 16893] [86.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:41.972] [bmv2] [D] [thread 16893] [86.0] [cxt 0] Deparsing header 'ethernet'
[12:24:41.972] [bmv2] [D] [thread 16893] [86.0] [cxt 0] Deparser 'deparser': end
[12:24:41.972] [bmv2] [D] [thread 16893] [87.0] [cxt 0] Pipeline 'egress': start
[12:24:41.972] [bmv2] [T] [thread 16893] [87.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:41.972] [bmv2] [T] [thread 16893] [87.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:41.972] [bmv2] [D] [thread 16893] [87.0] [cxt 0] Pipeline 'egress': end
[12:24:41.972] [bmv2] [D] [thread 16893] [87.0] [cxt 0] Deparser 'deparser': start
[12:24:41.972] [bmv2] [T] [thread 16893] [87.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:41.972] [bmv2] [D] [thread 16893] [87.0] [cxt 0] Deparsing header 'ethernet'
[12:24:41.972] [bmv2] [D] [thread 16893] [87.0] [cxt 0] Deparser 'deparser': end
[12:24:41.972] [bmv2] [D] [thread 16893] [88.0] [cxt 0] Pipeline 'egress': start
[12:24:41.972] [bmv2] [T] [thread 16893] [88.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:41.972] [bmv2] [T] [thread 16893] [88.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:41.972] [bmv2] [D] [thread 16893] [88.0] [cxt 0] Pipeline 'egress': end
[12:24:41.972] [bmv2] [D] [thread 16893] [88.0] [cxt 0] Deparser 'deparser': start
[12:24:41.972] [bmv2] [T] [thread 16893] [88.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:41.972] [bmv2] [D] [thread 16893] [88.0] [cxt 0] Deparsing header 'ethernet'
[12:24:41.972] [bmv2] [D] [thread 16893] [88.0] [cxt 0] Deparser 'deparser': end
[12:24:41.972] [bmv2] [D] [thread 16893] [89.0] [cxt 0] Pipeline 'egress': start
[12:24:41.972] [bmv2] [T] [thread 16893] [89.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:41.972] [bmv2] [T] [thread 16893] [89.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:41.972] [bmv2] [D] [thread 16893] [89.0] [cxt 0] Pipeline 'egress': end
[12:24:41.972] [bmv2] [D] [thread 16893] [89.0] [cxt 0] Deparser 'deparser': start
[12:24:41.972] [bmv2] [T] [thread 16893] [89.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:41.972] [bmv2] [D] [thread 16893] [89.0] [cxt 0] Deparsing header 'ethernet'
[12:24:41.972] [bmv2] [D] [thread 16893] [89.0] [cxt 0] Deparser 'deparser': end
[12:24:41.972] [bmv2] [D] [thread 16897] [85.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:41.972] [bmv2] [D] [thread 16897] [86.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:41.972] [bmv2] [D] [thread 16897] [87.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:41.972] [bmv2] [D] [thread 16897] [88.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:41.972] [bmv2] [D] [thread 16897] [89.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:44.023] [bmv2] [D] [thread 16892] [90.0] [cxt 0] Processing packet received on port 4
[12:24:44.023] [bmv2] [D] [thread 16892] [90.0] [cxt 0] Parser 'parser': start
[12:24:44.023] [bmv2] [D] [thread 16892] [90.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:44.023] [bmv2] [D] [thread 16892] [90.0] [cxt 0] Extracting header 'ethernet'
[12:24:44.023] [bmv2] [D] [thread 16892] [90.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:44.023] [bmv2] [T] [thread 16892] [90.0] [cxt 0] Bytes parsed: 14
[12:24:44.023] [bmv2] [D] [thread 16892] [90.0] [cxt 0] Parser 'parser': end
[12:24:44.023] [bmv2] [D] [thread 16892] [90.0] [cxt 0] Pipeline 'ingress': start
[12:24:44.023] [bmv2] [T] [thread 16892] [90.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:44.023] [bmv2] [D] [thread 16892] [90.0] [cxt 0] Looking up key:

[12:24:44.023] [bmv2] [D] [thread 16892] [90.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:44.023] [bmv2] [D] [thread 16892] [90.0] [cxt 0] Action entry is resist171 - 
[12:24:44.023] [bmv2] [T] [thread 16892] [90.0] [cxt 0] Action resist171
[12:24:44.023] [bmv2] [T] [thread 16892] [90.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:44.023] [bmv2] [T] [thread 16892] [90.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:44.024] [bmv2] [T] [thread 16892] [90.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:44.024] [bmv2] [T] [thread 16892] [90.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:44.024] [bmv2] [T] [thread 16892] [90.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:44.024] [bmv2] [T] [thread 16892] [90.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:44.024] [bmv2] [D] [thread 16892] [90.0] [cxt 0] Pipeline 'ingress': end
[12:24:44.024] [bmv2] [D] [thread 16892] [90.0] [cxt 0] Egress port is 0
[12:24:44.024] [bmv2] [D] [thread 16892] [91.0] [cxt 0] Processing packet received on port 8
[12:24:44.024] [bmv2] [D] [thread 16892] [91.0] [cxt 0] Parser 'parser': start
[12:24:44.024] [bmv2] [D] [thread 16892] [91.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:44.024] [bmv2] [D] [thread 16892] [91.0] [cxt 0] Extracting header 'ethernet'
[12:24:44.024] [bmv2] [D] [thread 16892] [91.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:44.024] [bmv2] [T] [thread 16892] [91.0] [cxt 0] Bytes parsed: 14
[12:24:44.024] [bmv2] [D] [thread 16892] [91.0] [cxt 0] Parser 'parser': end
[12:24:44.024] [bmv2] [D] [thread 16892] [91.0] [cxt 0] Pipeline 'ingress': start
[12:24:44.024] [bmv2] [T] [thread 16892] [91.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:44.024] [bmv2] [D] [thread 16892] [91.0] [cxt 0] Looking up key:

[12:24:44.024] [bmv2] [D] [thread 16892] [91.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:44.024] [bmv2] [D] [thread 16892] [91.0] [cxt 0] Action entry is resist171 - 
[12:24:44.024] [bmv2] [T] [thread 16892] [91.0] [cxt 0] Action resist171
[12:24:44.024] [bmv2] [T] [thread 16892] [91.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:44.024] [bmv2] [T] [thread 16892] [91.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:44.024] [bmv2] [T] [thread 16892] [91.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:44.024] [bmv2] [T] [thread 16892] [91.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:44.024] [bmv2] [T] [thread 16892] [91.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:44.024] [bmv2] [T] [thread 16892] [91.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:44.024] [bmv2] [D] [thread 16892] [91.0] [cxt 0] Pipeline 'ingress': end
[12:24:44.024] [bmv2] [D] [thread 16892] [91.0] [cxt 0] Egress port is 0
[12:24:44.024] [bmv2] [D] [thread 16892] [92.0] [cxt 0] Processing packet received on port 24
[12:24:44.024] [bmv2] [D] [thread 16892] [92.0] [cxt 0] Parser 'parser': start
[12:24:44.024] [bmv2] [D] [thread 16892] [92.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:44.024] [bmv2] [D] [thread 16892] [92.0] [cxt 0] Extracting header 'ethernet'
[12:24:44.024] [bmv2] [D] [thread 16892] [92.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:44.024] [bmv2] [T] [thread 16892] [92.0] [cxt 0] Bytes parsed: 14
[12:24:44.024] [bmv2] [D] [thread 16892] [92.0] [cxt 0] Parser 'parser': end
[12:24:44.024] [bmv2] [D] [thread 16892] [92.0] [cxt 0] Pipeline 'ingress': start
[12:24:44.024] [bmv2] [T] [thread 16892] [92.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:44.024] [bmv2] [D] [thread 16892] [92.0] [cxt 0] Looking up key:

[12:24:44.024] [bmv2] [D] [thread 16892] [92.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:44.024] [bmv2] [D] [thread 16892] [92.0] [cxt 0] Action entry is resist171 - 
[12:24:44.024] [bmv2] [T] [thread 16892] [92.0] [cxt 0] Action resist171
[12:24:44.024] [bmv2] [T] [thread 16892] [92.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:44.024] [bmv2] [T] [thread 16892] [92.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:44.024] [bmv2] [T] [thread 16892] [92.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:44.024] [bmv2] [T] [thread 16892] [92.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:44.024] [bmv2] [T] [thread 16892] [92.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:44.024] [bmv2] [T] [thread 16892] [92.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:44.024] [bmv2] [D] [thread 16892] [92.0] [cxt 0] Pipeline 'ingress': end
[12:24:44.024] [bmv2] [D] [thread 16892] [92.0] [cxt 0] Egress port is 0
[12:24:44.024] [bmv2] [D] [thread 16892] [93.0] [cxt 0] Processing packet received on port 39
[12:24:44.024] [bmv2] [D] [thread 16892] [93.0] [cxt 0] Parser 'parser': start
[12:24:44.024] [bmv2] [D] [thread 16892] [93.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:44.024] [bmv2] [D] [thread 16892] [93.0] [cxt 0] Extracting header 'ethernet'
[12:24:44.024] [bmv2] [D] [thread 16892] [93.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:44.024] [bmv2] [T] [thread 16892] [93.0] [cxt 0] Bytes parsed: 14
[12:24:44.024] [bmv2] [D] [thread 16892] [93.0] [cxt 0] Parser 'parser': end
[12:24:44.024] [bmv2] [D] [thread 16892] [93.0] [cxt 0] Pipeline 'ingress': start
[12:24:44.024] [bmv2] [T] [thread 16892] [93.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:44.024] [bmv2] [D] [thread 16892] [93.0] [cxt 0] Looking up key:

[12:24:44.024] [bmv2] [D] [thread 16892] [93.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:44.024] [bmv2] [D] [thread 16892] [93.0] [cxt 0] Action entry is resist171 - 
[12:24:44.024] [bmv2] [T] [thread 16892] [93.0] [cxt 0] Action resist171
[12:24:44.024] [bmv2] [T] [thread 16892] [93.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:44.024] [bmv2] [T] [thread 16892] [93.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:44.024] [bmv2] [T] [thread 16892] [93.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:44.024] [bmv2] [T] [thread 16892] [93.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:44.024] [bmv2] [T] [thread 16892] [93.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:44.024] [bmv2] [T] [thread 16892] [93.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:44.024] [bmv2] [D] [thread 16892] [93.0] [cxt 0] Pipeline 'ingress': end
[12:24:44.024] [bmv2] [D] [thread 16892] [93.0] [cxt 0] Egress port is 0
[12:24:44.024] [bmv2] [D] [thread 16892] [94.0] [cxt 0] Processing packet received on port 40
[12:24:44.024] [bmv2] [D] [thread 16892] [94.0] [cxt 0] Parser 'parser': start
[12:24:44.024] [bmv2] [D] [thread 16892] [94.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:44.024] [bmv2] [D] [thread 16892] [94.0] [cxt 0] Extracting header 'ethernet'
[12:24:44.024] [bmv2] [D] [thread 16892] [94.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:44.024] [bmv2] [T] [thread 16892] [94.0] [cxt 0] Bytes parsed: 14
[12:24:44.024] [bmv2] [D] [thread 16892] [94.0] [cxt 0] Parser 'parser': end
[12:24:44.024] [bmv2] [D] [thread 16892] [94.0] [cxt 0] Pipeline 'ingress': start
[12:24:44.024] [bmv2] [T] [thread 16892] [94.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:44.024] [bmv2] [D] [thread 16892] [94.0] [cxt 0] Looking up key:

[12:24:44.024] [bmv2] [D] [thread 16892] [94.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:44.024] [bmv2] [D] [thread 16892] [94.0] [cxt 0] Action entry is resist171 - 
[12:24:44.024] [bmv2] [T] [thread 16892] [94.0] [cxt 0] Action resist171
[12:24:44.024] [bmv2] [T] [thread 16892] [94.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:44.024] [bmv2] [T] [thread 16892] [94.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:44.024] [bmv2] [T] [thread 16892] [94.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:44.024] [bmv2] [T] [thread 16892] [94.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:44.024] [bmv2] [T] [thread 16892] [94.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:44.024] [bmv2] [T] [thread 16892] [94.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:44.024] [bmv2] [D] [thread 16892] [94.0] [cxt 0] Pipeline 'ingress': end
[12:24:44.024] [bmv2] [D] [thread 16892] [94.0] [cxt 0] Egress port is 0
[12:24:44.024] [bmv2] [D] [thread 16893] [90.0] [cxt 0] Pipeline 'egress': start
[12:24:44.024] [bmv2] [T] [thread 16893] [90.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:44.024] [bmv2] [T] [thread 16893] [90.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:44.024] [bmv2] [D] [thread 16893] [90.0] [cxt 0] Pipeline 'egress': end
[12:24:44.024] [bmv2] [D] [thread 16893] [90.0] [cxt 0] Deparser 'deparser': start
[12:24:44.024] [bmv2] [T] [thread 16893] [90.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:44.024] [bmv2] [D] [thread 16893] [90.0] [cxt 0] Deparsing header 'ethernet'
[12:24:44.024] [bmv2] [D] [thread 16893] [90.0] [cxt 0] Deparser 'deparser': end
[12:24:44.024] [bmv2] [D] [thread 16893] [91.0] [cxt 0] Pipeline 'egress': start
[12:24:44.024] [bmv2] [T] [thread 16893] [91.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:44.024] [bmv2] [T] [thread 16893] [91.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:44.024] [bmv2] [D] [thread 16893] [91.0] [cxt 0] Pipeline 'egress': end
[12:24:44.024] [bmv2] [D] [thread 16893] [91.0] [cxt 0] Deparser 'deparser': start
[12:24:44.024] [bmv2] [D] [thread 16897] [90.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:44.024] [bmv2] [T] [thread 16893] [91.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:44.024] [bmv2] [D] [thread 16893] [91.0] [cxt 0] Deparsing header 'ethernet'
[12:24:44.024] [bmv2] [D] [thread 16893] [91.0] [cxt 0] Deparser 'deparser': end
[12:24:44.024] [bmv2] [D] [thread 16893] [92.0] [cxt 0] Pipeline 'egress': start
[12:24:44.024] [bmv2] [T] [thread 16893] [92.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:44.024] [bmv2] [T] [thread 16893] [92.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:44.024] [bmv2] [D] [thread 16893] [92.0] [cxt 0] Pipeline 'egress': end
[12:24:44.024] [bmv2] [D] [thread 16893] [92.0] [cxt 0] Deparser 'deparser': start
[12:24:44.024] [bmv2] [T] [thread 16893] [92.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:44.024] [bmv2] [D] [thread 16893] [92.0] [cxt 0] Deparsing header 'ethernet'
[12:24:44.024] [bmv2] [D] [thread 16893] [92.0] [cxt 0] Deparser 'deparser': end
[12:24:44.024] [bmv2] [D] [thread 16893] [93.0] [cxt 0] Pipeline 'egress': start
[12:24:44.024] [bmv2] [T] [thread 16893] [93.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:44.024] [bmv2] [T] [thread 16893] [93.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:44.024] [bmv2] [D] [thread 16893] [93.0] [cxt 0] Pipeline 'egress': end
[12:24:44.024] [bmv2] [D] [thread 16893] [93.0] [cxt 0] Deparser 'deparser': start
[12:24:44.024] [bmv2] [T] [thread 16893] [93.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:44.024] [bmv2] [D] [thread 16893] [93.0] [cxt 0] Deparsing header 'ethernet'
[12:24:44.024] [bmv2] [D] [thread 16893] [93.0] [cxt 0] Deparser 'deparser': end
[12:24:44.024] [bmv2] [D] [thread 16893] [94.0] [cxt 0] Pipeline 'egress': start
[12:24:44.024] [bmv2] [T] [thread 16893] [94.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:44.024] [bmv2] [T] [thread 16893] [94.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:44.024] [bmv2] [D] [thread 16893] [94.0] [cxt 0] Pipeline 'egress': end
[12:24:44.024] [bmv2] [D] [thread 16893] [94.0] [cxt 0] Deparser 'deparser': start
[12:24:44.024] [bmv2] [T] [thread 16893] [94.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:44.024] [bmv2] [D] [thread 16893] [94.0] [cxt 0] Deparsing header 'ethernet'
[12:24:44.024] [bmv2] [D] [thread 16893] [94.0] [cxt 0] Deparser 'deparser': end
[12:24:44.024] [bmv2] [D] [thread 16897] [91.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:44.025] [bmv2] [D] [thread 16897] [92.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:44.025] [bmv2] [D] [thread 16897] [93.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:44.025] [bmv2] [D] [thread 16897] [94.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:46.090] [bmv2] [D] [thread 16892] [95.0] [cxt 0] Processing packet received on port 15
[12:24:46.090] [bmv2] [D] [thread 16892] [95.0] [cxt 0] Parser 'parser': start
[12:24:46.090] [bmv2] [D] [thread 16892] [95.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:46.090] [bmv2] [D] [thread 16892] [95.0] [cxt 0] Extracting header 'ethernet'
[12:24:46.090] [bmv2] [D] [thread 16892] [95.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:46.090] [bmv2] [T] [thread 16892] [95.0] [cxt 0] Bytes parsed: 14
[12:24:46.090] [bmv2] [D] [thread 16892] [95.0] [cxt 0] Parser 'parser': end
[12:24:46.090] [bmv2] [D] [thread 16892] [95.0] [cxt 0] Pipeline 'ingress': start
[12:24:46.090] [bmv2] [T] [thread 16892] [95.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:46.090] [bmv2] [D] [thread 16892] [95.0] [cxt 0] Looking up key:

[12:24:46.090] [bmv2] [D] [thread 16892] [95.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:46.090] [bmv2] [D] [thread 16892] [95.0] [cxt 0] Action entry is resist171 - 
[12:24:46.090] [bmv2] [T] [thread 16892] [95.0] [cxt 0] Action resist171
[12:24:46.090] [bmv2] [T] [thread 16892] [95.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:46.090] [bmv2] [T] [thread 16892] [95.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:46.090] [bmv2] [T] [thread 16892] [95.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:46.090] [bmv2] [T] [thread 16892] [95.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:46.090] [bmv2] [T] [thread 16892] [95.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:46.090] [bmv2] [T] [thread 16892] [95.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:46.090] [bmv2] [D] [thread 16892] [95.0] [cxt 0] Pipeline 'ingress': end
[12:24:46.090] [bmv2] [D] [thread 16892] [95.0] [cxt 0] Egress port is 0
[12:24:46.091] [bmv2] [D] [thread 16893] [95.0] [cxt 0] Pipeline 'egress': start
[12:24:46.091] [bmv2] [T] [thread 16893] [95.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:46.091] [bmv2] [T] [thread 16893] [95.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:46.091] [bmv2] [D] [thread 16893] [95.0] [cxt 0] Pipeline 'egress': end
[12:24:46.091] [bmv2] [D] [thread 16893] [95.0] [cxt 0] Deparser 'deparser': start
[12:24:46.091] [bmv2] [T] [thread 16893] [95.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:46.091] [bmv2] [D] [thread 16893] [95.0] [cxt 0] Deparsing header 'ethernet'
[12:24:46.091] [bmv2] [D] [thread 16893] [95.0] [cxt 0] Deparser 'deparser': end
[12:24:46.091] [bmv2] [D] [thread 16892] [96.0] [cxt 0] Processing packet received on port 27
[12:24:46.091] [bmv2] [D] [thread 16892] [96.0] [cxt 0] Parser 'parser': start
[12:24:46.091] [bmv2] [D] [thread 16892] [96.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:46.091] [bmv2] [D] [thread 16892] [96.0] [cxt 0] Extracting header 'ethernet'
[12:24:46.091] [bmv2] [D] [thread 16892] [96.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:46.091] [bmv2] [T] [thread 16892] [96.0] [cxt 0] Bytes parsed: 14
[12:24:46.091] [bmv2] [D] [thread 16892] [96.0] [cxt 0] Parser 'parser': end
[12:24:46.092] [bmv2] [D] [thread 16892] [96.0] [cxt 0] Pipeline 'ingress': start
[12:24:46.092] [bmv2] [T] [thread 16892] [96.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:46.092] [bmv2] [D] [thread 16892] [96.0] [cxt 0] Looking up key:

[12:24:46.092] [bmv2] [D] [thread 16892] [96.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:46.092] [bmv2] [D] [thread 16892] [96.0] [cxt 0] Action entry is resist171 - 
[12:24:46.092] [bmv2] [T] [thread 16892] [96.0] [cxt 0] Action resist171
[12:24:46.092] [bmv2] [T] [thread 16892] [96.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:46.092] [bmv2] [T] [thread 16892] [96.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:46.092] [bmv2] [T] [thread 16892] [96.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:46.092] [bmv2] [T] [thread 16892] [96.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:46.092] [bmv2] [T] [thread 16892] [96.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:46.092] [bmv2] [T] [thread 16892] [96.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:46.092] [bmv2] [D] [thread 16892] [96.0] [cxt 0] Pipeline 'ingress': end
[12:24:46.092] [bmv2] [D] [thread 16892] [96.0] [cxt 0] Egress port is 0
[12:24:46.092] [bmv2] [D] [thread 16897] [95.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:46.092] [bmv2] [D] [thread 16893] [96.0] [cxt 0] Pipeline 'egress': start
[12:24:46.092] [bmv2] [T] [thread 16893] [96.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:46.092] [bmv2] [T] [thread 16893] [96.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:46.092] [bmv2] [D] [thread 16893] [96.0] [cxt 0] Pipeline 'egress': end
[12:24:46.092] [bmv2] [D] [thread 16893] [96.0] [cxt 0] Deparser 'deparser': start
[12:24:46.092] [bmv2] [T] [thread 16893] [96.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:46.092] [bmv2] [D] [thread 16893] [96.0] [cxt 0] Deparsing header 'ethernet'
[12:24:46.092] [bmv2] [D] [thread 16893] [96.0] [cxt 0] Deparser 'deparser': end
[12:24:46.093] [bmv2] [D] [thread 16892] [97.0] [cxt 0] Processing packet received on port 38
[12:24:46.093] [bmv2] [D] [thread 16892] [97.0] [cxt 0] Parser 'parser': start
[12:24:46.093] [bmv2] [D] [thread 16892] [97.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:46.093] [bmv2] [D] [thread 16892] [97.0] [cxt 0] Extracting header 'ethernet'
[12:24:46.093] [bmv2] [D] [thread 16892] [97.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:46.093] [bmv2] [T] [thread 16892] [97.0] [cxt 0] Bytes parsed: 14
[12:24:46.093] [bmv2] [D] [thread 16892] [97.0] [cxt 0] Parser 'parser': end
[12:24:46.093] [bmv2] [D] [thread 16892] [97.0] [cxt 0] Pipeline 'ingress': start
[12:24:46.093] [bmv2] [T] [thread 16892] [97.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:46.093] [bmv2] [D] [thread 16892] [97.0] [cxt 0] Looking up key:

[12:24:46.093] [bmv2] [D] [thread 16892] [97.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:46.093] [bmv2] [D] [thread 16892] [97.0] [cxt 0] Action entry is resist171 - 
[12:24:46.093] [bmv2] [T] [thread 16892] [97.0] [cxt 0] Action resist171
[12:24:46.093] [bmv2] [T] [thread 16892] [97.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:46.093] [bmv2] [T] [thread 16892] [97.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:46.093] [bmv2] [D] [thread 16897] [96.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:46.093] [bmv2] [T] [thread 16892] [97.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:46.093] [bmv2] [T] [thread 16892] [97.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:46.093] [bmv2] [T] [thread 16892] [97.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:46.093] [bmv2] [T] [thread 16892] [97.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:46.093] [bmv2] [D] [thread 16892] [97.0] [cxt 0] Pipeline 'ingress': end
[12:24:46.093] [bmv2] [D] [thread 16892] [97.0] [cxt 0] Egress port is 0
[12:24:46.093] [bmv2] [D] [thread 16892] [98.0] [cxt 0] Processing packet received on port 47
[12:24:46.093] [bmv2] [D] [thread 16892] [98.0] [cxt 0] Parser 'parser': start
[12:24:46.093] [bmv2] [D] [thread 16892] [98.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:46.093] [bmv2] [D] [thread 16892] [98.0] [cxt 0] Extracting header 'ethernet'
[12:24:46.093] [bmv2] [D] [thread 16892] [98.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:46.093] [bmv2] [T] [thread 16892] [98.0] [cxt 0] Bytes parsed: 14
[12:24:46.093] [bmv2] [D] [thread 16892] [98.0] [cxt 0] Parser 'parser': end
[12:24:46.093] [bmv2] [D] [thread 16892] [98.0] [cxt 0] Pipeline 'ingress': start
[12:24:46.093] [bmv2] [T] [thread 16892] [98.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:46.093] [bmv2] [D] [thread 16892] [98.0] [cxt 0] Looking up key:

[12:24:46.093] [bmv2] [D] [thread 16892] [98.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:46.093] [bmv2] [D] [thread 16892] [98.0] [cxt 0] Action entry is resist171 - 
[12:24:46.093] [bmv2] [T] [thread 16892] [98.0] [cxt 0] Action resist171
[12:24:46.093] [bmv2] [T] [thread 16892] [98.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:46.093] [bmv2] [T] [thread 16892] [98.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:46.093] [bmv2] [T] [thread 16892] [98.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:46.093] [bmv2] [T] [thread 16892] [98.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:46.093] [bmv2] [T] [thread 16892] [98.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:46.093] [bmv2] [T] [thread 16892] [98.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:46.093] [bmv2] [D] [thread 16892] [98.0] [cxt 0] Pipeline 'ingress': end
[12:24:46.093] [bmv2] [D] [thread 16892] [98.0] [cxt 0] Egress port is 0
[12:24:46.093] [bmv2] [D] [thread 16892] [99.0] [cxt 0] Processing packet received on port 50
[12:24:46.093] [bmv2] [D] [thread 16892] [99.0] [cxt 0] Parser 'parser': start
[12:24:46.093] [bmv2] [D] [thread 16892] [99.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:46.093] [bmv2] [D] [thread 16892] [99.0] [cxt 0] Extracting header 'ethernet'
[12:24:46.093] [bmv2] [D] [thread 16892] [99.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:46.093] [bmv2] [T] [thread 16892] [99.0] [cxt 0] Bytes parsed: 14
[12:24:46.093] [bmv2] [D] [thread 16892] [99.0] [cxt 0] Parser 'parser': end
[12:24:46.093] [bmv2] [D] [thread 16892] [99.0] [cxt 0] Pipeline 'ingress': start
[12:24:46.093] [bmv2] [T] [thread 16892] [99.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:46.093] [bmv2] [D] [thread 16892] [99.0] [cxt 0] Looking up key:

[12:24:46.093] [bmv2] [D] [thread 16892] [99.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:46.093] [bmv2] [D] [thread 16892] [99.0] [cxt 0] Action entry is resist171 - 
[12:24:46.093] [bmv2] [T] [thread 16892] [99.0] [cxt 0] Action resist171
[12:24:46.093] [bmv2] [T] [thread 16892] [99.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:46.093] [bmv2] [T] [thread 16892] [99.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:46.093] [bmv2] [T] [thread 16892] [99.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:46.093] [bmv2] [T] [thread 16892] [99.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:46.093] [bmv2] [T] [thread 16892] [99.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:46.093] [bmv2] [T] [thread 16892] [99.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:46.093] [bmv2] [D] [thread 16892] [99.0] [cxt 0] Pipeline 'ingress': end
[12:24:46.093] [bmv2] [D] [thread 16892] [99.0] [cxt 0] Egress port is 0
[12:24:46.094] [bmv2] [D] [thread 16893] [97.0] [cxt 0] Pipeline 'egress': start
[12:24:46.094] [bmv2] [T] [thread 16893] [97.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:46.094] [bmv2] [T] [thread 16893] [97.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:46.094] [bmv2] [D] [thread 16893] [97.0] [cxt 0] Pipeline 'egress': end
[12:24:46.094] [bmv2] [D] [thread 16893] [97.0] [cxt 0] Deparser 'deparser': start
[12:24:46.094] [bmv2] [T] [thread 16893] [97.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:46.094] [bmv2] [D] [thread 16893] [97.0] [cxt 0] Deparsing header 'ethernet'
[12:24:46.094] [bmv2] [D] [thread 16893] [97.0] [cxt 0] Deparser 'deparser': end
[12:24:46.094] [bmv2] [D] [thread 16893] [98.0] [cxt 0] Pipeline 'egress': start
[12:24:46.094] [bmv2] [T] [thread 16893] [98.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:46.094] [bmv2] [T] [thread 16893] [98.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:46.094] [bmv2] [D] [thread 16897] [97.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:46.094] [bmv2] [D] [thread 16893] [98.0] [cxt 0] Pipeline 'egress': end
[12:24:46.094] [bmv2] [D] [thread 16893] [98.0] [cxt 0] Deparser 'deparser': start
[12:24:46.094] [bmv2] [T] [thread 16893] [98.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:46.094] [bmv2] [D] [thread 16893] [98.0] [cxt 0] Deparsing header 'ethernet'
[12:24:46.094] [bmv2] [D] [thread 16893] [98.0] [cxt 0] Deparser 'deparser': end
[12:24:46.094] [bmv2] [D] [thread 16893] [99.0] [cxt 0] Pipeline 'egress': start
[12:24:46.094] [bmv2] [T] [thread 16893] [99.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:46.094] [bmv2] [T] [thread 16893] [99.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:46.094] [bmv2] [D] [thread 16893] [99.0] [cxt 0] Pipeline 'egress': end
[12:24:46.094] [bmv2] [D] [thread 16893] [99.0] [cxt 0] Deparser 'deparser': start
[12:24:46.094] [bmv2] [T] [thread 16893] [99.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:46.094] [bmv2] [D] [thread 16893] [99.0] [cxt 0] Deparsing header 'ethernet'
[12:24:46.094] [bmv2] [D] [thread 16893] [99.0] [cxt 0] Deparser 'deparser': end
[12:24:46.095] [bmv2] [D] [thread 16897] [98.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:46.095] [bmv2] [D] [thread 16897] [99.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:46.095] [bmv2] [D] [thread 16892] [100.0] [cxt 0] Processing packet received on port 12
[12:24:46.095] [bmv2] [D] [thread 16892] [100.0] [cxt 0] Parser 'parser': start
[12:24:46.095] [bmv2] [D] [thread 16892] [100.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:46.095] [bmv2] [D] [thread 16892] [100.0] [cxt 0] Extracting header 'ethernet'
[12:24:46.095] [bmv2] [D] [thread 16892] [100.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:46.095] [bmv2] [T] [thread 16892] [100.0] [cxt 0] Bytes parsed: 14
[12:24:46.095] [bmv2] [D] [thread 16892] [100.0] [cxt 0] Parser 'parser': end
[12:24:46.095] [bmv2] [D] [thread 16892] [100.0] [cxt 0] Pipeline 'ingress': start
[12:24:46.095] [bmv2] [T] [thread 16892] [100.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:46.095] [bmv2] [D] [thread 16892] [100.0] [cxt 0] Looking up key:

[12:24:46.095] [bmv2] [D] [thread 16892] [100.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:46.095] [bmv2] [D] [thread 16892] [100.0] [cxt 0] Action entry is resist171 - 
[12:24:46.095] [bmv2] [T] [thread 16892] [100.0] [cxt 0] Action resist171
[12:24:46.095] [bmv2] [T] [thread 16892] [100.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:46.095] [bmv2] [T] [thread 16892] [100.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:46.095] [bmv2] [T] [thread 16892] [100.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:46.095] [bmv2] [T] [thread 16892] [100.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:46.095] [bmv2] [T] [thread 16892] [100.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:46.095] [bmv2] [T] [thread 16892] [100.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:46.095] [bmv2] [D] [thread 16892] [100.0] [cxt 0] Pipeline 'ingress': end
[12:24:46.095] [bmv2] [D] [thread 16892] [100.0] [cxt 0] Egress port is 0
[12:24:46.095] [bmv2] [D] [thread 16892] [101.0] [cxt 0] Processing packet received on port 23
[12:24:46.095] [bmv2] [D] [thread 16892] [101.0] [cxt 0] Parser 'parser': start
[12:24:46.095] [bmv2] [D] [thread 16892] [101.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:46.095] [bmv2] [D] [thread 16892] [101.0] [cxt 0] Extracting header 'ethernet'
[12:24:46.095] [bmv2] [D] [thread 16892] [101.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:46.095] [bmv2] [T] [thread 16892] [101.0] [cxt 0] Bytes parsed: 14
[12:24:46.095] [bmv2] [D] [thread 16892] [101.0] [cxt 0] Parser 'parser': end
[12:24:46.095] [bmv2] [D] [thread 16892] [101.0] [cxt 0] Pipeline 'ingress': start
[12:24:46.095] [bmv2] [T] [thread 16892] [101.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:46.095] [bmv2] [D] [thread 16892] [101.0] [cxt 0] Looking up key:

[12:24:46.095] [bmv2] [D] [thread 16892] [101.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:46.095] [bmv2] [D] [thread 16892] [101.0] [cxt 0] Action entry is resist171 - 
[12:24:46.095] [bmv2] [T] [thread 16892] [101.0] [cxt 0] Action resist171
[12:24:46.095] [bmv2] [T] [thread 16892] [101.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:46.095] [bmv2] [T] [thread 16892] [101.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:46.095] [bmv2] [T] [thread 16892] [101.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:46.095] [bmv2] [T] [thread 16892] [101.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:46.095] [bmv2] [T] [thread 16892] [101.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:46.095] [bmv2] [T] [thread 16892] [101.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:46.095] [bmv2] [D] [thread 16892] [101.0] [cxt 0] Pipeline 'ingress': end
[12:24:46.095] [bmv2] [D] [thread 16892] [101.0] [cxt 0] Egress port is 0
[12:24:46.095] [bmv2] [D] [thread 16892] [102.0] [cxt 0] Processing packet received on port 36
[12:24:46.095] [bmv2] [D] [thread 16892] [102.0] [cxt 0] Parser 'parser': start
[12:24:46.095] [bmv2] [D] [thread 16892] [102.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:46.095] [bmv2] [D] [thread 16892] [102.0] [cxt 0] Extracting header 'ethernet'
[12:24:46.095] [bmv2] [D] [thread 16892] [102.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:46.095] [bmv2] [T] [thread 16892] [102.0] [cxt 0] Bytes parsed: 14
[12:24:46.095] [bmv2] [D] [thread 16892] [102.0] [cxt 0] Parser 'parser': end
[12:24:46.095] [bmv2] [D] [thread 16892] [102.0] [cxt 0] Pipeline 'ingress': start
[12:24:46.095] [bmv2] [T] [thread 16892] [102.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:46.095] [bmv2] [D] [thread 16892] [102.0] [cxt 0] Looking up key:

[12:24:46.095] [bmv2] [D] [thread 16892] [102.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:46.095] [bmv2] [D] [thread 16892] [102.0] [cxt 0] Action entry is resist171 - 
[12:24:46.095] [bmv2] [T] [thread 16892] [102.0] [cxt 0] Action resist171
[12:24:46.095] [bmv2] [T] [thread 16892] [102.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:46.095] [bmv2] [T] [thread 16892] [102.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:46.095] [bmv2] [T] [thread 16892] [102.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:46.095] [bmv2] [T] [thread 16892] [102.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:46.095] [bmv2] [T] [thread 16892] [102.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:46.095] [bmv2] [T] [thread 16892] [102.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:46.095] [bmv2] [D] [thread 16892] [102.0] [cxt 0] Pipeline 'ingress': end
[12:24:46.095] [bmv2] [D] [thread 16892] [102.0] [cxt 0] Egress port is 0
[12:24:46.095] [bmv2] [D] [thread 16892] [103.0] [cxt 0] Processing packet received on port 42
[12:24:46.095] [bmv2] [D] [thread 16892] [103.0] [cxt 0] Parser 'parser': start
[12:24:46.095] [bmv2] [D] [thread 16892] [103.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:46.095] [bmv2] [D] [thread 16892] [103.0] [cxt 0] Extracting header 'ethernet'
[12:24:46.095] [bmv2] [D] [thread 16892] [103.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:46.095] [bmv2] [T] [thread 16892] [103.0] [cxt 0] Bytes parsed: 14
[12:24:46.095] [bmv2] [D] [thread 16892] [103.0] [cxt 0] Parser 'parser': end
[12:24:46.095] [bmv2] [D] [thread 16892] [103.0] [cxt 0] Pipeline 'ingress': start
[12:24:46.095] [bmv2] [T] [thread 16892] [103.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:46.095] [bmv2] [D] [thread 16892] [103.0] [cxt 0] Looking up key:

[12:24:46.095] [bmv2] [D] [thread 16892] [103.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:46.095] [bmv2] [D] [thread 16892] [103.0] [cxt 0] Action entry is resist171 - 
[12:24:46.095] [bmv2] [T] [thread 16892] [103.0] [cxt 0] Action resist171
[12:24:46.095] [bmv2] [T] [thread 16892] [103.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:46.095] [bmv2] [T] [thread 16892] [103.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:46.095] [bmv2] [T] [thread 16892] [103.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:46.095] [bmv2] [T] [thread 16892] [103.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:46.095] [bmv2] [T] [thread 16892] [103.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:46.095] [bmv2] [T] [thread 16892] [103.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:46.095] [bmv2] [D] [thread 16892] [103.0] [cxt 0] Pipeline 'ingress': end
[12:24:46.095] [bmv2] [D] [thread 16892] [103.0] [cxt 0] Egress port is 0
[12:24:46.095] [bmv2] [D] [thread 16893] [100.0] [cxt 0] Pipeline 'egress': start
[12:24:46.095] [bmv2] [T] [thread 16893] [100.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:46.095] [bmv2] [T] [thread 16893] [100.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:46.095] [bmv2] [D] [thread 16893] [100.0] [cxt 0] Pipeline 'egress': end
[12:24:46.095] [bmv2] [D] [thread 16893] [100.0] [cxt 0] Deparser 'deparser': start
[12:24:46.095] [bmv2] [T] [thread 16893] [100.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:46.095] [bmv2] [D] [thread 16893] [100.0] [cxt 0] Deparsing header 'ethernet'
[12:24:46.095] [bmv2] [D] [thread 16893] [100.0] [cxt 0] Deparser 'deparser': end
[12:24:46.096] [bmv2] [D] [thread 16893] [101.0] [cxt 0] Pipeline 'egress': start
[12:24:46.096] [bmv2] [T] [thread 16893] [101.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:46.096] [bmv2] [T] [thread 16893] [101.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:46.096] [bmv2] [D] [thread 16893] [101.0] [cxt 0] Pipeline 'egress': end
[12:24:46.096] [bmv2] [D] [thread 16893] [101.0] [cxt 0] Deparser 'deparser': start
[12:24:46.096] [bmv2] [T] [thread 16893] [101.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:46.096] [bmv2] [D] [thread 16893] [101.0] [cxt 0] Deparsing header 'ethernet'
[12:24:46.096] [bmv2] [D] [thread 16893] [101.0] [cxt 0] Deparser 'deparser': end
[12:24:46.096] [bmv2] [D] [thread 16893] [102.0] [cxt 0] Pipeline 'egress': start
[12:24:46.096] [bmv2] [T] [thread 16893] [102.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:46.096] [bmv2] [T] [thread 16893] [102.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:46.096] [bmv2] [D] [thread 16893] [102.0] [cxt 0] Pipeline 'egress': end
[12:24:46.096] [bmv2] [D] [thread 16893] [102.0] [cxt 0] Deparser 'deparser': start
[12:24:46.096] [bmv2] [T] [thread 16893] [102.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:46.096] [bmv2] [D] [thread 16893] [102.0] [cxt 0] Deparsing header 'ethernet'
[12:24:46.096] [bmv2] [D] [thread 16893] [102.0] [cxt 0] Deparser 'deparser': end
[12:24:46.096] [bmv2] [D] [thread 16893] [103.0] [cxt 0] Pipeline 'egress': start
[12:24:46.096] [bmv2] [T] [thread 16893] [103.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:46.096] [bmv2] [T] [thread 16893] [103.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:46.096] [bmv2] [D] [thread 16893] [103.0] [cxt 0] Pipeline 'egress': end
[12:24:46.096] [bmv2] [D] [thread 16893] [103.0] [cxt 0] Deparser 'deparser': start
[12:24:46.096] [bmv2] [T] [thread 16893] [103.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:46.096] [bmv2] [D] [thread 16893] [103.0] [cxt 0] Deparsing header 'ethernet'
[12:24:46.096] [bmv2] [D] [thread 16893] [103.0] [cxt 0] Deparser 'deparser': end
[12:24:46.096] [bmv2] [D] [thread 16897] [100.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:46.096] [bmv2] [D] [thread 16897] [101.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:46.096] [bmv2] [D] [thread 16897] [102.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:46.096] [bmv2] [D] [thread 16897] [103.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:48.147] [bmv2] [D] [thread 16892] [104.0] [cxt 0] Processing packet received on port 43
[12:24:48.148] [bmv2] [D] [thread 16892] [104.0] [cxt 0] Parser 'parser': start
[12:24:48.148] [bmv2] [D] [thread 16892] [104.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:48.148] [bmv2] [D] [thread 16892] [104.0] [cxt 0] Extracting header 'ethernet'
[12:24:48.148] [bmv2] [D] [thread 16892] [104.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:48.148] [bmv2] [T] [thread 16892] [104.0] [cxt 0] Bytes parsed: 14
[12:24:48.148] [bmv2] [D] [thread 16892] [104.0] [cxt 0] Parser 'parser': end
[12:24:48.148] [bmv2] [D] [thread 16892] [104.0] [cxt 0] Pipeline 'ingress': start
[12:24:48.148] [bmv2] [T] [thread 16892] [104.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:48.148] [bmv2] [D] [thread 16892] [104.0] [cxt 0] Looking up key:

[12:24:48.148] [bmv2] [D] [thread 16892] [104.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:48.148] [bmv2] [D] [thread 16892] [104.0] [cxt 0] Action entry is resist171 - 
[12:24:48.148] [bmv2] [T] [thread 16892] [104.0] [cxt 0] Action resist171
[12:24:48.148] [bmv2] [T] [thread 16892] [104.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:48.148] [bmv2] [T] [thread 16892] [104.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:48.149] [bmv2] [T] [thread 16892] [104.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:48.149] [bmv2] [T] [thread 16892] [104.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:48.149] [bmv2] [T] [thread 16892] [104.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:48.149] [bmv2] [T] [thread 16892] [104.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:48.149] [bmv2] [D] [thread 16892] [104.0] [cxt 0] Pipeline 'ingress': end
[12:24:48.149] [bmv2] [D] [thread 16892] [104.0] [cxt 0] Egress port is 0
[12:24:48.149] [bmv2] [D] [thread 16893] [104.0] [cxt 0] Pipeline 'egress': start
[12:24:48.149] [bmv2] [T] [thread 16893] [104.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:48.149] [bmv2] [T] [thread 16893] [104.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:48.149] [bmv2] [D] [thread 16893] [104.0] [cxt 0] Pipeline 'egress': end
[12:24:48.149] [bmv2] [D] [thread 16893] [104.0] [cxt 0] Deparser 'deparser': start
[12:24:48.149] [bmv2] [T] [thread 16893] [104.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:48.149] [bmv2] [D] [thread 16893] [104.0] [cxt 0] Deparsing header 'ethernet'
[12:24:48.149] [bmv2] [D] [thread 16893] [104.0] [cxt 0] Deparser 'deparser': end
[12:24:48.150] [bmv2] [D] [thread 16897] [104.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:48.160] [bmv2] [D] [thread 16892] [105.0] [cxt 0] Processing packet received on port 3
[12:24:48.160] [bmv2] [D] [thread 16892] [105.0] [cxt 0] Parser 'parser': start
[12:24:48.160] [bmv2] [D] [thread 16892] [105.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:48.160] [bmv2] [D] [thread 16892] [105.0] [cxt 0] Extracting header 'ethernet'
[12:24:48.160] [bmv2] [D] [thread 16892] [105.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:48.160] [bmv2] [T] [thread 16892] [105.0] [cxt 0] Bytes parsed: 14
[12:24:48.161] [bmv2] [D] [thread 16892] [105.0] [cxt 0] Parser 'parser': end
[12:24:48.161] [bmv2] [D] [thread 16892] [105.0] [cxt 0] Pipeline 'ingress': start
[12:24:48.161] [bmv2] [T] [thread 16892] [105.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:48.161] [bmv2] [D] [thread 16892] [105.0] [cxt 0] Looking up key:

[12:24:48.161] [bmv2] [D] [thread 16892] [105.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:48.161] [bmv2] [D] [thread 16892] [105.0] [cxt 0] Action entry is resist171 - 
[12:24:48.161] [bmv2] [T] [thread 16892] [105.0] [cxt 0] Action resist171
[12:24:48.161] [bmv2] [T] [thread 16892] [105.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:48.161] [bmv2] [T] [thread 16892] [105.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:48.161] [bmv2] [T] [thread 16892] [105.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:48.161] [bmv2] [T] [thread 16892] [105.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:48.161] [bmv2] [T] [thread 16892] [105.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:48.161] [bmv2] [T] [thread 16892] [105.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:48.161] [bmv2] [D] [thread 16892] [105.0] [cxt 0] Pipeline 'ingress': end
[12:24:48.161] [bmv2] [D] [thread 16892] [105.0] [cxt 0] Egress port is 0
[12:24:48.161] [bmv2] [D] [thread 16893] [105.0] [cxt 0] Pipeline 'egress': start
[12:24:48.161] [bmv2] [T] [thread 16893] [105.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:48.161] [bmv2] [T] [thread 16893] [105.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:48.161] [bmv2] [D] [thread 16893] [105.0] [cxt 0] Pipeline 'egress': end
[12:24:48.161] [bmv2] [D] [thread 16893] [105.0] [cxt 0] Deparser 'deparser': start
[12:24:48.161] [bmv2] [T] [thread 16893] [105.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:48.161] [bmv2] [D] [thread 16893] [105.0] [cxt 0] Deparsing header 'ethernet'
[12:24:48.161] [bmv2] [D] [thread 16893] [105.0] [cxt 0] Deparser 'deparser': end
[12:24:48.161] [bmv2] [D] [thread 16897] [105.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:48.162] [bmv2] [D] [thread 16892] [106.0] [cxt 0] Processing packet received on port 10
[12:24:48.162] [bmv2] [D] [thread 16892] [106.0] [cxt 0] Parser 'parser': start
[12:24:48.162] [bmv2] [D] [thread 16892] [106.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:48.162] [bmv2] [D] [thread 16892] [106.0] [cxt 0] Extracting header 'ethernet'
[12:24:48.162] [bmv2] [D] [thread 16892] [106.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:48.162] [bmv2] [T] [thread 16892] [106.0] [cxt 0] Bytes parsed: 14
[12:24:48.162] [bmv2] [D] [thread 16892] [106.0] [cxt 0] Parser 'parser': end
[12:24:48.162] [bmv2] [D] [thread 16892] [106.0] [cxt 0] Pipeline 'ingress': start
[12:24:48.162] [bmv2] [T] [thread 16892] [106.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:48.162] [bmv2] [D] [thread 16892] [106.0] [cxt 0] Looking up key:

[12:24:48.162] [bmv2] [D] [thread 16892] [106.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:48.162] [bmv2] [D] [thread 16892] [106.0] [cxt 0] Action entry is resist171 - 
[12:24:48.162] [bmv2] [T] [thread 16892] [106.0] [cxt 0] Action resist171
[12:24:48.162] [bmv2] [T] [thread 16892] [106.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:48.162] [bmv2] [T] [thread 16892] [106.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:48.162] [bmv2] [T] [thread 16892] [106.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:48.162] [bmv2] [T] [thread 16892] [106.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:48.162] [bmv2] [T] [thread 16892] [106.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:48.162] [bmv2] [T] [thread 16892] [106.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:48.162] [bmv2] [D] [thread 16892] [106.0] [cxt 0] Pipeline 'ingress': end
[12:24:48.162] [bmv2] [D] [thread 16892] [106.0] [cxt 0] Egress port is 0
[12:24:48.163] [bmv2] [D] [thread 16893] [106.0] [cxt 0] Pipeline 'egress': start
[12:24:48.163] [bmv2] [T] [thread 16893] [106.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:48.163] [bmv2] [T] [thread 16893] [106.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:48.163] [bmv2] [D] [thread 16893] [106.0] [cxt 0] Pipeline 'egress': end
[12:24:48.163] [bmv2] [D] [thread 16893] [106.0] [cxt 0] Deparser 'deparser': start
[12:24:48.163] [bmv2] [T] [thread 16893] [106.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:48.163] [bmv2] [D] [thread 16893] [106.0] [cxt 0] Deparsing header 'ethernet'
[12:24:48.163] [bmv2] [D] [thread 16893] [106.0] [cxt 0] Deparser 'deparser': end
[12:24:48.163] [bmv2] [D] [thread 16897] [106.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:48.164] [bmv2] [D] [thread 16892] [107.0] [cxt 0] Processing packet received on port 11
[12:24:48.164] [bmv2] [D] [thread 16892] [107.0] [cxt 0] Parser 'parser': start
[12:24:48.164] [bmv2] [D] [thread 16892] [107.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:48.164] [bmv2] [D] [thread 16892] [107.0] [cxt 0] Extracting header 'ethernet'
[12:24:48.164] [bmv2] [D] [thread 16892] [107.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:48.164] [bmv2] [T] [thread 16892] [107.0] [cxt 0] Bytes parsed: 14
[12:24:48.164] [bmv2] [D] [thread 16892] [107.0] [cxt 0] Parser 'parser': end
[12:24:48.164] [bmv2] [D] [thread 16892] [107.0] [cxt 0] Pipeline 'ingress': start
[12:24:48.164] [bmv2] [T] [thread 16892] [107.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:48.164] [bmv2] [D] [thread 16892] [107.0] [cxt 0] Looking up key:

[12:24:48.164] [bmv2] [D] [thread 16892] [107.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:48.164] [bmv2] [D] [thread 16892] [107.0] [cxt 0] Action entry is resist171 - 
[12:24:48.164] [bmv2] [T] [thread 16892] [107.0] [cxt 0] Action resist171
[12:24:48.164] [bmv2] [T] [thread 16892] [107.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:48.164] [bmv2] [T] [thread 16892] [107.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:48.164] [bmv2] [T] [thread 16892] [107.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:48.164] [bmv2] [T] [thread 16892] [107.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:48.164] [bmv2] [T] [thread 16892] [107.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:48.164] [bmv2] [T] [thread 16892] [107.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:48.164] [bmv2] [D] [thread 16892] [107.0] [cxt 0] Pipeline 'ingress': end
[12:24:48.164] [bmv2] [D] [thread 16892] [107.0] [cxt 0] Egress port is 0
[12:24:48.164] [bmv2] [D] [thread 16892] [108.0] [cxt 0] Processing packet received on port 26
[12:24:48.164] [bmv2] [D] [thread 16892] [108.0] [cxt 0] Parser 'parser': start
[12:24:48.164] [bmv2] [D] [thread 16892] [108.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:48.164] [bmv2] [D] [thread 16892] [108.0] [cxt 0] Extracting header 'ethernet'
[12:24:48.164] [bmv2] [D] [thread 16892] [108.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:48.164] [bmv2] [T] [thread 16892] [108.0] [cxt 0] Bytes parsed: 14
[12:24:48.164] [bmv2] [D] [thread 16892] [108.0] [cxt 0] Parser 'parser': end
[12:24:48.164] [bmv2] [D] [thread 16892] [108.0] [cxt 0] Pipeline 'ingress': start
[12:24:48.164] [bmv2] [T] [thread 16892] [108.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:48.164] [bmv2] [D] [thread 16892] [108.0] [cxt 0] Looking up key:

[12:24:48.164] [bmv2] [D] [thread 16892] [108.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:48.164] [bmv2] [D] [thread 16892] [108.0] [cxt 0] Action entry is resist171 - 
[12:24:48.164] [bmv2] [T] [thread 16892] [108.0] [cxt 0] Action resist171
[12:24:48.164] [bmv2] [T] [thread 16892] [108.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:48.164] [bmv2] [T] [thread 16892] [108.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:48.164] [bmv2] [T] [thread 16892] [108.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:48.164] [bmv2] [T] [thread 16892] [108.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:48.164] [bmv2] [T] [thread 16892] [108.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:48.164] [bmv2] [T] [thread 16892] [108.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:48.164] [bmv2] [D] [thread 16892] [108.0] [cxt 0] Pipeline 'ingress': end
[12:24:48.164] [bmv2] [D] [thread 16892] [108.0] [cxt 0] Egress port is 0
[12:24:48.164] [bmv2] [D] [thread 16893] [107.0] [cxt 0] Pipeline 'egress': start
[12:24:48.164] [bmv2] [T] [thread 16893] [107.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:48.164] [bmv2] [T] [thread 16893] [107.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:48.164] [bmv2] [D] [thread 16893] [107.0] [cxt 0] Pipeline 'egress': end
[12:24:48.164] [bmv2] [D] [thread 16893] [107.0] [cxt 0] Deparser 'deparser': start
[12:24:48.164] [bmv2] [T] [thread 16893] [107.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:48.164] [bmv2] [D] [thread 16893] [107.0] [cxt 0] Deparsing header 'ethernet'
[12:24:48.164] [bmv2] [D] [thread 16893] [107.0] [cxt 0] Deparser 'deparser': end
[12:24:48.164] [bmv2] [D] [thread 16893] [108.0] [cxt 0] Pipeline 'egress': start
[12:24:48.164] [bmv2] [T] [thread 16893] [108.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:48.164] [bmv2] [T] [thread 16893] [108.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:48.164] [bmv2] [D] [thread 16893] [108.0] [cxt 0] Pipeline 'egress': end
[12:24:48.164] [bmv2] [D] [thread 16893] [108.0] [cxt 0] Deparser 'deparser': start
[12:24:48.164] [bmv2] [T] [thread 16893] [108.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:48.164] [bmv2] [D] [thread 16893] [108.0] [cxt 0] Deparsing header 'ethernet'
[12:24:48.164] [bmv2] [D] [thread 16893] [108.0] [cxt 0] Deparser 'deparser': end
[12:24:48.164] [bmv2] [D] [thread 16897] [107.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:48.164] [bmv2] [D] [thread 16897] [108.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:50.165] [bmv2] [D] [thread 16892] [109.0] [cxt 0] Processing packet received on port 32
[12:24:50.165] [bmv2] [D] [thread 16892] [109.0] [cxt 0] Parser 'parser': start
[12:24:50.165] [bmv2] [D] [thread 16892] [109.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:50.165] [bmv2] [D] [thread 16892] [109.0] [cxt 0] Extracting header 'ethernet'
[12:24:50.165] [bmv2] [D] [thread 16892] [109.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:50.165] [bmv2] [T] [thread 16892] [109.0] [cxt 0] Bytes parsed: 14
[12:24:50.165] [bmv2] [D] [thread 16892] [109.0] [cxt 0] Parser 'parser': end
[12:24:50.165] [bmv2] [D] [thread 16892] [109.0] [cxt 0] Pipeline 'ingress': start
[12:24:50.165] [bmv2] [T] [thread 16892] [109.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:50.165] [bmv2] [D] [thread 16892] [109.0] [cxt 0] Looking up key:

[12:24:50.165] [bmv2] [D] [thread 16892] [109.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:50.165] [bmv2] [D] [thread 16892] [109.0] [cxt 0] Action entry is resist171 - 
[12:24:50.165] [bmv2] [T] [thread 16892] [109.0] [cxt 0] Action resist171
[12:24:50.165] [bmv2] [T] [thread 16892] [109.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:50.165] [bmv2] [T] [thread 16892] [109.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:50.165] [bmv2] [T] [thread 16892] [109.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:50.165] [bmv2] [T] [thread 16892] [109.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:50.165] [bmv2] [T] [thread 16892] [109.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:50.165] [bmv2] [T] [thread 16892] [109.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:50.165] [bmv2] [D] [thread 16892] [109.0] [cxt 0] Pipeline 'ingress': end
[12:24:50.165] [bmv2] [D] [thread 16892] [109.0] [cxt 0] Egress port is 0
[12:24:50.165] [bmv2] [D] [thread 16892] [110.0] [cxt 0] Processing packet received on port 41
[12:24:50.165] [bmv2] [D] [thread 16892] [110.0] [cxt 0] Parser 'parser': start
[12:24:50.165] [bmv2] [D] [thread 16892] [110.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:50.165] [bmv2] [D] [thread 16892] [110.0] [cxt 0] Extracting header 'ethernet'
[12:24:50.165] [bmv2] [D] [thread 16892] [110.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:50.165] [bmv2] [T] [thread 16892] [110.0] [cxt 0] Bytes parsed: 14
[12:24:50.165] [bmv2] [D] [thread 16892] [110.0] [cxt 0] Parser 'parser': end
[12:24:50.165] [bmv2] [D] [thread 16892] [110.0] [cxt 0] Pipeline 'ingress': start
[12:24:50.165] [bmv2] [T] [thread 16892] [110.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:50.165] [bmv2] [D] [thread 16892] [110.0] [cxt 0] Looking up key:

[12:24:50.165] [bmv2] [D] [thread 16892] [110.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:50.165] [bmv2] [D] [thread 16892] [110.0] [cxt 0] Action entry is resist171 - 
[12:24:50.165] [bmv2] [T] [thread 16892] [110.0] [cxt 0] Action resist171
[12:24:50.165] [bmv2] [T] [thread 16892] [110.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:50.165] [bmv2] [T] [thread 16892] [110.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:50.165] [bmv2] [T] [thread 16892] [110.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:50.165] [bmv2] [T] [thread 16892] [110.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:50.165] [bmv2] [T] [thread 16892] [110.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:50.165] [bmv2] [T] [thread 16892] [110.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:50.165] [bmv2] [D] [thread 16892] [110.0] [cxt 0] Pipeline 'ingress': end
[12:24:50.165] [bmv2] [D] [thread 16892] [110.0] [cxt 0] Egress port is 0
[12:24:50.165] [bmv2] [D] [thread 16892] [111.0] [cxt 0] Processing packet received on port 44
[12:24:50.165] [bmv2] [D] [thread 16892] [111.0] [cxt 0] Parser 'parser': start
[12:24:50.165] [bmv2] [D] [thread 16892] [111.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:50.165] [bmv2] [D] [thread 16892] [111.0] [cxt 0] Extracting header 'ethernet'
[12:24:50.165] [bmv2] [D] [thread 16892] [111.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:50.165] [bmv2] [T] [thread 16892] [111.0] [cxt 0] Bytes parsed: 14
[12:24:50.165] [bmv2] [D] [thread 16892] [111.0] [cxt 0] Parser 'parser': end
[12:24:50.165] [bmv2] [D] [thread 16892] [111.0] [cxt 0] Pipeline 'ingress': start
[12:24:50.165] [bmv2] [T] [thread 16892] [111.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:50.165] [bmv2] [D] [thread 16892] [111.0] [cxt 0] Looking up key:

[12:24:50.165] [bmv2] [D] [thread 16892] [111.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:50.165] [bmv2] [D] [thread 16892] [111.0] [cxt 0] Action entry is resist171 - 
[12:24:50.165] [bmv2] [T] [thread 16892] [111.0] [cxt 0] Action resist171
[12:24:50.165] [bmv2] [T] [thread 16892] [111.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:50.165] [bmv2] [T] [thread 16892] [111.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:50.165] [bmv2] [T] [thread 16892] [111.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:50.165] [bmv2] [T] [thread 16892] [111.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:50.165] [bmv2] [T] [thread 16892] [111.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:50.165] [bmv2] [T] [thread 16892] [111.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:50.165] [bmv2] [D] [thread 16892] [111.0] [cxt 0] Pipeline 'ingress': end
[12:24:50.165] [bmv2] [D] [thread 16892] [111.0] [cxt 0] Egress port is 0
[12:24:50.165] [bmv2] [D] [thread 16893] [109.0] [cxt 0] Pipeline 'egress': start
[12:24:50.165] [bmv2] [T] [thread 16893] [109.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:50.165] [bmv2] [T] [thread 16893] [109.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:50.165] [bmv2] [D] [thread 16893] [109.0] [cxt 0] Pipeline 'egress': end
[12:24:50.165] [bmv2] [D] [thread 16893] [109.0] [cxt 0] Deparser 'deparser': start
[12:24:50.165] [bmv2] [T] [thread 16893] [109.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:50.165] [bmv2] [D] [thread 16893] [109.0] [cxt 0] Deparsing header 'ethernet'
[12:24:50.165] [bmv2] [D] [thread 16893] [109.0] [cxt 0] Deparser 'deparser': end
[12:24:50.165] [bmv2] [D] [thread 16893] [110.0] [cxt 0] Pipeline 'egress': start
[12:24:50.165] [bmv2] [T] [thread 16893] [110.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:50.165] [bmv2] [T] [thread 16893] [110.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:50.165] [bmv2] [D] [thread 16893] [110.0] [cxt 0] Pipeline 'egress': end
[12:24:50.165] [bmv2] [D] [thread 16893] [110.0] [cxt 0] Deparser 'deparser': start
[12:24:50.165] [bmv2] [T] [thread 16893] [110.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:50.165] [bmv2] [D] [thread 16893] [110.0] [cxt 0] Deparsing header 'ethernet'
[12:24:50.165] [bmv2] [D] [thread 16893] [110.0] [cxt 0] Deparser 'deparser': end
[12:24:50.165] [bmv2] [D] [thread 16893] [111.0] [cxt 0] Pipeline 'egress': start
[12:24:50.165] [bmv2] [T] [thread 16893] [111.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:50.165] [bmv2] [T] [thread 16893] [111.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:50.165] [bmv2] [D] [thread 16893] [111.0] [cxt 0] Pipeline 'egress': end
[12:24:50.165] [bmv2] [D] [thread 16893] [111.0] [cxt 0] Deparser 'deparser': start
[12:24:50.165] [bmv2] [T] [thread 16893] [111.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:50.165] [bmv2] [D] [thread 16893] [111.0] [cxt 0] Deparsing header 'ethernet'
[12:24:50.165] [bmv2] [D] [thread 16893] [111.0] [cxt 0] Deparser 'deparser': end
[12:24:50.165] [bmv2] [D] [thread 16897] [109.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:50.165] [bmv2] [D] [thread 16897] [110.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:50.165] [bmv2] [D] [thread 16897] [111.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:50.165] [bmv2] [D] [thread 16892] [112.0] [cxt 0] Processing packet received on port 17
[12:24:50.165] [bmv2] [D] [thread 16892] [112.0] [cxt 0] Parser 'parser': start
[12:24:50.165] [bmv2] [D] [thread 16892] [112.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:50.165] [bmv2] [D] [thread 16892] [112.0] [cxt 0] Extracting header 'ethernet'
[12:24:50.165] [bmv2] [D] [thread 16892] [112.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:50.165] [bmv2] [T] [thread 16892] [112.0] [cxt 0] Bytes parsed: 14
[12:24:50.165] [bmv2] [D] [thread 16892] [112.0] [cxt 0] Parser 'parser': end
[12:24:50.165] [bmv2] [D] [thread 16892] [112.0] [cxt 0] Pipeline 'ingress': start
[12:24:50.165] [bmv2] [T] [thread 16892] [112.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:50.165] [bmv2] [D] [thread 16892] [112.0] [cxt 0] Looking up key:

[12:24:50.165] [bmv2] [D] [thread 16892] [112.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:50.165] [bmv2] [D] [thread 16892] [112.0] [cxt 0] Action entry is resist171 - 
[12:24:50.165] [bmv2] [T] [thread 16892] [112.0] [cxt 0] Action resist171
[12:24:50.165] [bmv2] [T] [thread 16892] [112.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:50.165] [bmv2] [T] [thread 16892] [112.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:50.165] [bmv2] [T] [thread 16892] [112.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:50.165] [bmv2] [T] [thread 16892] [112.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:50.165] [bmv2] [T] [thread 16892] [112.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:50.165] [bmv2] [T] [thread 16892] [112.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:50.165] [bmv2] [D] [thread 16892] [112.0] [cxt 0] Pipeline 'ingress': end
[12:24:50.165] [bmv2] [D] [thread 16892] [112.0] [cxt 0] Egress port is 0
[12:24:50.165] [bmv2] [D] [thread 16892] [113.0] [cxt 0] Processing packet received on port 22
[12:24:50.165] [bmv2] [D] [thread 16892] [113.0] [cxt 0] Parser 'parser': start
[12:24:50.165] [bmv2] [D] [thread 16892] [113.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:50.165] [bmv2] [D] [thread 16892] [113.0] [cxt 0] Extracting header 'ethernet'
[12:24:50.165] [bmv2] [D] [thread 16892] [113.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:50.165] [bmv2] [T] [thread 16892] [113.0] [cxt 0] Bytes parsed: 14
[12:24:50.165] [bmv2] [D] [thread 16892] [113.0] [cxt 0] Parser 'parser': end
[12:24:50.165] [bmv2] [D] [thread 16892] [113.0] [cxt 0] Pipeline 'ingress': start
[12:24:50.165] [bmv2] [T] [thread 16892] [113.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:50.165] [bmv2] [D] [thread 16892] [113.0] [cxt 0] Looking up key:

[12:24:50.165] [bmv2] [D] [thread 16892] [113.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:50.165] [bmv2] [D] [thread 16892] [113.0] [cxt 0] Action entry is resist171 - 
[12:24:50.165] [bmv2] [T] [thread 16892] [113.0] [cxt 0] Action resist171
[12:24:50.165] [bmv2] [T] [thread 16892] [113.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:50.165] [bmv2] [T] [thread 16892] [113.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:50.165] [bmv2] [T] [thread 16892] [113.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:50.165] [bmv2] [T] [thread 16892] [113.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:50.165] [bmv2] [T] [thread 16892] [113.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:50.165] [bmv2] [T] [thread 16892] [113.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:50.165] [bmv2] [D] [thread 16892] [113.0] [cxt 0] Pipeline 'ingress': end
[12:24:50.165] [bmv2] [D] [thread 16892] [113.0] [cxt 0] Egress port is 0
[12:24:50.165] [bmv2] [D] [thread 16892] [114.0] [cxt 0] Processing packet received on port 25
[12:24:50.165] [bmv2] [D] [thread 16892] [114.0] [cxt 0] Parser 'parser': start
[12:24:50.165] [bmv2] [D] [thread 16892] [114.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:50.165] [bmv2] [D] [thread 16892] [114.0] [cxt 0] Extracting header 'ethernet'
[12:24:50.165] [bmv2] [D] [thread 16892] [114.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:50.165] [bmv2] [T] [thread 16892] [114.0] [cxt 0] Bytes parsed: 14
[12:24:50.165] [bmv2] [D] [thread 16892] [114.0] [cxt 0] Parser 'parser': end
[12:24:50.165] [bmv2] [D] [thread 16892] [114.0] [cxt 0] Pipeline 'ingress': start
[12:24:50.165] [bmv2] [T] [thread 16892] [114.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:50.165] [bmv2] [D] [thread 16892] [114.0] [cxt 0] Looking up key:

[12:24:50.165] [bmv2] [D] [thread 16892] [114.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:50.165] [bmv2] [D] [thread 16892] [114.0] [cxt 0] Action entry is resist171 - 
[12:24:50.165] [bmv2] [T] [thread 16892] [114.0] [cxt 0] Action resist171
[12:24:50.165] [bmv2] [T] [thread 16892] [114.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:50.165] [bmv2] [T] [thread 16892] [114.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:50.165] [bmv2] [T] [thread 16892] [114.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:50.165] [bmv2] [T] [thread 16892] [114.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:50.165] [bmv2] [T] [thread 16892] [114.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:50.165] [bmv2] [T] [thread 16892] [114.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:50.165] [bmv2] [D] [thread 16892] [114.0] [cxt 0] Pipeline 'ingress': end
[12:24:50.165] [bmv2] [D] [thread 16892] [114.0] [cxt 0] Egress port is 0
[12:24:50.165] [bmv2] [D] [thread 16892] [115.0] [cxt 0] Processing packet received on port 33
[12:24:50.165] [bmv2] [D] [thread 16892] [115.0] [cxt 0] Parser 'parser': start
[12:24:50.165] [bmv2] [D] [thread 16892] [115.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:50.165] [bmv2] [D] [thread 16892] [115.0] [cxt 0] Extracting header 'ethernet'
[12:24:50.165] [bmv2] [D] [thread 16892] [115.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:50.165] [bmv2] [T] [thread 16892] [115.0] [cxt 0] Bytes parsed: 14
[12:24:50.165] [bmv2] [D] [thread 16892] [115.0] [cxt 0] Parser 'parser': end
[12:24:50.165] [bmv2] [D] [thread 16892] [115.0] [cxt 0] Pipeline 'ingress': start
[12:24:50.165] [bmv2] [T] [thread 16892] [115.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:50.165] [bmv2] [D] [thread 16892] [115.0] [cxt 0] Looking up key:

[12:24:50.165] [bmv2] [D] [thread 16892] [115.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:50.165] [bmv2] [D] [thread 16892] [115.0] [cxt 0] Action entry is resist171 - 
[12:24:50.165] [bmv2] [T] [thread 16892] [115.0] [cxt 0] Action resist171
[12:24:50.165] [bmv2] [T] [thread 16892] [115.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:50.165] [bmv2] [T] [thread 16892] [115.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:50.165] [bmv2] [T] [thread 16892] [115.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:50.165] [bmv2] [T] [thread 16892] [115.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:50.165] [bmv2] [T] [thread 16892] [115.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:50.165] [bmv2] [T] [thread 16892] [115.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:50.165] [bmv2] [D] [thread 16892] [115.0] [cxt 0] Pipeline 'ingress': end
[12:24:50.165] [bmv2] [D] [thread 16892] [115.0] [cxt 0] Egress port is 0
[12:24:50.165] [bmv2] [D] [thread 16893] [112.0] [cxt 0] Pipeline 'egress': start
[12:24:50.165] [bmv2] [T] [thread 16893] [112.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:50.165] [bmv2] [T] [thread 16893] [112.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:50.165] [bmv2] [D] [thread 16893] [112.0] [cxt 0] Pipeline 'egress': end
[12:24:50.165] [bmv2] [D] [thread 16893] [112.0] [cxt 0] Deparser 'deparser': start
[12:24:50.165] [bmv2] [T] [thread 16893] [112.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:50.165] [bmv2] [D] [thread 16893] [112.0] [cxt 0] Deparsing header 'ethernet'
[12:24:50.165] [bmv2] [D] [thread 16893] [112.0] [cxt 0] Deparser 'deparser': end
[12:24:50.165] [bmv2] [D] [thread 16893] [113.0] [cxt 0] Pipeline 'egress': start
[12:24:50.165] [bmv2] [T] [thread 16893] [113.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:50.165] [bmv2] [T] [thread 16893] [113.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:50.165] [bmv2] [D] [thread 16893] [113.0] [cxt 0] Pipeline 'egress': end
[12:24:50.166] [bmv2] [D] [thread 16893] [113.0] [cxt 0] Deparser 'deparser': start
[12:24:50.166] [bmv2] [T] [thread 16893] [113.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:50.166] [bmv2] [D] [thread 16893] [113.0] [cxt 0] Deparsing header 'ethernet'
[12:24:50.166] [bmv2] [D] [thread 16893] [113.0] [cxt 0] Deparser 'deparser': end
[12:24:50.166] [bmv2] [D] [thread 16893] [114.0] [cxt 0] Pipeline 'egress': start
[12:24:50.166] [bmv2] [T] [thread 16893] [114.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:50.166] [bmv2] [T] [thread 16893] [114.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:50.166] [bmv2] [D] [thread 16893] [114.0] [cxt 0] Pipeline 'egress': end
[12:24:50.166] [bmv2] [D] [thread 16893] [114.0] [cxt 0] Deparser 'deparser': start
[12:24:50.166] [bmv2] [T] [thread 16893] [114.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:50.166] [bmv2] [D] [thread 16893] [114.0] [cxt 0] Deparsing header 'ethernet'
[12:24:50.166] [bmv2] [D] [thread 16893] [114.0] [cxt 0] Deparser 'deparser': end
[12:24:50.166] [bmv2] [D] [thread 16893] [115.0] [cxt 0] Pipeline 'egress': start
[12:24:50.166] [bmv2] [T] [thread 16893] [115.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:50.166] [bmv2] [T] [thread 16893] [115.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:50.166] [bmv2] [D] [thread 16893] [115.0] [cxt 0] Pipeline 'egress': end
[12:24:50.166] [bmv2] [D] [thread 16893] [115.0] [cxt 0] Deparser 'deparser': start
[12:24:50.166] [bmv2] [T] [thread 16893] [115.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:50.166] [bmv2] [D] [thread 16893] [115.0] [cxt 0] Deparsing header 'ethernet'
[12:24:50.166] [bmv2] [D] [thread 16893] [115.0] [cxt 0] Deparser 'deparser': end
[12:24:50.166] [bmv2] [D] [thread 16897] [112.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:50.166] [bmv2] [D] [thread 16897] [113.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:50.166] [bmv2] [D] [thread 16897] [114.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:50.166] [bmv2] [D] [thread 16897] [115.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:52.212] [bmv2] [D] [thread 16892] [116.0] [cxt 0] Processing packet received on port 45
[12:24:52.212] [bmv2] [D] [thread 16892] [116.0] [cxt 0] Parser 'parser': start
[12:24:52.212] [bmv2] [D] [thread 16892] [116.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:52.212] [bmv2] [D] [thread 16892] [116.0] [cxt 0] Extracting header 'ethernet'
[12:24:52.212] [bmv2] [D] [thread 16892] [116.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:52.212] [bmv2] [T] [thread 16892] [116.0] [cxt 0] Bytes parsed: 14
[12:24:52.212] [bmv2] [D] [thread 16892] [116.0] [cxt 0] Parser 'parser': end
[12:24:52.212] [bmv2] [D] [thread 16892] [116.0] [cxt 0] Pipeline 'ingress': start
[12:24:52.212] [bmv2] [T] [thread 16892] [116.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:52.212] [bmv2] [D] [thread 16892] [116.0] [cxt 0] Looking up key:

[12:24:52.212] [bmv2] [D] [thread 16892] [116.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:52.212] [bmv2] [D] [thread 16892] [116.0] [cxt 0] Action entry is resist171 - 
[12:24:52.212] [bmv2] [T] [thread 16892] [116.0] [cxt 0] Action resist171
[12:24:52.212] [bmv2] [T] [thread 16892] [116.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:52.212] [bmv2] [T] [thread 16892] [116.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:52.212] [bmv2] [T] [thread 16892] [116.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:52.212] [bmv2] [T] [thread 16892] [116.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:52.212] [bmv2] [T] [thread 16892] [116.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:52.212] [bmv2] [T] [thread 16892] [116.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:52.212] [bmv2] [D] [thread 16892] [116.0] [cxt 0] Pipeline 'ingress': end
[12:24:52.212] [bmv2] [D] [thread 16892] [116.0] [cxt 0] Egress port is 0
[12:24:52.212] [bmv2] [D] [thread 16892] [117.0] [cxt 0] Processing packet received on port 48
[12:24:52.212] [bmv2] [D] [thread 16892] [117.0] [cxt 0] Parser 'parser': start
[12:24:52.212] [bmv2] [D] [thread 16892] [117.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:52.212] [bmv2] [D] [thread 16892] [117.0] [cxt 0] Extracting header 'ethernet'
[12:24:52.212] [bmv2] [D] [thread 16892] [117.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:52.212] [bmv2] [T] [thread 16892] [117.0] [cxt 0] Bytes parsed: 14
[12:24:52.212] [bmv2] [D] [thread 16892] [117.0] [cxt 0] Parser 'parser': end
[12:24:52.212] [bmv2] [D] [thread 16892] [117.0] [cxt 0] Pipeline 'ingress': start
[12:24:52.212] [bmv2] [T] [thread 16892] [117.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:52.212] [bmv2] [D] [thread 16892] [117.0] [cxt 0] Looking up key:

[12:24:52.212] [bmv2] [D] [thread 16892] [117.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:52.212] [bmv2] [D] [thread 16892] [117.0] [cxt 0] Action entry is resist171 - 
[12:24:52.213] [bmv2] [T] [thread 16892] [117.0] [cxt 0] Action resist171
[12:24:52.213] [bmv2] [T] [thread 16892] [117.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:52.213] [bmv2] [T] [thread 16892] [117.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:52.213] [bmv2] [T] [thread 16892] [117.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:52.213] [bmv2] [T] [thread 16892] [117.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:52.213] [bmv2] [T] [thread 16892] [117.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:52.213] [bmv2] [T] [thread 16892] [117.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:52.213] [bmv2] [D] [thread 16892] [117.0] [cxt 0] Pipeline 'ingress': end
[12:24:52.213] [bmv2] [D] [thread 16892] [117.0] [cxt 0] Egress port is 0
[12:24:52.213] [bmv2] [D] [thread 16893] [116.0] [cxt 0] Pipeline 'egress': start
[12:24:52.213] [bmv2] [T] [thread 16893] [116.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:52.213] [bmv2] [T] [thread 16893] [116.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:52.213] [bmv2] [D] [thread 16893] [116.0] [cxt 0] Pipeline 'egress': end
[12:24:52.213] [bmv2] [D] [thread 16893] [116.0] [cxt 0] Deparser 'deparser': start
[12:24:52.213] [bmv2] [T] [thread 16893] [116.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:52.213] [bmv2] [D] [thread 16893] [116.0] [cxt 0] Deparsing header 'ethernet'
[12:24:52.213] [bmv2] [D] [thread 16893] [116.0] [cxt 0] Deparser 'deparser': end
[12:24:52.213] [bmv2] [D] [thread 16893] [117.0] [cxt 0] Pipeline 'egress': start
[12:24:52.213] [bmv2] [T] [thread 16893] [117.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:52.213] [bmv2] [T] [thread 16893] [117.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:52.213] [bmv2] [D] [thread 16893] [117.0] [cxt 0] Pipeline 'egress': end
[12:24:52.213] [bmv2] [D] [thread 16893] [117.0] [cxt 0] Deparser 'deparser': start
[12:24:52.213] [bmv2] [T] [thread 16893] [117.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:52.213] [bmv2] [D] [thread 16893] [117.0] [cxt 0] Deparsing header 'ethernet'
[12:24:52.213] [bmv2] [D] [thread 16893] [117.0] [cxt 0] Deparser 'deparser': end
[12:24:52.213] [bmv2] [D] [thread 16897] [116.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:52.213] [bmv2] [D] [thread 16897] [117.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:52.213] [bmv2] [D] [thread 16892] [118.0] [cxt 0] Processing packet received on port 3
[12:24:52.213] [bmv2] [D] [thread 16892] [118.0] [cxt 0] Parser 'parser': start
[12:24:52.213] [bmv2] [D] [thread 16892] [118.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:52.213] [bmv2] [D] [thread 16892] [118.0] [cxt 0] Extracting header 'ethernet'
[12:24:52.213] [bmv2] [D] [thread 16892] [118.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:52.213] [bmv2] [T] [thread 16892] [118.0] [cxt 0] Bytes parsed: 14
[12:24:52.213] [bmv2] [D] [thread 16892] [118.0] [cxt 0] Parser 'parser': end
[12:24:52.213] [bmv2] [D] [thread 16892] [118.0] [cxt 0] Pipeline 'ingress': start
[12:24:52.213] [bmv2] [T] [thread 16892] [118.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:52.213] [bmv2] [D] [thread 16892] [118.0] [cxt 0] Looking up key:

[12:24:52.213] [bmv2] [D] [thread 16892] [118.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:52.213] [bmv2] [D] [thread 16892] [118.0] [cxt 0] Action entry is resist171 - 
[12:24:52.213] [bmv2] [T] [thread 16892] [118.0] [cxt 0] Action resist171
[12:24:52.213] [bmv2] [T] [thread 16892] [118.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:52.213] [bmv2] [T] [thread 16892] [118.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:52.213] [bmv2] [T] [thread 16892] [118.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:52.213] [bmv2] [T] [thread 16892] [118.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:52.213] [bmv2] [T] [thread 16892] [118.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:52.213] [bmv2] [T] [thread 16892] [118.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:52.213] [bmv2] [D] [thread 16892] [118.0] [cxt 0] Pipeline 'ingress': end
[12:24:52.213] [bmv2] [D] [thread 16892] [118.0] [cxt 0] Egress port is 0
[12:24:52.213] [bmv2] [D] [thread 16893] [118.0] [cxt 0] Pipeline 'egress': start
[12:24:52.213] [bmv2] [T] [thread 16893] [118.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:52.213] [bmv2] [T] [thread 16893] [118.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:52.213] [bmv2] [D] [thread 16893] [118.0] [cxt 0] Pipeline 'egress': end
[12:24:52.213] [bmv2] [D] [thread 16893] [118.0] [cxt 0] Deparser 'deparser': start
[12:24:52.213] [bmv2] [T] [thread 16893] [118.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:52.213] [bmv2] [D] [thread 16893] [118.0] [cxt 0] Deparsing header 'ethernet'
[12:24:52.213] [bmv2] [D] [thread 16893] [118.0] [cxt 0] Deparser 'deparser': end
[12:24:52.213] [bmv2] [D] [thread 16897] [118.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:52.213] [bmv2] [D] [thread 16892] [119.0] [cxt 0] Processing packet received on port 29
[12:24:52.213] [bmv2] [D] [thread 16892] [119.0] [cxt 0] Parser 'parser': start
[12:24:52.213] [bmv2] [D] [thread 16892] [119.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:52.213] [bmv2] [D] [thread 16892] [119.0] [cxt 0] Extracting header 'ethernet'
[12:24:52.213] [bmv2] [D] [thread 16892] [119.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:52.213] [bmv2] [T] [thread 16892] [119.0] [cxt 0] Bytes parsed: 14
[12:24:52.213] [bmv2] [D] [thread 16892] [119.0] [cxt 0] Parser 'parser': end
[12:24:52.213] [bmv2] [D] [thread 16892] [119.0] [cxt 0] Pipeline 'ingress': start
[12:24:52.213] [bmv2] [T] [thread 16892] [119.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:52.213] [bmv2] [D] [thread 16892] [119.0] [cxt 0] Looking up key:

[12:24:52.213] [bmv2] [D] [thread 16892] [119.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:52.213] [bmv2] [D] [thread 16892] [119.0] [cxt 0] Action entry is resist171 - 
[12:24:52.213] [bmv2] [T] [thread 16892] [119.0] [cxt 0] Action resist171
[12:24:52.213] [bmv2] [T] [thread 16892] [119.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:52.213] [bmv2] [T] [thread 16892] [119.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:52.213] [bmv2] [T] [thread 16892] [119.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:52.213] [bmv2] [T] [thread 16892] [119.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:52.213] [bmv2] [T] [thread 16892] [119.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:52.213] [bmv2] [T] [thread 16892] [119.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:52.213] [bmv2] [D] [thread 16892] [119.0] [cxt 0] Pipeline 'ingress': end
[12:24:52.213] [bmv2] [D] [thread 16892] [119.0] [cxt 0] Egress port is 0
[12:24:52.213] [bmv2] [D] [thread 16893] [119.0] [cxt 0] Pipeline 'egress': start
[12:24:52.213] [bmv2] [T] [thread 16893] [119.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:52.213] [bmv2] [T] [thread 16893] [119.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:52.213] [bmv2] [D] [thread 16893] [119.0] [cxt 0] Pipeline 'egress': end
[12:24:52.213] [bmv2] [D] [thread 16893] [119.0] [cxt 0] Deparser 'deparser': start
[12:24:52.213] [bmv2] [T] [thread 16893] [119.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:52.213] [bmv2] [D] [thread 16893] [119.0] [cxt 0] Deparsing header 'ethernet'
[12:24:52.213] [bmv2] [D] [thread 16893] [119.0] [cxt 0] Deparser 'deparser': end
[12:24:52.213] [bmv2] [D] [thread 16897] [119.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:54.260] [bmv2] [D] [thread 16892] [120.0] [cxt 0] Processing packet received on port 46
[12:24:54.260] [bmv2] [D] [thread 16892] [120.0] [cxt 0] Parser 'parser': start
[12:24:54.260] [bmv2] [D] [thread 16892] [120.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:54.260] [bmv2] [D] [thread 16892] [120.0] [cxt 0] Extracting header 'ethernet'
[12:24:54.260] [bmv2] [D] [thread 16892] [120.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:54.260] [bmv2] [T] [thread 16892] [120.0] [cxt 0] Bytes parsed: 14
[12:24:54.260] [bmv2] [D] [thread 16892] [120.0] [cxt 0] Parser 'parser': end
[12:24:54.260] [bmv2] [D] [thread 16892] [120.0] [cxt 0] Pipeline 'ingress': start
[12:24:54.260] [bmv2] [T] [thread 16892] [120.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:54.260] [bmv2] [D] [thread 16892] [120.0] [cxt 0] Looking up key:

[12:24:54.260] [bmv2] [D] [thread 16892] [120.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:54.260] [bmv2] [D] [thread 16892] [120.0] [cxt 0] Action entry is resist171 - 
[12:24:54.260] [bmv2] [T] [thread 16892] [120.0] [cxt 0] Action resist171
[12:24:54.260] [bmv2] [T] [thread 16892] [120.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:54.260] [bmv2] [T] [thread 16892] [120.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:54.260] [bmv2] [T] [thread 16892] [120.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:54.260] [bmv2] [T] [thread 16892] [120.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:54.260] [bmv2] [T] [thread 16892] [120.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:54.260] [bmv2] [T] [thread 16892] [120.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:54.260] [bmv2] [D] [thread 16892] [120.0] [cxt 0] Pipeline 'ingress': end
[12:24:54.260] [bmv2] [D] [thread 16892] [120.0] [cxt 0] Egress port is 0
[12:24:54.260] [bmv2] [D] [thread 16893] [120.0] [cxt 0] Pipeline 'egress': start
[12:24:54.260] [bmv2] [T] [thread 16893] [120.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:54.260] [bmv2] [T] [thread 16893] [120.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:54.260] [bmv2] [D] [thread 16893] [120.0] [cxt 0] Pipeline 'egress': end
[12:24:54.260] [bmv2] [D] [thread 16893] [120.0] [cxt 0] Deparser 'deparser': start
[12:24:54.260] [bmv2] [T] [thread 16893] [120.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:54.260] [bmv2] [D] [thread 16893] [120.0] [cxt 0] Deparsing header 'ethernet'
[12:24:54.260] [bmv2] [D] [thread 16893] [120.0] [cxt 0] Deparser 'deparser': end
[12:24:54.260] [bmv2] [D] [thread 16897] [120.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:54.260] [bmv2] [D] [thread 16892] [121.0] [cxt 0] Processing packet received on port 49
[12:24:54.260] [bmv2] [D] [thread 16892] [121.0] [cxt 0] Parser 'parser': start
[12:24:54.260] [bmv2] [D] [thread 16892] [121.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:54.260] [bmv2] [D] [thread 16892] [121.0] [cxt 0] Extracting header 'ethernet'
[12:24:54.260] [bmv2] [D] [thread 16892] [121.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:54.260] [bmv2] [T] [thread 16892] [121.0] [cxt 0] Bytes parsed: 14
[12:24:54.260] [bmv2] [D] [thread 16892] [121.0] [cxt 0] Parser 'parser': end
[12:24:54.260] [bmv2] [D] [thread 16892] [121.0] [cxt 0] Pipeline 'ingress': start
[12:24:54.260] [bmv2] [T] [thread 16892] [121.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:54.260] [bmv2] [D] [thread 16892] [121.0] [cxt 0] Looking up key:

[12:24:54.260] [bmv2] [D] [thread 16892] [121.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:54.260] [bmv2] [D] [thread 16892] [121.0] [cxt 0] Action entry is resist171 - 
[12:24:54.260] [bmv2] [T] [thread 16892] [121.0] [cxt 0] Action resist171
[12:24:54.260] [bmv2] [T] [thread 16892] [121.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:54.260] [bmv2] [T] [thread 16892] [121.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:54.260] [bmv2] [T] [thread 16892] [121.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:54.260] [bmv2] [T] [thread 16892] [121.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:54.260] [bmv2] [T] [thread 16892] [121.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:54.260] [bmv2] [T] [thread 16892] [121.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:54.260] [bmv2] [D] [thread 16892] [121.0] [cxt 0] Pipeline 'ingress': end
[12:24:54.260] [bmv2] [D] [thread 16892] [121.0] [cxt 0] Egress port is 0
[12:24:54.260] [bmv2] [D] [thread 16893] [121.0] [cxt 0] Pipeline 'egress': start
[12:24:54.260] [bmv2] [T] [thread 16893] [121.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:54.260] [bmv2] [T] [thread 16893] [121.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:54.260] [bmv2] [D] [thread 16893] [121.0] [cxt 0] Pipeline 'egress': end
[12:24:54.260] [bmv2] [D] [thread 16893] [121.0] [cxt 0] Deparser 'deparser': start
[12:24:54.260] [bmv2] [T] [thread 16893] [121.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:54.260] [bmv2] [D] [thread 16893] [121.0] [cxt 0] Deparsing header 'ethernet'
[12:24:54.260] [bmv2] [D] [thread 16893] [121.0] [cxt 0] Deparser 'deparser': end
[12:24:54.260] [bmv2] [D] [thread 16897] [121.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:54.263] [bmv2] [D] [thread 16892] [122.0] [cxt 0] Processing packet received on port 37
[12:24:54.263] [bmv2] [D] [thread 16892] [122.0] [cxt 0] Parser 'parser': start
[12:24:54.263] [bmv2] [D] [thread 16892] [122.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:54.263] [bmv2] [D] [thread 16892] [122.0] [cxt 0] Extracting header 'ethernet'
[12:24:54.263] [bmv2] [D] [thread 16892] [122.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:54.263] [bmv2] [T] [thread 16892] [122.0] [cxt 0] Bytes parsed: 14
[12:24:54.263] [bmv2] [D] [thread 16892] [122.0] [cxt 0] Parser 'parser': end
[12:24:54.263] [bmv2] [D] [thread 16892] [122.0] [cxt 0] Pipeline 'ingress': start
[12:24:54.263] [bmv2] [T] [thread 16892] [122.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:54.263] [bmv2] [D] [thread 16892] [122.0] [cxt 0] Looking up key:

[12:24:54.263] [bmv2] [D] [thread 16892] [122.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:54.263] [bmv2] [D] [thread 16892] [122.0] [cxt 0] Action entry is resist171 - 
[12:24:54.263] [bmv2] [T] [thread 16892] [122.0] [cxt 0] Action resist171
[12:24:54.263] [bmv2] [T] [thread 16892] [122.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:54.263] [bmv2] [T] [thread 16892] [122.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:54.263] [bmv2] [T] [thread 16892] [122.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:54.263] [bmv2] [T] [thread 16892] [122.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:54.263] [bmv2] [T] [thread 16892] [122.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:54.263] [bmv2] [T] [thread 16892] [122.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:54.263] [bmv2] [D] [thread 16892] [122.0] [cxt 0] Pipeline 'ingress': end
[12:24:54.263] [bmv2] [D] [thread 16892] [122.0] [cxt 0] Egress port is 0
[12:24:54.263] [bmv2] [D] [thread 16893] [122.0] [cxt 0] Pipeline 'egress': start
[12:24:54.263] [bmv2] [T] [thread 16893] [122.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:54.263] [bmv2] [T] [thread 16893] [122.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:54.263] [bmv2] [D] [thread 16893] [122.0] [cxt 0] Pipeline 'egress': end
[12:24:54.263] [bmv2] [D] [thread 16893] [122.0] [cxt 0] Deparser 'deparser': start
[12:24:54.263] [bmv2] [T] [thread 16893] [122.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:54.263] [bmv2] [D] [thread 16893] [122.0] [cxt 0] Deparsing header 'ethernet'
[12:24:54.263] [bmv2] [D] [thread 16893] [122.0] [cxt 0] Deparser 'deparser': end
[12:24:54.263] [bmv2] [D] [thread 16897] [122.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:24:54.263] [bmv2] [D] [thread 16892] [123.0] [cxt 0] Processing packet received on port 51
[12:24:54.263] [bmv2] [D] [thread 16892] [123.0] [cxt 0] Parser 'parser': start
[12:24:54.263] [bmv2] [D] [thread 16892] [123.0] [cxt 0] Parser 'parser' entering state 'start'
[12:24:54.263] [bmv2] [D] [thread 16892] [123.0] [cxt 0] Extracting header 'ethernet'
[12:24:54.263] [bmv2] [D] [thread 16892] [123.0] [cxt 0] Parser state 'start': key is 86dd
[12:24:54.263] [bmv2] [T] [thread 16892] [123.0] [cxt 0] Bytes parsed: 14
[12:24:54.263] [bmv2] [D] [thread 16892] [123.0] [cxt 0] Parser 'parser': end
[12:24:54.263] [bmv2] [D] [thread 16892] [123.0] [cxt 0] Pipeline 'ingress': start
[12:24:54.263] [bmv2] [T] [thread 16892] [123.0] [cxt 0] Applying table 'tbl_resist171'
[12:24:54.263] [bmv2] [D] [thread 16892] [123.0] [cxt 0] Looking up key:

[12:24:54.263] [bmv2] [D] [thread 16892] [123.0] [cxt 0] Table 'tbl_resist171': miss
[12:24:54.263] [bmv2] [D] [thread 16892] [123.0] [cxt 0] Action entry is resist171 - 
[12:24:54.263] [bmv2] [T] [thread 16892] [123.0] [cxt 0] Action resist171
[12:24:54.263] [bmv2] [T] [thread 16892] [123.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:24:54.263] [bmv2] [T] [thread 16892] [123.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:24:54.263] [bmv2] [T] [thread 16892] [123.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:24:54.263] [bmv2] [T] [thread 16892] [123.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:24:54.263] [bmv2] [T] [thread 16892] [123.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:24:54.263] [bmv2] [T] [thread 16892] [123.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:24:54.263] [bmv2] [D] [thread 16892] [123.0] [cxt 0] Pipeline 'ingress': end
[12:24:54.263] [bmv2] [D] [thread 16892] [123.0] [cxt 0] Egress port is 0
[12:24:54.263] [bmv2] [D] [thread 16893] [123.0] [cxt 0] Pipeline 'egress': start
[12:24:54.263] [bmv2] [T] [thread 16893] [123.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:24:54.263] [bmv2] [T] [thread 16893] [123.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:24:54.263] [bmv2] [D] [thread 16893] [123.0] [cxt 0] Pipeline 'egress': end
[12:24:54.263] [bmv2] [D] [thread 16893] [123.0] [cxt 0] Deparser 'deparser': start
[12:24:54.263] [bmv2] [T] [thread 16893] [123.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:24:54.263] [bmv2] [D] [thread 16893] [123.0] [cxt 0] Deparsing header 'ethernet'
[12:24:54.263] [bmv2] [D] [thread 16893] [123.0] [cxt 0] Deparser 'deparser': end
[12:24:54.263] [bmv2] [D] [thread 16897] [123.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:02.821] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Processing packet received on port 3
[12:25:02.821] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Parser 'parser': start
[12:25:02.821] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:02.821] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Extracting header 'ethernet'
[12:25:02.821] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Parser state 'start': key is 0600
[12:25:02.821] [bmv2] [T] [thread 16892] [124.0] [cxt 0] Bytes parsed: 14
[12:25:02.821] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:25:02.821] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Extracting header 'resist'
[12:25:02.821] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:25:02.821] [bmv2] [T] [thread 16892] [124.0] [cxt 0] Bytes parsed: 30
[12:25:02.821] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:25:02.821] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Extracting header 'ipv4'
[12:25:02.821] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:25:02.821] [bmv2] [T] [thread 16892] [124.0] [cxt 0] Bytes parsed: 50
[12:25:02.822] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Parser 'parser': end
[12:25:02.822] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Pipeline 'ingress': start
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:02.822] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Looking up key:

[12:25:02.822] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:02.822] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Action entry is resist171 - 
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] Action resist171
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] Applying table 'tbl_resist191'
[12:25:02.822] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Looking up key:

[12:25:02.822] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Table 'tbl_resist191': miss
[12:25:02.822] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Action entry is resist191 - 
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] Action resist191
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] Read register 'roundNumber' at index 0 read value 0
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is false
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] Applying table 'tbl_resist199'
[12:25:02.822] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Looking up key:

[12:25:02.822] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Table 'tbl_resist199': miss
[12:25:02.822] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Action entry is resist199 - 
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] Action resist199
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is true
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] Applying table 'tbl_resist207'
[12:25:02.822] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Looking up key:

[12:25:02.822] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Table 'tbl_resist207': miss
[12:25:02.822] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Action entry is resist207 - 
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] Action resist207
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] resist.p4(207) Primitive roundNumber.read(meta.current_round, 0)
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] Read register 'roundNumber' at index 0 read value 0
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] resist.p4(208) Primitive meta.current_round + 1
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] resist.p4(208) Primitive roundNumber.write(0, meta.current_round + 1)
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] Wrote register 'roundNumber' at index 0 with value 1
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] resist.p4(209) Primitive hdr.resist.type = 20
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] Applying table 'tbl_bounce_pkt_2'
[12:25:02.822] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Looking up key:

[12:25:02.822] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Table 'tbl_bounce_pkt_2': miss
[12:25:02.822] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] Action MyIngress.bounce_pkt
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:25:02.822] [bmv2] [T] [thread 16892] [124.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:25:02.822] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Pipeline 'ingress': end
[12:25:02.822] [bmv2] [D] [thread 16892] [124.0] [cxt 0] Egress port is 3
[12:25:02.822] [bmv2] [D] [thread 16896] [124.0] [cxt 0] Pipeline 'egress': start
[12:25:02.822] [bmv2] [T] [thread 16896] [124.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:02.822] [bmv2] [T] [thread 16896] [124.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:02.822] [bmv2] [D] [thread 16896] [124.0] [cxt 0] Pipeline 'egress': end
[12:25:02.822] [bmv2] [D] [thread 16896] [124.0] [cxt 0] Deparser 'deparser': start
[12:25:02.822] [bmv2] [D] [thread 16896] [124.0] [cxt 0] Updating checksum 'cksum'
[12:25:02.822] [bmv2] [D] [thread 16896] [124.0] [cxt 0] Deparsing header 'ethernet'
[12:25:02.822] [bmv2] [D] [thread 16896] [124.0] [cxt 0] Deparsing header 'resist'
[12:25:02.822] [bmv2] [D] [thread 16896] [124.0] [cxt 0] Deparsing header 'ipv4'
[12:25:02.822] [bmv2] [D] [thread 16896] [124.0] [cxt 0] Deparser 'deparser': end
[12:25:02.823] [bmv2] [D] [thread 16897] [124.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:25:12.871] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Processing packet received on port 3
[12:25:12.871] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Parser 'parser': start
[12:25:12.871] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:12.871] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Extracting header 'ethernet'
[12:25:12.871] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Parser state 'start': key is 0600
[12:25:12.871] [bmv2] [T] [thread 16892] [125.0] [cxt 0] Bytes parsed: 14
[12:25:12.871] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:25:12.871] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Extracting header 'resist'
[12:25:12.871] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:25:12.871] [bmv2] [T] [thread 16892] [125.0] [cxt 0] Bytes parsed: 30
[12:25:12.871] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:25:12.871] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Extracting header 'ipv4'
[12:25:12.871] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:25:12.871] [bmv2] [T] [thread 16892] [125.0] [cxt 0] Bytes parsed: 50
[12:25:12.871] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Parser 'parser': end
[12:25:12.871] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Pipeline 'ingress': start
[12:25:12.871] [bmv2] [T] [thread 16892] [125.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:12.871] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Looking up key:

[12:25:12.871] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:12.871] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Action entry is resist171 - 
[12:25:12.871] [bmv2] [T] [thread 16892] [125.0] [cxt 0] Action resist171
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] Applying table 'tbl_resist191'
[12:25:12.872] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Looking up key:

[12:25:12.872] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Table 'tbl_resist191': miss
[12:25:12.872] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Action entry is resist191 - 
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] Action resist191
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] Applying table 'tbl_resist193'
[12:25:12.872] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Looking up key:

[12:25:12.872] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Table 'tbl_resist193': miss
[12:25:12.872] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Action entry is resist193 - 
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] Action resist193
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] Read register 'causality_violation' at index 0 read value 0
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 1
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:25:12.872] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Looking up key:

[12:25:12.872] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:25:12.872] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] Action MyIngress.bounce_pkt
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] Applying table 'tbl_resist199'
[12:25:12.872] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Looking up key:

[12:25:12.872] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Table 'tbl_resist199': miss
[12:25:12.872] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Action entry is resist199 - 
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] Action resist199
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:25:12.872] [bmv2] [T] [thread 16892] [125.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:25:12.872] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Pipeline 'ingress': end
[12:25:12.872] [bmv2] [D] [thread 16892] [125.0] [cxt 0] Egress port is 3
[12:25:12.872] [bmv2] [D] [thread 16896] [125.0] [cxt 0] Pipeline 'egress': start
[12:25:12.872] [bmv2] [T] [thread 16896] [125.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:12.872] [bmv2] [T] [thread 16896] [125.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:12.872] [bmv2] [D] [thread 16896] [125.0] [cxt 0] Pipeline 'egress': end
[12:25:12.872] [bmv2] [D] [thread 16896] [125.0] [cxt 0] Deparser 'deparser': start
[12:25:12.872] [bmv2] [D] [thread 16896] [125.0] [cxt 0] Updating checksum 'cksum'
[12:25:12.872] [bmv2] [D] [thread 16896] [125.0] [cxt 0] Deparsing header 'ethernet'
[12:25:12.872] [bmv2] [D] [thread 16896] [125.0] [cxt 0] Deparsing header 'resist'
[12:25:12.872] [bmv2] [D] [thread 16896] [125.0] [cxt 0] Deparsing header 'ipv4'
[12:25:12.872] [bmv2] [D] [thread 16896] [125.0] [cxt 0] Deparser 'deparser': end
[12:25:12.872] [bmv2] [D] [thread 16897] [125.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Processing packet received on port 3
[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Parser 'parser': start
[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Extracting header 'ethernet'
[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Parser state 'start': key is 0600
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] Bytes parsed: 14
[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Extracting header 'resist'
[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] Bytes parsed: 30
[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Extracting header 'ipv4'
[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] Bytes parsed: 50
[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Parser 'parser': end
[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Pipeline 'ingress': start
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Looking up key:

[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Action entry is resist171 - 
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] Action resist171
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] Applying table 'tbl_resist191'
[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Looking up key:

[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Table 'tbl_resist191': miss
[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Action entry is resist191 - 
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] Action resist191
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] Applying table 'tbl_resist193'
[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Looking up key:

[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Table 'tbl_resist193': miss
[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Action entry is resist193 - 
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] Action resist193
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] Read register 'causality_violation' at index 0 read value 1
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 2
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Looking up key:

[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] Action MyIngress.bounce_pkt
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:25:13.569] [bmv2] [T] [thread 16892] [126.0] [cxt 0] Applying table 'tbl_resist199'
[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Looking up key:

[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Table 'tbl_resist199': miss
[12:25:13.569] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Action entry is resist199 - 
[12:25:13.570] [bmv2] [T] [thread 16892] [126.0] [cxt 0] Action resist199
[12:25:13.570] [bmv2] [T] [thread 16892] [126.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:25:13.570] [bmv2] [T] [thread 16892] [126.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:25:13.570] [bmv2] [T] [thread 16892] [126.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:25:13.570] [bmv2] [T] [thread 16892] [126.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:25:13.570] [bmv2] [T] [thread 16892] [126.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:25:13.570] [bmv2] [T] [thread 16892] [126.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:25:13.570] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Pipeline 'ingress': end
[12:25:13.570] [bmv2] [D] [thread 16892] [126.0] [cxt 0] Egress port is 3
[12:25:13.570] [bmv2] [D] [thread 16896] [126.0] [cxt 0] Pipeline 'egress': start
[12:25:13.570] [bmv2] [T] [thread 16896] [126.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:13.570] [bmv2] [T] [thread 16896] [126.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:13.570] [bmv2] [D] [thread 16896] [126.0] [cxt 0] Pipeline 'egress': end
[12:25:13.570] [bmv2] [D] [thread 16896] [126.0] [cxt 0] Deparser 'deparser': start
[12:25:13.570] [bmv2] [D] [thread 16896] [126.0] [cxt 0] Updating checksum 'cksum'
[12:25:13.570] [bmv2] [D] [thread 16896] [126.0] [cxt 0] Deparsing header 'ethernet'
[12:25:13.570] [bmv2] [D] [thread 16896] [126.0] [cxt 0] Deparsing header 'resist'
[12:25:13.570] [bmv2] [D] [thread 16896] [126.0] [cxt 0] Deparsing header 'ipv4'
[12:25:13.570] [bmv2] [D] [thread 16896] [126.0] [cxt 0] Deparser 'deparser': end
[12:25:13.570] [bmv2] [D] [thread 16897] [126.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:25:18.610] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Processing packet received on port 3
[12:25:18.610] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Parser 'parser': start
[12:25:18.610] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:18.610] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Extracting header 'ethernet'
[12:25:18.610] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Parser state 'start': key is 0600
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] Bytes parsed: 14
[12:25:18.610] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:25:18.610] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Extracting header 'resist'
[12:25:18.610] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] Bytes parsed: 30
[12:25:18.610] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:25:18.610] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Extracting header 'ipv4'
[12:25:18.610] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] Bytes parsed: 50
[12:25:18.610] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Parser 'parser': end
[12:25:18.610] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Pipeline 'ingress': start
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:18.610] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Looking up key:

[12:25:18.610] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:18.610] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Action entry is resist171 - 
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] Action resist171
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] Applying table 'tbl_resist191'
[12:25:18.610] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Looking up key:

[12:25:18.610] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Table 'tbl_resist191': miss
[12:25:18.610] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Action entry is resist191 - 
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] Action resist191
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] Applying table 'tbl_resist193'
[12:25:18.610] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Looking up key:

[12:25:18.610] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Table 'tbl_resist193': miss
[12:25:18.610] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Action entry is resist193 - 
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] Action resist193
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] Read register 'causality_violation' at index 0 read value 2
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 3
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:25:18.610] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Looking up key:

[12:25:18.610] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:25:18.610] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] Action MyIngress.bounce_pkt
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:25:18.610] [bmv2] [T] [thread 16892] [127.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:25:18.611] [bmv2] [T] [thread 16892] [127.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:25:18.611] [bmv2] [T] [thread 16892] [127.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:25:18.611] [bmv2] [T] [thread 16892] [127.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:25:18.611] [bmv2] [T] [thread 16892] [127.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:25:18.611] [bmv2] [T] [thread 16892] [127.0] [cxt 0] Applying table 'tbl_resist199'
[12:25:18.611] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Looking up key:

[12:25:18.611] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Table 'tbl_resist199': miss
[12:25:18.611] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Action entry is resist199 - 
[12:25:18.611] [bmv2] [T] [thread 16892] [127.0] [cxt 0] Action resist199
[12:25:18.611] [bmv2] [T] [thread 16892] [127.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:25:18.611] [bmv2] [T] [thread 16892] [127.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:25:18.611] [bmv2] [T] [thread 16892] [127.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:25:18.611] [bmv2] [T] [thread 16892] [127.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:25:18.611] [bmv2] [T] [thread 16892] [127.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:25:18.611] [bmv2] [T] [thread 16892] [127.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:25:18.611] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Pipeline 'ingress': end
[12:25:18.611] [bmv2] [D] [thread 16892] [127.0] [cxt 0] Egress port is 3
[12:25:18.611] [bmv2] [D] [thread 16896] [127.0] [cxt 0] Pipeline 'egress': start
[12:25:18.611] [bmv2] [T] [thread 16896] [127.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:18.611] [bmv2] [T] [thread 16896] [127.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:18.611] [bmv2] [D] [thread 16896] [127.0] [cxt 0] Pipeline 'egress': end
[12:25:18.611] [bmv2] [D] [thread 16896] [127.0] [cxt 0] Deparser 'deparser': start
[12:25:18.611] [bmv2] [D] [thread 16896] [127.0] [cxt 0] Updating checksum 'cksum'
[12:25:18.611] [bmv2] [D] [thread 16896] [127.0] [cxt 0] Deparsing header 'ethernet'
[12:25:18.611] [bmv2] [D] [thread 16896] [127.0] [cxt 0] Deparsing header 'resist'
[12:25:18.611] [bmv2] [D] [thread 16896] [127.0] [cxt 0] Deparsing header 'ipv4'
[12:25:18.611] [bmv2] [D] [thread 16896] [127.0] [cxt 0] Deparser 'deparser': end
[12:25:18.611] [bmv2] [D] [thread 16897] [127.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:25:22.920] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Processing packet received on port 3
[12:25:22.920] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Parser 'parser': start
[12:25:22.920] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:22.920] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Extracting header 'ethernet'
[12:25:22.920] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Parser state 'start': key is 0600
[12:25:22.920] [bmv2] [T] [thread 16892] [128.0] [cxt 0] Bytes parsed: 14
[12:25:22.920] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:25:22.920] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Extracting header 'resist'
[12:25:22.920] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:25:22.920] [bmv2] [T] [thread 16892] [128.0] [cxt 0] Bytes parsed: 30
[12:25:22.920] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:25:22.920] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Extracting header 'ipv4'
[12:25:22.920] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:25:22.920] [bmv2] [T] [thread 16892] [128.0] [cxt 0] Bytes parsed: 50
[12:25:22.920] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Parser 'parser': end
[12:25:22.920] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Pipeline 'ingress': start
[12:25:22.920] [bmv2] [T] [thread 16892] [128.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:22.920] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Looking up key:

[12:25:22.920] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:22.920] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Action entry is resist171 - 
[12:25:22.920] [bmv2] [T] [thread 16892] [128.0] [cxt 0] Action resist171
[12:25:22.920] [bmv2] [T] [thread 16892] [128.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:22.920] [bmv2] [T] [thread 16892] [128.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:22.920] [bmv2] [T] [thread 16892] [128.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:22.920] [bmv2] [T] [thread 16892] [128.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:22.920] [bmv2] [T] [thread 16892] [128.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:22.920] [bmv2] [T] [thread 16892] [128.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:25:22.920] [bmv2] [T] [thread 16892] [128.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:25:22.920] [bmv2] [T] [thread 16892] [128.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:25:22.920] [bmv2] [T] [thread 16892] [128.0] [cxt 0] Applying table 'tbl_resist191'
[12:25:22.920] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Looking up key:

[12:25:22.920] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Table 'tbl_resist191': miss
[12:25:22.920] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Action entry is resist191 - 
[12:25:22.920] [bmv2] [T] [thread 16892] [128.0] [cxt 0] Action resist191
[12:25:22.920] [bmv2] [T] [thread 16892] [128.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:25:22.920] [bmv2] [T] [thread 16892] [128.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] Applying table 'tbl_resist193'
[12:25:22.921] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Looking up key:

[12:25:22.921] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Table 'tbl_resist193': miss
[12:25:22.921] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Action entry is resist193 - 
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] Action resist193
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] Read register 'causality_violation' at index 0 read value 3
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 4
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:25:22.921] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Looking up key:

[12:25:22.921] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:25:22.921] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] Action MyIngress.bounce_pkt
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] Applying table 'tbl_resist199'
[12:25:22.921] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Looking up key:

[12:25:22.921] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Table 'tbl_resist199': miss
[12:25:22.921] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Action entry is resist199 - 
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] Action resist199
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:25:22.921] [bmv2] [T] [thread 16892] [128.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:25:22.921] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Pipeline 'ingress': end
[12:25:22.921] [bmv2] [D] [thread 16892] [128.0] [cxt 0] Egress port is 3
[12:25:22.921] [bmv2] [D] [thread 16896] [128.0] [cxt 0] Pipeline 'egress': start
[12:25:22.921] [bmv2] [T] [thread 16896] [128.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:22.921] [bmv2] [T] [thread 16896] [128.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:22.921] [bmv2] [D] [thread 16896] [128.0] [cxt 0] Pipeline 'egress': end
[12:25:22.921] [bmv2] [D] [thread 16896] [128.0] [cxt 0] Deparser 'deparser': start
[12:25:22.921] [bmv2] [D] [thread 16896] [128.0] [cxt 0] Updating checksum 'cksum'
[12:25:22.921] [bmv2] [D] [thread 16896] [128.0] [cxt 0] Deparsing header 'ethernet'
[12:25:22.921] [bmv2] [D] [thread 16896] [128.0] [cxt 0] Deparsing header 'resist'
[12:25:22.921] [bmv2] [D] [thread 16896] [128.0] [cxt 0] Deparsing header 'ipv4'
[12:25:22.921] [bmv2] [D] [thread 16896] [128.0] [cxt 0] Deparser 'deparser': end
[12:25:22.921] [bmv2] [D] [thread 16897] [128.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:25:22.932] [bmv2] [D] [thread 16892] [129.0] [cxt 0] Processing packet received on port 16
[12:25:22.932] [bmv2] [D] [thread 16892] [129.0] [cxt 0] Parser 'parser': start
[12:25:22.932] [bmv2] [D] [thread 16892] [129.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:22.932] [bmv2] [D] [thread 16892] [129.0] [cxt 0] Extracting header 'ethernet'
[12:25:22.932] [bmv2] [D] [thread 16892] [129.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:22.932] [bmv2] [T] [thread 16892] [129.0] [cxt 0] Bytes parsed: 14
[12:25:22.932] [bmv2] [D] [thread 16892] [129.0] [cxt 0] Parser 'parser': end
[12:25:22.932] [bmv2] [D] [thread 16892] [129.0] [cxt 0] Pipeline 'ingress': start
[12:25:22.932] [bmv2] [T] [thread 16892] [129.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:22.932] [bmv2] [D] [thread 16892] [129.0] [cxt 0] Looking up key:

[12:25:22.932] [bmv2] [D] [thread 16892] [129.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:22.932] [bmv2] [D] [thread 16892] [129.0] [cxt 0] Action entry is resist171 - 
[12:25:22.932] [bmv2] [T] [thread 16892] [129.0] [cxt 0] Action resist171
[12:25:22.932] [bmv2] [T] [thread 16892] [129.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:22.932] [bmv2] [T] [thread 16892] [129.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:22.932] [bmv2] [T] [thread 16892] [129.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:22.932] [bmv2] [T] [thread 16892] [129.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:22.932] [bmv2] [T] [thread 16892] [129.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:22.932] [bmv2] [T] [thread 16892] [129.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:22.932] [bmv2] [D] [thread 16892] [129.0] [cxt 0] Pipeline 'ingress': end
[12:25:22.932] [bmv2] [D] [thread 16892] [129.0] [cxt 0] Egress port is 0
[12:25:22.932] [bmv2] [D] [thread 16893] [129.0] [cxt 0] Pipeline 'egress': start
[12:25:22.932] [bmv2] [T] [thread 16893] [129.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:22.932] [bmv2] [T] [thread 16893] [129.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:22.932] [bmv2] [D] [thread 16893] [129.0] [cxt 0] Pipeline 'egress': end
[12:25:22.932] [bmv2] [D] [thread 16893] [129.0] [cxt 0] Deparser 'deparser': start
[12:25:22.932] [bmv2] [T] [thread 16893] [129.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:22.932] [bmv2] [D] [thread 16893] [129.0] [cxt 0] Deparsing header 'ethernet'
[12:25:22.932] [bmv2] [D] [thread 16893] [129.0] [cxt 0] Deparser 'deparser': end
[12:25:22.933] [bmv2] [D] [thread 16897] [129.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Processing packet received on port 3
[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Parser 'parser': start
[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Extracting header 'ethernet'
[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Parser state 'start': key is 0600
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] Bytes parsed: 14
[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Extracting header 'resist'
[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] Bytes parsed: 30
[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Extracting header 'ipv4'
[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] Bytes parsed: 50
[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Parser 'parser': end
[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Pipeline 'ingress': start
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Looking up key:

[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Action entry is resist171 - 
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] Action resist171
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] Applying table 'tbl_resist191'
[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Looking up key:

[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Table 'tbl_resist191': miss
[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Action entry is resist191 - 
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] Action resist191
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] Applying table 'tbl_resist193'
[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Looking up key:

[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Table 'tbl_resist193': miss
[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Action entry is resist193 - 
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] Action resist193
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] Read register 'causality_violation' at index 0 read value 4
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 5
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Looking up key:

[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] Action MyIngress.bounce_pkt
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] Applying table 'tbl_resist199'
[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Looking up key:

[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Table 'tbl_resist199': miss
[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Action entry is resist199 - 
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] Action resist199
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:25:23.645] [bmv2] [T] [thread 16892] [130.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Pipeline 'ingress': end
[12:25:23.645] [bmv2] [D] [thread 16892] [130.0] [cxt 0] Egress port is 3
[12:25:23.645] [bmv2] [D] [thread 16896] [130.0] [cxt 0] Pipeline 'egress': start
[12:25:23.645] [bmv2] [T] [thread 16896] [130.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:23.645] [bmv2] [T] [thread 16896] [130.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:23.645] [bmv2] [D] [thread 16896] [130.0] [cxt 0] Pipeline 'egress': end
[12:25:23.645] [bmv2] [D] [thread 16896] [130.0] [cxt 0] Deparser 'deparser': start
[12:25:23.645] [bmv2] [D] [thread 16896] [130.0] [cxt 0] Updating checksum 'cksum'
[12:25:23.645] [bmv2] [D] [thread 16896] [130.0] [cxt 0] Deparsing header 'ethernet'
[12:25:23.645] [bmv2] [D] [thread 16896] [130.0] [cxt 0] Deparsing header 'resist'
[12:25:23.645] [bmv2] [D] [thread 16896] [130.0] [cxt 0] Deparsing header 'ipv4'
[12:25:23.645] [bmv2] [D] [thread 16896] [130.0] [cxt 0] Deparser 'deparser': end
[12:25:23.645] [bmv2] [D] [thread 16897] [130.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:25:27.957] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Processing packet received on port 3
[12:25:27.957] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Parser 'parser': start
[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Extracting header 'ethernet'
[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Parser state 'start': key is 0600
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] Bytes parsed: 14
[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Extracting header 'resist'
[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] Bytes parsed: 30
[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Extracting header 'ipv4'
[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] Bytes parsed: 50
[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Parser 'parser': end
[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Pipeline 'ingress': start
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Looking up key:

[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Action entry is resist171 - 
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] Action resist171
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] Applying table 'tbl_resist191'
[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Looking up key:

[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Table 'tbl_resist191': miss
[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Action entry is resist191 - 
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] Action resist191
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] Applying table 'tbl_resist193'
[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Looking up key:

[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Table 'tbl_resist193': miss
[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Action entry is resist193 - 
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] Action resist193
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] Read register 'causality_violation' at index 0 read value 5
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 6
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Looking up key:

[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] Action MyIngress.bounce_pkt
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] Applying table 'tbl_resist199'
[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Looking up key:

[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Table 'tbl_resist199': miss
[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Action entry is resist199 - 
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] Action resist199
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:25:27.958] [bmv2] [T] [thread 16892] [131.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Pipeline 'ingress': end
[12:25:27.958] [bmv2] [D] [thread 16892] [131.0] [cxt 0] Egress port is 3
[12:25:27.958] [bmv2] [D] [thread 16896] [131.0] [cxt 0] Pipeline 'egress': start
[12:25:27.958] [bmv2] [T] [thread 16896] [131.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:27.958] [bmv2] [T] [thread 16896] [131.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:27.958] [bmv2] [D] [thread 16896] [131.0] [cxt 0] Pipeline 'egress': end
[12:25:27.958] [bmv2] [D] [thread 16896] [131.0] [cxt 0] Deparser 'deparser': start
[12:25:27.958] [bmv2] [D] [thread 16896] [131.0] [cxt 0] Updating checksum 'cksum'
[12:25:27.958] [bmv2] [D] [thread 16896] [131.0] [cxt 0] Deparsing header 'ethernet'
[12:25:27.958] [bmv2] [D] [thread 16896] [131.0] [cxt 0] Deparsing header 'resist'
[12:25:27.958] [bmv2] [D] [thread 16896] [131.0] [cxt 0] Deparsing header 'ipv4'
[12:25:27.958] [bmv2] [D] [thread 16896] [131.0] [cxt 0] Deparser 'deparser': end
[12:25:27.958] [bmv2] [D] [thread 16897] [131.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:25:32.999] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Processing packet received on port 3
[12:25:32.999] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Parser 'parser': start
[12:25:32.999] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:32.999] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Extracting header 'ethernet'
[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Parser state 'start': key is 0600
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] Bytes parsed: 14
[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Extracting header 'resist'
[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] Bytes parsed: 30
[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Extracting header 'ipv4'
[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] Bytes parsed: 50
[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Parser 'parser': end
[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Pipeline 'ingress': start
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Looking up key:

[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Action entry is resist171 - 
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] Action resist171
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] Applying table 'tbl_resist191'
[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Looking up key:

[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Table 'tbl_resist191': miss
[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Action entry is resist191 - 
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] Action resist191
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] Applying table 'tbl_resist193'
[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Looking up key:

[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Table 'tbl_resist193': miss
[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Action entry is resist193 - 
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] Action resist193
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] Read register 'causality_violation' at index 0 read value 6
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 7
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Looking up key:

[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] Action MyIngress.bounce_pkt
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] Applying table 'tbl_resist199'
[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Looking up key:

[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Table 'tbl_resist199': miss
[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Action entry is resist199 - 
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] Action resist199
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:25:33.000] [bmv2] [T] [thread 16892] [132.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Pipeline 'ingress': end
[12:25:33.000] [bmv2] [D] [thread 16892] [132.0] [cxt 0] Egress port is 3
[12:25:33.000] [bmv2] [D] [thread 16896] [132.0] [cxt 0] Pipeline 'egress': start
[12:25:33.000] [bmv2] [T] [thread 16896] [132.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:33.000] [bmv2] [T] [thread 16896] [132.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:33.000] [bmv2] [D] [thread 16896] [132.0] [cxt 0] Pipeline 'egress': end
[12:25:33.000] [bmv2] [D] [thread 16896] [132.0] [cxt 0] Deparser 'deparser': start
[12:25:33.000] [bmv2] [D] [thread 16896] [132.0] [cxt 0] Updating checksum 'cksum'
[12:25:33.000] [bmv2] [D] [thread 16896] [132.0] [cxt 0] Deparsing header 'ethernet'
[12:25:33.000] [bmv2] [D] [thread 16896] [132.0] [cxt 0] Deparsing header 'resist'
[12:25:33.000] [bmv2] [D] [thread 16896] [132.0] [cxt 0] Deparsing header 'ipv4'
[12:25:33.000] [bmv2] [D] [thread 16896] [132.0] [cxt 0] Deparser 'deparser': end
[12:25:33.000] [bmv2] [D] [thread 16897] [132.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Processing packet received on port 3
[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Parser 'parser': start
[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Extracting header 'ethernet'
[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Parser state 'start': key is 0600
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] Bytes parsed: 14
[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Extracting header 'resist'
[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] Bytes parsed: 30
[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Extracting header 'ipv4'
[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] Bytes parsed: 50
[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Parser 'parser': end
[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Pipeline 'ingress': start
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Looking up key:

[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Action entry is resist171 - 
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] Action resist171
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] Applying table 'tbl_resist191'
[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Looking up key:

[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Table 'tbl_resist191': miss
[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Action entry is resist191 - 
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] Action resist191
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] Applying table 'tbl_resist193'
[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Looking up key:

[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Table 'tbl_resist193': miss
[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Action entry is resist193 - 
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] Action resist193
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] Read register 'causality_violation' at index 0 read value 7
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 8
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Looking up key:

[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] Action MyIngress.bounce_pkt
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] Applying table 'tbl_resist199'
[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Looking up key:

[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Table 'tbl_resist199': miss
[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Action entry is resist199 - 
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] Action resist199
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:25:33.700] [bmv2] [T] [thread 16892] [133.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Pipeline 'ingress': end
[12:25:33.700] [bmv2] [D] [thread 16892] [133.0] [cxt 0] Egress port is 3
[12:25:33.701] [bmv2] [D] [thread 16896] [133.0] [cxt 0] Pipeline 'egress': start
[12:25:33.701] [bmv2] [T] [thread 16896] [133.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:33.701] [bmv2] [T] [thread 16896] [133.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:33.701] [bmv2] [D] [thread 16896] [133.0] [cxt 0] Pipeline 'egress': end
[12:25:33.701] [bmv2] [D] [thread 16896] [133.0] [cxt 0] Deparser 'deparser': start
[12:25:33.701] [bmv2] [D] [thread 16896] [133.0] [cxt 0] Updating checksum 'cksum'
[12:25:33.701] [bmv2] [D] [thread 16896] [133.0] [cxt 0] Deparsing header 'ethernet'
[12:25:33.701] [bmv2] [D] [thread 16896] [133.0] [cxt 0] Deparsing header 'resist'
[12:25:33.701] [bmv2] [D] [thread 16896] [133.0] [cxt 0] Deparsing header 'ipv4'
[12:25:33.701] [bmv2] [D] [thread 16896] [133.0] [cxt 0] Deparser 'deparser': end
[12:25:33.701] [bmv2] [D] [thread 16897] [133.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:25:37.267] [bmv2] [D] [thread 16892] [134.0] [cxt 0] Processing packet received on port 28
[12:25:37.267] [bmv2] [D] [thread 16892] [134.0] [cxt 0] Parser 'parser': start
[12:25:37.267] [bmv2] [D] [thread 16892] [134.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:37.267] [bmv2] [D] [thread 16892] [134.0] [cxt 0] Extracting header 'ethernet'
[12:25:37.267] [bmv2] [D] [thread 16892] [134.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:37.267] [bmv2] [T] [thread 16892] [134.0] [cxt 0] Bytes parsed: 14
[12:25:37.267] [bmv2] [D] [thread 16892] [134.0] [cxt 0] Parser 'parser': end
[12:25:37.267] [bmv2] [D] [thread 16892] [134.0] [cxt 0] Pipeline 'ingress': start
[12:25:37.267] [bmv2] [T] [thread 16892] [134.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:37.267] [bmv2] [D] [thread 16892] [134.0] [cxt 0] Looking up key:

[12:25:37.267] [bmv2] [D] [thread 16892] [134.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:37.267] [bmv2] [D] [thread 16892] [134.0] [cxt 0] Action entry is resist171 - 
[12:25:37.267] [bmv2] [T] [thread 16892] [134.0] [cxt 0] Action resist171
[12:25:37.267] [bmv2] [T] [thread 16892] [134.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:37.268] [bmv2] [T] [thread 16892] [134.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:37.268] [bmv2] [T] [thread 16892] [134.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:37.268] [bmv2] [T] [thread 16892] [134.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:37.268] [bmv2] [T] [thread 16892] [134.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:37.268] [bmv2] [T] [thread 16892] [134.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:37.268] [bmv2] [D] [thread 16892] [134.0] [cxt 0] Pipeline 'ingress': end
[12:25:37.268] [bmv2] [D] [thread 16892] [134.0] [cxt 0] Egress port is 0
[12:25:37.268] [bmv2] [D] [thread 16893] [134.0] [cxt 0] Pipeline 'egress': start
[12:25:37.268] [bmv2] [T] [thread 16893] [134.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:37.268] [bmv2] [T] [thread 16893] [134.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:37.268] [bmv2] [D] [thread 16893] [134.0] [cxt 0] Pipeline 'egress': end
[12:25:37.268] [bmv2] [D] [thread 16893] [134.0] [cxt 0] Deparser 'deparser': start
[12:25:37.268] [bmv2] [T] [thread 16893] [134.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:37.268] [bmv2] [D] [thread 16893] [134.0] [cxt 0] Deparsing header 'ethernet'
[12:25:37.268] [bmv2] [D] [thread 16893] [134.0] [cxt 0] Deparser 'deparser': end
[12:25:37.268] [bmv2] [D] [thread 16897] [134.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Processing packet received on port 3
[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Parser 'parser': start
[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Extracting header 'ethernet'
[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Parser state 'start': key is 0600
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] Bytes parsed: 14
[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Extracting header 'resist'
[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] Bytes parsed: 30
[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Extracting header 'ipv4'
[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] Bytes parsed: 50
[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Parser 'parser': end
[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Pipeline 'ingress': start
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Looking up key:

[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Action entry is resist171 - 
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] Action resist171
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] Applying table 'tbl_resist191'
[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Looking up key:

[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Table 'tbl_resist191': miss
[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Action entry is resist191 - 
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] Action resist191
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] Applying table 'tbl_resist193'
[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Looking up key:

[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Table 'tbl_resist193': miss
[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Action entry is resist193 - 
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] Action resist193
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] Read register 'causality_violation' at index 0 read value 8
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 9
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Looking up key:

[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] Action MyIngress.bounce_pkt
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] Applying table 'tbl_resist199'
[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Looking up key:

[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Table 'tbl_resist199': miss
[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Action entry is resist199 - 
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] Action resist199
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:25:38.036] [bmv2] [T] [thread 16892] [135.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Pipeline 'ingress': end
[12:25:38.036] [bmv2] [D] [thread 16892] [135.0] [cxt 0] Egress port is 3
[12:25:38.036] [bmv2] [D] [thread 16896] [135.0] [cxt 0] Pipeline 'egress': start
[12:25:38.036] [bmv2] [T] [thread 16896] [135.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:38.036] [bmv2] [T] [thread 16896] [135.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:38.036] [bmv2] [D] [thread 16896] [135.0] [cxt 0] Pipeline 'egress': end
[12:25:38.036] [bmv2] [D] [thread 16896] [135.0] [cxt 0] Deparser 'deparser': start
[12:25:38.036] [bmv2] [D] [thread 16896] [135.0] [cxt 0] Updating checksum 'cksum'
[12:25:38.036] [bmv2] [D] [thread 16896] [135.0] [cxt 0] Deparsing header 'ethernet'
[12:25:38.036] [bmv2] [D] [thread 16896] [135.0] [cxt 0] Deparsing header 'resist'
[12:25:38.036] [bmv2] [D] [thread 16896] [135.0] [cxt 0] Deparsing header 'ipv4'
[12:25:38.036] [bmv2] [D] [thread 16896] [135.0] [cxt 0] Deparser 'deparser': end
[12:25:38.036] [bmv2] [D] [thread 16897] [135.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:25:38.736] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Processing packet received on port 3
[12:25:38.736] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Parser 'parser': start
[12:25:38.736] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:38.736] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Extracting header 'ethernet'
[12:25:38.736] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Parser state 'start': key is 0600
[12:25:38.736] [bmv2] [T] [thread 16892] [136.0] [cxt 0] Bytes parsed: 14
[12:25:38.736] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:25:38.736] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Extracting header 'resist'
[12:25:38.736] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:25:38.736] [bmv2] [T] [thread 16892] [136.0] [cxt 0] Bytes parsed: 30
[12:25:38.736] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:25:38.736] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Extracting header 'ipv4'
[12:25:38.736] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:25:38.736] [bmv2] [T] [thread 16892] [136.0] [cxt 0] Bytes parsed: 50
[12:25:38.736] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Parser 'parser': end
[12:25:38.736] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Pipeline 'ingress': start
[12:25:38.736] [bmv2] [T] [thread 16892] [136.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:38.736] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Looking up key:

[12:25:38.736] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:38.736] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Action entry is resist171 - 
[12:25:38.736] [bmv2] [T] [thread 16892] [136.0] [cxt 0] Action resist171
[12:25:38.736] [bmv2] [T] [thread 16892] [136.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:38.736] [bmv2] [T] [thread 16892] [136.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:38.736] [bmv2] [T] [thread 16892] [136.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:38.736] [bmv2] [T] [thread 16892] [136.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:38.736] [bmv2] [T] [thread 16892] [136.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:38.736] [bmv2] [T] [thread 16892] [136.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:25:38.736] [bmv2] [T] [thread 16892] [136.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:25:38.736] [bmv2] [T] [thread 16892] [136.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:25:38.736] [bmv2] [T] [thread 16892] [136.0] [cxt 0] Applying table 'tbl_resist191'
[12:25:38.736] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Looking up key:

[12:25:38.737] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Table 'tbl_resist191': miss
[12:25:38.737] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Action entry is resist191 - 
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] Action resist191
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] Applying table 'tbl_resist193'
[12:25:38.737] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Looking up key:

[12:25:38.737] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Table 'tbl_resist193': miss
[12:25:38.737] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Action entry is resist193 - 
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] Action resist193
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] Read register 'causality_violation' at index 0 read value 9
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 10
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:25:38.737] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Looking up key:

[12:25:38.737] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:25:38.737] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] Action MyIngress.bounce_pkt
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] Applying table 'tbl_resist199'
[12:25:38.737] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Looking up key:

[12:25:38.737] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Table 'tbl_resist199': miss
[12:25:38.737] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Action entry is resist199 - 
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] Action resist199
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:25:38.737] [bmv2] [T] [thread 16892] [136.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:25:38.737] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Pipeline 'ingress': end
[12:25:38.737] [bmv2] [D] [thread 16892] [136.0] [cxt 0] Egress port is 3
[12:25:38.737] [bmv2] [D] [thread 16896] [136.0] [cxt 0] Pipeline 'egress': start
[12:25:38.737] [bmv2] [T] [thread 16896] [136.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:38.737] [bmv2] [T] [thread 16896] [136.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:38.737] [bmv2] [D] [thread 16896] [136.0] [cxt 0] Pipeline 'egress': end
[12:25:38.737] [bmv2] [D] [thread 16896] [136.0] [cxt 0] Deparser 'deparser': start
[12:25:38.737] [bmv2] [D] [thread 16896] [136.0] [cxt 0] Updating checksum 'cksum'
[12:25:38.737] [bmv2] [D] [thread 16896] [136.0] [cxt 0] Deparsing header 'ethernet'
[12:25:38.737] [bmv2] [D] [thread 16896] [136.0] [cxt 0] Deparsing header 'resist'
[12:25:38.737] [bmv2] [D] [thread 16896] [136.0] [cxt 0] Deparsing header 'ipv4'
[12:25:38.737] [bmv2] [D] [thread 16896] [136.0] [cxt 0] Deparser 'deparser': end
[12:25:38.737] [bmv2] [D] [thread 16897] [136.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:25:39.315] [bmv2] [D] [thread 16892] [137.0] [cxt 0] Processing packet received on port 13
[12:25:39.315] [bmv2] [D] [thread 16892] [137.0] [cxt 0] Parser 'parser': start
[12:25:39.315] [bmv2] [D] [thread 16892] [137.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:39.315] [bmv2] [D] [thread 16892] [137.0] [cxt 0] Extracting header 'ethernet'
[12:25:39.315] [bmv2] [D] [thread 16892] [137.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:39.315] [bmv2] [T] [thread 16892] [137.0] [cxt 0] Bytes parsed: 14
[12:25:39.315] [bmv2] [D] [thread 16892] [137.0] [cxt 0] Parser 'parser': end
[12:25:39.315] [bmv2] [D] [thread 16892] [137.0] [cxt 0] Pipeline 'ingress': start
[12:25:39.316] [bmv2] [T] [thread 16892] [137.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:39.316] [bmv2] [D] [thread 16892] [137.0] [cxt 0] Looking up key:

[12:25:39.316] [bmv2] [D] [thread 16892] [137.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:39.316] [bmv2] [D] [thread 16892] [137.0] [cxt 0] Action entry is resist171 - 
[12:25:39.316] [bmv2] [T] [thread 16892] [137.0] [cxt 0] Action resist171
[12:25:39.316] [bmv2] [T] [thread 16892] [137.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:39.316] [bmv2] [T] [thread 16892] [137.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:39.316] [bmv2] [T] [thread 16892] [137.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:39.316] [bmv2] [T] [thread 16892] [137.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:39.316] [bmv2] [T] [thread 16892] [137.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:39.316] [bmv2] [T] [thread 16892] [137.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:39.316] [bmv2] [D] [thread 16892] [137.0] [cxt 0] Pipeline 'ingress': end
[12:25:39.316] [bmv2] [D] [thread 16892] [137.0] [cxt 0] Egress port is 0
[12:25:39.316] [bmv2] [D] [thread 16892] [138.0] [cxt 0] Processing packet received on port 19
[12:25:39.316] [bmv2] [D] [thread 16892] [138.0] [cxt 0] Parser 'parser': start
[12:25:39.316] [bmv2] [D] [thread 16892] [138.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:39.316] [bmv2] [D] [thread 16892] [138.0] [cxt 0] Extracting header 'ethernet'
[12:25:39.316] [bmv2] [D] [thread 16892] [138.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:39.316] [bmv2] [T] [thread 16892] [138.0] [cxt 0] Bytes parsed: 14
[12:25:39.316] [bmv2] [D] [thread 16892] [138.0] [cxt 0] Parser 'parser': end
[12:25:39.316] [bmv2] [D] [thread 16892] [138.0] [cxt 0] Pipeline 'ingress': start
[12:25:39.316] [bmv2] [T] [thread 16892] [138.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:39.316] [bmv2] [D] [thread 16892] [138.0] [cxt 0] Looking up key:

[12:25:39.316] [bmv2] [D] [thread 16892] [138.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:39.316] [bmv2] [D] [thread 16892] [138.0] [cxt 0] Action entry is resist171 - 
[12:25:39.316] [bmv2] [T] [thread 16892] [138.0] [cxt 0] Action resist171
[12:25:39.316] [bmv2] [T] [thread 16892] [138.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:39.316] [bmv2] [T] [thread 16892] [138.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:39.316] [bmv2] [T] [thread 16892] [138.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:39.316] [bmv2] [T] [thread 16892] [138.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:39.316] [bmv2] [T] [thread 16892] [138.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:39.316] [bmv2] [T] [thread 16892] [138.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:39.316] [bmv2] [D] [thread 16892] [138.0] [cxt 0] Pipeline 'ingress': end
[12:25:39.316] [bmv2] [D] [thread 16892] [138.0] [cxt 0] Egress port is 0
[12:25:39.316] [bmv2] [D] [thread 16893] [137.0] [cxt 0] Pipeline 'egress': start
[12:25:39.316] [bmv2] [T] [thread 16893] [137.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:39.316] [bmv2] [T] [thread 16893] [137.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:39.316] [bmv2] [D] [thread 16893] [137.0] [cxt 0] Pipeline 'egress': end
[12:25:39.316] [bmv2] [D] [thread 16893] [137.0] [cxt 0] Deparser 'deparser': start
[12:25:39.316] [bmv2] [T] [thread 16893] [137.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:39.316] [bmv2] [D] [thread 16893] [137.0] [cxt 0] Deparsing header 'ethernet'
[12:25:39.316] [bmv2] [D] [thread 16893] [137.0] [cxt 0] Deparser 'deparser': end
[12:25:39.316] [bmv2] [D] [thread 16893] [138.0] [cxt 0] Pipeline 'egress': start
[12:25:39.316] [bmv2] [T] [thread 16893] [138.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:39.316] [bmv2] [T] [thread 16893] [138.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:39.316] [bmv2] [D] [thread 16893] [138.0] [cxt 0] Pipeline 'egress': end
[12:25:39.316] [bmv2] [D] [thread 16893] [138.0] [cxt 0] Deparser 'deparser': start
[12:25:39.316] [bmv2] [T] [thread 16893] [138.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:39.316] [bmv2] [D] [thread 16893] [138.0] [cxt 0] Deparsing header 'ethernet'
[12:25:39.316] [bmv2] [D] [thread 16893] [138.0] [cxt 0] Deparser 'deparser': end
[12:25:39.316] [bmv2] [D] [thread 16897] [137.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:39.316] [bmv2] [D] [thread 16897] [138.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:41.364] [bmv2] [D] [thread 16892] [139.0] [cxt 0] Processing packet received on port 30
[12:25:41.364] [bmv2] [D] [thread 16892] [139.0] [cxt 0] Parser 'parser': start
[12:25:41.364] [bmv2] [D] [thread 16892] [139.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:41.364] [bmv2] [D] [thread 16892] [139.0] [cxt 0] Extracting header 'ethernet'
[12:25:41.364] [bmv2] [D] [thread 16892] [139.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:41.364] [bmv2] [T] [thread 16892] [139.0] [cxt 0] Bytes parsed: 14
[12:25:41.364] [bmv2] [D] [thread 16892] [139.0] [cxt 0] Parser 'parser': end
[12:25:41.364] [bmv2] [D] [thread 16892] [139.0] [cxt 0] Pipeline 'ingress': start
[12:25:41.364] [bmv2] [T] [thread 16892] [139.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:41.364] [bmv2] [D] [thread 16892] [139.0] [cxt 0] Looking up key:

[12:25:41.364] [bmv2] [D] [thread 16892] [139.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:41.364] [bmv2] [D] [thread 16892] [139.0] [cxt 0] Action entry is resist171 - 
[12:25:41.364] [bmv2] [T] [thread 16892] [139.0] [cxt 0] Action resist171
[12:25:41.364] [bmv2] [T] [thread 16892] [139.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:41.364] [bmv2] [T] [thread 16892] [139.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:41.364] [bmv2] [T] [thread 16892] [139.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:41.364] [bmv2] [T] [thread 16892] [139.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:41.364] [bmv2] [T] [thread 16892] [139.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:41.364] [bmv2] [T] [thread 16892] [139.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:41.364] [bmv2] [D] [thread 16892] [139.0] [cxt 0] Pipeline 'ingress': end
[12:25:41.364] [bmv2] [D] [thread 16892] [139.0] [cxt 0] Egress port is 0
[12:25:41.364] [bmv2] [D] [thread 16892] [140.0] [cxt 0] Processing packet received on port 34
[12:25:41.364] [bmv2] [D] [thread 16892] [140.0] [cxt 0] Parser 'parser': start
[12:25:41.364] [bmv2] [D] [thread 16892] [140.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:41.364] [bmv2] [D] [thread 16892] [140.0] [cxt 0] Extracting header 'ethernet'
[12:25:41.364] [bmv2] [D] [thread 16892] [140.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:41.364] [bmv2] [T] [thread 16892] [140.0] [cxt 0] Bytes parsed: 14
[12:25:41.364] [bmv2] [D] [thread 16892] [140.0] [cxt 0] Parser 'parser': end
[12:25:41.364] [bmv2] [D] [thread 16892] [140.0] [cxt 0] Pipeline 'ingress': start
[12:25:41.364] [bmv2] [T] [thread 16892] [140.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:41.364] [bmv2] [D] [thread 16892] [140.0] [cxt 0] Looking up key:

[12:25:41.364] [bmv2] [D] [thread 16892] [140.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:41.364] [bmv2] [D] [thread 16892] [140.0] [cxt 0] Action entry is resist171 - 
[12:25:41.364] [bmv2] [T] [thread 16892] [140.0] [cxt 0] Action resist171
[12:25:41.364] [bmv2] [T] [thread 16892] [140.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:41.364] [bmv2] [T] [thread 16892] [140.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:41.364] [bmv2] [T] [thread 16892] [140.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:41.364] [bmv2] [T] [thread 16892] [140.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:41.364] [bmv2] [T] [thread 16892] [140.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:41.364] [bmv2] [T] [thread 16892] [140.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:41.364] [bmv2] [D] [thread 16892] [140.0] [cxt 0] Pipeline 'ingress': end
[12:25:41.364] [bmv2] [D] [thread 16892] [140.0] [cxt 0] Egress port is 0
[12:25:41.364] [bmv2] [D] [thread 16893] [139.0] [cxt 0] Pipeline 'egress': start
[12:25:41.364] [bmv2] [T] [thread 16893] [139.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:41.364] [bmv2] [T] [thread 16893] [139.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:41.364] [bmv2] [D] [thread 16893] [139.0] [cxt 0] Pipeline 'egress': end
[12:25:41.364] [bmv2] [D] [thread 16893] [139.0] [cxt 0] Deparser 'deparser': start
[12:25:41.364] [bmv2] [T] [thread 16893] [139.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:41.364] [bmv2] [D] [thread 16893] [139.0] [cxt 0] Deparsing header 'ethernet'
[12:25:41.364] [bmv2] [D] [thread 16893] [139.0] [cxt 0] Deparser 'deparser': end
[12:25:41.364] [bmv2] [D] [thread 16893] [140.0] [cxt 0] Pipeline 'egress': start
[12:25:41.364] [bmv2] [T] [thread 16893] [140.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:41.364] [bmv2] [T] [thread 16893] [140.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:41.364] [bmv2] [D] [thread 16893] [140.0] [cxt 0] Pipeline 'egress': end
[12:25:41.364] [bmv2] [D] [thread 16893] [140.0] [cxt 0] Deparser 'deparser': start
[12:25:41.364] [bmv2] [T] [thread 16893] [140.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:41.364] [bmv2] [D] [thread 16893] [140.0] [cxt 0] Deparsing header 'ethernet'
[12:25:41.364] [bmv2] [D] [thread 16893] [140.0] [cxt 0] Deparser 'deparser': end
[12:25:41.364] [bmv2] [D] [thread 16897] [139.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:41.364] [bmv2] [D] [thread 16897] [140.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Processing packet received on port 3
[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Parser 'parser': start
[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Extracting header 'ethernet'
[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Parser state 'start': key is 0600
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] Bytes parsed: 14
[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Extracting header 'resist'
[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] Bytes parsed: 30
[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Extracting header 'ipv4'
[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] Bytes parsed: 50
[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Parser 'parser': end
[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Pipeline 'ingress': start
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Looking up key:

[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Action entry is resist171 - 
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] Action resist171
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] Applying table 'tbl_resist191'
[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Looking up key:

[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Table 'tbl_resist191': miss
[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Action entry is resist191 - 
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] Action resist191
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] Applying table 'tbl_resist193'
[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Looking up key:

[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Table 'tbl_resist193': miss
[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Action entry is resist193 - 
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] Action resist193
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] Read register 'causality_violation' at index 0 read value 10
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 11
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Looking up key:

[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] Action MyIngress.bounce_pkt
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] Applying table 'tbl_resist199'
[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Looking up key:

[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Table 'tbl_resist199': miss
[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Action entry is resist199 - 
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] Action resist199
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:25:43.072] [bmv2] [T] [thread 16892] [141.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Pipeline 'ingress': end
[12:25:43.072] [bmv2] [D] [thread 16892] [141.0] [cxt 0] Egress port is 3
[12:25:43.072] [bmv2] [D] [thread 16896] [141.0] [cxt 0] Pipeline 'egress': start
[12:25:43.072] [bmv2] [T] [thread 16896] [141.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:43.072] [bmv2] [T] [thread 16896] [141.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:43.072] [bmv2] [D] [thread 16896] [141.0] [cxt 0] Pipeline 'egress': end
[12:25:43.072] [bmv2] [D] [thread 16896] [141.0] [cxt 0] Deparser 'deparser': start
[12:25:43.072] [bmv2] [D] [thread 16896] [141.0] [cxt 0] Updating checksum 'cksum'
[12:25:43.072] [bmv2] [D] [thread 16896] [141.0] [cxt 0] Deparsing header 'ethernet'
[12:25:43.072] [bmv2] [D] [thread 16896] [141.0] [cxt 0] Deparsing header 'resist'
[12:25:43.072] [bmv2] [D] [thread 16896] [141.0] [cxt 0] Deparsing header 'ipv4'
[12:25:43.072] [bmv2] [D] [thread 16896] [141.0] [cxt 0] Deparser 'deparser': end
[12:25:43.073] [bmv2] [D] [thread 16897] [141.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:25:43.416] [bmv2] [D] [thread 16892] [142.0] [cxt 0] Processing packet received on port 5
[12:25:43.416] [bmv2] [D] [thread 16892] [142.0] [cxt 0] Parser 'parser': start
[12:25:43.416] [bmv2] [D] [thread 16892] [142.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:43.416] [bmv2] [D] [thread 16892] [142.0] [cxt 0] Extracting header 'ethernet'
[12:25:43.416] [bmv2] [D] [thread 16892] [142.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:43.416] [bmv2] [T] [thread 16892] [142.0] [cxt 0] Bytes parsed: 14
[12:25:43.416] [bmv2] [D] [thread 16892] [142.0] [cxt 0] Parser 'parser': end
[12:25:43.416] [bmv2] [D] [thread 16892] [142.0] [cxt 0] Pipeline 'ingress': start
[12:25:43.416] [bmv2] [T] [thread 16892] [142.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:43.416] [bmv2] [D] [thread 16892] [142.0] [cxt 0] Looking up key:

[12:25:43.416] [bmv2] [D] [thread 16892] [142.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:43.416] [bmv2] [D] [thread 16892] [142.0] [cxt 0] Action entry is resist171 - 
[12:25:43.416] [bmv2] [T] [thread 16892] [142.0] [cxt 0] Action resist171
[12:25:43.416] [bmv2] [T] [thread 16892] [142.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:43.416] [bmv2] [T] [thread 16892] [142.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:43.416] [bmv2] [T] [thread 16892] [142.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:43.416] [bmv2] [T] [thread 16892] [142.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:43.416] [bmv2] [T] [thread 16892] [142.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:43.416] [bmv2] [T] [thread 16892] [142.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:43.416] [bmv2] [D] [thread 16892] [142.0] [cxt 0] Pipeline 'ingress': end
[12:25:43.416] [bmv2] [D] [thread 16892] [142.0] [cxt 0] Egress port is 0
[12:25:43.416] [bmv2] [D] [thread 16892] [143.0] [cxt 0] Processing packet received on port 40
[12:25:43.416] [bmv2] [D] [thread 16892] [143.0] [cxt 0] Parser 'parser': start
[12:25:43.416] [bmv2] [D] [thread 16892] [143.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:43.416] [bmv2] [D] [thread 16892] [143.0] [cxt 0] Extracting header 'ethernet'
[12:25:43.416] [bmv2] [D] [thread 16892] [143.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:43.416] [bmv2] [T] [thread 16892] [143.0] [cxt 0] Bytes parsed: 14
[12:25:43.416] [bmv2] [D] [thread 16892] [143.0] [cxt 0] Parser 'parser': end
[12:25:43.416] [bmv2] [D] [thread 16892] [143.0] [cxt 0] Pipeline 'ingress': start
[12:25:43.416] [bmv2] [T] [thread 16892] [143.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:43.416] [bmv2] [D] [thread 16892] [143.0] [cxt 0] Looking up key:

[12:25:43.416] [bmv2] [D] [thread 16892] [143.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:43.416] [bmv2] [D] [thread 16892] [143.0] [cxt 0] Action entry is resist171 - 
[12:25:43.416] [bmv2] [T] [thread 16892] [143.0] [cxt 0] Action resist171
[12:25:43.416] [bmv2] [T] [thread 16892] [143.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:43.416] [bmv2] [T] [thread 16892] [143.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:43.416] [bmv2] [T] [thread 16892] [143.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:43.416] [bmv2] [T] [thread 16892] [143.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:43.416] [bmv2] [T] [thread 16892] [143.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:43.416] [bmv2] [T] [thread 16892] [143.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:43.416] [bmv2] [D] [thread 16892] [143.0] [cxt 0] Pipeline 'ingress': end
[12:25:43.416] [bmv2] [D] [thread 16892] [143.0] [cxt 0] Egress port is 0
[12:25:43.416] [bmv2] [D] [thread 16892] [144.0] [cxt 0] Processing packet received on port 9
[12:25:43.416] [bmv2] [D] [thread 16892] [144.0] [cxt 0] Parser 'parser': start
[12:25:43.416] [bmv2] [D] [thread 16892] [144.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:43.416] [bmv2] [D] [thread 16892] [144.0] [cxt 0] Extracting header 'ethernet'
[12:25:43.416] [bmv2] [D] [thread 16892] [144.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:43.416] [bmv2] [T] [thread 16892] [144.0] [cxt 0] Bytes parsed: 14
[12:25:43.416] [bmv2] [D] [thread 16892] [144.0] [cxt 0] Parser 'parser': end
[12:25:43.416] [bmv2] [D] [thread 16892] [144.0] [cxt 0] Pipeline 'ingress': start
[12:25:43.416] [bmv2] [T] [thread 16892] [144.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:43.416] [bmv2] [D] [thread 16892] [144.0] [cxt 0] Looking up key:

[12:25:43.416] [bmv2] [D] [thread 16892] [144.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:43.416] [bmv2] [D] [thread 16892] [144.0] [cxt 0] Action entry is resist171 - 
[12:25:43.416] [bmv2] [T] [thread 16892] [144.0] [cxt 0] Action resist171
[12:25:43.416] [bmv2] [T] [thread 16892] [144.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:43.416] [bmv2] [T] [thread 16892] [144.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:43.416] [bmv2] [T] [thread 16892] [144.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:43.416] [bmv2] [T] [thread 16892] [144.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:43.416] [bmv2] [T] [thread 16892] [144.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:43.416] [bmv2] [T] [thread 16892] [144.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:43.416] [bmv2] [D] [thread 16892] [144.0] [cxt 0] Pipeline 'ingress': end
[12:25:43.416] [bmv2] [D] [thread 16892] [144.0] [cxt 0] Egress port is 0
[12:25:43.416] [bmv2] [D] [thread 16892] [145.0] [cxt 0] Processing packet received on port 18
[12:25:43.416] [bmv2] [D] [thread 16892] [145.0] [cxt 0] Parser 'parser': start
[12:25:43.416] [bmv2] [D] [thread 16892] [145.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:43.416] [bmv2] [D] [thread 16892] [145.0] [cxt 0] Extracting header 'ethernet'
[12:25:43.416] [bmv2] [D] [thread 16892] [145.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:43.416] [bmv2] [T] [thread 16892] [145.0] [cxt 0] Bytes parsed: 14
[12:25:43.416] [bmv2] [D] [thread 16892] [145.0] [cxt 0] Parser 'parser': end
[12:25:43.416] [bmv2] [D] [thread 16892] [145.0] [cxt 0] Pipeline 'ingress': start
[12:25:43.416] [bmv2] [T] [thread 16892] [145.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:43.416] [bmv2] [D] [thread 16892] [145.0] [cxt 0] Looking up key:

[12:25:43.417] [bmv2] [D] [thread 16892] [145.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:43.417] [bmv2] [D] [thread 16892] [145.0] [cxt 0] Action entry is resist171 - 
[12:25:43.417] [bmv2] [T] [thread 16892] [145.0] [cxt 0] Action resist171
[12:25:43.417] [bmv2] [T] [thread 16892] [145.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:43.417] [bmv2] [T] [thread 16892] [145.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:43.417] [bmv2] [T] [thread 16892] [145.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:43.417] [bmv2] [T] [thread 16892] [145.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:43.417] [bmv2] [T] [thread 16892] [145.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:43.417] [bmv2] [T] [thread 16892] [145.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:43.417] [bmv2] [D] [thread 16892] [145.0] [cxt 0] Pipeline 'ingress': end
[12:25:43.417] [bmv2] [D] [thread 16892] [145.0] [cxt 0] Egress port is 0
[12:25:43.417] [bmv2] [D] [thread 16892] [146.0] [cxt 0] Processing packet received on port 21
[12:25:43.417] [bmv2] [D] [thread 16892] [146.0] [cxt 0] Parser 'parser': start
[12:25:43.417] [bmv2] [D] [thread 16892] [146.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:43.417] [bmv2] [D] [thread 16892] [146.0] [cxt 0] Extracting header 'ethernet'
[12:25:43.417] [bmv2] [D] [thread 16892] [146.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:43.417] [bmv2] [T] [thread 16892] [146.0] [cxt 0] Bytes parsed: 14
[12:25:43.417] [bmv2] [D] [thread 16892] [146.0] [cxt 0] Parser 'parser': end
[12:25:43.417] [bmv2] [D] [thread 16892] [146.0] [cxt 0] Pipeline 'ingress': start
[12:25:43.417] [bmv2] [T] [thread 16892] [146.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:43.417] [bmv2] [D] [thread 16892] [146.0] [cxt 0] Looking up key:

[12:25:43.417] [bmv2] [D] [thread 16892] [146.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:43.417] [bmv2] [D] [thread 16892] [146.0] [cxt 0] Action entry is resist171 - 
[12:25:43.417] [bmv2] [T] [thread 16892] [146.0] [cxt 0] Action resist171
[12:25:43.417] [bmv2] [T] [thread 16892] [146.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:43.417] [bmv2] [T] [thread 16892] [146.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:43.417] [bmv2] [T] [thread 16892] [146.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:43.417] [bmv2] [T] [thread 16892] [146.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:43.417] [bmv2] [T] [thread 16892] [146.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:43.417] [bmv2] [T] [thread 16892] [146.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:43.417] [bmv2] [D] [thread 16892] [146.0] [cxt 0] Pipeline 'ingress': end
[12:25:43.417] [bmv2] [D] [thread 16892] [146.0] [cxt 0] Egress port is 0
[12:25:43.417] [bmv2] [D] [thread 16893] [142.0] [cxt 0] Pipeline 'egress': start
[12:25:43.417] [bmv2] [T] [thread 16893] [142.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:43.417] [bmv2] [T] [thread 16893] [142.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:43.417] [bmv2] [D] [thread 16893] [142.0] [cxt 0] Pipeline 'egress': end
[12:25:43.417] [bmv2] [D] [thread 16893] [142.0] [cxt 0] Deparser 'deparser': start
[12:25:43.417] [bmv2] [T] [thread 16893] [142.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:43.417] [bmv2] [D] [thread 16893] [142.0] [cxt 0] Deparsing header 'ethernet'
[12:25:43.417] [bmv2] [D] [thread 16893] [142.0] [cxt 0] Deparser 'deparser': end
[12:25:43.417] [bmv2] [D] [thread 16893] [143.0] [cxt 0] Pipeline 'egress': start
[12:25:43.417] [bmv2] [T] [thread 16893] [143.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:43.417] [bmv2] [T] [thread 16893] [143.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:43.417] [bmv2] [D] [thread 16893] [143.0] [cxt 0] Pipeline 'egress': end
[12:25:43.417] [bmv2] [D] [thread 16893] [143.0] [cxt 0] Deparser 'deparser': start
[12:25:43.417] [bmv2] [T] [thread 16893] [143.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:43.417] [bmv2] [D] [thread 16893] [143.0] [cxt 0] Deparsing header 'ethernet'
[12:25:43.417] [bmv2] [D] [thread 16893] [143.0] [cxt 0] Deparser 'deparser': end
[12:25:43.417] [bmv2] [D] [thread 16893] [144.0] [cxt 0] Pipeline 'egress': start
[12:25:43.417] [bmv2] [T] [thread 16893] [144.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:43.417] [bmv2] [T] [thread 16893] [144.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:43.417] [bmv2] [D] [thread 16893] [144.0] [cxt 0] Pipeline 'egress': end
[12:25:43.417] [bmv2] [D] [thread 16893] [144.0] [cxt 0] Deparser 'deparser': start
[12:25:43.417] [bmv2] [T] [thread 16893] [144.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:43.417] [bmv2] [D] [thread 16893] [144.0] [cxt 0] Deparsing header 'ethernet'
[12:25:43.417] [bmv2] [D] [thread 16893] [144.0] [cxt 0] Deparser 'deparser': end
[12:25:43.417] [bmv2] [D] [thread 16893] [145.0] [cxt 0] Pipeline 'egress': start
[12:25:43.417] [bmv2] [T] [thread 16893] [145.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:43.417] [bmv2] [T] [thread 16893] [145.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:43.417] [bmv2] [D] [thread 16893] [145.0] [cxt 0] Pipeline 'egress': end
[12:25:43.417] [bmv2] [D] [thread 16893] [145.0] [cxt 0] Deparser 'deparser': start
[12:25:43.417] [bmv2] [T] [thread 16893] [145.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:43.417] [bmv2] [D] [thread 16893] [145.0] [cxt 0] Deparsing header 'ethernet'
[12:25:43.417] [bmv2] [D] [thread 16893] [145.0] [cxt 0] Deparser 'deparser': end
[12:25:43.417] [bmv2] [D] [thread 16893] [146.0] [cxt 0] Pipeline 'egress': start
[12:25:43.417] [bmv2] [T] [thread 16893] [146.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:43.417] [bmv2] [T] [thread 16893] [146.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:43.417] [bmv2] [D] [thread 16893] [146.0] [cxt 0] Pipeline 'egress': end
[12:25:43.417] [bmv2] [D] [thread 16893] [146.0] [cxt 0] Deparser 'deparser': start
[12:25:43.417] [bmv2] [T] [thread 16893] [146.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:43.418] [bmv2] [D] [thread 16893] [146.0] [cxt 0] Deparsing header 'ethernet'
[12:25:43.418] [bmv2] [D] [thread 16893] [146.0] [cxt 0] Deparser 'deparser': end
[12:25:43.418] [bmv2] [D] [thread 16897] [142.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:43.418] [bmv2] [D] [thread 16897] [143.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:43.418] [bmv2] [D] [thread 16897] [144.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:43.418] [bmv2] [D] [thread 16897] [145.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:43.418] [bmv2] [D] [thread 16897] [146.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:43.783] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Processing packet received on port 3
[12:25:43.783] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Parser 'parser': start
[12:25:43.783] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:43.783] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Extracting header 'ethernet'
[12:25:43.783] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Parser state 'start': key is 0600
[12:25:43.783] [bmv2] [T] [thread 16892] [147.0] [cxt 0] Bytes parsed: 14
[12:25:43.783] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:25:43.783] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Extracting header 'resist'
[12:25:43.783] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:25:43.783] [bmv2] [T] [thread 16892] [147.0] [cxt 0] Bytes parsed: 30
[12:25:43.783] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:25:43.783] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Extracting header 'ipv4'
[12:25:43.783] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:25:43.783] [bmv2] [T] [thread 16892] [147.0] [cxt 0] Bytes parsed: 50
[12:25:43.783] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Parser 'parser': end
[12:25:43.783] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Pipeline 'ingress': start
[12:25:43.783] [bmv2] [T] [thread 16892] [147.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:43.783] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Looking up key:

[12:25:43.783] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:43.783] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Action entry is resist171 - 
[12:25:43.783] [bmv2] [T] [thread 16892] [147.0] [cxt 0] Action resist171
[12:25:43.783] [bmv2] [T] [thread 16892] [147.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:43.783] [bmv2] [T] [thread 16892] [147.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:43.783] [bmv2] [T] [thread 16892] [147.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:43.783] [bmv2] [T] [thread 16892] [147.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:43.783] [bmv2] [T] [thread 16892] [147.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:43.783] [bmv2] [T] [thread 16892] [147.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:25:43.783] [bmv2] [T] [thread 16892] [147.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:25:43.783] [bmv2] [T] [thread 16892] [147.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:25:43.783] [bmv2] [T] [thread 16892] [147.0] [cxt 0] Applying table 'tbl_resist191'
[12:25:43.783] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Looking up key:

[12:25:43.783] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Table 'tbl_resist191': miss
[12:25:43.783] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Action entry is resist191 - 
[12:25:43.783] [bmv2] [T] [thread 16892] [147.0] [cxt 0] Action resist191
[12:25:43.783] [bmv2] [T] [thread 16892] [147.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:25:43.783] [bmv2] [T] [thread 16892] [147.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:25:43.783] [bmv2] [T] [thread 16892] [147.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:25:43.783] [bmv2] [T] [thread 16892] [147.0] [cxt 0] Applying table 'tbl_resist193'
[12:25:43.783] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Looking up key:

[12:25:43.784] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Table 'tbl_resist193': miss
[12:25:43.784] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Action entry is resist193 - 
[12:25:43.784] [bmv2] [T] [thread 16892] [147.0] [cxt 0] Action resist193
[12:25:43.784] [bmv2] [T] [thread 16892] [147.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:25:43.784] [bmv2] [T] [thread 16892] [147.0] [cxt 0] Read register 'causality_violation' at index 0 read value 11
[12:25:43.784] [bmv2] [T] [thread 16892] [147.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:25:43.784] [bmv2] [T] [thread 16892] [147.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:25:43.784] [bmv2] [T] [thread 16892] [147.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 12
[12:25:43.784] [bmv2] [T] [thread 16892] [147.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:25:43.784] [bmv2] [T] [thread 16892] [147.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:25:43.784] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Looking up key:

[12:25:43.784] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:25:43.784] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:25:43.784] [bmv2] [T] [thread 16892] [147.0] [cxt 0] Action MyIngress.bounce_pkt
[12:25:43.784] [bmv2] [T] [thread 16892] [147.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:25:43.784] [bmv2] [T] [thread 16892] [147.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:25:43.784] [bmv2] [T] [thread 16892] [147.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:25:43.784] [bmv2] [T] [thread 16892] [147.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:25:43.784] [bmv2] [T] [thread 16892] [147.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:25:43.784] [bmv2] [T] [thread 16892] [147.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:25:43.784] [bmv2] [T] [thread 16892] [147.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:25:43.784] [bmv2] [T] [thread 16892] [147.0] [cxt 0] Applying table 'tbl_resist199'
[12:25:43.784] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Looking up key:

[12:25:43.784] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Table 'tbl_resist199': miss
[12:25:43.784] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Action entry is resist199 - 
[12:25:43.784] [bmv2] [T] [thread 16892] [147.0] [cxt 0] Action resist199
[12:25:43.784] [bmv2] [T] [thread 16892] [147.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:25:43.784] [bmv2] [T] [thread 16892] [147.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:25:43.784] [bmv2] [T] [thread 16892] [147.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:25:43.784] [bmv2] [T] [thread 16892] [147.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:25:43.784] [bmv2] [T] [thread 16892] [147.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:25:43.784] [bmv2] [T] [thread 16892] [147.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:25:43.784] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Pipeline 'ingress': end
[12:25:43.784] [bmv2] [D] [thread 16892] [147.0] [cxt 0] Egress port is 3
[12:25:43.784] [bmv2] [D] [thread 16896] [147.0] [cxt 0] Pipeline 'egress': start
[12:25:43.784] [bmv2] [T] [thread 16896] [147.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:43.784] [bmv2] [T] [thread 16896] [147.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:43.784] [bmv2] [D] [thread 16896] [147.0] [cxt 0] Pipeline 'egress': end
[12:25:43.784] [bmv2] [D] [thread 16896] [147.0] [cxt 0] Deparser 'deparser': start
[12:25:43.784] [bmv2] [D] [thread 16896] [147.0] [cxt 0] Updating checksum 'cksum'
[12:25:43.784] [bmv2] [D] [thread 16896] [147.0] [cxt 0] Deparsing header 'ethernet'
[12:25:43.784] [bmv2] [D] [thread 16896] [147.0] [cxt 0] Deparsing header 'resist'
[12:25:43.784] [bmv2] [D] [thread 16896] [147.0] [cxt 0] Deparsing header 'ipv4'
[12:25:43.784] [bmv2] [D] [thread 16896] [147.0] [cxt 0] Deparser 'deparser': end
[12:25:43.784] [bmv2] [D] [thread 16897] [147.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:25:45.461] [bmv2] [D] [thread 16892] [148.0] [cxt 0] Processing packet received on port 6
[12:25:45.461] [bmv2] [D] [thread 16892] [148.0] [cxt 0] Parser 'parser': start
[12:25:45.461] [bmv2] [D] [thread 16892] [148.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:45.461] [bmv2] [D] [thread 16892] [148.0] [cxt 0] Extracting header 'ethernet'
[12:25:45.461] [bmv2] [D] [thread 16892] [148.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:45.461] [bmv2] [T] [thread 16892] [148.0] [cxt 0] Bytes parsed: 14
[12:25:45.461] [bmv2] [D] [thread 16892] [148.0] [cxt 0] Parser 'parser': end
[12:25:45.461] [bmv2] [D] [thread 16892] [148.0] [cxt 0] Pipeline 'ingress': start
[12:25:45.461] [bmv2] [T] [thread 16892] [148.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:45.461] [bmv2] [D] [thread 16892] [148.0] [cxt 0] Looking up key:

[12:25:45.461] [bmv2] [D] [thread 16892] [148.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:45.461] [bmv2] [D] [thread 16892] [148.0] [cxt 0] Action entry is resist171 - 
[12:25:45.461] [bmv2] [T] [thread 16892] [148.0] [cxt 0] Action resist171
[12:25:45.461] [bmv2] [T] [thread 16892] [148.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:45.461] [bmv2] [T] [thread 16892] [148.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:45.461] [bmv2] [T] [thread 16892] [148.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:45.461] [bmv2] [T] [thread 16892] [148.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:45.461] [bmv2] [T] [thread 16892] [148.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:45.461] [bmv2] [T] [thread 16892] [148.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:45.461] [bmv2] [D] [thread 16892] [148.0] [cxt 0] Pipeline 'ingress': end
[12:25:45.461] [bmv2] [D] [thread 16892] [148.0] [cxt 0] Egress port is 0
[12:25:45.461] [bmv2] [D] [thread 16892] [149.0] [cxt 0] Processing packet received on port 14
[12:25:45.461] [bmv2] [D] [thread 16892] [149.0] [cxt 0] Parser 'parser': start
[12:25:45.461] [bmv2] [D] [thread 16892] [149.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:45.461] [bmv2] [D] [thread 16892] [149.0] [cxt 0] Extracting header 'ethernet'
[12:25:45.461] [bmv2] [D] [thread 16892] [149.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:45.462] [bmv2] [T] [thread 16892] [149.0] [cxt 0] Bytes parsed: 14
[12:25:45.462] [bmv2] [D] [thread 16892] [149.0] [cxt 0] Parser 'parser': end
[12:25:45.462] [bmv2] [D] [thread 16892] [149.0] [cxt 0] Pipeline 'ingress': start
[12:25:45.462] [bmv2] [T] [thread 16892] [149.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:45.462] [bmv2] [D] [thread 16892] [149.0] [cxt 0] Looking up key:

[12:25:45.462] [bmv2] [D] [thread 16892] [149.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:45.462] [bmv2] [D] [thread 16892] [149.0] [cxt 0] Action entry is resist171 - 
[12:25:45.462] [bmv2] [T] [thread 16892] [149.0] [cxt 0] Action resist171
[12:25:45.462] [bmv2] [T] [thread 16892] [149.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:45.462] [bmv2] [T] [thread 16892] [149.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:45.462] [bmv2] [T] [thread 16892] [149.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:45.462] [bmv2] [T] [thread 16892] [149.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:45.462] [bmv2] [T] [thread 16892] [149.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:45.462] [bmv2] [T] [thread 16892] [149.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:45.462] [bmv2] [D] [thread 16892] [149.0] [cxt 0] Pipeline 'ingress': end
[12:25:45.462] [bmv2] [D] [thread 16892] [149.0] [cxt 0] Egress port is 0
[12:25:45.462] [bmv2] [D] [thread 16892] [150.0] [cxt 0] Processing packet received on port 35
[12:25:45.462] [bmv2] [D] [thread 16892] [150.0] [cxt 0] Parser 'parser': start
[12:25:45.462] [bmv2] [D] [thread 16892] [150.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:45.462] [bmv2] [D] [thread 16892] [150.0] [cxt 0] Extracting header 'ethernet'
[12:25:45.462] [bmv2] [D] [thread 16892] [150.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:45.462] [bmv2] [T] [thread 16892] [150.0] [cxt 0] Bytes parsed: 14
[12:25:45.462] [bmv2] [D] [thread 16892] [150.0] [cxt 0] Parser 'parser': end
[12:25:45.462] [bmv2] [D] [thread 16892] [150.0] [cxt 0] Pipeline 'ingress': start
[12:25:45.462] [bmv2] [T] [thread 16892] [150.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:45.462] [bmv2] [D] [thread 16892] [150.0] [cxt 0] Looking up key:

[12:25:45.462] [bmv2] [D] [thread 16892] [150.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:45.462] [bmv2] [D] [thread 16892] [150.0] [cxt 0] Action entry is resist171 - 
[12:25:45.462] [bmv2] [T] [thread 16892] [150.0] [cxt 0] Action resist171
[12:25:45.462] [bmv2] [T] [thread 16892] [150.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:45.462] [bmv2] [T] [thread 16892] [150.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:45.462] [bmv2] [T] [thread 16892] [150.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:45.462] [bmv2] [T] [thread 16892] [150.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:45.462] [bmv2] [T] [thread 16892] [150.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:45.462] [bmv2] [T] [thread 16892] [150.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:45.462] [bmv2] [D] [thread 16892] [150.0] [cxt 0] Pipeline 'ingress': end
[12:25:45.462] [bmv2] [D] [thread 16892] [150.0] [cxt 0] Egress port is 0
[12:25:45.462] [bmv2] [D] [thread 16893] [148.0] [cxt 0] Pipeline 'egress': start
[12:25:45.463] [bmv2] [T] [thread 16893] [148.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:45.463] [bmv2] [T] [thread 16893] [148.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:45.463] [bmv2] [D] [thread 16893] [148.0] [cxt 0] Pipeline 'egress': end
[12:25:45.463] [bmv2] [D] [thread 16893] [148.0] [cxt 0] Deparser 'deparser': start
[12:25:45.463] [bmv2] [T] [thread 16893] [148.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:45.463] [bmv2] [D] [thread 16893] [148.0] [cxt 0] Deparsing header 'ethernet'
[12:25:45.463] [bmv2] [D] [thread 16893] [148.0] [cxt 0] Deparser 'deparser': end
[12:25:45.463] [bmv2] [D] [thread 16893] [149.0] [cxt 0] Pipeline 'egress': start
[12:25:45.463] [bmv2] [T] [thread 16893] [149.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:45.463] [bmv2] [T] [thread 16893] [149.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:45.463] [bmv2] [D] [thread 16893] [149.0] [cxt 0] Pipeline 'egress': end
[12:25:45.463] [bmv2] [D] [thread 16893] [149.0] [cxt 0] Deparser 'deparser': start
[12:25:45.463] [bmv2] [T] [thread 16893] [149.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:45.463] [bmv2] [D] [thread 16893] [149.0] [cxt 0] Deparsing header 'ethernet'
[12:25:45.463] [bmv2] [D] [thread 16893] [149.0] [cxt 0] Deparser 'deparser': end
[12:25:45.463] [bmv2] [D] [thread 16893] [150.0] [cxt 0] Pipeline 'egress': start
[12:25:45.463] [bmv2] [T] [thread 16893] [150.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:45.463] [bmv2] [T] [thread 16893] [150.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:45.463] [bmv2] [D] [thread 16893] [150.0] [cxt 0] Pipeline 'egress': end
[12:25:45.463] [bmv2] [D] [thread 16893] [150.0] [cxt 0] Deparser 'deparser': start
[12:25:45.463] [bmv2] [T] [thread 16893] [150.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:45.463] [bmv2] [D] [thread 16893] [150.0] [cxt 0] Deparsing header 'ethernet'
[12:25:45.463] [bmv2] [D] [thread 16893] [150.0] [cxt 0] Deparser 'deparser': end
[12:25:45.463] [bmv2] [D] [thread 16897] [148.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:45.463] [bmv2] [D] [thread 16897] [149.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:45.463] [bmv2] [D] [thread 16897] [150.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:45.463] [bmv2] [D] [thread 16892] [151.0] [cxt 0] Processing packet received on port 20
[12:25:45.463] [bmv2] [D] [thread 16892] [151.0] [cxt 0] Parser 'parser': start
[12:25:45.463] [bmv2] [D] [thread 16892] [151.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:45.463] [bmv2] [D] [thread 16892] [151.0] [cxt 0] Extracting header 'ethernet'
[12:25:45.463] [bmv2] [D] [thread 16892] [151.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:45.463] [bmv2] [T] [thread 16892] [151.0] [cxt 0] Bytes parsed: 14
[12:25:45.463] [bmv2] [D] [thread 16892] [151.0] [cxt 0] Parser 'parser': end
[12:25:45.463] [bmv2] [D] [thread 16892] [151.0] [cxt 0] Pipeline 'ingress': start
[12:25:45.463] [bmv2] [T] [thread 16892] [151.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:45.463] [bmv2] [D] [thread 16892] [151.0] [cxt 0] Looking up key:

[12:25:45.463] [bmv2] [D] [thread 16892] [151.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:45.463] [bmv2] [D] [thread 16892] [151.0] [cxt 0] Action entry is resist171 - 
[12:25:45.463] [bmv2] [T] [thread 16892] [151.0] [cxt 0] Action resist171
[12:25:45.463] [bmv2] [T] [thread 16892] [151.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:45.463] [bmv2] [T] [thread 16892] [151.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:45.463] [bmv2] [T] [thread 16892] [151.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:45.463] [bmv2] [T] [thread 16892] [151.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:45.463] [bmv2] [T] [thread 16892] [151.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:45.463] [bmv2] [T] [thread 16892] [151.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:45.463] [bmv2] [D] [thread 16892] [151.0] [cxt 0] Pipeline 'ingress': end
[12:25:45.464] [bmv2] [D] [thread 16892] [151.0] [cxt 0] Egress port is 0
[12:25:45.464] [bmv2] [D] [thread 16892] [152.0] [cxt 0] Processing packet received on port 31
[12:25:45.464] [bmv2] [D] [thread 16892] [152.0] [cxt 0] Parser 'parser': start
[12:25:45.464] [bmv2] [D] [thread 16892] [152.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:45.464] [bmv2] [D] [thread 16892] [152.0] [cxt 0] Extracting header 'ethernet'
[12:25:45.464] [bmv2] [D] [thread 16892] [152.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:45.464] [bmv2] [T] [thread 16892] [152.0] [cxt 0] Bytes parsed: 14
[12:25:45.464] [bmv2] [D] [thread 16892] [152.0] [cxt 0] Parser 'parser': end
[12:25:45.464] [bmv2] [D] [thread 16892] [152.0] [cxt 0] Pipeline 'ingress': start
[12:25:45.464] [bmv2] [T] [thread 16892] [152.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:45.464] [bmv2] [D] [thread 16892] [152.0] [cxt 0] Looking up key:

[12:25:45.464] [bmv2] [D] [thread 16892] [152.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:45.464] [bmv2] [D] [thread 16892] [152.0] [cxt 0] Action entry is resist171 - 
[12:25:45.464] [bmv2] [T] [thread 16892] [152.0] [cxt 0] Action resist171
[12:25:45.464] [bmv2] [T] [thread 16892] [152.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:45.464] [bmv2] [T] [thread 16892] [152.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:45.464] [bmv2] [T] [thread 16892] [152.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:45.464] [bmv2] [T] [thread 16892] [152.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:45.464] [bmv2] [T] [thread 16892] [152.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:45.464] [bmv2] [T] [thread 16892] [152.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:45.464] [bmv2] [D] [thread 16892] [152.0] [cxt 0] Pipeline 'ingress': end
[12:25:45.464] [bmv2] [D] [thread 16892] [152.0] [cxt 0] Egress port is 0
[12:25:45.464] [bmv2] [D] [thread 16893] [151.0] [cxt 0] Pipeline 'egress': start
[12:25:45.464] [bmv2] [T] [thread 16893] [151.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:45.464] [bmv2] [T] [thread 16893] [151.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:45.464] [bmv2] [D] [thread 16893] [151.0] [cxt 0] Pipeline 'egress': end
[12:25:45.464] [bmv2] [D] [thread 16893] [151.0] [cxt 0] Deparser 'deparser': start
[12:25:45.464] [bmv2] [T] [thread 16893] [151.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:45.464] [bmv2] [D] [thread 16893] [151.0] [cxt 0] Deparsing header 'ethernet'
[12:25:45.464] [bmv2] [D] [thread 16893] [151.0] [cxt 0] Deparser 'deparser': end
[12:25:45.464] [bmv2] [D] [thread 16893] [152.0] [cxt 0] Pipeline 'egress': start
[12:25:45.464] [bmv2] [T] [thread 16893] [152.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:45.464] [bmv2] [T] [thread 16893] [152.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:45.464] [bmv2] [D] [thread 16893] [152.0] [cxt 0] Pipeline 'egress': end
[12:25:45.464] [bmv2] [D] [thread 16893] [152.0] [cxt 0] Deparser 'deparser': start
[12:25:45.464] [bmv2] [T] [thread 16893] [152.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:45.464] [bmv2] [D] [thread 16893] [152.0] [cxt 0] Deparsing header 'ethernet'
[12:25:45.464] [bmv2] [D] [thread 16893] [152.0] [cxt 0] Deparser 'deparser': end
[12:25:45.464] [bmv2] [D] [thread 16897] [151.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:45.464] [bmv2] [D] [thread 16897] [152.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:47.507] [bmv2] [D] [thread 16892] [153.0] [cxt 0] Processing packet received on port 39
[12:25:47.507] [bmv2] [D] [thread 16892] [153.0] [cxt 0] Parser 'parser': start
[12:25:47.507] [bmv2] [D] [thread 16892] [153.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:47.507] [bmv2] [D] [thread 16892] [153.0] [cxt 0] Extracting header 'ethernet'
[12:25:47.507] [bmv2] [D] [thread 16892] [153.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:47.507] [bmv2] [T] [thread 16892] [153.0] [cxt 0] Bytes parsed: 14
[12:25:47.507] [bmv2] [D] [thread 16892] [153.0] [cxt 0] Parser 'parser': end
[12:25:47.507] [bmv2] [D] [thread 16892] [153.0] [cxt 0] Pipeline 'ingress': start
[12:25:47.507] [bmv2] [T] [thread 16892] [153.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:47.507] [bmv2] [D] [thread 16892] [153.0] [cxt 0] Looking up key:

[12:25:47.507] [bmv2] [D] [thread 16892] [153.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:47.507] [bmv2] [D] [thread 16892] [153.0] [cxt 0] Action entry is resist171 - 
[12:25:47.507] [bmv2] [T] [thread 16892] [153.0] [cxt 0] Action resist171
[12:25:47.507] [bmv2] [T] [thread 16892] [153.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:47.507] [bmv2] [T] [thread 16892] [153.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:47.507] [bmv2] [T] [thread 16892] [153.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:47.507] [bmv2] [T] [thread 16892] [153.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:47.507] [bmv2] [T] [thread 16892] [153.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:47.507] [bmv2] [T] [thread 16892] [153.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:47.507] [bmv2] [D] [thread 16892] [153.0] [cxt 0] Pipeline 'ingress': end
[12:25:47.507] [bmv2] [D] [thread 16892] [153.0] [cxt 0] Egress port is 0
[12:25:47.507] [bmv2] [D] [thread 16893] [153.0] [cxt 0] Pipeline 'egress': start
[12:25:47.507] [bmv2] [T] [thread 16893] [153.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:47.507] [bmv2] [T] [thread 16893] [153.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:47.507] [bmv2] [D] [thread 16893] [153.0] [cxt 0] Pipeline 'egress': end
[12:25:47.507] [bmv2] [D] [thread 16893] [153.0] [cxt 0] Deparser 'deparser': start
[12:25:47.507] [bmv2] [T] [thread 16893] [153.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:47.507] [bmv2] [D] [thread 16893] [153.0] [cxt 0] Deparsing header 'ethernet'
[12:25:47.507] [bmv2] [D] [thread 16893] [153.0] [cxt 0] Deparser 'deparser': end
[12:25:47.507] [bmv2] [D] [thread 16897] [153.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:47.511] [bmv2] [D] [thread 16892] [154.0] [cxt 0] Processing packet received on port 1
[12:25:47.511] [bmv2] [D] [thread 16892] [154.0] [cxt 0] Parser 'parser': start
[12:25:47.511] [bmv2] [D] [thread 16892] [154.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:47.511] [bmv2] [D] [thread 16892] [154.0] [cxt 0] Extracting header 'ethernet'
[12:25:47.511] [bmv2] [D] [thread 16892] [154.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:47.511] [bmv2] [T] [thread 16892] [154.0] [cxt 0] Bytes parsed: 14
[12:25:47.511] [bmv2] [D] [thread 16892] [154.0] [cxt 0] Parser 'parser': end
[12:25:47.511] [bmv2] [D] [thread 16892] [154.0] [cxt 0] Pipeline 'ingress': start
[12:25:47.511] [bmv2] [T] [thread 16892] [154.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:47.511] [bmv2] [D] [thread 16892] [154.0] [cxt 0] Looking up key:

[12:25:47.511] [bmv2] [D] [thread 16892] [154.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:47.511] [bmv2] [D] [thread 16892] [154.0] [cxt 0] Action entry is resist171 - 
[12:25:47.511] [bmv2] [T] [thread 16892] [154.0] [cxt 0] Action resist171
[12:25:47.511] [bmv2] [T] [thread 16892] [154.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:47.511] [bmv2] [T] [thread 16892] [154.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:47.511] [bmv2] [T] [thread 16892] [154.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:47.511] [bmv2] [T] [thread 16892] [154.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:47.511] [bmv2] [T] [thread 16892] [154.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:47.511] [bmv2] [T] [thread 16892] [154.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:47.511] [bmv2] [D] [thread 16892] [154.0] [cxt 0] Pipeline 'ingress': end
[12:25:47.511] [bmv2] [D] [thread 16892] [154.0] [cxt 0] Egress port is 0
[12:25:47.511] [bmv2] [D] [thread 16892] [155.0] [cxt 0] Processing packet received on port 27
[12:25:47.511] [bmv2] [D] [thread 16892] [155.0] [cxt 0] Parser 'parser': start
[12:25:47.511] [bmv2] [D] [thread 16892] [155.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:47.511] [bmv2] [D] [thread 16892] [155.0] [cxt 0] Extracting header 'ethernet'
[12:25:47.511] [bmv2] [D] [thread 16892] [155.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:47.511] [bmv2] [T] [thread 16892] [155.0] [cxt 0] Bytes parsed: 14
[12:25:47.511] [bmv2] [D] [thread 16892] [155.0] [cxt 0] Parser 'parser': end
[12:25:47.511] [bmv2] [D] [thread 16892] [155.0] [cxt 0] Pipeline 'ingress': start
[12:25:47.511] [bmv2] [T] [thread 16892] [155.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:47.511] [bmv2] [D] [thread 16892] [155.0] [cxt 0] Looking up key:

[12:25:47.511] [bmv2] [D] [thread 16892] [155.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:47.511] [bmv2] [D] [thread 16892] [155.0] [cxt 0] Action entry is resist171 - 
[12:25:47.511] [bmv2] [T] [thread 16892] [155.0] [cxt 0] Action resist171
[12:25:47.511] [bmv2] [T] [thread 16892] [155.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:47.511] [bmv2] [T] [thread 16892] [155.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:47.511] [bmv2] [T] [thread 16892] [155.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:47.511] [bmv2] [T] [thread 16892] [155.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:47.511] [bmv2] [T] [thread 16892] [155.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:47.511] [bmv2] [T] [thread 16892] [155.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:47.511] [bmv2] [D] [thread 16892] [155.0] [cxt 0] Pipeline 'ingress': end
[12:25:47.512] [bmv2] [D] [thread 16892] [155.0] [cxt 0] Egress port is 0
[12:25:47.512] [bmv2] [D] [thread 16892] [156.0] [cxt 0] Processing packet received on port 50
[12:25:47.512] [bmv2] [D] [thread 16892] [156.0] [cxt 0] Parser 'parser': start
[12:25:47.512] [bmv2] [D] [thread 16892] [156.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:47.512] [bmv2] [D] [thread 16892] [156.0] [cxt 0] Extracting header 'ethernet'
[12:25:47.512] [bmv2] [D] [thread 16892] [156.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:47.512] [bmv2] [T] [thread 16892] [156.0] [cxt 0] Bytes parsed: 14
[12:25:47.512] [bmv2] [D] [thread 16892] [156.0] [cxt 0] Parser 'parser': end
[12:25:47.512] [bmv2] [D] [thread 16892] [156.0] [cxt 0] Pipeline 'ingress': start
[12:25:47.512] [bmv2] [T] [thread 16892] [156.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:47.512] [bmv2] [D] [thread 16892] [156.0] [cxt 0] Looking up key:

[12:25:47.512] [bmv2] [D] [thread 16892] [156.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:47.512] [bmv2] [D] [thread 16892] [156.0] [cxt 0] Action entry is resist171 - 
[12:25:47.512] [bmv2] [T] [thread 16892] [156.0] [cxt 0] Action resist171
[12:25:47.512] [bmv2] [T] [thread 16892] [156.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:47.512] [bmv2] [T] [thread 16892] [156.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:47.512] [bmv2] [T] [thread 16892] [156.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:47.512] [bmv2] [T] [thread 16892] [156.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:47.512] [bmv2] [T] [thread 16892] [156.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:47.512] [bmv2] [T] [thread 16892] [156.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:47.512] [bmv2] [D] [thread 16892] [156.0] [cxt 0] Pipeline 'ingress': end
[12:25:47.512] [bmv2] [D] [thread 16892] [156.0] [cxt 0] Egress port is 0
[12:25:47.512] [bmv2] [D] [thread 16893] [154.0] [cxt 0] Pipeline 'egress': start
[12:25:47.512] [bmv2] [T] [thread 16893] [154.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:47.512] [bmv2] [T] [thread 16893] [154.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:47.512] [bmv2] [D] [thread 16893] [154.0] [cxt 0] Pipeline 'egress': end
[12:25:47.512] [bmv2] [D] [thread 16893] [154.0] [cxt 0] Deparser 'deparser': start
[12:25:47.512] [bmv2] [T] [thread 16893] [154.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:47.512] [bmv2] [D] [thread 16893] [154.0] [cxt 0] Deparsing header 'ethernet'
[12:25:47.512] [bmv2] [D] [thread 16893] [154.0] [cxt 0] Deparser 'deparser': end
[12:25:47.512] [bmv2] [D] [thread 16893] [155.0] [cxt 0] Pipeline 'egress': start
[12:25:47.512] [bmv2] [T] [thread 16893] [155.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:47.512] [bmv2] [T] [thread 16893] [155.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:47.512] [bmv2] [D] [thread 16893] [155.0] [cxt 0] Pipeline 'egress': end
[12:25:47.512] [bmv2] [D] [thread 16893] [155.0] [cxt 0] Deparser 'deparser': start
[12:25:47.512] [bmv2] [T] [thread 16893] [155.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:47.512] [bmv2] [D] [thread 16893] [155.0] [cxt 0] Deparsing header 'ethernet'
[12:25:47.512] [bmv2] [D] [thread 16893] [155.0] [cxt 0] Deparser 'deparser': end
[12:25:47.512] [bmv2] [D] [thread 16893] [156.0] [cxt 0] Pipeline 'egress': start
[12:25:47.512] [bmv2] [T] [thread 16893] [156.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:47.512] [bmv2] [T] [thread 16893] [156.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:47.512] [bmv2] [D] [thread 16893] [156.0] [cxt 0] Pipeline 'egress': end
[12:25:47.512] [bmv2] [D] [thread 16893] [156.0] [cxt 0] Deparser 'deparser': start
[12:25:47.512] [bmv2] [T] [thread 16893] [156.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:47.512] [bmv2] [D] [thread 16893] [156.0] [cxt 0] Deparsing header 'ethernet'
[12:25:47.512] [bmv2] [D] [thread 16893] [156.0] [cxt 0] Deparser 'deparser': end
[12:25:47.512] [bmv2] [D] [thread 16897] [154.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:47.512] [bmv2] [D] [thread 16897] [155.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:47.512] [bmv2] [D] [thread 16897] [156.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Processing packet received on port 3
[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Parser 'parser': start
[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Extracting header 'ethernet'
[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Parser state 'start': key is 0600
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] Bytes parsed: 14
[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Extracting header 'resist'
[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] Bytes parsed: 30
[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Extracting header 'ipv4'
[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] Bytes parsed: 50
[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Parser 'parser': end
[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Pipeline 'ingress': start
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Looking up key:

[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Action entry is resist171 - 
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] Action resist171
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] Applying table 'tbl_resist191'
[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Looking up key:

[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Table 'tbl_resist191': miss
[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Action entry is resist191 - 
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] Action resist191
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] Applying table 'tbl_resist193'
[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Looking up key:

[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Table 'tbl_resist193': miss
[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Action entry is resist193 - 
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] Action resist193
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] Read register 'causality_violation' at index 0 read value 12
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 13
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Looking up key:

[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] Action MyIngress.bounce_pkt
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] Applying table 'tbl_resist199'
[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Looking up key:

[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Table 'tbl_resist199': miss
[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Action entry is resist199 - 
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] Action resist199
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:25:48.123] [bmv2] [T] [thread 16892] [157.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Pipeline 'ingress': end
[12:25:48.123] [bmv2] [D] [thread 16892] [157.0] [cxt 0] Egress port is 3
[12:25:48.123] [bmv2] [D] [thread 16896] [157.0] [cxt 0] Pipeline 'egress': start
[12:25:48.123] [bmv2] [T] [thread 16896] [157.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:48.123] [bmv2] [T] [thread 16896] [157.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:48.124] [bmv2] [D] [thread 16896] [157.0] [cxt 0] Pipeline 'egress': end
[12:25:48.124] [bmv2] [D] [thread 16896] [157.0] [cxt 0] Deparser 'deparser': start
[12:25:48.124] [bmv2] [D] [thread 16896] [157.0] [cxt 0] Updating checksum 'cksum'
[12:25:48.124] [bmv2] [D] [thread 16896] [157.0] [cxt 0] Deparsing header 'ethernet'
[12:25:48.124] [bmv2] [D] [thread 16896] [157.0] [cxt 0] Deparsing header 'resist'
[12:25:48.124] [bmv2] [D] [thread 16896] [157.0] [cxt 0] Deparsing header 'ipv4'
[12:25:48.124] [bmv2] [D] [thread 16896] [157.0] [cxt 0] Deparser 'deparser': end
[12:25:48.124] [bmv2] [D] [thread 16897] [157.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:25:48.827] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Processing packet received on port 3
[12:25:48.827] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Parser 'parser': start
[12:25:48.827] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:48.827] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Extracting header 'ethernet'
[12:25:48.827] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Parser state 'start': key is 0600
[12:25:48.827] [bmv2] [T] [thread 16892] [158.0] [cxt 0] Bytes parsed: 14
[12:25:48.827] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:25:48.827] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Extracting header 'resist'
[12:25:48.827] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:25:48.827] [bmv2] [T] [thread 16892] [158.0] [cxt 0] Bytes parsed: 30
[12:25:48.827] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:25:48.827] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Extracting header 'ipv4'
[12:25:48.827] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:25:48.827] [bmv2] [T] [thread 16892] [158.0] [cxt 0] Bytes parsed: 50
[12:25:48.827] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Parser 'parser': end
[12:25:48.827] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Pipeline 'ingress': start
[12:25:48.827] [bmv2] [T] [thread 16892] [158.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:48.827] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Looking up key:

[12:25:48.827] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:48.828] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Action entry is resist171 - 
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] Action resist171
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] Applying table 'tbl_resist191'
[12:25:48.828] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Looking up key:

[12:25:48.828] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Table 'tbl_resist191': miss
[12:25:48.828] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Action entry is resist191 - 
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] Action resist191
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] Applying table 'tbl_resist193'
[12:25:48.828] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Looking up key:

[12:25:48.828] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Table 'tbl_resist193': miss
[12:25:48.828] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Action entry is resist193 - 
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] Action resist193
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] Read register 'causality_violation' at index 0 read value 13
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 14
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:25:48.828] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Looking up key:

[12:25:48.828] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:25:48.828] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] Action MyIngress.bounce_pkt
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] Applying table 'tbl_resist199'
[12:25:48.828] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Looking up key:

[12:25:48.828] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Table 'tbl_resist199': miss
[12:25:48.828] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Action entry is resist199 - 
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] Action resist199
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:25:48.828] [bmv2] [T] [thread 16892] [158.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:25:48.828] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Pipeline 'ingress': end
[12:25:48.828] [bmv2] [D] [thread 16892] [158.0] [cxt 0] Egress port is 3
[12:25:48.828] [bmv2] [D] [thread 16896] [158.0] [cxt 0] Pipeline 'egress': start
[12:25:48.828] [bmv2] [T] [thread 16896] [158.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:48.828] [bmv2] [T] [thread 16896] [158.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:48.828] [bmv2] [D] [thread 16896] [158.0] [cxt 0] Pipeline 'egress': end
[12:25:48.828] [bmv2] [D] [thread 16896] [158.0] [cxt 0] Deparser 'deparser': start
[12:25:48.828] [bmv2] [D] [thread 16896] [158.0] [cxt 0] Updating checksum 'cksum'
[12:25:48.828] [bmv2] [D] [thread 16896] [158.0] [cxt 0] Deparsing header 'ethernet'
[12:25:48.828] [bmv2] [D] [thread 16896] [158.0] [cxt 0] Deparsing header 'resist'
[12:25:48.828] [bmv2] [D] [thread 16896] [158.0] [cxt 0] Deparsing header 'ipv4'
[12:25:48.828] [bmv2] [D] [thread 16896] [158.0] [cxt 0] Deparser 'deparser': end
[12:25:48.828] [bmv2] [D] [thread 16897] [158.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:25:49.561] [bmv2] [D] [thread 16892] [159.0] [cxt 0] Processing packet received on port 15
[12:25:49.561] [bmv2] [D] [thread 16892] [159.0] [cxt 0] Parser 'parser': start
[12:25:49.561] [bmv2] [D] [thread 16892] [159.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:49.561] [bmv2] [D] [thread 16892] [159.0] [cxt 0] Extracting header 'ethernet'
[12:25:49.561] [bmv2] [D] [thread 16892] [159.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:49.561] [bmv2] [T] [thread 16892] [159.0] [cxt 0] Bytes parsed: 14
[12:25:49.561] [bmv2] [D] [thread 16892] [159.0] [cxt 0] Parser 'parser': end
[12:25:49.561] [bmv2] [D] [thread 16892] [159.0] [cxt 0] Pipeline 'ingress': start
[12:25:49.561] [bmv2] [T] [thread 16892] [159.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:49.561] [bmv2] [D] [thread 16892] [159.0] [cxt 0] Looking up key:

[12:25:49.561] [bmv2] [D] [thread 16892] [159.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:49.561] [bmv2] [D] [thread 16892] [159.0] [cxt 0] Action entry is resist171 - 
[12:25:49.561] [bmv2] [T] [thread 16892] [159.0] [cxt 0] Action resist171
[12:25:49.561] [bmv2] [T] [thread 16892] [159.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:49.561] [bmv2] [T] [thread 16892] [159.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:49.561] [bmv2] [T] [thread 16892] [159.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:49.561] [bmv2] [T] [thread 16892] [159.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:49.561] [bmv2] [T] [thread 16892] [159.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:49.561] [bmv2] [T] [thread 16892] [159.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:49.561] [bmv2] [D] [thread 16892] [159.0] [cxt 0] Pipeline 'ingress': end
[12:25:49.561] [bmv2] [D] [thread 16892] [159.0] [cxt 0] Egress port is 0
[12:25:49.561] [bmv2] [D] [thread 16892] [160.0] [cxt 0] Processing packet received on port 47
[12:25:49.561] [bmv2] [D] [thread 16892] [160.0] [cxt 0] Parser 'parser': start
[12:25:49.561] [bmv2] [D] [thread 16892] [160.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:49.561] [bmv2] [D] [thread 16892] [160.0] [cxt 0] Extracting header 'ethernet'
[12:25:49.561] [bmv2] [D] [thread 16892] [160.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:49.562] [bmv2] [T] [thread 16892] [160.0] [cxt 0] Bytes parsed: 14
[12:25:49.562] [bmv2] [D] [thread 16892] [160.0] [cxt 0] Parser 'parser': end
[12:25:49.562] [bmv2] [D] [thread 16892] [160.0] [cxt 0] Pipeline 'ingress': start
[12:25:49.562] [bmv2] [T] [thread 16892] [160.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:49.562] [bmv2] [D] [thread 16892] [160.0] [cxt 0] Looking up key:

[12:25:49.562] [bmv2] [D] [thread 16892] [160.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:49.562] [bmv2] [D] [thread 16892] [160.0] [cxt 0] Action entry is resist171 - 
[12:25:49.562] [bmv2] [T] [thread 16892] [160.0] [cxt 0] Action resist171
[12:25:49.562] [bmv2] [T] [thread 16892] [160.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:49.562] [bmv2] [T] [thread 16892] [160.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:49.563] [bmv2] [T] [thread 16892] [160.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:49.563] [bmv2] [T] [thread 16892] [160.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:49.563] [bmv2] [T] [thread 16892] [160.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:49.563] [bmv2] [T] [thread 16892] [160.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:49.563] [bmv2] [D] [thread 16892] [160.0] [cxt 0] Pipeline 'ingress': end
[12:25:49.563] [bmv2] [D] [thread 16892] [160.0] [cxt 0] Egress port is 0
[12:25:49.562] [bmv2] [D] [thread 16893] [159.0] [cxt 0] Pipeline 'egress': start
[12:25:49.563] [bmv2] [T] [thread 16893] [159.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:49.563] [bmv2] [T] [thread 16893] [159.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:49.563] [bmv2] [D] [thread 16893] [159.0] [cxt 0] Pipeline 'egress': end
[12:25:49.563] [bmv2] [D] [thread 16893] [159.0] [cxt 0] Deparser 'deparser': start
[12:25:49.563] [bmv2] [T] [thread 16893] [159.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:49.563] [bmv2] [D] [thread 16893] [159.0] [cxt 0] Deparsing header 'ethernet'
[12:25:49.563] [bmv2] [D] [thread 16893] [159.0] [cxt 0] Deparser 'deparser': end
[12:25:49.563] [bmv2] [D] [thread 16893] [160.0] [cxt 0] Pipeline 'egress': start
[12:25:49.563] [bmv2] [T] [thread 16893] [160.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:49.563] [bmv2] [T] [thread 16893] [160.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:49.563] [bmv2] [D] [thread 16893] [160.0] [cxt 0] Pipeline 'egress': end
[12:25:49.563] [bmv2] [D] [thread 16893] [160.0] [cxt 0] Deparser 'deparser': start
[12:25:49.563] [bmv2] [T] [thread 16893] [160.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:49.563] [bmv2] [D] [thread 16893] [160.0] [cxt 0] Deparsing header 'ethernet'
[12:25:49.563] [bmv2] [D] [thread 16893] [160.0] [cxt 0] Deparser 'deparser': end
[12:25:49.563] [bmv2] [D] [thread 16892] [161.0] [cxt 0] Processing packet received on port 8
[12:25:49.563] [bmv2] [D] [thread 16892] [161.0] [cxt 0] Parser 'parser': start
[12:25:49.563] [bmv2] [D] [thread 16892] [161.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:49.563] [bmv2] [D] [thread 16892] [161.0] [cxt 0] Extracting header 'ethernet'
[12:25:49.563] [bmv2] [D] [thread 16892] [161.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:49.563] [bmv2] [T] [thread 16892] [161.0] [cxt 0] Bytes parsed: 14
[12:25:49.563] [bmv2] [D] [thread 16892] [161.0] [cxt 0] Parser 'parser': end
[12:25:49.563] [bmv2] [D] [thread 16892] [161.0] [cxt 0] Pipeline 'ingress': start
[12:25:49.563] [bmv2] [T] [thread 16892] [161.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:49.563] [bmv2] [D] [thread 16892] [161.0] [cxt 0] Looking up key:

[12:25:49.563] [bmv2] [D] [thread 16892] [161.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:49.563] [bmv2] [D] [thread 16892] [161.0] [cxt 0] Action entry is resist171 - 
[12:25:49.563] [bmv2] [D] [thread 16897] [159.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:49.563] [bmv2] [D] [thread 16897] [160.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:49.563] [bmv2] [T] [thread 16892] [161.0] [cxt 0] Action resist171
[12:25:49.564] [bmv2] [T] [thread 16892] [161.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:49.564] [bmv2] [T] [thread 16892] [161.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:49.564] [bmv2] [T] [thread 16892] [161.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:49.564] [bmv2] [T] [thread 16892] [161.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:49.564] [bmv2] [T] [thread 16892] [161.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:49.564] [bmv2] [T] [thread 16892] [161.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:49.564] [bmv2] [D] [thread 16892] [161.0] [cxt 0] Pipeline 'ingress': end
[12:25:49.564] [bmv2] [D] [thread 16892] [161.0] [cxt 0] Egress port is 0
[12:25:49.564] [bmv2] [D] [thread 16892] [162.0] [cxt 0] Processing packet received on port 42
[12:25:49.564] [bmv2] [D] [thread 16892] [162.0] [cxt 0] Parser 'parser': start
[12:25:49.564] [bmv2] [D] [thread 16892] [162.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:49.564] [bmv2] [D] [thread 16892] [162.0] [cxt 0] Extracting header 'ethernet'
[12:25:49.564] [bmv2] [D] [thread 16892] [162.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:49.564] [bmv2] [T] [thread 16892] [162.0] [cxt 0] Bytes parsed: 14
[12:25:49.564] [bmv2] [D] [thread 16892] [162.0] [cxt 0] Parser 'parser': end
[12:25:49.564] [bmv2] [D] [thread 16892] [162.0] [cxt 0] Pipeline 'ingress': start
[12:25:49.564] [bmv2] [T] [thread 16892] [162.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:49.564] [bmv2] [D] [thread 16892] [162.0] [cxt 0] Looking up key:

[12:25:49.564] [bmv2] [D] [thread 16892] [162.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:49.564] [bmv2] [D] [thread 16892] [162.0] [cxt 0] Action entry is resist171 - 
[12:25:49.564] [bmv2] [T] [thread 16892] [162.0] [cxt 0] Action resist171
[12:25:49.564] [bmv2] [T] [thread 16892] [162.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:49.564] [bmv2] [T] [thread 16892] [162.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:49.564] [bmv2] [T] [thread 16892] [162.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:49.564] [bmv2] [T] [thread 16892] [162.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:49.564] [bmv2] [T] [thread 16892] [162.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:49.564] [bmv2] [T] [thread 16892] [162.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:49.564] [bmv2] [D] [thread 16892] [162.0] [cxt 0] Pipeline 'ingress': end
[12:25:49.564] [bmv2] [D] [thread 16892] [162.0] [cxt 0] Egress port is 0
[12:25:49.564] [bmv2] [D] [thread 16893] [161.0] [cxt 0] Pipeline 'egress': start
[12:25:49.564] [bmv2] [T] [thread 16893] [161.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:49.564] [bmv2] [T] [thread 16893] [161.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:49.564] [bmv2] [D] [thread 16893] [161.0] [cxt 0] Pipeline 'egress': end
[12:25:49.564] [bmv2] [D] [thread 16893] [161.0] [cxt 0] Deparser 'deparser': start
[12:25:49.564] [bmv2] [T] [thread 16893] [161.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:49.564] [bmv2] [D] [thread 16893] [161.0] [cxt 0] Deparsing header 'ethernet'
[12:25:49.564] [bmv2] [D] [thread 16893] [161.0] [cxt 0] Deparser 'deparser': end
[12:25:49.564] [bmv2] [D] [thread 16893] [162.0] [cxt 0] Pipeline 'egress': start
[12:25:49.564] [bmv2] [T] [thread 16893] [162.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:49.564] [bmv2] [T] [thread 16893] [162.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:49.564] [bmv2] [D] [thread 16893] [162.0] [cxt 0] Pipeline 'egress': end
[12:25:49.564] [bmv2] [D] [thread 16893] [162.0] [cxt 0] Deparser 'deparser': start
[12:25:49.564] [bmv2] [T] [thread 16893] [162.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:49.564] [bmv2] [D] [thread 16893] [162.0] [cxt 0] Deparsing header 'ethernet'
[12:25:49.564] [bmv2] [D] [thread 16893] [162.0] [cxt 0] Deparser 'deparser': end
[12:25:49.564] [bmv2] [D] [thread 16897] [161.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:49.564] [bmv2] [D] [thread 16897] [162.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:51.607] [bmv2] [D] [thread 16892] [163.0] [cxt 0] Processing packet received on port 3
[12:25:51.607] [bmv2] [D] [thread 16892] [163.0] [cxt 0] Parser 'parser': start
[12:25:51.607] [bmv2] [D] [thread 16892] [163.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:51.607] [bmv2] [D] [thread 16892] [163.0] [cxt 0] Extracting header 'ethernet'
[12:25:51.607] [bmv2] [D] [thread 16892] [163.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:51.607] [bmv2] [T] [thread 16892] [163.0] [cxt 0] Bytes parsed: 14
[12:25:51.607] [bmv2] [D] [thread 16892] [163.0] [cxt 0] Parser 'parser': end
[12:25:51.608] [bmv2] [D] [thread 16892] [163.0] [cxt 0] Pipeline 'ingress': start
[12:25:51.608] [bmv2] [T] [thread 16892] [163.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:51.608] [bmv2] [D] [thread 16892] [163.0] [cxt 0] Looking up key:

[12:25:51.608] [bmv2] [D] [thread 16892] [163.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:51.608] [bmv2] [D] [thread 16892] [163.0] [cxt 0] Action entry is resist171 - 
[12:25:51.608] [bmv2] [T] [thread 16892] [163.0] [cxt 0] Action resist171
[12:25:51.608] [bmv2] [T] [thread 16892] [163.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:51.608] [bmv2] [T] [thread 16892] [163.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:51.608] [bmv2] [T] [thread 16892] [163.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:51.608] [bmv2] [T] [thread 16892] [163.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:51.608] [bmv2] [T] [thread 16892] [163.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:51.608] [bmv2] [T] [thread 16892] [163.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:51.608] [bmv2] [D] [thread 16892] [163.0] [cxt 0] Pipeline 'ingress': end
[12:25:51.608] [bmv2] [D] [thread 16892] [163.0] [cxt 0] Egress port is 0
[12:25:51.608] [bmv2] [D] [thread 16892] [164.0] [cxt 0] Processing packet received on port 4
[12:25:51.608] [bmv2] [D] [thread 16892] [164.0] [cxt 0] Parser 'parser': start
[12:25:51.608] [bmv2] [D] [thread 16892] [164.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:51.608] [bmv2] [D] [thread 16892] [164.0] [cxt 0] Extracting header 'ethernet'
[12:25:51.608] [bmv2] [D] [thread 16892] [164.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:51.608] [bmv2] [T] [thread 16892] [164.0] [cxt 0] Bytes parsed: 14
[12:25:51.608] [bmv2] [D] [thread 16892] [164.0] [cxt 0] Parser 'parser': end
[12:25:51.608] [bmv2] [D] [thread 16892] [164.0] [cxt 0] Pipeline 'ingress': start
[12:25:51.608] [bmv2] [T] [thread 16892] [164.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:51.608] [bmv2] [D] [thread 16892] [164.0] [cxt 0] Looking up key:

[12:25:51.608] [bmv2] [D] [thread 16892] [164.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:51.608] [bmv2] [D] [thread 16892] [164.0] [cxt 0] Action entry is resist171 - 
[12:25:51.608] [bmv2] [T] [thread 16892] [164.0] [cxt 0] Action resist171
[12:25:51.608] [bmv2] [T] [thread 16892] [164.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:51.608] [bmv2] [T] [thread 16892] [164.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:51.608] [bmv2] [T] [thread 16892] [164.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:51.608] [bmv2] [T] [thread 16892] [164.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:51.608] [bmv2] [T] [thread 16892] [164.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:51.608] [bmv2] [T] [thread 16892] [164.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:51.608] [bmv2] [D] [thread 16892] [164.0] [cxt 0] Pipeline 'ingress': end
[12:25:51.608] [bmv2] [D] [thread 16892] [164.0] [cxt 0] Egress port is 0
[12:25:51.608] [bmv2] [D] [thread 16892] [165.0] [cxt 0] Processing packet received on port 7
[12:25:51.608] [bmv2] [D] [thread 16892] [165.0] [cxt 0] Parser 'parser': start
[12:25:51.608] [bmv2] [D] [thread 16892] [165.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:51.608] [bmv2] [D] [thread 16892] [165.0] [cxt 0] Extracting header 'ethernet'
[12:25:51.608] [bmv2] [D] [thread 16892] [165.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:51.608] [bmv2] [T] [thread 16892] [165.0] [cxt 0] Bytes parsed: 14
[12:25:51.608] [bmv2] [D] [thread 16892] [165.0] [cxt 0] Parser 'parser': end
[12:25:51.608] [bmv2] [D] [thread 16892] [165.0] [cxt 0] Pipeline 'ingress': start
[12:25:51.608] [bmv2] [T] [thread 16892] [165.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:51.608] [bmv2] [D] [thread 16893] [163.0] [cxt 0] Pipeline 'egress': start
[12:25:51.608] [bmv2] [T] [thread 16893] [163.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:51.608] [bmv2] [T] [thread 16893] [163.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:51.608] [bmv2] [D] [thread 16893] [163.0] [cxt 0] Pipeline 'egress': end
[12:25:51.608] [bmv2] [D] [thread 16893] [163.0] [cxt 0] Deparser 'deparser': start
[12:25:51.608] [bmv2] [T] [thread 16893] [163.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:51.608] [bmv2] [D] [thread 16893] [163.0] [cxt 0] Deparsing header 'ethernet'
[12:25:51.608] [bmv2] [D] [thread 16893] [163.0] [cxt 0] Deparser 'deparser': end
[12:25:51.608] [bmv2] [D] [thread 16893] [164.0] [cxt 0] Pipeline 'egress': start
[12:25:51.608] [bmv2] [T] [thread 16893] [164.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:51.608] [bmv2] [T] [thread 16893] [164.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:51.608] [bmv2] [D] [thread 16893] [164.0] [cxt 0] Pipeline 'egress': end
[12:25:51.608] [bmv2] [D] [thread 16893] [164.0] [cxt 0] Deparser 'deparser': start
[12:25:51.608] [bmv2] [T] [thread 16893] [164.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:51.608] [bmv2] [D] [thread 16893] [164.0] [cxt 0] Deparsing header 'ethernet'
[12:25:51.608] [bmv2] [D] [thread 16893] [164.0] [cxt 0] Deparser 'deparser': end
[12:25:51.608] [bmv2] [D] [thread 16897] [163.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:51.608] [bmv2] [D] [thread 16892] [165.0] [cxt 0] Looking up key:

[12:25:51.609] [bmv2] [D] [thread 16892] [165.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:51.609] [bmv2] [D] [thread 16892] [165.0] [cxt 0] Action entry is resist171 - 
[12:25:51.609] [bmv2] [T] [thread 16892] [165.0] [cxt 0] Action resist171
[12:25:51.609] [bmv2] [T] [thread 16892] [165.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:51.609] [bmv2] [T] [thread 16892] [165.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:51.609] [bmv2] [T] [thread 16892] [165.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:51.609] [bmv2] [T] [thread 16892] [165.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:51.609] [bmv2] [T] [thread 16892] [165.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:51.609] [bmv2] [T] [thread 16892] [165.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:51.608] [bmv2] [D] [thread 16897] [164.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:51.609] [bmv2] [D] [thread 16892] [165.0] [cxt 0] Pipeline 'ingress': end
[12:25:51.609] [bmv2] [D] [thread 16892] [165.0] [cxt 0] Egress port is 0
[12:25:51.609] [bmv2] [D] [thread 16892] [166.0] [cxt 0] Processing packet received on port 23
[12:25:51.609] [bmv2] [D] [thread 16892] [166.0] [cxt 0] Parser 'parser': start
[12:25:51.609] [bmv2] [D] [thread 16892] [166.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:51.609] [bmv2] [D] [thread 16892] [166.0] [cxt 0] Extracting header 'ethernet'
[12:25:51.609] [bmv2] [D] [thread 16892] [166.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:51.609] [bmv2] [T] [thread 16892] [166.0] [cxt 0] Bytes parsed: 14
[12:25:51.609] [bmv2] [D] [thread 16892] [166.0] [cxt 0] Parser 'parser': end
[12:25:51.609] [bmv2] [D] [thread 16892] [166.0] [cxt 0] Pipeline 'ingress': start
[12:25:51.609] [bmv2] [T] [thread 16892] [166.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:51.609] [bmv2] [D] [thread 16892] [166.0] [cxt 0] Looking up key:

[12:25:51.609] [bmv2] [D] [thread 16892] [166.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:51.609] [bmv2] [D] [thread 16892] [166.0] [cxt 0] Action entry is resist171 - 
[12:25:51.609] [bmv2] [T] [thread 16892] [166.0] [cxt 0] Action resist171
[12:25:51.609] [bmv2] [T] [thread 16892] [166.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:51.609] [bmv2] [T] [thread 16892] [166.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:51.609] [bmv2] [T] [thread 16892] [166.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:51.609] [bmv2] [D] [thread 16893] [165.0] [cxt 0] Pipeline 'egress': start
[12:25:51.610] [bmv2] [T] [thread 16893] [165.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:51.610] [bmv2] [T] [thread 16893] [165.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:51.610] [bmv2] [D] [thread 16893] [165.0] [cxt 0] Pipeline 'egress': end
[12:25:51.610] [bmv2] [D] [thread 16893] [165.0] [cxt 0] Deparser 'deparser': start
[12:25:51.610] [bmv2] [T] [thread 16893] [165.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:51.610] [bmv2] [D] [thread 16893] [165.0] [cxt 0] Deparsing header 'ethernet'
[12:25:51.610] [bmv2] [D] [thread 16893] [165.0] [cxt 0] Deparser 'deparser': end
[12:25:51.610] [bmv2] [D] [thread 16897] [165.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:51.609] [bmv2] [T] [thread 16892] [166.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:51.610] [bmv2] [T] [thread 16892] [166.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:51.610] [bmv2] [T] [thread 16892] [166.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:51.610] [bmv2] [D] [thread 16892] [166.0] [cxt 0] Pipeline 'ingress': end
[12:25:51.610] [bmv2] [D] [thread 16892] [166.0] [cxt 0] Egress port is 0
[12:25:51.610] [bmv2] [D] [thread 16892] [167.0] [cxt 0] Processing packet received on port 24
[12:25:51.610] [bmv2] [D] [thread 16892] [167.0] [cxt 0] Parser 'parser': start
[12:25:51.610] [bmv2] [D] [thread 16892] [167.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:51.610] [bmv2] [D] [thread 16892] [167.0] [cxt 0] Extracting header 'ethernet'
[12:25:51.610] [bmv2] [D] [thread 16892] [167.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:51.610] [bmv2] [T] [thread 16892] [167.0] [cxt 0] Bytes parsed: 14
[12:25:51.610] [bmv2] [D] [thread 16892] [167.0] [cxt 0] Parser 'parser': end
[12:25:51.610] [bmv2] [D] [thread 16892] [167.0] [cxt 0] Pipeline 'ingress': start
[12:25:51.610] [bmv2] [T] [thread 16892] [167.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:51.610] [bmv2] [D] [thread 16892] [167.0] [cxt 0] Looking up key:

[12:25:51.610] [bmv2] [D] [thread 16892] [167.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:51.610] [bmv2] [D] [thread 16892] [167.0] [cxt 0] Action entry is resist171 - 
[12:25:51.610] [bmv2] [T] [thread 16892] [167.0] [cxt 0] Action resist171
[12:25:51.610] [bmv2] [T] [thread 16892] [167.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:51.610] [bmv2] [T] [thread 16892] [167.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:51.610] [bmv2] [T] [thread 16892] [167.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:51.610] [bmv2] [T] [thread 16892] [167.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:51.610] [bmv2] [T] [thread 16892] [167.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:51.610] [bmv2] [T] [thread 16892] [167.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:51.610] [bmv2] [D] [thread 16892] [167.0] [cxt 0] Pipeline 'ingress': end
[12:25:51.610] [bmv2] [D] [thread 16892] [167.0] [cxt 0] Egress port is 0
[12:25:51.610] [bmv2] [D] [thread 16892] [168.0] [cxt 0] Processing packet received on port 36
[12:25:51.610] [bmv2] [D] [thread 16892] [168.0] [cxt 0] Parser 'parser': start
[12:25:51.610] [bmv2] [D] [thread 16892] [168.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:51.610] [bmv2] [D] [thread 16892] [168.0] [cxt 0] Extracting header 'ethernet'
[12:25:51.610] [bmv2] [D] [thread 16892] [168.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:51.610] [bmv2] [T] [thread 16892] [168.0] [cxt 0] Bytes parsed: 14
[12:25:51.610] [bmv2] [D] [thread 16892] [168.0] [cxt 0] Parser 'parser': end
[12:25:51.610] [bmv2] [D] [thread 16892] [168.0] [cxt 0] Pipeline 'ingress': start
[12:25:51.610] [bmv2] [T] [thread 16892] [168.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:51.610] [bmv2] [D] [thread 16892] [168.0] [cxt 0] Looking up key:

[12:25:51.610] [bmv2] [D] [thread 16892] [168.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:51.610] [bmv2] [D] [thread 16892] [168.0] [cxt 0] Action entry is resist171 - 
[12:25:51.610] [bmv2] [T] [thread 16892] [168.0] [cxt 0] Action resist171
[12:25:51.610] [bmv2] [T] [thread 16892] [168.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:51.610] [bmv2] [T] [thread 16892] [168.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:51.610] [bmv2] [T] [thread 16892] [168.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:51.610] [bmv2] [T] [thread 16892] [168.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:51.610] [bmv2] [T] [thread 16892] [168.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:51.610] [bmv2] [T] [thread 16892] [168.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:51.610] [bmv2] [D] [thread 16892] [168.0] [cxt 0] Pipeline 'ingress': end
[12:25:51.610] [bmv2] [D] [thread 16892] [168.0] [cxt 0] Egress port is 0
[12:25:51.610] [bmv2] [D] [thread 16892] [169.0] [cxt 0] Processing packet received on port 43
[12:25:51.610] [bmv2] [D] [thread 16892] [169.0] [cxt 0] Parser 'parser': start
[12:25:51.610] [bmv2] [D] [thread 16892] [169.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:51.610] [bmv2] [D] [thread 16892] [169.0] [cxt 0] Extracting header 'ethernet'
[12:25:51.610] [bmv2] [D] [thread 16892] [169.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:51.610] [bmv2] [T] [thread 16892] [169.0] [cxt 0] Bytes parsed: 14
[12:25:51.610] [bmv2] [D] [thread 16892] [169.0] [cxt 0] Parser 'parser': end
[12:25:51.610] [bmv2] [D] [thread 16892] [169.0] [cxt 0] Pipeline 'ingress': start
[12:25:51.610] [bmv2] [T] [thread 16892] [169.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:51.610] [bmv2] [D] [thread 16892] [169.0] [cxt 0] Looking up key:

[12:25:51.610] [bmv2] [D] [thread 16892] [169.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:51.610] [bmv2] [D] [thread 16892] [169.0] [cxt 0] Action entry is resist171 - 
[12:25:51.610] [bmv2] [T] [thread 16892] [169.0] [cxt 0] Action resist171
[12:25:51.610] [bmv2] [T] [thread 16892] [169.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:51.610] [bmv2] [T] [thread 16892] [169.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:51.610] [bmv2] [T] [thread 16892] [169.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:51.610] [bmv2] [T] [thread 16892] [169.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:51.611] [bmv2] [T] [thread 16892] [169.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:51.611] [bmv2] [T] [thread 16892] [169.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:51.611] [bmv2] [D] [thread 16892] [169.0] [cxt 0] Pipeline 'ingress': end
[12:25:51.611] [bmv2] [D] [thread 16892] [169.0] [cxt 0] Egress port is 0
[12:25:51.610] [bmv2] [D] [thread 16893] [166.0] [cxt 0] Pipeline 'egress': start
[12:25:51.611] [bmv2] [T] [thread 16893] [166.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:51.611] [bmv2] [T] [thread 16893] [166.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:51.611] [bmv2] [D] [thread 16893] [166.0] [cxt 0] Pipeline 'egress': end
[12:25:51.611] [bmv2] [D] [thread 16893] [166.0] [cxt 0] Deparser 'deparser': start
[12:25:51.611] [bmv2] [T] [thread 16893] [166.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:51.611] [bmv2] [D] [thread 16893] [166.0] [cxt 0] Deparsing header 'ethernet'
[12:25:51.611] [bmv2] [D] [thread 16893] [166.0] [cxt 0] Deparser 'deparser': end
[12:25:51.611] [bmv2] [D] [thread 16893] [167.0] [cxt 0] Pipeline 'egress': start
[12:25:51.611] [bmv2] [T] [thread 16893] [167.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:51.611] [bmv2] [T] [thread 16893] [167.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:51.611] [bmv2] [D] [thread 16893] [167.0] [cxt 0] Pipeline 'egress': end
[12:25:51.611] [bmv2] [D] [thread 16893] [167.0] [cxt 0] Deparser 'deparser': start
[12:25:51.611] [bmv2] [T] [thread 16893] [167.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:51.611] [bmv2] [D] [thread 16893] [167.0] [cxt 0] Deparsing header 'ethernet'
[12:25:51.611] [bmv2] [D] [thread 16893] [167.0] [cxt 0] Deparser 'deparser': end
[12:25:51.611] [bmv2] [D] [thread 16893] [168.0] [cxt 0] Pipeline 'egress': start
[12:25:51.611] [bmv2] [T] [thread 16893] [168.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:51.611] [bmv2] [T] [thread 16893] [168.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:51.611] [bmv2] [D] [thread 16893] [168.0] [cxt 0] Pipeline 'egress': end
[12:25:51.611] [bmv2] [D] [thread 16893] [168.0] [cxt 0] Deparser 'deparser': start
[12:25:51.611] [bmv2] [T] [thread 16893] [168.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:51.611] [bmv2] [D] [thread 16893] [168.0] [cxt 0] Deparsing header 'ethernet'
[12:25:51.611] [bmv2] [D] [thread 16893] [168.0] [cxt 0] Deparser 'deparser': end
[12:25:51.611] [bmv2] [D] [thread 16893] [169.0] [cxt 0] Pipeline 'egress': start
[12:25:51.611] [bmv2] [T] [thread 16893] [169.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:51.611] [bmv2] [T] [thread 16893] [169.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:51.611] [bmv2] [D] [thread 16893] [169.0] [cxt 0] Pipeline 'egress': end
[12:25:51.611] [bmv2] [D] [thread 16893] [169.0] [cxt 0] Deparser 'deparser': start
[12:25:51.611] [bmv2] [T] [thread 16893] [169.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:51.611] [bmv2] [D] [thread 16893] [169.0] [cxt 0] Deparsing header 'ethernet'
[12:25:51.611] [bmv2] [D] [thread 16893] [169.0] [cxt 0] Deparser 'deparser': end
[12:25:51.611] [bmv2] [D] [thread 16897] [166.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:51.611] [bmv2] [D] [thread 16897] [167.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:51.611] [bmv2] [D] [thread 16897] [168.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:51.611] [bmv2] [D] [thread 16897] [169.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:53.652] [bmv2] [D] [thread 16892] [170.0] [cxt 0] Processing packet received on port 12
[12:25:53.652] [bmv2] [D] [thread 16892] [170.0] [cxt 0] Parser 'parser': start
[12:25:53.652] [bmv2] [D] [thread 16892] [170.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:53.652] [bmv2] [D] [thread 16892] [170.0] [cxt 0] Extracting header 'ethernet'
[12:25:53.652] [bmv2] [D] [thread 16892] [170.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:53.652] [bmv2] [T] [thread 16892] [170.0] [cxt 0] Bytes parsed: 14
[12:25:53.652] [bmv2] [D] [thread 16892] [170.0] [cxt 0] Parser 'parser': end
[12:25:53.652] [bmv2] [D] [thread 16892] [170.0] [cxt 0] Pipeline 'ingress': start
[12:25:53.652] [bmv2] [T] [thread 16892] [170.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:53.652] [bmv2] [D] [thread 16892] [170.0] [cxt 0] Looking up key:

[12:25:53.652] [bmv2] [D] [thread 16892] [170.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:53.652] [bmv2] [D] [thread 16892] [170.0] [cxt 0] Action entry is resist171 - 
[12:25:53.652] [bmv2] [T] [thread 16892] [170.0] [cxt 0] Action resist171
[12:25:53.652] [bmv2] [T] [thread 16892] [170.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:53.652] [bmv2] [T] [thread 16892] [170.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:53.652] [bmv2] [T] [thread 16892] [170.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:53.652] [bmv2] [T] [thread 16892] [170.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:53.652] [bmv2] [T] [thread 16892] [170.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:53.652] [bmv2] [T] [thread 16892] [170.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:53.652] [bmv2] [D] [thread 16892] [170.0] [cxt 0] Pipeline 'ingress': end
[12:25:53.652] [bmv2] [D] [thread 16892] [170.0] [cxt 0] Egress port is 0
[12:25:53.653] [bmv2] [D] [thread 16893] [170.0] [cxt 0] Pipeline 'egress': start
[12:25:53.653] [bmv2] [T] [thread 16893] [170.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:53.653] [bmv2] [T] [thread 16893] [170.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:53.653] [bmv2] [D] [thread 16893] [170.0] [cxt 0] Pipeline 'egress': end
[12:25:53.653] [bmv2] [D] [thread 16893] [170.0] [cxt 0] Deparser 'deparser': start
[12:25:53.653] [bmv2] [T] [thread 16893] [170.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:53.653] [bmv2] [D] [thread 16893] [170.0] [cxt 0] Deparsing header 'ethernet'
[12:25:53.653] [bmv2] [D] [thread 16893] [170.0] [cxt 0] Deparser 'deparser': end
[12:25:53.653] [bmv2] [D] [thread 16897] [170.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:53.655] [bmv2] [D] [thread 16892] [171.0] [cxt 0] Processing packet received on port 38
[12:25:53.655] [bmv2] [D] [thread 16892] [171.0] [cxt 0] Parser 'parser': start
[12:25:53.655] [bmv2] [D] [thread 16892] [171.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:53.655] [bmv2] [D] [thread 16892] [171.0] [cxt 0] Extracting header 'ethernet'
[12:25:53.656] [bmv2] [D] [thread 16892] [171.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:53.656] [bmv2] [T] [thread 16892] [171.0] [cxt 0] Bytes parsed: 14
[12:25:53.656] [bmv2] [D] [thread 16892] [171.0] [cxt 0] Parser 'parser': end
[12:25:53.656] [bmv2] [D] [thread 16892] [171.0] [cxt 0] Pipeline 'ingress': start
[12:25:53.656] [bmv2] [T] [thread 16892] [171.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:53.656] [bmv2] [D] [thread 16892] [171.0] [cxt 0] Looking up key:

[12:25:53.656] [bmv2] [D] [thread 16892] [171.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:53.656] [bmv2] [D] [thread 16892] [171.0] [cxt 0] Action entry is resist171 - 
[12:25:53.656] [bmv2] [T] [thread 16892] [171.0] [cxt 0] Action resist171
[12:25:53.656] [bmv2] [T] [thread 16892] [171.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:53.656] [bmv2] [T] [thread 16892] [171.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:53.656] [bmv2] [T] [thread 16892] [171.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:53.656] [bmv2] [T] [thread 16892] [171.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:53.656] [bmv2] [T] [thread 16892] [171.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:53.656] [bmv2] [T] [thread 16892] [171.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:53.656] [bmv2] [D] [thread 16892] [171.0] [cxt 0] Pipeline 'ingress': end
[12:25:53.656] [bmv2] [D] [thread 16892] [171.0] [cxt 0] Egress port is 0
[12:25:53.656] [bmv2] [D] [thread 16893] [171.0] [cxt 0] Pipeline 'egress': start
[12:25:53.656] [bmv2] [T] [thread 16893] [171.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:53.656] [bmv2] [T] [thread 16893] [171.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:53.656] [bmv2] [D] [thread 16893] [171.0] [cxt 0] Pipeline 'egress': end
[12:25:53.656] [bmv2] [D] [thread 16893] [171.0] [cxt 0] Deparser 'deparser': start
[12:25:53.656] [bmv2] [T] [thread 16893] [171.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:53.656] [bmv2] [D] [thread 16893] [171.0] [cxt 0] Deparsing header 'ethernet'
[12:25:53.656] [bmv2] [D] [thread 16893] [171.0] [cxt 0] Deparser 'deparser': end
[12:25:53.656] [bmv2] [D] [thread 16897] [171.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Processing packet received on port 3
[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Parser 'parser': start
[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Extracting header 'ethernet'
[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Parser state 'start': key is 0600
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] Bytes parsed: 14
[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Extracting header 'resist'
[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] Bytes parsed: 30
[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Extracting header 'ipv4'
[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] Bytes parsed: 50
[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Parser 'parser': end
[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Pipeline 'ingress': start
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Looking up key:

[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Action entry is resist171 - 
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] Action resist171
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] Applying table 'tbl_resist191'
[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Looking up key:

[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Table 'tbl_resist191': miss
[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Action entry is resist191 - 
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] Action resist191
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] Applying table 'tbl_resist193'
[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Looking up key:

[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Table 'tbl_resist193': miss
[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Action entry is resist193 - 
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] Action resist193
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] Read register 'causality_violation' at index 0 read value 14
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 15
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Looking up key:

[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] Action MyIngress.bounce_pkt
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] Applying table 'tbl_resist199'
[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Looking up key:

[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Table 'tbl_resist199': miss
[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Action entry is resist199 - 
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] Action resist199
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:25:53.881] [bmv2] [T] [thread 16892] [172.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:25:53.881] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Pipeline 'ingress': end
[12:25:53.882] [bmv2] [D] [thread 16892] [172.0] [cxt 0] Egress port is 3
[12:25:53.882] [bmv2] [D] [thread 16896] [172.0] [cxt 0] Pipeline 'egress': start
[12:25:53.882] [bmv2] [T] [thread 16896] [172.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:53.882] [bmv2] [T] [thread 16896] [172.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:53.882] [bmv2] [D] [thread 16896] [172.0] [cxt 0] Pipeline 'egress': end
[12:25:53.882] [bmv2] [D] [thread 16896] [172.0] [cxt 0] Deparser 'deparser': start
[12:25:53.882] [bmv2] [D] [thread 16896] [172.0] [cxt 0] Updating checksum 'cksum'
[12:25:53.882] [bmv2] [D] [thread 16896] [172.0] [cxt 0] Deparsing header 'ethernet'
[12:25:53.882] [bmv2] [D] [thread 16896] [172.0] [cxt 0] Deparsing header 'resist'
[12:25:53.882] [bmv2] [D] [thread 16896] [172.0] [cxt 0] Deparsing header 'ipv4'
[12:25:53.882] [bmv2] [D] [thread 16896] [172.0] [cxt 0] Deparser 'deparser': end
[12:25:53.882] [bmv2] [D] [thread 16897] [172.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:25:57.751] [bmv2] [D] [thread 16892] [173.0] [cxt 0] Processing packet received on port 33
[12:25:57.751] [bmv2] [D] [thread 16892] [173.0] [cxt 0] Parser 'parser': start
[12:25:57.751] [bmv2] [D] [thread 16892] [173.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:57.751] [bmv2] [D] [thread 16892] [173.0] [cxt 0] Extracting header 'ethernet'
[12:25:57.751] [bmv2] [D] [thread 16892] [173.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:57.751] [bmv2] [T] [thread 16892] [173.0] [cxt 0] Bytes parsed: 14
[12:25:57.751] [bmv2] [D] [thread 16892] [173.0] [cxt 0] Parser 'parser': end
[12:25:57.751] [bmv2] [D] [thread 16892] [173.0] [cxt 0] Pipeline 'ingress': start
[12:25:57.751] [bmv2] [T] [thread 16892] [173.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:57.751] [bmv2] [D] [thread 16892] [173.0] [cxt 0] Looking up key:

[12:25:57.751] [bmv2] [D] [thread 16892] [173.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:57.751] [bmv2] [D] [thread 16892] [173.0] [cxt 0] Action entry is resist171 - 
[12:25:57.751] [bmv2] [T] [thread 16892] [173.0] [cxt 0] Action resist171
[12:25:57.751] [bmv2] [T] [thread 16892] [173.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:57.751] [bmv2] [T] [thread 16892] [173.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:57.751] [bmv2] [T] [thread 16892] [173.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:57.751] [bmv2] [T] [thread 16892] [173.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:57.751] [bmv2] [T] [thread 16892] [173.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:57.751] [bmv2] [T] [thread 16892] [173.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:57.751] [bmv2] [D] [thread 16892] [173.0] [cxt 0] Pipeline 'ingress': end
[12:25:57.751] [bmv2] [D] [thread 16892] [173.0] [cxt 0] Egress port is 0
[12:25:57.751] [bmv2] [D] [thread 16892] [174.0] [cxt 0] Processing packet received on port 41
[12:25:57.751] [bmv2] [D] [thread 16892] [174.0] [cxt 0] Parser 'parser': start
[12:25:57.751] [bmv2] [D] [thread 16892] [174.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:57.751] [bmv2] [D] [thread 16892] [174.0] [cxt 0] Extracting header 'ethernet'
[12:25:57.751] [bmv2] [D] [thread 16892] [174.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:57.751] [bmv2] [T] [thread 16892] [174.0] [cxt 0] Bytes parsed: 14
[12:25:57.751] [bmv2] [D] [thread 16892] [174.0] [cxt 0] Parser 'parser': end
[12:25:57.751] [bmv2] [D] [thread 16892] [174.0] [cxt 0] Pipeline 'ingress': start
[12:25:57.751] [bmv2] [T] [thread 16892] [174.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:57.751] [bmv2] [D] [thread 16892] [174.0] [cxt 0] Looking up key:

[12:25:57.751] [bmv2] [D] [thread 16892] [174.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:57.751] [bmv2] [D] [thread 16892] [174.0] [cxt 0] Action entry is resist171 - 
[12:25:57.751] [bmv2] [T] [thread 16892] [174.0] [cxt 0] Action resist171
[12:25:57.751] [bmv2] [T] [thread 16892] [174.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:57.751] [bmv2] [T] [thread 16892] [174.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:57.751] [bmv2] [T] [thread 16892] [174.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:57.751] [bmv2] [T] [thread 16892] [174.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:57.751] [bmv2] [T] [thread 16892] [174.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:57.751] [bmv2] [T] [thread 16892] [174.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:57.751] [bmv2] [D] [thread 16892] [174.0] [cxt 0] Pipeline 'ingress': end
[12:25:57.751] [bmv2] [D] [thread 16892] [174.0] [cxt 0] Egress port is 0
[12:25:57.751] [bmv2] [D] [thread 16893] [173.0] [cxt 0] Pipeline 'egress': start
[12:25:57.751] [bmv2] [T] [thread 16893] [173.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:57.751] [bmv2] [T] [thread 16893] [173.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:57.751] [bmv2] [D] [thread 16893] [173.0] [cxt 0] Pipeline 'egress': end
[12:25:57.751] [bmv2] [D] [thread 16893] [173.0] [cxt 0] Deparser 'deparser': start
[12:25:57.751] [bmv2] [T] [thread 16893] [173.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:57.751] [bmv2] [D] [thread 16893] [173.0] [cxt 0] Deparsing header 'ethernet'
[12:25:57.751] [bmv2] [D] [thread 16893] [173.0] [cxt 0] Deparser 'deparser': end
[12:25:57.751] [bmv2] [D] [thread 16893] [174.0] [cxt 0] Pipeline 'egress': start
[12:25:57.751] [bmv2] [T] [thread 16893] [174.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:57.751] [bmv2] [T] [thread 16893] [174.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:57.751] [bmv2] [D] [thread 16893] [174.0] [cxt 0] Pipeline 'egress': end
[12:25:57.751] [bmv2] [D] [thread 16893] [174.0] [cxt 0] Deparser 'deparser': start
[12:25:57.752] [bmv2] [T] [thread 16893] [174.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:57.752] [bmv2] [D] [thread 16893] [174.0] [cxt 0] Deparsing header 'ethernet'
[12:25:57.752] [bmv2] [D] [thread 16893] [174.0] [cxt 0] Deparser 'deparser': end
[12:25:57.752] [bmv2] [D] [thread 16892] [175.0] [cxt 0] Processing packet received on port 26
[12:25:57.752] [bmv2] [D] [thread 16892] [175.0] [cxt 0] Parser 'parser': start
[12:25:57.752] [bmv2] [D] [thread 16892] [175.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:57.752] [bmv2] [D] [thread 16892] [175.0] [cxt 0] Extracting header 'ethernet'
[12:25:57.752] [bmv2] [D] [thread 16892] [175.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:57.752] [bmv2] [T] [thread 16892] [175.0] [cxt 0] Bytes parsed: 14
[12:25:57.752] [bmv2] [D] [thread 16892] [175.0] [cxt 0] Parser 'parser': end
[12:25:57.752] [bmv2] [D] [thread 16892] [175.0] [cxt 0] Pipeline 'ingress': start
[12:25:57.752] [bmv2] [T] [thread 16892] [175.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:57.752] [bmv2] [D] [thread 16892] [175.0] [cxt 0] Looking up key:

[12:25:57.752] [bmv2] [D] [thread 16892] [175.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:57.752] [bmv2] [D] [thread 16892] [175.0] [cxt 0] Action entry is resist171 - 
[12:25:57.752] [bmv2] [T] [thread 16892] [175.0] [cxt 0] Action resist171
[12:25:57.752] [bmv2] [T] [thread 16892] [175.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:57.752] [bmv2] [T] [thread 16892] [175.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:57.752] [bmv2] [T] [thread 16892] [175.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:57.752] [bmv2] [T] [thread 16892] [175.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:57.752] [bmv2] [T] [thread 16892] [175.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:57.752] [bmv2] [T] [thread 16892] [175.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:57.752] [bmv2] [D] [thread 16892] [175.0] [cxt 0] Pipeline 'ingress': end
[12:25:57.752] [bmv2] [D] [thread 16892] [175.0] [cxt 0] Egress port is 0
[12:25:57.752] [bmv2] [D] [thread 16892] [176.0] [cxt 0] Processing packet received on port 44
[12:25:57.752] [bmv2] [D] [thread 16892] [176.0] [cxt 0] Parser 'parser': start
[12:25:57.752] [bmv2] [D] [thread 16892] [176.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:57.752] [bmv2] [D] [thread 16892] [176.0] [cxt 0] Extracting header 'ethernet'
[12:25:57.752] [bmv2] [D] [thread 16892] [176.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:57.752] [bmv2] [T] [thread 16892] [176.0] [cxt 0] Bytes parsed: 14
[12:25:57.752] [bmv2] [D] [thread 16892] [176.0] [cxt 0] Parser 'parser': end
[12:25:57.752] [bmv2] [D] [thread 16892] [176.0] [cxt 0] Pipeline 'ingress': start
[12:25:57.752] [bmv2] [T] [thread 16892] [176.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:57.752] [bmv2] [D] [thread 16892] [176.0] [cxt 0] Looking up key:

[12:25:57.752] [bmv2] [D] [thread 16892] [176.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:57.752] [bmv2] [D] [thread 16892] [176.0] [cxt 0] Action entry is resist171 - 
[12:25:57.752] [bmv2] [T] [thread 16892] [176.0] [cxt 0] Action resist171
[12:25:57.752] [bmv2] [T] [thread 16892] [176.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:57.752] [bmv2] [T] [thread 16892] [176.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:57.752] [bmv2] [T] [thread 16892] [176.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:57.752] [bmv2] [T] [thread 16892] [176.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:57.752] [bmv2] [T] [thread 16892] [176.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:57.752] [bmv2] [T] [thread 16892] [176.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:57.752] [bmv2] [D] [thread 16892] [176.0] [cxt 0] Pipeline 'ingress': end
[12:25:57.752] [bmv2] [D] [thread 16892] [176.0] [cxt 0] Egress port is 0
[12:25:57.752] [bmv2] [D] [thread 16893] [175.0] [cxt 0] Pipeline 'egress': start
[12:25:57.752] [bmv2] [T] [thread 16893] [175.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:57.752] [bmv2] [T] [thread 16893] [175.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:57.752] [bmv2] [D] [thread 16893] [175.0] [cxt 0] Pipeline 'egress': end
[12:25:57.752] [bmv2] [D] [thread 16893] [175.0] [cxt 0] Deparser 'deparser': start
[12:25:57.752] [bmv2] [T] [thread 16893] [175.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:57.752] [bmv2] [D] [thread 16893] [175.0] [cxt 0] Deparsing header 'ethernet'
[12:25:57.752] [bmv2] [D] [thread 16893] [175.0] [cxt 0] Deparser 'deparser': end
[12:25:57.752] [bmv2] [D] [thread 16893] [176.0] [cxt 0] Pipeline 'egress': start
[12:25:57.752] [bmv2] [T] [thread 16893] [176.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:57.752] [bmv2] [T] [thread 16893] [176.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:57.752] [bmv2] [D] [thread 16893] [176.0] [cxt 0] Pipeline 'egress': end
[12:25:57.752] [bmv2] [D] [thread 16893] [176.0] [cxt 0] Deparser 'deparser': start
[12:25:57.752] [bmv2] [T] [thread 16893] [176.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:57.752] [bmv2] [D] [thread 16893] [176.0] [cxt 0] Deparsing header 'ethernet'
[12:25:57.752] [bmv2] [D] [thread 16893] [176.0] [cxt 0] Deparser 'deparser': end
[12:25:57.752] [bmv2] [D] [thread 16897] [173.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:57.753] [bmv2] [D] [thread 16897] [174.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:57.753] [bmv2] [D] [thread 16897] [175.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:57.753] [bmv2] [D] [thread 16897] [176.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:58.157] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Processing packet received on port 3
[12:25:58.157] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Parser 'parser': start
[12:25:58.157] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:58.157] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Extracting header 'ethernet'
[12:25:58.157] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Parser state 'start': key is 0600
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] Bytes parsed: 14
[12:25:58.158] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:25:58.158] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Extracting header 'resist'
[12:25:58.158] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] Bytes parsed: 30
[12:25:58.158] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:25:58.158] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Extracting header 'ipv4'
[12:25:58.158] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] Bytes parsed: 50
[12:25:58.158] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Parser 'parser': end
[12:25:58.158] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Pipeline 'ingress': start
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:58.158] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Looking up key:

[12:25:58.158] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:58.158] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Action entry is resist171 - 
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] Action resist171
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] Applying table 'tbl_resist191'
[12:25:58.158] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Looking up key:

[12:25:58.158] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Table 'tbl_resist191': miss
[12:25:58.158] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Action entry is resist191 - 
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] Action resist191
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] Applying table 'tbl_resist193'
[12:25:58.158] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Looking up key:

[12:25:58.158] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Table 'tbl_resist193': miss
[12:25:58.158] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Action entry is resist193 - 
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] Action resist193
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] Read register 'causality_violation' at index 0 read value 15
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 16
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:25:58.158] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Looking up key:

[12:25:58.158] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:25:58.158] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] Action MyIngress.bounce_pkt
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] Applying table 'tbl_resist199'
[12:25:58.158] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Looking up key:

[12:25:58.158] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Table 'tbl_resist199': miss
[12:25:58.158] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Action entry is resist199 - 
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] Action resist199
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:25:58.158] [bmv2] [T] [thread 16892] [177.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:25:58.160] [bmv2] [T] [thread 16892] [177.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:25:58.160] [bmv2] [T] [thread 16892] [177.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:25:58.160] [bmv2] [T] [thread 16892] [177.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:25:58.160] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Pipeline 'ingress': end
[12:25:58.160] [bmv2] [D] [thread 16892] [177.0] [cxt 0] Egress port is 3
[12:25:58.160] [bmv2] [D] [thread 16896] [177.0] [cxt 0] Pipeline 'egress': start
[12:25:58.160] [bmv2] [T] [thread 16896] [177.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:58.160] [bmv2] [T] [thread 16896] [177.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:58.160] [bmv2] [D] [thread 16896] [177.0] [cxt 0] Pipeline 'egress': end
[12:25:58.160] [bmv2] [D] [thread 16896] [177.0] [cxt 0] Deparser 'deparser': start
[12:25:58.160] [bmv2] [D] [thread 16896] [177.0] [cxt 0] Updating checksum 'cksum'
[12:25:58.160] [bmv2] [D] [thread 16896] [177.0] [cxt 0] Deparsing header 'ethernet'
[12:25:58.160] [bmv2] [D] [thread 16896] [177.0] [cxt 0] Deparsing header 'resist'
[12:25:58.160] [bmv2] [D] [thread 16896] [177.0] [cxt 0] Deparsing header 'ipv4'
[12:25:58.160] [bmv2] [D] [thread 16896] [177.0] [cxt 0] Deparser 'deparser': end
[12:25:58.160] [bmv2] [D] [thread 16897] [177.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:25:59.796] [bmv2] [D] [thread 16892] [178.0] [cxt 0] Processing packet received on port 22
[12:25:59.796] [bmv2] [D] [thread 16892] [178.0] [cxt 0] Parser 'parser': start
[12:25:59.796] [bmv2] [D] [thread 16892] [178.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:59.796] [bmv2] [D] [thread 16892] [178.0] [cxt 0] Extracting header 'ethernet'
[12:25:59.796] [bmv2] [D] [thread 16892] [178.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:59.796] [bmv2] [T] [thread 16892] [178.0] [cxt 0] Bytes parsed: 14
[12:25:59.796] [bmv2] [D] [thread 16892] [178.0] [cxt 0] Parser 'parser': end
[12:25:59.796] [bmv2] [D] [thread 16892] [178.0] [cxt 0] Pipeline 'ingress': start
[12:25:59.796] [bmv2] [T] [thread 16892] [178.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:59.796] [bmv2] [D] [thread 16892] [178.0] [cxt 0] Looking up key:

[12:25:59.796] [bmv2] [D] [thread 16892] [178.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:59.796] [bmv2] [D] [thread 16892] [178.0] [cxt 0] Action entry is resist171 - 
[12:25:59.796] [bmv2] [T] [thread 16892] [178.0] [cxt 0] Action resist171
[12:25:59.796] [bmv2] [T] [thread 16892] [178.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:59.796] [bmv2] [T] [thread 16892] [178.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:59.796] [bmv2] [T] [thread 16892] [178.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:59.796] [bmv2] [T] [thread 16892] [178.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:59.796] [bmv2] [T] [thread 16892] [178.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:59.796] [bmv2] [T] [thread 16892] [178.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:59.796] [bmv2] [D] [thread 16892] [178.0] [cxt 0] Pipeline 'ingress': end
[12:25:59.796] [bmv2] [D] [thread 16892] [178.0] [cxt 0] Egress port is 0
[12:25:59.796] [bmv2] [D] [thread 16892] [179.0] [cxt 0] Processing packet received on port 48
[12:25:59.796] [bmv2] [D] [thread 16892] [179.0] [cxt 0] Parser 'parser': start
[12:25:59.796] [bmv2] [D] [thread 16892] [179.0] [cxt 0] Parser 'parser' entering state 'start'
[12:25:59.796] [bmv2] [D] [thread 16892] [179.0] [cxt 0] Extracting header 'ethernet'
[12:25:59.796] [bmv2] [D] [thread 16892] [179.0] [cxt 0] Parser state 'start': key is 86dd
[12:25:59.796] [bmv2] [T] [thread 16892] [179.0] [cxt 0] Bytes parsed: 14
[12:25:59.796] [bmv2] [D] [thread 16892] [179.0] [cxt 0] Parser 'parser': end
[12:25:59.796] [bmv2] [D] [thread 16892] [179.0] [cxt 0] Pipeline 'ingress': start
[12:25:59.796] [bmv2] [T] [thread 16892] [179.0] [cxt 0] Applying table 'tbl_resist171'
[12:25:59.796] [bmv2] [D] [thread 16892] [179.0] [cxt 0] Looking up key:

[12:25:59.796] [bmv2] [D] [thread 16892] [179.0] [cxt 0] Table 'tbl_resist171': miss
[12:25:59.796] [bmv2] [D] [thread 16892] [179.0] [cxt 0] Action entry is resist171 - 
[12:25:59.796] [bmv2] [T] [thread 16892] [179.0] [cxt 0] Action resist171
[12:25:59.796] [bmv2] [T] [thread 16892] [179.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:25:59.796] [bmv2] [T] [thread 16892] [179.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:25:59.796] [bmv2] [T] [thread 16892] [179.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:25:59.796] [bmv2] [T] [thread 16892] [179.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:25:59.796] [bmv2] [T] [thread 16892] [179.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:25:59.796] [bmv2] [T] [thread 16892] [179.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:25:59.796] [bmv2] [D] [thread 16892] [179.0] [cxt 0] Pipeline 'ingress': end
[12:25:59.796] [bmv2] [D] [thread 16892] [179.0] [cxt 0] Egress port is 0
[12:25:59.796] [bmv2] [D] [thread 16893] [178.0] [cxt 0] Pipeline 'egress': start
[12:25:59.796] [bmv2] [T] [thread 16893] [178.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:59.796] [bmv2] [T] [thread 16893] [178.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:59.796] [bmv2] [D] [thread 16893] [178.0] [cxt 0] Pipeline 'egress': end
[12:25:59.796] [bmv2] [D] [thread 16893] [178.0] [cxt 0] Deparser 'deparser': start
[12:25:59.796] [bmv2] [T] [thread 16893] [178.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:59.796] [bmv2] [D] [thread 16893] [178.0] [cxt 0] Deparsing header 'ethernet'
[12:25:59.796] [bmv2] [D] [thread 16893] [178.0] [cxt 0] Deparser 'deparser': end
[12:25:59.797] [bmv2] [D] [thread 16893] [179.0] [cxt 0] Pipeline 'egress': start
[12:25:59.797] [bmv2] [T] [thread 16893] [179.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:25:59.797] [bmv2] [D] [thread 16897] [178.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:25:59.797] [bmv2] [T] [thread 16893] [179.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:25:59.797] [bmv2] [D] [thread 16893] [179.0] [cxt 0] Pipeline 'egress': end
[12:25:59.797] [bmv2] [D] [thread 16893] [179.0] [cxt 0] Deparser 'deparser': start
[12:25:59.797] [bmv2] [T] [thread 16893] [179.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:25:59.797] [bmv2] [D] [thread 16893] [179.0] [cxt 0] Deparsing header 'ethernet'
[12:25:59.797] [bmv2] [D] [thread 16893] [179.0] [cxt 0] Deparser 'deparser': end
[12:25:59.797] [bmv2] [D] [thread 16897] [179.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:26:01.845] [bmv2] [D] [thread 16892] [180.0] [cxt 0] Processing packet received on port 17
[12:26:01.845] [bmv2] [D] [thread 16892] [180.0] [cxt 0] Parser 'parser': start
[12:26:01.845] [bmv2] [D] [thread 16892] [180.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:01.845] [bmv2] [D] [thread 16892] [180.0] [cxt 0] Extracting header 'ethernet'
[12:26:01.846] [bmv2] [D] [thread 16892] [180.0] [cxt 0] Parser state 'start': key is 86dd
[12:26:01.846] [bmv2] [T] [thread 16892] [180.0] [cxt 0] Bytes parsed: 14
[12:26:01.846] [bmv2] [D] [thread 16892] [180.0] [cxt 0] Parser 'parser': end
[12:26:01.846] [bmv2] [D] [thread 16892] [180.0] [cxt 0] Pipeline 'ingress': start
[12:26:01.846] [bmv2] [T] [thread 16892] [180.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:01.846] [bmv2] [D] [thread 16892] [180.0] [cxt 0] Looking up key:

[12:26:01.846] [bmv2] [D] [thread 16892] [180.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:01.846] [bmv2] [D] [thread 16892] [180.0] [cxt 0] Action entry is resist171 - 
[12:26:01.846] [bmv2] [T] [thread 16892] [180.0] [cxt 0] Action resist171
[12:26:01.846] [bmv2] [T] [thread 16892] [180.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:01.846] [bmv2] [T] [thread 16892] [180.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:01.846] [bmv2] [T] [thread 16892] [180.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:01.846] [bmv2] [T] [thread 16892] [180.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:01.846] [bmv2] [T] [thread 16892] [180.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:01.846] [bmv2] [T] [thread 16892] [180.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:26:01.846] [bmv2] [D] [thread 16892] [180.0] [cxt 0] Pipeline 'ingress': end
[12:26:01.846] [bmv2] [D] [thread 16892] [180.0] [cxt 0] Egress port is 0
[12:26:01.848] [bmv2] [D] [thread 16892] [181.0] [cxt 0] Processing packet received on port 45
[12:26:01.848] [bmv2] [D] [thread 16892] [181.0] [cxt 0] Parser 'parser': start
[12:26:01.848] [bmv2] [D] [thread 16892] [181.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:01.848] [bmv2] [D] [thread 16892] [181.0] [cxt 0] Extracting header 'ethernet'
[12:26:01.848] [bmv2] [D] [thread 16892] [181.0] [cxt 0] Parser state 'start': key is 86dd
[12:26:01.848] [bmv2] [T] [thread 16892] [181.0] [cxt 0] Bytes parsed: 14
[12:26:01.848] [bmv2] [D] [thread 16892] [181.0] [cxt 0] Parser 'parser': end
[12:26:01.848] [bmv2] [D] [thread 16892] [181.0] [cxt 0] Pipeline 'ingress': start
[12:26:01.848] [bmv2] [T] [thread 16892] [181.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:01.848] [bmv2] [D] [thread 16892] [181.0] [cxt 0] Looking up key:

[12:26:01.848] [bmv2] [D] [thread 16892] [181.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:01.848] [bmv2] [D] [thread 16892] [181.0] [cxt 0] Action entry is resist171 - 
[12:26:01.848] [bmv2] [T] [thread 16892] [181.0] [cxt 0] Action resist171
[12:26:01.848] [bmv2] [T] [thread 16892] [181.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:01.848] [bmv2] [T] [thread 16892] [181.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:01.848] [bmv2] [T] [thread 16892] [181.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:01.848] [bmv2] [T] [thread 16892] [181.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:01.848] [bmv2] [T] [thread 16892] [181.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:01.848] [bmv2] [T] [thread 16892] [181.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:26:01.848] [bmv2] [D] [thread 16892] [181.0] [cxt 0] Pipeline 'ingress': end
[12:26:01.848] [bmv2] [D] [thread 16892] [181.0] [cxt 0] Egress port is 0
[12:26:01.849] [bmv2] [D] [thread 16892] [182.0] [cxt 0] Processing packet received on port 10
[12:26:01.849] [bmv2] [D] [thread 16892] [182.0] [cxt 0] Parser 'parser': start
[12:26:01.849] [bmv2] [D] [thread 16892] [182.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:01.849] [bmv2] [D] [thread 16892] [182.0] [cxt 0] Extracting header 'ethernet'
[12:26:01.849] [bmv2] [D] [thread 16892] [182.0] [cxt 0] Parser state 'start': key is 86dd
[12:26:01.849] [bmv2] [T] [thread 16892] [182.0] [cxt 0] Bytes parsed: 14
[12:26:01.849] [bmv2] [D] [thread 16892] [182.0] [cxt 0] Parser 'parser': end
[12:26:01.849] [bmv2] [D] [thread 16892] [182.0] [cxt 0] Pipeline 'ingress': start
[12:26:01.849] [bmv2] [T] [thread 16892] [182.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:01.849] [bmv2] [D] [thread 16892] [182.0] [cxt 0] Looking up key:

[12:26:01.849] [bmv2] [D] [thread 16892] [182.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:01.849] [bmv2] [D] [thread 16892] [182.0] [cxt 0] Action entry is resist171 - 
[12:26:01.849] [bmv2] [T] [thread 16892] [182.0] [cxt 0] Action resist171
[12:26:01.849] [bmv2] [T] [thread 16892] [182.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:01.849] [bmv2] [D] [thread 16893] [180.0] [cxt 0] Pipeline 'egress': start
[12:26:01.849] [bmv2] [T] [thread 16892] [182.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:01.849] [bmv2] [T] [thread 16892] [182.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:01.849] [bmv2] [T] [thread 16892] [182.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:01.849] [bmv2] [T] [thread 16892] [182.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:01.849] [bmv2] [T] [thread 16892] [182.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:26:01.849] [bmv2] [D] [thread 16892] [182.0] [cxt 0] Pipeline 'ingress': end
[12:26:01.849] [bmv2] [D] [thread 16892] [182.0] [cxt 0] Egress port is 0
[12:26:01.849] [bmv2] [D] [thread 16892] [183.0] [cxt 0] Processing packet received on port 32
[12:26:01.849] [bmv2] [D] [thread 16892] [183.0] [cxt 0] Parser 'parser': start
[12:26:01.849] [bmv2] [D] [thread 16892] [183.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:01.849] [bmv2] [D] [thread 16892] [183.0] [cxt 0] Extracting header 'ethernet'
[12:26:01.849] [bmv2] [D] [thread 16892] [183.0] [cxt 0] Parser state 'start': key is 86dd
[12:26:01.849] [bmv2] [T] [thread 16892] [183.0] [cxt 0] Bytes parsed: 14
[12:26:01.849] [bmv2] [D] [thread 16892] [183.0] [cxt 0] Parser 'parser': end
[12:26:01.849] [bmv2] [D] [thread 16892] [183.0] [cxt 0] Pipeline 'ingress': start
[12:26:01.849] [bmv2] [T] [thread 16892] [183.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:01.849] [bmv2] [D] [thread 16892] [183.0] [cxt 0] Looking up key:

[12:26:01.849] [bmv2] [D] [thread 16892] [183.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:01.849] [bmv2] [D] [thread 16892] [183.0] [cxt 0] Action entry is resist171 - 
[12:26:01.849] [bmv2] [T] [thread 16892] [183.0] [cxt 0] Action resist171
[12:26:01.849] [bmv2] [T] [thread 16892] [183.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:01.849] [bmv2] [T] [thread 16892] [183.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:01.849] [bmv2] [T] [thread 16892] [183.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:01.849] [bmv2] [T] [thread 16892] [183.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:01.849] [bmv2] [T] [thread 16892] [183.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:01.849] [bmv2] [T] [thread 16892] [183.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:26:01.849] [bmv2] [D] [thread 16892] [183.0] [cxt 0] Pipeline 'ingress': end
[12:26:01.849] [bmv2] [D] [thread 16892] [183.0] [cxt 0] Egress port is 0
[12:26:01.849] [bmv2] [T] [thread 16893] [180.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:01.850] [bmv2] [T] [thread 16893] [180.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:01.850] [bmv2] [D] [thread 16893] [180.0] [cxt 0] Pipeline 'egress': end
[12:26:01.850] [bmv2] [D] [thread 16893] [180.0] [cxt 0] Deparser 'deparser': start
[12:26:01.850] [bmv2] [T] [thread 16893] [180.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:26:01.850] [bmv2] [D] [thread 16893] [180.0] [cxt 0] Deparsing header 'ethernet'
[12:26:01.850] [bmv2] [D] [thread 16893] [180.0] [cxt 0] Deparser 'deparser': end
[12:26:01.850] [bmv2] [D] [thread 16893] [181.0] [cxt 0] Pipeline 'egress': start
[12:26:01.851] [bmv2] [T] [thread 16893] [181.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:01.851] [bmv2] [T] [thread 16893] [181.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:01.851] [bmv2] [D] [thread 16893] [181.0] [cxt 0] Pipeline 'egress': end
[12:26:01.851] [bmv2] [D] [thread 16893] [181.0] [cxt 0] Deparser 'deparser': start
[12:26:01.851] [bmv2] [T] [thread 16893] [181.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:26:01.851] [bmv2] [D] [thread 16893] [181.0] [cxt 0] Deparsing header 'ethernet'
[12:26:01.851] [bmv2] [D] [thread 16893] [181.0] [cxt 0] Deparser 'deparser': end
[12:26:01.851] [bmv2] [D] [thread 16893] [182.0] [cxt 0] Pipeline 'egress': start
[12:26:01.851] [bmv2] [T] [thread 16893] [182.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:01.851] [bmv2] [T] [thread 16893] [182.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:01.851] [bmv2] [D] [thread 16893] [182.0] [cxt 0] Pipeline 'egress': end
[12:26:01.851] [bmv2] [D] [thread 16893] [182.0] [cxt 0] Deparser 'deparser': start
[12:26:01.852] [bmv2] [T] [thread 16893] [182.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:26:01.852] [bmv2] [D] [thread 16893] [182.0] [cxt 0] Deparsing header 'ethernet'
[12:26:01.852] [bmv2] [D] [thread 16893] [182.0] [cxt 0] Deparser 'deparser': end
[12:26:01.851] [bmv2] [D] [thread 16897] [180.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:26:01.852] [bmv2] [D] [thread 16897] [181.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:26:01.852] [bmv2] [D] [thread 16897] [182.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:26:01.852] [bmv2] [D] [thread 16893] [183.0] [cxt 0] Pipeline 'egress': start
[12:26:01.852] [bmv2] [T] [thread 16893] [183.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:01.852] [bmv2] [T] [thread 16893] [183.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:01.852] [bmv2] [D] [thread 16893] [183.0] [cxt 0] Pipeline 'egress': end
[12:26:01.852] [bmv2] [D] [thread 16893] [183.0] [cxt 0] Deparser 'deparser': start
[12:26:01.852] [bmv2] [T] [thread 16893] [183.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:26:01.852] [bmv2] [D] [thread 16893] [183.0] [cxt 0] Deparsing header 'ethernet'
[12:26:01.852] [bmv2] [D] [thread 16893] [183.0] [cxt 0] Deparser 'deparser': end
[12:26:01.852] [bmv2] [D] [thread 16897] [183.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Processing packet received on port 3
[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Parser 'parser': start
[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Extracting header 'ethernet'
[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Parser state 'start': key is 0600
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] Bytes parsed: 14
[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Extracting header 'resist'
[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] Bytes parsed: 30
[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Extracting header 'ipv4'
[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] Bytes parsed: 50
[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Parser 'parser': end
[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Pipeline 'ingress': start
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Looking up key:

[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Action entry is resist171 - 
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] Action resist171
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] Applying table 'tbl_resist191'
[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Looking up key:

[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Table 'tbl_resist191': miss
[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Action entry is resist191 - 
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] Action resist191
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] Applying table 'tbl_resist193'
[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Looking up key:

[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Table 'tbl_resist193': miss
[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Action entry is resist193 - 
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] Action resist193
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] Read register 'causality_violation' at index 0 read value 16
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 17
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Looking up key:

[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] Action MyIngress.bounce_pkt
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] Applying table 'tbl_resist199'
[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Looking up key:

[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Table 'tbl_resist199': miss
[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Action entry is resist199 - 
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] Action resist199
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:26:03.195] [bmv2] [T] [thread 16892] [184.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Pipeline 'ingress': end
[12:26:03.195] [bmv2] [D] [thread 16892] [184.0] [cxt 0] Egress port is 3
[12:26:03.196] [bmv2] [D] [thread 16896] [184.0] [cxt 0] Pipeline 'egress': start
[12:26:03.196] [bmv2] [T] [thread 16896] [184.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:03.196] [bmv2] [T] [thread 16896] [184.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:03.196] [bmv2] [D] [thread 16896] [184.0] [cxt 0] Pipeline 'egress': end
[12:26:03.196] [bmv2] [D] [thread 16896] [184.0] [cxt 0] Deparser 'deparser': start
[12:26:03.196] [bmv2] [D] [thread 16896] [184.0] [cxt 0] Updating checksum 'cksum'
[12:26:03.196] [bmv2] [D] [thread 16896] [184.0] [cxt 0] Deparsing header 'ethernet'
[12:26:03.196] [bmv2] [D] [thread 16896] [184.0] [cxt 0] Deparsing header 'resist'
[12:26:03.196] [bmv2] [D] [thread 16896] [184.0] [cxt 0] Deparsing header 'ipv4'
[12:26:03.196] [bmv2] [D] [thread 16896] [184.0] [cxt 0] Deparser 'deparser': end
[12:26:03.196] [bmv2] [D] [thread 16897] [184.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:26:03.892] [bmv2] [D] [thread 16892] [185.0] [cxt 0] Processing packet received on port 3
[12:26:03.892] [bmv2] [D] [thread 16892] [185.0] [cxt 0] Parser 'parser': start
[12:26:03.892] [bmv2] [D] [thread 16892] [185.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:03.892] [bmv2] [D] [thread 16892] [185.0] [cxt 0] Extracting header 'ethernet'
[12:26:03.892] [bmv2] [D] [thread 16892] [185.0] [cxt 0] Parser state 'start': key is 86dd
[12:26:03.893] [bmv2] [T] [thread 16892] [185.0] [cxt 0] Bytes parsed: 14
[12:26:03.893] [bmv2] [D] [thread 16892] [185.0] [cxt 0] Parser 'parser': end
[12:26:03.893] [bmv2] [D] [thread 16892] [185.0] [cxt 0] Pipeline 'ingress': start
[12:26:03.893] [bmv2] [T] [thread 16892] [185.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:03.893] [bmv2] [D] [thread 16892] [185.0] [cxt 0] Looking up key:

[12:26:03.893] [bmv2] [D] [thread 16892] [185.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:03.893] [bmv2] [D] [thread 16892] [185.0] [cxt 0] Action entry is resist171 - 
[12:26:03.893] [bmv2] [T] [thread 16892] [185.0] [cxt 0] Action resist171
[12:26:03.893] [bmv2] [T] [thread 16892] [185.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:03.893] [bmv2] [T] [thread 16892] [185.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:03.893] [bmv2] [T] [thread 16892] [185.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:03.893] [bmv2] [T] [thread 16892] [185.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:03.893] [bmv2] [T] [thread 16892] [185.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:03.893] [bmv2] [T] [thread 16892] [185.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:26:03.893] [bmv2] [D] [thread 16892] [185.0] [cxt 0] Pipeline 'ingress': end
[12:26:03.893] [bmv2] [D] [thread 16892] [185.0] [cxt 0] Egress port is 0
[12:26:03.893] [bmv2] [D] [thread 16892] [186.0] [cxt 0] Processing packet received on port 11
[12:26:03.893] [bmv2] [D] [thread 16892] [186.0] [cxt 0] Parser 'parser': start
[12:26:03.893] [bmv2] [D] [thread 16892] [186.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:03.893] [bmv2] [D] [thread 16892] [186.0] [cxt 0] Extracting header 'ethernet'
[12:26:03.893] [bmv2] [D] [thread 16892] [186.0] [cxt 0] Parser state 'start': key is 86dd
[12:26:03.893] [bmv2] [T] [thread 16892] [186.0] [cxt 0] Bytes parsed: 14
[12:26:03.893] [bmv2] [D] [thread 16892] [186.0] [cxt 0] Parser 'parser': end
[12:26:03.893] [bmv2] [D] [thread 16892] [186.0] [cxt 0] Pipeline 'ingress': start
[12:26:03.893] [bmv2] [T] [thread 16892] [186.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:03.893] [bmv2] [D] [thread 16892] [186.0] [cxt 0] Looking up key:

[12:26:03.893] [bmv2] [D] [thread 16892] [186.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:03.894] [bmv2] [D] [thread 16892] [186.0] [cxt 0] Action entry is resist171 - 
[12:26:03.894] [bmv2] [T] [thread 16892] [186.0] [cxt 0] Action resist171
[12:26:03.894] [bmv2] [T] [thread 16892] [186.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:03.894] [bmv2] [T] [thread 16892] [186.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:03.894] [bmv2] [T] [thread 16892] [186.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:03.894] [bmv2] [T] [thread 16892] [186.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:03.894] [bmv2] [T] [thread 16892] [186.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:03.894] [bmv2] [T] [thread 16892] [186.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:26:03.894] [bmv2] [D] [thread 16892] [186.0] [cxt 0] Pipeline 'ingress': end
[12:26:03.894] [bmv2] [D] [thread 16892] [186.0] [cxt 0] Egress port is 0
[12:26:03.894] [bmv2] [D] [thread 16893] [185.0] [cxt 0] Pipeline 'egress': start
[12:26:03.894] [bmv2] [T] [thread 16893] [185.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:03.894] [bmv2] [T] [thread 16893] [185.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:03.894] [bmv2] [D] [thread 16893] [185.0] [cxt 0] Pipeline 'egress': end
[12:26:03.894] [bmv2] [D] [thread 16893] [185.0] [cxt 0] Deparser 'deparser': start
[12:26:03.894] [bmv2] [T] [thread 16893] [185.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:26:03.894] [bmv2] [D] [thread 16893] [185.0] [cxt 0] Deparsing header 'ethernet'
[12:26:03.894] [bmv2] [D] [thread 16893] [185.0] [cxt 0] Deparser 'deparser': end
[12:26:03.894] [bmv2] [D] [thread 16893] [186.0] [cxt 0] Pipeline 'egress': start
[12:26:03.894] [bmv2] [T] [thread 16893] [186.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:03.894] [bmv2] [T] [thread 16893] [186.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:03.894] [bmv2] [D] [thread 16893] [186.0] [cxt 0] Pipeline 'egress': end
[12:26:03.894] [bmv2] [D] [thread 16893] [186.0] [cxt 0] Deparser 'deparser': start
[12:26:03.894] [bmv2] [T] [thread 16893] [186.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:26:03.894] [bmv2] [D] [thread 16893] [186.0] [cxt 0] Deparsing header 'ethernet'
[12:26:03.894] [bmv2] [D] [thread 16893] [186.0] [cxt 0] Deparser 'deparser': end
[12:26:03.895] [bmv2] [D] [thread 16897] [185.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:26:03.895] [bmv2] [D] [thread 16897] [186.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Processing packet received on port 3
[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Parser 'parser': start
[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Extracting header 'ethernet'
[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Parser state 'start': key is 0600
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] Bytes parsed: 14
[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Extracting header 'resist'
[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] Bytes parsed: 30
[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Extracting header 'ipv4'
[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] Bytes parsed: 50
[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Parser 'parser': end
[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Pipeline 'ingress': start
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Looking up key:

[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Action entry is resist171 - 
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] Action resist171
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] Applying table 'tbl_resist191'
[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Looking up key:

[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Table 'tbl_resist191': miss
[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Action entry is resist191 - 
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] Action resist191
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] Applying table 'tbl_resist193'
[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Looking up key:

[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Table 'tbl_resist193': miss
[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Action entry is resist193 - 
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] Action resist193
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] Read register 'causality_violation' at index 0 read value 17
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 18
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Looking up key:

[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] Action MyIngress.bounce_pkt
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] Applying table 'tbl_resist199'
[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Looking up key:

[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Table 'tbl_resist199': miss
[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Action entry is resist199 - 
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] Action resist199
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:26:03.940] [bmv2] [T] [thread 16892] [187.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Pipeline 'ingress': end
[12:26:03.940] [bmv2] [D] [thread 16892] [187.0] [cxt 0] Egress port is 3
[12:26:03.940] [bmv2] [D] [thread 16896] [187.0] [cxt 0] Pipeline 'egress': start
[12:26:03.940] [bmv2] [T] [thread 16896] [187.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:03.940] [bmv2] [T] [thread 16896] [187.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:03.940] [bmv2] [D] [thread 16896] [187.0] [cxt 0] Pipeline 'egress': end
[12:26:03.940] [bmv2] [D] [thread 16896] [187.0] [cxt 0] Deparser 'deparser': start
[12:26:03.940] [bmv2] [D] [thread 16896] [187.0] [cxt 0] Updating checksum 'cksum'
[12:26:03.940] [bmv2] [D] [thread 16896] [187.0] [cxt 0] Deparsing header 'ethernet'
[12:26:03.940] [bmv2] [D] [thread 16896] [187.0] [cxt 0] Deparsing header 'resist'
[12:26:03.940] [bmv2] [D] [thread 16896] [187.0] [cxt 0] Deparsing header 'ipv4'
[12:26:03.940] [bmv2] [D] [thread 16896] [187.0] [cxt 0] Deparser 'deparser': end
[12:26:03.940] [bmv2] [D] [thread 16897] [187.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:26:05.945] [bmv2] [D] [thread 16892] [188.0] [cxt 0] Processing packet received on port 25
[12:26:05.945] [bmv2] [D] [thread 16892] [188.0] [cxt 0] Parser 'parser': start
[12:26:05.945] [bmv2] [D] [thread 16892] [188.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:05.945] [bmv2] [D] [thread 16892] [188.0] [cxt 0] Extracting header 'ethernet'
[12:26:05.945] [bmv2] [D] [thread 16892] [188.0] [cxt 0] Parser state 'start': key is 86dd
[12:26:05.945] [bmv2] [T] [thread 16892] [188.0] [cxt 0] Bytes parsed: 14
[12:26:05.945] [bmv2] [D] [thread 16892] [188.0] [cxt 0] Parser 'parser': end
[12:26:05.945] [bmv2] [D] [thread 16892] [188.0] [cxt 0] Pipeline 'ingress': start
[12:26:05.945] [bmv2] [T] [thread 16892] [188.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:05.945] [bmv2] [D] [thread 16892] [188.0] [cxt 0] Looking up key:

[12:26:05.945] [bmv2] [D] [thread 16892] [188.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:05.945] [bmv2] [D] [thread 16892] [188.0] [cxt 0] Action entry is resist171 - 
[12:26:05.945] [bmv2] [T] [thread 16892] [188.0] [cxt 0] Action resist171
[12:26:05.945] [bmv2] [T] [thread 16892] [188.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:05.947] [bmv2] [T] [thread 16892] [188.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:05.947] [bmv2] [T] [thread 16892] [188.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:05.947] [bmv2] [T] [thread 16892] [188.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:05.947] [bmv2] [T] [thread 16892] [188.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:05.947] [bmv2] [T] [thread 16892] [188.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:26:05.947] [bmv2] [D] [thread 16892] [188.0] [cxt 0] Pipeline 'ingress': end
[12:26:05.947] [bmv2] [D] [thread 16892] [188.0] [cxt 0] Egress port is 0
[12:26:05.948] [bmv2] [D] [thread 16892] [189.0] [cxt 0] Processing packet received on port 46
[12:26:05.948] [bmv2] [D] [thread 16892] [189.0] [cxt 0] Parser 'parser': start
[12:26:05.948] [bmv2] [D] [thread 16892] [189.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:05.948] [bmv2] [D] [thread 16892] [189.0] [cxt 0] Extracting header 'ethernet'
[12:26:05.948] [bmv2] [D] [thread 16892] [189.0] [cxt 0] Parser state 'start': key is 86dd
[12:26:05.948] [bmv2] [T] [thread 16892] [189.0] [cxt 0] Bytes parsed: 14
[12:26:05.948] [bmv2] [D] [thread 16892] [189.0] [cxt 0] Parser 'parser': end
[12:26:05.948] [bmv2] [D] [thread 16892] [189.0] [cxt 0] Pipeline 'ingress': start
[12:26:05.948] [bmv2] [T] [thread 16892] [189.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:05.948] [bmv2] [D] [thread 16892] [189.0] [cxt 0] Looking up key:

[12:26:05.948] [bmv2] [D] [thread 16892] [189.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:05.948] [bmv2] [D] [thread 16892] [189.0] [cxt 0] Action entry is resist171 - 
[12:26:05.948] [bmv2] [T] [thread 16892] [189.0] [cxt 0] Action resist171
[12:26:05.948] [bmv2] [T] [thread 16892] [189.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:05.948] [bmv2] [T] [thread 16892] [189.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:05.948] [bmv2] [T] [thread 16892] [189.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:05.948] [bmv2] [T] [thread 16892] [189.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:05.948] [bmv2] [T] [thread 16892] [189.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:05.948] [bmv2] [T] [thread 16892] [189.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:26:05.948] [bmv2] [D] [thread 16892] [189.0] [cxt 0] Pipeline 'ingress': end
[12:26:05.948] [bmv2] [D] [thread 16892] [189.0] [cxt 0] Egress port is 0
[12:26:05.948] [bmv2] [D] [thread 16892] [190.0] [cxt 0] Processing packet received on port 49
[12:26:05.948] [bmv2] [D] [thread 16892] [190.0] [cxt 0] Parser 'parser': start
[12:26:05.948] [bmv2] [D] [thread 16892] [190.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:05.948] [bmv2] [D] [thread 16892] [190.0] [cxt 0] Extracting header 'ethernet'
[12:26:05.948] [bmv2] [D] [thread 16892] [190.0] [cxt 0] Parser state 'start': key is 86dd
[12:26:05.948] [bmv2] [T] [thread 16892] [190.0] [cxt 0] Bytes parsed: 14
[12:26:05.948] [bmv2] [D] [thread 16892] [190.0] [cxt 0] Parser 'parser': end
[12:26:05.948] [bmv2] [D] [thread 16892] [190.0] [cxt 0] Pipeline 'ingress': start
[12:26:05.948] [bmv2] [T] [thread 16892] [190.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:05.948] [bmv2] [D] [thread 16893] [188.0] [cxt 0] Pipeline 'egress': start
[12:26:05.948] [bmv2] [T] [thread 16893] [188.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:05.948] [bmv2] [T] [thread 16893] [188.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:05.948] [bmv2] [D] [thread 16893] [188.0] [cxt 0] Pipeline 'egress': end
[12:26:05.948] [bmv2] [D] [thread 16893] [188.0] [cxt 0] Deparser 'deparser': start
[12:26:05.948] [bmv2] [T] [thread 16893] [188.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:26:05.948] [bmv2] [D] [thread 16893] [188.0] [cxt 0] Deparsing header 'ethernet'
[12:26:05.948] [bmv2] [D] [thread 16893] [188.0] [cxt 0] Deparser 'deparser': end
[12:26:05.948] [bmv2] [D] [thread 16893] [189.0] [cxt 0] Pipeline 'egress': start
[12:26:05.948] [bmv2] [T] [thread 16893] [189.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:05.948] [bmv2] [T] [thread 16893] [189.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:05.948] [bmv2] [D] [thread 16893] [189.0] [cxt 0] Pipeline 'egress': end
[12:26:05.948] [bmv2] [D] [thread 16893] [189.0] [cxt 0] Deparser 'deparser': start
[12:26:05.948] [bmv2] [T] [thread 16893] [189.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:26:05.949] [bmv2] [D] [thread 16893] [189.0] [cxt 0] Deparsing header 'ethernet'
[12:26:05.949] [bmv2] [D] [thread 16893] [189.0] [cxt 0] Deparser 'deparser': end
[12:26:05.950] [bmv2] [D] [thread 16897] [188.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:26:05.950] [bmv2] [D] [thread 16897] [189.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:26:05.948] [bmv2] [D] [thread 16892] [190.0] [cxt 0] Looking up key:

[12:26:05.951] [bmv2] [D] [thread 16892] [190.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:05.951] [bmv2] [D] [thread 16892] [190.0] [cxt 0] Action entry is resist171 - 
[12:26:05.951] [bmv2] [T] [thread 16892] [190.0] [cxt 0] Action resist171
[12:26:05.951] [bmv2] [T] [thread 16892] [190.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:05.951] [bmv2] [T] [thread 16892] [190.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:05.951] [bmv2] [T] [thread 16892] [190.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:05.951] [bmv2] [T] [thread 16892] [190.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:05.951] [bmv2] [T] [thread 16892] [190.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:05.951] [bmv2] [T] [thread 16892] [190.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:26:05.951] [bmv2] [D] [thread 16892] [190.0] [cxt 0] Pipeline 'ingress': end
[12:26:05.951] [bmv2] [D] [thread 16892] [190.0] [cxt 0] Egress port is 0
[12:26:05.955] [bmv2] [D] [thread 16893] [190.0] [cxt 0] Pipeline 'egress': start
[12:26:05.955] [bmv2] [T] [thread 16893] [190.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:05.955] [bmv2] [T] [thread 16893] [190.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:05.955] [bmv2] [D] [thread 16893] [190.0] [cxt 0] Pipeline 'egress': end
[12:26:05.955] [bmv2] [D] [thread 16893] [190.0] [cxt 0] Deparser 'deparser': start
[12:26:05.955] [bmv2] [T] [thread 16893] [190.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:26:05.955] [bmv2] [D] [thread 16893] [190.0] [cxt 0] Deparsing header 'ethernet'
[12:26:05.955] [bmv2] [D] [thread 16893] [190.0] [cxt 0] Deparser 'deparser': end
[12:26:05.956] [bmv2] [D] [thread 16897] [190.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:26:08.009] [bmv2] [D] [thread 16892] [191.0] [cxt 0] Processing packet received on port 29
[12:26:08.009] [bmv2] [D] [thread 16892] [191.0] [cxt 0] Parser 'parser': start
[12:26:08.009] [bmv2] [D] [thread 16892] [191.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:08.009] [bmv2] [D] [thread 16892] [191.0] [cxt 0] Extracting header 'ethernet'
[12:26:08.009] [bmv2] [D] [thread 16892] [191.0] [cxt 0] Parser state 'start': key is 86dd
[12:26:08.009] [bmv2] [T] [thread 16892] [191.0] [cxt 0] Bytes parsed: 14
[12:26:08.009] [bmv2] [D] [thread 16892] [191.0] [cxt 0] Parser 'parser': end
[12:26:08.009] [bmv2] [D] [thread 16892] [191.0] [cxt 0] Pipeline 'ingress': start
[12:26:08.009] [bmv2] [T] [thread 16892] [191.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:08.009] [bmv2] [D] [thread 16892] [191.0] [cxt 0] Looking up key:

[12:26:08.009] [bmv2] [D] [thread 16892] [191.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:08.009] [bmv2] [D] [thread 16892] [191.0] [cxt 0] Action entry is resist171 - 
[12:26:08.009] [bmv2] [T] [thread 16892] [191.0] [cxt 0] Action resist171
[12:26:08.009] [bmv2] [T] [thread 16892] [191.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:08.009] [bmv2] [T] [thread 16892] [191.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:08.009] [bmv2] [T] [thread 16892] [191.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:08.009] [bmv2] [T] [thread 16892] [191.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:08.009] [bmv2] [T] [thread 16892] [191.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:08.009] [bmv2] [T] [thread 16892] [191.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:26:08.009] [bmv2] [D] [thread 16892] [191.0] [cxt 0] Pipeline 'ingress': end
[12:26:08.009] [bmv2] [D] [thread 16892] [191.0] [cxt 0] Egress port is 0
[12:26:08.009] [bmv2] [D] [thread 16893] [191.0] [cxt 0] Pipeline 'egress': start
[12:26:08.009] [bmv2] [T] [thread 16893] [191.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:08.009] [bmv2] [T] [thread 16893] [191.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:08.009] [bmv2] [D] [thread 16893] [191.0] [cxt 0] Pipeline 'egress': end
[12:26:08.009] [bmv2] [D] [thread 16893] [191.0] [cxt 0] Deparser 'deparser': start
[12:26:08.010] [bmv2] [T] [thread 16893] [191.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:26:08.011] [bmv2] [D] [thread 16893] [191.0] [cxt 0] Deparsing header 'ethernet'
[12:26:08.011] [bmv2] [D] [thread 16893] [191.0] [cxt 0] Deparser 'deparser': end
[12:26:08.012] [bmv2] [D] [thread 16897] [191.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Processing packet received on port 3
[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Parser 'parser': start
[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Extracting header 'ethernet'
[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Parser state 'start': key is 0600
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] Bytes parsed: 14
[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Extracting header 'resist'
[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] Bytes parsed: 30
[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Extracting header 'ipv4'
[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] Bytes parsed: 50
[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Parser 'parser': end
[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Pipeline 'ingress': start
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Looking up key:

[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Action entry is resist171 - 
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] Action resist171
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] Applying table 'tbl_resist191'
[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Looking up key:

[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Table 'tbl_resist191': miss
[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Action entry is resist191 - 
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] Action resist191
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] Applying table 'tbl_resist193'
[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Looking up key:

[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Table 'tbl_resist193': miss
[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Action entry is resist193 - 
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] Action resist193
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] Read register 'causality_violation' at index 0 read value 18
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 19
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Looking up key:

[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] Action MyIngress.bounce_pkt
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] Applying table 'tbl_resist199'
[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Looking up key:

[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Table 'tbl_resist199': miss
[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Action entry is resist199 - 
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] Action resist199
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:26:08.237] [bmv2] [T] [thread 16892] [192.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Pipeline 'ingress': end
[12:26:08.237] [bmv2] [D] [thread 16892] [192.0] [cxt 0] Egress port is 3
[12:26:08.237] [bmv2] [D] [thread 16896] [192.0] [cxt 0] Pipeline 'egress': start
[12:26:08.237] [bmv2] [T] [thread 16896] [192.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:08.237] [bmv2] [T] [thread 16896] [192.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:08.237] [bmv2] [D] [thread 16896] [192.0] [cxt 0] Pipeline 'egress': end
[12:26:08.237] [bmv2] [D] [thread 16896] [192.0] [cxt 0] Deparser 'deparser': start
[12:26:08.237] [bmv2] [D] [thread 16896] [192.0] [cxt 0] Updating checksum 'cksum'
[12:26:08.237] [bmv2] [D] [thread 16896] [192.0] [cxt 0] Deparsing header 'ethernet'
[12:26:08.237] [bmv2] [D] [thread 16896] [192.0] [cxt 0] Deparsing header 'resist'
[12:26:08.237] [bmv2] [D] [thread 16896] [192.0] [cxt 0] Deparsing header 'ipv4'
[12:26:08.237] [bmv2] [D] [thread 16896] [192.0] [cxt 0] Deparser 'deparser': end
[12:26:08.238] [bmv2] [D] [thread 16897] [192.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Processing packet received on port 3
[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Parser 'parser': start
[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Extracting header 'ethernet'
[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Parser state 'start': key is 0600
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] Bytes parsed: 14
[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Extracting header 'resist'
[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] Bytes parsed: 30
[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Extracting header 'ipv4'
[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] Bytes parsed: 50
[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Parser 'parser': end
[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Pipeline 'ingress': start
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Looking up key:

[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Action entry is resist171 - 
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] Action resist171
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] Applying table 'tbl_resist191'
[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Looking up key:

[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Table 'tbl_resist191': miss
[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Action entry is resist191 - 
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] Action resist191
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] Applying table 'tbl_resist193'
[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Looking up key:

[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Table 'tbl_resist193': miss
[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Action entry is resist193 - 
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] Action resist193
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] Read register 'causality_violation' at index 0 read value 19
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 20
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Looking up key:

[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] Action MyIngress.bounce_pkt
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] Applying table 'tbl_resist199'
[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Looking up key:

[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Table 'tbl_resist199': miss
[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Action entry is resist199 - 
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] Action resist199
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:26:08.992] [bmv2] [T] [thread 16892] [193.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Pipeline 'ingress': end
[12:26:08.992] [bmv2] [D] [thread 16892] [193.0] [cxt 0] Egress port is 3
[12:26:08.992] [bmv2] [D] [thread 16896] [193.0] [cxt 0] Pipeline 'egress': start
[12:26:08.992] [bmv2] [T] [thread 16896] [193.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:08.992] [bmv2] [T] [thread 16896] [193.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:08.992] [bmv2] [D] [thread 16896] [193.0] [cxt 0] Pipeline 'egress': end
[12:26:08.992] [bmv2] [D] [thread 16896] [193.0] [cxt 0] Deparser 'deparser': start
[12:26:08.992] [bmv2] [D] [thread 16896] [193.0] [cxt 0] Updating checksum 'cksum'
[12:26:08.992] [bmv2] [D] [thread 16896] [193.0] [cxt 0] Deparsing header 'ethernet'
[12:26:08.992] [bmv2] [D] [thread 16896] [193.0] [cxt 0] Deparsing header 'resist'
[12:26:08.992] [bmv2] [D] [thread 16896] [193.0] [cxt 0] Deparsing header 'ipv4'
[12:26:08.992] [bmv2] [D] [thread 16896] [193.0] [cxt 0] Deparser 'deparser': end
[12:26:08.992] [bmv2] [D] [thread 16897] [193.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:26:10.035] [bmv2] [D] [thread 16892] [194.0] [cxt 0] Processing packet received on port 51
[12:26:10.035] [bmv2] [D] [thread 16892] [194.0] [cxt 0] Parser 'parser': start
[12:26:10.035] [bmv2] [D] [thread 16892] [194.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:10.035] [bmv2] [D] [thread 16892] [194.0] [cxt 0] Extracting header 'ethernet'
[12:26:10.035] [bmv2] [D] [thread 16892] [194.0] [cxt 0] Parser state 'start': key is 86dd
[12:26:10.035] [bmv2] [T] [thread 16892] [194.0] [cxt 0] Bytes parsed: 14
[12:26:10.035] [bmv2] [D] [thread 16892] [194.0] [cxt 0] Parser 'parser': end
[12:26:10.035] [bmv2] [D] [thread 16892] [194.0] [cxt 0] Pipeline 'ingress': start
[12:26:10.035] [bmv2] [T] [thread 16892] [194.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:10.035] [bmv2] [D] [thread 16892] [194.0] [cxt 0] Looking up key:

[12:26:10.035] [bmv2] [D] [thread 16892] [194.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:10.035] [bmv2] [D] [thread 16892] [194.0] [cxt 0] Action entry is resist171 - 
[12:26:10.035] [bmv2] [T] [thread 16892] [194.0] [cxt 0] Action resist171
[12:26:10.035] [bmv2] [T] [thread 16892] [194.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:10.035] [bmv2] [T] [thread 16892] [194.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:10.035] [bmv2] [T] [thread 16892] [194.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:10.035] [bmv2] [T] [thread 16892] [194.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:10.035] [bmv2] [T] [thread 16892] [194.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:10.035] [bmv2] [T] [thread 16892] [194.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:26:10.035] [bmv2] [D] [thread 16892] [194.0] [cxt 0] Pipeline 'ingress': end
[12:26:10.035] [bmv2] [D] [thread 16892] [194.0] [cxt 0] Egress port is 0
[12:26:10.035] [bmv2] [D] [thread 16893] [194.0] [cxt 0] Pipeline 'egress': start
[12:26:10.035] [bmv2] [T] [thread 16893] [194.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:10.035] [bmv2] [T] [thread 16893] [194.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:10.035] [bmv2] [D] [thread 16893] [194.0] [cxt 0] Pipeline 'egress': end
[12:26:10.035] [bmv2] [D] [thread 16893] [194.0] [cxt 0] Deparser 'deparser': start
[12:26:10.035] [bmv2] [T] [thread 16893] [194.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:26:10.035] [bmv2] [D] [thread 16893] [194.0] [cxt 0] Deparsing header 'ethernet'
[12:26:10.035] [bmv2] [D] [thread 16893] [194.0] [cxt 0] Deparser 'deparser': end
[12:26:10.036] [bmv2] [D] [thread 16897] [194.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:26:12.083] [bmv2] [D] [thread 16892] [195.0] [cxt 0] Processing packet received on port 37
[12:26:12.083] [bmv2] [D] [thread 16892] [195.0] [cxt 0] Parser 'parser': start
[12:26:12.083] [bmv2] [D] [thread 16892] [195.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:12.083] [bmv2] [D] [thread 16892] [195.0] [cxt 0] Extracting header 'ethernet'
[12:26:12.083] [bmv2] [D] [thread 16892] [195.0] [cxt 0] Parser state 'start': key is 86dd
[12:26:12.083] [bmv2] [T] [thread 16892] [195.0] [cxt 0] Bytes parsed: 14
[12:26:12.083] [bmv2] [D] [thread 16892] [195.0] [cxt 0] Parser 'parser': end
[12:26:12.083] [bmv2] [D] [thread 16892] [195.0] [cxt 0] Pipeline 'ingress': start
[12:26:12.083] [bmv2] [T] [thread 16892] [195.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:12.083] [bmv2] [D] [thread 16892] [195.0] [cxt 0] Looking up key:

[12:26:12.083] [bmv2] [D] [thread 16892] [195.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:12.083] [bmv2] [D] [thread 16892] [195.0] [cxt 0] Action entry is resist171 - 
[12:26:12.083] [bmv2] [T] [thread 16892] [195.0] [cxt 0] Action resist171
[12:26:12.083] [bmv2] [T] [thread 16892] [195.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:12.083] [bmv2] [T] [thread 16892] [195.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:12.083] [bmv2] [T] [thread 16892] [195.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:12.083] [bmv2] [T] [thread 16892] [195.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:12.083] [bmv2] [T] [thread 16892] [195.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:12.083] [bmv2] [T] [thread 16892] [195.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:26:12.083] [bmv2] [D] [thread 16892] [195.0] [cxt 0] Pipeline 'ingress': end
[12:26:12.083] [bmv2] [D] [thread 16892] [195.0] [cxt 0] Egress port is 0
[12:26:12.083] [bmv2] [D] [thread 16893] [195.0] [cxt 0] Pipeline 'egress': start
[12:26:12.083] [bmv2] [T] [thread 16893] [195.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:12.083] [bmv2] [T] [thread 16893] [195.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:12.083] [bmv2] [D] [thread 16893] [195.0] [cxt 0] Pipeline 'egress': end
[12:26:12.083] [bmv2] [D] [thread 16893] [195.0] [cxt 0] Deparser 'deparser': start
[12:26:12.083] [bmv2] [T] [thread 16893] [195.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:26:12.083] [bmv2] [D] [thread 16893] [195.0] [cxt 0] Deparsing header 'ethernet'
[12:26:12.083] [bmv2] [D] [thread 16893] [195.0] [cxt 0] Deparser 'deparser': end
[12:26:12.084] [bmv2] [D] [thread 16897] [195.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:26:13.289] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Processing packet received on port 3
[12:26:13.289] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Parser 'parser': start
[12:26:13.289] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:13.289] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Extracting header 'ethernet'
[12:26:13.289] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Parser state 'start': key is 0600
[12:26:13.289] [bmv2] [T] [thread 16892] [196.0] [cxt 0] Bytes parsed: 14
[12:26:13.289] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:26:13.289] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Extracting header 'resist'
[12:26:13.289] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:26:13.289] [bmv2] [T] [thread 16892] [196.0] [cxt 0] Bytes parsed: 30
[12:26:13.289] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:26:13.289] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Extracting header 'ipv4'
[12:26:13.289] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:26:13.289] [bmv2] [T] [thread 16892] [196.0] [cxt 0] Bytes parsed: 50
[12:26:13.289] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Parser 'parser': end
[12:26:13.289] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Pipeline 'ingress': start
[12:26:13.289] [bmv2] [T] [thread 16892] [196.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:13.289] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Looking up key:

[12:26:13.289] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:13.289] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Action entry is resist171 - 
[12:26:13.289] [bmv2] [T] [thread 16892] [196.0] [cxt 0] Action resist171
[12:26:13.289] [bmv2] [T] [thread 16892] [196.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:13.289] [bmv2] [T] [thread 16892] [196.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:13.289] [bmv2] [T] [thread 16892] [196.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:13.289] [bmv2] [T] [thread 16892] [196.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:13.289] [bmv2] [T] [thread 16892] [196.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:13.289] [bmv2] [T] [thread 16892] [196.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:26:13.289] [bmv2] [T] [thread 16892] [196.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:26:13.289] [bmv2] [T] [thread 16892] [196.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:26:13.289] [bmv2] [T] [thread 16892] [196.0] [cxt 0] Applying table 'tbl_resist191'
[12:26:13.289] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Looking up key:

[12:26:13.289] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Table 'tbl_resist191': miss
[12:26:13.289] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Action entry is resist191 - 
[12:26:13.289] [bmv2] [T] [thread 16892] [196.0] [cxt 0] Action resist191
[12:26:13.289] [bmv2] [T] [thread 16892] [196.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:26:13.289] [bmv2] [T] [thread 16892] [196.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:26:13.289] [bmv2] [T] [thread 16892] [196.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:26:13.289] [bmv2] [T] [thread 16892] [196.0] [cxt 0] Applying table 'tbl_resist193'
[12:26:13.289] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Looking up key:

[12:26:13.289] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Table 'tbl_resist193': miss
[12:26:13.289] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Action entry is resist193 - 
[12:26:13.289] [bmv2] [T] [thread 16892] [196.0] [cxt 0] Action resist193
[12:26:13.289] [bmv2] [T] [thread 16892] [196.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:26:13.289] [bmv2] [T] [thread 16892] [196.0] [cxt 0] Read register 'causality_violation' at index 0 read value 20
[12:26:13.289] [bmv2] [T] [thread 16892] [196.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:26:13.289] [bmv2] [T] [thread 16892] [196.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:26:13.290] [bmv2] [T] [thread 16892] [196.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 21
[12:26:13.290] [bmv2] [T] [thread 16892] [196.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:26:13.290] [bmv2] [T] [thread 16892] [196.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:26:13.290] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Looking up key:

[12:26:13.290] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:26:13.290] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:26:13.290] [bmv2] [T] [thread 16892] [196.0] [cxt 0] Action MyIngress.bounce_pkt
[12:26:13.290] [bmv2] [T] [thread 16892] [196.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:26:13.290] [bmv2] [T] [thread 16892] [196.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:26:13.290] [bmv2] [T] [thread 16892] [196.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:26:13.290] [bmv2] [T] [thread 16892] [196.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:26:13.290] [bmv2] [T] [thread 16892] [196.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:26:13.290] [bmv2] [T] [thread 16892] [196.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:26:13.290] [bmv2] [T] [thread 16892] [196.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:26:13.290] [bmv2] [T] [thread 16892] [196.0] [cxt 0] Applying table 'tbl_resist199'
[12:26:13.290] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Looking up key:

[12:26:13.290] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Table 'tbl_resist199': miss
[12:26:13.290] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Action entry is resist199 - 
[12:26:13.290] [bmv2] [T] [thread 16892] [196.0] [cxt 0] Action resist199
[12:26:13.290] [bmv2] [T] [thread 16892] [196.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:26:13.290] [bmv2] [T] [thread 16892] [196.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:26:13.290] [bmv2] [T] [thread 16892] [196.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:26:13.290] [bmv2] [T] [thread 16892] [196.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:26:13.290] [bmv2] [T] [thread 16892] [196.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:26:13.290] [bmv2] [T] [thread 16892] [196.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:26:13.290] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Pipeline 'ingress': end
[12:26:13.290] [bmv2] [D] [thread 16892] [196.0] [cxt 0] Egress port is 3
[12:26:13.290] [bmv2] [D] [thread 16896] [196.0] [cxt 0] Pipeline 'egress': start
[12:26:13.290] [bmv2] [T] [thread 16896] [196.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:13.290] [bmv2] [T] [thread 16896] [196.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:13.290] [bmv2] [D] [thread 16896] [196.0] [cxt 0] Pipeline 'egress': end
[12:26:13.290] [bmv2] [D] [thread 16896] [196.0] [cxt 0] Deparser 'deparser': start
[12:26:13.290] [bmv2] [D] [thread 16896] [196.0] [cxt 0] Updating checksum 'cksum'
[12:26:13.290] [bmv2] [D] [thread 16896] [196.0] [cxt 0] Deparsing header 'ethernet'
[12:26:13.290] [bmv2] [D] [thread 16896] [196.0] [cxt 0] Deparsing header 'resist'
[12:26:13.290] [bmv2] [D] [thread 16896] [196.0] [cxt 0] Deparsing header 'ipv4'
[12:26:13.290] [bmv2] [D] [thread 16896] [196.0] [cxt 0] Deparser 'deparser': end
[12:26:13.290] [bmv2] [D] [thread 16897] [196.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:26:18.330] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Processing packet received on port 3
[12:26:18.330] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Parser 'parser': start
[12:26:18.330] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:18.330] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Extracting header 'ethernet'
[12:26:18.330] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Parser state 'start': key is 0600
[12:26:18.330] [bmv2] [T] [thread 16892] [197.0] [cxt 0] Bytes parsed: 14
[12:26:18.330] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:26:18.330] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Extracting header 'resist'
[12:26:18.330] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:26:18.330] [bmv2] [T] [thread 16892] [197.0] [cxt 0] Bytes parsed: 30
[12:26:18.330] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:26:18.331] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Extracting header 'ipv4'
[12:26:18.331] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:26:18.331] [bmv2] [T] [thread 16892] [197.0] [cxt 0] Bytes parsed: 50
[12:26:18.331] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Parser 'parser': end
[12:26:18.331] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Pipeline 'ingress': start
[12:26:18.331] [bmv2] [T] [thread 16892] [197.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:18.331] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Looking up key:

[12:26:18.331] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:18.331] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Action entry is resist171 - 
[12:26:18.331] [bmv2] [T] [thread 16892] [197.0] [cxt 0] Action resist171
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] Applying table 'tbl_resist191'
[12:26:18.335] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Looking up key:

[12:26:18.335] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Table 'tbl_resist191': miss
[12:26:18.335] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Action entry is resist191 - 
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] Action resist191
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] Applying table 'tbl_resist193'
[12:26:18.335] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Looking up key:

[12:26:18.335] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Table 'tbl_resist193': miss
[12:26:18.335] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Action entry is resist193 - 
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] Action resist193
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] Read register 'causality_violation' at index 0 read value 21
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 22
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:26:18.335] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Looking up key:

[12:26:18.335] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:26:18.335] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] Action MyIngress.bounce_pkt
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] Applying table 'tbl_resist199'
[12:26:18.335] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Looking up key:

[12:26:18.335] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Table 'tbl_resist199': miss
[12:26:18.335] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Action entry is resist199 - 
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] Action resist199
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:26:18.335] [bmv2] [T] [thread 16892] [197.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:26:18.335] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Pipeline 'ingress': end
[12:26:18.335] [bmv2] [D] [thread 16892] [197.0] [cxt 0] Egress port is 3
[12:26:18.337] [bmv2] [D] [thread 16896] [197.0] [cxt 0] Pipeline 'egress': start
[12:26:18.337] [bmv2] [T] [thread 16896] [197.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:18.337] [bmv2] [T] [thread 16896] [197.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:18.337] [bmv2] [D] [thread 16896] [197.0] [cxt 0] Pipeline 'egress': end
[12:26:18.337] [bmv2] [D] [thread 16896] [197.0] [cxt 0] Deparser 'deparser': start
[12:26:18.337] [bmv2] [D] [thread 16896] [197.0] [cxt 0] Updating checksum 'cksum'
[12:26:18.337] [bmv2] [D] [thread 16896] [197.0] [cxt 0] Deparsing header 'ethernet'
[12:26:18.337] [bmv2] [D] [thread 16896] [197.0] [cxt 0] Deparsing header 'resist'
[12:26:18.337] [bmv2] [D] [thread 16896] [197.0] [cxt 0] Deparsing header 'ipv4'
[12:26:18.337] [bmv2] [D] [thread 16896] [197.0] [cxt 0] Deparser 'deparser': end
[12:26:18.337] [bmv2] [D] [thread 16897] [197.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Processing packet received on port 3
[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Parser 'parser': start
[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Extracting header 'ethernet'
[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Parser state 'start': key is 0600
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] Bytes parsed: 14
[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Extracting header 'resist'
[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] Bytes parsed: 30
[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Extracting header 'ipv4'
[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] Bytes parsed: 50
[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Parser 'parser': end
[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Pipeline 'ingress': start
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Looking up key:

[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Action entry is resist171 - 
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] Action resist171
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] Applying table 'tbl_resist191'
[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Looking up key:

[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Table 'tbl_resist191': miss
[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Action entry is resist191 - 
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] Action resist191
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] Applying table 'tbl_resist193'
[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Looking up key:

[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Table 'tbl_resist193': miss
[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Action entry is resist193 - 
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] Action resist193
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] Read register 'causality_violation' at index 0 read value 22
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 23
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Looking up key:

[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] Action MyIngress.bounce_pkt
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] Applying table 'tbl_resist199'
[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Looking up key:

[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Table 'tbl_resist199': miss
[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Action entry is resist199 - 
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] Action resist199
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:26:23.372] [bmv2] [T] [thread 16892] [198.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Pipeline 'ingress': end
[12:26:23.372] [bmv2] [D] [thread 16892] [198.0] [cxt 0] Egress port is 3
[12:26:23.373] [bmv2] [D] [thread 16896] [198.0] [cxt 0] Pipeline 'egress': start
[12:26:23.373] [bmv2] [T] [thread 16896] [198.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:23.373] [bmv2] [T] [thread 16896] [198.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:23.373] [bmv2] [D] [thread 16896] [198.0] [cxt 0] Pipeline 'egress': end
[12:26:23.373] [bmv2] [D] [thread 16896] [198.0] [cxt 0] Deparser 'deparser': start
[12:26:23.373] [bmv2] [D] [thread 16896] [198.0] [cxt 0] Updating checksum 'cksum'
[12:26:23.373] [bmv2] [D] [thread 16896] [198.0] [cxt 0] Deparsing header 'ethernet'
[12:26:23.373] [bmv2] [D] [thread 16896] [198.0] [cxt 0] Deparsing header 'resist'
[12:26:23.373] [bmv2] [D] [thread 16896] [198.0] [cxt 0] Deparsing header 'ipv4'
[12:26:23.373] [bmv2] [D] [thread 16896] [198.0] [cxt 0] Deparser 'deparser': end
[12:26:23.373] [bmv2] [D] [thread 16897] [198.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:26:24.084] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Processing packet received on port 3
[12:26:24.084] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Parser 'parser': start
[12:26:24.084] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:24.084] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Extracting header 'ethernet'
[12:26:24.084] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Parser state 'start': key is 0600
[12:26:24.084] [bmv2] [T] [thread 16892] [199.0] [cxt 0] Bytes parsed: 14
[12:26:24.084] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:26:24.084] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Extracting header 'resist'
[12:26:24.084] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:26:24.084] [bmv2] [T] [thread 16892] [199.0] [cxt 0] Bytes parsed: 30
[12:26:24.084] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:26:24.084] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Extracting header 'ipv4'
[12:26:24.084] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:26:24.084] [bmv2] [T] [thread 16892] [199.0] [cxt 0] Bytes parsed: 50
[12:26:24.084] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Parser 'parser': end
[12:26:24.084] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Pipeline 'ingress': start
[12:26:24.084] [bmv2] [T] [thread 16892] [199.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:24.084] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Looking up key:

[12:26:24.084] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:24.084] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Action entry is resist171 - 
[12:26:24.084] [bmv2] [T] [thread 16892] [199.0] [cxt 0] Action resist171
[12:26:24.084] [bmv2] [T] [thread 16892] [199.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:24.084] [bmv2] [T] [thread 16892] [199.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:24.084] [bmv2] [T] [thread 16892] [199.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:24.084] [bmv2] [T] [thread 16892] [199.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:24.084] [bmv2] [T] [thread 16892] [199.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:24.084] [bmv2] [T] [thread 16892] [199.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:26:24.084] [bmv2] [T] [thread 16892] [199.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:26:24.084] [bmv2] [T] [thread 16892] [199.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:26:24.084] [bmv2] [T] [thread 16892] [199.0] [cxt 0] Applying table 'tbl_resist191'
[12:26:24.084] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Looking up key:

[12:26:24.084] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Table 'tbl_resist191': miss
[12:26:24.084] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Action entry is resist191 - 
[12:26:24.084] [bmv2] [T] [thread 16892] [199.0] [cxt 0] Action resist191
[12:26:24.084] [bmv2] [T] [thread 16892] [199.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:26:24.084] [bmv2] [T] [thread 16892] [199.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:26:24.084] [bmv2] [T] [thread 16892] [199.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:26:24.084] [bmv2] [T] [thread 16892] [199.0] [cxt 0] Applying table 'tbl_resist193'
[12:26:24.084] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Looking up key:

[12:26:24.084] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Table 'tbl_resist193': miss
[12:26:24.084] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Action entry is resist193 - 
[12:26:24.084] [bmv2] [T] [thread 16892] [199.0] [cxt 0] Action resist193
[12:26:24.084] [bmv2] [T] [thread 16892] [199.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:26:24.084] [bmv2] [T] [thread 16892] [199.0] [cxt 0] Read register 'causality_violation' at index 0 read value 23
[12:26:24.084] [bmv2] [T] [thread 16892] [199.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:26:24.084] [bmv2] [T] [thread 16892] [199.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:26:24.085] [bmv2] [T] [thread 16892] [199.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 24
[12:26:24.085] [bmv2] [T] [thread 16892] [199.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:26:24.085] [bmv2] [T] [thread 16892] [199.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:26:24.085] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Looking up key:

[12:26:24.085] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:26:24.085] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:26:24.085] [bmv2] [T] [thread 16892] [199.0] [cxt 0] Action MyIngress.bounce_pkt
[12:26:24.085] [bmv2] [T] [thread 16892] [199.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:26:24.085] [bmv2] [T] [thread 16892] [199.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:26:24.085] [bmv2] [T] [thread 16892] [199.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:26:24.085] [bmv2] [T] [thread 16892] [199.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:26:24.085] [bmv2] [T] [thread 16892] [199.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:26:24.085] [bmv2] [T] [thread 16892] [199.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:26:24.085] [bmv2] [T] [thread 16892] [199.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:26:24.085] [bmv2] [T] [thread 16892] [199.0] [cxt 0] Applying table 'tbl_resist199'
[12:26:24.085] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Looking up key:

[12:26:24.085] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Table 'tbl_resist199': miss
[12:26:24.085] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Action entry is resist199 - 
[12:26:24.085] [bmv2] [T] [thread 16892] [199.0] [cxt 0] Action resist199
[12:26:24.085] [bmv2] [T] [thread 16892] [199.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:26:24.085] [bmv2] [T] [thread 16892] [199.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:26:24.085] [bmv2] [T] [thread 16892] [199.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:26:24.085] [bmv2] [T] [thread 16892] [199.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:26:24.085] [bmv2] [T] [thread 16892] [199.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:26:24.085] [bmv2] [T] [thread 16892] [199.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:26:24.085] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Pipeline 'ingress': end
[12:26:24.085] [bmv2] [D] [thread 16892] [199.0] [cxt 0] Egress port is 3
[12:26:24.085] [bmv2] [D] [thread 16896] [199.0] [cxt 0] Pipeline 'egress': start
[12:26:24.085] [bmv2] [T] [thread 16896] [199.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:24.085] [bmv2] [T] [thread 16896] [199.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:24.085] [bmv2] [D] [thread 16896] [199.0] [cxt 0] Pipeline 'egress': end
[12:26:24.085] [bmv2] [D] [thread 16896] [199.0] [cxt 0] Deparser 'deparser': start
[12:26:24.085] [bmv2] [D] [thread 16896] [199.0] [cxt 0] Updating checksum 'cksum'
[12:26:24.085] [bmv2] [D] [thread 16896] [199.0] [cxt 0] Deparsing header 'ethernet'
[12:26:24.085] [bmv2] [D] [thread 16896] [199.0] [cxt 0] Deparsing header 'resist'
[12:26:24.085] [bmv2] [D] [thread 16896] [199.0] [cxt 0] Deparsing header 'ipv4'
[12:26:24.085] [bmv2] [D] [thread 16896] [199.0] [cxt 0] Deparser 'deparser': end
[12:26:24.086] [bmv2] [D] [thread 16897] [199.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Processing packet received on port 3
[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Parser 'parser': start
[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Extracting header 'ethernet'
[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Parser state 'start': key is 0600
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] Bytes parsed: 14
[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Extracting header 'resist'
[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] Bytes parsed: 30
[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Extracting header 'ipv4'
[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] Bytes parsed: 50
[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Parser 'parser': end
[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Pipeline 'ingress': start
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Looking up key:

[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Action entry is resist171 - 
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] Action resist171
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] Applying table 'tbl_resist191'
[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Looking up key:

[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Table 'tbl_resist191': miss
[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Action entry is resist191 - 
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] Action resist191
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] Applying table 'tbl_resist193'
[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Looking up key:

[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Table 'tbl_resist193': miss
[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Action entry is resist193 - 
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] Action resist193
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] Read register 'causality_violation' at index 0 read value 24
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 25
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Looking up key:

[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] Action MyIngress.bounce_pkt
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] Applying table 'tbl_resist199'
[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Looking up key:

[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Table 'tbl_resist199': miss
[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Action entry is resist199 - 
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] Action resist199
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:26:28.477] [bmv2] [T] [thread 16892] [200.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Pipeline 'ingress': end
[12:26:28.477] [bmv2] [D] [thread 16892] [200.0] [cxt 0] Egress port is 3
[12:26:28.477] [bmv2] [D] [thread 16896] [200.0] [cxt 0] Pipeline 'egress': start
[12:26:28.477] [bmv2] [T] [thread 16896] [200.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:28.477] [bmv2] [T] [thread 16896] [200.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:28.477] [bmv2] [D] [thread 16896] [200.0] [cxt 0] Pipeline 'egress': end
[12:26:28.477] [bmv2] [D] [thread 16896] [200.0] [cxt 0] Deparser 'deparser': start
[12:26:28.477] [bmv2] [D] [thread 16896] [200.0] [cxt 0] Updating checksum 'cksum'
[12:26:28.477] [bmv2] [D] [thread 16896] [200.0] [cxt 0] Deparsing header 'ethernet'
[12:26:28.477] [bmv2] [D] [thread 16896] [200.0] [cxt 0] Deparsing header 'resist'
[12:26:28.477] [bmv2] [D] [thread 16896] [200.0] [cxt 0] Deparsing header 'ipv4'
[12:26:28.477] [bmv2] [D] [thread 16896] [200.0] [cxt 0] Deparser 'deparser': end
[12:26:28.477] [bmv2] [D] [thread 16897] [200.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:26:34.140] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Processing packet received on port 3
[12:26:34.140] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Parser 'parser': start
[12:26:34.140] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:34.140] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Extracting header 'ethernet'
[12:26:34.140] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Parser state 'start': key is 0600
[12:26:34.140] [bmv2] [T] [thread 16892] [201.0] [cxt 0] Bytes parsed: 14
[12:26:34.140] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:26:34.140] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Extracting header 'resist'
[12:26:34.140] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:26:34.140] [bmv2] [T] [thread 16892] [201.0] [cxt 0] Bytes parsed: 30
[12:26:34.140] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:26:34.140] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Extracting header 'ipv4'
[12:26:34.140] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:26:34.140] [bmv2] [T] [thread 16892] [201.0] [cxt 0] Bytes parsed: 50
[12:26:34.140] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Parser 'parser': end
[12:26:34.140] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Pipeline 'ingress': start
[12:26:34.140] [bmv2] [T] [thread 16892] [201.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:34.140] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Looking up key:

[12:26:34.140] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:34.140] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Action entry is resist171 - 
[12:26:34.140] [bmv2] [T] [thread 16892] [201.0] [cxt 0] Action resist171
[12:26:34.140] [bmv2] [T] [thread 16892] [201.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:34.140] [bmv2] [T] [thread 16892] [201.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:34.140] [bmv2] [T] [thread 16892] [201.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:34.140] [bmv2] [T] [thread 16892] [201.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:34.140] [bmv2] [T] [thread 16892] [201.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:34.140] [bmv2] [T] [thread 16892] [201.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:26:34.140] [bmv2] [T] [thread 16892] [201.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:26:34.140] [bmv2] [T] [thread 16892] [201.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:26:34.140] [bmv2] [T] [thread 16892] [201.0] [cxt 0] Applying table 'tbl_resist191'
[12:26:34.140] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Looking up key:

[12:26:34.140] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Table 'tbl_resist191': miss
[12:26:34.140] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Action entry is resist191 - 
[12:26:34.140] [bmv2] [T] [thread 16892] [201.0] [cxt 0] Action resist191
[12:26:34.140] [bmv2] [T] [thread 16892] [201.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:26:34.140] [bmv2] [T] [thread 16892] [201.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:26:34.140] [bmv2] [T] [thread 16892] [201.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:26:34.141] [bmv2] [T] [thread 16892] [201.0] [cxt 0] Applying table 'tbl_resist193'
[12:26:34.141] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Looking up key:

[12:26:34.141] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Table 'tbl_resist193': miss
[12:26:34.141] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Action entry is resist193 - 
[12:26:34.141] [bmv2] [T] [thread 16892] [201.0] [cxt 0] Action resist193
[12:26:34.141] [bmv2] [T] [thread 16892] [201.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:26:34.141] [bmv2] [T] [thread 16892] [201.0] [cxt 0] Read register 'causality_violation' at index 0 read value 25
[12:26:34.141] [bmv2] [T] [thread 16892] [201.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:26:34.141] [bmv2] [T] [thread 16892] [201.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:26:34.141] [bmv2] [T] [thread 16892] [201.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 26
[12:26:34.141] [bmv2] [T] [thread 16892] [201.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:26:34.141] [bmv2] [T] [thread 16892] [201.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:26:34.141] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Looking up key:

[12:26:34.141] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:26:34.141] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:26:34.141] [bmv2] [T] [thread 16892] [201.0] [cxt 0] Action MyIngress.bounce_pkt
[12:26:34.141] [bmv2] [T] [thread 16892] [201.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:26:34.141] [bmv2] [T] [thread 16892] [201.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:26:34.141] [bmv2] [T] [thread 16892] [201.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:26:34.141] [bmv2] [T] [thread 16892] [201.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:26:34.141] [bmv2] [T] [thread 16892] [201.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:26:34.141] [bmv2] [T] [thread 16892] [201.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:26:34.141] [bmv2] [T] [thread 16892] [201.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:26:34.141] [bmv2] [T] [thread 16892] [201.0] [cxt 0] Applying table 'tbl_resist199'
[12:26:34.141] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Looking up key:

[12:26:34.141] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Table 'tbl_resist199': miss
[12:26:34.141] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Action entry is resist199 - 
[12:26:34.141] [bmv2] [T] [thread 16892] [201.0] [cxt 0] Action resist199
[12:26:34.141] [bmv2] [T] [thread 16892] [201.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:26:34.141] [bmv2] [T] [thread 16892] [201.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:26:34.141] [bmv2] [T] [thread 16892] [201.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:26:34.141] [bmv2] [T] [thread 16892] [201.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:26:34.141] [bmv2] [T] [thread 16892] [201.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:26:34.141] [bmv2] [T] [thread 16892] [201.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:26:34.141] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Pipeline 'ingress': end
[12:26:34.141] [bmv2] [D] [thread 16892] [201.0] [cxt 0] Egress port is 3
[12:26:34.141] [bmv2] [D] [thread 16896] [201.0] [cxt 0] Pipeline 'egress': start
[12:26:34.141] [bmv2] [T] [thread 16896] [201.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:34.141] [bmv2] [T] [thread 16896] [201.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:34.141] [bmv2] [D] [thread 16896] [201.0] [cxt 0] Pipeline 'egress': end
[12:26:34.141] [bmv2] [D] [thread 16896] [201.0] [cxt 0] Deparser 'deparser': start
[12:26:34.141] [bmv2] [D] [thread 16896] [201.0] [cxt 0] Updating checksum 'cksum'
[12:26:34.141] [bmv2] [D] [thread 16896] [201.0] [cxt 0] Deparsing header 'ethernet'
[12:26:34.141] [bmv2] [D] [thread 16896] [201.0] [cxt 0] Deparsing header 'resist'
[12:26:34.141] [bmv2] [D] [thread 16896] [201.0] [cxt 0] Deparsing header 'ipv4'
[12:26:34.141] [bmv2] [D] [thread 16896] [201.0] [cxt 0] Deparser 'deparser': end
[12:26:34.141] [bmv2] [D] [thread 16897] [201.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:26:38.561] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Processing packet received on port 3
[12:26:38.561] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Parser 'parser': start
[12:26:38.561] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:38.561] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Extracting header 'ethernet'
[12:26:38.561] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Parser state 'start': key is 0600
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] Bytes parsed: 14
[12:26:38.561] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:26:38.561] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Extracting header 'resist'
[12:26:38.561] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] Bytes parsed: 30
[12:26:38.561] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:26:38.561] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Extracting header 'ipv4'
[12:26:38.561] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] Bytes parsed: 50
[12:26:38.561] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Parser 'parser': end
[12:26:38.561] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Pipeline 'ingress': start
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:38.561] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Looking up key:

[12:26:38.561] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:38.561] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Action entry is resist171 - 
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] Action resist171
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] Applying table 'tbl_resist191'
[12:26:38.561] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Looking up key:

[12:26:38.561] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Table 'tbl_resist191': miss
[12:26:38.561] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Action entry is resist191 - 
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] Action resist191
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] Applying table 'tbl_resist193'
[12:26:38.561] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Looking up key:

[12:26:38.561] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Table 'tbl_resist193': miss
[12:26:38.561] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Action entry is resist193 - 
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] Action resist193
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] Read register 'causality_violation' at index 0 read value 26
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 27
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:26:38.561] [bmv2] [T] [thread 16892] [202.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:26:38.561] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Looking up key:

[12:26:38.561] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:26:38.561] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:26:38.562] [bmv2] [T] [thread 16892] [202.0] [cxt 0] Action MyIngress.bounce_pkt
[12:26:38.562] [bmv2] [T] [thread 16892] [202.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:26:38.562] [bmv2] [T] [thread 16892] [202.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:26:38.562] [bmv2] [T] [thread 16892] [202.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:26:38.562] [bmv2] [T] [thread 16892] [202.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:26:38.562] [bmv2] [T] [thread 16892] [202.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:26:38.562] [bmv2] [T] [thread 16892] [202.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:26:38.562] [bmv2] [T] [thread 16892] [202.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:26:38.562] [bmv2] [T] [thread 16892] [202.0] [cxt 0] Applying table 'tbl_resist199'
[12:26:38.562] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Looking up key:

[12:26:38.562] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Table 'tbl_resist199': miss
[12:26:38.562] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Action entry is resist199 - 
[12:26:38.562] [bmv2] [T] [thread 16892] [202.0] [cxt 0] Action resist199
[12:26:38.562] [bmv2] [T] [thread 16892] [202.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:26:38.562] [bmv2] [T] [thread 16892] [202.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:26:38.562] [bmv2] [T] [thread 16892] [202.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:26:38.562] [bmv2] [T] [thread 16892] [202.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:26:38.562] [bmv2] [T] [thread 16892] [202.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:26:38.562] [bmv2] [T] [thread 16892] [202.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:26:38.562] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Pipeline 'ingress': end
[12:26:38.562] [bmv2] [D] [thread 16892] [202.0] [cxt 0] Egress port is 3
[12:26:38.562] [bmv2] [D] [thread 16896] [202.0] [cxt 0] Pipeline 'egress': start
[12:26:38.562] [bmv2] [T] [thread 16896] [202.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:38.562] [bmv2] [T] [thread 16896] [202.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:38.562] [bmv2] [D] [thread 16896] [202.0] [cxt 0] Pipeline 'egress': end
[12:26:38.562] [bmv2] [D] [thread 16896] [202.0] [cxt 0] Deparser 'deparser': start
[12:26:38.562] [bmv2] [D] [thread 16896] [202.0] [cxt 0] Updating checksum 'cksum'
[12:26:38.562] [bmv2] [D] [thread 16896] [202.0] [cxt 0] Deparsing header 'ethernet'
[12:26:38.562] [bmv2] [D] [thread 16896] [202.0] [cxt 0] Deparsing header 'resist'
[12:26:38.562] [bmv2] [D] [thread 16896] [202.0] [cxt 0] Deparsing header 'ipv4'
[12:26:38.562] [bmv2] [D] [thread 16896] [202.0] [cxt 0] Deparser 'deparser': end
[12:26:38.562] [bmv2] [D] [thread 16897] [202.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:26:39.210] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Processing packet received on port 3
[12:26:39.210] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Parser 'parser': start
[12:26:39.210] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:39.210] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Extracting header 'ethernet'
[12:26:39.210] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Parser state 'start': key is 0600
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] Bytes parsed: 14
[12:26:39.210] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:26:39.210] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Extracting header 'resist'
[12:26:39.210] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] Bytes parsed: 30
[12:26:39.210] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:26:39.210] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Extracting header 'ipv4'
[12:26:39.210] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] Bytes parsed: 50
[12:26:39.210] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Parser 'parser': end
[12:26:39.210] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Pipeline 'ingress': start
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:39.210] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Looking up key:

[12:26:39.210] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:39.210] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Action entry is resist171 - 
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] Action resist171
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] Applying table 'tbl_resist191'
[12:26:39.210] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Looking up key:

[12:26:39.210] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Table 'tbl_resist191': miss
[12:26:39.210] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Action entry is resist191 - 
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] Action resist191
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] Applying table 'tbl_resist193'
[12:26:39.210] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Looking up key:

[12:26:39.210] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Table 'tbl_resist193': miss
[12:26:39.210] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Action entry is resist193 - 
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] Action resist193
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] Read register 'causality_violation' at index 0 read value 27
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 28
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:26:39.210] [bmv2] [T] [thread 16892] [203.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:26:39.210] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Looking up key:

[12:26:39.210] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:26:39.210] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:26:39.211] [bmv2] [T] [thread 16892] [203.0] [cxt 0] Action MyIngress.bounce_pkt
[12:26:39.211] [bmv2] [T] [thread 16892] [203.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:26:39.211] [bmv2] [T] [thread 16892] [203.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:26:39.211] [bmv2] [T] [thread 16892] [203.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:26:39.211] [bmv2] [T] [thread 16892] [203.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:26:39.211] [bmv2] [T] [thread 16892] [203.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:26:39.211] [bmv2] [T] [thread 16892] [203.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:26:39.211] [bmv2] [T] [thread 16892] [203.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:26:39.211] [bmv2] [T] [thread 16892] [203.0] [cxt 0] Applying table 'tbl_resist199'
[12:26:39.211] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Looking up key:

[12:26:39.211] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Table 'tbl_resist199': miss
[12:26:39.211] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Action entry is resist199 - 
[12:26:39.211] [bmv2] [T] [thread 16892] [203.0] [cxt 0] Action resist199
[12:26:39.211] [bmv2] [T] [thread 16892] [203.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:26:39.211] [bmv2] [T] [thread 16892] [203.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:26:39.211] [bmv2] [T] [thread 16892] [203.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:26:39.211] [bmv2] [T] [thread 16892] [203.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:26:39.211] [bmv2] [T] [thread 16892] [203.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:26:39.211] [bmv2] [T] [thread 16892] [203.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:26:39.211] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Pipeline 'ingress': end
[12:26:39.211] [bmv2] [D] [thread 16892] [203.0] [cxt 0] Egress port is 3
[12:26:39.211] [bmv2] [D] [thread 16896] [203.0] [cxt 0] Pipeline 'egress': start
[12:26:39.211] [bmv2] [T] [thread 16896] [203.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:39.211] [bmv2] [T] [thread 16896] [203.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:39.211] [bmv2] [D] [thread 16896] [203.0] [cxt 0] Pipeline 'egress': end
[12:26:39.211] [bmv2] [D] [thread 16896] [203.0] [cxt 0] Deparser 'deparser': start
[12:26:39.211] [bmv2] [D] [thread 16896] [203.0] [cxt 0] Updating checksum 'cksum'
[12:26:39.211] [bmv2] [D] [thread 16896] [203.0] [cxt 0] Deparsing header 'ethernet'
[12:26:39.211] [bmv2] [D] [thread 16896] [203.0] [cxt 0] Deparsing header 'resist'
[12:26:39.211] [bmv2] [D] [thread 16896] [203.0] [cxt 0] Deparsing header 'ipv4'
[12:26:39.211] [bmv2] [D] [thread 16896] [203.0] [cxt 0] Deparser 'deparser': end
[12:26:39.211] [bmv2] [D] [thread 16897] [203.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Processing packet received on port 3
[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Parser 'parser': start
[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Extracting header 'ethernet'
[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Parser state 'start': key is 0600
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] Bytes parsed: 14
[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Extracting header 'resist'
[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] Bytes parsed: 30
[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Extracting header 'ipv4'
[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] Bytes parsed: 50
[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Parser 'parser': end
[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Pipeline 'ingress': start
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Looking up key:

[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Action entry is resist171 - 
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] Action resist171
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] Applying table 'tbl_resist191'
[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Looking up key:

[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Table 'tbl_resist191': miss
[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Action entry is resist191 - 
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] Action resist191
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] Applying table 'tbl_resist193'
[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Looking up key:

[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Table 'tbl_resist193': miss
[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Action entry is resist193 - 
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] Action resist193
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] Read register 'causality_violation' at index 0 read value 28
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 29
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Looking up key:

[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] Action MyIngress.bounce_pkt
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] Applying table 'tbl_resist199'
[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Looking up key:

[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Table 'tbl_resist199': miss
[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Action entry is resist199 - 
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] Action resist199
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:26:43.604] [bmv2] [T] [thread 16892] [204.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Pipeline 'ingress': end
[12:26:43.604] [bmv2] [D] [thread 16892] [204.0] [cxt 0] Egress port is 3
[12:26:43.604] [bmv2] [D] [thread 16896] [204.0] [cxt 0] Pipeline 'egress': start
[12:26:43.604] [bmv2] [T] [thread 16896] [204.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:43.604] [bmv2] [T] [thread 16896] [204.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:43.604] [bmv2] [D] [thread 16896] [204.0] [cxt 0] Pipeline 'egress': end
[12:26:43.604] [bmv2] [D] [thread 16896] [204.0] [cxt 0] Deparser 'deparser': start
[12:26:43.604] [bmv2] [D] [thread 16896] [204.0] [cxt 0] Updating checksum 'cksum'
[12:26:43.604] [bmv2] [D] [thread 16896] [204.0] [cxt 0] Deparsing header 'ethernet'
[12:26:43.604] [bmv2] [D] [thread 16896] [204.0] [cxt 0] Deparsing header 'resist'
[12:26:43.604] [bmv2] [D] [thread 16896] [204.0] [cxt 0] Deparsing header 'ipv4'
[12:26:43.604] [bmv2] [D] [thread 16896] [204.0] [cxt 0] Deparser 'deparser': end
[12:26:43.604] [bmv2] [D] [thread 16897] [204.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Processing packet received on port 3
[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Parser 'parser': start
[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Extracting header 'ethernet'
[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Parser state 'start': key is 0600
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] Bytes parsed: 14
[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Extracting header 'resist'
[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] Bytes parsed: 30
[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Extracting header 'ipv4'
[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] Bytes parsed: 50
[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Parser 'parser': end
[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Pipeline 'ingress': start
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Looking up key:

[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Action entry is resist171 - 
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] Action resist171
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] Applying table 'tbl_resist191'
[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Looking up key:

[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Table 'tbl_resist191': miss
[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Action entry is resist191 - 
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] Action resist191
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] Applying table 'tbl_resist193'
[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Looking up key:

[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Table 'tbl_resist193': miss
[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Action entry is resist193 - 
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] Action resist193
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] Read register 'causality_violation' at index 0 read value 29
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 30
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Looking up key:

[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] Action MyIngress.bounce_pkt
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] Applying table 'tbl_resist199'
[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Looking up key:

[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Table 'tbl_resist199': miss
[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Action entry is resist199 - 
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] Action resist199
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:26:49.254] [bmv2] [T] [thread 16892] [205.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Pipeline 'ingress': end
[12:26:49.254] [bmv2] [D] [thread 16892] [205.0] [cxt 0] Egress port is 3
[12:26:49.254] [bmv2] [D] [thread 16896] [205.0] [cxt 0] Pipeline 'egress': start
[12:26:49.254] [bmv2] [T] [thread 16896] [205.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:49.254] [bmv2] [T] [thread 16896] [205.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:49.254] [bmv2] [D] [thread 16896] [205.0] [cxt 0] Pipeline 'egress': end
[12:26:49.254] [bmv2] [D] [thread 16896] [205.0] [cxt 0] Deparser 'deparser': start
[12:26:49.254] [bmv2] [D] [thread 16896] [205.0] [cxt 0] Updating checksum 'cksum'
[12:26:49.254] [bmv2] [D] [thread 16896] [205.0] [cxt 0] Deparsing header 'ethernet'
[12:26:49.254] [bmv2] [D] [thread 16896] [205.0] [cxt 0] Deparsing header 'resist'
[12:26:49.254] [bmv2] [D] [thread 16896] [205.0] [cxt 0] Deparsing header 'ipv4'
[12:26:49.254] [bmv2] [D] [thread 16896] [205.0] [cxt 0] Deparser 'deparser': end
[12:26:49.254] [bmv2] [D] [thread 16897] [205.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:26:54.299] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Processing packet received on port 3
[12:26:54.299] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Parser 'parser': start
[12:26:54.299] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Parser 'parser' entering state 'start'
[12:26:54.299] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Extracting header 'ethernet'
[12:26:54.299] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Parser state 'start': key is 0600
[12:26:54.299] [bmv2] [T] [thread 16892] [206.0] [cxt 0] Bytes parsed: 14
[12:26:54.299] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:26:54.299] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Extracting header 'resist'
[12:26:54.299] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:26:54.299] [bmv2] [T] [thread 16892] [206.0] [cxt 0] Bytes parsed: 30
[12:26:54.299] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:26:54.299] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Extracting header 'ipv4'
[12:26:54.299] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:26:54.299] [bmv2] [T] [thread 16892] [206.0] [cxt 0] Bytes parsed: 50
[12:26:54.299] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Parser 'parser': end
[12:26:54.299] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Pipeline 'ingress': start
[12:26:54.299] [bmv2] [T] [thread 16892] [206.0] [cxt 0] Applying table 'tbl_resist171'
[12:26:54.299] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Looking up key:

[12:26:54.299] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Table 'tbl_resist171': miss
[12:26:54.299] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Action entry is resist171 - 
[12:26:54.299] [bmv2] [T] [thread 16892] [206.0] [cxt 0] Action resist171
[12:26:54.299] [bmv2] [T] [thread 16892] [206.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:26:54.299] [bmv2] [T] [thread 16892] [206.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:26:54.299] [bmv2] [T] [thread 16892] [206.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:26:54.299] [bmv2] [T] [thread 16892] [206.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:26:54.299] [bmv2] [T] [thread 16892] [206.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:26:54.299] [bmv2] [T] [thread 16892] [206.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:26:54.299] [bmv2] [T] [thread 16892] [206.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:26:54.299] [bmv2] [T] [thread 16892] [206.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:26:54.299] [bmv2] [T] [thread 16892] [206.0] [cxt 0] Applying table 'tbl_resist191'
[12:26:54.299] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Looking up key:

[12:26:54.299] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Table 'tbl_resist191': miss
[12:26:54.299] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Action entry is resist191 - 
[12:26:54.299] [bmv2] [T] [thread 16892] [206.0] [cxt 0] Action resist191
[12:26:54.299] [bmv2] [T] [thread 16892] [206.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:26:54.299] [bmv2] [T] [thread 16892] [206.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:26:54.299] [bmv2] [T] [thread 16892] [206.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:26:54.299] [bmv2] [T] [thread 16892] [206.0] [cxt 0] Applying table 'tbl_resist193'
[12:26:54.299] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Looking up key:

[12:26:54.299] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Table 'tbl_resist193': miss
[12:26:54.299] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Action entry is resist193 - 
[12:26:54.299] [bmv2] [T] [thread 16892] [206.0] [cxt 0] Action resist193
[12:26:54.299] [bmv2] [T] [thread 16892] [206.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:26:54.299] [bmv2] [T] [thread 16892] [206.0] [cxt 0] Read register 'causality_violation' at index 0 read value 30
[12:26:54.299] [bmv2] [T] [thread 16892] [206.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:26:54.299] [bmv2] [T] [thread 16892] [206.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:26:54.300] [bmv2] [T] [thread 16892] [206.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 31
[12:26:54.300] [bmv2] [T] [thread 16892] [206.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:26:54.300] [bmv2] [T] [thread 16892] [206.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:26:54.300] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Looking up key:

[12:26:54.300] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:26:54.300] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:26:54.300] [bmv2] [T] [thread 16892] [206.0] [cxt 0] Action MyIngress.bounce_pkt
[12:26:54.300] [bmv2] [T] [thread 16892] [206.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:26:54.300] [bmv2] [T] [thread 16892] [206.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:26:54.300] [bmv2] [T] [thread 16892] [206.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:26:54.300] [bmv2] [T] [thread 16892] [206.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:26:54.300] [bmv2] [T] [thread 16892] [206.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:26:54.300] [bmv2] [T] [thread 16892] [206.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:26:54.300] [bmv2] [T] [thread 16892] [206.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:26:54.300] [bmv2] [T] [thread 16892] [206.0] [cxt 0] Applying table 'tbl_resist199'
[12:26:54.300] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Looking up key:

[12:26:54.300] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Table 'tbl_resist199': miss
[12:26:54.300] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Action entry is resist199 - 
[12:26:54.300] [bmv2] [T] [thread 16892] [206.0] [cxt 0] Action resist199
[12:26:54.300] [bmv2] [T] [thread 16892] [206.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:26:54.300] [bmv2] [T] [thread 16892] [206.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:26:54.300] [bmv2] [T] [thread 16892] [206.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:26:54.300] [bmv2] [T] [thread 16892] [206.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:26:54.300] [bmv2] [T] [thread 16892] [206.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:26:54.300] [bmv2] [T] [thread 16892] [206.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:26:54.301] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Pipeline 'ingress': end
[12:26:54.301] [bmv2] [D] [thread 16892] [206.0] [cxt 0] Egress port is 3
[12:26:54.301] [bmv2] [D] [thread 16896] [206.0] [cxt 0] Pipeline 'egress': start
[12:26:54.301] [bmv2] [T] [thread 16896] [206.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:26:54.301] [bmv2] [T] [thread 16896] [206.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:26:54.301] [bmv2] [D] [thread 16896] [206.0] [cxt 0] Pipeline 'egress': end
[12:26:54.301] [bmv2] [D] [thread 16896] [206.0] [cxt 0] Deparser 'deparser': start
[12:26:54.301] [bmv2] [D] [thread 16896] [206.0] [cxt 0] Updating checksum 'cksum'
[12:26:54.301] [bmv2] [D] [thread 16896] [206.0] [cxt 0] Deparsing header 'ethernet'
[12:26:54.301] [bmv2] [D] [thread 16896] [206.0] [cxt 0] Deparsing header 'resist'
[12:26:54.301] [bmv2] [D] [thread 16896] [206.0] [cxt 0] Deparsing header 'ipv4'
[12:26:54.301] [bmv2] [D] [thread 16896] [206.0] [cxt 0] Deparser 'deparser': end
[12:26:54.301] [bmv2] [D] [thread 16897] [206.0] [cxt 0] Transmitting packet of size 71 out of port 3
[12:27:02.505] [bmv2] [D] [thread 16892] [207.0] [cxt 0] Processing packet received on port 1
[12:27:02.505] [bmv2] [D] [thread 16892] [207.0] [cxt 0] Parser 'parser': start
[12:27:02.505] [bmv2] [D] [thread 16892] [207.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:02.505] [bmv2] [D] [thread 16892] [207.0] [cxt 0] Extracting header 'ethernet'
[12:27:02.505] [bmv2] [D] [thread 16892] [207.0] [cxt 0] Parser state 'start': key is 0600
[12:27:02.505] [bmv2] [T] [thread 16892] [207.0] [cxt 0] Bytes parsed: 14
[12:27:02.505] [bmv2] [D] [thread 16892] [207.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:27:02.505] [bmv2] [D] [thread 16892] [207.0] [cxt 0] Extracting header 'resist'
[12:27:02.505] [bmv2] [D] [thread 16892] [207.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:27:02.505] [bmv2] [T] [thread 16892] [207.0] [cxt 0] Bytes parsed: 30
[12:27:02.505] [bmv2] [D] [thread 16892] [207.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:27:02.505] [bmv2] [D] [thread 16892] [207.0] [cxt 0] Extracting header 'ipv4'
[12:27:02.505] [bmv2] [D] [thread 16892] [207.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:27:02.505] [bmv2] [T] [thread 16892] [207.0] [cxt 0] Bytes parsed: 50
[12:27:02.505] [bmv2] [D] [thread 16892] [207.0] [cxt 0] Parser 'parser': end
[12:27:02.505] [bmv2] [D] [thread 16892] [207.0] [cxt 0] Pipeline 'ingress': start
[12:27:02.505] [bmv2] [T] [thread 16892] [207.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:02.505] [bmv2] [D] [thread 16892] [207.0] [cxt 0] Looking up key:

[12:27:02.505] [bmv2] [D] [thread 16892] [207.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:02.505] [bmv2] [D] [thread 16892] [207.0] [cxt 0] Action entry is resist171 - 
[12:27:02.505] [bmv2] [T] [thread 16892] [207.0] [cxt 0] Action resist171
[12:27:02.505] [bmv2] [T] [thread 16892] [207.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:02.505] [bmv2] [T] [thread 16892] [207.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:02.505] [bmv2] [T] [thread 16892] [207.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:02.505] [bmv2] [T] [thread 16892] [207.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:02.505] [bmv2] [T] [thread 16892] [207.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:02.505] [bmv2] [T] [thread 16892] [207.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:27:02.505] [bmv2] [T] [thread 16892] [207.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:27:02.505] [bmv2] [T] [thread 16892] [207.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is false
[12:27:02.505] [bmv2] [T] [thread 16892] [207.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:27:02.505] [bmv2] [T] [thread 16892] [207.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is true
[12:27:02.505] [bmv2] [T] [thread 16892] [207.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[12:27:02.505] [bmv2] [D] [thread 16892] [207.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000101

[12:27:02.505] [bmv2] [D] [thread 16892] [207.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[12:27:02.505] [bmv2] [D] [thread 16892] [207.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000101/32
Action entry: MyIngress.ipv4_forward - 80000000300,4,

[12:27:02.505] [bmv2] [D] [thread 16892] [207.0] [cxt 0] Action entry is MyIngress.ipv4_forward - 80000000300,4,
[12:27:02.505] [bmv2] [T] [thread 16892] [207.0] [cxt 0] Action MyIngress.ipv4_forward
[12:27:02.505] [bmv2] [T] [thread 16892] [207.0] [cxt 0] resist.p4(150) Primitive standard_metadata.egress_spec = port
[12:27:02.505] [bmv2] [T] [thread 16892] [207.0] [cxt 0] resist.p4(151) Primitive hdr.ethernet.srcAddr = hdr.ethernet.dstAddr
[12:27:02.505] [bmv2] [T] [thread 16892] [207.0] [cxt 0] resist.p4(152) Primitive hdr.ethernet.dstAddr = dstAddr
[12:27:02.505] [bmv2] [T] [thread 16892] [207.0] [cxt 0] resist.p4(153) Primitive hdr.ipv4.ttl = hdr.ipv4.ttl - 1
[12:27:02.505] [bmv2] [T] [thread 16892] [207.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:27:02.505] [bmv2] [D] [thread 16892] [207.0] [cxt 0] Pipeline 'ingress': end
[12:27:02.505] [bmv2] [D] [thread 16892] [207.0] [cxt 0] Egress port is 4
[12:27:02.505] [bmv2] [D] [thread 16893] [207.0] [cxt 0] Pipeline 'egress': start
[12:27:02.505] [bmv2] [T] [thread 16893] [207.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:02.505] [bmv2] [T] [thread 16893] [207.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:02.505] [bmv2] [D] [thread 16893] [207.0] [cxt 0] Pipeline 'egress': end
[12:27:02.505] [bmv2] [D] [thread 16893] [207.0] [cxt 0] Deparser 'deparser': start
[12:27:02.505] [bmv2] [D] [thread 16893] [207.0] [cxt 0] Updating checksum 'cksum'
[12:27:02.505] [bmv2] [D] [thread 16893] [207.0] [cxt 0] Deparsing header 'ethernet'
[12:27:02.505] [bmv2] [D] [thread 16893] [207.0] [cxt 0] Deparsing header 'resist'
[12:27:02.505] [bmv2] [D] [thread 16893] [207.0] [cxt 0] Deparsing header 'ipv4'
[12:27:02.505] [bmv2] [D] [thread 16893] [207.0] [cxt 0] Deparser 'deparser': end
[12:27:02.506] [bmv2] [D] [thread 16897] [207.0] [cxt 0] Transmitting packet of size 50 out of port 4
[12:27:02.521] [bmv2] [D] [thread 16892] [208.0] [cxt 0] Processing packet received on port 4
[12:27:02.521] [bmv2] [D] [thread 16892] [208.0] [cxt 0] Parser 'parser': start
[12:27:02.521] [bmv2] [D] [thread 16892] [208.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:02.521] [bmv2] [D] [thread 16892] [208.0] [cxt 0] Extracting header 'ethernet'
[12:27:02.521] [bmv2] [D] [thread 16892] [208.0] [cxt 0] Parser state 'start': key is 0600
[12:27:02.521] [bmv2] [T] [thread 16892] [208.0] [cxt 0] Bytes parsed: 14
[12:27:02.521] [bmv2] [D] [thread 16892] [208.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:27:02.521] [bmv2] [D] [thread 16892] [208.0] [cxt 0] Extracting header 'resist'
[12:27:02.521] [bmv2] [D] [thread 16892] [208.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:27:02.521] [bmv2] [T] [thread 16892] [208.0] [cxt 0] Bytes parsed: 30
[12:27:02.521] [bmv2] [D] [thread 16892] [208.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:27:02.521] [bmv2] [D] [thread 16892] [208.0] [cxt 0] Extracting header 'ipv4'
[12:27:02.521] [bmv2] [D] [thread 16892] [208.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:27:02.521] [bmv2] [T] [thread 16892] [208.0] [cxt 0] Bytes parsed: 50
[12:27:02.521] [bmv2] [D] [thread 16892] [208.0] [cxt 0] Parser 'parser': end
[12:27:02.521] [bmv2] [D] [thread 16892] [208.0] [cxt 0] Pipeline 'ingress': start
[12:27:02.521] [bmv2] [T] [thread 16892] [208.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:02.521] [bmv2] [D] [thread 16892] [208.0] [cxt 0] Looking up key:

[12:27:02.521] [bmv2] [D] [thread 16892] [208.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:02.521] [bmv2] [D] [thread 16892] [208.0] [cxt 0] Action entry is resist171 - 
[12:27:02.521] [bmv2] [T] [thread 16892] [208.0] [cxt 0] Action resist171
[12:27:02.521] [bmv2] [T] [thread 16892] [208.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:02.521] [bmv2] [T] [thread 16892] [208.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:02.521] [bmv2] [T] [thread 16892] [208.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:02.521] [bmv2] [T] [thread 16892] [208.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:02.521] [bmv2] [T] [thread 16892] [208.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:02.521] [bmv2] [T] [thread 16892] [208.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:27:02.521] [bmv2] [T] [thread 16892] [208.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:27:02.521] [bmv2] [T] [thread 16892] [208.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is false
[12:27:02.521] [bmv2] [T] [thread 16892] [208.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:27:02.521] [bmv2] [T] [thread 16892] [208.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is true
[12:27:02.521] [bmv2] [T] [thread 16892] [208.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[12:27:02.521] [bmv2] [D] [thread 16892] [208.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000303

[12:27:02.521] [bmv2] [D] [thread 16892] [208.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 2
[12:27:02.521] [bmv2] [D] [thread 16892] [208.0] [cxt 0] Dumping entry 2
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000303/32
Action entry: MyIngress.ipv4_forward - 80000000333,1,

[12:27:02.521] [bmv2] [D] [thread 16892] [208.0] [cxt 0] Action entry is MyIngress.ipv4_forward - 80000000333,1,
[12:27:02.521] [bmv2] [T] [thread 16892] [208.0] [cxt 0] Action MyIngress.ipv4_forward
[12:27:02.521] [bmv2] [T] [thread 16892] [208.0] [cxt 0] resist.p4(150) Primitive standard_metadata.egress_spec = port
[12:27:02.521] [bmv2] [T] [thread 16892] [208.0] [cxt 0] resist.p4(151) Primitive hdr.ethernet.srcAddr = hdr.ethernet.dstAddr
[12:27:02.521] [bmv2] [T] [thread 16892] [208.0] [cxt 0] resist.p4(152) Primitive hdr.ethernet.dstAddr = dstAddr
[12:27:02.521] [bmv2] [T] [thread 16892] [208.0] [cxt 0] resist.p4(153) Primitive hdr.ipv4.ttl = hdr.ipv4.ttl - 1
[12:27:02.521] [bmv2] [T] [thread 16892] [208.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:27:02.521] [bmv2] [D] [thread 16892] [208.0] [cxt 0] Pipeline 'ingress': end
[12:27:02.521] [bmv2] [D] [thread 16892] [208.0] [cxt 0] Egress port is 1
[12:27:02.521] [bmv2] [D] [thread 16894] [208.0] [cxt 0] Pipeline 'egress': start
[12:27:02.521] [bmv2] [T] [thread 16894] [208.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:02.521] [bmv2] [T] [thread 16894] [208.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:02.521] [bmv2] [D] [thread 16894] [208.0] [cxt 0] Pipeline 'egress': end
[12:27:02.521] [bmv2] [D] [thread 16894] [208.0] [cxt 0] Deparser 'deparser': start
[12:27:02.521] [bmv2] [D] [thread 16894] [208.0] [cxt 0] Updating checksum 'cksum'
[12:27:02.521] [bmv2] [D] [thread 16894] [208.0] [cxt 0] Deparsing header 'ethernet'
[12:27:02.521] [bmv2] [D] [thread 16894] [208.0] [cxt 0] Deparsing header 'resist'
[12:27:02.521] [bmv2] [D] [thread 16894] [208.0] [cxt 0] Deparsing header 'ipv4'
[12:27:02.521] [bmv2] [D] [thread 16894] [208.0] [cxt 0] Deparser 'deparser': end
[12:27:02.521] [bmv2] [D] [thread 16897] [208.0] [cxt 0] Transmitting packet of size 647 out of port 1
[12:27:02.536] [bmv2] [D] [thread 16892] [209.0] [cxt 0] Processing packet received on port 1
[12:27:02.536] [bmv2] [D] [thread 16892] [209.0] [cxt 0] Parser 'parser': start
[12:27:02.536] [bmv2] [D] [thread 16892] [209.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:02.536] [bmv2] [D] [thread 16892] [209.0] [cxt 0] Extracting header 'ethernet'
[12:27:02.536] [bmv2] [D] [thread 16892] [209.0] [cxt 0] Parser state 'start': key is 0600
[12:27:02.536] [bmv2] [T] [thread 16892] [209.0] [cxt 0] Bytes parsed: 14
[12:27:02.536] [bmv2] [D] [thread 16892] [209.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:27:02.536] [bmv2] [D] [thread 16892] [209.0] [cxt 0] Extracting header 'resist'
[12:27:02.536] [bmv2] [D] [thread 16892] [209.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:27:02.536] [bmv2] [T] [thread 16892] [209.0] [cxt 0] Bytes parsed: 30
[12:27:02.536] [bmv2] [D] [thread 16892] [209.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:27:02.536] [bmv2] [D] [thread 16892] [209.0] [cxt 0] Extracting header 'ipv4'
[12:27:02.536] [bmv2] [D] [thread 16892] [209.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:27:02.536] [bmv2] [T] [thread 16892] [209.0] [cxt 0] Bytes parsed: 50
[12:27:02.536] [bmv2] [D] [thread 16892] [209.0] [cxt 0] Parser 'parser': end
[12:27:02.536] [bmv2] [D] [thread 16892] [209.0] [cxt 0] Pipeline 'ingress': start
[12:27:02.536] [bmv2] [T] [thread 16892] [209.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:02.536] [bmv2] [D] [thread 16892] [209.0] [cxt 0] Looking up key:

[12:27:02.536] [bmv2] [D] [thread 16892] [209.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:02.536] [bmv2] [D] [thread 16892] [209.0] [cxt 0] Action entry is resist171 - 
[12:27:02.536] [bmv2] [T] [thread 16892] [209.0] [cxt 0] Action resist171
[12:27:02.536] [bmv2] [T] [thread 16892] [209.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:02.536] [bmv2] [T] [thread 16892] [209.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:02.536] [bmv2] [T] [thread 16892] [209.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:02.536] [bmv2] [T] [thread 16892] [209.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:02.536] [bmv2] [T] [thread 16892] [209.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:02.536] [bmv2] [T] [thread 16892] [209.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:27:02.536] [bmv2] [T] [thread 16892] [209.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:27:02.536] [bmv2] [T] [thread 16892] [209.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is false
[12:27:02.536] [bmv2] [T] [thread 16892] [209.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:27:02.536] [bmv2] [T] [thread 16892] [209.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is true
[12:27:02.536] [bmv2] [T] [thread 16892] [209.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[12:27:02.536] [bmv2] [D] [thread 16892] [209.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000202

[12:27:02.536] [bmv2] [D] [thread 16892] [209.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 1
[12:27:02.536] [bmv2] [D] [thread 16892] [209.0] [cxt 0] Dumping entry 1
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000202/32
Action entry: MyIngress.ipv4_forward - 80000000400,5,

[12:27:02.536] [bmv2] [D] [thread 16892] [209.0] [cxt 0] Action entry is MyIngress.ipv4_forward - 80000000400,5,
[12:27:02.536] [bmv2] [T] [thread 16892] [209.0] [cxt 0] Action MyIngress.ipv4_forward
[12:27:02.536] [bmv2] [T] [thread 16892] [209.0] [cxt 0] resist.p4(150) Primitive standard_metadata.egress_spec = port
[12:27:02.536] [bmv2] [T] [thread 16892] [209.0] [cxt 0] resist.p4(151) Primitive hdr.ethernet.srcAddr = hdr.ethernet.dstAddr
[12:27:02.536] [bmv2] [T] [thread 16892] [209.0] [cxt 0] resist.p4(152) Primitive hdr.ethernet.dstAddr = dstAddr
[12:27:02.536] [bmv2] [T] [thread 16892] [209.0] [cxt 0] resist.p4(153) Primitive hdr.ipv4.ttl = hdr.ipv4.ttl - 1
[12:27:02.536] [bmv2] [T] [thread 16892] [209.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:27:02.536] [bmv2] [D] [thread 16892] [209.0] [cxt 0] Pipeline 'ingress': end
[12:27:02.536] [bmv2] [D] [thread 16892] [209.0] [cxt 0] Egress port is 5
[12:27:02.536] [bmv2] [D] [thread 16894] [209.0] [cxt 0] Pipeline 'egress': start
[12:27:02.536] [bmv2] [T] [thread 16894] [209.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:02.536] [bmv2] [T] [thread 16894] [209.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:02.536] [bmv2] [D] [thread 16894] [209.0] [cxt 0] Pipeline 'egress': end
[12:27:02.536] [bmv2] [D] [thread 16894] [209.0] [cxt 0] Deparser 'deparser': start
[12:27:02.536] [bmv2] [D] [thread 16894] [209.0] [cxt 0] Updating checksum 'cksum'
[12:27:02.536] [bmv2] [D] [thread 16894] [209.0] [cxt 0] Deparsing header 'ethernet'
[12:27:02.536] [bmv2] [D] [thread 16894] [209.0] [cxt 0] Deparsing header 'resist'
[12:27:02.536] [bmv2] [D] [thread 16894] [209.0] [cxt 0] Deparsing header 'ipv4'
[12:27:02.536] [bmv2] [D] [thread 16894] [209.0] [cxt 0] Deparser 'deparser': end
[12:27:02.536] [bmv2] [D] [thread 16897] [209.0] [cxt 0] Transmitting packet of size 50 out of port 5
[12:27:02.549] [bmv2] [D] [thread 16892] [210.0] [cxt 0] Processing packet received on port 5
[12:27:02.549] [bmv2] [D] [thread 16892] [210.0] [cxt 0] Parser 'parser': start
[12:27:02.549] [bmv2] [D] [thread 16892] [210.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:02.549] [bmv2] [D] [thread 16892] [210.0] [cxt 0] Extracting header 'ethernet'
[12:27:02.549] [bmv2] [D] [thread 16892] [210.0] [cxt 0] Parser state 'start': key is 0600
[12:27:02.549] [bmv2] [T] [thread 16892] [210.0] [cxt 0] Bytes parsed: 14
[12:27:02.549] [bmv2] [D] [thread 16892] [210.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:27:02.549] [bmv2] [D] [thread 16892] [210.0] [cxt 0] Extracting header 'resist'
[12:27:02.549] [bmv2] [D] [thread 16892] [210.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:27:02.549] [bmv2] [T] [thread 16892] [210.0] [cxt 0] Bytes parsed: 30
[12:27:02.549] [bmv2] [D] [thread 16892] [210.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:27:02.549] [bmv2] [D] [thread 16892] [210.0] [cxt 0] Extracting header 'ipv4'
[12:27:02.549] [bmv2] [D] [thread 16892] [210.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:27:02.549] [bmv2] [T] [thread 16892] [210.0] [cxt 0] Bytes parsed: 50
[12:27:02.549] [bmv2] [D] [thread 16892] [210.0] [cxt 0] Parser 'parser': end
[12:27:02.549] [bmv2] [D] [thread 16892] [210.0] [cxt 0] Pipeline 'ingress': start
[12:27:02.549] [bmv2] [T] [thread 16892] [210.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:02.549] [bmv2] [D] [thread 16892] [210.0] [cxt 0] Looking up key:

[12:27:02.549] [bmv2] [D] [thread 16892] [210.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:02.549] [bmv2] [D] [thread 16892] [210.0] [cxt 0] Action entry is resist171 - 
[12:27:02.549] [bmv2] [T] [thread 16892] [210.0] [cxt 0] Action resist171
[12:27:02.549] [bmv2] [T] [thread 16892] [210.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:02.549] [bmv2] [T] [thread 16892] [210.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:02.549] [bmv2] [T] [thread 16892] [210.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:02.549] [bmv2] [T] [thread 16892] [210.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:02.549] [bmv2] [T] [thread 16892] [210.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:02.549] [bmv2] [T] [thread 16892] [210.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:27:02.549] [bmv2] [T] [thread 16892] [210.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:27:02.549] [bmv2] [T] [thread 16892] [210.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is false
[12:27:02.549] [bmv2] [T] [thread 16892] [210.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:27:02.549] [bmv2] [T] [thread 16892] [210.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is true
[12:27:02.549] [bmv2] [T] [thread 16892] [210.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[12:27:02.549] [bmv2] [D] [thread 16892] [210.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000303

[12:27:02.549] [bmv2] [D] [thread 16892] [210.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 2
[12:27:02.549] [bmv2] [D] [thread 16892] [210.0] [cxt 0] Dumping entry 2
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000303/32
Action entry: MyIngress.ipv4_forward - 80000000333,1,

[12:27:02.549] [bmv2] [D] [thread 16892] [210.0] [cxt 0] Action entry is MyIngress.ipv4_forward - 80000000333,1,
[12:27:02.549] [bmv2] [T] [thread 16892] [210.0] [cxt 0] Action MyIngress.ipv4_forward
[12:27:02.549] [bmv2] [T] [thread 16892] [210.0] [cxt 0] resist.p4(150) Primitive standard_metadata.egress_spec = port
[12:27:02.549] [bmv2] [T] [thread 16892] [210.0] [cxt 0] resist.p4(151) Primitive hdr.ethernet.srcAddr = hdr.ethernet.dstAddr
[12:27:02.549] [bmv2] [T] [thread 16892] [210.0] [cxt 0] resist.p4(152) Primitive hdr.ethernet.dstAddr = dstAddr
[12:27:02.549] [bmv2] [T] [thread 16892] [210.0] [cxt 0] resist.p4(153) Primitive hdr.ipv4.ttl = hdr.ipv4.ttl - 1
[12:27:02.549] [bmv2] [T] [thread 16892] [210.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:27:02.549] [bmv2] [D] [thread 16892] [210.0] [cxt 0] Pipeline 'ingress': end
[12:27:02.549] [bmv2] [D] [thread 16892] [210.0] [cxt 0] Egress port is 1
[12:27:02.549] [bmv2] [D] [thread 16894] [210.0] [cxt 0] Pipeline 'egress': start
[12:27:02.549] [bmv2] [T] [thread 16894] [210.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:02.549] [bmv2] [T] [thread 16894] [210.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:02.549] [bmv2] [D] [thread 16894] [210.0] [cxt 0] Pipeline 'egress': end
[12:27:02.549] [bmv2] [D] [thread 16894] [210.0] [cxt 0] Deparser 'deparser': start
[12:27:02.549] [bmv2] [D] [thread 16894] [210.0] [cxt 0] Updating checksum 'cksum'
[12:27:02.549] [bmv2] [D] [thread 16894] [210.0] [cxt 0] Deparsing header 'ethernet'
[12:27:02.549] [bmv2] [D] [thread 16894] [210.0] [cxt 0] Deparsing header 'resist'
[12:27:02.549] [bmv2] [D] [thread 16894] [210.0] [cxt 0] Deparsing header 'ipv4'
[12:27:02.549] [bmv2] [D] [thread 16894] [210.0] [cxt 0] Deparser 'deparser': end
[12:27:02.549] [bmv2] [D] [thread 16897] [210.0] [cxt 0] Transmitting packet of size 612 out of port 1
[12:27:02.564] [bmv2] [D] [thread 16892] [211.0] [cxt 0] Processing packet received on port 1
[12:27:02.564] [bmv2] [D] [thread 16892] [211.0] [cxt 0] Parser 'parser': start
[12:27:02.564] [bmv2] [D] [thread 16892] [211.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:02.564] [bmv2] [D] [thread 16892] [211.0] [cxt 0] Extracting header 'ethernet'
[12:27:02.564] [bmv2] [D] [thread 16892] [211.0] [cxt 0] Parser state 'start': key is 0600
[12:27:02.564] [bmv2] [T] [thread 16892] [211.0] [cxt 0] Bytes parsed: 14
[12:27:02.564] [bmv2] [D] [thread 16892] [211.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:27:02.564] [bmv2] [D] [thread 16892] [211.0] [cxt 0] Extracting header 'resist'
[12:27:02.564] [bmv2] [D] [thread 16892] [211.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:27:02.564] [bmv2] [T] [thread 16892] [211.0] [cxt 0] Bytes parsed: 30
[12:27:02.564] [bmv2] [D] [thread 16892] [211.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:27:02.564] [bmv2] [D] [thread 16892] [211.0] [cxt 0] Extracting header 'ipv4'
[12:27:02.564] [bmv2] [D] [thread 16892] [211.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:27:02.564] [bmv2] [T] [thread 16892] [211.0] [cxt 0] Bytes parsed: 50
[12:27:02.564] [bmv2] [D] [thread 16892] [211.0] [cxt 0] Parser 'parser': end
[12:27:02.564] [bmv2] [D] [thread 16892] [211.0] [cxt 0] Pipeline 'ingress': start
[12:27:02.564] [bmv2] [T] [thread 16892] [211.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:02.564] [bmv2] [D] [thread 16892] [211.0] [cxt 0] Looking up key:

[12:27:02.564] [bmv2] [D] [thread 16892] [211.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:02.564] [bmv2] [D] [thread 16892] [211.0] [cxt 0] Action entry is resist171 - 
[12:27:02.564] [bmv2] [T] [thread 16892] [211.0] [cxt 0] Action resist171
[12:27:02.564] [bmv2] [T] [thread 16892] [211.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:02.564] [bmv2] [T] [thread 16892] [211.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:02.564] [bmv2] [T] [thread 16892] [211.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:02.564] [bmv2] [T] [thread 16892] [211.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:02.564] [bmv2] [T] [thread 16892] [211.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is true
[12:27:02.564] [bmv2] [T] [thread 16892] [211.0] [cxt 0] Applying table 'tbl_resist178'
[12:27:02.564] [bmv2] [D] [thread 16892] [211.0] [cxt 0] Looking up key:

[12:27:02.564] [bmv2] [D] [thread 16892] [211.0] [cxt 0] Table 'tbl_resist178': miss
[12:27:02.564] [bmv2] [D] [thread 16892] [211.0] [cxt 0] Action entry is resist178 - 
[12:27:02.564] [bmv2] [T] [thread 16892] [211.0] [cxt 0] Action resist178
[12:27:02.564] [bmv2] [T] [thread 16892] [211.0] [cxt 0] resist.p4(178) Primitive roundNumber.read(meta.current_round, 0)
[12:27:02.564] [bmv2] [T] [thread 16892] [211.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:27:02.564] [bmv2] [T] [thread 16892] [211.0] [cxt 0] resist.p4(179) Primitive hdr.resist.round = meta.current_round
[12:27:02.564] [bmv2] [T] [thread 16892] [211.0] [cxt 0] resist.p4(180) Primitive hdr.resist.type = 11
[12:27:02.564] [bmv2] [T] [thread 16892] [211.0] [cxt 0] Applying table 'tbl_bounce_pkt'
[12:27:02.564] [bmv2] [D] [thread 16892] [211.0] [cxt 0] Looking up key:

[12:27:02.564] [bmv2] [D] [thread 16892] [211.0] [cxt 0] Table 'tbl_bounce_pkt': miss
[12:27:02.564] [bmv2] [D] [thread 16892] [211.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:27:02.564] [bmv2] [T] [thread 16892] [211.0] [cxt 0] Action MyIngress.bounce_pkt
[12:27:02.564] [bmv2] [T] [thread 16892] [211.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:27:02.564] [bmv2] [T] [thread 16892] [211.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:27:02.564] [bmv2] [T] [thread 16892] [211.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:27:02.564] [bmv2] [T] [thread 16892] [211.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:27:02.564] [bmv2] [T] [thread 16892] [211.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:27:02.564] [bmv2] [T] [thread 16892] [211.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:27:02.564] [bmv2] [T] [thread 16892] [211.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:27:02.564] [bmv2] [D] [thread 16892] [211.0] [cxt 0] Pipeline 'ingress': end
[12:27:02.564] [bmv2] [D] [thread 16892] [211.0] [cxt 0] Egress port is 1
[12:27:02.564] [bmv2] [D] [thread 16894] [211.0] [cxt 0] Pipeline 'egress': start
[12:27:02.564] [bmv2] [T] [thread 16894] [211.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:02.564] [bmv2] [T] [thread 16894] [211.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:02.564] [bmv2] [D] [thread 16894] [211.0] [cxt 0] Pipeline 'egress': end
[12:27:02.564] [bmv2] [D] [thread 16894] [211.0] [cxt 0] Deparser 'deparser': start
[12:27:02.564] [bmv2] [D] [thread 16894] [211.0] [cxt 0] Updating checksum 'cksum'
[12:27:02.564] [bmv2] [D] [thread 16894] [211.0] [cxt 0] Deparsing header 'ethernet'
[12:27:02.564] [bmv2] [D] [thread 16894] [211.0] [cxt 0] Deparsing header 'resist'
[12:27:02.564] [bmv2] [D] [thread 16894] [211.0] [cxt 0] Deparsing header 'ipv4'
[12:27:02.564] [bmv2] [D] [thread 16894] [211.0] [cxt 0] Deparser 'deparser': end
[12:27:02.564] [bmv2] [D] [thread 16897] [211.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:27:02.606] [bmv2] [D] [thread 16892] [212.0] [cxt 0] Processing packet received on port 1
[12:27:02.606] [bmv2] [D] [thread 16892] [212.0] [cxt 0] Parser 'parser': start
[12:27:02.606] [bmv2] [D] [thread 16892] [212.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:02.606] [bmv2] [D] [thread 16892] [212.0] [cxt 0] Extracting header 'ethernet'
[12:27:02.606] [bmv2] [D] [thread 16892] [212.0] [cxt 0] Parser state 'start': key is 0600
[12:27:02.606] [bmv2] [T] [thread 16892] [212.0] [cxt 0] Bytes parsed: 14
[12:27:02.606] [bmv2] [D] [thread 16892] [212.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:27:02.606] [bmv2] [D] [thread 16892] [212.0] [cxt 0] Extracting header 'resist'
[12:27:02.606] [bmv2] [D] [thread 16892] [212.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:27:02.606] [bmv2] [T] [thread 16892] [212.0] [cxt 0] Bytes parsed: 30
[12:27:02.606] [bmv2] [D] [thread 16892] [212.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:27:02.606] [bmv2] [D] [thread 16892] [212.0] [cxt 0] Extracting header 'ipv4'
[12:27:02.606] [bmv2] [D] [thread 16892] [212.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:27:02.606] [bmv2] [T] [thread 16892] [212.0] [cxt 0] Bytes parsed: 50
[12:27:02.606] [bmv2] [D] [thread 16892] [212.0] [cxt 0] Parser 'parser': end
[12:27:02.606] [bmv2] [D] [thread 16892] [212.0] [cxt 0] Pipeline 'ingress': start
[12:27:02.606] [bmv2] [T] [thread 16892] [212.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:02.606] [bmv2] [D] [thread 16892] [212.0] [cxt 0] Looking up key:

[12:27:02.606] [bmv2] [D] [thread 16892] [212.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:02.606] [bmv2] [D] [thread 16892] [212.0] [cxt 0] Action entry is resist171 - 
[12:27:02.606] [bmv2] [T] [thread 16892] [212.0] [cxt 0] Action resist171
[12:27:02.606] [bmv2] [T] [thread 16892] [212.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:02.606] [bmv2] [T] [thread 16892] [212.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:02.606] [bmv2] [T] [thread 16892] [212.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:02.606] [bmv2] [T] [thread 16892] [212.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:02.606] [bmv2] [T] [thread 16892] [212.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:02.606] [bmv2] [T] [thread 16892] [212.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:27:02.606] [bmv2] [T] [thread 16892] [212.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:27:02.606] [bmv2] [T] [thread 16892] [212.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is false
[12:27:02.606] [bmv2] [T] [thread 16892] [212.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:27:02.606] [bmv2] [T] [thread 16892] [212.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is true
[12:27:02.606] [bmv2] [T] [thread 16892] [212.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[12:27:02.606] [bmv2] [D] [thread 16892] [212.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000202

[12:27:02.606] [bmv2] [D] [thread 16892] [212.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 1
[12:27:02.606] [bmv2] [D] [thread 16892] [212.0] [cxt 0] Dumping entry 1
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000202/32
Action entry: MyIngress.ipv4_forward - 80000000400,5,

[12:27:02.606] [bmv2] [D] [thread 16892] [212.0] [cxt 0] Action entry is MyIngress.ipv4_forward - 80000000400,5,
[12:27:02.606] [bmv2] [T] [thread 16892] [212.0] [cxt 0] Action MyIngress.ipv4_forward
[12:27:02.606] [bmv2] [T] [thread 16892] [212.0] [cxt 0] resist.p4(150) Primitive standard_metadata.egress_spec = port
[12:27:02.606] [bmv2] [T] [thread 16892] [212.0] [cxt 0] resist.p4(151) Primitive hdr.ethernet.srcAddr = hdr.ethernet.dstAddr
[12:27:02.606] [bmv2] [T] [thread 16892] [212.0] [cxt 0] resist.p4(152) Primitive hdr.ethernet.dstAddr = dstAddr
[12:27:02.606] [bmv2] [T] [thread 16892] [212.0] [cxt 0] resist.p4(153) Primitive hdr.ipv4.ttl = hdr.ipv4.ttl - 1
[12:27:02.606] [bmv2] [T] [thread 16892] [212.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:27:02.606] [bmv2] [D] [thread 16892] [212.0] [cxt 0] Pipeline 'ingress': end
[12:27:02.606] [bmv2] [D] [thread 16892] [212.0] [cxt 0] Egress port is 5
[12:27:02.606] [bmv2] [D] [thread 16894] [212.0] [cxt 0] Pipeline 'egress': start
[12:27:02.606] [bmv2] [T] [thread 16894] [212.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:02.606] [bmv2] [T] [thread 16894] [212.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:02.606] [bmv2] [D] [thread 16894] [212.0] [cxt 0] Pipeline 'egress': end
[12:27:02.606] [bmv2] [D] [thread 16894] [212.0] [cxt 0] Deparser 'deparser': start
[12:27:02.606] [bmv2] [D] [thread 16894] [212.0] [cxt 0] Updating checksum 'cksum'
[12:27:02.606] [bmv2] [D] [thread 16894] [212.0] [cxt 0] Deparsing header 'ethernet'
[12:27:02.606] [bmv2] [D] [thread 16894] [212.0] [cxt 0] Deparsing header 'resist'
[12:27:02.606] [bmv2] [D] [thread 16894] [212.0] [cxt 0] Deparsing header 'ipv4'
[12:27:02.606] [bmv2] [D] [thread 16894] [212.0] [cxt 0] Deparser 'deparser': end
[12:27:02.606] [bmv2] [D] [thread 16897] [212.0] [cxt 0] Transmitting packet of size 647 out of port 5
[12:27:02.619] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Processing packet received on port 5
[12:27:02.619] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Parser 'parser': start
[12:27:02.619] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:02.619] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Extracting header 'ethernet'
[12:27:02.619] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Parser state 'start': key is 0600
[12:27:02.619] [bmv2] [T] [thread 16892] [213.0] [cxt 0] Bytes parsed: 14
[12:27:02.619] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:27:02.619] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Extracting header 'resist'
[12:27:02.619] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:27:02.619] [bmv2] [T] [thread 16892] [213.0] [cxt 0] Bytes parsed: 30
[12:27:02.619] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:27:02.619] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Extracting header 'ipv4'
[12:27:02.619] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:27:02.619] [bmv2] [T] [thread 16892] [213.0] [cxt 0] Bytes parsed: 50
[12:27:02.620] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Parser 'parser': end
[12:27:02.620] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Pipeline 'ingress': start
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:02.620] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Looking up key:

[12:27:02.620] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:02.620] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Action entry is resist171 - 
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] Action resist171
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] Applying table 'tbl_resist191'
[12:27:02.620] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Looking up key:

[12:27:02.620] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Table 'tbl_resist191': miss
[12:27:02.620] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Action entry is resist191 - 
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] Action resist191
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] Applying table 'tbl_resist193'
[12:27:02.620] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Looking up key:

[12:27:02.620] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Table 'tbl_resist193': miss
[12:27:02.620] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Action entry is resist193 - 
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] Action resist193
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] Read register 'causality_violation' at index 0 read value 31
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 32
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:27:02.620] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Looking up key:

[12:27:02.620] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:27:02.620] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] Action MyIngress.bounce_pkt
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] Applying table 'tbl_resist199'
[12:27:02.620] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Looking up key:

[12:27:02.620] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Table 'tbl_resist199': miss
[12:27:02.620] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Action entry is resist199 - 
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] Action resist199
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:27:02.620] [bmv2] [T] [thread 16892] [213.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:27:02.620] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Pipeline 'ingress': end
[12:27:02.620] [bmv2] [D] [thread 16892] [213.0] [cxt 0] Egress port is 5
[12:27:02.620] [bmv2] [D] [thread 16894] [213.0] [cxt 0] Pipeline 'egress': start
[12:27:02.620] [bmv2] [T] [thread 16894] [213.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:02.620] [bmv2] [T] [thread 16894] [213.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:02.620] [bmv2] [D] [thread 16894] [213.0] [cxt 0] Pipeline 'egress': end
[12:27:02.620] [bmv2] [D] [thread 16894] [213.0] [cxt 0] Deparser 'deparser': start
[12:27:02.620] [bmv2] [D] [thread 16894] [213.0] [cxt 0] Updating checksum 'cksum'
[12:27:02.620] [bmv2] [D] [thread 16894] [213.0] [cxt 0] Deparsing header 'ethernet'
[12:27:02.620] [bmv2] [D] [thread 16894] [213.0] [cxt 0] Deparsing header 'resist'
[12:27:02.620] [bmv2] [D] [thread 16894] [213.0] [cxt 0] Deparsing header 'ipv4'
[12:27:02.620] [bmv2] [D] [thread 16894] [213.0] [cxt 0] Deparser 'deparser': end
[12:27:02.620] [bmv2] [D] [thread 16897] [213.0] [cxt 0] Transmitting packet of size 70 out of port 5
[12:27:02.636] [bmv2] [D] [thread 16892] [214.0] [cxt 0] Processing packet received on port 1
[12:27:02.636] [bmv2] [D] [thread 16892] [214.0] [cxt 0] Parser 'parser': start
[12:27:02.636] [bmv2] [D] [thread 16892] [214.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:02.636] [bmv2] [D] [thread 16892] [214.0] [cxt 0] Extracting header 'ethernet'
[12:27:02.636] [bmv2] [D] [thread 16892] [214.0] [cxt 0] Parser state 'start': key is 0600
[12:27:02.636] [bmv2] [T] [thread 16892] [214.0] [cxt 0] Bytes parsed: 14
[12:27:02.636] [bmv2] [D] [thread 16892] [214.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:27:02.636] [bmv2] [D] [thread 16892] [214.0] [cxt 0] Extracting header 'resist'
[12:27:02.636] [bmv2] [D] [thread 16892] [214.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:27:02.636] [bmv2] [T] [thread 16892] [214.0] [cxt 0] Bytes parsed: 30
[12:27:02.636] [bmv2] [D] [thread 16892] [214.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:27:02.636] [bmv2] [D] [thread 16892] [214.0] [cxt 0] Extracting header 'ipv4'
[12:27:02.636] [bmv2] [D] [thread 16892] [214.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:27:02.636] [bmv2] [T] [thread 16892] [214.0] [cxt 0] Bytes parsed: 50
[12:27:02.636] [bmv2] [D] [thread 16892] [214.0] [cxt 0] Parser 'parser': end
[12:27:02.636] [bmv2] [D] [thread 16892] [214.0] [cxt 0] Pipeline 'ingress': start
[12:27:02.636] [bmv2] [T] [thread 16892] [214.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:02.636] [bmv2] [D] [thread 16892] [214.0] [cxt 0] Looking up key:

[12:27:02.636] [bmv2] [D] [thread 16892] [214.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:02.636] [bmv2] [D] [thread 16892] [214.0] [cxt 0] Action entry is resist171 - 
[12:27:02.636] [bmv2] [T] [thread 16892] [214.0] [cxt 0] Action resist171
[12:27:02.636] [bmv2] [T] [thread 16892] [214.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:02.636] [bmv2] [T] [thread 16892] [214.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:02.636] [bmv2] [T] [thread 16892] [214.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:02.636] [bmv2] [T] [thread 16892] [214.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:02.636] [bmv2] [T] [thread 16892] [214.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:02.636] [bmv2] [T] [thread 16892] [214.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:27:02.636] [bmv2] [T] [thread 16892] [214.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:27:02.636] [bmv2] [T] [thread 16892] [214.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is false
[12:27:02.636] [bmv2] [T] [thread 16892] [214.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:27:02.636] [bmv2] [T] [thread 16892] [214.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is true
[12:27:02.636] [bmv2] [T] [thread 16892] [214.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[12:27:02.636] [bmv2] [D] [thread 16892] [214.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000101

[12:27:02.636] [bmv2] [D] [thread 16892] [214.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[12:27:02.636] [bmv2] [D] [thread 16892] [214.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000101/32
Action entry: MyIngress.ipv4_forward - 80000000300,4,

[12:27:02.636] [bmv2] [D] [thread 16892] [214.0] [cxt 0] Action entry is MyIngress.ipv4_forward - 80000000300,4,
[12:27:02.636] [bmv2] [T] [thread 16892] [214.0] [cxt 0] Action MyIngress.ipv4_forward
[12:27:02.636] [bmv2] [T] [thread 16892] [214.0] [cxt 0] resist.p4(150) Primitive standard_metadata.egress_spec = port
[12:27:02.636] [bmv2] [T] [thread 16892] [214.0] [cxt 0] resist.p4(151) Primitive hdr.ethernet.srcAddr = hdr.ethernet.dstAddr
[12:27:02.636] [bmv2] [T] [thread 16892] [214.0] [cxt 0] resist.p4(152) Primitive hdr.ethernet.dstAddr = dstAddr
[12:27:02.636] [bmv2] [T] [thread 16892] [214.0] [cxt 0] resist.p4(153) Primitive hdr.ipv4.ttl = hdr.ipv4.ttl - 1
[12:27:02.636] [bmv2] [T] [thread 16892] [214.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:27:02.636] [bmv2] [D] [thread 16892] [214.0] [cxt 0] Pipeline 'ingress': end
[12:27:02.636] [bmv2] [D] [thread 16892] [214.0] [cxt 0] Egress port is 4
[12:27:02.636] [bmv2] [D] [thread 16893] [214.0] [cxt 0] Pipeline 'egress': start
[12:27:02.636] [bmv2] [T] [thread 16893] [214.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:02.636] [bmv2] [T] [thread 16893] [214.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:02.636] [bmv2] [D] [thread 16893] [214.0] [cxt 0] Pipeline 'egress': end
[12:27:02.636] [bmv2] [D] [thread 16893] [214.0] [cxt 0] Deparser 'deparser': start
[12:27:02.636] [bmv2] [D] [thread 16893] [214.0] [cxt 0] Updating checksum 'cksum'
[12:27:02.636] [bmv2] [D] [thread 16893] [214.0] [cxt 0] Deparsing header 'ethernet'
[12:27:02.636] [bmv2] [D] [thread 16893] [214.0] [cxt 0] Deparsing header 'resist'
[12:27:02.636] [bmv2] [D] [thread 16893] [214.0] [cxt 0] Deparsing header 'ipv4'
[12:27:02.636] [bmv2] [D] [thread 16893] [214.0] [cxt 0] Deparser 'deparser': end
[12:27:02.636] [bmv2] [D] [thread 16897] [214.0] [cxt 0] Transmitting packet of size 612 out of port 4
[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Processing packet received on port 4
[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Parser 'parser': start
[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Extracting header 'ethernet'
[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Parser state 'start': key is 0600
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] Bytes parsed: 14
[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Extracting header 'resist'
[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] Bytes parsed: 30
[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Extracting header 'ipv4'
[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] Bytes parsed: 50
[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Parser 'parser': end
[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Pipeline 'ingress': start
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Looking up key:

[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Action entry is resist171 - 
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] Action resist171
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is false
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] resist.p4(190) Condition "hdr.resist.type == 8 || hdr.resist.type == 1" (node_15) is true
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] Applying table 'tbl_resist191'
[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Looking up key:

[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Table 'tbl_resist191': miss
[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Action entry is resist191 - 
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] Action resist191
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] resist.p4(191) Primitive roundNumber.read(meta.current_round, 0)
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] Read register 'roundNumber' at index 0 read value 1
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] resist.p4(192) Condition "meta.current_round + 1 != hdr.resist.round" (node_17) is true
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] Applying table 'tbl_resist193'
[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Looking up key:

[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Table 'tbl_resist193': miss
[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Action entry is resist193 - 
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] Action resist193
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] resist.p4(193) Primitive causality_violation.read(meta.causality_v_counter, 0)
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] Read register 'causality_violation' at index 0 read value 32
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] resist.p4(194) Primitive meta.causality_v_counter+1
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] resist.p4(194) Primitive causality_violation.write(0, meta.causality_v_counter+1)
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] Wrote register 'causality_violation' at index 0 with value 33
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] resist.p4(195) Primitive hdr.resist.type = 9
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] Applying table 'tbl_bounce_pkt_1'
[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Looking up key:

[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Table 'tbl_bounce_pkt_1': miss
[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] Action MyIngress.bounce_pkt
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] Applying table 'tbl_resist199'
[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Looking up key:

[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Table 'tbl_resist199': miss
[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Action entry is resist199 - 
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] Action resist199
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] resist.p4(199) Primitive lastRoundNumber.read(meta.last_round_number, 0)
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] Read register 'lastRoundNumber' at index 0 read value 0
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] resist.p4(200) Condition "meta.current_round == meta.last_round_number && meta.last_round_number > 0" (node_21) is false
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] resist.p4(206) Condition "hdr.resist.type == 1 || hdr.resist.type == 8" (node_24) is false
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] resist.p4(213) Condition "hdr.resist.isValid() && hdr.resist.type != 9" (node_27) is false
[12:27:02.652] [bmv2] [T] [thread 16892] [215.0] [cxt 0] resist.p4(216) Condition "hdr.resist.isValid() && hdr.resist.type == 0" (node_29) is false
[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Pipeline 'ingress': end
[12:27:02.652] [bmv2] [D] [thread 16892] [215.0] [cxt 0] Egress port is 4
[12:27:02.652] [bmv2] [D] [thread 16893] [215.0] [cxt 0] Pipeline 'egress': start
[12:27:02.652] [bmv2] [T] [thread 16893] [215.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:02.652] [bmv2] [T] [thread 16893] [215.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:02.652] [bmv2] [D] [thread 16893] [215.0] [cxt 0] Pipeline 'egress': end
[12:27:02.652] [bmv2] [D] [thread 16893] [215.0] [cxt 0] Deparser 'deparser': start
[12:27:02.652] [bmv2] [D] [thread 16893] [215.0] [cxt 0] Updating checksum 'cksum'
[12:27:02.652] [bmv2] [D] [thread 16893] [215.0] [cxt 0] Deparsing header 'ethernet'
[12:27:02.652] [bmv2] [D] [thread 16893] [215.0] [cxt 0] Deparsing header 'resist'
[12:27:02.652] [bmv2] [D] [thread 16893] [215.0] [cxt 0] Deparsing header 'ipv4'
[12:27:02.652] [bmv2] [D] [thread 16893] [215.0] [cxt 0] Deparser 'deparser': end
[12:27:02.652] [bmv2] [D] [thread 16897] [215.0] [cxt 0] Transmitting packet of size 70 out of port 4
[12:27:02.672] [bmv2] [D] [thread 16892] [216.0] [cxt 0] Processing packet received on port 1
[12:27:02.672] [bmv2] [D] [thread 16892] [216.0] [cxt 0] Parser 'parser': start
[12:27:02.672] [bmv2] [D] [thread 16892] [216.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:02.672] [bmv2] [D] [thread 16892] [216.0] [cxt 0] Extracting header 'ethernet'
[12:27:02.672] [bmv2] [D] [thread 16892] [216.0] [cxt 0] Parser state 'start': key is 0600
[12:27:02.672] [bmv2] [T] [thread 16892] [216.0] [cxt 0] Bytes parsed: 14
[12:27:02.672] [bmv2] [D] [thread 16892] [216.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:27:02.672] [bmv2] [D] [thread 16892] [216.0] [cxt 0] Extracting header 'resist'
[12:27:02.672] [bmv2] [D] [thread 16892] [216.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:27:02.672] [bmv2] [T] [thread 16892] [216.0] [cxt 0] Bytes parsed: 30
[12:27:02.672] [bmv2] [D] [thread 16892] [216.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:27:02.672] [bmv2] [D] [thread 16892] [216.0] [cxt 0] Extracting header 'ipv4'
[12:27:02.672] [bmv2] [D] [thread 16892] [216.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:27:02.672] [bmv2] [T] [thread 16892] [216.0] [cxt 0] Bytes parsed: 50
[12:27:02.672] [bmv2] [D] [thread 16892] [216.0] [cxt 0] Parser 'parser': end
[12:27:02.672] [bmv2] [D] [thread 16892] [216.0] [cxt 0] Pipeline 'ingress': start
[12:27:02.672] [bmv2] [T] [thread 16892] [216.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:02.672] [bmv2] [D] [thread 16892] [216.0] [cxt 0] Looking up key:

[12:27:02.672] [bmv2] [D] [thread 16892] [216.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:02.672] [bmv2] [D] [thread 16892] [216.0] [cxt 0] Action entry is resist171 - 
[12:27:02.672] [bmv2] [T] [thread 16892] [216.0] [cxt 0] Action resist171
[12:27:02.672] [bmv2] [T] [thread 16892] [216.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:02.673] [bmv2] [T] [thread 16892] [216.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:02.673] [bmv2] [T] [thread 16892] [216.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:02.673] [bmv2] [T] [thread 16892] [216.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is true
[12:27:02.673] [bmv2] [T] [thread 16892] [216.0] [cxt 0] Applying table 'tbl_resist175'
[12:27:02.673] [bmv2] [D] [thread 16892] [216.0] [cxt 0] Looking up key:

[12:27:02.673] [bmv2] [D] [thread 16892] [216.0] [cxt 0] Table 'tbl_resist175': miss
[12:27:02.673] [bmv2] [D] [thread 16892] [216.0] [cxt 0] Action entry is resist175 - 
[12:27:02.673] [bmv2] [T] [thread 16892] [216.0] [cxt 0] Action resist175
[12:27:02.673] [bmv2] [T] [thread 16892] [216.0] [cxt 0] resist.p4(175) Primitive lastRoundNumber.write(0, hdr.resist.round)
[12:27:02.673] [bmv2] [T] [thread 16892] [216.0] [cxt 0] Wrote register 'lastRoundNumber' at index 0 with value 33
[12:27:02.673] [bmv2] [T] [thread 16892] [216.0] [cxt 0] Applying table 'tbl_drop_0'
[12:27:02.673] [bmv2] [D] [thread 16892] [216.0] [cxt 0] Looking up key:

[12:27:02.673] [bmv2] [D] [thread 16892] [216.0] [cxt 0] Table 'tbl_drop_0': miss
[12:27:02.673] [bmv2] [D] [thread 16892] [216.0] [cxt 0] Action entry is MyIngress.drop - 
[12:27:02.673] [bmv2] [T] [thread 16892] [216.0] [cxt 0] Action MyIngress.drop
[12:27:02.673] [bmv2] [T] [thread 16892] [216.0] [cxt 0] resist.p4(146) Primitive mark_to_drop(standard_metadata)
[12:27:02.673] [bmv2] [D] [thread 16892] [216.0] [cxt 0] Pipeline 'ingress': end
[12:27:02.673] [bmv2] [D] [thread 16892] [216.0] [cxt 0] Egress port is 511
[12:27:02.673] [bmv2] [D] [thread 16892] [216.0] [cxt 0] Dropping packet at the end of ingress
[12:27:05.331] [bmv2] [D] [thread 16892] [217.0] [cxt 0] Processing packet received on port 16
[12:27:05.331] [bmv2] [D] [thread 16892] [217.0] [cxt 0] Parser 'parser': start
[12:27:05.331] [bmv2] [D] [thread 16892] [217.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:05.331] [bmv2] [D] [thread 16892] [217.0] [cxt 0] Extracting header 'ethernet'
[12:27:05.331] [bmv2] [D] [thread 16892] [217.0] [cxt 0] Parser state 'start': key is 86dd
[12:27:05.331] [bmv2] [T] [thread 16892] [217.0] [cxt 0] Bytes parsed: 14
[12:27:05.331] [bmv2] [D] [thread 16892] [217.0] [cxt 0] Parser 'parser': end
[12:27:05.331] [bmv2] [D] [thread 16892] [217.0] [cxt 0] Pipeline 'ingress': start
[12:27:05.331] [bmv2] [T] [thread 16892] [217.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:05.331] [bmv2] [D] [thread 16892] [217.0] [cxt 0] Looking up key:

[12:27:05.331] [bmv2] [D] [thread 16892] [217.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:05.331] [bmv2] [D] [thread 16892] [217.0] [cxt 0] Action entry is resist171 - 
[12:27:05.331] [bmv2] [T] [thread 16892] [217.0] [cxt 0] Action resist171
[12:27:05.331] [bmv2] [T] [thread 16892] [217.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:05.331] [bmv2] [T] [thread 16892] [217.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:05.331] [bmv2] [T] [thread 16892] [217.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:05.331] [bmv2] [T] [thread 16892] [217.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is true
[12:27:05.331] [bmv2] [T] [thread 16892] [217.0] [cxt 0] Applying table 'tbl_resist175'
[12:27:05.331] [bmv2] [D] [thread 16892] [217.0] [cxt 0] Looking up key:

[12:27:05.331] [bmv2] [D] [thread 16892] [217.0] [cxt 0] Table 'tbl_resist175': miss
[12:27:05.331] [bmv2] [D] [thread 16892] [217.0] [cxt 0] Action entry is resist175 - 
[12:27:05.331] [bmv2] [T] [thread 16892] [217.0] [cxt 0] Action resist175
[12:27:05.331] [bmv2] [T] [thread 16892] [217.0] [cxt 0] resist.p4(175) Primitive lastRoundNumber.write(0, hdr.resist.round)
[12:27:05.331] [bmv2] [T] [thread 16892] [217.0] [cxt 0] Wrote register 'lastRoundNumber' at index 0 with value 33
[12:27:05.331] [bmv2] [T] [thread 16892] [217.0] [cxt 0] Applying table 'tbl_drop_0'
[12:27:05.331] [bmv2] [D] [thread 16892] [217.0] [cxt 0] Looking up key:

[12:27:05.331] [bmv2] [D] [thread 16892] [217.0] [cxt 0] Table 'tbl_drop_0': miss
[12:27:05.331] [bmv2] [D] [thread 16892] [217.0] [cxt 0] Action entry is MyIngress.drop - 
[12:27:05.331] [bmv2] [T] [thread 16892] [217.0] [cxt 0] Action MyIngress.drop
[12:27:05.331] [bmv2] [T] [thread 16892] [217.0] [cxt 0] resist.p4(146) Primitive mark_to_drop(standard_metadata)
[12:27:05.331] [bmv2] [D] [thread 16892] [217.0] [cxt 0] Pipeline 'ingress': end
[12:27:05.331] [bmv2] [D] [thread 16892] [217.0] [cxt 0] Egress port is 511
[12:27:05.331] [bmv2] [D] [thread 16892] [217.0] [cxt 0] Dropping packet at the end of ingress
[12:27:07.717] [bmv2] [D] [thread 16892] [218.0] [cxt 0] Processing packet received on port 1
[12:27:07.717] [bmv2] [D] [thread 16892] [218.0] [cxt 0] Parser 'parser': start
[12:27:07.717] [bmv2] [D] [thread 16892] [218.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:07.717] [bmv2] [D] [thread 16892] [218.0] [cxt 0] Extracting header 'ethernet'
[12:27:07.717] [bmv2] [D] [thread 16892] [218.0] [cxt 0] Parser state 'start': key is 0600
[12:27:07.717] [bmv2] [T] [thread 16892] [218.0] [cxt 0] Bytes parsed: 14
[12:27:07.717] [bmv2] [D] [thread 16892] [218.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:27:07.717] [bmv2] [D] [thread 16892] [218.0] [cxt 0] Extracting header 'resist'
[12:27:07.717] [bmv2] [D] [thread 16892] [218.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:27:07.717] [bmv2] [T] [thread 16892] [218.0] [cxt 0] Bytes parsed: 30
[12:27:07.717] [bmv2] [D] [thread 16892] [218.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:27:07.717] [bmv2] [D] [thread 16892] [218.0] [cxt 0] Extracting header 'ipv4'
[12:27:07.717] [bmv2] [D] [thread 16892] [218.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:27:07.717] [bmv2] [T] [thread 16892] [218.0] [cxt 0] Bytes parsed: 50
[12:27:07.717] [bmv2] [D] [thread 16892] [218.0] [cxt 0] Parser 'parser': end
[12:27:07.717] [bmv2] [D] [thread 16892] [218.0] [cxt 0] Pipeline 'ingress': start
[12:27:07.717] [bmv2] [T] [thread 16892] [218.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:07.717] [bmv2] [D] [thread 16892] [218.0] [cxt 0] Looking up key:

[12:27:07.717] [bmv2] [D] [thread 16892] [218.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:07.717] [bmv2] [D] [thread 16892] [218.0] [cxt 0] Action entry is resist171 - 
[12:27:07.717] [bmv2] [T] [thread 16892] [218.0] [cxt 0] Action resist171
[12:27:07.717] [bmv2] [T] [thread 16892] [218.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:07.717] [bmv2] [T] [thread 16892] [218.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:07.717] [bmv2] [T] [thread 16892] [218.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:07.717] [bmv2] [T] [thread 16892] [218.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:07.717] [bmv2] [T] [thread 16892] [218.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:07.717] [bmv2] [T] [thread 16892] [218.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:27:07.717] [bmv2] [T] [thread 16892] [218.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:27:07.717] [bmv2] [T] [thread 16892] [218.0] [cxt 0] Applying table 'tbl_resist186'
[12:27:07.717] [bmv2] [D] [thread 16892] [218.0] [cxt 0] Looking up key:

[12:27:07.717] [bmv2] [D] [thread 16892] [218.0] [cxt 0] Table 'tbl_resist186': miss
[12:27:07.717] [bmv2] [D] [thread 16892] [218.0] [cxt 0] Action entry is resist186 - 
[12:27:07.717] [bmv2] [T] [thread 16892] [218.0] [cxt 0] Action resist186
[12:27:07.717] [bmv2] [T] [thread 16892] [218.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:27:07.717] [bmv2] [T] [thread 16892] [218.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:27:07.717] [bmv2] [D] [thread 16892] [218.0] [cxt 0] Looking up key:

[12:27:07.717] [bmv2] [D] [thread 16892] [218.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:27:07.717] [bmv2] [D] [thread 16892] [218.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:27:07.717] [bmv2] [T] [thread 16892] [218.0] [cxt 0] Action MyIngress.bounce_pkt
[12:27:07.717] [bmv2] [T] [thread 16892] [218.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:27:07.717] [bmv2] [T] [thread 16892] [218.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:27:07.717] [bmv2] [T] [thread 16892] [218.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:27:07.717] [bmv2] [T] [thread 16892] [218.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:27:07.717] [bmv2] [T] [thread 16892] [218.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:27:07.717] [bmv2] [T] [thread 16892] [218.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:27:07.717] [bmv2] [T] [thread 16892] [218.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:27:07.717] [bmv2] [D] [thread 16892] [218.0] [cxt 0] Pipeline 'ingress': end
[12:27:07.717] [bmv2] [D] [thread 16892] [218.0] [cxt 0] Egress port is 1
[12:27:07.717] [bmv2] [D] [thread 16894] [218.0] [cxt 0] Pipeline 'egress': start
[12:27:07.717] [bmv2] [T] [thread 16894] [218.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:07.717] [bmv2] [T] [thread 16894] [218.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:07.717] [bmv2] [D] [thread 16894] [218.0] [cxt 0] Pipeline 'egress': end
[12:27:07.717] [bmv2] [D] [thread 16894] [218.0] [cxt 0] Deparser 'deparser': start
[12:27:07.717] [bmv2] [D] [thread 16894] [218.0] [cxt 0] Updating checksum 'cksum'
[12:27:07.717] [bmv2] [D] [thread 16894] [218.0] [cxt 0] Deparsing header 'ethernet'
[12:27:07.717] [bmv2] [D] [thread 16894] [218.0] [cxt 0] Deparsing header 'resist'
[12:27:07.717] [bmv2] [D] [thread 16894] [218.0] [cxt 0] Deparsing header 'ipv4'
[12:27:07.717] [bmv2] [D] [thread 16894] [218.0] [cxt 0] Deparser 'deparser': end
[12:27:07.717] [bmv2] [D] [thread 16897] [218.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:27:12.754] [bmv2] [D] [thread 16892] [219.0] [cxt 0] Processing packet received on port 1
[12:27:12.754] [bmv2] [D] [thread 16892] [219.0] [cxt 0] Parser 'parser': start
[12:27:12.754] [bmv2] [D] [thread 16892] [219.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:12.754] [bmv2] [D] [thread 16892] [219.0] [cxt 0] Extracting header 'ethernet'
[12:27:12.754] [bmv2] [D] [thread 16892] [219.0] [cxt 0] Parser state 'start': key is 0600
[12:27:12.754] [bmv2] [T] [thread 16892] [219.0] [cxt 0] Bytes parsed: 14
[12:27:12.754] [bmv2] [D] [thread 16892] [219.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:27:12.754] [bmv2] [D] [thread 16892] [219.0] [cxt 0] Extracting header 'resist'
[12:27:12.754] [bmv2] [D] [thread 16892] [219.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:27:12.754] [bmv2] [T] [thread 16892] [219.0] [cxt 0] Bytes parsed: 30
[12:27:12.754] [bmv2] [D] [thread 16892] [219.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:27:12.754] [bmv2] [D] [thread 16892] [219.0] [cxt 0] Extracting header 'ipv4'
[12:27:12.754] [bmv2] [D] [thread 16892] [219.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:27:12.754] [bmv2] [T] [thread 16892] [219.0] [cxt 0] Bytes parsed: 50
[12:27:12.754] [bmv2] [D] [thread 16892] [219.0] [cxt 0] Parser 'parser': end
[12:27:12.754] [bmv2] [D] [thread 16892] [219.0] [cxt 0] Pipeline 'ingress': start
[12:27:12.754] [bmv2] [T] [thread 16892] [219.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:12.754] [bmv2] [D] [thread 16892] [219.0] [cxt 0] Looking up key:

[12:27:12.754] [bmv2] [D] [thread 16892] [219.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:12.754] [bmv2] [D] [thread 16892] [219.0] [cxt 0] Action entry is resist171 - 
[12:27:12.754] [bmv2] [T] [thread 16892] [219.0] [cxt 0] Action resist171
[12:27:12.754] [bmv2] [T] [thread 16892] [219.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:12.754] [bmv2] [T] [thread 16892] [219.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:12.754] [bmv2] [T] [thread 16892] [219.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:12.754] [bmv2] [T] [thread 16892] [219.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:12.754] [bmv2] [T] [thread 16892] [219.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:12.754] [bmv2] [T] [thread 16892] [219.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:27:12.754] [bmv2] [T] [thread 16892] [219.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:27:12.754] [bmv2] [T] [thread 16892] [219.0] [cxt 0] Applying table 'tbl_resist186'
[12:27:12.754] [bmv2] [D] [thread 16892] [219.0] [cxt 0] Looking up key:

[12:27:12.754] [bmv2] [D] [thread 16892] [219.0] [cxt 0] Table 'tbl_resist186': miss
[12:27:12.754] [bmv2] [D] [thread 16892] [219.0] [cxt 0] Action entry is resist186 - 
[12:27:12.754] [bmv2] [T] [thread 16892] [219.0] [cxt 0] Action resist186
[12:27:12.754] [bmv2] [T] [thread 16892] [219.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:27:12.754] [bmv2] [T] [thread 16892] [219.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:27:12.754] [bmv2] [D] [thread 16892] [219.0] [cxt 0] Looking up key:

[12:27:12.754] [bmv2] [D] [thread 16892] [219.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:27:12.754] [bmv2] [D] [thread 16892] [219.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:27:12.754] [bmv2] [T] [thread 16892] [219.0] [cxt 0] Action MyIngress.bounce_pkt
[12:27:12.754] [bmv2] [T] [thread 16892] [219.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:27:12.754] [bmv2] [T] [thread 16892] [219.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:27:12.754] [bmv2] [T] [thread 16892] [219.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:27:12.754] [bmv2] [T] [thread 16892] [219.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:27:12.754] [bmv2] [T] [thread 16892] [219.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:27:12.754] [bmv2] [T] [thread 16892] [219.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:27:12.754] [bmv2] [T] [thread 16892] [219.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:27:12.754] [bmv2] [D] [thread 16892] [219.0] [cxt 0] Pipeline 'ingress': end
[12:27:12.754] [bmv2] [D] [thread 16892] [219.0] [cxt 0] Egress port is 1
[12:27:12.754] [bmv2] [D] [thread 16894] [219.0] [cxt 0] Pipeline 'egress': start
[12:27:12.754] [bmv2] [T] [thread 16894] [219.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:12.754] [bmv2] [T] [thread 16894] [219.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:12.754] [bmv2] [D] [thread 16894] [219.0] [cxt 0] Pipeline 'egress': end
[12:27:12.754] [bmv2] [D] [thread 16894] [219.0] [cxt 0] Deparser 'deparser': start
[12:27:12.754] [bmv2] [D] [thread 16894] [219.0] [cxt 0] Updating checksum 'cksum'
[12:27:12.754] [bmv2] [D] [thread 16894] [219.0] [cxt 0] Deparsing header 'ethernet'
[12:27:12.754] [bmv2] [D] [thread 16894] [219.0] [cxt 0] Deparsing header 'resist'
[12:27:12.754] [bmv2] [D] [thread 16894] [219.0] [cxt 0] Deparsing header 'ipv4'
[12:27:12.754] [bmv2] [D] [thread 16894] [219.0] [cxt 0] Deparser 'deparser': end
[12:27:12.754] [bmv2] [D] [thread 16897] [219.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:27:17.916] [bmv2] [D] [thread 16892] [220.0] [cxt 0] Processing packet received on port 1
[12:27:17.916] [bmv2] [D] [thread 16892] [220.0] [cxt 0] Parser 'parser': start
[12:27:17.916] [bmv2] [D] [thread 16892] [220.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:17.916] [bmv2] [D] [thread 16892] [220.0] [cxt 0] Extracting header 'ethernet'
[12:27:17.916] [bmv2] [D] [thread 16892] [220.0] [cxt 0] Parser state 'start': key is 0600
[12:27:17.916] [bmv2] [T] [thread 16892] [220.0] [cxt 0] Bytes parsed: 14
[12:27:17.916] [bmv2] [D] [thread 16892] [220.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:27:17.916] [bmv2] [D] [thread 16892] [220.0] [cxt 0] Extracting header 'resist'
[12:27:17.916] [bmv2] [D] [thread 16892] [220.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:27:17.916] [bmv2] [T] [thread 16892] [220.0] [cxt 0] Bytes parsed: 30
[12:27:17.916] [bmv2] [D] [thread 16892] [220.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:27:17.916] [bmv2] [D] [thread 16892] [220.0] [cxt 0] Extracting header 'ipv4'
[12:27:17.916] [bmv2] [D] [thread 16892] [220.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:27:17.916] [bmv2] [T] [thread 16892] [220.0] [cxt 0] Bytes parsed: 50
[12:27:17.916] [bmv2] [D] [thread 16892] [220.0] [cxt 0] Parser 'parser': end
[12:27:17.916] [bmv2] [D] [thread 16892] [220.0] [cxt 0] Pipeline 'ingress': start
[12:27:17.916] [bmv2] [T] [thread 16892] [220.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:17.917] [bmv2] [D] [thread 16892] [220.0] [cxt 0] Looking up key:

[12:27:17.917] [bmv2] [D] [thread 16892] [220.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:17.917] [bmv2] [D] [thread 16892] [220.0] [cxt 0] Action entry is resist171 - 
[12:27:17.917] [bmv2] [T] [thread 16892] [220.0] [cxt 0] Action resist171
[12:27:17.917] [bmv2] [T] [thread 16892] [220.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:17.917] [bmv2] [T] [thread 16892] [220.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:17.917] [bmv2] [T] [thread 16892] [220.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:17.917] [bmv2] [T] [thread 16892] [220.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:17.917] [bmv2] [T] [thread 16892] [220.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:17.917] [bmv2] [T] [thread 16892] [220.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:27:17.917] [bmv2] [T] [thread 16892] [220.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:27:17.917] [bmv2] [T] [thread 16892] [220.0] [cxt 0] Applying table 'tbl_resist186'
[12:27:17.917] [bmv2] [D] [thread 16892] [220.0] [cxt 0] Looking up key:

[12:27:17.917] [bmv2] [D] [thread 16892] [220.0] [cxt 0] Table 'tbl_resist186': miss
[12:27:17.917] [bmv2] [D] [thread 16892] [220.0] [cxt 0] Action entry is resist186 - 
[12:27:17.917] [bmv2] [T] [thread 16892] [220.0] [cxt 0] Action resist186
[12:27:17.917] [bmv2] [T] [thread 16892] [220.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:27:17.917] [bmv2] [T] [thread 16892] [220.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:27:17.917] [bmv2] [D] [thread 16892] [220.0] [cxt 0] Looking up key:

[12:27:17.917] [bmv2] [D] [thread 16892] [220.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:27:17.917] [bmv2] [D] [thread 16892] [220.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:27:17.917] [bmv2] [T] [thread 16892] [220.0] [cxt 0] Action MyIngress.bounce_pkt
[12:27:17.917] [bmv2] [T] [thread 16892] [220.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:27:17.917] [bmv2] [T] [thread 16892] [220.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:27:17.917] [bmv2] [T] [thread 16892] [220.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:27:17.917] [bmv2] [T] [thread 16892] [220.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:27:17.918] [bmv2] [T] [thread 16892] [220.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:27:17.918] [bmv2] [T] [thread 16892] [220.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:27:17.918] [bmv2] [T] [thread 16892] [220.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:27:17.918] [bmv2] [D] [thread 16892] [220.0] [cxt 0] Pipeline 'ingress': end
[12:27:17.918] [bmv2] [D] [thread 16892] [220.0] [cxt 0] Egress port is 1
[12:27:17.919] [bmv2] [D] [thread 16894] [220.0] [cxt 0] Pipeline 'egress': start
[12:27:17.919] [bmv2] [T] [thread 16894] [220.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:17.919] [bmv2] [T] [thread 16894] [220.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:17.919] [bmv2] [D] [thread 16894] [220.0] [cxt 0] Pipeline 'egress': end
[12:27:17.919] [bmv2] [D] [thread 16894] [220.0] [cxt 0] Deparser 'deparser': start
[12:27:17.919] [bmv2] [D] [thread 16894] [220.0] [cxt 0] Updating checksum 'cksum'
[12:27:17.919] [bmv2] [D] [thread 16894] [220.0] [cxt 0] Deparsing header 'ethernet'
[12:27:17.919] [bmv2] [D] [thread 16894] [220.0] [cxt 0] Deparsing header 'resist'
[12:27:17.919] [bmv2] [D] [thread 16894] [220.0] [cxt 0] Deparsing header 'ipv4'
[12:27:17.919] [bmv2] [D] [thread 16894] [220.0] [cxt 0] Deparser 'deparser': end
[12:27:17.919] [bmv2] [D] [thread 16897] [220.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:27:23.014] [bmv2] [D] [thread 16892] [221.0] [cxt 0] Processing packet received on port 1
[12:27:23.014] [bmv2] [D] [thread 16892] [221.0] [cxt 0] Parser 'parser': start
[12:27:23.014] [bmv2] [D] [thread 16892] [221.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:23.014] [bmv2] [D] [thread 16892] [221.0] [cxt 0] Extracting header 'ethernet'
[12:27:23.014] [bmv2] [D] [thread 16892] [221.0] [cxt 0] Parser state 'start': key is 0600
[12:27:23.014] [bmv2] [T] [thread 16892] [221.0] [cxt 0] Bytes parsed: 14
[12:27:23.014] [bmv2] [D] [thread 16892] [221.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:27:23.014] [bmv2] [D] [thread 16892] [221.0] [cxt 0] Extracting header 'resist'
[12:27:23.014] [bmv2] [D] [thread 16892] [221.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:27:23.015] [bmv2] [T] [thread 16892] [221.0] [cxt 0] Bytes parsed: 30
[12:27:23.015] [bmv2] [D] [thread 16892] [221.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:27:23.015] [bmv2] [D] [thread 16892] [221.0] [cxt 0] Extracting header 'ipv4'
[12:27:23.015] [bmv2] [D] [thread 16892] [221.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:27:23.015] [bmv2] [T] [thread 16892] [221.0] [cxt 0] Bytes parsed: 50
[12:27:23.015] [bmv2] [D] [thread 16892] [221.0] [cxt 0] Parser 'parser': end
[12:27:23.015] [bmv2] [D] [thread 16892] [221.0] [cxt 0] Pipeline 'ingress': start
[12:27:23.015] [bmv2] [T] [thread 16892] [221.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:23.015] [bmv2] [D] [thread 16892] [221.0] [cxt 0] Looking up key:

[12:27:23.015] [bmv2] [D] [thread 16892] [221.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:23.015] [bmv2] [D] [thread 16892] [221.0] [cxt 0] Action entry is resist171 - 
[12:27:23.015] [bmv2] [T] [thread 16892] [221.0] [cxt 0] Action resist171
[12:27:23.015] [bmv2] [T] [thread 16892] [221.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:23.015] [bmv2] [T] [thread 16892] [221.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:23.015] [bmv2] [T] [thread 16892] [221.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:23.015] [bmv2] [T] [thread 16892] [221.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:23.015] [bmv2] [T] [thread 16892] [221.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:23.015] [bmv2] [T] [thread 16892] [221.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:27:23.015] [bmv2] [T] [thread 16892] [221.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:27:23.015] [bmv2] [T] [thread 16892] [221.0] [cxt 0] Applying table 'tbl_resist186'
[12:27:23.015] [bmv2] [D] [thread 16892] [221.0] [cxt 0] Looking up key:

[12:27:23.015] [bmv2] [D] [thread 16892] [221.0] [cxt 0] Table 'tbl_resist186': miss
[12:27:23.015] [bmv2] [D] [thread 16892] [221.0] [cxt 0] Action entry is resist186 - 
[12:27:23.015] [bmv2] [T] [thread 16892] [221.0] [cxt 0] Action resist186
[12:27:23.015] [bmv2] [T] [thread 16892] [221.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:27:23.015] [bmv2] [T] [thread 16892] [221.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:27:23.015] [bmv2] [D] [thread 16892] [221.0] [cxt 0] Looking up key:

[12:27:23.015] [bmv2] [D] [thread 16892] [221.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:27:23.015] [bmv2] [D] [thread 16892] [221.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:27:23.015] [bmv2] [T] [thread 16892] [221.0] [cxt 0] Action MyIngress.bounce_pkt
[12:27:23.015] [bmv2] [T] [thread 16892] [221.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:27:23.015] [bmv2] [T] [thread 16892] [221.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:27:23.015] [bmv2] [T] [thread 16892] [221.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:27:23.015] [bmv2] [T] [thread 16892] [221.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:27:23.015] [bmv2] [T] [thread 16892] [221.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:27:23.015] [bmv2] [T] [thread 16892] [221.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:27:23.015] [bmv2] [T] [thread 16892] [221.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:27:23.015] [bmv2] [D] [thread 16892] [221.0] [cxt 0] Pipeline 'ingress': end
[12:27:23.015] [bmv2] [D] [thread 16892] [221.0] [cxt 0] Egress port is 1
[12:27:23.015] [bmv2] [D] [thread 16894] [221.0] [cxt 0] Pipeline 'egress': start
[12:27:23.015] [bmv2] [T] [thread 16894] [221.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:23.015] [bmv2] [T] [thread 16894] [221.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:23.015] [bmv2] [D] [thread 16894] [221.0] [cxt 0] Pipeline 'egress': end
[12:27:23.015] [bmv2] [D] [thread 16894] [221.0] [cxt 0] Deparser 'deparser': start
[12:27:23.015] [bmv2] [D] [thread 16894] [221.0] [cxt 0] Updating checksum 'cksum'
[12:27:23.015] [bmv2] [D] [thread 16894] [221.0] [cxt 0] Deparsing header 'ethernet'
[12:27:23.015] [bmv2] [D] [thread 16894] [221.0] [cxt 0] Deparsing header 'resist'
[12:27:23.015] [bmv2] [D] [thread 16894] [221.0] [cxt 0] Deparsing header 'ipv4'
[12:27:23.015] [bmv2] [D] [thread 16894] [221.0] [cxt 0] Deparser 'deparser': end
[12:27:23.015] [bmv2] [D] [thread 16897] [221.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:27:27.864] [bmv2] [D] [thread 16892] [222.0] [cxt 0] Processing packet received on port 28
[12:27:27.864] [bmv2] [D] [thread 16892] [222.0] [cxt 0] Parser 'parser': start
[12:27:27.864] [bmv2] [D] [thread 16892] [222.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:27.864] [bmv2] [D] [thread 16892] [222.0] [cxt 0] Extracting header 'ethernet'
[12:27:27.864] [bmv2] [D] [thread 16892] [222.0] [cxt 0] Parser state 'start': key is 86dd
[12:27:27.864] [bmv2] [T] [thread 16892] [222.0] [cxt 0] Bytes parsed: 14
[12:27:27.864] [bmv2] [D] [thread 16892] [222.0] [cxt 0] Parser 'parser': end
[12:27:27.864] [bmv2] [D] [thread 16892] [222.0] [cxt 0] Pipeline 'ingress': start
[12:27:27.864] [bmv2] [T] [thread 16892] [222.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:27.864] [bmv2] [D] [thread 16892] [222.0] [cxt 0] Looking up key:

[12:27:27.864] [bmv2] [D] [thread 16892] [222.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:27.864] [bmv2] [D] [thread 16892] [222.0] [cxt 0] Action entry is resist171 - 
[12:27:27.864] [bmv2] [T] [thread 16892] [222.0] [cxt 0] Action resist171
[12:27:27.864] [bmv2] [T] [thread 16892] [222.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:27.864] [bmv2] [T] [thread 16892] [222.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:27.864] [bmv2] [T] [thread 16892] [222.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:27.864] [bmv2] [T] [thread 16892] [222.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:27.864] [bmv2] [T] [thread 16892] [222.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:27.864] [bmv2] [T] [thread 16892] [222.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:27:27.864] [bmv2] [D] [thread 16892] [222.0] [cxt 0] Pipeline 'ingress': end
[12:27:27.864] [bmv2] [D] [thread 16892] [222.0] [cxt 0] Egress port is 0
[12:27:27.864] [bmv2] [D] [thread 16893] [222.0] [cxt 0] Pipeline 'egress': start
[12:27:27.864] [bmv2] [T] [thread 16893] [222.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:27.864] [bmv2] [T] [thread 16893] [222.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:27.864] [bmv2] [D] [thread 16893] [222.0] [cxt 0] Pipeline 'egress': end
[12:27:27.864] [bmv2] [D] [thread 16893] [222.0] [cxt 0] Deparser 'deparser': start
[12:27:27.864] [bmv2] [T] [thread 16893] [222.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:27:27.864] [bmv2] [D] [thread 16893] [222.0] [cxt 0] Deparsing header 'ethernet'
[12:27:27.864] [bmv2] [D] [thread 16893] [222.0] [cxt 0] Deparser 'deparser': end
[12:27:27.864] [bmv2] [D] [thread 16897] [222.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:27:28.069] [bmv2] [D] [thread 16892] [223.0] [cxt 0] Processing packet received on port 1
[12:27:28.069] [bmv2] [D] [thread 16892] [223.0] [cxt 0] Parser 'parser': start
[12:27:28.069] [bmv2] [D] [thread 16892] [223.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:28.069] [bmv2] [D] [thread 16892] [223.0] [cxt 0] Extracting header 'ethernet'
[12:27:28.069] [bmv2] [D] [thread 16892] [223.0] [cxt 0] Parser state 'start': key is 0600
[12:27:28.069] [bmv2] [T] [thread 16892] [223.0] [cxt 0] Bytes parsed: 14
[12:27:28.069] [bmv2] [D] [thread 16892] [223.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:27:28.069] [bmv2] [D] [thread 16892] [223.0] [cxt 0] Extracting header 'resist'
[12:27:28.069] [bmv2] [D] [thread 16892] [223.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:27:28.069] [bmv2] [T] [thread 16892] [223.0] [cxt 0] Bytes parsed: 30
[12:27:28.069] [bmv2] [D] [thread 16892] [223.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:27:28.069] [bmv2] [D] [thread 16892] [223.0] [cxt 0] Extracting header 'ipv4'
[12:27:28.069] [bmv2] [D] [thread 16892] [223.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:27:28.069] [bmv2] [T] [thread 16892] [223.0] [cxt 0] Bytes parsed: 50
[12:27:28.069] [bmv2] [D] [thread 16892] [223.0] [cxt 0] Parser 'parser': end
[12:27:28.069] [bmv2] [D] [thread 16892] [223.0] [cxt 0] Pipeline 'ingress': start
[12:27:28.069] [bmv2] [T] [thread 16892] [223.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:28.069] [bmv2] [D] [thread 16892] [223.0] [cxt 0] Looking up key:

[12:27:28.069] [bmv2] [D] [thread 16892] [223.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:28.069] [bmv2] [D] [thread 16892] [223.0] [cxt 0] Action entry is resist171 - 
[12:27:28.069] [bmv2] [T] [thread 16892] [223.0] [cxt 0] Action resist171
[12:27:28.069] [bmv2] [T] [thread 16892] [223.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:28.069] [bmv2] [T] [thread 16892] [223.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:28.069] [bmv2] [T] [thread 16892] [223.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:28.070] [bmv2] [T] [thread 16892] [223.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:28.070] [bmv2] [T] [thread 16892] [223.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:28.070] [bmv2] [T] [thread 16892] [223.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:27:28.070] [bmv2] [T] [thread 16892] [223.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:27:28.070] [bmv2] [T] [thread 16892] [223.0] [cxt 0] Applying table 'tbl_resist186'
[12:27:28.070] [bmv2] [D] [thread 16892] [223.0] [cxt 0] Looking up key:

[12:27:28.070] [bmv2] [D] [thread 16892] [223.0] [cxt 0] Table 'tbl_resist186': miss
[12:27:28.070] [bmv2] [D] [thread 16892] [223.0] [cxt 0] Action entry is resist186 - 
[12:27:28.070] [bmv2] [T] [thread 16892] [223.0] [cxt 0] Action resist186
[12:27:28.070] [bmv2] [T] [thread 16892] [223.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:27:28.070] [bmv2] [T] [thread 16892] [223.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:27:28.070] [bmv2] [D] [thread 16892] [223.0] [cxt 0] Looking up key:

[12:27:28.070] [bmv2] [D] [thread 16892] [223.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:27:28.070] [bmv2] [D] [thread 16892] [223.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:27:28.070] [bmv2] [T] [thread 16892] [223.0] [cxt 0] Action MyIngress.bounce_pkt
[12:27:28.070] [bmv2] [T] [thread 16892] [223.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:27:28.070] [bmv2] [T] [thread 16892] [223.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:27:28.070] [bmv2] [T] [thread 16892] [223.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:27:28.070] [bmv2] [T] [thread 16892] [223.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:27:28.070] [bmv2] [T] [thread 16892] [223.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:27:28.070] [bmv2] [T] [thread 16892] [223.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:27:28.070] [bmv2] [T] [thread 16892] [223.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:27:28.070] [bmv2] [D] [thread 16892] [223.0] [cxt 0] Pipeline 'ingress': end
[12:27:28.070] [bmv2] [D] [thread 16892] [223.0] [cxt 0] Egress port is 1
[12:27:28.070] [bmv2] [D] [thread 16894] [223.0] [cxt 0] Pipeline 'egress': start
[12:27:28.070] [bmv2] [T] [thread 16894] [223.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:28.070] [bmv2] [T] [thread 16894] [223.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:28.070] [bmv2] [D] [thread 16894] [223.0] [cxt 0] Pipeline 'egress': end
[12:27:28.070] [bmv2] [D] [thread 16894] [223.0] [cxt 0] Deparser 'deparser': start
[12:27:28.070] [bmv2] [D] [thread 16894] [223.0] [cxt 0] Updating checksum 'cksum'
[12:27:28.070] [bmv2] [D] [thread 16894] [223.0] [cxt 0] Deparsing header 'ethernet'
[12:27:28.070] [bmv2] [D] [thread 16894] [223.0] [cxt 0] Deparsing header 'resist'
[12:27:28.070] [bmv2] [D] [thread 16894] [223.0] [cxt 0] Deparsing header 'ipv4'
[12:27:28.070] [bmv2] [D] [thread 16894] [223.0] [cxt 0] Deparser 'deparser': end
[12:27:28.070] [bmv2] [D] [thread 16897] [223.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:27:33.107] [bmv2] [D] [thread 16892] [224.0] [cxt 0] Processing packet received on port 1
[12:27:33.108] [bmv2] [D] [thread 16892] [224.0] [cxt 0] Parser 'parser': start
[12:27:33.108] [bmv2] [D] [thread 16892] [224.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:33.108] [bmv2] [D] [thread 16892] [224.0] [cxt 0] Extracting header 'ethernet'
[12:27:33.109] [bmv2] [D] [thread 16892] [224.0] [cxt 0] Parser state 'start': key is 0600
[12:27:33.109] [bmv2] [T] [thread 16892] [224.0] [cxt 0] Bytes parsed: 14
[12:27:33.109] [bmv2] [D] [thread 16892] [224.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:27:33.109] [bmv2] [D] [thread 16892] [224.0] [cxt 0] Extracting header 'resist'
[12:27:33.109] [bmv2] [D] [thread 16892] [224.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:27:33.109] [bmv2] [T] [thread 16892] [224.0] [cxt 0] Bytes parsed: 30
[12:27:33.109] [bmv2] [D] [thread 16892] [224.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:27:33.109] [bmv2] [D] [thread 16892] [224.0] [cxt 0] Extracting header 'ipv4'
[12:27:33.109] [bmv2] [D] [thread 16892] [224.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:27:33.109] [bmv2] [T] [thread 16892] [224.0] [cxt 0] Bytes parsed: 50
[12:27:33.109] [bmv2] [D] [thread 16892] [224.0] [cxt 0] Parser 'parser': end
[12:27:33.109] [bmv2] [D] [thread 16892] [224.0] [cxt 0] Pipeline 'ingress': start
[12:27:33.109] [bmv2] [T] [thread 16892] [224.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:33.109] [bmv2] [D] [thread 16892] [224.0] [cxt 0] Looking up key:

[12:27:33.109] [bmv2] [D] [thread 16892] [224.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:33.109] [bmv2] [D] [thread 16892] [224.0] [cxt 0] Action entry is resist171 - 
[12:27:33.109] [bmv2] [T] [thread 16892] [224.0] [cxt 0] Action resist171
[12:27:33.109] [bmv2] [T] [thread 16892] [224.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:33.109] [bmv2] [T] [thread 16892] [224.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:33.109] [bmv2] [T] [thread 16892] [224.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:33.109] [bmv2] [T] [thread 16892] [224.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:33.109] [bmv2] [T] [thread 16892] [224.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:33.109] [bmv2] [T] [thread 16892] [224.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:27:33.109] [bmv2] [T] [thread 16892] [224.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:27:33.109] [bmv2] [T] [thread 16892] [224.0] [cxt 0] Applying table 'tbl_resist186'
[12:27:33.109] [bmv2] [D] [thread 16892] [224.0] [cxt 0] Looking up key:

[12:27:33.109] [bmv2] [D] [thread 16892] [224.0] [cxt 0] Table 'tbl_resist186': miss
[12:27:33.109] [bmv2] [D] [thread 16892] [224.0] [cxt 0] Action entry is resist186 - 
[12:27:33.109] [bmv2] [T] [thread 16892] [224.0] [cxt 0] Action resist186
[12:27:33.109] [bmv2] [T] [thread 16892] [224.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:27:33.109] [bmv2] [T] [thread 16892] [224.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:27:33.109] [bmv2] [D] [thread 16892] [224.0] [cxt 0] Looking up key:

[12:27:33.109] [bmv2] [D] [thread 16892] [224.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:27:33.109] [bmv2] [D] [thread 16892] [224.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:27:33.109] [bmv2] [T] [thread 16892] [224.0] [cxt 0] Action MyIngress.bounce_pkt
[12:27:33.109] [bmv2] [T] [thread 16892] [224.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:27:33.109] [bmv2] [T] [thread 16892] [224.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:27:33.109] [bmv2] [T] [thread 16892] [224.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:27:33.109] [bmv2] [T] [thread 16892] [224.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:27:33.109] [bmv2] [T] [thread 16892] [224.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:27:33.109] [bmv2] [T] [thread 16892] [224.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:27:33.109] [bmv2] [T] [thread 16892] [224.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:27:33.109] [bmv2] [D] [thread 16892] [224.0] [cxt 0] Pipeline 'ingress': end
[12:27:33.109] [bmv2] [D] [thread 16892] [224.0] [cxt 0] Egress port is 1
[12:27:33.110] [bmv2] [D] [thread 16894] [224.0] [cxt 0] Pipeline 'egress': start
[12:27:33.110] [bmv2] [T] [thread 16894] [224.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:33.110] [bmv2] [T] [thread 16894] [224.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:33.110] [bmv2] [D] [thread 16894] [224.0] [cxt 0] Pipeline 'egress': end
[12:27:33.110] [bmv2] [D] [thread 16894] [224.0] [cxt 0] Deparser 'deparser': start
[12:27:33.110] [bmv2] [D] [thread 16894] [224.0] [cxt 0] Updating checksum 'cksum'
[12:27:33.110] [bmv2] [D] [thread 16894] [224.0] [cxt 0] Deparsing header 'ethernet'
[12:27:33.110] [bmv2] [D] [thread 16894] [224.0] [cxt 0] Deparsing header 'resist'
[12:27:33.110] [bmv2] [D] [thread 16894] [224.0] [cxt 0] Deparsing header 'ipv4'
[12:27:33.110] [bmv2] [D] [thread 16894] [224.0] [cxt 0] Deparser 'deparser': end
[12:27:33.110] [bmv2] [D] [thread 16897] [224.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:27:34.005] [bmv2] [D] [thread 16892] [225.0] [cxt 0] Processing packet received on port 19
[12:27:34.005] [bmv2] [D] [thread 16892] [225.0] [cxt 0] Parser 'parser': start
[12:27:34.005] [bmv2] [D] [thread 16892] [225.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:34.005] [bmv2] [D] [thread 16892] [225.0] [cxt 0] Extracting header 'ethernet'
[12:27:34.005] [bmv2] [D] [thread 16892] [225.0] [cxt 0] Parser state 'start': key is 86dd
[12:27:34.005] [bmv2] [T] [thread 16892] [225.0] [cxt 0] Bytes parsed: 14
[12:27:34.005] [bmv2] [D] [thread 16892] [225.0] [cxt 0] Parser 'parser': end
[12:27:34.005] [bmv2] [D] [thread 16892] [225.0] [cxt 0] Pipeline 'ingress': start
[12:27:34.005] [bmv2] [T] [thread 16892] [225.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:34.005] [bmv2] [D] [thread 16892] [225.0] [cxt 0] Looking up key:

[12:27:34.005] [bmv2] [D] [thread 16892] [225.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:34.005] [bmv2] [D] [thread 16892] [225.0] [cxt 0] Action entry is resist171 - 
[12:27:34.005] [bmv2] [T] [thread 16892] [225.0] [cxt 0] Action resist171
[12:27:34.005] [bmv2] [T] [thread 16892] [225.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:34.005] [bmv2] [T] [thread 16892] [225.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:34.005] [bmv2] [T] [thread 16892] [225.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:34.005] [bmv2] [T] [thread 16892] [225.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:34.005] [bmv2] [T] [thread 16892] [225.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:34.005] [bmv2] [T] [thread 16892] [225.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:27:34.005] [bmv2] [D] [thread 16892] [225.0] [cxt 0] Pipeline 'ingress': end
[12:27:34.005] [bmv2] [D] [thread 16892] [225.0] [cxt 0] Egress port is 0
[12:27:34.005] [bmv2] [D] [thread 16893] [225.0] [cxt 0] Pipeline 'egress': start
[12:27:34.006] [bmv2] [T] [thread 16893] [225.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:34.006] [bmv2] [T] [thread 16893] [225.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:34.006] [bmv2] [D] [thread 16893] [225.0] [cxt 0] Pipeline 'egress': end
[12:27:34.006] [bmv2] [D] [thread 16893] [225.0] [cxt 0] Deparser 'deparser': start
[12:27:34.006] [bmv2] [T] [thread 16893] [225.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:27:34.006] [bmv2] [D] [thread 16893] [225.0] [cxt 0] Deparsing header 'ethernet'
[12:27:34.006] [bmv2] [D] [thread 16893] [225.0] [cxt 0] Deparser 'deparser': end
[12:27:34.006] [bmv2] [D] [thread 16897] [225.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:27:36.052] [bmv2] [D] [thread 16892] [226.0] [cxt 0] Processing packet received on port 40
[12:27:36.052] [bmv2] [D] [thread 16892] [226.0] [cxt 0] Parser 'parser': start
[12:27:36.052] [bmv2] [D] [thread 16892] [226.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:36.052] [bmv2] [D] [thread 16892] [226.0] [cxt 0] Extracting header 'ethernet'
[12:27:36.052] [bmv2] [D] [thread 16892] [226.0] [cxt 0] Parser state 'start': key is 86dd
[12:27:36.052] [bmv2] [T] [thread 16892] [226.0] [cxt 0] Bytes parsed: 14
[12:27:36.052] [bmv2] [D] [thread 16892] [226.0] [cxt 0] Parser 'parser': end
[12:27:36.052] [bmv2] [D] [thread 16892] [226.0] [cxt 0] Pipeline 'ingress': start
[12:27:36.052] [bmv2] [T] [thread 16892] [226.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:36.052] [bmv2] [D] [thread 16892] [226.0] [cxt 0] Looking up key:

[12:27:36.052] [bmv2] [D] [thread 16892] [226.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:36.052] [bmv2] [D] [thread 16892] [226.0] [cxt 0] Action entry is resist171 - 
[12:27:36.052] [bmv2] [T] [thread 16892] [226.0] [cxt 0] Action resist171
[12:27:36.052] [bmv2] [T] [thread 16892] [226.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:36.052] [bmv2] [T] [thread 16892] [226.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:36.052] [bmv2] [T] [thread 16892] [226.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:36.052] [bmv2] [T] [thread 16892] [226.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:36.053] [bmv2] [T] [thread 16892] [226.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:36.053] [bmv2] [T] [thread 16892] [226.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:27:36.053] [bmv2] [D] [thread 16892] [226.0] [cxt 0] Pipeline 'ingress': end
[12:27:36.053] [bmv2] [D] [thread 16892] [226.0] [cxt 0] Egress port is 0
[12:27:36.053] [bmv2] [D] [thread 16893] [226.0] [cxt 0] Pipeline 'egress': start
[12:27:36.053] [bmv2] [T] [thread 16893] [226.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:36.053] [bmv2] [T] [thread 16893] [226.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:36.053] [bmv2] [D] [thread 16893] [226.0] [cxt 0] Pipeline 'egress': end
[12:27:36.053] [bmv2] [D] [thread 16893] [226.0] [cxt 0] Deparser 'deparser': start
[12:27:36.053] [bmv2] [T] [thread 16893] [226.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:27:36.053] [bmv2] [D] [thread 16893] [226.0] [cxt 0] Deparsing header 'ethernet'
[12:27:36.053] [bmv2] [D] [thread 16893] [226.0] [cxt 0] Deparser 'deparser': end
[12:27:36.053] [bmv2] [D] [thread 16897] [226.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:27:38.162] [bmv2] [D] [thread 16892] [227.0] [cxt 0] Processing packet received on port 1
[12:27:38.162] [bmv2] [D] [thread 16892] [227.0] [cxt 0] Parser 'parser': start
[12:27:38.162] [bmv2] [D] [thread 16892] [227.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:38.162] [bmv2] [D] [thread 16892] [227.0] [cxt 0] Extracting header 'ethernet'
[12:27:38.162] [bmv2] [D] [thread 16892] [227.0] [cxt 0] Parser state 'start': key is 0600
[12:27:38.162] [bmv2] [T] [thread 16892] [227.0] [cxt 0] Bytes parsed: 14
[12:27:38.162] [bmv2] [D] [thread 16892] [227.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:27:38.162] [bmv2] [D] [thread 16892] [227.0] [cxt 0] Extracting header 'resist'
[12:27:38.162] [bmv2] [D] [thread 16892] [227.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:27:38.162] [bmv2] [T] [thread 16892] [227.0] [cxt 0] Bytes parsed: 30
[12:27:38.162] [bmv2] [D] [thread 16892] [227.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:27:38.162] [bmv2] [D] [thread 16892] [227.0] [cxt 0] Extracting header 'ipv4'
[12:27:38.162] [bmv2] [D] [thread 16892] [227.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:27:38.162] [bmv2] [T] [thread 16892] [227.0] [cxt 0] Bytes parsed: 50
[12:27:38.162] [bmv2] [D] [thread 16892] [227.0] [cxt 0] Parser 'parser': end
[12:27:38.162] [bmv2] [D] [thread 16892] [227.0] [cxt 0] Pipeline 'ingress': start
[12:27:38.162] [bmv2] [T] [thread 16892] [227.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:38.162] [bmv2] [D] [thread 16892] [227.0] [cxt 0] Looking up key:

[12:27:38.162] [bmv2] [D] [thread 16892] [227.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:38.162] [bmv2] [D] [thread 16892] [227.0] [cxt 0] Action entry is resist171 - 
[12:27:38.162] [bmv2] [T] [thread 16892] [227.0] [cxt 0] Action resist171
[12:27:38.162] [bmv2] [T] [thread 16892] [227.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:38.162] [bmv2] [T] [thread 16892] [227.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:38.162] [bmv2] [T] [thread 16892] [227.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:38.162] [bmv2] [T] [thread 16892] [227.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:38.162] [bmv2] [T] [thread 16892] [227.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:38.162] [bmv2] [T] [thread 16892] [227.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:27:38.162] [bmv2] [T] [thread 16892] [227.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:27:38.162] [bmv2] [T] [thread 16892] [227.0] [cxt 0] Applying table 'tbl_resist186'
[12:27:38.162] [bmv2] [D] [thread 16892] [227.0] [cxt 0] Looking up key:

[12:27:38.162] [bmv2] [D] [thread 16892] [227.0] [cxt 0] Table 'tbl_resist186': miss
[12:27:38.162] [bmv2] [D] [thread 16892] [227.0] [cxt 0] Action entry is resist186 - 
[12:27:38.162] [bmv2] [T] [thread 16892] [227.0] [cxt 0] Action resist186
[12:27:38.162] [bmv2] [T] [thread 16892] [227.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:27:38.162] [bmv2] [T] [thread 16892] [227.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:27:38.162] [bmv2] [D] [thread 16892] [227.0] [cxt 0] Looking up key:

[12:27:38.162] [bmv2] [D] [thread 16892] [227.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:27:38.162] [bmv2] [D] [thread 16892] [227.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:27:38.162] [bmv2] [T] [thread 16892] [227.0] [cxt 0] Action MyIngress.bounce_pkt
[12:27:38.162] [bmv2] [T] [thread 16892] [227.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:27:38.162] [bmv2] [T] [thread 16892] [227.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:27:38.162] [bmv2] [T] [thread 16892] [227.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:27:38.162] [bmv2] [T] [thread 16892] [227.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:27:38.162] [bmv2] [T] [thread 16892] [227.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:27:38.162] [bmv2] [T] [thread 16892] [227.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:27:38.162] [bmv2] [T] [thread 16892] [227.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:27:38.162] [bmv2] [D] [thread 16892] [227.0] [cxt 0] Pipeline 'ingress': end
[12:27:38.162] [bmv2] [D] [thread 16892] [227.0] [cxt 0] Egress port is 1
[12:27:38.163] [bmv2] [D] [thread 16894] [227.0] [cxt 0] Pipeline 'egress': start
[12:27:38.163] [bmv2] [T] [thread 16894] [227.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:38.163] [bmv2] [T] [thread 16894] [227.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:38.163] [bmv2] [D] [thread 16894] [227.0] [cxt 0] Pipeline 'egress': end
[12:27:38.163] [bmv2] [D] [thread 16894] [227.0] [cxt 0] Deparser 'deparser': start
[12:27:38.163] [bmv2] [D] [thread 16894] [227.0] [cxt 0] Updating checksum 'cksum'
[12:27:38.163] [bmv2] [D] [thread 16894] [227.0] [cxt 0] Deparsing header 'ethernet'
[12:27:38.163] [bmv2] [D] [thread 16894] [227.0] [cxt 0] Deparsing header 'resist'
[12:27:38.163] [bmv2] [D] [thread 16894] [227.0] [cxt 0] Deparsing header 'ipv4'
[12:27:38.163] [bmv2] [D] [thread 16894] [227.0] [cxt 0] Deparser 'deparser': end
[12:27:38.163] [bmv2] [D] [thread 16897] [227.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:27:42.199] [bmv2] [D] [thread 16892] [228.0] [cxt 0] Processing packet received on port 30
[12:27:42.199] [bmv2] [D] [thread 16892] [228.0] [cxt 0] Parser 'parser': start
[12:27:42.199] [bmv2] [D] [thread 16892] [228.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:42.199] [bmv2] [D] [thread 16892] [228.0] [cxt 0] Extracting header 'ethernet'
[12:27:42.199] [bmv2] [D] [thread 16892] [228.0] [cxt 0] Parser state 'start': key is 86dd
[12:27:42.199] [bmv2] [T] [thread 16892] [228.0] [cxt 0] Bytes parsed: 14
[12:27:42.199] [bmv2] [D] [thread 16892] [228.0] [cxt 0] Parser 'parser': end
[12:27:42.199] [bmv2] [D] [thread 16892] [228.0] [cxt 0] Pipeline 'ingress': start
[12:27:42.199] [bmv2] [T] [thread 16892] [228.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:42.199] [bmv2] [D] [thread 16892] [228.0] [cxt 0] Looking up key:

[12:27:42.199] [bmv2] [D] [thread 16892] [228.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:42.199] [bmv2] [D] [thread 16892] [228.0] [cxt 0] Action entry is resist171 - 
[12:27:42.199] [bmv2] [T] [thread 16892] [228.0] [cxt 0] Action resist171
[12:27:42.199] [bmv2] [T] [thread 16892] [228.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:42.199] [bmv2] [T] [thread 16892] [228.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:42.199] [bmv2] [T] [thread 16892] [228.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:42.199] [bmv2] [T] [thread 16892] [228.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:42.199] [bmv2] [T] [thread 16892] [228.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:42.199] [bmv2] [T] [thread 16892] [228.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:27:42.200] [bmv2] [D] [thread 16892] [228.0] [cxt 0] Pipeline 'ingress': end
[12:27:42.200] [bmv2] [D] [thread 16892] [228.0] [cxt 0] Egress port is 0
[12:27:42.200] [bmv2] [D] [thread 16893] [228.0] [cxt 0] Pipeline 'egress': start
[12:27:42.200] [bmv2] [T] [thread 16893] [228.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:42.200] [bmv2] [T] [thread 16893] [228.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:42.200] [bmv2] [D] [thread 16893] [228.0] [cxt 0] Pipeline 'egress': end
[12:27:42.200] [bmv2] [D] [thread 16893] [228.0] [cxt 0] Deparser 'deparser': start
[12:27:42.200] [bmv2] [T] [thread 16893] [228.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:27:42.200] [bmv2] [D] [thread 16893] [228.0] [cxt 0] Deparsing header 'ethernet'
[12:27:42.200] [bmv2] [D] [thread 16893] [228.0] [cxt 0] Deparser 'deparser': end
[12:27:42.200] [bmv2] [D] [thread 16897] [228.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:27:43.203] [bmv2] [D] [thread 16892] [229.0] [cxt 0] Processing packet received on port 1
[12:27:43.203] [bmv2] [D] [thread 16892] [229.0] [cxt 0] Parser 'parser': start
[12:27:43.203] [bmv2] [D] [thread 16892] [229.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:43.203] [bmv2] [D] [thread 16892] [229.0] [cxt 0] Extracting header 'ethernet'
[12:27:43.203] [bmv2] [D] [thread 16892] [229.0] [cxt 0] Parser state 'start': key is 0600
[12:27:43.203] [bmv2] [T] [thread 16892] [229.0] [cxt 0] Bytes parsed: 14
[12:27:43.203] [bmv2] [D] [thread 16892] [229.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:27:43.203] [bmv2] [D] [thread 16892] [229.0] [cxt 0] Extracting header 'resist'
[12:27:43.203] [bmv2] [D] [thread 16892] [229.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:27:43.203] [bmv2] [T] [thread 16892] [229.0] [cxt 0] Bytes parsed: 30
[12:27:43.203] [bmv2] [D] [thread 16892] [229.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:27:43.203] [bmv2] [D] [thread 16892] [229.0] [cxt 0] Extracting header 'ipv4'
[12:27:43.203] [bmv2] [D] [thread 16892] [229.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:27:43.203] [bmv2] [T] [thread 16892] [229.0] [cxt 0] Bytes parsed: 50
[12:27:43.203] [bmv2] [D] [thread 16892] [229.0] [cxt 0] Parser 'parser': end
[12:27:43.203] [bmv2] [D] [thread 16892] [229.0] [cxt 0] Pipeline 'ingress': start
[12:27:43.203] [bmv2] [T] [thread 16892] [229.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:43.203] [bmv2] [D] [thread 16892] [229.0] [cxt 0] Looking up key:

[12:27:43.203] [bmv2] [D] [thread 16892] [229.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:43.203] [bmv2] [D] [thread 16892] [229.0] [cxt 0] Action entry is resist171 - 
[12:27:43.203] [bmv2] [T] [thread 16892] [229.0] [cxt 0] Action resist171
[12:27:43.203] [bmv2] [T] [thread 16892] [229.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:43.203] [bmv2] [T] [thread 16892] [229.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:43.203] [bmv2] [T] [thread 16892] [229.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:43.203] [bmv2] [T] [thread 16892] [229.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:43.203] [bmv2] [T] [thread 16892] [229.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:43.203] [bmv2] [T] [thread 16892] [229.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:27:43.203] [bmv2] [T] [thread 16892] [229.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:27:43.203] [bmv2] [T] [thread 16892] [229.0] [cxt 0] Applying table 'tbl_resist186'
[12:27:43.203] [bmv2] [D] [thread 16892] [229.0] [cxt 0] Looking up key:

[12:27:43.203] [bmv2] [D] [thread 16892] [229.0] [cxt 0] Table 'tbl_resist186': miss
[12:27:43.203] [bmv2] [D] [thread 16892] [229.0] [cxt 0] Action entry is resist186 - 
[12:27:43.203] [bmv2] [T] [thread 16892] [229.0] [cxt 0] Action resist186
[12:27:43.203] [bmv2] [T] [thread 16892] [229.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:27:43.203] [bmv2] [T] [thread 16892] [229.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:27:43.203] [bmv2] [D] [thread 16892] [229.0] [cxt 0] Looking up key:

[12:27:43.203] [bmv2] [D] [thread 16892] [229.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:27:43.203] [bmv2] [D] [thread 16892] [229.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:27:43.203] [bmv2] [T] [thread 16892] [229.0] [cxt 0] Action MyIngress.bounce_pkt
[12:27:43.203] [bmv2] [T] [thread 16892] [229.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:27:43.203] [bmv2] [T] [thread 16892] [229.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:27:43.203] [bmv2] [T] [thread 16892] [229.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:27:43.203] [bmv2] [T] [thread 16892] [229.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:27:43.203] [bmv2] [T] [thread 16892] [229.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:27:43.203] [bmv2] [T] [thread 16892] [229.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:27:43.203] [bmv2] [T] [thread 16892] [229.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:27:43.203] [bmv2] [D] [thread 16892] [229.0] [cxt 0] Pipeline 'ingress': end
[12:27:43.203] [bmv2] [D] [thread 16892] [229.0] [cxt 0] Egress port is 1
[12:27:43.203] [bmv2] [D] [thread 16894] [229.0] [cxt 0] Pipeline 'egress': start
[12:27:43.203] [bmv2] [T] [thread 16894] [229.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:43.203] [bmv2] [T] [thread 16894] [229.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:43.203] [bmv2] [D] [thread 16894] [229.0] [cxt 0] Pipeline 'egress': end
[12:27:43.203] [bmv2] [D] [thread 16894] [229.0] [cxt 0] Deparser 'deparser': start
[12:27:43.203] [bmv2] [D] [thread 16894] [229.0] [cxt 0] Updating checksum 'cksum'
[12:27:43.203] [bmv2] [D] [thread 16894] [229.0] [cxt 0] Deparsing header 'ethernet'
[12:27:43.203] [bmv2] [D] [thread 16894] [229.0] [cxt 0] Deparsing header 'resist'
[12:27:43.203] [bmv2] [D] [thread 16894] [229.0] [cxt 0] Deparsing header 'ipv4'
[12:27:43.203] [bmv2] [D] [thread 16894] [229.0] [cxt 0] Deparser 'deparser': end
[12:27:43.203] [bmv2] [D] [thread 16897] [229.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:27:44.243] [bmv2] [D] [thread 16892] [230.0] [cxt 0] Processing packet received on port 20
[12:27:44.243] [bmv2] [D] [thread 16892] [230.0] [cxt 0] Parser 'parser': start
[12:27:44.243] [bmv2] [D] [thread 16892] [230.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:44.243] [bmv2] [D] [thread 16892] [230.0] [cxt 0] Extracting header 'ethernet'
[12:27:44.243] [bmv2] [D] [thread 16892] [230.0] [cxt 0] Parser state 'start': key is 86dd
[12:27:44.243] [bmv2] [T] [thread 16892] [230.0] [cxt 0] Bytes parsed: 14
[12:27:44.243] [bmv2] [D] [thread 16892] [230.0] [cxt 0] Parser 'parser': end
[12:27:44.243] [bmv2] [D] [thread 16892] [230.0] [cxt 0] Pipeline 'ingress': start
[12:27:44.243] [bmv2] [T] [thread 16892] [230.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:44.243] [bmv2] [D] [thread 16892] [230.0] [cxt 0] Looking up key:

[12:27:44.243] [bmv2] [D] [thread 16892] [230.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:44.243] [bmv2] [D] [thread 16892] [230.0] [cxt 0] Action entry is resist171 - 
[12:27:44.243] [bmv2] [T] [thread 16892] [230.0] [cxt 0] Action resist171
[12:27:44.243] [bmv2] [T] [thread 16892] [230.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:44.243] [bmv2] [T] [thread 16892] [230.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:44.243] [bmv2] [T] [thread 16892] [230.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:44.243] [bmv2] [T] [thread 16892] [230.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:44.243] [bmv2] [T] [thread 16892] [230.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:44.243] [bmv2] [T] [thread 16892] [230.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:27:44.243] [bmv2] [D] [thread 16892] [230.0] [cxt 0] Pipeline 'ingress': end
[12:27:44.243] [bmv2] [D] [thread 16892] [230.0] [cxt 0] Egress port is 0
[12:27:44.243] [bmv2] [D] [thread 16892] [231.0] [cxt 0] Processing packet received on port 18
[12:27:44.243] [bmv2] [D] [thread 16892] [231.0] [cxt 0] Parser 'parser': start
[12:27:44.243] [bmv2] [D] [thread 16892] [231.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:44.243] [bmv2] [D] [thread 16892] [231.0] [cxt 0] Extracting header 'ethernet'
[12:27:44.243] [bmv2] [D] [thread 16892] [231.0] [cxt 0] Parser state 'start': key is 86dd
[12:27:44.243] [bmv2] [T] [thread 16892] [231.0] [cxt 0] Bytes parsed: 14
[12:27:44.243] [bmv2] [D] [thread 16892] [231.0] [cxt 0] Parser 'parser': end
[12:27:44.243] [bmv2] [D] [thread 16892] [231.0] [cxt 0] Pipeline 'ingress': start
[12:27:44.243] [bmv2] [T] [thread 16892] [231.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:44.243] [bmv2] [D] [thread 16892] [231.0] [cxt 0] Looking up key:

[12:27:44.243] [bmv2] [D] [thread 16892] [231.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:44.243] [bmv2] [D] [thread 16892] [231.0] [cxt 0] Action entry is resist171 - 
[12:27:44.243] [bmv2] [T] [thread 16892] [231.0] [cxt 0] Action resist171
[12:27:44.243] [bmv2] [T] [thread 16892] [231.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:44.243] [bmv2] [T] [thread 16892] [231.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:44.243] [bmv2] [T] [thread 16892] [231.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:44.243] [bmv2] [T] [thread 16892] [231.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:44.243] [bmv2] [T] [thread 16892] [231.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:44.243] [bmv2] [T] [thread 16892] [231.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:27:44.243] [bmv2] [D] [thread 16892] [231.0] [cxt 0] Pipeline 'ingress': end
[12:27:44.243] [bmv2] [D] [thread 16892] [231.0] [cxt 0] Egress port is 0
[12:27:44.243] [bmv2] [D] [thread 16892] [232.0] [cxt 0] Processing packet received on port 50
[12:27:44.243] [bmv2] [D] [thread 16892] [232.0] [cxt 0] Parser 'parser': start
[12:27:44.243] [bmv2] [D] [thread 16892] [232.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:44.243] [bmv2] [D] [thread 16892] [232.0] [cxt 0] Extracting header 'ethernet'
[12:27:44.243] [bmv2] [D] [thread 16892] [232.0] [cxt 0] Parser state 'start': key is 86dd
[12:27:44.243] [bmv2] [T] [thread 16892] [232.0] [cxt 0] Bytes parsed: 14
[12:27:44.243] [bmv2] [D] [thread 16892] [232.0] [cxt 0] Parser 'parser': end
[12:27:44.243] [bmv2] [D] [thread 16892] [232.0] [cxt 0] Pipeline 'ingress': start
[12:27:44.243] [bmv2] [T] [thread 16892] [232.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:44.243] [bmv2] [D] [thread 16892] [232.0] [cxt 0] Looking up key:

[12:27:44.243] [bmv2] [D] [thread 16892] [232.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:44.243] [bmv2] [D] [thread 16892] [232.0] [cxt 0] Action entry is resist171 - 
[12:27:44.243] [bmv2] [T] [thread 16892] [232.0] [cxt 0] Action resist171
[12:27:44.243] [bmv2] [T] [thread 16892] [232.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:44.243] [bmv2] [T] [thread 16892] [232.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:44.243] [bmv2] [T] [thread 16892] [232.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:44.243] [bmv2] [T] [thread 16892] [232.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:44.243] [bmv2] [T] [thread 16892] [232.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:44.243] [bmv2] [T] [thread 16892] [232.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:27:44.243] [bmv2] [D] [thread 16893] [230.0] [cxt 0] Pipeline 'egress': start
[12:27:44.243] [bmv2] [D] [thread 16892] [232.0] [cxt 0] Pipeline 'ingress': end
[12:27:44.243] [bmv2] [T] [thread 16893] [230.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:44.243] [bmv2] [T] [thread 16893] [230.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:44.243] [bmv2] [D] [thread 16893] [230.0] [cxt 0] Pipeline 'egress': end
[12:27:44.243] [bmv2] [D] [thread 16893] [230.0] [cxt 0] Deparser 'deparser': start
[12:27:44.243] [bmv2] [T] [thread 16893] [230.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:27:44.243] [bmv2] [D] [thread 16893] [230.0] [cxt 0] Deparsing header 'ethernet'
[12:27:44.243] [bmv2] [D] [thread 16893] [230.0] [cxt 0] Deparser 'deparser': end
[12:27:44.243] [bmv2] [D] [thread 16893] [231.0] [cxt 0] Pipeline 'egress': start
[12:27:44.243] [bmv2] [T] [thread 16893] [231.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:44.243] [bmv2] [T] [thread 16893] [231.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:44.243] [bmv2] [D] [thread 16893] [231.0] [cxt 0] Pipeline 'egress': end
[12:27:44.243] [bmv2] [D] [thread 16893] [231.0] [cxt 0] Deparser 'deparser': start
[12:27:44.243] [bmv2] [D] [thread 16892] [232.0] [cxt 0] Egress port is 0
[12:27:44.243] [bmv2] [D] [thread 16897] [230.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:27:44.243] [bmv2] [T] [thread 16893] [231.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:27:44.244] [bmv2] [D] [thread 16893] [231.0] [cxt 0] Deparsing header 'ethernet'
[12:27:44.244] [bmv2] [D] [thread 16893] [231.0] [cxt 0] Deparser 'deparser': end
[12:27:44.244] [bmv2] [D] [thread 16893] [232.0] [cxt 0] Pipeline 'egress': start
[12:27:44.244] [bmv2] [T] [thread 16893] [232.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:44.244] [bmv2] [T] [thread 16893] [232.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:44.244] [bmv2] [D] [thread 16893] [232.0] [cxt 0] Pipeline 'egress': end
[12:27:44.244] [bmv2] [D] [thread 16893] [232.0] [cxt 0] Deparser 'deparser': start
[12:27:44.244] [bmv2] [T] [thread 16893] [232.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:27:44.244] [bmv2] [D] [thread 16893] [232.0] [cxt 0] Deparsing header 'ethernet'
[12:27:44.244] [bmv2] [D] [thread 16893] [232.0] [cxt 0] Deparser 'deparser': end
[12:27:44.244] [bmv2] [D] [thread 16897] [231.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:27:44.244] [bmv2] [D] [thread 16897] [232.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:27:46.292] [bmv2] [D] [thread 16892] [233.0] [cxt 0] Processing packet received on port 13
[12:27:46.292] [bmv2] [D] [thread 16892] [233.0] [cxt 0] Parser 'parser': start
[12:27:46.292] [bmv2] [D] [thread 16892] [233.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:46.292] [bmv2] [D] [thread 16892] [233.0] [cxt 0] Extracting header 'ethernet'
[12:27:46.292] [bmv2] [D] [thread 16892] [233.0] [cxt 0] Parser state 'start': key is 86dd
[12:27:46.292] [bmv2] [T] [thread 16892] [233.0] [cxt 0] Bytes parsed: 14
[12:27:46.292] [bmv2] [D] [thread 16892] [233.0] [cxt 0] Parser 'parser': end
[12:27:46.292] [bmv2] [D] [thread 16892] [233.0] [cxt 0] Pipeline 'ingress': start
[12:27:46.292] [bmv2] [T] [thread 16892] [233.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:46.292] [bmv2] [D] [thread 16892] [233.0] [cxt 0] Looking up key:

[12:27:46.292] [bmv2] [D] [thread 16892] [233.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:46.292] [bmv2] [D] [thread 16892] [233.0] [cxt 0] Action entry is resist171 - 
[12:27:46.292] [bmv2] [T] [thread 16892] [233.0] [cxt 0] Action resist171
[12:27:46.292] [bmv2] [T] [thread 16892] [233.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:46.292] [bmv2] [T] [thread 16892] [233.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:46.292] [bmv2] [T] [thread 16892] [233.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:46.292] [bmv2] [T] [thread 16892] [233.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:46.292] [bmv2] [T] [thread 16892] [233.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:46.292] [bmv2] [T] [thread 16892] [233.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:27:46.292] [bmv2] [D] [thread 16892] [233.0] [cxt 0] Pipeline 'ingress': end
[12:27:46.292] [bmv2] [D] [thread 16892] [233.0] [cxt 0] Egress port is 0
[12:27:46.293] [bmv2] [D] [thread 16892] [234.0] [cxt 0] Processing packet received on port 21
[12:27:46.293] [bmv2] [D] [thread 16892] [234.0] [cxt 0] Parser 'parser': start
[12:27:46.293] [bmv2] [D] [thread 16892] [234.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:46.293] [bmv2] [D] [thread 16892] [234.0] [cxt 0] Extracting header 'ethernet'
[12:27:46.293] [bmv2] [D] [thread 16892] [234.0] [cxt 0] Parser state 'start': key is 86dd
[12:27:46.293] [bmv2] [T] [thread 16892] [234.0] [cxt 0] Bytes parsed: 14
[12:27:46.293] [bmv2] [D] [thread 16892] [234.0] [cxt 0] Parser 'parser': end
[12:27:46.293] [bmv2] [D] [thread 16892] [234.0] [cxt 0] Pipeline 'ingress': start
[12:27:46.293] [bmv2] [T] [thread 16892] [234.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:46.293] [bmv2] [D] [thread 16892] [234.0] [cxt 0] Looking up key:

[12:27:46.293] [bmv2] [D] [thread 16892] [234.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:46.293] [bmv2] [D] [thread 16892] [234.0] [cxt 0] Action entry is resist171 - 
[12:27:46.293] [bmv2] [T] [thread 16892] [234.0] [cxt 0] Action resist171
[12:27:46.293] [bmv2] [T] [thread 16892] [234.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:46.293] [bmv2] [T] [thread 16892] [234.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:46.293] [bmv2] [T] [thread 16892] [234.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:46.293] [bmv2] [T] [thread 16892] [234.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:46.293] [bmv2] [T] [thread 16892] [234.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:46.293] [bmv2] [T] [thread 16892] [234.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:27:46.293] [bmv2] [D] [thread 16892] [234.0] [cxt 0] Pipeline 'ingress': end
[12:27:46.293] [bmv2] [D] [thread 16892] [234.0] [cxt 0] Egress port is 0
[12:27:46.293] [bmv2] [D] [thread 16892] [235.0] [cxt 0] Processing packet received on port 27
[12:27:46.293] [bmv2] [D] [thread 16892] [235.0] [cxt 0] Parser 'parser': start
[12:27:46.293] [bmv2] [D] [thread 16892] [235.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:46.293] [bmv2] [D] [thread 16892] [235.0] [cxt 0] Extracting header 'ethernet'
[12:27:46.293] [bmv2] [D] [thread 16892] [235.0] [cxt 0] Parser state 'start': key is 86dd
[12:27:46.293] [bmv2] [T] [thread 16892] [235.0] [cxt 0] Bytes parsed: 14
[12:27:46.293] [bmv2] [D] [thread 16892] [235.0] [cxt 0] Parser 'parser': end
[12:27:46.293] [bmv2] [D] [thread 16892] [235.0] [cxt 0] Pipeline 'ingress': start
[12:27:46.293] [bmv2] [T] [thread 16892] [235.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:46.293] [bmv2] [D] [thread 16892] [235.0] [cxt 0] Looking up key:

[12:27:46.293] [bmv2] [D] [thread 16892] [235.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:46.293] [bmv2] [D] [thread 16892] [235.0] [cxt 0] Action entry is resist171 - 
[12:27:46.293] [bmv2] [T] [thread 16892] [235.0] [cxt 0] Action resist171
[12:27:46.293] [bmv2] [T] [thread 16892] [235.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:46.293] [bmv2] [T] [thread 16892] [235.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:46.293] [bmv2] [T] [thread 16892] [235.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:46.293] [bmv2] [T] [thread 16892] [235.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:46.293] [bmv2] [T] [thread 16892] [235.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:46.293] [bmv2] [T] [thread 16892] [235.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:27:46.293] [bmv2] [D] [thread 16892] [235.0] [cxt 0] Pipeline 'ingress': end
[12:27:46.293] [bmv2] [D] [thread 16892] [235.0] [cxt 0] Egress port is 0
[12:27:46.293] [bmv2] [D] [thread 16893] [233.0] [cxt 0] Pipeline 'egress': start
[12:27:46.293] [bmv2] [T] [thread 16893] [233.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:46.293] [bmv2] [T] [thread 16893] [233.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:46.293] [bmv2] [D] [thread 16893] [233.0] [cxt 0] Pipeline 'egress': end
[12:27:46.293] [bmv2] [D] [thread 16893] [233.0] [cxt 0] Deparser 'deparser': start
[12:27:46.293] [bmv2] [T] [thread 16893] [233.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:27:46.293] [bmv2] [D] [thread 16893] [233.0] [cxt 0] Deparsing header 'ethernet'
[12:27:46.293] [bmv2] [D] [thread 16893] [233.0] [cxt 0] Deparser 'deparser': end
[12:27:46.294] [bmv2] [D] [thread 16893] [234.0] [cxt 0] Pipeline 'egress': start
[12:27:46.294] [bmv2] [T] [thread 16893] [234.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:46.294] [bmv2] [T] [thread 16893] [234.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:46.294] [bmv2] [D] [thread 16893] [234.0] [cxt 0] Pipeline 'egress': end
[12:27:46.294] [bmv2] [D] [thread 16893] [234.0] [cxt 0] Deparser 'deparser': start
[12:27:46.294] [bmv2] [T] [thread 16893] [234.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:27:46.294] [bmv2] [D] [thread 16893] [234.0] [cxt 0] Deparsing header 'ethernet'
[12:27:46.294] [bmv2] [D] [thread 16893] [234.0] [cxt 0] Deparser 'deparser': end
[12:27:46.294] [bmv2] [D] [thread 16893] [235.0] [cxt 0] Pipeline 'egress': start
[12:27:46.294] [bmv2] [T] [thread 16893] [235.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:46.294] [bmv2] [T] [thread 16893] [235.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:46.294] [bmv2] [D] [thread 16893] [235.0] [cxt 0] Pipeline 'egress': end
[12:27:46.294] [bmv2] [D] [thread 16893] [235.0] [cxt 0] Deparser 'deparser': start
[12:27:46.294] [bmv2] [T] [thread 16893] [235.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:27:46.294] [bmv2] [D] [thread 16893] [235.0] [cxt 0] Deparsing header 'ethernet'
[12:27:46.294] [bmv2] [D] [thread 16893] [235.0] [cxt 0] Deparser 'deparser': end
[12:27:46.294] [bmv2] [D] [thread 16897] [233.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:27:46.294] [bmv2] [D] [thread 16897] [234.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:27:46.294] [bmv2] [D] [thread 16897] [235.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:27:48.258] [bmv2] [D] [thread 16892] [236.0] [cxt 0] Processing packet received on port 1
[12:27:48.258] [bmv2] [D] [thread 16892] [236.0] [cxt 0] Parser 'parser': start
[12:27:48.258] [bmv2] [D] [thread 16892] [236.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:48.258] [bmv2] [D] [thread 16892] [236.0] [cxt 0] Extracting header 'ethernet'
[12:27:48.258] [bmv2] [D] [thread 16892] [236.0] [cxt 0] Parser state 'start': key is 0600
[12:27:48.258] [bmv2] [T] [thread 16892] [236.0] [cxt 0] Bytes parsed: 14
[12:27:48.258] [bmv2] [D] [thread 16892] [236.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:27:48.258] [bmv2] [D] [thread 16892] [236.0] [cxt 0] Extracting header 'resist'
[12:27:48.259] [bmv2] [D] [thread 16892] [236.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:27:48.259] [bmv2] [T] [thread 16892] [236.0] [cxt 0] Bytes parsed: 30
[12:27:48.259] [bmv2] [D] [thread 16892] [236.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:27:48.259] [bmv2] [D] [thread 16892] [236.0] [cxt 0] Extracting header 'ipv4'
[12:27:48.259] [bmv2] [D] [thread 16892] [236.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:27:48.259] [bmv2] [T] [thread 16892] [236.0] [cxt 0] Bytes parsed: 50
[12:27:48.259] [bmv2] [D] [thread 16892] [236.0] [cxt 0] Parser 'parser': end
[12:27:48.259] [bmv2] [D] [thread 16892] [236.0] [cxt 0] Pipeline 'ingress': start
[12:27:48.259] [bmv2] [T] [thread 16892] [236.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:48.259] [bmv2] [D] [thread 16892] [236.0] [cxt 0] Looking up key:

[12:27:48.259] [bmv2] [D] [thread 16892] [236.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:48.259] [bmv2] [D] [thread 16892] [236.0] [cxt 0] Action entry is resist171 - 
[12:27:48.259] [bmv2] [T] [thread 16892] [236.0] [cxt 0] Action resist171
[12:27:48.259] [bmv2] [T] [thread 16892] [236.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:48.259] [bmv2] [T] [thread 16892] [236.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:48.259] [bmv2] [T] [thread 16892] [236.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:48.259] [bmv2] [T] [thread 16892] [236.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:48.259] [bmv2] [T] [thread 16892] [236.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:48.259] [bmv2] [T] [thread 16892] [236.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:27:48.259] [bmv2] [T] [thread 16892] [236.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:27:48.259] [bmv2] [T] [thread 16892] [236.0] [cxt 0] Applying table 'tbl_resist186'
[12:27:48.259] [bmv2] [D] [thread 16892] [236.0] [cxt 0] Looking up key:

[12:27:48.259] [bmv2] [D] [thread 16892] [236.0] [cxt 0] Table 'tbl_resist186': miss
[12:27:48.259] [bmv2] [D] [thread 16892] [236.0] [cxt 0] Action entry is resist186 - 
[12:27:48.259] [bmv2] [T] [thread 16892] [236.0] [cxt 0] Action resist186
[12:27:48.259] [bmv2] [T] [thread 16892] [236.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:27:48.259] [bmv2] [T] [thread 16892] [236.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:27:48.259] [bmv2] [D] [thread 16892] [236.0] [cxt 0] Looking up key:

[12:27:48.259] [bmv2] [D] [thread 16892] [236.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:27:48.259] [bmv2] [D] [thread 16892] [236.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:27:48.259] [bmv2] [T] [thread 16892] [236.0] [cxt 0] Action MyIngress.bounce_pkt
[12:27:48.259] [bmv2] [T] [thread 16892] [236.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:27:48.259] [bmv2] [T] [thread 16892] [236.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:27:48.259] [bmv2] [T] [thread 16892] [236.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:27:48.259] [bmv2] [T] [thread 16892] [236.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:27:48.259] [bmv2] [T] [thread 16892] [236.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:27:48.259] [bmv2] [T] [thread 16892] [236.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:27:48.259] [bmv2] [T] [thread 16892] [236.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:27:48.262] [bmv2] [D] [thread 16892] [236.0] [cxt 0] Pipeline 'ingress': end
[12:27:48.266] [bmv2] [D] [thread 16892] [236.0] [cxt 0] Egress port is 1
[12:27:48.266] [bmv2] [D] [thread 16894] [236.0] [cxt 0] Pipeline 'egress': start
[12:27:48.266] [bmv2] [T] [thread 16894] [236.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:48.266] [bmv2] [T] [thread 16894] [236.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:48.266] [bmv2] [D] [thread 16894] [236.0] [cxt 0] Pipeline 'egress': end
[12:27:48.266] [bmv2] [D] [thread 16894] [236.0] [cxt 0] Deparser 'deparser': start
[12:27:48.266] [bmv2] [D] [thread 16894] [236.0] [cxt 0] Updating checksum 'cksum'
[12:27:48.266] [bmv2] [D] [thread 16894] [236.0] [cxt 0] Deparsing header 'ethernet'
[12:27:48.266] [bmv2] [D] [thread 16894] [236.0] [cxt 0] Deparsing header 'resist'
[12:27:48.267] [bmv2] [D] [thread 16894] [236.0] [cxt 0] Deparsing header 'ipv4'
[12:27:48.267] [bmv2] [D] [thread 16894] [236.0] [cxt 0] Deparser 'deparser': end
[12:27:48.267] [bmv2] [D] [thread 16897] [236.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:27:48.340] [bmv2] [D] [thread 16892] [237.0] [cxt 0] Processing packet received on port 34
[12:27:48.340] [bmv2] [D] [thread 16892] [237.0] [cxt 0] Parser 'parser': start
[12:27:48.340] [bmv2] [D] [thread 16892] [237.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:48.340] [bmv2] [D] [thread 16892] [237.0] [cxt 0] Extracting header 'ethernet'
[12:27:48.340] [bmv2] [D] [thread 16892] [237.0] [cxt 0] Parser state 'start': key is 86dd
[12:27:48.340] [bmv2] [T] [thread 16892] [237.0] [cxt 0] Bytes parsed: 14
[12:27:48.340] [bmv2] [D] [thread 16892] [237.0] [cxt 0] Parser 'parser': end
[12:27:48.340] [bmv2] [D] [thread 16892] [237.0] [cxt 0] Pipeline 'ingress': start
[12:27:48.340] [bmv2] [T] [thread 16892] [237.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:48.340] [bmv2] [D] [thread 16892] [237.0] [cxt 0] Looking up key:

[12:27:48.340] [bmv2] [D] [thread 16892] [237.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:48.340] [bmv2] [D] [thread 16892] [237.0] [cxt 0] Action entry is resist171 - 
[12:27:48.340] [bmv2] [T] [thread 16892] [237.0] [cxt 0] Action resist171
[12:27:48.340] [bmv2] [T] [thread 16892] [237.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:48.340] [bmv2] [T] [thread 16892] [237.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:48.340] [bmv2] [T] [thread 16892] [237.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:48.340] [bmv2] [T] [thread 16892] [237.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:48.340] [bmv2] [T] [thread 16892] [237.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:48.340] [bmv2] [T] [thread 16892] [237.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:27:48.340] [bmv2] [D] [thread 16892] [237.0] [cxt 0] Pipeline 'ingress': end
[12:27:48.340] [bmv2] [D] [thread 16892] [237.0] [cxt 0] Egress port is 0
[12:27:48.340] [bmv2] [D] [thread 16893] [237.0] [cxt 0] Pipeline 'egress': start
[12:27:48.340] [bmv2] [T] [thread 16893] [237.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:48.340] [bmv2] [T] [thread 16893] [237.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:48.340] [bmv2] [D] [thread 16893] [237.0] [cxt 0] Pipeline 'egress': end
[12:27:48.340] [bmv2] [D] [thread 16893] [237.0] [cxt 0] Deparser 'deparser': start
[12:27:48.340] [bmv2] [T] [thread 16893] [237.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:27:48.340] [bmv2] [D] [thread 16893] [237.0] [cxt 0] Deparsing header 'ethernet'
[12:27:48.340] [bmv2] [D] [thread 16893] [237.0] [cxt 0] Deparser 'deparser': end
[12:27:48.340] [bmv2] [D] [thread 16897] [237.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:27:50.388] [bmv2] [D] [thread 16892] [238.0] [cxt 0] Processing packet received on port 3
[12:27:50.388] [bmv2] [D] [thread 16892] [238.0] [cxt 0] Parser 'parser': start
[12:27:50.388] [bmv2] [D] [thread 16892] [238.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:50.388] [bmv2] [D] [thread 16892] [238.0] [cxt 0] Extracting header 'ethernet'
[12:27:50.388] [bmv2] [D] [thread 16892] [238.0] [cxt 0] Parser state 'start': key is 86dd
[12:27:50.388] [bmv2] [T] [thread 16892] [238.0] [cxt 0] Bytes parsed: 14
[12:27:50.389] [bmv2] [D] [thread 16892] [238.0] [cxt 0] Parser 'parser': end
[12:27:50.389] [bmv2] [D] [thread 16892] [238.0] [cxt 0] Pipeline 'ingress': start
[12:27:50.389] [bmv2] [T] [thread 16892] [238.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:50.389] [bmv2] [D] [thread 16892] [238.0] [cxt 0] Looking up key:

[12:27:50.389] [bmv2] [D] [thread 16892] [238.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:50.389] [bmv2] [D] [thread 16892] [238.0] [cxt 0] Action entry is resist171 - 
[12:27:50.389] [bmv2] [T] [thread 16892] [238.0] [cxt 0] Action resist171
[12:27:50.389] [bmv2] [T] [thread 16892] [238.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:50.389] [bmv2] [T] [thread 16892] [238.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:50.389] [bmv2] [T] [thread 16892] [238.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:50.389] [bmv2] [T] [thread 16892] [238.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:50.389] [bmv2] [T] [thread 16892] [238.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:50.389] [bmv2] [T] [thread 16892] [238.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:27:50.389] [bmv2] [D] [thread 16892] [238.0] [cxt 0] Pipeline 'ingress': end
[12:27:50.389] [bmv2] [D] [thread 16892] [238.0] [cxt 0] Egress port is 0
[12:27:50.389] [bmv2] [D] [thread 16892] [239.0] [cxt 0] Processing packet received on port 31
[12:27:50.389] [bmv2] [D] [thread 16892] [239.0] [cxt 0] Parser 'parser': start
[12:27:50.389] [bmv2] [D] [thread 16892] [239.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:50.389] [bmv2] [D] [thread 16892] [239.0] [cxt 0] Extracting header 'ethernet'
[12:27:50.389] [bmv2] [D] [thread 16892] [239.0] [cxt 0] Parser state 'start': key is 86dd
[12:27:50.389] [bmv2] [T] [thread 16892] [239.0] [cxt 0] Bytes parsed: 14
[12:27:50.389] [bmv2] [D] [thread 16892] [239.0] [cxt 0] Parser 'parser': end
[12:27:50.389] [bmv2] [D] [thread 16892] [239.0] [cxt 0] Pipeline 'ingress': start
[12:27:50.389] [bmv2] [T] [thread 16892] [239.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:50.389] [bmv2] [D] [thread 16892] [239.0] [cxt 0] Looking up key:

[12:27:50.389] [bmv2] [D] [thread 16892] [239.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:50.389] [bmv2] [D] [thread 16892] [239.0] [cxt 0] Action entry is resist171 - 
[12:27:50.389] [bmv2] [T] [thread 16892] [239.0] [cxt 0] Action resist171
[12:27:50.389] [bmv2] [T] [thread 16892] [239.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:50.389] [bmv2] [T] [thread 16892] [239.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:50.389] [bmv2] [T] [thread 16892] [239.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:50.389] [bmv2] [T] [thread 16892] [239.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:50.389] [bmv2] [T] [thread 16892] [239.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:50.389] [bmv2] [T] [thread 16892] [239.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:27:50.389] [bmv2] [D] [thread 16892] [239.0] [cxt 0] Pipeline 'ingress': end
[12:27:50.389] [bmv2] [D] [thread 16892] [239.0] [cxt 0] Egress port is 0
[12:27:50.389] [bmv2] [D] [thread 16893] [238.0] [cxt 0] Pipeline 'egress': start
[12:27:50.389] [bmv2] [T] [thread 16893] [238.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:50.389] [bmv2] [T] [thread 16893] [238.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:50.389] [bmv2] [D] [thread 16893] [238.0] [cxt 0] Pipeline 'egress': end
[12:27:50.389] [bmv2] [D] [thread 16893] [238.0] [cxt 0] Deparser 'deparser': start
[12:27:50.389] [bmv2] [T] [thread 16893] [238.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:27:50.389] [bmv2] [D] [thread 16893] [238.0] [cxt 0] Deparsing header 'ethernet'
[12:27:50.389] [bmv2] [D] [thread 16893] [238.0] [cxt 0] Deparser 'deparser': end
[12:27:50.389] [bmv2] [D] [thread 16893] [239.0] [cxt 0] Pipeline 'egress': start
[12:27:50.389] [bmv2] [T] [thread 16893] [239.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:50.389] [bmv2] [T] [thread 16893] [239.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:50.389] [bmv2] [D] [thread 16893] [239.0] [cxt 0] Pipeline 'egress': end
[12:27:50.389] [bmv2] [D] [thread 16893] [239.0] [cxt 0] Deparser 'deparser': start
[12:27:50.389] [bmv2] [T] [thread 16893] [239.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:27:50.389] [bmv2] [D] [thread 16893] [239.0] [cxt 0] Deparsing header 'ethernet'
[12:27:50.389] [bmv2] [D] [thread 16893] [239.0] [cxt 0] Deparser 'deparser': end
[12:27:50.389] [bmv2] [D] [thread 16897] [238.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:27:50.389] [bmv2] [D] [thread 16897] [239.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:27:52.436] [bmv2] [D] [thread 16892] [240.0] [cxt 0] Processing packet received on port 9
[12:27:52.436] [bmv2] [D] [thread 16892] [240.0] [cxt 0] Parser 'parser': start
[12:27:52.436] [bmv2] [D] [thread 16892] [240.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:52.436] [bmv2] [D] [thread 16892] [240.0] [cxt 0] Extracting header 'ethernet'
[12:27:52.436] [bmv2] [D] [thread 16892] [240.0] [cxt 0] Parser state 'start': key is 86dd
[12:27:52.436] [bmv2] [T] [thread 16892] [240.0] [cxt 0] Bytes parsed: 14
[12:27:52.436] [bmv2] [D] [thread 16892] [240.0] [cxt 0] Parser 'parser': end
[12:27:52.436] [bmv2] [D] [thread 16892] [240.0] [cxt 0] Pipeline 'ingress': start
[12:27:52.436] [bmv2] [T] [thread 16892] [240.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:52.436] [bmv2] [D] [thread 16892] [240.0] [cxt 0] Looking up key:

[12:27:52.436] [bmv2] [D] [thread 16892] [240.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:52.436] [bmv2] [D] [thread 16892] [240.0] [cxt 0] Action entry is resist171 - 
[12:27:52.436] [bmv2] [T] [thread 16892] [240.0] [cxt 0] Action resist171
[12:27:52.436] [bmv2] [T] [thread 16892] [240.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:52.436] [bmv2] [T] [thread 16892] [240.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:52.436] [bmv2] [T] [thread 16892] [240.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:52.436] [bmv2] [T] [thread 16892] [240.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:52.436] [bmv2] [T] [thread 16892] [240.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:52.436] [bmv2] [T] [thread 16892] [240.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:27:52.436] [bmv2] [D] [thread 16892] [240.0] [cxt 0] Pipeline 'ingress': end
[12:27:52.436] [bmv2] [D] [thread 16892] [240.0] [cxt 0] Egress port is 0
[12:27:52.436] [bmv2] [D] [thread 16892] [241.0] [cxt 0] Processing packet received on port 14
[12:27:52.436] [bmv2] [D] [thread 16892] [241.0] [cxt 0] Parser 'parser': start
[12:27:52.436] [bmv2] [D] [thread 16892] [241.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:52.436] [bmv2] [D] [thread 16892] [241.0] [cxt 0] Extracting header 'ethernet'
[12:27:52.436] [bmv2] [D] [thread 16892] [241.0] [cxt 0] Parser state 'start': key is 86dd
[12:27:52.436] [bmv2] [T] [thread 16892] [241.0] [cxt 0] Bytes parsed: 14
[12:27:52.436] [bmv2] [D] [thread 16892] [241.0] [cxt 0] Parser 'parser': end
[12:27:52.436] [bmv2] [D] [thread 16892] [241.0] [cxt 0] Pipeline 'ingress': start
[12:27:52.436] [bmv2] [T] [thread 16892] [241.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:52.436] [bmv2] [D] [thread 16892] [241.0] [cxt 0] Looking up key:

[12:27:52.436] [bmv2] [D] [thread 16892] [241.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:52.436] [bmv2] [D] [thread 16892] [241.0] [cxt 0] Action entry is resist171 - 
[12:27:52.436] [bmv2] [T] [thread 16892] [241.0] [cxt 0] Action resist171
[12:27:52.436] [bmv2] [T] [thread 16892] [241.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:52.436] [bmv2] [T] [thread 16892] [241.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:52.436] [bmv2] [T] [thread 16892] [241.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:52.436] [bmv2] [T] [thread 16892] [241.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:52.436] [bmv2] [T] [thread 16892] [241.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:52.436] [bmv2] [T] [thread 16892] [241.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:27:52.436] [bmv2] [D] [thread 16892] [241.0] [cxt 0] Pipeline 'ingress': end
[12:27:52.436] [bmv2] [D] [thread 16892] [241.0] [cxt 0] Egress port is 0
[12:27:52.436] [bmv2] [D] [thread 16892] [242.0] [cxt 0] Processing packet received on port 15
[12:27:52.436] [bmv2] [D] [thread 16892] [242.0] [cxt 0] Parser 'parser': start
[12:27:52.436] [bmv2] [D] [thread 16892] [242.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:52.436] [bmv2] [D] [thread 16893] [240.0] [cxt 0] Pipeline 'egress': start
[12:27:52.436] [bmv2] [D] [thread 16892] [242.0] [cxt 0] Extracting header 'ethernet'
[12:27:52.436] [bmv2] [T] [thread 16893] [240.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:52.436] [bmv2] [D] [thread 16892] [242.0] [cxt 0] Parser state 'start': key is 86dd
[12:27:52.436] [bmv2] [T] [thread 16893] [240.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:52.436] [bmv2] [T] [thread 16892] [242.0] [cxt 0] Bytes parsed: 14
[12:27:52.437] [bmv2] [D] [thread 16892] [242.0] [cxt 0] Parser 'parser': end
[12:27:52.437] [bmv2] [D] [thread 16892] [242.0] [cxt 0] Pipeline 'ingress': start
[12:27:52.437] [bmv2] [T] [thread 16892] [242.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:52.437] [bmv2] [D] [thread 16892] [242.0] [cxt 0] Looking up key:

[12:27:52.437] [bmv2] [D] [thread 16892] [242.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:52.437] [bmv2] [D] [thread 16892] [242.0] [cxt 0] Action entry is resist171 - 
[12:27:52.437] [bmv2] [T] [thread 16892] [242.0] [cxt 0] Action resist171
[12:27:52.437] [bmv2] [T] [thread 16892] [242.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:52.437] [bmv2] [T] [thread 16892] [242.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:52.437] [bmv2] [T] [thread 16892] [242.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:52.437] [bmv2] [T] [thread 16892] [242.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:52.437] [bmv2] [T] [thread 16892] [242.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:52.437] [bmv2] [T] [thread 16892] [242.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:27:52.437] [bmv2] [D] [thread 16892] [242.0] [cxt 0] Pipeline 'ingress': end
[12:27:52.437] [bmv2] [D] [thread 16892] [242.0] [cxt 0] Egress port is 0
[12:27:52.437] [bmv2] [D] [thread 16892] [243.0] [cxt 0] Processing packet received on port 43
[12:27:52.437] [bmv2] [D] [thread 16892] [243.0] [cxt 0] Parser 'parser': start
[12:27:52.437] [bmv2] [D] [thread 16892] [243.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:52.437] [bmv2] [D] [thread 16892] [243.0] [cxt 0] Extracting header 'ethernet'
[12:27:52.437] [bmv2] [D] [thread 16892] [243.0] [cxt 0] Parser state 'start': key is 86dd
[12:27:52.437] [bmv2] [T] [thread 16892] [243.0] [cxt 0] Bytes parsed: 14
[12:27:52.437] [bmv2] [D] [thread 16892] [243.0] [cxt 0] Parser 'parser': end
[12:27:52.437] [bmv2] [D] [thread 16892] [243.0] [cxt 0] Pipeline 'ingress': start
[12:27:52.437] [bmv2] [T] [thread 16892] [243.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:52.437] [bmv2] [D] [thread 16892] [243.0] [cxt 0] Looking up key:

[12:27:52.437] [bmv2] [D] [thread 16892] [243.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:52.437] [bmv2] [D] [thread 16892] [243.0] [cxt 0] Action entry is resist171 - 
[12:27:52.437] [bmv2] [T] [thread 16892] [243.0] [cxt 0] Action resist171
[12:27:52.437] [bmv2] [T] [thread 16892] [243.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:52.437] [bmv2] [T] [thread 16892] [243.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:52.437] [bmv2] [T] [thread 16892] [243.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:52.437] [bmv2] [T] [thread 16892] [243.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:52.437] [bmv2] [T] [thread 16892] [243.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:52.437] [bmv2] [T] [thread 16892] [243.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:27:52.437] [bmv2] [D] [thread 16892] [243.0] [cxt 0] Pipeline 'ingress': end
[12:27:52.437] [bmv2] [D] [thread 16892] [243.0] [cxt 0] Egress port is 0
[12:27:52.437] [bmv2] [D] [thread 16892] [244.0] [cxt 0] Processing packet received on port 47
[12:27:52.437] [bmv2] [D] [thread 16892] [244.0] [cxt 0] Parser 'parser': start
[12:27:52.437] [bmv2] [D] [thread 16892] [244.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:52.437] [bmv2] [D] [thread 16892] [244.0] [cxt 0] Extracting header 'ethernet'
[12:27:52.436] [bmv2] [D] [thread 16893] [240.0] [cxt 0] Pipeline 'egress': end
[12:27:52.437] [bmv2] [D] [thread 16893] [240.0] [cxt 0] Deparser 'deparser': start
[12:27:52.437] [bmv2] [T] [thread 16893] [240.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:27:52.437] [bmv2] [D] [thread 16893] [240.0] [cxt 0] Deparsing header 'ethernet'
[12:27:52.437] [bmv2] [D] [thread 16893] [240.0] [cxt 0] Deparser 'deparser': end
[12:27:52.437] [bmv2] [D] [thread 16893] [241.0] [cxt 0] Pipeline 'egress': start
[12:27:52.437] [bmv2] [T] [thread 16893] [241.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:52.437] [bmv2] [T] [thread 16893] [241.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:52.437] [bmv2] [D] [thread 16893] [241.0] [cxt 0] Pipeline 'egress': end
[12:27:52.437] [bmv2] [D] [thread 16893] [241.0] [cxt 0] Deparser 'deparser': start
[12:27:52.437] [bmv2] [T] [thread 16893] [241.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:27:52.437] [bmv2] [D] [thread 16893] [241.0] [cxt 0] Deparsing header 'ethernet'
[12:27:52.437] [bmv2] [D] [thread 16893] [241.0] [cxt 0] Deparser 'deparser': end
[12:27:52.437] [bmv2] [D] [thread 16893] [242.0] [cxt 0] Pipeline 'egress': start
[12:27:52.437] [bmv2] [T] [thread 16893] [242.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:52.437] [bmv2] [T] [thread 16893] [242.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:52.437] [bmv2] [D] [thread 16893] [242.0] [cxt 0] Pipeline 'egress': end
[12:27:52.437] [bmv2] [D] [thread 16893] [242.0] [cxt 0] Deparser 'deparser': start
[12:27:52.437] [bmv2] [T] [thread 16893] [242.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:27:52.437] [bmv2] [D] [thread 16893] [242.0] [cxt 0] Deparsing header 'ethernet'
[12:27:52.437] [bmv2] [D] [thread 16893] [242.0] [cxt 0] Deparser 'deparser': end
[12:27:52.437] [bmv2] [D] [thread 16893] [243.0] [cxt 0] Pipeline 'egress': start
[12:27:52.437] [bmv2] [T] [thread 16893] [243.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:52.437] [bmv2] [T] [thread 16893] [243.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:52.437] [bmv2] [D] [thread 16893] [243.0] [cxt 0] Pipeline 'egress': end
[12:27:52.437] [bmv2] [D] [thread 16893] [243.0] [cxt 0] Deparser 'deparser': start
[12:27:52.437] [bmv2] [T] [thread 16893] [243.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:27:52.437] [bmv2] [D] [thread 16893] [243.0] [cxt 0] Deparsing header 'ethernet'
[12:27:52.437] [bmv2] [D] [thread 16893] [243.0] [cxt 0] Deparser 'deparser': end
[12:27:52.437] [bmv2] [D] [thread 16897] [240.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:27:52.437] [bmv2] [D] [thread 16897] [241.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:27:52.437] [bmv2] [D] [thread 16897] [242.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:27:52.437] [bmv2] [D] [thread 16897] [243.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:27:52.437] [bmv2] [D] [thread 16892] [244.0] [cxt 0] Parser state 'start': key is 86dd
[12:27:52.438] [bmv2] [T] [thread 16892] [244.0] [cxt 0] Bytes parsed: 14
[12:27:52.438] [bmv2] [D] [thread 16892] [244.0] [cxt 0] Parser 'parser': end
[12:27:52.438] [bmv2] [D] [thread 16892] [244.0] [cxt 0] Pipeline 'ingress': start
[12:27:52.438] [bmv2] [T] [thread 16892] [244.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:52.438] [bmv2] [D] [thread 16892] [244.0] [cxt 0] Looking up key:

[12:27:52.438] [bmv2] [D] [thread 16892] [244.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:52.438] [bmv2] [D] [thread 16892] [244.0] [cxt 0] Action entry is resist171 - 
[12:27:52.438] [bmv2] [T] [thread 16892] [244.0] [cxt 0] Action resist171
[12:27:52.438] [bmv2] [T] [thread 16892] [244.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:52.438] [bmv2] [T] [thread 16892] [244.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:52.438] [bmv2] [T] [thread 16892] [244.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:52.438] [bmv2] [T] [thread 16892] [244.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:52.438] [bmv2] [T] [thread 16892] [244.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:52.438] [bmv2] [T] [thread 16892] [244.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:27:52.438] [bmv2] [D] [thread 16892] [244.0] [cxt 0] Pipeline 'ingress': end
[12:27:52.438] [bmv2] [D] [thread 16892] [244.0] [cxt 0] Egress port is 0
[12:27:52.439] [bmv2] [D] [thread 16892] [245.0] [cxt 0] Processing packet received on port 42
[12:27:52.439] [bmv2] [D] [thread 16892] [245.0] [cxt 0] Parser 'parser': start
[12:27:52.439] [bmv2] [D] [thread 16892] [245.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:52.439] [bmv2] [D] [thread 16892] [245.0] [cxt 0] Extracting header 'ethernet'
[12:27:52.439] [bmv2] [D] [thread 16892] [245.0] [cxt 0] Parser state 'start': key is 86dd
[12:27:52.439] [bmv2] [T] [thread 16892] [245.0] [cxt 0] Bytes parsed: 14
[12:27:52.439] [bmv2] [D] [thread 16892] [245.0] [cxt 0] Parser 'parser': end
[12:27:52.439] [bmv2] [D] [thread 16892] [245.0] [cxt 0] Pipeline 'ingress': start
[12:27:52.439] [bmv2] [T] [thread 16892] [245.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:52.439] [bmv2] [D] [thread 16892] [245.0] [cxt 0] Looking up key:

[12:27:52.439] [bmv2] [D] [thread 16892] [245.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:52.439] [bmv2] [D] [thread 16892] [245.0] [cxt 0] Action entry is resist171 - 
[12:27:52.439] [bmv2] [T] [thread 16892] [245.0] [cxt 0] Action resist171
[12:27:52.439] [bmv2] [T] [thread 16892] [245.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:52.439] [bmv2] [T] [thread 16892] [245.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:52.439] [bmv2] [T] [thread 16892] [245.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:52.439] [bmv2] [T] [thread 16892] [245.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:52.439] [bmv2] [T] [thread 16892] [245.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:52.439] [bmv2] [T] [thread 16892] [245.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:27:52.439] [bmv2] [D] [thread 16892] [245.0] [cxt 0] Pipeline 'ingress': end
[12:27:52.439] [bmv2] [D] [thread 16892] [245.0] [cxt 0] Egress port is 0
[12:27:52.439] [bmv2] [D] [thread 16893] [244.0] [cxt 0] Pipeline 'egress': start
[12:27:52.439] [bmv2] [T] [thread 16893] [244.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:52.439] [bmv2] [T] [thread 16893] [244.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:52.439] [bmv2] [D] [thread 16893] [244.0] [cxt 0] Pipeline 'egress': end
[12:27:52.439] [bmv2] [D] [thread 16893] [244.0] [cxt 0] Deparser 'deparser': start
[12:27:52.439] [bmv2] [T] [thread 16893] [244.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:27:52.439] [bmv2] [D] [thread 16893] [244.0] [cxt 0] Deparsing header 'ethernet'
[12:27:52.439] [bmv2] [D] [thread 16893] [244.0] [cxt 0] Deparser 'deparser': end
[12:27:52.439] [bmv2] [D] [thread 16893] [245.0] [cxt 0] Pipeline 'egress': start
[12:27:52.439] [bmv2] [T] [thread 16893] [245.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:52.439] [bmv2] [T] [thread 16893] [245.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:52.439] [bmv2] [D] [thread 16893] [245.0] [cxt 0] Pipeline 'egress': end
[12:27:52.439] [bmv2] [D] [thread 16893] [245.0] [cxt 0] Deparser 'deparser': start
[12:27:52.439] [bmv2] [T] [thread 16893] [245.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:27:52.439] [bmv2] [D] [thread 16893] [245.0] [cxt 0] Deparsing header 'ethernet'
[12:27:52.439] [bmv2] [D] [thread 16893] [245.0] [cxt 0] Deparser 'deparser': end
[12:27:52.439] [bmv2] [D] [thread 16897] [244.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:27:52.439] [bmv2] [D] [thread 16897] [245.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:27:53.317] [bmv2] [D] [thread 16892] [246.0] [cxt 0] Processing packet received on port 1
[12:27:53.317] [bmv2] [D] [thread 16892] [246.0] [cxt 0] Parser 'parser': start
[12:27:53.317] [bmv2] [D] [thread 16892] [246.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:53.317] [bmv2] [D] [thread 16892] [246.0] [cxt 0] Extracting header 'ethernet'
[12:27:53.317] [bmv2] [D] [thread 16892] [246.0] [cxt 0] Parser state 'start': key is 0600
[12:27:53.317] [bmv2] [T] [thread 16892] [246.0] [cxt 0] Bytes parsed: 14
[12:27:53.317] [bmv2] [D] [thread 16892] [246.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:27:53.317] [bmv2] [D] [thread 16892] [246.0] [cxt 0] Extracting header 'resist'
[12:27:53.318] [bmv2] [D] [thread 16892] [246.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:27:53.318] [bmv2] [T] [thread 16892] [246.0] [cxt 0] Bytes parsed: 30
[12:27:53.318] [bmv2] [D] [thread 16892] [246.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:27:53.318] [bmv2] [D] [thread 16892] [246.0] [cxt 0] Extracting header 'ipv4'
[12:27:53.318] [bmv2] [D] [thread 16892] [246.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:27:53.318] [bmv2] [T] [thread 16892] [246.0] [cxt 0] Bytes parsed: 50
[12:27:53.318] [bmv2] [D] [thread 16892] [246.0] [cxt 0] Parser 'parser': end
[12:27:53.318] [bmv2] [D] [thread 16892] [246.0] [cxt 0] Pipeline 'ingress': start
[12:27:53.318] [bmv2] [T] [thread 16892] [246.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:53.318] [bmv2] [D] [thread 16892] [246.0] [cxt 0] Looking up key:

[12:27:53.318] [bmv2] [D] [thread 16892] [246.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:53.318] [bmv2] [D] [thread 16892] [246.0] [cxt 0] Action entry is resist171 - 
[12:27:53.318] [bmv2] [T] [thread 16892] [246.0] [cxt 0] Action resist171
[12:27:53.318] [bmv2] [T] [thread 16892] [246.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:53.318] [bmv2] [T] [thread 16892] [246.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:53.318] [bmv2] [T] [thread 16892] [246.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:53.318] [bmv2] [T] [thread 16892] [246.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:53.318] [bmv2] [T] [thread 16892] [246.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:53.318] [bmv2] [T] [thread 16892] [246.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:27:53.318] [bmv2] [T] [thread 16892] [246.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:27:53.318] [bmv2] [T] [thread 16892] [246.0] [cxt 0] Applying table 'tbl_resist186'
[12:27:53.318] [bmv2] [D] [thread 16892] [246.0] [cxt 0] Looking up key:

[12:27:53.318] [bmv2] [D] [thread 16892] [246.0] [cxt 0] Table 'tbl_resist186': miss
[12:27:53.318] [bmv2] [D] [thread 16892] [246.0] [cxt 0] Action entry is resist186 - 
[12:27:53.318] [bmv2] [T] [thread 16892] [246.0] [cxt 0] Action resist186
[12:27:53.318] [bmv2] [T] [thread 16892] [246.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:27:53.318] [bmv2] [T] [thread 16892] [246.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:27:53.318] [bmv2] [D] [thread 16892] [246.0] [cxt 0] Looking up key:

[12:27:53.318] [bmv2] [D] [thread 16892] [246.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:27:53.318] [bmv2] [D] [thread 16892] [246.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:27:53.318] [bmv2] [T] [thread 16892] [246.0] [cxt 0] Action MyIngress.bounce_pkt
[12:27:53.318] [bmv2] [T] [thread 16892] [246.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:27:53.318] [bmv2] [T] [thread 16892] [246.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:27:53.318] [bmv2] [T] [thread 16892] [246.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:27:53.318] [bmv2] [T] [thread 16892] [246.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:27:53.318] [bmv2] [T] [thread 16892] [246.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:27:53.318] [bmv2] [T] [thread 16892] [246.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:27:53.318] [bmv2] [T] [thread 16892] [246.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:27:53.318] [bmv2] [D] [thread 16892] [246.0] [cxt 0] Pipeline 'ingress': end
[12:27:53.318] [bmv2] [D] [thread 16892] [246.0] [cxt 0] Egress port is 1
[12:27:53.318] [bmv2] [D] [thread 16894] [246.0] [cxt 0] Pipeline 'egress': start
[12:27:53.318] [bmv2] [T] [thread 16894] [246.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:53.318] [bmv2] [T] [thread 16894] [246.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:53.318] [bmv2] [D] [thread 16894] [246.0] [cxt 0] Pipeline 'egress': end
[12:27:53.318] [bmv2] [D] [thread 16894] [246.0] [cxt 0] Deparser 'deparser': start
[12:27:53.318] [bmv2] [D] [thread 16894] [246.0] [cxt 0] Updating checksum 'cksum'
[12:27:53.318] [bmv2] [D] [thread 16894] [246.0] [cxt 0] Deparsing header 'ethernet'
[12:27:53.318] [bmv2] [D] [thread 16894] [246.0] [cxt 0] Deparsing header 'resist'
[12:27:53.318] [bmv2] [D] [thread 16894] [246.0] [cxt 0] Deparsing header 'ipv4'
[12:27:53.318] [bmv2] [D] [thread 16894] [246.0] [cxt 0] Deparser 'deparser': end
[12:27:53.318] [bmv2] [D] [thread 16897] [246.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:27:54.502] [bmv2] [D] [thread 16892] [247.0] [cxt 0] Processing packet received on port 5
[12:27:54.502] [bmv2] [D] [thread 16892] [247.0] [cxt 0] Parser 'parser': start
[12:27:54.502] [bmv2] [D] [thread 16892] [247.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:54.502] [bmv2] [D] [thread 16892] [247.0] [cxt 0] Extracting header 'ethernet'
[12:27:54.502] [bmv2] [D] [thread 16892] [247.0] [cxt 0] Parser state 'start': key is 86dd
[12:27:54.502] [bmv2] [T] [thread 16892] [247.0] [cxt 0] Bytes parsed: 14
[12:27:54.502] [bmv2] [D] [thread 16892] [247.0] [cxt 0] Parser 'parser': end
[12:27:54.502] [bmv2] [D] [thread 16892] [247.0] [cxt 0] Pipeline 'ingress': start
[12:27:54.502] [bmv2] [T] [thread 16892] [247.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:54.502] [bmv2] [D] [thread 16892] [247.0] [cxt 0] Looking up key:

[12:27:54.502] [bmv2] [D] [thread 16892] [247.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:54.502] [bmv2] [D] [thread 16892] [247.0] [cxt 0] Action entry is resist171 - 
[12:27:54.502] [bmv2] [T] [thread 16892] [247.0] [cxt 0] Action resist171
[12:27:54.502] [bmv2] [T] [thread 16892] [247.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:54.502] [bmv2] [T] [thread 16892] [247.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:54.502] [bmv2] [T] [thread 16892] [247.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:54.502] [bmv2] [T] [thread 16892] [247.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:54.502] [bmv2] [T] [thread 16892] [247.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:54.502] [bmv2] [T] [thread 16892] [247.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:27:54.502] [bmv2] [D] [thread 16892] [247.0] [cxt 0] Pipeline 'ingress': end
[12:27:54.502] [bmv2] [D] [thread 16892] [247.0] [cxt 0] Egress port is 0
[12:27:54.503] [bmv2] [D] [thread 16893] [247.0] [cxt 0] Pipeline 'egress': start
[12:27:54.503] [bmv2] [T] [thread 16893] [247.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:54.503] [bmv2] [T] [thread 16893] [247.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:54.503] [bmv2] [D] [thread 16893] [247.0] [cxt 0] Pipeline 'egress': end
[12:27:54.503] [bmv2] [D] [thread 16893] [247.0] [cxt 0] Deparser 'deparser': start
[12:27:54.503] [bmv2] [T] [thread 16893] [247.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:27:54.503] [bmv2] [D] [thread 16893] [247.0] [cxt 0] Deparsing header 'ethernet'
[12:27:54.503] [bmv2] [D] [thread 16893] [247.0] [cxt 0] Deparser 'deparser': end
[12:27:54.503] [bmv2] [D] [thread 16897] [247.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:27:56.533] [bmv2] [D] [thread 16892] [248.0] [cxt 0] Processing packet received on port 36
[12:27:56.533] [bmv2] [D] [thread 16892] [248.0] [cxt 0] Parser 'parser': start
[12:27:56.533] [bmv2] [D] [thread 16892] [248.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:56.533] [bmv2] [D] [thread 16892] [248.0] [cxt 0] Extracting header 'ethernet'
[12:27:56.533] [bmv2] [D] [thread 16892] [248.0] [cxt 0] Parser state 'start': key is 86dd
[12:27:56.533] [bmv2] [T] [thread 16892] [248.0] [cxt 0] Bytes parsed: 14
[12:27:56.533] [bmv2] [D] [thread 16892] [248.0] [cxt 0] Parser 'parser': end
[12:27:56.533] [bmv2] [D] [thread 16892] [248.0] [cxt 0] Pipeline 'ingress': start
[12:27:56.533] [bmv2] [T] [thread 16892] [248.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:56.533] [bmv2] [D] [thread 16892] [248.0] [cxt 0] Looking up key:

[12:27:56.533] [bmv2] [D] [thread 16892] [248.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:56.533] [bmv2] [D] [thread 16892] [248.0] [cxt 0] Action entry is resist171 - 
[12:27:56.533] [bmv2] [T] [thread 16892] [248.0] [cxt 0] Action resist171
[12:27:56.533] [bmv2] [T] [thread 16892] [248.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:56.533] [bmv2] [T] [thread 16892] [248.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:56.533] [bmv2] [T] [thread 16892] [248.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:56.533] [bmv2] [T] [thread 16892] [248.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:56.533] [bmv2] [T] [thread 16892] [248.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:56.533] [bmv2] [T] [thread 16892] [248.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:27:56.533] [bmv2] [D] [thread 16892] [248.0] [cxt 0] Pipeline 'ingress': end
[12:27:56.533] [bmv2] [D] [thread 16892] [248.0] [cxt 0] Egress port is 0
[12:27:56.533] [bmv2] [D] [thread 16892] [249.0] [cxt 0] Processing packet received on port 39
[12:27:56.533] [bmv2] [D] [thread 16892] [249.0] [cxt 0] Parser 'parser': start
[12:27:56.533] [bmv2] [D] [thread 16892] [249.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:56.533] [bmv2] [D] [thread 16892] [249.0] [cxt 0] Extracting header 'ethernet'
[12:27:56.533] [bmv2] [D] [thread 16892] [249.0] [cxt 0] Parser state 'start': key is 86dd
[12:27:56.533] [bmv2] [T] [thread 16892] [249.0] [cxt 0] Bytes parsed: 14
[12:27:56.533] [bmv2] [D] [thread 16892] [249.0] [cxt 0] Parser 'parser': end
[12:27:56.533] [bmv2] [D] [thread 16892] [249.0] [cxt 0] Pipeline 'ingress': start
[12:27:56.533] [bmv2] [T] [thread 16892] [249.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:56.533] [bmv2] [D] [thread 16892] [249.0] [cxt 0] Looking up key:

[12:27:56.534] [bmv2] [D] [thread 16892] [249.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:56.534] [bmv2] [D] [thread 16892] [249.0] [cxt 0] Action entry is resist171 - 
[12:27:56.534] [bmv2] [T] [thread 16892] [249.0] [cxt 0] Action resist171
[12:27:56.534] [bmv2] [T] [thread 16892] [249.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:56.534] [bmv2] [T] [thread 16892] [249.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:56.534] [bmv2] [T] [thread 16892] [249.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:56.534] [bmv2] [T] [thread 16892] [249.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:56.534] [bmv2] [T] [thread 16892] [249.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:56.534] [bmv2] [T] [thread 16892] [249.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:27:56.534] [bmv2] [D] [thread 16892] [249.0] [cxt 0] Pipeline 'ingress': end
[12:27:56.534] [bmv2] [D] [thread 16892] [249.0] [cxt 0] Egress port is 0
[12:27:56.534] [bmv2] [D] [thread 16893] [248.0] [cxt 0] Pipeline 'egress': start
[12:27:56.534] [bmv2] [T] [thread 16893] [248.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:56.534] [bmv2] [T] [thread 16893] [248.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:56.534] [bmv2] [D] [thread 16893] [248.0] [cxt 0] Pipeline 'egress': end
[12:27:56.534] [bmv2] [D] [thread 16893] [248.0] [cxt 0] Deparser 'deparser': start
[12:27:56.534] [bmv2] [T] [thread 16893] [248.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:27:56.534] [bmv2] [D] [thread 16893] [248.0] [cxt 0] Deparsing header 'ethernet'
[12:27:56.534] [bmv2] [D] [thread 16893] [248.0] [cxt 0] Deparser 'deparser': end
[12:27:56.534] [bmv2] [D] [thread 16893] [249.0] [cxt 0] Pipeline 'egress': start
[12:27:56.534] [bmv2] [T] [thread 16893] [249.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:56.534] [bmv2] [T] [thread 16893] [249.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:56.534] [bmv2] [D] [thread 16893] [249.0] [cxt 0] Pipeline 'egress': end
[12:27:56.534] [bmv2] [D] [thread 16893] [249.0] [cxt 0] Deparser 'deparser': start
[12:27:56.534] [bmv2] [T] [thread 16893] [249.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:27:56.534] [bmv2] [D] [thread 16893] [249.0] [cxt 0] Deparsing header 'ethernet'
[12:27:56.534] [bmv2] [D] [thread 16893] [249.0] [cxt 0] Deparser 'deparser': end
[12:27:56.534] [bmv2] [D] [thread 16897] [248.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:27:56.534] [bmv2] [D] [thread 16897] [249.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:27:58.364] [bmv2] [D] [thread 16892] [250.0] [cxt 0] Processing packet received on port 1
[12:27:58.364] [bmv2] [D] [thread 16892] [250.0] [cxt 0] Parser 'parser': start
[12:27:58.364] [bmv2] [D] [thread 16892] [250.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:58.364] [bmv2] [D] [thread 16892] [250.0] [cxt 0] Extracting header 'ethernet'
[12:27:58.364] [bmv2] [D] [thread 16892] [250.0] [cxt 0] Parser state 'start': key is 0600
[12:27:58.364] [bmv2] [T] [thread 16892] [250.0] [cxt 0] Bytes parsed: 14
[12:27:58.364] [bmv2] [D] [thread 16892] [250.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:27:58.364] [bmv2] [D] [thread 16892] [250.0] [cxt 0] Extracting header 'resist'
[12:27:58.364] [bmv2] [D] [thread 16892] [250.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:27:58.364] [bmv2] [T] [thread 16892] [250.0] [cxt 0] Bytes parsed: 30
[12:27:58.364] [bmv2] [D] [thread 16892] [250.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:27:58.364] [bmv2] [D] [thread 16892] [250.0] [cxt 0] Extracting header 'ipv4'
[12:27:58.364] [bmv2] [D] [thread 16892] [250.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:27:58.364] [bmv2] [T] [thread 16892] [250.0] [cxt 0] Bytes parsed: 50
[12:27:58.364] [bmv2] [D] [thread 16892] [250.0] [cxt 0] Parser 'parser': end
[12:27:58.364] [bmv2] [D] [thread 16892] [250.0] [cxt 0] Pipeline 'ingress': start
[12:27:58.364] [bmv2] [T] [thread 16892] [250.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:58.364] [bmv2] [D] [thread 16892] [250.0] [cxt 0] Looking up key:

[12:27:58.364] [bmv2] [D] [thread 16892] [250.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:58.364] [bmv2] [D] [thread 16892] [250.0] [cxt 0] Action entry is resist171 - 
[12:27:58.364] [bmv2] [T] [thread 16892] [250.0] [cxt 0] Action resist171
[12:27:58.364] [bmv2] [T] [thread 16892] [250.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:58.364] [bmv2] [T] [thread 16892] [250.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:58.364] [bmv2] [T] [thread 16892] [250.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:58.364] [bmv2] [T] [thread 16892] [250.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:58.364] [bmv2] [T] [thread 16892] [250.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:58.364] [bmv2] [T] [thread 16892] [250.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:27:58.364] [bmv2] [T] [thread 16892] [250.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:27:58.364] [bmv2] [T] [thread 16892] [250.0] [cxt 0] Applying table 'tbl_resist186'
[12:27:58.364] [bmv2] [D] [thread 16892] [250.0] [cxt 0] Looking up key:

[12:27:58.364] [bmv2] [D] [thread 16892] [250.0] [cxt 0] Table 'tbl_resist186': miss
[12:27:58.364] [bmv2] [D] [thread 16892] [250.0] [cxt 0] Action entry is resist186 - 
[12:27:58.364] [bmv2] [T] [thread 16892] [250.0] [cxt 0] Action resist186
[12:27:58.364] [bmv2] [T] [thread 16892] [250.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:27:58.364] [bmv2] [T] [thread 16892] [250.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:27:58.364] [bmv2] [D] [thread 16892] [250.0] [cxt 0] Looking up key:

[12:27:58.364] [bmv2] [D] [thread 16892] [250.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:27:58.364] [bmv2] [D] [thread 16892] [250.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:27:58.364] [bmv2] [T] [thread 16892] [250.0] [cxt 0] Action MyIngress.bounce_pkt
[12:27:58.364] [bmv2] [T] [thread 16892] [250.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:27:58.364] [bmv2] [T] [thread 16892] [250.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:27:58.364] [bmv2] [T] [thread 16892] [250.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:27:58.364] [bmv2] [T] [thread 16892] [250.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:27:58.364] [bmv2] [T] [thread 16892] [250.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:27:58.364] [bmv2] [T] [thread 16892] [250.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:27:58.364] [bmv2] [T] [thread 16892] [250.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:27:58.364] [bmv2] [D] [thread 16892] [250.0] [cxt 0] Pipeline 'ingress': end
[12:27:58.364] [bmv2] [D] [thread 16892] [250.0] [cxt 0] Egress port is 1
[12:27:58.364] [bmv2] [D] [thread 16894] [250.0] [cxt 0] Pipeline 'egress': start
[12:27:58.364] [bmv2] [T] [thread 16894] [250.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:58.364] [bmv2] [T] [thread 16894] [250.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:58.364] [bmv2] [D] [thread 16894] [250.0] [cxt 0] Pipeline 'egress': end
[12:27:58.364] [bmv2] [D] [thread 16894] [250.0] [cxt 0] Deparser 'deparser': start
[12:27:58.365] [bmv2] [D] [thread 16894] [250.0] [cxt 0] Updating checksum 'cksum'
[12:27:58.365] [bmv2] [D] [thread 16894] [250.0] [cxt 0] Deparsing header 'ethernet'
[12:27:58.365] [bmv2] [D] [thread 16894] [250.0] [cxt 0] Deparsing header 'resist'
[12:27:58.365] [bmv2] [D] [thread 16894] [250.0] [cxt 0] Deparsing header 'ipv4'
[12:27:58.365] [bmv2] [D] [thread 16894] [250.0] [cxt 0] Deparser 'deparser': end
[12:27:58.365] [bmv2] [D] [thread 16897] [250.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:27:58.585] [bmv2] [D] [thread 16892] [251.0] [cxt 0] Processing packet received on port 8
[12:27:58.585] [bmv2] [D] [thread 16892] [251.0] [cxt 0] Parser 'parser': start
[12:27:58.585] [bmv2] [D] [thread 16892] [251.0] [cxt 0] Parser 'parser' entering state 'start'
[12:27:58.585] [bmv2] [D] [thread 16892] [251.0] [cxt 0] Extracting header 'ethernet'
[12:27:58.586] [bmv2] [D] [thread 16892] [251.0] [cxt 0] Parser state 'start': key is 86dd
[12:27:58.586] [bmv2] [T] [thread 16892] [251.0] [cxt 0] Bytes parsed: 14
[12:27:58.586] [bmv2] [D] [thread 16892] [251.0] [cxt 0] Parser 'parser': end
[12:27:58.586] [bmv2] [D] [thread 16892] [251.0] [cxt 0] Pipeline 'ingress': start
[12:27:58.586] [bmv2] [T] [thread 16892] [251.0] [cxt 0] Applying table 'tbl_resist171'
[12:27:58.586] [bmv2] [D] [thread 16892] [251.0] [cxt 0] Looking up key:

[12:27:58.586] [bmv2] [D] [thread 16892] [251.0] [cxt 0] Table 'tbl_resist171': miss
[12:27:58.586] [bmv2] [D] [thread 16892] [251.0] [cxt 0] Action entry is resist171 - 
[12:27:58.586] [bmv2] [T] [thread 16892] [251.0] [cxt 0] Action resist171
[12:27:58.586] [bmv2] [T] [thread 16892] [251.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:27:58.586] [bmv2] [T] [thread 16892] [251.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:27:58.586] [bmv2] [T] [thread 16892] [251.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:27:58.586] [bmv2] [T] [thread 16892] [251.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:27:58.586] [bmv2] [T] [thread 16892] [251.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:27:58.586] [bmv2] [T] [thread 16892] [251.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:27:58.586] [bmv2] [D] [thread 16892] [251.0] [cxt 0] Pipeline 'ingress': end
[12:27:58.586] [bmv2] [D] [thread 16892] [251.0] [cxt 0] Egress port is 0
[12:27:58.586] [bmv2] [D] [thread 16893] [251.0] [cxt 0] Pipeline 'egress': start
[12:27:58.586] [bmv2] [T] [thread 16893] [251.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:27:58.586] [bmv2] [T] [thread 16893] [251.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:27:58.586] [bmv2] [D] [thread 16893] [251.0] [cxt 0] Pipeline 'egress': end
[12:27:58.586] [bmv2] [D] [thread 16893] [251.0] [cxt 0] Deparser 'deparser': start
[12:27:58.586] [bmv2] [T] [thread 16893] [251.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:27:58.586] [bmv2] [D] [thread 16893] [251.0] [cxt 0] Deparsing header 'ethernet'
[12:27:58.586] [bmv2] [D] [thread 16893] [251.0] [cxt 0] Deparser 'deparser': end
[12:27:58.586] [bmv2] [D] [thread 16897] [251.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:00.634] [bmv2] [D] [thread 16892] [252.0] [cxt 0] Processing packet received on port 24
[12:28:00.634] [bmv2] [D] [thread 16892] [252.0] [cxt 0] Parser 'parser': start
[12:28:00.634] [bmv2] [D] [thread 16892] [252.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:00.634] [bmv2] [D] [thread 16892] [252.0] [cxt 0] Extracting header 'ethernet'
[12:28:00.634] [bmv2] [D] [thread 16892] [252.0] [cxt 0] Parser state 'start': key is 86dd
[12:28:00.634] [bmv2] [T] [thread 16892] [252.0] [cxt 0] Bytes parsed: 14
[12:28:00.634] [bmv2] [D] [thread 16892] [252.0] [cxt 0] Parser 'parser': end
[12:28:00.634] [bmv2] [D] [thread 16892] [252.0] [cxt 0] Pipeline 'ingress': start
[12:28:00.634] [bmv2] [T] [thread 16892] [252.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:00.634] [bmv2] [D] [thread 16892] [252.0] [cxt 0] Looking up key:

[12:28:00.634] [bmv2] [D] [thread 16892] [252.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:00.634] [bmv2] [D] [thread 16892] [252.0] [cxt 0] Action entry is resist171 - 
[12:28:00.634] [bmv2] [T] [thread 16892] [252.0] [cxt 0] Action resist171
[12:28:00.634] [bmv2] [T] [thread 16892] [252.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:00.634] [bmv2] [T] [thread 16892] [252.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:00.634] [bmv2] [T] [thread 16892] [252.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:00.634] [bmv2] [T] [thread 16892] [252.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:00.634] [bmv2] [T] [thread 16892] [252.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:00.634] [bmv2] [T] [thread 16892] [252.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:28:00.634] [bmv2] [D] [thread 16892] [252.0] [cxt 0] Pipeline 'ingress': end
[12:28:00.634] [bmv2] [D] [thread 16892] [252.0] [cxt 0] Egress port is 0
[12:28:00.634] [bmv2] [D] [thread 16893] [252.0] [cxt 0] Pipeline 'egress': start
[12:28:00.634] [bmv2] [T] [thread 16893] [252.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:00.634] [bmv2] [T] [thread 16893] [252.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:00.634] [bmv2] [D] [thread 16893] [252.0] [cxt 0] Pipeline 'egress': end
[12:28:00.634] [bmv2] [D] [thread 16893] [252.0] [cxt 0] Deparser 'deparser': start
[12:28:00.634] [bmv2] [T] [thread 16893] [252.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:28:00.634] [bmv2] [D] [thread 16893] [252.0] [cxt 0] Deparsing header 'ethernet'
[12:28:00.634] [bmv2] [D] [thread 16893] [252.0] [cxt 0] Deparser 'deparser': end
[12:28:00.635] [bmv2] [D] [thread 16897] [252.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:03.397] [bmv2] [D] [thread 16892] [253.0] [cxt 0] Processing packet received on port 1
[12:28:03.397] [bmv2] [D] [thread 16892] [253.0] [cxt 0] Parser 'parser': start
[12:28:03.397] [bmv2] [D] [thread 16892] [253.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:03.397] [bmv2] [D] [thread 16892] [253.0] [cxt 0] Extracting header 'ethernet'
[12:28:03.397] [bmv2] [D] [thread 16892] [253.0] [cxt 0] Parser state 'start': key is 0600
[12:28:03.397] [bmv2] [T] [thread 16892] [253.0] [cxt 0] Bytes parsed: 14
[12:28:03.397] [bmv2] [D] [thread 16892] [253.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:28:03.397] [bmv2] [D] [thread 16892] [253.0] [cxt 0] Extracting header 'resist'
[12:28:03.397] [bmv2] [D] [thread 16892] [253.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:28:03.397] [bmv2] [T] [thread 16892] [253.0] [cxt 0] Bytes parsed: 30
[12:28:03.397] [bmv2] [D] [thread 16892] [253.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:28:03.397] [bmv2] [D] [thread 16892] [253.0] [cxt 0] Extracting header 'ipv4'
[12:28:03.397] [bmv2] [D] [thread 16892] [253.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:28:03.397] [bmv2] [T] [thread 16892] [253.0] [cxt 0] Bytes parsed: 50
[12:28:03.397] [bmv2] [D] [thread 16892] [253.0] [cxt 0] Parser 'parser': end
[12:28:03.397] [bmv2] [D] [thread 16892] [253.0] [cxt 0] Pipeline 'ingress': start
[12:28:03.397] [bmv2] [T] [thread 16892] [253.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:03.397] [bmv2] [D] [thread 16892] [253.0] [cxt 0] Looking up key:

[12:28:03.397] [bmv2] [D] [thread 16892] [253.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:03.397] [bmv2] [D] [thread 16892] [253.0] [cxt 0] Action entry is resist171 - 
[12:28:03.398] [bmv2] [T] [thread 16892] [253.0] [cxt 0] Action resist171
[12:28:03.398] [bmv2] [T] [thread 16892] [253.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:03.398] [bmv2] [T] [thread 16892] [253.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:03.398] [bmv2] [T] [thread 16892] [253.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:03.398] [bmv2] [T] [thread 16892] [253.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:03.398] [bmv2] [T] [thread 16892] [253.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:03.398] [bmv2] [T] [thread 16892] [253.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:28:03.398] [bmv2] [T] [thread 16892] [253.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:28:03.399] [bmv2] [T] [thread 16892] [253.0] [cxt 0] Applying table 'tbl_resist186'
[12:28:03.399] [bmv2] [D] [thread 16892] [253.0] [cxt 0] Looking up key:

[12:28:03.399] [bmv2] [D] [thread 16892] [253.0] [cxt 0] Table 'tbl_resist186': miss
[12:28:03.399] [bmv2] [D] [thread 16892] [253.0] [cxt 0] Action entry is resist186 - 
[12:28:03.399] [bmv2] [T] [thread 16892] [253.0] [cxt 0] Action resist186
[12:28:03.399] [bmv2] [T] [thread 16892] [253.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:28:03.399] [bmv2] [T] [thread 16892] [253.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:28:03.399] [bmv2] [D] [thread 16892] [253.0] [cxt 0] Looking up key:

[12:28:03.399] [bmv2] [D] [thread 16892] [253.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:28:03.399] [bmv2] [D] [thread 16892] [253.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:28:03.399] [bmv2] [T] [thread 16892] [253.0] [cxt 0] Action MyIngress.bounce_pkt
[12:28:03.399] [bmv2] [T] [thread 16892] [253.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:28:03.399] [bmv2] [T] [thread 16892] [253.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:28:03.399] [bmv2] [T] [thread 16892] [253.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:28:03.399] [bmv2] [T] [thread 16892] [253.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:28:03.399] [bmv2] [T] [thread 16892] [253.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:28:03.399] [bmv2] [T] [thread 16892] [253.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:28:03.399] [bmv2] [T] [thread 16892] [253.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:28:03.399] [bmv2] [D] [thread 16892] [253.0] [cxt 0] Pipeline 'ingress': end
[12:28:03.399] [bmv2] [D] [thread 16892] [253.0] [cxt 0] Egress port is 1
[12:28:03.400] [bmv2] [D] [thread 16894] [253.0] [cxt 0] Pipeline 'egress': start
[12:28:03.400] [bmv2] [T] [thread 16894] [253.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:03.400] [bmv2] [T] [thread 16894] [253.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:03.400] [bmv2] [D] [thread 16894] [253.0] [cxt 0] Pipeline 'egress': end
[12:28:03.400] [bmv2] [D] [thread 16894] [253.0] [cxt 0] Deparser 'deparser': start
[12:28:03.400] [bmv2] [D] [thread 16894] [253.0] [cxt 0] Updating checksum 'cksum'
[12:28:03.400] [bmv2] [D] [thread 16894] [253.0] [cxt 0] Deparsing header 'ethernet'
[12:28:03.400] [bmv2] [D] [thread 16894] [253.0] [cxt 0] Deparsing header 'resist'
[12:28:03.400] [bmv2] [D] [thread 16894] [253.0] [cxt 0] Deparsing header 'ipv4'
[12:28:03.400] [bmv2] [D] [thread 16894] [253.0] [cxt 0] Deparser 'deparser': end
[12:28:03.400] [bmv2] [D] [thread 16897] [253.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:28:08.452] [bmv2] [D] [thread 16892] [254.0] [cxt 0] Processing packet received on port 1
[12:28:08.452] [bmv2] [D] [thread 16892] [254.0] [cxt 0] Parser 'parser': start
[12:28:08.452] [bmv2] [D] [thread 16892] [254.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:08.452] [bmv2] [D] [thread 16892] [254.0] [cxt 0] Extracting header 'ethernet'
[12:28:08.452] [bmv2] [D] [thread 16892] [254.0] [cxt 0] Parser state 'start': key is 0600
[12:28:08.452] [bmv2] [T] [thread 16892] [254.0] [cxt 0] Bytes parsed: 14
[12:28:08.452] [bmv2] [D] [thread 16892] [254.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:28:08.452] [bmv2] [D] [thread 16892] [254.0] [cxt 0] Extracting header 'resist'
[12:28:08.452] [bmv2] [D] [thread 16892] [254.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:28:08.452] [bmv2] [T] [thread 16892] [254.0] [cxt 0] Bytes parsed: 30
[12:28:08.452] [bmv2] [D] [thread 16892] [254.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:28:08.452] [bmv2] [D] [thread 16892] [254.0] [cxt 0] Extracting header 'ipv4'
[12:28:08.452] [bmv2] [D] [thread 16892] [254.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:28:08.452] [bmv2] [T] [thread 16892] [254.0] [cxt 0] Bytes parsed: 50
[12:28:08.452] [bmv2] [D] [thread 16892] [254.0] [cxt 0] Parser 'parser': end
[12:28:08.452] [bmv2] [D] [thread 16892] [254.0] [cxt 0] Pipeline 'ingress': start
[12:28:08.452] [bmv2] [T] [thread 16892] [254.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:08.452] [bmv2] [D] [thread 16892] [254.0] [cxt 0] Looking up key:

[12:28:08.452] [bmv2] [D] [thread 16892] [254.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:08.452] [bmv2] [D] [thread 16892] [254.0] [cxt 0] Action entry is resist171 - 
[12:28:08.452] [bmv2] [T] [thread 16892] [254.0] [cxt 0] Action resist171
[12:28:08.452] [bmv2] [T] [thread 16892] [254.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:08.452] [bmv2] [T] [thread 16892] [254.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:08.452] [bmv2] [T] [thread 16892] [254.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:08.452] [bmv2] [T] [thread 16892] [254.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:08.452] [bmv2] [T] [thread 16892] [254.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:08.452] [bmv2] [T] [thread 16892] [254.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:28:08.452] [bmv2] [T] [thread 16892] [254.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:28:08.452] [bmv2] [T] [thread 16892] [254.0] [cxt 0] Applying table 'tbl_resist186'
[12:28:08.453] [bmv2] [D] [thread 16892] [254.0] [cxt 0] Looking up key:

[12:28:08.453] [bmv2] [D] [thread 16892] [254.0] [cxt 0] Table 'tbl_resist186': miss
[12:28:08.453] [bmv2] [D] [thread 16892] [254.0] [cxt 0] Action entry is resist186 - 
[12:28:08.453] [bmv2] [T] [thread 16892] [254.0] [cxt 0] Action resist186
[12:28:08.453] [bmv2] [T] [thread 16892] [254.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:28:08.453] [bmv2] [T] [thread 16892] [254.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:28:08.453] [bmv2] [D] [thread 16892] [254.0] [cxt 0] Looking up key:

[12:28:08.453] [bmv2] [D] [thread 16892] [254.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:28:08.453] [bmv2] [D] [thread 16892] [254.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:28:08.453] [bmv2] [T] [thread 16892] [254.0] [cxt 0] Action MyIngress.bounce_pkt
[12:28:08.453] [bmv2] [T] [thread 16892] [254.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:28:08.453] [bmv2] [T] [thread 16892] [254.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:28:08.453] [bmv2] [T] [thread 16892] [254.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:28:08.453] [bmv2] [T] [thread 16892] [254.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:28:08.453] [bmv2] [T] [thread 16892] [254.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:28:08.453] [bmv2] [T] [thread 16892] [254.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:28:08.453] [bmv2] [T] [thread 16892] [254.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:28:08.453] [bmv2] [D] [thread 16892] [254.0] [cxt 0] Pipeline 'ingress': end
[12:28:08.453] [bmv2] [D] [thread 16892] [254.0] [cxt 0] Egress port is 1
[12:28:08.453] [bmv2] [D] [thread 16894] [254.0] [cxt 0] Pipeline 'egress': start
[12:28:08.453] [bmv2] [T] [thread 16894] [254.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:08.453] [bmv2] [T] [thread 16894] [254.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:08.453] [bmv2] [D] [thread 16894] [254.0] [cxt 0] Pipeline 'egress': end
[12:28:08.453] [bmv2] [D] [thread 16894] [254.0] [cxt 0] Deparser 'deparser': start
[12:28:08.453] [bmv2] [D] [thread 16894] [254.0] [cxt 0] Updating checksum 'cksum'
[12:28:08.453] [bmv2] [D] [thread 16894] [254.0] [cxt 0] Deparsing header 'ethernet'
[12:28:08.453] [bmv2] [D] [thread 16894] [254.0] [cxt 0] Deparsing header 'resist'
[12:28:08.453] [bmv2] [D] [thread 16894] [254.0] [cxt 0] Deparsing header 'ipv4'
[12:28:08.453] [bmv2] [D] [thread 16894] [254.0] [cxt 0] Deparser 'deparser': end
[12:28:08.453] [bmv2] [D] [thread 16897] [254.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:28:10.870] [bmv2] [D] [thread 16892] [255.0] [cxt 0] Processing packet received on port 1
[12:28:10.870] [bmv2] [D] [thread 16892] [255.0] [cxt 0] Parser 'parser': start
[12:28:10.870] [bmv2] [D] [thread 16892] [255.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:10.870] [bmv2] [D] [thread 16892] [255.0] [cxt 0] Extracting header 'ethernet'
[12:28:10.870] [bmv2] [D] [thread 16892] [255.0] [cxt 0] Parser state 'start': key is 86dd
[12:28:10.870] [bmv2] [T] [thread 16892] [255.0] [cxt 0] Bytes parsed: 14
[12:28:10.870] [bmv2] [D] [thread 16892] [255.0] [cxt 0] Parser 'parser': end
[12:28:10.870] [bmv2] [D] [thread 16892] [255.0] [cxt 0] Pipeline 'ingress': start
[12:28:10.870] [bmv2] [T] [thread 16892] [255.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:10.870] [bmv2] [D] [thread 16892] [255.0] [cxt 0] Looking up key:

[12:28:10.870] [bmv2] [D] [thread 16892] [255.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:10.870] [bmv2] [D] [thread 16892] [255.0] [cxt 0] Action entry is resist171 - 
[12:28:10.870] [bmv2] [T] [thread 16892] [255.0] [cxt 0] Action resist171
[12:28:10.870] [bmv2] [T] [thread 16892] [255.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:10.870] [bmv2] [T] [thread 16892] [255.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:10.870] [bmv2] [T] [thread 16892] [255.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:10.870] [bmv2] [T] [thread 16892] [255.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:10.870] [bmv2] [T] [thread 16892] [255.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:10.870] [bmv2] [T] [thread 16892] [255.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:28:10.870] [bmv2] [D] [thread 16892] [255.0] [cxt 0] Pipeline 'ingress': end
[12:28:10.870] [bmv2] [D] [thread 16892] [255.0] [cxt 0] Egress port is 0
[12:28:10.870] [bmv2] [D] [thread 16892] [256.0] [cxt 0] Processing packet received on port 4
[12:28:10.870] [bmv2] [D] [thread 16892] [256.0] [cxt 0] Parser 'parser': start
[12:28:10.870] [bmv2] [D] [thread 16892] [256.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:10.870] [bmv2] [D] [thread 16892] [256.0] [cxt 0] Extracting header 'ethernet'
[12:28:10.870] [bmv2] [D] [thread 16892] [256.0] [cxt 0] Parser state 'start': key is 86dd
[12:28:10.870] [bmv2] [T] [thread 16892] [256.0] [cxt 0] Bytes parsed: 14
[12:28:10.870] [bmv2] [D] [thread 16892] [256.0] [cxt 0] Parser 'parser': end
[12:28:10.870] [bmv2] [D] [thread 16892] [256.0] [cxt 0] Pipeline 'ingress': start
[12:28:10.870] [bmv2] [T] [thread 16892] [256.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:10.870] [bmv2] [D] [thread 16892] [256.0] [cxt 0] Looking up key:

[12:28:10.870] [bmv2] [D] [thread 16892] [256.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:10.870] [bmv2] [D] [thread 16892] [256.0] [cxt 0] Action entry is resist171 - 
[12:28:10.870] [bmv2] [T] [thread 16892] [256.0] [cxt 0] Action resist171
[12:28:10.870] [bmv2] [T] [thread 16892] [256.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:10.870] [bmv2] [T] [thread 16892] [256.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:10.870] [bmv2] [T] [thread 16892] [256.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:10.870] [bmv2] [T] [thread 16892] [256.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:10.870] [bmv2] [T] [thread 16892] [256.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:10.870] [bmv2] [T] [thread 16892] [256.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:28:10.870] [bmv2] [D] [thread 16892] [256.0] [cxt 0] Pipeline 'ingress': end
[12:28:10.870] [bmv2] [D] [thread 16892] [256.0] [cxt 0] Egress port is 0
[12:28:10.870] [bmv2] [D] [thread 16892] [257.0] [cxt 0] Processing packet received on port 6
[12:28:10.870] [bmv2] [D] [thread 16892] [257.0] [cxt 0] Parser 'parser': start
[12:28:10.870] [bmv2] [D] [thread 16892] [257.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:10.870] [bmv2] [D] [thread 16892] [257.0] [cxt 0] Extracting header 'ethernet'
[12:28:10.870] [bmv2] [D] [thread 16892] [257.0] [cxt 0] Parser state 'start': key is 86dd
[12:28:10.870] [bmv2] [T] [thread 16892] [257.0] [cxt 0] Bytes parsed: 14
[12:28:10.870] [bmv2] [D] [thread 16892] [257.0] [cxt 0] Parser 'parser': end
[12:28:10.870] [bmv2] [D] [thread 16892] [257.0] [cxt 0] Pipeline 'ingress': start
[12:28:10.870] [bmv2] [T] [thread 16892] [257.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:10.870] [bmv2] [D] [thread 16892] [257.0] [cxt 0] Looking up key:

[12:28:10.870] [bmv2] [D] [thread 16892] [257.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:10.870] [bmv2] [D] [thread 16892] [257.0] [cxt 0] Action entry is resist171 - 
[12:28:10.870] [bmv2] [T] [thread 16892] [257.0] [cxt 0] Action resist171
[12:28:10.870] [bmv2] [T] [thread 16892] [257.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:10.870] [bmv2] [D] [thread 16893] [255.0] [cxt 0] Pipeline 'egress': start
[12:28:10.870] [bmv2] [T] [thread 16892] [257.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:10.870] [bmv2] [T] [thread 16893] [255.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:10.870] [bmv2] [T] [thread 16893] [255.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:10.870] [bmv2] [D] [thread 16893] [255.0] [cxt 0] Pipeline 'egress': end
[12:28:10.870] [bmv2] [D] [thread 16893] [255.0] [cxt 0] Deparser 'deparser': start
[12:28:10.870] [bmv2] [T] [thread 16893] [255.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:28:10.870] [bmv2] [D] [thread 16893] [255.0] [cxt 0] Deparsing header 'ethernet'
[12:28:10.870] [bmv2] [D] [thread 16893] [255.0] [cxt 0] Deparser 'deparser': end
[12:28:10.870] [bmv2] [D] [thread 16893] [256.0] [cxt 0] Pipeline 'egress': start
[12:28:10.870] [bmv2] [T] [thread 16893] [256.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:10.870] [bmv2] [T] [thread 16893] [256.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:10.870] [bmv2] [D] [thread 16893] [256.0] [cxt 0] Pipeline 'egress': end
[12:28:10.870] [bmv2] [D] [thread 16893] [256.0] [cxt 0] Deparser 'deparser': start
[12:28:10.870] [bmv2] [T] [thread 16893] [256.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:28:10.870] [bmv2] [D] [thread 16893] [256.0] [cxt 0] Deparsing header 'ethernet'
[12:28:10.870] [bmv2] [D] [thread 16893] [256.0] [cxt 0] Deparser 'deparser': end
[12:28:10.870] [bmv2] [D] [thread 16897] [255.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:10.870] [bmv2] [D] [thread 16897] [256.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:10.870] [bmv2] [T] [thread 16892] [257.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:10.870] [bmv2] [T] [thread 16892] [257.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:10.870] [bmv2] [T] [thread 16892] [257.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:10.870] [bmv2] [T] [thread 16892] [257.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:28:10.870] [bmv2] [D] [thread 16892] [257.0] [cxt 0] Pipeline 'ingress': end
[12:28:10.870] [bmv2] [D] [thread 16892] [257.0] [cxt 0] Egress port is 0
[12:28:10.871] [bmv2] [D] [thread 16892] [258.0] [cxt 0] Processing packet received on port 7
[12:28:10.871] [bmv2] [D] [thread 16892] [258.0] [cxt 0] Parser 'parser': start
[12:28:10.871] [bmv2] [D] [thread 16892] [258.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:10.871] [bmv2] [D] [thread 16892] [258.0] [cxt 0] Extracting header 'ethernet'
[12:28:10.871] [bmv2] [D] [thread 16892] [258.0] [cxt 0] Parser state 'start': key is 86dd
[12:28:10.871] [bmv2] [T] [thread 16892] [258.0] [cxt 0] Bytes parsed: 14
[12:28:10.871] [bmv2] [D] [thread 16892] [258.0] [cxt 0] Parser 'parser': end
[12:28:10.871] [bmv2] [D] [thread 16892] [258.0] [cxt 0] Pipeline 'ingress': start
[12:28:10.871] [bmv2] [T] [thread 16892] [258.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:10.871] [bmv2] [D] [thread 16892] [258.0] [cxt 0] Looking up key:

[12:28:10.871] [bmv2] [D] [thread 16892] [258.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:10.871] [bmv2] [D] [thread 16892] [258.0] [cxt 0] Action entry is resist171 - 
[12:28:10.871] [bmv2] [T] [thread 16892] [258.0] [cxt 0] Action resist171
[12:28:10.871] [bmv2] [T] [thread 16892] [258.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:10.871] [bmv2] [T] [thread 16892] [258.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:10.871] [bmv2] [T] [thread 16892] [258.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:10.871] [bmv2] [T] [thread 16892] [258.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:10.871] [bmv2] [T] [thread 16892] [258.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:10.871] [bmv2] [T] [thread 16892] [258.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:28:10.871] [bmv2] [D] [thread 16893] [257.0] [cxt 0] Pipeline 'egress': start
[12:28:10.872] [bmv2] [T] [thread 16893] [257.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:10.872] [bmv2] [T] [thread 16893] [257.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:10.872] [bmv2] [D] [thread 16893] [257.0] [cxt 0] Pipeline 'egress': end
[12:28:10.872] [bmv2] [D] [thread 16893] [257.0] [cxt 0] Deparser 'deparser': start
[12:28:10.872] [bmv2] [T] [thread 16893] [257.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:28:10.872] [bmv2] [D] [thread 16893] [257.0] [cxt 0] Deparsing header 'ethernet'
[12:28:10.872] [bmv2] [D] [thread 16893] [257.0] [cxt 0] Deparser 'deparser': end
[12:28:10.872] [bmv2] [D] [thread 16897] [257.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:10.871] [bmv2] [D] [thread 16892] [258.0] [cxt 0] Pipeline 'ingress': end
[12:28:10.872] [bmv2] [D] [thread 16892] [258.0] [cxt 0] Egress port is 0
[12:28:10.872] [bmv2] [D] [thread 16892] [259.0] [cxt 0] Processing packet received on port 12
[12:28:10.872] [bmv2] [D] [thread 16892] [259.0] [cxt 0] Parser 'parser': start
[12:28:10.872] [bmv2] [D] [thread 16892] [259.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:10.872] [bmv2] [D] [thread 16892] [259.0] [cxt 0] Extracting header 'ethernet'
[12:28:10.872] [bmv2] [D] [thread 16892] [259.0] [cxt 0] Parser state 'start': key is 86dd
[12:28:10.872] [bmv2] [T] [thread 16892] [259.0] [cxt 0] Bytes parsed: 14
[12:28:10.872] [bmv2] [D] [thread 16892] [259.0] [cxt 0] Parser 'parser': end
[12:28:10.872] [bmv2] [D] [thread 16892] [259.0] [cxt 0] Pipeline 'ingress': start
[12:28:10.872] [bmv2] [T] [thread 16892] [259.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:10.872] [bmv2] [D] [thread 16892] [259.0] [cxt 0] Looking up key:

[12:28:10.872] [bmv2] [D] [thread 16892] [259.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:10.872] [bmv2] [D] [thread 16892] [259.0] [cxt 0] Action entry is resist171 - 
[12:28:10.872] [bmv2] [T] [thread 16892] [259.0] [cxt 0] Action resist171
[12:28:10.872] [bmv2] [T] [thread 16892] [259.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:10.872] [bmv2] [T] [thread 16892] [259.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:10.872] [bmv2] [T] [thread 16892] [259.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:10.872] [bmv2] [T] [thread 16892] [259.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:10.872] [bmv2] [T] [thread 16892] [259.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:10.872] [bmv2] [T] [thread 16892] [259.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:28:10.872] [bmv2] [D] [thread 16892] [259.0] [cxt 0] Pipeline 'ingress': end
[12:28:10.872] [bmv2] [D] [thread 16892] [259.0] [cxt 0] Egress port is 0
[12:28:10.872] [bmv2] [D] [thread 16892] [260.0] [cxt 0] Processing packet received on port 23
[12:28:10.872] [bmv2] [D] [thread 16892] [260.0] [cxt 0] Parser 'parser': start
[12:28:10.872] [bmv2] [D] [thread 16892] [260.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:10.872] [bmv2] [D] [thread 16892] [260.0] [cxt 0] Extracting header 'ethernet'
[12:28:10.872] [bmv2] [D] [thread 16892] [260.0] [cxt 0] Parser state 'start': key is 86dd
[12:28:10.872] [bmv2] [T] [thread 16892] [260.0] [cxt 0] Bytes parsed: 14
[12:28:10.872] [bmv2] [D] [thread 16892] [260.0] [cxt 0] Parser 'parser': end
[12:28:10.872] [bmv2] [D] [thread 16892] [260.0] [cxt 0] Pipeline 'ingress': start
[12:28:10.872] [bmv2] [T] [thread 16892] [260.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:10.872] [bmv2] [D] [thread 16892] [260.0] [cxt 0] Looking up key:

[12:28:10.872] [bmv2] [D] [thread 16892] [260.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:10.872] [bmv2] [D] [thread 16892] [260.0] [cxt 0] Action entry is resist171 - 
[12:28:10.872] [bmv2] [D] [thread 16893] [258.0] [cxt 0] Pipeline 'egress': start
[12:28:10.872] [bmv2] [T] [thread 16893] [258.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:10.872] [bmv2] [T] [thread 16893] [258.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:10.872] [bmv2] [D] [thread 16893] [258.0] [cxt 0] Pipeline 'egress': end
[12:28:10.872] [bmv2] [D] [thread 16893] [258.0] [cxt 0] Deparser 'deparser': start
[12:28:10.872] [bmv2] [T] [thread 16893] [258.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:28:10.872] [bmv2] [D] [thread 16893] [258.0] [cxt 0] Deparsing header 'ethernet'
[12:28:10.872] [bmv2] [D] [thread 16893] [258.0] [cxt 0] Deparser 'deparser': end
[12:28:10.872] [bmv2] [T] [thread 16892] [260.0] [cxt 0] Action resist171
[12:28:10.872] [bmv2] [D] [thread 16893] [259.0] [cxt 0] Pipeline 'egress': start
[12:28:10.872] [bmv2] [T] [thread 16892] [260.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:10.872] [bmv2] [D] [thread 16897] [258.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:10.873] [bmv2] [T] [thread 16892] [260.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:10.873] [bmv2] [T] [thread 16892] [260.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:10.873] [bmv2] [T] [thread 16892] [260.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:10.873] [bmv2] [T] [thread 16892] [260.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:10.873] [bmv2] [T] [thread 16892] [260.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:28:10.873] [bmv2] [D] [thread 16892] [260.0] [cxt 0] Pipeline 'ingress': end
[12:28:10.873] [bmv2] [D] [thread 16892] [260.0] [cxt 0] Egress port is 0
[12:28:10.873] [bmv2] [D] [thread 16892] [261.0] [cxt 0] Processing packet received on port 33
[12:28:10.873] [bmv2] [D] [thread 16892] [261.0] [cxt 0] Parser 'parser': start
[12:28:10.873] [bmv2] [D] [thread 16892] [261.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:10.873] [bmv2] [D] [thread 16892] [261.0] [cxt 0] Extracting header 'ethernet'
[12:28:10.873] [bmv2] [D] [thread 16892] [261.0] [cxt 0] Parser state 'start': key is 86dd
[12:28:10.873] [bmv2] [T] [thread 16892] [261.0] [cxt 0] Bytes parsed: 14
[12:28:10.873] [bmv2] [D] [thread 16892] [261.0] [cxt 0] Parser 'parser': end
[12:28:10.873] [bmv2] [D] [thread 16892] [261.0] [cxt 0] Pipeline 'ingress': start
[12:28:10.873] [bmv2] [T] [thread 16892] [261.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:10.873] [bmv2] [D] [thread 16892] [261.0] [cxt 0] Looking up key:

[12:28:10.873] [bmv2] [D] [thread 16892] [261.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:10.873] [bmv2] [D] [thread 16892] [261.0] [cxt 0] Action entry is resist171 - 
[12:28:10.873] [bmv2] [T] [thread 16892] [261.0] [cxt 0] Action resist171
[12:28:10.873] [bmv2] [T] [thread 16892] [261.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:10.872] [bmv2] [T] [thread 16893] [259.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:10.873] [bmv2] [T] [thread 16893] [259.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:10.873] [bmv2] [D] [thread 16893] [259.0] [cxt 0] Pipeline 'egress': end
[12:28:10.873] [bmv2] [D] [thread 16893] [259.0] [cxt 0] Deparser 'deparser': start
[12:28:10.873] [bmv2] [T] [thread 16893] [259.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:28:10.873] [bmv2] [D] [thread 16893] [259.0] [cxt 0] Deparsing header 'ethernet'
[12:28:10.873] [bmv2] [D] [thread 16893] [259.0] [cxt 0] Deparser 'deparser': end
[12:28:10.873] [bmv2] [D] [thread 16893] [260.0] [cxt 0] Pipeline 'egress': start
[12:28:10.873] [bmv2] [T] [thread 16893] [260.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:10.873] [bmv2] [T] [thread 16893] [260.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:10.873] [bmv2] [D] [thread 16893] [260.0] [cxt 0] Pipeline 'egress': end
[12:28:10.873] [bmv2] [D] [thread 16893] [260.0] [cxt 0] Deparser 'deparser': start
[12:28:10.873] [bmv2] [T] [thread 16893] [260.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:28:10.873] [bmv2] [D] [thread 16893] [260.0] [cxt 0] Deparsing header 'ethernet'
[12:28:10.873] [bmv2] [D] [thread 16893] [260.0] [cxt 0] Deparser 'deparser': end
[12:28:10.873] [bmv2] [T] [thread 16892] [261.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:10.873] [bmv2] [T] [thread 16892] [261.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:10.873] [bmv2] [T] [thread 16892] [261.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:10.873] [bmv2] [T] [thread 16892] [261.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:10.873] [bmv2] [T] [thread 16892] [261.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:28:10.873] [bmv2] [D] [thread 16892] [261.0] [cxt 0] Pipeline 'ingress': end
[12:28:10.873] [bmv2] [D] [thread 16892] [261.0] [cxt 0] Egress port is 0
[12:28:10.873] [bmv2] [D] [thread 16892] [262.0] [cxt 0] Processing packet received on port 35
[12:28:10.873] [bmv2] [D] [thread 16892] [262.0] [cxt 0] Parser 'parser': start
[12:28:10.873] [bmv2] [D] [thread 16892] [262.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:10.873] [bmv2] [D] [thread 16897] [259.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:10.873] [bmv2] [D] [thread 16897] [260.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:10.874] [bmv2] [D] [thread 16893] [261.0] [cxt 0] Pipeline 'egress': start
[12:28:10.874] [bmv2] [D] [thread 16892] [262.0] [cxt 0] Extracting header 'ethernet'
[12:28:10.874] [bmv2] [T] [thread 16893] [261.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:10.874] [bmv2] [T] [thread 16893] [261.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:10.874] [bmv2] [D] [thread 16892] [262.0] [cxt 0] Parser state 'start': key is 86dd
[12:28:10.874] [bmv2] [T] [thread 16892] [262.0] [cxt 0] Bytes parsed: 14
[12:28:10.874] [bmv2] [D] [thread 16892] [262.0] [cxt 0] Parser 'parser': end
[12:28:10.874] [bmv2] [D] [thread 16892] [262.0] [cxt 0] Pipeline 'ingress': start
[12:28:10.874] [bmv2] [T] [thread 16892] [262.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:10.874] [bmv2] [D] [thread 16892] [262.0] [cxt 0] Looking up key:

[12:28:10.874] [bmv2] [D] [thread 16892] [262.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:10.874] [bmv2] [D] [thread 16892] [262.0] [cxt 0] Action entry is resist171 - 
[12:28:10.874] [bmv2] [T] [thread 16892] [262.0] [cxt 0] Action resist171
[12:28:10.874] [bmv2] [T] [thread 16892] [262.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:10.874] [bmv2] [D] [thread 16893] [261.0] [cxt 0] Pipeline 'egress': end
[12:28:10.874] [bmv2] [T] [thread 16892] [262.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:10.874] [bmv2] [D] [thread 16893] [261.0] [cxt 0] Deparser 'deparser': start
[12:28:10.874] [bmv2] [T] [thread 16893] [261.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:28:10.874] [bmv2] [D] [thread 16893] [261.0] [cxt 0] Deparsing header 'ethernet'
[12:28:10.874] [bmv2] [D] [thread 16893] [261.0] [cxt 0] Deparser 'deparser': end
[12:28:10.874] [bmv2] [D] [thread 16897] [261.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:10.874] [bmv2] [T] [thread 16892] [262.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:10.874] [bmv2] [T] [thread 16892] [262.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:10.874] [bmv2] [T] [thread 16892] [262.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:10.874] [bmv2] [T] [thread 16892] [262.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:28:10.874] [bmv2] [D] [thread 16892] [262.0] [cxt 0] Pipeline 'ingress': end
[12:28:10.874] [bmv2] [D] [thread 16892] [262.0] [cxt 0] Egress port is 0
[12:28:10.874] [bmv2] [D] [thread 16892] [263.0] [cxt 0] Processing packet received on port 38
[12:28:10.874] [bmv2] [D] [thread 16892] [263.0] [cxt 0] Parser 'parser': start
[12:28:10.874] [bmv2] [D] [thread 16892] [263.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:10.874] [bmv2] [D] [thread 16892] [263.0] [cxt 0] Extracting header 'ethernet'
[12:28:10.875] [bmv2] [D] [thread 16892] [263.0] [cxt 0] Parser state 'start': key is 86dd
[12:28:10.875] [bmv2] [T] [thread 16892] [263.0] [cxt 0] Bytes parsed: 14
[12:28:10.875] [bmv2] [D] [thread 16892] [263.0] [cxt 0] Parser 'parser': end
[12:28:10.875] [bmv2] [D] [thread 16892] [263.0] [cxt 0] Pipeline 'ingress': start
[12:28:10.875] [bmv2] [T] [thread 16892] [263.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:10.875] [bmv2] [D] [thread 16892] [263.0] [cxt 0] Looking up key:

[12:28:10.875] [bmv2] [D] [thread 16892] [263.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:10.875] [bmv2] [D] [thread 16892] [263.0] [cxt 0] Action entry is resist171 - 
[12:28:10.875] [bmv2] [T] [thread 16892] [263.0] [cxt 0] Action resist171
[12:28:10.875] [bmv2] [T] [thread 16892] [263.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:10.875] [bmv2] [T] [thread 16892] [263.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:10.875] [bmv2] [T] [thread 16892] [263.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:10.875] [bmv2] [T] [thread 16892] [263.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:10.875] [bmv2] [T] [thread 16892] [263.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:10.875] [bmv2] [T] [thread 16892] [263.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:28:10.875] [bmv2] [D] [thread 16892] [263.0] [cxt 0] Pipeline 'ingress': end
[12:28:10.875] [bmv2] [D] [thread 16892] [263.0] [cxt 0] Egress port is 0
[12:28:10.875] [bmv2] [D] [thread 16892] [264.0] [cxt 0] Processing packet received on port 41
[12:28:10.875] [bmv2] [D] [thread 16892] [264.0] [cxt 0] Parser 'parser': start
[12:28:10.875] [bmv2] [D] [thread 16892] [264.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:10.875] [bmv2] [D] [thread 16892] [264.0] [cxt 0] Extracting header 'ethernet'
[12:28:10.875] [bmv2] [D] [thread 16892] [264.0] [cxt 0] Parser state 'start': key is 86dd
[12:28:10.875] [bmv2] [T] [thread 16892] [264.0] [cxt 0] Bytes parsed: 14
[12:28:10.875] [bmv2] [D] [thread 16892] [264.0] [cxt 0] Parser 'parser': end
[12:28:10.875] [bmv2] [D] [thread 16892] [264.0] [cxt 0] Pipeline 'ingress': start
[12:28:10.875] [bmv2] [T] [thread 16892] [264.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:10.875] [bmv2] [D] [thread 16892] [264.0] [cxt 0] Looking up key:

[12:28:10.875] [bmv2] [D] [thread 16892] [264.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:10.875] [bmv2] [D] [thread 16892] [264.0] [cxt 0] Action entry is resist171 - 
[12:28:10.875] [bmv2] [T] [thread 16892] [264.0] [cxt 0] Action resist171
[12:28:10.875] [bmv2] [T] [thread 16892] [264.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:10.875] [bmv2] [D] [thread 16893] [262.0] [cxt 0] Pipeline 'egress': start
[12:28:10.875] [bmv2] [T] [thread 16893] [262.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:10.875] [bmv2] [T] [thread 16892] [264.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:10.875] [bmv2] [T] [thread 16892] [264.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:10.875] [bmv2] [T] [thread 16892] [264.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:10.875] [bmv2] [T] [thread 16892] [264.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:10.875] [bmv2] [T] [thread 16892] [264.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:28:10.875] [bmv2] [D] [thread 16892] [264.0] [cxt 0] Pipeline 'ingress': end
[12:28:10.875] [bmv2] [D] [thread 16892] [264.0] [cxt 0] Egress port is 0
[12:28:10.875] [bmv2] [D] [thread 16892] [265.0] [cxt 0] Processing packet received on port 44
[12:28:10.875] [bmv2] [D] [thread 16892] [265.0] [cxt 0] Parser 'parser': start
[12:28:10.875] [bmv2] [D] [thread 16892] [265.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:10.875] [bmv2] [D] [thread 16892] [265.0] [cxt 0] Extracting header 'ethernet'
[12:28:10.875] [bmv2] [D] [thread 16892] [265.0] [cxt 0] Parser state 'start': key is 86dd
[12:28:10.875] [bmv2] [T] [thread 16892] [265.0] [cxt 0] Bytes parsed: 14
[12:28:10.875] [bmv2] [D] [thread 16892] [265.0] [cxt 0] Parser 'parser': end
[12:28:10.875] [bmv2] [D] [thread 16892] [265.0] [cxt 0] Pipeline 'ingress': start
[12:28:10.875] [bmv2] [T] [thread 16892] [265.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:10.875] [bmv2] [D] [thread 16892] [265.0] [cxt 0] Looking up key:

[12:28:10.876] [bmv2] [D] [thread 16892] [265.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:10.876] [bmv2] [D] [thread 16892] [265.0] [cxt 0] Action entry is resist171 - 
[12:28:10.876] [bmv2] [T] [thread 16892] [265.0] [cxt 0] Action resist171
[12:28:10.876] [bmv2] [T] [thread 16892] [265.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:10.876] [bmv2] [T] [thread 16892] [265.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:10.876] [bmv2] [T] [thread 16892] [265.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:10.876] [bmv2] [T] [thread 16892] [265.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:10.876] [bmv2] [T] [thread 16892] [265.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:10.876] [bmv2] [T] [thread 16892] [265.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:28:10.876] [bmv2] [D] [thread 16892] [265.0] [cxt 0] Pipeline 'ingress': end
[12:28:10.876] [bmv2] [D] [thread 16892] [265.0] [cxt 0] Egress port is 0
[12:28:10.875] [bmv2] [T] [thread 16893] [262.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:10.876] [bmv2] [D] [thread 16893] [262.0] [cxt 0] Pipeline 'egress': end
[12:28:10.876] [bmv2] [D] [thread 16893] [262.0] [cxt 0] Deparser 'deparser': start
[12:28:10.876] [bmv2] [T] [thread 16893] [262.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:28:10.876] [bmv2] [D] [thread 16893] [262.0] [cxt 0] Deparsing header 'ethernet'
[12:28:10.876] [bmv2] [D] [thread 16893] [262.0] [cxt 0] Deparser 'deparser': end
[12:28:10.876] [bmv2] [D] [thread 16893] [263.0] [cxt 0] Pipeline 'egress': start
[12:28:10.876] [bmv2] [T] [thread 16893] [263.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:10.876] [bmv2] [T] [thread 16893] [263.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:10.876] [bmv2] [D] [thread 16893] [263.0] [cxt 0] Pipeline 'egress': end
[12:28:10.876] [bmv2] [D] [thread 16893] [263.0] [cxt 0] Deparser 'deparser': start
[12:28:10.876] [bmv2] [T] [thread 16893] [263.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:28:10.876] [bmv2] [D] [thread 16893] [263.0] [cxt 0] Deparsing header 'ethernet'
[12:28:10.876] [bmv2] [D] [thread 16893] [263.0] [cxt 0] Deparser 'deparser': end
[12:28:10.876] [bmv2] [D] [thread 16893] [264.0] [cxt 0] Pipeline 'egress': start
[12:28:10.876] [bmv2] [T] [thread 16893] [264.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:10.876] [bmv2] [T] [thread 16893] [264.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:10.876] [bmv2] [D] [thread 16893] [264.0] [cxt 0] Pipeline 'egress': end
[12:28:10.876] [bmv2] [D] [thread 16893] [264.0] [cxt 0] Deparser 'deparser': start
[12:28:10.876] [bmv2] [T] [thread 16893] [264.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:28:10.876] [bmv2] [D] [thread 16893] [264.0] [cxt 0] Deparsing header 'ethernet'
[12:28:10.876] [bmv2] [D] [thread 16893] [264.0] [cxt 0] Deparser 'deparser': end
[12:28:10.876] [bmv2] [D] [thread 16893] [265.0] [cxt 0] Pipeline 'egress': start
[12:28:10.876] [bmv2] [T] [thread 16893] [265.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:10.876] [bmv2] [T] [thread 16893] [265.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:10.876] [bmv2] [D] [thread 16893] [265.0] [cxt 0] Pipeline 'egress': end
[12:28:10.876] [bmv2] [D] [thread 16893] [265.0] [cxt 0] Deparser 'deparser': start
[12:28:10.876] [bmv2] [T] [thread 16893] [265.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:28:10.876] [bmv2] [D] [thread 16893] [265.0] [cxt 0] Deparsing header 'ethernet'
[12:28:10.876] [bmv2] [D] [thread 16893] [265.0] [cxt 0] Deparser 'deparser': end
[12:28:10.876] [bmv2] [D] [thread 16897] [262.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:10.876] [bmv2] [D] [thread 16897] [263.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:10.876] [bmv2] [D] [thread 16897] [264.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:10.876] [bmv2] [D] [thread 16897] [265.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:13.616] [bmv2] [D] [thread 16892] [266.0] [cxt 0] Processing packet received on port 1
[12:28:13.616] [bmv2] [D] [thread 16892] [266.0] [cxt 0] Parser 'parser': start
[12:28:13.616] [bmv2] [D] [thread 16892] [266.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:13.616] [bmv2] [D] [thread 16892] [266.0] [cxt 0] Extracting header 'ethernet'
[12:28:13.616] [bmv2] [D] [thread 16892] [266.0] [cxt 0] Parser state 'start': key is 0600
[12:28:13.616] [bmv2] [T] [thread 16892] [266.0] [cxt 0] Bytes parsed: 14
[12:28:13.616] [bmv2] [D] [thread 16892] [266.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:28:13.616] [bmv2] [D] [thread 16892] [266.0] [cxt 0] Extracting header 'resist'
[12:28:13.616] [bmv2] [D] [thread 16892] [266.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:28:13.616] [bmv2] [T] [thread 16892] [266.0] [cxt 0] Bytes parsed: 30
[12:28:13.616] [bmv2] [D] [thread 16892] [266.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:28:13.616] [bmv2] [D] [thread 16892] [266.0] [cxt 0] Extracting header 'ipv4'
[12:28:13.616] [bmv2] [D] [thread 16892] [266.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:28:13.616] [bmv2] [T] [thread 16892] [266.0] [cxt 0] Bytes parsed: 50
[12:28:13.616] [bmv2] [D] [thread 16892] [266.0] [cxt 0] Parser 'parser': end
[12:28:13.616] [bmv2] [D] [thread 16892] [266.0] [cxt 0] Pipeline 'ingress': start
[12:28:13.616] [bmv2] [T] [thread 16892] [266.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:13.616] [bmv2] [D] [thread 16892] [266.0] [cxt 0] Looking up key:

[12:28:13.616] [bmv2] [D] [thread 16892] [266.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:13.616] [bmv2] [D] [thread 16892] [266.0] [cxt 0] Action entry is resist171 - 
[12:28:13.616] [bmv2] [T] [thread 16892] [266.0] [cxt 0] Action resist171
[12:28:13.616] [bmv2] [T] [thread 16892] [266.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:13.616] [bmv2] [T] [thread 16892] [266.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:13.616] [bmv2] [T] [thread 16892] [266.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:13.616] [bmv2] [T] [thread 16892] [266.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:13.616] [bmv2] [T] [thread 16892] [266.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:13.616] [bmv2] [T] [thread 16892] [266.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:28:13.616] [bmv2] [T] [thread 16892] [266.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:28:13.616] [bmv2] [T] [thread 16892] [266.0] [cxt 0] Applying table 'tbl_resist186'
[12:28:13.616] [bmv2] [D] [thread 16892] [266.0] [cxt 0] Looking up key:

[12:28:13.616] [bmv2] [D] [thread 16892] [266.0] [cxt 0] Table 'tbl_resist186': miss
[12:28:13.616] [bmv2] [D] [thread 16892] [266.0] [cxt 0] Action entry is resist186 - 
[12:28:13.616] [bmv2] [T] [thread 16892] [266.0] [cxt 0] Action resist186
[12:28:13.616] [bmv2] [T] [thread 16892] [266.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:28:13.616] [bmv2] [T] [thread 16892] [266.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:28:13.616] [bmv2] [D] [thread 16892] [266.0] [cxt 0] Looking up key:

[12:28:13.616] [bmv2] [D] [thread 16892] [266.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:28:13.616] [bmv2] [D] [thread 16892] [266.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:28:13.616] [bmv2] [T] [thread 16892] [266.0] [cxt 0] Action MyIngress.bounce_pkt
[12:28:13.616] [bmv2] [T] [thread 16892] [266.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:28:13.616] [bmv2] [T] [thread 16892] [266.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:28:13.616] [bmv2] [T] [thread 16892] [266.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:28:13.616] [bmv2] [T] [thread 16892] [266.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:28:13.616] [bmv2] [T] [thread 16892] [266.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:28:13.616] [bmv2] [T] [thread 16892] [266.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:28:13.616] [bmv2] [T] [thread 16892] [266.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:28:13.616] [bmv2] [D] [thread 16892] [266.0] [cxt 0] Pipeline 'ingress': end
[12:28:13.616] [bmv2] [D] [thread 16892] [266.0] [cxt 0] Egress port is 1
[12:28:13.616] [bmv2] [D] [thread 16894] [266.0] [cxt 0] Pipeline 'egress': start
[12:28:13.616] [bmv2] [T] [thread 16894] [266.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:13.616] [bmv2] [T] [thread 16894] [266.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:13.616] [bmv2] [D] [thread 16894] [266.0] [cxt 0] Pipeline 'egress': end
[12:28:13.616] [bmv2] [D] [thread 16894] [266.0] [cxt 0] Deparser 'deparser': start
[12:28:13.616] [bmv2] [D] [thread 16894] [266.0] [cxt 0] Updating checksum 'cksum'
[12:28:13.616] [bmv2] [D] [thread 16894] [266.0] [cxt 0] Deparsing header 'ethernet'
[12:28:13.616] [bmv2] [D] [thread 16894] [266.0] [cxt 0] Deparsing header 'resist'
[12:28:13.616] [bmv2] [D] [thread 16894] [266.0] [cxt 0] Deparsing header 'ipv4'
[12:28:13.616] [bmv2] [D] [thread 16894] [266.0] [cxt 0] Deparser 'deparser': end
[12:28:13.616] [bmv2] [D] [thread 16897] [266.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:28:18.651] [bmv2] [D] [thread 16892] [267.0] [cxt 0] Processing packet received on port 1
[12:28:18.652] [bmv2] [D] [thread 16892] [267.0] [cxt 0] Parser 'parser': start
[12:28:18.652] [bmv2] [D] [thread 16892] [267.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:18.652] [bmv2] [D] [thread 16892] [267.0] [cxt 0] Extracting header 'ethernet'
[12:28:18.652] [bmv2] [D] [thread 16892] [267.0] [cxt 0] Parser state 'start': key is 0600
[12:28:18.652] [bmv2] [T] [thread 16892] [267.0] [cxt 0] Bytes parsed: 14
[12:28:18.652] [bmv2] [D] [thread 16892] [267.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:28:18.652] [bmv2] [D] [thread 16892] [267.0] [cxt 0] Extracting header 'resist'
[12:28:18.652] [bmv2] [D] [thread 16892] [267.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:28:18.652] [bmv2] [T] [thread 16892] [267.0] [cxt 0] Bytes parsed: 30
[12:28:18.652] [bmv2] [D] [thread 16892] [267.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:28:18.652] [bmv2] [D] [thread 16892] [267.0] [cxt 0] Extracting header 'ipv4'
[12:28:18.652] [bmv2] [D] [thread 16892] [267.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:28:18.652] [bmv2] [T] [thread 16892] [267.0] [cxt 0] Bytes parsed: 50
[12:28:18.652] [bmv2] [D] [thread 16892] [267.0] [cxt 0] Parser 'parser': end
[12:28:18.652] [bmv2] [D] [thread 16892] [267.0] [cxt 0] Pipeline 'ingress': start
[12:28:18.652] [bmv2] [T] [thread 16892] [267.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:18.652] [bmv2] [D] [thread 16892] [267.0] [cxt 0] Looking up key:

[12:28:18.652] [bmv2] [D] [thread 16892] [267.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:18.652] [bmv2] [D] [thread 16892] [267.0] [cxt 0] Action entry is resist171 - 
[12:28:18.652] [bmv2] [T] [thread 16892] [267.0] [cxt 0] Action resist171
[12:28:18.652] [bmv2] [T] [thread 16892] [267.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:18.652] [bmv2] [T] [thread 16892] [267.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:18.652] [bmv2] [T] [thread 16892] [267.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:18.652] [bmv2] [T] [thread 16892] [267.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:18.652] [bmv2] [T] [thread 16892] [267.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:18.652] [bmv2] [T] [thread 16892] [267.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:28:18.652] [bmv2] [T] [thread 16892] [267.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:28:18.652] [bmv2] [T] [thread 16892] [267.0] [cxt 0] Applying table 'tbl_resist186'
[12:28:18.652] [bmv2] [D] [thread 16892] [267.0] [cxt 0] Looking up key:

[12:28:18.652] [bmv2] [D] [thread 16892] [267.0] [cxt 0] Table 'tbl_resist186': miss
[12:28:18.652] [bmv2] [D] [thread 16892] [267.0] [cxt 0] Action entry is resist186 - 
[12:28:18.652] [bmv2] [T] [thread 16892] [267.0] [cxt 0] Action resist186
[12:28:18.652] [bmv2] [T] [thread 16892] [267.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:28:18.652] [bmv2] [T] [thread 16892] [267.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:28:18.652] [bmv2] [D] [thread 16892] [267.0] [cxt 0] Looking up key:

[12:28:18.652] [bmv2] [D] [thread 16892] [267.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:28:18.652] [bmv2] [D] [thread 16892] [267.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:28:18.652] [bmv2] [T] [thread 16892] [267.0] [cxt 0] Action MyIngress.bounce_pkt
[12:28:18.652] [bmv2] [T] [thread 16892] [267.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:28:18.652] [bmv2] [T] [thread 16892] [267.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:28:18.652] [bmv2] [T] [thread 16892] [267.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:28:18.652] [bmv2] [T] [thread 16892] [267.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:28:18.652] [bmv2] [T] [thread 16892] [267.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:28:18.652] [bmv2] [T] [thread 16892] [267.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:28:18.652] [bmv2] [T] [thread 16892] [267.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:28:18.652] [bmv2] [D] [thread 16892] [267.0] [cxt 0] Pipeline 'ingress': end
[12:28:18.652] [bmv2] [D] [thread 16892] [267.0] [cxt 0] Egress port is 1
[12:28:18.652] [bmv2] [D] [thread 16894] [267.0] [cxt 0] Pipeline 'egress': start
[12:28:18.652] [bmv2] [T] [thread 16894] [267.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:18.652] [bmv2] [T] [thread 16894] [267.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:18.652] [bmv2] [D] [thread 16894] [267.0] [cxt 0] Pipeline 'egress': end
[12:28:18.652] [bmv2] [D] [thread 16894] [267.0] [cxt 0] Deparser 'deparser': start
[12:28:18.652] [bmv2] [D] [thread 16894] [267.0] [cxt 0] Updating checksum 'cksum'
[12:28:18.652] [bmv2] [D] [thread 16894] [267.0] [cxt 0] Deparsing header 'ethernet'
[12:28:18.652] [bmv2] [D] [thread 16894] [267.0] [cxt 0] Deparsing header 'resist'
[12:28:18.652] [bmv2] [D] [thread 16894] [267.0] [cxt 0] Deparsing header 'ipv4'
[12:28:18.652] [bmv2] [D] [thread 16894] [267.0] [cxt 0] Deparser 'deparser': end
[12:28:18.652] [bmv2] [D] [thread 16897] [267.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:28:23.693] [bmv2] [D] [thread 16892] [268.0] [cxt 0] Processing packet received on port 1
[12:28:23.693] [bmv2] [D] [thread 16892] [268.0] [cxt 0] Parser 'parser': start
[12:28:23.693] [bmv2] [D] [thread 16892] [268.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:23.693] [bmv2] [D] [thread 16892] [268.0] [cxt 0] Extracting header 'ethernet'
[12:28:23.693] [bmv2] [D] [thread 16892] [268.0] [cxt 0] Parser state 'start': key is 0600
[12:28:23.693] [bmv2] [T] [thread 16892] [268.0] [cxt 0] Bytes parsed: 14
[12:28:23.693] [bmv2] [D] [thread 16892] [268.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:28:23.693] [bmv2] [D] [thread 16892] [268.0] [cxt 0] Extracting header 'resist'
[12:28:23.693] [bmv2] [D] [thread 16892] [268.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:28:23.693] [bmv2] [T] [thread 16892] [268.0] [cxt 0] Bytes parsed: 30
[12:28:23.693] [bmv2] [D] [thread 16892] [268.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:28:23.693] [bmv2] [D] [thread 16892] [268.0] [cxt 0] Extracting header 'ipv4'
[12:28:23.693] [bmv2] [D] [thread 16892] [268.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:28:23.693] [bmv2] [T] [thread 16892] [268.0] [cxt 0] Bytes parsed: 50
[12:28:23.693] [bmv2] [D] [thread 16892] [268.0] [cxt 0] Parser 'parser': end
[12:28:23.693] [bmv2] [D] [thread 16892] [268.0] [cxt 0] Pipeline 'ingress': start
[12:28:23.693] [bmv2] [T] [thread 16892] [268.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:23.693] [bmv2] [D] [thread 16892] [268.0] [cxt 0] Looking up key:

[12:28:23.693] [bmv2] [D] [thread 16892] [268.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:23.693] [bmv2] [D] [thread 16892] [268.0] [cxt 0] Action entry is resist171 - 
[12:28:23.693] [bmv2] [T] [thread 16892] [268.0] [cxt 0] Action resist171
[12:28:23.693] [bmv2] [T] [thread 16892] [268.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:23.693] [bmv2] [T] [thread 16892] [268.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:23.693] [bmv2] [T] [thread 16892] [268.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:23.693] [bmv2] [T] [thread 16892] [268.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:23.693] [bmv2] [T] [thread 16892] [268.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:23.693] [bmv2] [T] [thread 16892] [268.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:28:23.693] [bmv2] [T] [thread 16892] [268.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:28:23.693] [bmv2] [T] [thread 16892] [268.0] [cxt 0] Applying table 'tbl_resist186'
[12:28:23.693] [bmv2] [D] [thread 16892] [268.0] [cxt 0] Looking up key:

[12:28:23.693] [bmv2] [D] [thread 16892] [268.0] [cxt 0] Table 'tbl_resist186': miss
[12:28:23.693] [bmv2] [D] [thread 16892] [268.0] [cxt 0] Action entry is resist186 - 
[12:28:23.693] [bmv2] [T] [thread 16892] [268.0] [cxt 0] Action resist186
[12:28:23.693] [bmv2] [T] [thread 16892] [268.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:28:23.693] [bmv2] [T] [thread 16892] [268.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:28:23.693] [bmv2] [D] [thread 16892] [268.0] [cxt 0] Looking up key:

[12:28:23.693] [bmv2] [D] [thread 16892] [268.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:28:23.693] [bmv2] [D] [thread 16892] [268.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:28:23.693] [bmv2] [T] [thread 16892] [268.0] [cxt 0] Action MyIngress.bounce_pkt
[12:28:23.693] [bmv2] [T] [thread 16892] [268.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:28:23.693] [bmv2] [T] [thread 16892] [268.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:28:23.693] [bmv2] [T] [thread 16892] [268.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:28:23.693] [bmv2] [T] [thread 16892] [268.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:28:23.693] [bmv2] [T] [thread 16892] [268.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:28:23.693] [bmv2] [T] [thread 16892] [268.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:28:23.693] [bmv2] [T] [thread 16892] [268.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:28:23.693] [bmv2] [D] [thread 16892] [268.0] [cxt 0] Pipeline 'ingress': end
[12:28:23.693] [bmv2] [D] [thread 16892] [268.0] [cxt 0] Egress port is 1
[12:28:23.693] [bmv2] [D] [thread 16894] [268.0] [cxt 0] Pipeline 'egress': start
[12:28:23.693] [bmv2] [T] [thread 16894] [268.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:23.693] [bmv2] [T] [thread 16894] [268.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:23.693] [bmv2] [D] [thread 16894] [268.0] [cxt 0] Pipeline 'egress': end
[12:28:23.693] [bmv2] [D] [thread 16894] [268.0] [cxt 0] Deparser 'deparser': start
[12:28:23.693] [bmv2] [D] [thread 16894] [268.0] [cxt 0] Updating checksum 'cksum'
[12:28:23.693] [bmv2] [D] [thread 16894] [268.0] [cxt 0] Deparsing header 'ethernet'
[12:28:23.693] [bmv2] [D] [thread 16894] [268.0] [cxt 0] Deparsing header 'resist'
[12:28:23.693] [bmv2] [D] [thread 16894] [268.0] [cxt 0] Deparsing header 'ipv4'
[12:28:23.693] [bmv2] [D] [thread 16894] [268.0] [cxt 0] Deparser 'deparser': end
[12:28:23.693] [bmv2] [D] [thread 16897] [268.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:28:27.252] [bmv2] [D] [thread 16892] [269.0] [cxt 0] Processing packet received on port 10
[12:28:27.252] [bmv2] [D] [thread 16892] [269.0] [cxt 0] Parser 'parser': start
[12:28:27.253] [bmv2] [D] [thread 16892] [269.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:27.253] [bmv2] [D] [thread 16892] [269.0] [cxt 0] Extracting header 'ethernet'
[12:28:27.253] [bmv2] [D] [thread 16892] [269.0] [cxt 0] Parser state 'start': key is 86dd
[12:28:27.253] [bmv2] [T] [thread 16892] [269.0] [cxt 0] Bytes parsed: 14
[12:28:27.253] [bmv2] [D] [thread 16892] [269.0] [cxt 0] Parser 'parser': end
[12:28:27.253] [bmv2] [D] [thread 16892] [269.0] [cxt 0] Pipeline 'ingress': start
[12:28:27.253] [bmv2] [T] [thread 16892] [269.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:27.253] [bmv2] [D] [thread 16892] [269.0] [cxt 0] Looking up key:

[12:28:27.253] [bmv2] [D] [thread 16892] [269.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:27.253] [bmv2] [D] [thread 16892] [269.0] [cxt 0] Action entry is resist171 - 
[12:28:27.253] [bmv2] [T] [thread 16892] [269.0] [cxt 0] Action resist171
[12:28:27.253] [bmv2] [T] [thread 16892] [269.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:27.253] [bmv2] [T] [thread 16892] [269.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:27.253] [bmv2] [T] [thread 16892] [269.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:27.253] [bmv2] [T] [thread 16892] [269.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:27.253] [bmv2] [T] [thread 16892] [269.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:27.253] [bmv2] [T] [thread 16892] [269.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:28:27.253] [bmv2] [D] [thread 16892] [269.0] [cxt 0] Pipeline 'ingress': end
[12:28:27.253] [bmv2] [D] [thread 16892] [269.0] [cxt 0] Egress port is 0
[12:28:27.253] [bmv2] [D] [thread 16892] [270.0] [cxt 0] Processing packet received on port 17
[12:28:27.253] [bmv2] [D] [thread 16892] [270.0] [cxt 0] Parser 'parser': start
[12:28:27.253] [bmv2] [D] [thread 16892] [270.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:27.253] [bmv2] [D] [thread 16892] [270.0] [cxt 0] Extracting header 'ethernet'
[12:28:27.253] [bmv2] [D] [thread 16892] [270.0] [cxt 0] Parser state 'start': key is 86dd
[12:28:27.253] [bmv2] [T] [thread 16892] [270.0] [cxt 0] Bytes parsed: 14
[12:28:27.253] [bmv2] [D] [thread 16892] [270.0] [cxt 0] Parser 'parser': end
[12:28:27.253] [bmv2] [D] [thread 16892] [270.0] [cxt 0] Pipeline 'ingress': start
[12:28:27.253] [bmv2] [T] [thread 16892] [270.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:27.253] [bmv2] [D] [thread 16892] [270.0] [cxt 0] Looking up key:

[12:28:27.253] [bmv2] [D] [thread 16892] [270.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:27.253] [bmv2] [D] [thread 16892] [270.0] [cxt 0] Action entry is resist171 - 
[12:28:27.253] [bmv2] [T] [thread 16892] [270.0] [cxt 0] Action resist171
[12:28:27.253] [bmv2] [T] [thread 16892] [270.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:27.253] [bmv2] [T] [thread 16892] [270.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:27.253] [bmv2] [T] [thread 16892] [270.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:27.253] [bmv2] [T] [thread 16892] [270.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:27.253] [bmv2] [T] [thread 16892] [270.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:27.253] [bmv2] [T] [thread 16892] [270.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:28:27.253] [bmv2] [D] [thread 16892] [270.0] [cxt 0] Pipeline 'ingress': end
[12:28:27.253] [bmv2] [D] [thread 16892] [270.0] [cxt 0] Egress port is 0
[12:28:27.253] [bmv2] [D] [thread 16892] [271.0] [cxt 0] Processing packet received on port 22
[12:28:27.253] [bmv2] [D] [thread 16892] [271.0] [cxt 0] Parser 'parser': start
[12:28:27.253] [bmv2] [D] [thread 16892] [271.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:27.253] [bmv2] [D] [thread 16892] [271.0] [cxt 0] Extracting header 'ethernet'
[12:28:27.253] [bmv2] [D] [thread 16892] [271.0] [cxt 0] Parser state 'start': key is 86dd
[12:28:27.253] [bmv2] [T] [thread 16892] [271.0] [cxt 0] Bytes parsed: 14
[12:28:27.253] [bmv2] [D] [thread 16892] [271.0] [cxt 0] Parser 'parser': end
[12:28:27.253] [bmv2] [D] [thread 16892] [271.0] [cxt 0] Pipeline 'ingress': start
[12:28:27.253] [bmv2] [T] [thread 16892] [271.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:27.253] [bmv2] [D] [thread 16892] [271.0] [cxt 0] Looking up key:

[12:28:27.253] [bmv2] [D] [thread 16892] [271.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:27.253] [bmv2] [D] [thread 16892] [271.0] [cxt 0] Action entry is resist171 - 
[12:28:27.253] [bmv2] [T] [thread 16892] [271.0] [cxt 0] Action resist171
[12:28:27.253] [bmv2] [T] [thread 16892] [271.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:27.253] [bmv2] [T] [thread 16892] [271.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:27.253] [bmv2] [T] [thread 16892] [271.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:27.253] [bmv2] [T] [thread 16892] [271.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:27.253] [bmv2] [T] [thread 16892] [271.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:27.253] [bmv2] [T] [thread 16892] [271.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:28:27.253] [bmv2] [D] [thread 16892] [271.0] [cxt 0] Pipeline 'ingress': end
[12:28:27.253] [bmv2] [D] [thread 16892] [271.0] [cxt 0] Egress port is 0
[12:28:27.253] [bmv2] [D] [thread 16892] [272.0] [cxt 0] Processing packet received on port 26
[12:28:27.253] [bmv2] [D] [thread 16892] [272.0] [cxt 0] Parser 'parser': start
[12:28:27.253] [bmv2] [D] [thread 16892] [272.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:27.253] [bmv2] [D] [thread 16892] [272.0] [cxt 0] Extracting header 'ethernet'
[12:28:27.253] [bmv2] [D] [thread 16892] [272.0] [cxt 0] Parser state 'start': key is 86dd
[12:28:27.253] [bmv2] [T] [thread 16892] [272.0] [cxt 0] Bytes parsed: 14
[12:28:27.253] [bmv2] [D] [thread 16892] [272.0] [cxt 0] Parser 'parser': end
[12:28:27.253] [bmv2] [D] [thread 16892] [272.0] [cxt 0] Pipeline 'ingress': start
[12:28:27.253] [bmv2] [T] [thread 16892] [272.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:27.253] [bmv2] [D] [thread 16892] [272.0] [cxt 0] Looking up key:

[12:28:27.253] [bmv2] [D] [thread 16892] [272.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:27.253] [bmv2] [D] [thread 16892] [272.0] [cxt 0] Action entry is resist171 - 
[12:28:27.253] [bmv2] [T] [thread 16892] [272.0] [cxt 0] Action resist171
[12:28:27.253] [bmv2] [T] [thread 16892] [272.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:27.253] [bmv2] [T] [thread 16892] [272.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:27.253] [bmv2] [T] [thread 16892] [272.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:27.253] [bmv2] [T] [thread 16892] [272.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:27.253] [bmv2] [T] [thread 16892] [272.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:27.253] [bmv2] [T] [thread 16892] [272.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:28:27.253] [bmv2] [D] [thread 16892] [272.0] [cxt 0] Pipeline 'ingress': end
[12:28:27.253] [bmv2] [D] [thread 16892] [272.0] [cxt 0] Egress port is 0
[12:28:27.253] [bmv2] [D] [thread 16892] [273.0] [cxt 0] Processing packet received on port 32
[12:28:27.253] [bmv2] [D] [thread 16892] [273.0] [cxt 0] Parser 'parser': start
[12:28:27.253] [bmv2] [D] [thread 16892] [273.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:27.253] [bmv2] [D] [thread 16892] [273.0] [cxt 0] Extracting header 'ethernet'
[12:28:27.253] [bmv2] [D] [thread 16892] [273.0] [cxt 0] Parser state 'start': key is 86dd
[12:28:27.253] [bmv2] [T] [thread 16892] [273.0] [cxt 0] Bytes parsed: 14
[12:28:27.253] [bmv2] [D] [thread 16892] [273.0] [cxt 0] Parser 'parser': end
[12:28:27.253] [bmv2] [D] [thread 16892] [273.0] [cxt 0] Pipeline 'ingress': start
[12:28:27.253] [bmv2] [T] [thread 16892] [273.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:27.253] [bmv2] [D] [thread 16892] [273.0] [cxt 0] Looking up key:

[12:28:27.253] [bmv2] [D] [thread 16892] [273.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:27.253] [bmv2] [D] [thread 16892] [273.0] [cxt 0] Action entry is resist171 - 
[12:28:27.253] [bmv2] [T] [thread 16892] [273.0] [cxt 0] Action resist171
[12:28:27.253] [bmv2] [T] [thread 16892] [273.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:27.253] [bmv2] [T] [thread 16892] [273.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:27.253] [bmv2] [T] [thread 16892] [273.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:27.253] [bmv2] [T] [thread 16892] [273.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:27.253] [bmv2] [T] [thread 16892] [273.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:27.253] [bmv2] [T] [thread 16892] [273.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:28:27.253] [bmv2] [D] [thread 16892] [273.0] [cxt 0] Pipeline 'ingress': end
[12:28:27.253] [bmv2] [D] [thread 16892] [273.0] [cxt 0] Egress port is 0
[12:28:27.253] [bmv2] [D] [thread 16892] [274.0] [cxt 0] Processing packet received on port 45
[12:28:27.253] [bmv2] [D] [thread 16892] [274.0] [cxt 0] Parser 'parser': start
[12:28:27.253] [bmv2] [D] [thread 16892] [274.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:27.253] [bmv2] [D] [thread 16892] [274.0] [cxt 0] Extracting header 'ethernet'
[12:28:27.253] [bmv2] [D] [thread 16892] [274.0] [cxt 0] Parser state 'start': key is 86dd
[12:28:27.253] [bmv2] [T] [thread 16892] [274.0] [cxt 0] Bytes parsed: 14
[12:28:27.253] [bmv2] [D] [thread 16892] [274.0] [cxt 0] Parser 'parser': end
[12:28:27.253] [bmv2] [D] [thread 16892] [274.0] [cxt 0] Pipeline 'ingress': start
[12:28:27.253] [bmv2] [T] [thread 16892] [274.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:27.253] [bmv2] [D] [thread 16892] [274.0] [cxt 0] Looking up key:

[12:28:27.253] [bmv2] [D] [thread 16892] [274.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:27.253] [bmv2] [D] [thread 16892] [274.0] [cxt 0] Action entry is resist171 - 
[12:28:27.253] [bmv2] [T] [thread 16892] [274.0] [cxt 0] Action resist171
[12:28:27.253] [bmv2] [T] [thread 16892] [274.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:27.253] [bmv2] [T] [thread 16892] [274.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:27.253] [bmv2] [T] [thread 16892] [274.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:27.253] [bmv2] [T] [thread 16892] [274.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:27.253] [bmv2] [T] [thread 16892] [274.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:27.253] [bmv2] [T] [thread 16892] [274.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:28:27.253] [bmv2] [D] [thread 16892] [274.0] [cxt 0] Pipeline 'ingress': end
[12:28:27.253] [bmv2] [D] [thread 16892] [274.0] [cxt 0] Egress port is 0
[12:28:27.253] [bmv2] [D] [thread 16892] [275.0] [cxt 0] Processing packet received on port 48
[12:28:27.253] [bmv2] [D] [thread 16892] [275.0] [cxt 0] Parser 'parser': start
[12:28:27.253] [bmv2] [D] [thread 16892] [275.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:27.253] [bmv2] [D] [thread 16892] [275.0] [cxt 0] Extracting header 'ethernet'
[12:28:27.254] [bmv2] [D] [thread 16892] [275.0] [cxt 0] Parser state 'start': key is 86dd
[12:28:27.254] [bmv2] [T] [thread 16892] [275.0] [cxt 0] Bytes parsed: 14
[12:28:27.254] [bmv2] [D] [thread 16892] [275.0] [cxt 0] Parser 'parser': end
[12:28:27.254] [bmv2] [D] [thread 16892] [275.0] [cxt 0] Pipeline 'ingress': start
[12:28:27.254] [bmv2] [T] [thread 16892] [275.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:27.254] [bmv2] [D] [thread 16892] [275.0] [cxt 0] Looking up key:

[12:28:27.254] [bmv2] [D] [thread 16892] [275.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:27.254] [bmv2] [D] [thread 16892] [275.0] [cxt 0] Action entry is resist171 - 
[12:28:27.254] [bmv2] [T] [thread 16892] [275.0] [cxt 0] Action resist171
[12:28:27.254] [bmv2] [T] [thread 16892] [275.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:27.254] [bmv2] [T] [thread 16892] [275.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:27.254] [bmv2] [T] [thread 16892] [275.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:27.254] [bmv2] [T] [thread 16892] [275.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:27.254] [bmv2] [T] [thread 16892] [275.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:27.254] [bmv2] [T] [thread 16892] [275.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:28:27.254] [bmv2] [D] [thread 16892] [275.0] [cxt 0] Pipeline 'ingress': end
[12:28:27.254] [bmv2] [D] [thread 16892] [275.0] [cxt 0] Egress port is 0
[12:28:27.254] [bmv2] [D] [thread 16892] [276.0] [cxt 0] Processing packet received on port 49
[12:28:27.254] [bmv2] [D] [thread 16892] [276.0] [cxt 0] Parser 'parser': start
[12:28:27.254] [bmv2] [D] [thread 16892] [276.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:27.254] [bmv2] [D] [thread 16892] [276.0] [cxt 0] Extracting header 'ethernet'
[12:28:27.254] [bmv2] [D] [thread 16892] [276.0] [cxt 0] Parser state 'start': key is 86dd
[12:28:27.254] [bmv2] [T] [thread 16892] [276.0] [cxt 0] Bytes parsed: 14
[12:28:27.254] [bmv2] [D] [thread 16892] [276.0] [cxt 0] Parser 'parser': end
[12:28:27.254] [bmv2] [D] [thread 16892] [276.0] [cxt 0] Pipeline 'ingress': start
[12:28:27.254] [bmv2] [T] [thread 16892] [276.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:27.254] [bmv2] [D] [thread 16892] [276.0] [cxt 0] Looking up key:

[12:28:27.254] [bmv2] [D] [thread 16892] [276.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:27.254] [bmv2] [D] [thread 16892] [276.0] [cxt 0] Action entry is resist171 - 
[12:28:27.254] [bmv2] [T] [thread 16892] [276.0] [cxt 0] Action resist171
[12:28:27.254] [bmv2] [T] [thread 16892] [276.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:27.254] [bmv2] [T] [thread 16892] [276.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:27.254] [bmv2] [T] [thread 16892] [276.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:27.254] [bmv2] [T] [thread 16892] [276.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:27.254] [bmv2] [T] [thread 16892] [276.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:27.254] [bmv2] [T] [thread 16892] [276.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:28:27.254] [bmv2] [D] [thread 16892] [276.0] [cxt 0] Pipeline 'ingress': end
[12:28:27.254] [bmv2] [D] [thread 16892] [276.0] [cxt 0] Egress port is 0
[12:28:27.253] [bmv2] [D] [thread 16893] [269.0] [cxt 0] Pipeline 'egress': start
[12:28:27.255] [bmv2] [T] [thread 16893] [269.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:27.255] [bmv2] [T] [thread 16893] [269.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:27.255] [bmv2] [D] [thread 16893] [269.0] [cxt 0] Pipeline 'egress': end
[12:28:27.255] [bmv2] [D] [thread 16893] [269.0] [cxt 0] Deparser 'deparser': start
[12:28:27.255] [bmv2] [T] [thread 16893] [269.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:28:27.255] [bmv2] [D] [thread 16893] [269.0] [cxt 0] Deparsing header 'ethernet'
[12:28:27.255] [bmv2] [D] [thread 16893] [269.0] [cxt 0] Deparser 'deparser': end
[12:28:27.255] [bmv2] [D] [thread 16893] [270.0] [cxt 0] Pipeline 'egress': start
[12:28:27.255] [bmv2] [T] [thread 16893] [270.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:27.255] [bmv2] [T] [thread 16893] [270.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:27.255] [bmv2] [D] [thread 16893] [270.0] [cxt 0] Pipeline 'egress': end
[12:28:27.255] [bmv2] [D] [thread 16893] [270.0] [cxt 0] Deparser 'deparser': start
[12:28:27.255] [bmv2] [T] [thread 16893] [270.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:28:27.255] [bmv2] [D] [thread 16893] [270.0] [cxt 0] Deparsing header 'ethernet'
[12:28:27.255] [bmv2] [D] [thread 16893] [270.0] [cxt 0] Deparser 'deparser': end
[12:28:27.255] [bmv2] [D] [thread 16893] [271.0] [cxt 0] Pipeline 'egress': start
[12:28:27.255] [bmv2] [T] [thread 16893] [271.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:27.255] [bmv2] [T] [thread 16893] [271.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:27.255] [bmv2] [D] [thread 16893] [271.0] [cxt 0] Pipeline 'egress': end
[12:28:27.255] [bmv2] [D] [thread 16893] [271.0] [cxt 0] Deparser 'deparser': start
[12:28:27.255] [bmv2] [T] [thread 16893] [271.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:28:27.255] [bmv2] [D] [thread 16893] [271.0] [cxt 0] Deparsing header 'ethernet'
[12:28:27.255] [bmv2] [D] [thread 16893] [271.0] [cxt 0] Deparser 'deparser': end
[12:28:27.255] [bmv2] [D] [thread 16893] [272.0] [cxt 0] Pipeline 'egress': start
[12:28:27.255] [bmv2] [T] [thread 16893] [272.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:27.255] [bmv2] [T] [thread 16893] [272.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:27.255] [bmv2] [D] [thread 16893] [272.0] [cxt 0] Pipeline 'egress': end
[12:28:27.255] [bmv2] [D] [thread 16893] [272.0] [cxt 0] Deparser 'deparser': start
[12:28:27.255] [bmv2] [T] [thread 16893] [272.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:28:27.255] [bmv2] [D] [thread 16893] [272.0] [cxt 0] Deparsing header 'ethernet'
[12:28:27.255] [bmv2] [D] [thread 16893] [272.0] [cxt 0] Deparser 'deparser': end
[12:28:27.255] [bmv2] [D] [thread 16893] [273.0] [cxt 0] Pipeline 'egress': start
[12:28:27.255] [bmv2] [T] [thread 16893] [273.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:27.255] [bmv2] [T] [thread 16893] [273.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:27.255] [bmv2] [D] [thread 16893] [273.0] [cxt 0] Pipeline 'egress': end
[12:28:27.255] [bmv2] [D] [thread 16893] [273.0] [cxt 0] Deparser 'deparser': start
[12:28:27.255] [bmv2] [T] [thread 16893] [273.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:28:27.255] [bmv2] [D] [thread 16893] [273.0] [cxt 0] Deparsing header 'ethernet'
[12:28:27.255] [bmv2] [D] [thread 16893] [273.0] [cxt 0] Deparser 'deparser': end
[12:28:27.255] [bmv2] [D] [thread 16893] [274.0] [cxt 0] Pipeline 'egress': start
[12:28:27.255] [bmv2] [T] [thread 16893] [274.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:27.255] [bmv2] [D] [thread 16897] [269.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:27.255] [bmv2] [D] [thread 16897] [270.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:27.255] [bmv2] [D] [thread 16897] [271.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:27.255] [bmv2] [D] [thread 16897] [272.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:27.255] [bmv2] [D] [thread 16897] [273.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:27.255] [bmv2] [D] [thread 16892] [277.0] [cxt 0] Processing packet received on port 3
[12:28:27.255] [bmv2] [D] [thread 16892] [277.0] [cxt 0] Parser 'parser': start
[12:28:27.255] [bmv2] [D] [thread 16892] [277.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:27.255] [bmv2] [D] [thread 16892] [277.0] [cxt 0] Extracting header 'ethernet'
[12:28:27.255] [bmv2] [D] [thread 16892] [277.0] [cxt 0] Parser state 'start': key is 86dd
[12:28:27.255] [bmv2] [T] [thread 16892] [277.0] [cxt 0] Bytes parsed: 14
[12:28:27.255] [bmv2] [D] [thread 16892] [277.0] [cxt 0] Parser 'parser': end
[12:28:27.255] [bmv2] [D] [thread 16892] [277.0] [cxt 0] Pipeline 'ingress': start
[12:28:27.255] [bmv2] [T] [thread 16892] [277.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:27.255] [bmv2] [D] [thread 16892] [277.0] [cxt 0] Looking up key:

[12:28:27.255] [bmv2] [D] [thread 16892] [277.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:27.255] [bmv2] [D] [thread 16892] [277.0] [cxt 0] Action entry is resist171 - 
[12:28:27.255] [bmv2] [T] [thread 16892] [277.0] [cxt 0] Action resist171
[12:28:27.255] [bmv2] [T] [thread 16892] [277.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:27.255] [bmv2] [T] [thread 16892] [277.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:27.255] [bmv2] [T] [thread 16893] [274.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:27.256] [bmv2] [D] [thread 16893] [274.0] [cxt 0] Pipeline 'egress': end
[12:28:27.256] [bmv2] [D] [thread 16893] [274.0] [cxt 0] Deparser 'deparser': start
[12:28:27.256] [bmv2] [T] [thread 16893] [274.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:28:27.256] [bmv2] [D] [thread 16893] [274.0] [cxt 0] Deparsing header 'ethernet'
[12:28:27.256] [bmv2] [D] [thread 16893] [274.0] [cxt 0] Deparser 'deparser': end
[12:28:27.256] [bmv2] [D] [thread 16893] [275.0] [cxt 0] Pipeline 'egress': start
[12:28:27.256] [bmv2] [T] [thread 16893] [275.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:27.256] [bmv2] [T] [thread 16893] [275.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:27.256] [bmv2] [D] [thread 16893] [275.0] [cxt 0] Pipeline 'egress': end
[12:28:27.256] [bmv2] [D] [thread 16893] [275.0] [cxt 0] Deparser 'deparser': start
[12:28:27.256] [bmv2] [T] [thread 16893] [275.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:28:27.256] [bmv2] [D] [thread 16893] [275.0] [cxt 0] Deparsing header 'ethernet'
[12:28:27.256] [bmv2] [D] [thread 16893] [275.0] [cxt 0] Deparser 'deparser': end
[12:28:27.256] [bmv2] [D] [thread 16893] [276.0] [cxt 0] Pipeline 'egress': start
[12:28:27.256] [bmv2] [T] [thread 16893] [276.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:27.256] [bmv2] [T] [thread 16893] [276.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:27.256] [bmv2] [D] [thread 16893] [276.0] [cxt 0] Pipeline 'egress': end
[12:28:27.256] [bmv2] [D] [thread 16893] [276.0] [cxt 0] Deparser 'deparser': start
[12:28:27.256] [bmv2] [T] [thread 16893] [276.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:28:27.256] [bmv2] [D] [thread 16893] [276.0] [cxt 0] Deparsing header 'ethernet'
[12:28:27.256] [bmv2] [D] [thread 16893] [276.0] [cxt 0] Deparser 'deparser': end
[12:28:27.256] [bmv2] [D] [thread 16897] [274.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:27.256] [bmv2] [D] [thread 16897] [275.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:27.256] [bmv2] [D] [thread 16897] [276.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:27.255] [bmv2] [T] [thread 16892] [277.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:27.256] [bmv2] [T] [thread 16892] [277.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:27.256] [bmv2] [T] [thread 16892] [277.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:27.256] [bmv2] [T] [thread 16892] [277.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:28:27.256] [bmv2] [D] [thread 16892] [277.0] [cxt 0] Pipeline 'ingress': end
[12:28:27.256] [bmv2] [D] [thread 16892] [277.0] [cxt 0] Egress port is 0
[12:28:27.256] [bmv2] [D] [thread 16893] [277.0] [cxt 0] Pipeline 'egress': start
[12:28:27.256] [bmv2] [T] [thread 16893] [277.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:27.256] [bmv2] [T] [thread 16893] [277.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:27.256] [bmv2] [D] [thread 16893] [277.0] [cxt 0] Pipeline 'egress': end
[12:28:27.256] [bmv2] [D] [thread 16893] [277.0] [cxt 0] Deparser 'deparser': start
[12:28:27.256] [bmv2] [T] [thread 16893] [277.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:28:27.256] [bmv2] [D] [thread 16893] [277.0] [cxt 0] Deparsing header 'ethernet'
[12:28:27.256] [bmv2] [D] [thread 16893] [277.0] [cxt 0] Deparser 'deparser': end
[12:28:27.256] [bmv2] [D] [thread 16897] [277.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:28.750] [bmv2] [D] [thread 16892] [278.0] [cxt 0] Processing packet received on port 1
[12:28:28.750] [bmv2] [D] [thread 16892] [278.0] [cxt 0] Parser 'parser': start
[12:28:28.750] [bmv2] [D] [thread 16892] [278.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:28.750] [bmv2] [D] [thread 16892] [278.0] [cxt 0] Extracting header 'ethernet'
[12:28:28.751] [bmv2] [D] [thread 16892] [278.0] [cxt 0] Parser state 'start': key is 0600
[12:28:28.751] [bmv2] [T] [thread 16892] [278.0] [cxt 0] Bytes parsed: 14
[12:28:28.751] [bmv2] [D] [thread 16892] [278.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:28:28.751] [bmv2] [D] [thread 16892] [278.0] [cxt 0] Extracting header 'resist'
[12:28:28.751] [bmv2] [D] [thread 16892] [278.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:28:28.751] [bmv2] [T] [thread 16892] [278.0] [cxt 0] Bytes parsed: 30
[12:28:28.751] [bmv2] [D] [thread 16892] [278.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:28:28.751] [bmv2] [D] [thread 16892] [278.0] [cxt 0] Extracting header 'ipv4'
[12:28:28.751] [bmv2] [D] [thread 16892] [278.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:28:28.751] [bmv2] [T] [thread 16892] [278.0] [cxt 0] Bytes parsed: 50
[12:28:28.751] [bmv2] [D] [thread 16892] [278.0] [cxt 0] Parser 'parser': end
[12:28:28.751] [bmv2] [D] [thread 16892] [278.0] [cxt 0] Pipeline 'ingress': start
[12:28:28.751] [bmv2] [T] [thread 16892] [278.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:28.751] [bmv2] [D] [thread 16892] [278.0] [cxt 0] Looking up key:

[12:28:28.751] [bmv2] [D] [thread 16892] [278.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:28.751] [bmv2] [D] [thread 16892] [278.0] [cxt 0] Action entry is resist171 - 
[12:28:28.751] [bmv2] [T] [thread 16892] [278.0] [cxt 0] Action resist171
[12:28:28.751] [bmv2] [T] [thread 16892] [278.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:28.751] [bmv2] [T] [thread 16892] [278.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:28.751] [bmv2] [T] [thread 16892] [278.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:28.751] [bmv2] [T] [thread 16892] [278.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:28.751] [bmv2] [T] [thread 16892] [278.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:28.751] [bmv2] [T] [thread 16892] [278.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:28:28.751] [bmv2] [T] [thread 16892] [278.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:28:28.751] [bmv2] [T] [thread 16892] [278.0] [cxt 0] Applying table 'tbl_resist186'
[12:28:28.751] [bmv2] [D] [thread 16892] [278.0] [cxt 0] Looking up key:

[12:28:28.751] [bmv2] [D] [thread 16892] [278.0] [cxt 0] Table 'tbl_resist186': miss
[12:28:28.751] [bmv2] [D] [thread 16892] [278.0] [cxt 0] Action entry is resist186 - 
[12:28:28.751] [bmv2] [T] [thread 16892] [278.0] [cxt 0] Action resist186
[12:28:28.751] [bmv2] [T] [thread 16892] [278.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:28:28.751] [bmv2] [T] [thread 16892] [278.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:28:28.751] [bmv2] [D] [thread 16892] [278.0] [cxt 0] Looking up key:

[12:28:28.751] [bmv2] [D] [thread 16892] [278.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:28:28.751] [bmv2] [D] [thread 16892] [278.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:28:28.751] [bmv2] [T] [thread 16892] [278.0] [cxt 0] Action MyIngress.bounce_pkt
[12:28:28.751] [bmv2] [T] [thread 16892] [278.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:28:28.751] [bmv2] [T] [thread 16892] [278.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:28:28.751] [bmv2] [T] [thread 16892] [278.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:28:28.751] [bmv2] [T] [thread 16892] [278.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:28:28.751] [bmv2] [T] [thread 16892] [278.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:28:28.751] [bmv2] [T] [thread 16892] [278.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:28:28.751] [bmv2] [T] [thread 16892] [278.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:28:28.751] [bmv2] [D] [thread 16892] [278.0] [cxt 0] Pipeline 'ingress': end
[12:28:28.751] [bmv2] [D] [thread 16892] [278.0] [cxt 0] Egress port is 1
[12:28:28.752] [bmv2] [D] [thread 16894] [278.0] [cxt 0] Pipeline 'egress': start
[12:28:28.752] [bmv2] [T] [thread 16894] [278.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:28.752] [bmv2] [T] [thread 16894] [278.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:28.752] [bmv2] [D] [thread 16894] [278.0] [cxt 0] Pipeline 'egress': end
[12:28:28.752] [bmv2] [D] [thread 16894] [278.0] [cxt 0] Deparser 'deparser': start
[12:28:28.752] [bmv2] [D] [thread 16894] [278.0] [cxt 0] Updating checksum 'cksum'
[12:28:28.752] [bmv2] [D] [thread 16894] [278.0] [cxt 0] Deparsing header 'ethernet'
[12:28:28.752] [bmv2] [D] [thread 16894] [278.0] [cxt 0] Deparsing header 'resist'
[12:28:28.752] [bmv2] [D] [thread 16894] [278.0] [cxt 0] Deparsing header 'ipv4'
[12:28:28.752] [bmv2] [D] [thread 16894] [278.0] [cxt 0] Deparser 'deparser': end
[12:28:28.752] [bmv2] [D] [thread 16897] [278.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:28:33.793] [bmv2] [D] [thread 16892] [279.0] [cxt 0] Processing packet received on port 1
[12:28:33.793] [bmv2] [D] [thread 16892] [279.0] [cxt 0] Parser 'parser': start
[12:28:33.793] [bmv2] [D] [thread 16892] [279.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:33.793] [bmv2] [D] [thread 16892] [279.0] [cxt 0] Extracting header 'ethernet'
[12:28:33.793] [bmv2] [D] [thread 16892] [279.0] [cxt 0] Parser state 'start': key is 0600
[12:28:33.793] [bmv2] [T] [thread 16892] [279.0] [cxt 0] Bytes parsed: 14
[12:28:33.793] [bmv2] [D] [thread 16892] [279.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:28:33.793] [bmv2] [D] [thread 16892] [279.0] [cxt 0] Extracting header 'resist'
[12:28:33.793] [bmv2] [D] [thread 16892] [279.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:28:33.793] [bmv2] [T] [thread 16892] [279.0] [cxt 0] Bytes parsed: 30
[12:28:33.793] [bmv2] [D] [thread 16892] [279.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:28:33.793] [bmv2] [D] [thread 16892] [279.0] [cxt 0] Extracting header 'ipv4'
[12:28:33.793] [bmv2] [D] [thread 16892] [279.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:28:33.793] [bmv2] [T] [thread 16892] [279.0] [cxt 0] Bytes parsed: 50
[12:28:33.793] [bmv2] [D] [thread 16892] [279.0] [cxt 0] Parser 'parser': end
[12:28:33.793] [bmv2] [D] [thread 16892] [279.0] [cxt 0] Pipeline 'ingress': start
[12:28:33.793] [bmv2] [T] [thread 16892] [279.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:33.793] [bmv2] [D] [thread 16892] [279.0] [cxt 0] Looking up key:

[12:28:33.793] [bmv2] [D] [thread 16892] [279.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:33.793] [bmv2] [D] [thread 16892] [279.0] [cxt 0] Action entry is resist171 - 
[12:28:33.793] [bmv2] [T] [thread 16892] [279.0] [cxt 0] Action resist171
[12:28:33.793] [bmv2] [T] [thread 16892] [279.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:33.793] [bmv2] [T] [thread 16892] [279.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:33.793] [bmv2] [T] [thread 16892] [279.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:33.793] [bmv2] [T] [thread 16892] [279.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:33.793] [bmv2] [T] [thread 16892] [279.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:33.793] [bmv2] [T] [thread 16892] [279.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:28:33.793] [bmv2] [T] [thread 16892] [279.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:28:33.793] [bmv2] [T] [thread 16892] [279.0] [cxt 0] Applying table 'tbl_resist186'
[12:28:33.793] [bmv2] [D] [thread 16892] [279.0] [cxt 0] Looking up key:

[12:28:33.793] [bmv2] [D] [thread 16892] [279.0] [cxt 0] Table 'tbl_resist186': miss
[12:28:33.793] [bmv2] [D] [thread 16892] [279.0] [cxt 0] Action entry is resist186 - 
[12:28:33.793] [bmv2] [T] [thread 16892] [279.0] [cxt 0] Action resist186
[12:28:33.793] [bmv2] [T] [thread 16892] [279.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:28:33.793] [bmv2] [T] [thread 16892] [279.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:28:33.793] [bmv2] [D] [thread 16892] [279.0] [cxt 0] Looking up key:

[12:28:33.793] [bmv2] [D] [thread 16892] [279.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:28:33.793] [bmv2] [D] [thread 16892] [279.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:28:33.793] [bmv2] [T] [thread 16892] [279.0] [cxt 0] Action MyIngress.bounce_pkt
[12:28:33.793] [bmv2] [T] [thread 16892] [279.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:28:33.793] [bmv2] [T] [thread 16892] [279.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:28:33.793] [bmv2] [T] [thread 16892] [279.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:28:33.793] [bmv2] [T] [thread 16892] [279.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:28:33.793] [bmv2] [T] [thread 16892] [279.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:28:33.793] [bmv2] [T] [thread 16892] [279.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:28:33.793] [bmv2] [T] [thread 16892] [279.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:28:33.793] [bmv2] [D] [thread 16892] [279.0] [cxt 0] Pipeline 'ingress': end
[12:28:33.793] [bmv2] [D] [thread 16892] [279.0] [cxt 0] Egress port is 1
[12:28:33.793] [bmv2] [D] [thread 16894] [279.0] [cxt 0] Pipeline 'egress': start
[12:28:33.793] [bmv2] [T] [thread 16894] [279.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:33.793] [bmv2] [T] [thread 16894] [279.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:33.793] [bmv2] [D] [thread 16894] [279.0] [cxt 0] Pipeline 'egress': end
[12:28:33.793] [bmv2] [D] [thread 16894] [279.0] [cxt 0] Deparser 'deparser': start
[12:28:33.793] [bmv2] [D] [thread 16894] [279.0] [cxt 0] Updating checksum 'cksum'
[12:28:33.793] [bmv2] [D] [thread 16894] [279.0] [cxt 0] Deparsing header 'ethernet'
[12:28:33.793] [bmv2] [D] [thread 16894] [279.0] [cxt 0] Deparsing header 'resist'
[12:28:33.793] [bmv2] [D] [thread 16894] [279.0] [cxt 0] Deparsing header 'ipv4'
[12:28:33.793] [bmv2] [D] [thread 16894] [279.0] [cxt 0] Deparser 'deparser': end
[12:28:33.794] [bmv2] [D] [thread 16897] [279.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:28:38.836] [bmv2] [D] [thread 16892] [280.0] [cxt 0] Processing packet received on port 1
[12:28:38.836] [bmv2] [D] [thread 16892] [280.0] [cxt 0] Parser 'parser': start
[12:28:38.836] [bmv2] [D] [thread 16892] [280.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:38.836] [bmv2] [D] [thread 16892] [280.0] [cxt 0] Extracting header 'ethernet'
[12:28:38.836] [bmv2] [D] [thread 16892] [280.0] [cxt 0] Parser state 'start': key is 0600
[12:28:38.836] [bmv2] [T] [thread 16892] [280.0] [cxt 0] Bytes parsed: 14
[12:28:38.837] [bmv2] [D] [thread 16892] [280.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:28:38.837] [bmv2] [D] [thread 16892] [280.0] [cxt 0] Extracting header 'resist'
[12:28:38.837] [bmv2] [D] [thread 16892] [280.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:28:38.837] [bmv2] [T] [thread 16892] [280.0] [cxt 0] Bytes parsed: 30
[12:28:38.837] [bmv2] [D] [thread 16892] [280.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:28:38.837] [bmv2] [D] [thread 16892] [280.0] [cxt 0] Extracting header 'ipv4'
[12:28:38.837] [bmv2] [D] [thread 16892] [280.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:28:38.837] [bmv2] [T] [thread 16892] [280.0] [cxt 0] Bytes parsed: 50
[12:28:38.837] [bmv2] [D] [thread 16892] [280.0] [cxt 0] Parser 'parser': end
[12:28:38.837] [bmv2] [D] [thread 16892] [280.0] [cxt 0] Pipeline 'ingress': start
[12:28:38.837] [bmv2] [T] [thread 16892] [280.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:38.837] [bmv2] [D] [thread 16892] [280.0] [cxt 0] Looking up key:

[12:28:38.837] [bmv2] [D] [thread 16892] [280.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:38.837] [bmv2] [D] [thread 16892] [280.0] [cxt 0] Action entry is resist171 - 
[12:28:38.837] [bmv2] [T] [thread 16892] [280.0] [cxt 0] Action resist171
[12:28:38.837] [bmv2] [T] [thread 16892] [280.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:38.837] [bmv2] [T] [thread 16892] [280.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:38.837] [bmv2] [T] [thread 16892] [280.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:38.837] [bmv2] [T] [thread 16892] [280.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:38.837] [bmv2] [T] [thread 16892] [280.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:38.837] [bmv2] [T] [thread 16892] [280.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:28:38.837] [bmv2] [T] [thread 16892] [280.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:28:38.837] [bmv2] [T] [thread 16892] [280.0] [cxt 0] Applying table 'tbl_resist186'
[12:28:38.837] [bmv2] [D] [thread 16892] [280.0] [cxt 0] Looking up key:

[12:28:38.837] [bmv2] [D] [thread 16892] [280.0] [cxt 0] Table 'tbl_resist186': miss
[12:28:38.837] [bmv2] [D] [thread 16892] [280.0] [cxt 0] Action entry is resist186 - 
[12:28:38.837] [bmv2] [T] [thread 16892] [280.0] [cxt 0] Action resist186
[12:28:38.837] [bmv2] [T] [thread 16892] [280.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:28:38.837] [bmv2] [T] [thread 16892] [280.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:28:38.837] [bmv2] [D] [thread 16892] [280.0] [cxt 0] Looking up key:

[12:28:38.837] [bmv2] [D] [thread 16892] [280.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:28:38.837] [bmv2] [D] [thread 16892] [280.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:28:38.837] [bmv2] [T] [thread 16892] [280.0] [cxt 0] Action MyIngress.bounce_pkt
[12:28:38.837] [bmv2] [T] [thread 16892] [280.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:28:38.837] [bmv2] [T] [thread 16892] [280.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:28:38.837] [bmv2] [T] [thread 16892] [280.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:28:38.837] [bmv2] [T] [thread 16892] [280.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:28:38.837] [bmv2] [T] [thread 16892] [280.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:28:38.837] [bmv2] [T] [thread 16892] [280.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:28:38.837] [bmv2] [T] [thread 16892] [280.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:28:38.837] [bmv2] [D] [thread 16892] [280.0] [cxt 0] Pipeline 'ingress': end
[12:28:38.837] [bmv2] [D] [thread 16892] [280.0] [cxt 0] Egress port is 1
[12:28:38.837] [bmv2] [D] [thread 16894] [280.0] [cxt 0] Pipeline 'egress': start
[12:28:38.837] [bmv2] [T] [thread 16894] [280.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:38.837] [bmv2] [T] [thread 16894] [280.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:38.837] [bmv2] [D] [thread 16894] [280.0] [cxt 0] Pipeline 'egress': end
[12:28:38.837] [bmv2] [D] [thread 16894] [280.0] [cxt 0] Deparser 'deparser': start
[12:28:38.837] [bmv2] [D] [thread 16894] [280.0] [cxt 0] Updating checksum 'cksum'
[12:28:38.837] [bmv2] [D] [thread 16894] [280.0] [cxt 0] Deparsing header 'ethernet'
[12:28:38.837] [bmv2] [D] [thread 16894] [280.0] [cxt 0] Deparsing header 'resist'
[12:28:38.837] [bmv2] [D] [thread 16894] [280.0] [cxt 0] Deparsing header 'ipv4'
[12:28:38.837] [bmv2] [D] [thread 16894] [280.0] [cxt 0] Deparser 'deparser': end
[12:28:38.837] [bmv2] [D] [thread 16897] [280.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:28:43.635] [bmv2] [D] [thread 16892] [281.0] [cxt 0] Processing packet received on port 11
[12:28:43.635] [bmv2] [D] [thread 16892] [281.0] [cxt 0] Parser 'parser': start
[12:28:43.635] [bmv2] [D] [thread 16892] [281.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:43.635] [bmv2] [D] [thread 16892] [281.0] [cxt 0] Extracting header 'ethernet'
[12:28:43.635] [bmv2] [D] [thread 16892] [281.0] [cxt 0] Parser state 'start': key is 86dd
[12:28:43.635] [bmv2] [T] [thread 16892] [281.0] [cxt 0] Bytes parsed: 14
[12:28:43.635] [bmv2] [D] [thread 16892] [281.0] [cxt 0] Parser 'parser': end
[12:28:43.635] [bmv2] [D] [thread 16892] [281.0] [cxt 0] Pipeline 'ingress': start
[12:28:43.635] [bmv2] [T] [thread 16892] [281.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:43.635] [bmv2] [D] [thread 16892] [281.0] [cxt 0] Looking up key:

[12:28:43.635] [bmv2] [D] [thread 16892] [281.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:43.635] [bmv2] [D] [thread 16892] [281.0] [cxt 0] Action entry is resist171 - 
[12:28:43.635] [bmv2] [T] [thread 16892] [281.0] [cxt 0] Action resist171
[12:28:43.635] [bmv2] [T] [thread 16892] [281.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:43.635] [bmv2] [T] [thread 16892] [281.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:43.635] [bmv2] [T] [thread 16892] [281.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:43.635] [bmv2] [T] [thread 16892] [281.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:43.635] [bmv2] [T] [thread 16892] [281.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:43.635] [bmv2] [T] [thread 16892] [281.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:28:43.635] [bmv2] [D] [thread 16892] [281.0] [cxt 0] Pipeline 'ingress': end
[12:28:43.635] [bmv2] [D] [thread 16892] [281.0] [cxt 0] Egress port is 0
[12:28:43.635] [bmv2] [D] [thread 16892] [282.0] [cxt 0] Processing packet received on port 25
[12:28:43.635] [bmv2] [D] [thread 16892] [282.0] [cxt 0] Parser 'parser': start
[12:28:43.635] [bmv2] [D] [thread 16892] [282.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:43.635] [bmv2] [D] [thread 16892] [282.0] [cxt 0] Extracting header 'ethernet'
[12:28:43.635] [bmv2] [D] [thread 16892] [282.0] [cxt 0] Parser state 'start': key is 86dd
[12:28:43.635] [bmv2] [T] [thread 16892] [282.0] [cxt 0] Bytes parsed: 14
[12:28:43.635] [bmv2] [D] [thread 16892] [282.0] [cxt 0] Parser 'parser': end
[12:28:43.635] [bmv2] [D] [thread 16892] [282.0] [cxt 0] Pipeline 'ingress': start
[12:28:43.635] [bmv2] [T] [thread 16892] [282.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:43.635] [bmv2] [D] [thread 16892] [282.0] [cxt 0] Looking up key:

[12:28:43.635] [bmv2] [D] [thread 16892] [282.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:43.635] [bmv2] [D] [thread 16892] [282.0] [cxt 0] Action entry is resist171 - 
[12:28:43.635] [bmv2] [T] [thread 16892] [282.0] [cxt 0] Action resist171
[12:28:43.635] [bmv2] [T] [thread 16892] [282.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:43.635] [bmv2] [T] [thread 16892] [282.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:43.635] [bmv2] [T] [thread 16892] [282.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:43.635] [bmv2] [T] [thread 16892] [282.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:43.635] [bmv2] [T] [thread 16892] [282.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:43.635] [bmv2] [T] [thread 16892] [282.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:28:43.635] [bmv2] [D] [thread 16892] [282.0] [cxt 0] Pipeline 'ingress': end
[12:28:43.635] [bmv2] [D] [thread 16892] [282.0] [cxt 0] Egress port is 0
[12:28:43.636] [bmv2] [D] [thread 16892] [283.0] [cxt 0] Processing packet received on port 29
[12:28:43.636] [bmv2] [D] [thread 16892] [283.0] [cxt 0] Parser 'parser': start
[12:28:43.636] [bmv2] [D] [thread 16892] [283.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:43.636] [bmv2] [D] [thread 16892] [283.0] [cxt 0] Extracting header 'ethernet'
[12:28:43.636] [bmv2] [D] [thread 16892] [283.0] [cxt 0] Parser state 'start': key is 86dd
[12:28:43.636] [bmv2] [T] [thread 16892] [283.0] [cxt 0] Bytes parsed: 14
[12:28:43.636] [bmv2] [D] [thread 16892] [283.0] [cxt 0] Parser 'parser': end
[12:28:43.636] [bmv2] [D] [thread 16892] [283.0] [cxt 0] Pipeline 'ingress': start
[12:28:43.636] [bmv2] [T] [thread 16892] [283.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:43.636] [bmv2] [D] [thread 16892] [283.0] [cxt 0] Looking up key:

[12:28:43.636] [bmv2] [D] [thread 16892] [283.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:43.636] [bmv2] [D] [thread 16892] [283.0] [cxt 0] Action entry is resist171 - 
[12:28:43.636] [bmv2] [T] [thread 16892] [283.0] [cxt 0] Action resist171
[12:28:43.636] [bmv2] [T] [thread 16892] [283.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:43.636] [bmv2] [T] [thread 16892] [283.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:43.636] [bmv2] [T] [thread 16892] [283.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:43.636] [bmv2] [T] [thread 16892] [283.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:43.636] [bmv2] [T] [thread 16892] [283.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:43.636] [bmv2] [T] [thread 16892] [283.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:28:43.636] [bmv2] [D] [thread 16892] [283.0] [cxt 0] Pipeline 'ingress': end
[12:28:43.636] [bmv2] [D] [thread 16892] [283.0] [cxt 0] Egress port is 0
[12:28:43.636] [bmv2] [D] [thread 16892] [284.0] [cxt 0] Processing packet received on port 46
[12:28:43.636] [bmv2] [D] [thread 16892] [284.0] [cxt 0] Parser 'parser': start
[12:28:43.636] [bmv2] [D] [thread 16892] [284.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:43.636] [bmv2] [D] [thread 16892] [284.0] [cxt 0] Extracting header 'ethernet'
[12:28:43.636] [bmv2] [D] [thread 16892] [284.0] [cxt 0] Parser state 'start': key is 86dd
[12:28:43.636] [bmv2] [T] [thread 16892] [284.0] [cxt 0] Bytes parsed: 14
[12:28:43.636] [bmv2] [D] [thread 16892] [284.0] [cxt 0] Parser 'parser': end
[12:28:43.636] [bmv2] [D] [thread 16892] [284.0] [cxt 0] Pipeline 'ingress': start
[12:28:43.636] [bmv2] [T] [thread 16892] [284.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:43.636] [bmv2] [D] [thread 16892] [284.0] [cxt 0] Looking up key:

[12:28:43.636] [bmv2] [D] [thread 16892] [284.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:43.636] [bmv2] [D] [thread 16892] [284.0] [cxt 0] Action entry is resist171 - 
[12:28:43.636] [bmv2] [T] [thread 16892] [284.0] [cxt 0] Action resist171
[12:28:43.636] [bmv2] [T] [thread 16892] [284.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:43.636] [bmv2] [T] [thread 16892] [284.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:43.636] [bmv2] [T] [thread 16892] [284.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:43.636] [bmv2] [T] [thread 16892] [284.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:43.636] [bmv2] [T] [thread 16892] [284.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:43.636] [bmv2] [T] [thread 16892] [284.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:28:43.636] [bmv2] [D] [thread 16892] [284.0] [cxt 0] Pipeline 'ingress': end
[12:28:43.636] [bmv2] [D] [thread 16892] [284.0] [cxt 0] Egress port is 0
[12:28:43.636] [bmv2] [D] [thread 16893] [281.0] [cxt 0] Pipeline 'egress': start
[12:28:43.636] [bmv2] [T] [thread 16893] [281.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:43.636] [bmv2] [T] [thread 16893] [281.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:43.636] [bmv2] [D] [thread 16893] [281.0] [cxt 0] Pipeline 'egress': end
[12:28:43.636] [bmv2] [D] [thread 16893] [281.0] [cxt 0] Deparser 'deparser': start
[12:28:43.636] [bmv2] [T] [thread 16893] [281.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:28:43.636] [bmv2] [D] [thread 16893] [281.0] [cxt 0] Deparsing header 'ethernet'
[12:28:43.636] [bmv2] [D] [thread 16893] [281.0] [cxt 0] Deparser 'deparser': end
[12:28:43.636] [bmv2] [D] [thread 16893] [282.0] [cxt 0] Pipeline 'egress': start
[12:28:43.636] [bmv2] [T] [thread 16893] [282.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:43.636] [bmv2] [T] [thread 16893] [282.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:43.636] [bmv2] [D] [thread 16893] [282.0] [cxt 0] Pipeline 'egress': end
[12:28:43.636] [bmv2] [D] [thread 16893] [282.0] [cxt 0] Deparser 'deparser': start
[12:28:43.636] [bmv2] [T] [thread 16893] [282.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:28:43.636] [bmv2] [D] [thread 16893] [282.0] [cxt 0] Deparsing header 'ethernet'
[12:28:43.636] [bmv2] [D] [thread 16893] [282.0] [cxt 0] Deparser 'deparser': end
[12:28:43.636] [bmv2] [D] [thread 16893] [283.0] [cxt 0] Pipeline 'egress': start
[12:28:43.636] [bmv2] [T] [thread 16893] [283.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:43.636] [bmv2] [T] [thread 16893] [283.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:43.636] [bmv2] [D] [thread 16893] [283.0] [cxt 0] Pipeline 'egress': end
[12:28:43.636] [bmv2] [D] [thread 16893] [283.0] [cxt 0] Deparser 'deparser': start
[12:28:43.636] [bmv2] [T] [thread 16893] [283.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:28:43.636] [bmv2] [D] [thread 16893] [283.0] [cxt 0] Deparsing header 'ethernet'
[12:28:43.636] [bmv2] [D] [thread 16893] [283.0] [cxt 0] Deparser 'deparser': end
[12:28:43.636] [bmv2] [D] [thread 16893] [284.0] [cxt 0] Pipeline 'egress': start
[12:28:43.636] [bmv2] [T] [thread 16893] [284.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:43.636] [bmv2] [T] [thread 16893] [284.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:43.636] [bmv2] [D] [thread 16893] [284.0] [cxt 0] Pipeline 'egress': end
[12:28:43.636] [bmv2] [D] [thread 16893] [284.0] [cxt 0] Deparser 'deparser': start
[12:28:43.636] [bmv2] [T] [thread 16893] [284.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:28:43.636] [bmv2] [D] [thread 16893] [284.0] [cxt 0] Deparsing header 'ethernet'
[12:28:43.636] [bmv2] [D] [thread 16893] [284.0] [cxt 0] Deparser 'deparser': end
[12:28:43.636] [bmv2] [D] [thread 16897] [281.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:43.636] [bmv2] [D] [thread 16897] [282.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:43.636] [bmv2] [D] [thread 16897] [283.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:43.636] [bmv2] [D] [thread 16897] [284.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:28:43.876] [bmv2] [D] [thread 16892] [285.0] [cxt 0] Processing packet received on port 1
[12:28:43.876] [bmv2] [D] [thread 16892] [285.0] [cxt 0] Parser 'parser': start
[12:28:43.876] [bmv2] [D] [thread 16892] [285.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:43.876] [bmv2] [D] [thread 16892] [285.0] [cxt 0] Extracting header 'ethernet'
[12:28:43.876] [bmv2] [D] [thread 16892] [285.0] [cxt 0] Parser state 'start': key is 0600
[12:28:43.876] [bmv2] [T] [thread 16892] [285.0] [cxt 0] Bytes parsed: 14
[12:28:43.876] [bmv2] [D] [thread 16892] [285.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:28:43.876] [bmv2] [D] [thread 16892] [285.0] [cxt 0] Extracting header 'resist'
[12:28:43.876] [bmv2] [D] [thread 16892] [285.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:28:43.876] [bmv2] [T] [thread 16892] [285.0] [cxt 0] Bytes parsed: 30
[12:28:43.876] [bmv2] [D] [thread 16892] [285.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:28:43.876] [bmv2] [D] [thread 16892] [285.0] [cxt 0] Extracting header 'ipv4'
[12:28:43.876] [bmv2] [D] [thread 16892] [285.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:28:43.876] [bmv2] [T] [thread 16892] [285.0] [cxt 0] Bytes parsed: 50
[12:28:43.876] [bmv2] [D] [thread 16892] [285.0] [cxt 0] Parser 'parser': end
[12:28:43.876] [bmv2] [D] [thread 16892] [285.0] [cxt 0] Pipeline 'ingress': start
[12:28:43.876] [bmv2] [T] [thread 16892] [285.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:43.876] [bmv2] [D] [thread 16892] [285.0] [cxt 0] Looking up key:

[12:28:43.876] [bmv2] [D] [thread 16892] [285.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:43.876] [bmv2] [D] [thread 16892] [285.0] [cxt 0] Action entry is resist171 - 
[12:28:43.876] [bmv2] [T] [thread 16892] [285.0] [cxt 0] Action resist171
[12:28:43.876] [bmv2] [T] [thread 16892] [285.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:43.876] [bmv2] [T] [thread 16892] [285.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:43.876] [bmv2] [T] [thread 16892] [285.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:43.876] [bmv2] [T] [thread 16892] [285.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:43.876] [bmv2] [T] [thread 16892] [285.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:43.876] [bmv2] [T] [thread 16892] [285.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:28:43.876] [bmv2] [T] [thread 16892] [285.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:28:43.876] [bmv2] [T] [thread 16892] [285.0] [cxt 0] Applying table 'tbl_resist186'
[12:28:43.876] [bmv2] [D] [thread 16892] [285.0] [cxt 0] Looking up key:

[12:28:43.876] [bmv2] [D] [thread 16892] [285.0] [cxt 0] Table 'tbl_resist186': miss
[12:28:43.876] [bmv2] [D] [thread 16892] [285.0] [cxt 0] Action entry is resist186 - 
[12:28:43.876] [bmv2] [T] [thread 16892] [285.0] [cxt 0] Action resist186
[12:28:43.877] [bmv2] [T] [thread 16892] [285.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:28:43.877] [bmv2] [T] [thread 16892] [285.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:28:43.877] [bmv2] [D] [thread 16892] [285.0] [cxt 0] Looking up key:

[12:28:43.877] [bmv2] [D] [thread 16892] [285.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:28:43.877] [bmv2] [D] [thread 16892] [285.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:28:43.877] [bmv2] [T] [thread 16892] [285.0] [cxt 0] Action MyIngress.bounce_pkt
[12:28:43.877] [bmv2] [T] [thread 16892] [285.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:28:43.877] [bmv2] [T] [thread 16892] [285.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:28:43.877] [bmv2] [T] [thread 16892] [285.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:28:43.877] [bmv2] [T] [thread 16892] [285.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:28:43.877] [bmv2] [T] [thread 16892] [285.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:28:43.877] [bmv2] [T] [thread 16892] [285.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:28:43.877] [bmv2] [T] [thread 16892] [285.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:28:43.877] [bmv2] [D] [thread 16892] [285.0] [cxt 0] Pipeline 'ingress': end
[12:28:43.877] [bmv2] [D] [thread 16892] [285.0] [cxt 0] Egress port is 1
[12:28:43.877] [bmv2] [D] [thread 16894] [285.0] [cxt 0] Pipeline 'egress': start
[12:28:43.877] [bmv2] [T] [thread 16894] [285.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:43.877] [bmv2] [T] [thread 16894] [285.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:43.877] [bmv2] [D] [thread 16894] [285.0] [cxt 0] Pipeline 'egress': end
[12:28:43.877] [bmv2] [D] [thread 16894] [285.0] [cxt 0] Deparser 'deparser': start
[12:28:43.877] [bmv2] [D] [thread 16894] [285.0] [cxt 0] Updating checksum 'cksum'
[12:28:43.877] [bmv2] [D] [thread 16894] [285.0] [cxt 0] Deparsing header 'ethernet'
[12:28:43.877] [bmv2] [D] [thread 16894] [285.0] [cxt 0] Deparsing header 'resist'
[12:28:43.877] [bmv2] [D] [thread 16894] [285.0] [cxt 0] Deparsing header 'ipv4'
[12:28:43.877] [bmv2] [D] [thread 16894] [285.0] [cxt 0] Deparser 'deparser': end
[12:28:43.878] [bmv2] [D] [thread 16897] [285.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:28:48.918] [bmv2] [D] [thread 16892] [286.0] [cxt 0] Processing packet received on port 1
[12:28:48.918] [bmv2] [D] [thread 16892] [286.0] [cxt 0] Parser 'parser': start
[12:28:48.918] [bmv2] [D] [thread 16892] [286.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:48.918] [bmv2] [D] [thread 16892] [286.0] [cxt 0] Extracting header 'ethernet'
[12:28:48.918] [bmv2] [D] [thread 16892] [286.0] [cxt 0] Parser state 'start': key is 0600
[12:28:48.918] [bmv2] [T] [thread 16892] [286.0] [cxt 0] Bytes parsed: 14
[12:28:48.918] [bmv2] [D] [thread 16892] [286.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:28:48.918] [bmv2] [D] [thread 16892] [286.0] [cxt 0] Extracting header 'resist'
[12:28:48.918] [bmv2] [D] [thread 16892] [286.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:28:48.918] [bmv2] [T] [thread 16892] [286.0] [cxt 0] Bytes parsed: 30
[12:28:48.918] [bmv2] [D] [thread 16892] [286.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:28:48.918] [bmv2] [D] [thread 16892] [286.0] [cxt 0] Extracting header 'ipv4'
[12:28:48.918] [bmv2] [D] [thread 16892] [286.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:28:48.918] [bmv2] [T] [thread 16892] [286.0] [cxt 0] Bytes parsed: 50
[12:28:48.918] [bmv2] [D] [thread 16892] [286.0] [cxt 0] Parser 'parser': end
[12:28:48.918] [bmv2] [D] [thread 16892] [286.0] [cxt 0] Pipeline 'ingress': start
[12:28:48.918] [bmv2] [T] [thread 16892] [286.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:48.918] [bmv2] [D] [thread 16892] [286.0] [cxt 0] Looking up key:

[12:28:48.918] [bmv2] [D] [thread 16892] [286.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:48.918] [bmv2] [D] [thread 16892] [286.0] [cxt 0] Action entry is resist171 - 
[12:28:48.918] [bmv2] [T] [thread 16892] [286.0] [cxt 0] Action resist171
[12:28:48.918] [bmv2] [T] [thread 16892] [286.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:48.918] [bmv2] [T] [thread 16892] [286.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:48.918] [bmv2] [T] [thread 16892] [286.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:48.918] [bmv2] [T] [thread 16892] [286.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:48.918] [bmv2] [T] [thread 16892] [286.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:48.918] [bmv2] [T] [thread 16892] [286.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:28:48.918] [bmv2] [T] [thread 16892] [286.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:28:48.918] [bmv2] [T] [thread 16892] [286.0] [cxt 0] Applying table 'tbl_resist186'
[12:28:48.918] [bmv2] [D] [thread 16892] [286.0] [cxt 0] Looking up key:

[12:28:48.918] [bmv2] [D] [thread 16892] [286.0] [cxt 0] Table 'tbl_resist186': miss
[12:28:48.918] [bmv2] [D] [thread 16892] [286.0] [cxt 0] Action entry is resist186 - 
[12:28:48.918] [bmv2] [T] [thread 16892] [286.0] [cxt 0] Action resist186
[12:28:48.918] [bmv2] [T] [thread 16892] [286.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:28:48.918] [bmv2] [T] [thread 16892] [286.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:28:48.918] [bmv2] [D] [thread 16892] [286.0] [cxt 0] Looking up key:

[12:28:48.918] [bmv2] [D] [thread 16892] [286.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:28:48.918] [bmv2] [D] [thread 16892] [286.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:28:48.918] [bmv2] [T] [thread 16892] [286.0] [cxt 0] Action MyIngress.bounce_pkt
[12:28:48.918] [bmv2] [T] [thread 16892] [286.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:28:48.918] [bmv2] [T] [thread 16892] [286.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:28:48.918] [bmv2] [T] [thread 16892] [286.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:28:48.918] [bmv2] [T] [thread 16892] [286.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:28:48.918] [bmv2] [T] [thread 16892] [286.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:28:48.918] [bmv2] [T] [thread 16892] [286.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:28:48.918] [bmv2] [T] [thread 16892] [286.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:28:48.918] [bmv2] [D] [thread 16892] [286.0] [cxt 0] Pipeline 'ingress': end
[12:28:48.918] [bmv2] [D] [thread 16892] [286.0] [cxt 0] Egress port is 1
[12:28:48.918] [bmv2] [D] [thread 16894] [286.0] [cxt 0] Pipeline 'egress': start
[12:28:48.918] [bmv2] [T] [thread 16894] [286.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:48.918] [bmv2] [T] [thread 16894] [286.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:48.918] [bmv2] [D] [thread 16894] [286.0] [cxt 0] Pipeline 'egress': end
[12:28:48.918] [bmv2] [D] [thread 16894] [286.0] [cxt 0] Deparser 'deparser': start
[12:28:48.918] [bmv2] [D] [thread 16894] [286.0] [cxt 0] Updating checksum 'cksum'
[12:28:48.918] [bmv2] [D] [thread 16894] [286.0] [cxt 0] Deparsing header 'ethernet'
[12:28:48.918] [bmv2] [D] [thread 16894] [286.0] [cxt 0] Deparsing header 'resist'
[12:28:48.918] [bmv2] [D] [thread 16894] [286.0] [cxt 0] Deparsing header 'ipv4'
[12:28:48.918] [bmv2] [D] [thread 16894] [286.0] [cxt 0] Deparser 'deparser': end
[12:28:48.919] [bmv2] [D] [thread 16897] [286.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:28:53.954] [bmv2] [D] [thread 16892] [287.0] [cxt 0] Processing packet received on port 1
[12:28:53.954] [bmv2] [D] [thread 16892] [287.0] [cxt 0] Parser 'parser': start
[12:28:53.954] [bmv2] [D] [thread 16892] [287.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:53.954] [bmv2] [D] [thread 16892] [287.0] [cxt 0] Extracting header 'ethernet'
[12:28:53.954] [bmv2] [D] [thread 16892] [287.0] [cxt 0] Parser state 'start': key is 0600
[12:28:53.955] [bmv2] [T] [thread 16892] [287.0] [cxt 0] Bytes parsed: 14
[12:28:53.955] [bmv2] [D] [thread 16892] [287.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:28:53.955] [bmv2] [D] [thread 16892] [287.0] [cxt 0] Extracting header 'resist'
[12:28:53.955] [bmv2] [D] [thread 16892] [287.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:28:53.955] [bmv2] [T] [thread 16892] [287.0] [cxt 0] Bytes parsed: 30
[12:28:53.955] [bmv2] [D] [thread 16892] [287.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:28:53.955] [bmv2] [D] [thread 16892] [287.0] [cxt 0] Extracting header 'ipv4'
[12:28:53.955] [bmv2] [D] [thread 16892] [287.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:28:53.955] [bmv2] [T] [thread 16892] [287.0] [cxt 0] Bytes parsed: 50
[12:28:53.955] [bmv2] [D] [thread 16892] [287.0] [cxt 0] Parser 'parser': end
[12:28:53.955] [bmv2] [D] [thread 16892] [287.0] [cxt 0] Pipeline 'ingress': start
[12:28:53.955] [bmv2] [T] [thread 16892] [287.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:53.955] [bmv2] [D] [thread 16892] [287.0] [cxt 0] Looking up key:

[12:28:53.955] [bmv2] [D] [thread 16892] [287.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:53.955] [bmv2] [D] [thread 16892] [287.0] [cxt 0] Action entry is resist171 - 
[12:28:53.955] [bmv2] [T] [thread 16892] [287.0] [cxt 0] Action resist171
[12:28:53.955] [bmv2] [T] [thread 16892] [287.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:53.956] [bmv2] [T] [thread 16892] [287.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:53.956] [bmv2] [T] [thread 16892] [287.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:53.956] [bmv2] [T] [thread 16892] [287.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:53.956] [bmv2] [T] [thread 16892] [287.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:53.956] [bmv2] [T] [thread 16892] [287.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:28:53.956] [bmv2] [T] [thread 16892] [287.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:28:53.956] [bmv2] [T] [thread 16892] [287.0] [cxt 0] Applying table 'tbl_resist186'
[12:28:53.956] [bmv2] [D] [thread 16892] [287.0] [cxt 0] Looking up key:

[12:28:53.956] [bmv2] [D] [thread 16892] [287.0] [cxt 0] Table 'tbl_resist186': miss
[12:28:53.956] [bmv2] [D] [thread 16892] [287.0] [cxt 0] Action entry is resist186 - 
[12:28:53.956] [bmv2] [T] [thread 16892] [287.0] [cxt 0] Action resist186
[12:28:53.956] [bmv2] [T] [thread 16892] [287.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:28:53.956] [bmv2] [T] [thread 16892] [287.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:28:53.956] [bmv2] [D] [thread 16892] [287.0] [cxt 0] Looking up key:

[12:28:53.956] [bmv2] [D] [thread 16892] [287.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:28:53.956] [bmv2] [D] [thread 16892] [287.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:28:53.956] [bmv2] [T] [thread 16892] [287.0] [cxt 0] Action MyIngress.bounce_pkt
[12:28:53.956] [bmv2] [T] [thread 16892] [287.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:28:53.956] [bmv2] [T] [thread 16892] [287.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:28:53.956] [bmv2] [T] [thread 16892] [287.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:28:53.956] [bmv2] [T] [thread 16892] [287.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:28:53.956] [bmv2] [T] [thread 16892] [287.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:28:53.956] [bmv2] [T] [thread 16892] [287.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:28:53.956] [bmv2] [T] [thread 16892] [287.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:28:53.956] [bmv2] [D] [thread 16892] [287.0] [cxt 0] Pipeline 'ingress': end
[12:28:53.956] [bmv2] [D] [thread 16892] [287.0] [cxt 0] Egress port is 1
[12:28:53.956] [bmv2] [D] [thread 16894] [287.0] [cxt 0] Pipeline 'egress': start
[12:28:53.956] [bmv2] [T] [thread 16894] [287.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:53.956] [bmv2] [T] [thread 16894] [287.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:53.956] [bmv2] [D] [thread 16894] [287.0] [cxt 0] Pipeline 'egress': end
[12:28:53.956] [bmv2] [D] [thread 16894] [287.0] [cxt 0] Deparser 'deparser': start
[12:28:53.956] [bmv2] [D] [thread 16894] [287.0] [cxt 0] Updating checksum 'cksum'
[12:28:53.956] [bmv2] [D] [thread 16894] [287.0] [cxt 0] Deparsing header 'ethernet'
[12:28:53.956] [bmv2] [D] [thread 16894] [287.0] [cxt 0] Deparsing header 'resist'
[12:28:53.956] [bmv2] [D] [thread 16894] [287.0] [cxt 0] Deparsing header 'ipv4'
[12:28:53.956] [bmv2] [D] [thread 16894] [287.0] [cxt 0] Deparser 'deparser': end
[12:28:53.957] [bmv2] [D] [thread 16897] [287.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:28:59.002] [bmv2] [D] [thread 16892] [288.0] [cxt 0] Processing packet received on port 1
[12:28:59.002] [bmv2] [D] [thread 16892] [288.0] [cxt 0] Parser 'parser': start
[12:28:59.002] [bmv2] [D] [thread 16892] [288.0] [cxt 0] Parser 'parser' entering state 'start'
[12:28:59.002] [bmv2] [D] [thread 16892] [288.0] [cxt 0] Extracting header 'ethernet'
[12:28:59.002] [bmv2] [D] [thread 16892] [288.0] [cxt 0] Parser state 'start': key is 0600
[12:28:59.002] [bmv2] [T] [thread 16892] [288.0] [cxt 0] Bytes parsed: 14
[12:28:59.002] [bmv2] [D] [thread 16892] [288.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:28:59.002] [bmv2] [D] [thread 16892] [288.0] [cxt 0] Extracting header 'resist'
[12:28:59.002] [bmv2] [D] [thread 16892] [288.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:28:59.002] [bmv2] [T] [thread 16892] [288.0] [cxt 0] Bytes parsed: 30
[12:28:59.002] [bmv2] [D] [thread 16892] [288.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:28:59.002] [bmv2] [D] [thread 16892] [288.0] [cxt 0] Extracting header 'ipv4'
[12:28:59.002] [bmv2] [D] [thread 16892] [288.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:28:59.002] [bmv2] [T] [thread 16892] [288.0] [cxt 0] Bytes parsed: 50
[12:28:59.002] [bmv2] [D] [thread 16892] [288.0] [cxt 0] Parser 'parser': end
[12:28:59.002] [bmv2] [D] [thread 16892] [288.0] [cxt 0] Pipeline 'ingress': start
[12:28:59.002] [bmv2] [T] [thread 16892] [288.0] [cxt 0] Applying table 'tbl_resist171'
[12:28:59.002] [bmv2] [D] [thread 16892] [288.0] [cxt 0] Looking up key:

[12:28:59.002] [bmv2] [D] [thread 16892] [288.0] [cxt 0] Table 'tbl_resist171': miss
[12:28:59.002] [bmv2] [D] [thread 16892] [288.0] [cxt 0] Action entry is resist171 - 
[12:28:59.002] [bmv2] [T] [thread 16892] [288.0] [cxt 0] Action resist171
[12:28:59.002] [bmv2] [T] [thread 16892] [288.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:28:59.002] [bmv2] [T] [thread 16892] [288.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:28:59.002] [bmv2] [T] [thread 16892] [288.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:28:59.002] [bmv2] [T] [thread 16892] [288.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:28:59.002] [bmv2] [T] [thread 16892] [288.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:28:59.002] [bmv2] [T] [thread 16892] [288.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:28:59.002] [bmv2] [T] [thread 16892] [288.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:28:59.002] [bmv2] [T] [thread 16892] [288.0] [cxt 0] Applying table 'tbl_resist186'
[12:28:59.002] [bmv2] [D] [thread 16892] [288.0] [cxt 0] Looking up key:

[12:28:59.002] [bmv2] [D] [thread 16892] [288.0] [cxt 0] Table 'tbl_resist186': miss
[12:28:59.002] [bmv2] [D] [thread 16892] [288.0] [cxt 0] Action entry is resist186 - 
[12:28:59.002] [bmv2] [T] [thread 16892] [288.0] [cxt 0] Action resist186
[12:28:59.002] [bmv2] [T] [thread 16892] [288.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:28:59.002] [bmv2] [T] [thread 16892] [288.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:28:59.002] [bmv2] [D] [thread 16892] [288.0] [cxt 0] Looking up key:

[12:28:59.002] [bmv2] [D] [thread 16892] [288.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:28:59.002] [bmv2] [D] [thread 16892] [288.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:28:59.002] [bmv2] [T] [thread 16892] [288.0] [cxt 0] Action MyIngress.bounce_pkt
[12:28:59.002] [bmv2] [T] [thread 16892] [288.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:28:59.002] [bmv2] [T] [thread 16892] [288.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:28:59.002] [bmv2] [T] [thread 16892] [288.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:28:59.002] [bmv2] [T] [thread 16892] [288.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:28:59.002] [bmv2] [T] [thread 16892] [288.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:28:59.002] [bmv2] [T] [thread 16892] [288.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:28:59.002] [bmv2] [T] [thread 16892] [288.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:28:59.002] [bmv2] [D] [thread 16892] [288.0] [cxt 0] Pipeline 'ingress': end
[12:28:59.002] [bmv2] [D] [thread 16892] [288.0] [cxt 0] Egress port is 1
[12:28:59.002] [bmv2] [D] [thread 16894] [288.0] [cxt 0] Pipeline 'egress': start
[12:28:59.002] [bmv2] [T] [thread 16894] [288.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:28:59.002] [bmv2] [T] [thread 16894] [288.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:28:59.002] [bmv2] [D] [thread 16894] [288.0] [cxt 0] Pipeline 'egress': end
[12:28:59.002] [bmv2] [D] [thread 16894] [288.0] [cxt 0] Deparser 'deparser': start
[12:28:59.002] [bmv2] [D] [thread 16894] [288.0] [cxt 0] Updating checksum 'cksum'
[12:28:59.002] [bmv2] [D] [thread 16894] [288.0] [cxt 0] Deparsing header 'ethernet'
[12:28:59.002] [bmv2] [D] [thread 16894] [288.0] [cxt 0] Deparsing header 'resist'
[12:28:59.002] [bmv2] [D] [thread 16894] [288.0] [cxt 0] Deparsing header 'ipv4'
[12:28:59.002] [bmv2] [D] [thread 16894] [288.0] [cxt 0] Deparser 'deparser': end
[12:28:59.003] [bmv2] [D] [thread 16897] [288.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:29:00.019] [bmv2] [D] [thread 16892] [289.0] [cxt 0] Processing packet received on port 37
[12:29:00.019] [bmv2] [D] [thread 16892] [289.0] [cxt 0] Parser 'parser': start
[12:29:00.019] [bmv2] [D] [thread 16892] [289.0] [cxt 0] Parser 'parser' entering state 'start'
[12:29:00.019] [bmv2] [D] [thread 16892] [289.0] [cxt 0] Extracting header 'ethernet'
[12:29:00.019] [bmv2] [D] [thread 16892] [289.0] [cxt 0] Parser state 'start': key is 86dd
[12:29:00.019] [bmv2] [T] [thread 16892] [289.0] [cxt 0] Bytes parsed: 14
[12:29:00.019] [bmv2] [D] [thread 16892] [289.0] [cxt 0] Parser 'parser': end
[12:29:00.020] [bmv2] [D] [thread 16892] [289.0] [cxt 0] Pipeline 'ingress': start
[12:29:00.020] [bmv2] [T] [thread 16892] [289.0] [cxt 0] Applying table 'tbl_resist171'
[12:29:00.020] [bmv2] [D] [thread 16892] [289.0] [cxt 0] Looking up key:

[12:29:00.020] [bmv2] [D] [thread 16892] [289.0] [cxt 0] Table 'tbl_resist171': miss
[12:29:00.020] [bmv2] [D] [thread 16892] [289.0] [cxt 0] Action entry is resist171 - 
[12:29:00.020] [bmv2] [T] [thread 16892] [289.0] [cxt 0] Action resist171
[12:29:00.020] [bmv2] [T] [thread 16892] [289.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:29:00.020] [bmv2] [T] [thread 16892] [289.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:29:00.020] [bmv2] [T] [thread 16892] [289.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:29:00.020] [bmv2] [T] [thread 16892] [289.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:29:00.020] [bmv2] [T] [thread 16892] [289.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:29:00.020] [bmv2] [T] [thread 16892] [289.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:29:00.020] [bmv2] [D] [thread 16892] [289.0] [cxt 0] Pipeline 'ingress': end
[12:29:00.020] [bmv2] [D] [thread 16892] [289.0] [cxt 0] Egress port is 0
[12:29:00.020] [bmv2] [D] [thread 16892] [290.0] [cxt 0] Processing packet received on port 51
[12:29:00.020] [bmv2] [D] [thread 16892] [290.0] [cxt 0] Parser 'parser': start
[12:29:00.020] [bmv2] [D] [thread 16892] [290.0] [cxt 0] Parser 'parser' entering state 'start'
[12:29:00.020] [bmv2] [D] [thread 16892] [290.0] [cxt 0] Extracting header 'ethernet'
[12:29:00.020] [bmv2] [D] [thread 16892] [290.0] [cxt 0] Parser state 'start': key is 86dd
[12:29:00.020] [bmv2] [T] [thread 16892] [290.0] [cxt 0] Bytes parsed: 14
[12:29:00.020] [bmv2] [D] [thread 16892] [290.0] [cxt 0] Parser 'parser': end
[12:29:00.020] [bmv2] [D] [thread 16892] [290.0] [cxt 0] Pipeline 'ingress': start
[12:29:00.020] [bmv2] [T] [thread 16892] [290.0] [cxt 0] Applying table 'tbl_resist171'
[12:29:00.020] [bmv2] [D] [thread 16892] [290.0] [cxt 0] Looking up key:

[12:29:00.020] [bmv2] [D] [thread 16892] [290.0] [cxt 0] Table 'tbl_resist171': miss
[12:29:00.021] [bmv2] [D] [thread 16892] [290.0] [cxt 0] Action entry is resist171 - 
[12:29:00.021] [bmv2] [T] [thread 16892] [290.0] [cxt 0] Action resist171
[12:29:00.021] [bmv2] [T] [thread 16892] [290.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:29:00.021] [bmv2] [T] [thread 16892] [290.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:29:00.021] [bmv2] [T] [thread 16892] [290.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:29:00.021] [bmv2] [T] [thread 16892] [290.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:29:00.021] [bmv2] [T] [thread 16892] [290.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:29:00.021] [bmv2] [T] [thread 16892] [290.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:29:00.021] [bmv2] [D] [thread 16892] [290.0] [cxt 0] Pipeline 'ingress': end
[12:29:00.021] [bmv2] [D] [thread 16892] [290.0] [cxt 0] Egress port is 0
[12:29:00.020] [bmv2] [D] [thread 16893] [289.0] [cxt 0] Pipeline 'egress': start
[12:29:00.021] [bmv2] [T] [thread 16893] [289.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:29:00.021] [bmv2] [T] [thread 16893] [289.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:29:00.021] [bmv2] [D] [thread 16893] [289.0] [cxt 0] Pipeline 'egress': end
[12:29:00.021] [bmv2] [D] [thread 16893] [289.0] [cxt 0] Deparser 'deparser': start
[12:29:00.021] [bmv2] [T] [thread 16893] [289.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:29:00.021] [bmv2] [D] [thread 16893] [289.0] [cxt 0] Deparsing header 'ethernet'
[12:29:00.021] [bmv2] [D] [thread 16893] [289.0] [cxt 0] Deparser 'deparser': end
[12:29:00.021] [bmv2] [D] [thread 16893] [290.0] [cxt 0] Pipeline 'egress': start
[12:29:00.021] [bmv2] [T] [thread 16893] [290.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:29:00.021] [bmv2] [T] [thread 16893] [290.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:29:00.021] [bmv2] [D] [thread 16893] [290.0] [cxt 0] Pipeline 'egress': end
[12:29:00.021] [bmv2] [D] [thread 16893] [290.0] [cxt 0] Deparser 'deparser': start
[12:29:00.021] [bmv2] [T] [thread 16893] [290.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:29:00.021] [bmv2] [D] [thread 16893] [290.0] [cxt 0] Deparsing header 'ethernet'
[12:29:00.021] [bmv2] [D] [thread 16893] [290.0] [cxt 0] Deparser 'deparser': end
[12:29:00.021] [bmv2] [D] [thread 16897] [289.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:29:00.021] [bmv2] [D] [thread 16897] [290.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:29:04.096] [bmv2] [D] [thread 16892] [291.0] [cxt 0] Processing packet received on port 1
[12:29:04.096] [bmv2] [D] [thread 16892] [291.0] [cxt 0] Parser 'parser': start
[12:29:04.096] [bmv2] [D] [thread 16892] [291.0] [cxt 0] Parser 'parser' entering state 'start'
[12:29:04.096] [bmv2] [D] [thread 16892] [291.0] [cxt 0] Extracting header 'ethernet'
[12:29:04.096] [bmv2] [D] [thread 16892] [291.0] [cxt 0] Parser state 'start': key is 0600
[12:29:04.096] [bmv2] [T] [thread 16892] [291.0] [cxt 0] Bytes parsed: 14
[12:29:04.096] [bmv2] [D] [thread 16892] [291.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:29:04.096] [bmv2] [D] [thread 16892] [291.0] [cxt 0] Extracting header 'resist'
[12:29:04.096] [bmv2] [D] [thread 16892] [291.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:29:04.096] [bmv2] [T] [thread 16892] [291.0] [cxt 0] Bytes parsed: 30
[12:29:04.096] [bmv2] [D] [thread 16892] [291.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:29:04.096] [bmv2] [D] [thread 16892] [291.0] [cxt 0] Extracting header 'ipv4'
[12:29:04.096] [bmv2] [D] [thread 16892] [291.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:29:04.096] [bmv2] [T] [thread 16892] [291.0] [cxt 0] Bytes parsed: 50
[12:29:04.096] [bmv2] [D] [thread 16892] [291.0] [cxt 0] Parser 'parser': end
[12:29:04.096] [bmv2] [D] [thread 16892] [291.0] [cxt 0] Pipeline 'ingress': start
[12:29:04.096] [bmv2] [T] [thread 16892] [291.0] [cxt 0] Applying table 'tbl_resist171'
[12:29:04.096] [bmv2] [D] [thread 16892] [291.0] [cxt 0] Looking up key:

[12:29:04.096] [bmv2] [D] [thread 16892] [291.0] [cxt 0] Table 'tbl_resist171': miss
[12:29:04.096] [bmv2] [D] [thread 16892] [291.0] [cxt 0] Action entry is resist171 - 
[12:29:04.096] [bmv2] [T] [thread 16892] [291.0] [cxt 0] Action resist171
[12:29:04.096] [bmv2] [T] [thread 16892] [291.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:29:04.096] [bmv2] [T] [thread 16892] [291.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:29:04.096] [bmv2] [T] [thread 16892] [291.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:29:04.096] [bmv2] [T] [thread 16892] [291.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:29:04.096] [bmv2] [T] [thread 16892] [291.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:29:04.096] [bmv2] [T] [thread 16892] [291.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:29:04.096] [bmv2] [T] [thread 16892] [291.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:29:04.096] [bmv2] [T] [thread 16892] [291.0] [cxt 0] Applying table 'tbl_resist186'
[12:29:04.096] [bmv2] [D] [thread 16892] [291.0] [cxt 0] Looking up key:

[12:29:04.096] [bmv2] [D] [thread 16892] [291.0] [cxt 0] Table 'tbl_resist186': miss
[12:29:04.096] [bmv2] [D] [thread 16892] [291.0] [cxt 0] Action entry is resist186 - 
[12:29:04.096] [bmv2] [T] [thread 16892] [291.0] [cxt 0] Action resist186
[12:29:04.096] [bmv2] [T] [thread 16892] [291.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:29:04.096] [bmv2] [T] [thread 16892] [291.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:29:04.096] [bmv2] [D] [thread 16892] [291.0] [cxt 0] Looking up key:

[12:29:04.096] [bmv2] [D] [thread 16892] [291.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:29:04.096] [bmv2] [D] [thread 16892] [291.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:29:04.096] [bmv2] [T] [thread 16892] [291.0] [cxt 0] Action MyIngress.bounce_pkt
[12:29:04.096] [bmv2] [T] [thread 16892] [291.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:29:04.096] [bmv2] [T] [thread 16892] [291.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:29:04.096] [bmv2] [T] [thread 16892] [291.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:29:04.096] [bmv2] [T] [thread 16892] [291.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:29:04.096] [bmv2] [T] [thread 16892] [291.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:29:04.096] [bmv2] [T] [thread 16892] [291.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:29:04.096] [bmv2] [T] [thread 16892] [291.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:29:04.096] [bmv2] [D] [thread 16892] [291.0] [cxt 0] Pipeline 'ingress': end
[12:29:04.096] [bmv2] [D] [thread 16892] [291.0] [cxt 0] Egress port is 1
[12:29:04.096] [bmv2] [D] [thread 16894] [291.0] [cxt 0] Pipeline 'egress': start
[12:29:04.096] [bmv2] [T] [thread 16894] [291.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:29:04.096] [bmv2] [T] [thread 16894] [291.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:29:04.096] [bmv2] [D] [thread 16894] [291.0] [cxt 0] Pipeline 'egress': end
[12:29:04.096] [bmv2] [D] [thread 16894] [291.0] [cxt 0] Deparser 'deparser': start
[12:29:04.096] [bmv2] [D] [thread 16894] [291.0] [cxt 0] Updating checksum 'cksum'
[12:29:04.096] [bmv2] [D] [thread 16894] [291.0] [cxt 0] Deparsing header 'ethernet'
[12:29:04.096] [bmv2] [D] [thread 16894] [291.0] [cxt 0] Deparsing header 'resist'
[12:29:04.096] [bmv2] [D] [thread 16894] [291.0] [cxt 0] Deparsing header 'ipv4'
[12:29:04.096] [bmv2] [D] [thread 16894] [291.0] [cxt 0] Deparser 'deparser': end
[12:29:04.096] [bmv2] [D] [thread 16897] [291.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:29:09.141] [bmv2] [D] [thread 16892] [292.0] [cxt 0] Processing packet received on port 1
[12:29:09.141] [bmv2] [D] [thread 16892] [292.0] [cxt 0] Parser 'parser': start
[12:29:09.141] [bmv2] [D] [thread 16892] [292.0] [cxt 0] Parser 'parser' entering state 'start'
[12:29:09.141] [bmv2] [D] [thread 16892] [292.0] [cxt 0] Extracting header 'ethernet'
[12:29:09.141] [bmv2] [D] [thread 16892] [292.0] [cxt 0] Parser state 'start': key is 0600
[12:29:09.141] [bmv2] [T] [thread 16892] [292.0] [cxt 0] Bytes parsed: 14
[12:29:09.141] [bmv2] [D] [thread 16892] [292.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:29:09.141] [bmv2] [D] [thread 16892] [292.0] [cxt 0] Extracting header 'resist'
[12:29:09.141] [bmv2] [D] [thread 16892] [292.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:29:09.141] [bmv2] [T] [thread 16892] [292.0] [cxt 0] Bytes parsed: 30
[12:29:09.141] [bmv2] [D] [thread 16892] [292.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:29:09.141] [bmv2] [D] [thread 16892] [292.0] [cxt 0] Extracting header 'ipv4'
[12:29:09.141] [bmv2] [D] [thread 16892] [292.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:29:09.141] [bmv2] [T] [thread 16892] [292.0] [cxt 0] Bytes parsed: 50
[12:29:09.141] [bmv2] [D] [thread 16892] [292.0] [cxt 0] Parser 'parser': end
[12:29:09.141] [bmv2] [D] [thread 16892] [292.0] [cxt 0] Pipeline 'ingress': start
[12:29:09.141] [bmv2] [T] [thread 16892] [292.0] [cxt 0] Applying table 'tbl_resist171'
[12:29:09.141] [bmv2] [D] [thread 16892] [292.0] [cxt 0] Looking up key:

[12:29:09.141] [bmv2] [D] [thread 16892] [292.0] [cxt 0] Table 'tbl_resist171': miss
[12:29:09.141] [bmv2] [D] [thread 16892] [292.0] [cxt 0] Action entry is resist171 - 
[12:29:09.141] [bmv2] [T] [thread 16892] [292.0] [cxt 0] Action resist171
[12:29:09.141] [bmv2] [T] [thread 16892] [292.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:29:09.141] [bmv2] [T] [thread 16892] [292.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:29:09.141] [bmv2] [T] [thread 16892] [292.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:29:09.141] [bmv2] [T] [thread 16892] [292.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:29:09.141] [bmv2] [T] [thread 16892] [292.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:29:09.141] [bmv2] [T] [thread 16892] [292.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:29:09.141] [bmv2] [T] [thread 16892] [292.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:29:09.141] [bmv2] [T] [thread 16892] [292.0] [cxt 0] Applying table 'tbl_resist186'
[12:29:09.141] [bmv2] [D] [thread 16892] [292.0] [cxt 0] Looking up key:

[12:29:09.141] [bmv2] [D] [thread 16892] [292.0] [cxt 0] Table 'tbl_resist186': miss
[12:29:09.141] [bmv2] [D] [thread 16892] [292.0] [cxt 0] Action entry is resist186 - 
[12:29:09.141] [bmv2] [T] [thread 16892] [292.0] [cxt 0] Action resist186
[12:29:09.141] [bmv2] [T] [thread 16892] [292.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:29:09.141] [bmv2] [T] [thread 16892] [292.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:29:09.141] [bmv2] [D] [thread 16892] [292.0] [cxt 0] Looking up key:

[12:29:09.141] [bmv2] [D] [thread 16892] [292.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:29:09.141] [bmv2] [D] [thread 16892] [292.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:29:09.141] [bmv2] [T] [thread 16892] [292.0] [cxt 0] Action MyIngress.bounce_pkt
[12:29:09.141] [bmv2] [T] [thread 16892] [292.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:29:09.141] [bmv2] [T] [thread 16892] [292.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:29:09.141] [bmv2] [T] [thread 16892] [292.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:29:09.141] [bmv2] [T] [thread 16892] [292.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:29:09.141] [bmv2] [T] [thread 16892] [292.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:29:09.141] [bmv2] [T] [thread 16892] [292.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:29:09.141] [bmv2] [T] [thread 16892] [292.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:29:09.141] [bmv2] [D] [thread 16892] [292.0] [cxt 0] Pipeline 'ingress': end
[12:29:09.141] [bmv2] [D] [thread 16892] [292.0] [cxt 0] Egress port is 1
[12:29:09.141] [bmv2] [D] [thread 16894] [292.0] [cxt 0] Pipeline 'egress': start
[12:29:09.141] [bmv2] [T] [thread 16894] [292.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:29:09.141] [bmv2] [T] [thread 16894] [292.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:29:09.141] [bmv2] [D] [thread 16894] [292.0] [cxt 0] Pipeline 'egress': end
[12:29:09.141] [bmv2] [D] [thread 16894] [292.0] [cxt 0] Deparser 'deparser': start
[12:29:09.141] [bmv2] [D] [thread 16894] [292.0] [cxt 0] Updating checksum 'cksum'
[12:29:09.141] [bmv2] [D] [thread 16894] [292.0] [cxt 0] Deparsing header 'ethernet'
[12:29:09.141] [bmv2] [D] [thread 16894] [292.0] [cxt 0] Deparsing header 'resist'
[12:29:09.141] [bmv2] [D] [thread 16894] [292.0] [cxt 0] Deparsing header 'ipv4'
[12:29:09.141] [bmv2] [D] [thread 16894] [292.0] [cxt 0] Deparser 'deparser': end
[12:29:09.141] [bmv2] [D] [thread 16897] [292.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:29:14.176] [bmv2] [D] [thread 16892] [293.0] [cxt 0] Processing packet received on port 1
[12:29:14.176] [bmv2] [D] [thread 16892] [293.0] [cxt 0] Parser 'parser': start
[12:29:14.176] [bmv2] [D] [thread 16892] [293.0] [cxt 0] Parser 'parser' entering state 'start'
[12:29:14.176] [bmv2] [D] [thread 16892] [293.0] [cxt 0] Extracting header 'ethernet'
[12:29:14.176] [bmv2] [D] [thread 16892] [293.0] [cxt 0] Parser state 'start': key is 0600
[12:29:14.177] [bmv2] [T] [thread 16892] [293.0] [cxt 0] Bytes parsed: 14
[12:29:14.177] [bmv2] [D] [thread 16892] [293.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:29:14.177] [bmv2] [D] [thread 16892] [293.0] [cxt 0] Extracting header 'resist'
[12:29:14.177] [bmv2] [D] [thread 16892] [293.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:29:14.177] [bmv2] [T] [thread 16892] [293.0] [cxt 0] Bytes parsed: 30
[12:29:14.177] [bmv2] [D] [thread 16892] [293.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:29:14.177] [bmv2] [D] [thread 16892] [293.0] [cxt 0] Extracting header 'ipv4'
[12:29:14.177] [bmv2] [D] [thread 16892] [293.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:29:14.177] [bmv2] [T] [thread 16892] [293.0] [cxt 0] Bytes parsed: 50
[12:29:14.177] [bmv2] [D] [thread 16892] [293.0] [cxt 0] Parser 'parser': end
[12:29:14.177] [bmv2] [D] [thread 16892] [293.0] [cxt 0] Pipeline 'ingress': start
[12:29:14.177] [bmv2] [T] [thread 16892] [293.0] [cxt 0] Applying table 'tbl_resist171'
[12:29:14.177] [bmv2] [D] [thread 16892] [293.0] [cxt 0] Looking up key:

[12:29:14.177] [bmv2] [D] [thread 16892] [293.0] [cxt 0] Table 'tbl_resist171': miss
[12:29:14.177] [bmv2] [D] [thread 16892] [293.0] [cxt 0] Action entry is resist171 - 
[12:29:14.177] [bmv2] [T] [thread 16892] [293.0] [cxt 0] Action resist171
[12:29:14.177] [bmv2] [T] [thread 16892] [293.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:29:14.177] [bmv2] [T] [thread 16892] [293.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:29:14.177] [bmv2] [T] [thread 16892] [293.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:29:14.177] [bmv2] [T] [thread 16892] [293.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:29:14.177] [bmv2] [T] [thread 16892] [293.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:29:14.177] [bmv2] [T] [thread 16892] [293.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:29:14.177] [bmv2] [T] [thread 16892] [293.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:29:14.177] [bmv2] [T] [thread 16892] [293.0] [cxt 0] Applying table 'tbl_resist186'
[12:29:14.177] [bmv2] [D] [thread 16892] [293.0] [cxt 0] Looking up key:

[12:29:14.177] [bmv2] [D] [thread 16892] [293.0] [cxt 0] Table 'tbl_resist186': miss
[12:29:14.177] [bmv2] [D] [thread 16892] [293.0] [cxt 0] Action entry is resist186 - 
[12:29:14.177] [bmv2] [T] [thread 16892] [293.0] [cxt 0] Action resist186
[12:29:14.177] [bmv2] [T] [thread 16892] [293.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:29:14.177] [bmv2] [T] [thread 16892] [293.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:29:14.177] [bmv2] [D] [thread 16892] [293.0] [cxt 0] Looking up key:

[12:29:14.177] [bmv2] [D] [thread 16892] [293.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:29:14.177] [bmv2] [D] [thread 16892] [293.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:29:14.177] [bmv2] [T] [thread 16892] [293.0] [cxt 0] Action MyIngress.bounce_pkt
[12:29:14.177] [bmv2] [T] [thread 16892] [293.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:29:14.177] [bmv2] [T] [thread 16892] [293.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:29:14.177] [bmv2] [T] [thread 16892] [293.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:29:14.177] [bmv2] [T] [thread 16892] [293.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:29:14.177] [bmv2] [T] [thread 16892] [293.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:29:14.177] [bmv2] [T] [thread 16892] [293.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:29:14.177] [bmv2] [T] [thread 16892] [293.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:29:14.177] [bmv2] [D] [thread 16892] [293.0] [cxt 0] Pipeline 'ingress': end
[12:29:14.177] [bmv2] [D] [thread 16892] [293.0] [cxt 0] Egress port is 1
[12:29:14.177] [bmv2] [D] [thread 16894] [293.0] [cxt 0] Pipeline 'egress': start
[12:29:14.177] [bmv2] [T] [thread 16894] [293.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:29:14.177] [bmv2] [T] [thread 16894] [293.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:29:14.177] [bmv2] [D] [thread 16894] [293.0] [cxt 0] Pipeline 'egress': end
[12:29:14.177] [bmv2] [D] [thread 16894] [293.0] [cxt 0] Deparser 'deparser': start
[12:29:14.177] [bmv2] [D] [thread 16894] [293.0] [cxt 0] Updating checksum 'cksum'
[12:29:14.177] [bmv2] [D] [thread 16894] [293.0] [cxt 0] Deparsing header 'ethernet'
[12:29:14.177] [bmv2] [D] [thread 16894] [293.0] [cxt 0] Deparsing header 'resist'
[12:29:14.177] [bmv2] [D] [thread 16894] [293.0] [cxt 0] Deparsing header 'ipv4'
[12:29:14.177] [bmv2] [D] [thread 16894] [293.0] [cxt 0] Deparser 'deparser': end
[12:29:14.177] [bmv2] [D] [thread 16897] [293.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:29:19.213] [bmv2] [D] [thread 16892] [294.0] [cxt 0] Processing packet received on port 1
[12:29:19.213] [bmv2] [D] [thread 16892] [294.0] [cxt 0] Parser 'parser': start
[12:29:19.213] [bmv2] [D] [thread 16892] [294.0] [cxt 0] Parser 'parser' entering state 'start'
[12:29:19.213] [bmv2] [D] [thread 16892] [294.0] [cxt 0] Extracting header 'ethernet'
[12:29:19.213] [bmv2] [D] [thread 16892] [294.0] [cxt 0] Parser state 'start': key is 0600
[12:29:19.213] [bmv2] [T] [thread 16892] [294.0] [cxt 0] Bytes parsed: 14
[12:29:19.213] [bmv2] [D] [thread 16892] [294.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:29:19.213] [bmv2] [D] [thread 16892] [294.0] [cxt 0] Extracting header 'resist'
[12:29:19.213] [bmv2] [D] [thread 16892] [294.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:29:19.213] [bmv2] [T] [thread 16892] [294.0] [cxt 0] Bytes parsed: 30
[12:29:19.213] [bmv2] [D] [thread 16892] [294.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:29:19.213] [bmv2] [D] [thread 16892] [294.0] [cxt 0] Extracting header 'ipv4'
[12:29:19.213] [bmv2] [D] [thread 16892] [294.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:29:19.213] [bmv2] [T] [thread 16892] [294.0] [cxt 0] Bytes parsed: 50
[12:29:19.213] [bmv2] [D] [thread 16892] [294.0] [cxt 0] Parser 'parser': end
[12:29:19.213] [bmv2] [D] [thread 16892] [294.0] [cxt 0] Pipeline 'ingress': start
[12:29:19.213] [bmv2] [T] [thread 16892] [294.0] [cxt 0] Applying table 'tbl_resist171'
[12:29:19.213] [bmv2] [D] [thread 16892] [294.0] [cxt 0] Looking up key:

[12:29:19.213] [bmv2] [D] [thread 16892] [294.0] [cxt 0] Table 'tbl_resist171': miss
[12:29:19.213] [bmv2] [D] [thread 16892] [294.0] [cxt 0] Action entry is resist171 - 
[12:29:19.213] [bmv2] [T] [thread 16892] [294.0] [cxt 0] Action resist171
[12:29:19.213] [bmv2] [T] [thread 16892] [294.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:29:19.213] [bmv2] [T] [thread 16892] [294.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:29:19.213] [bmv2] [T] [thread 16892] [294.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:29:19.213] [bmv2] [T] [thread 16892] [294.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:29:19.213] [bmv2] [T] [thread 16892] [294.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:29:19.213] [bmv2] [T] [thread 16892] [294.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:29:19.213] [bmv2] [T] [thread 16892] [294.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:29:19.213] [bmv2] [T] [thread 16892] [294.0] [cxt 0] Applying table 'tbl_resist186'
[12:29:19.213] [bmv2] [D] [thread 16892] [294.0] [cxt 0] Looking up key:

[12:29:19.213] [bmv2] [D] [thread 16892] [294.0] [cxt 0] Table 'tbl_resist186': miss
[12:29:19.213] [bmv2] [D] [thread 16892] [294.0] [cxt 0] Action entry is resist186 - 
[12:29:19.213] [bmv2] [T] [thread 16892] [294.0] [cxt 0] Action resist186
[12:29:19.213] [bmv2] [T] [thread 16892] [294.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:29:19.213] [bmv2] [T] [thread 16892] [294.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:29:19.213] [bmv2] [D] [thread 16892] [294.0] [cxt 0] Looking up key:

[12:29:19.213] [bmv2] [D] [thread 16892] [294.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:29:19.213] [bmv2] [D] [thread 16892] [294.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:29:19.213] [bmv2] [T] [thread 16892] [294.0] [cxt 0] Action MyIngress.bounce_pkt
[12:29:19.213] [bmv2] [T] [thread 16892] [294.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:29:19.213] [bmv2] [T] [thread 16892] [294.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:29:19.213] [bmv2] [T] [thread 16892] [294.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:29:19.213] [bmv2] [T] [thread 16892] [294.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:29:19.213] [bmv2] [T] [thread 16892] [294.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:29:19.213] [bmv2] [T] [thread 16892] [294.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:29:19.213] [bmv2] [T] [thread 16892] [294.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:29:19.213] [bmv2] [D] [thread 16892] [294.0] [cxt 0] Pipeline 'ingress': end
[12:29:19.213] [bmv2] [D] [thread 16892] [294.0] [cxt 0] Egress port is 1
[12:29:19.213] [bmv2] [D] [thread 16894] [294.0] [cxt 0] Pipeline 'egress': start
[12:29:19.213] [bmv2] [T] [thread 16894] [294.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:29:19.213] [bmv2] [T] [thread 16894] [294.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:29:19.213] [bmv2] [D] [thread 16894] [294.0] [cxt 0] Pipeline 'egress': end
[12:29:19.213] [bmv2] [D] [thread 16894] [294.0] [cxt 0] Deparser 'deparser': start
[12:29:19.213] [bmv2] [D] [thread 16894] [294.0] [cxt 0] Updating checksum 'cksum'
[12:29:19.213] [bmv2] [D] [thread 16894] [294.0] [cxt 0] Deparsing header 'ethernet'
[12:29:19.213] [bmv2] [D] [thread 16894] [294.0] [cxt 0] Deparsing header 'resist'
[12:29:19.213] [bmv2] [D] [thread 16894] [294.0] [cxt 0] Deparsing header 'ipv4'
[12:29:19.213] [bmv2] [D] [thread 16894] [294.0] [cxt 0] Deparser 'deparser': end
[12:29:19.213] [bmv2] [D] [thread 16897] [294.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:29:24.260] [bmv2] [D] [thread 16892] [295.0] [cxt 0] Processing packet received on port 1
[12:29:24.260] [bmv2] [D] [thread 16892] [295.0] [cxt 0] Parser 'parser': start
[12:29:24.260] [bmv2] [D] [thread 16892] [295.0] [cxt 0] Parser 'parser' entering state 'start'
[12:29:24.260] [bmv2] [D] [thread 16892] [295.0] [cxt 0] Extracting header 'ethernet'
[12:29:24.260] [bmv2] [D] [thread 16892] [295.0] [cxt 0] Parser state 'start': key is 0600
[12:29:24.260] [bmv2] [T] [thread 16892] [295.0] [cxt 0] Bytes parsed: 14
[12:29:24.260] [bmv2] [D] [thread 16892] [295.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:29:24.260] [bmv2] [D] [thread 16892] [295.0] [cxt 0] Extracting header 'resist'
[12:29:24.260] [bmv2] [D] [thread 16892] [295.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:29:24.260] [bmv2] [T] [thread 16892] [295.0] [cxt 0] Bytes parsed: 30
[12:29:24.260] [bmv2] [D] [thread 16892] [295.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:29:24.260] [bmv2] [D] [thread 16892] [295.0] [cxt 0] Extracting header 'ipv4'
[12:29:24.260] [bmv2] [D] [thread 16892] [295.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:29:24.260] [bmv2] [T] [thread 16892] [295.0] [cxt 0] Bytes parsed: 50
[12:29:24.260] [bmv2] [D] [thread 16892] [295.0] [cxt 0] Parser 'parser': end
[12:29:24.260] [bmv2] [D] [thread 16892] [295.0] [cxt 0] Pipeline 'ingress': start
[12:29:24.260] [bmv2] [T] [thread 16892] [295.0] [cxt 0] Applying table 'tbl_resist171'
[12:29:24.260] [bmv2] [D] [thread 16892] [295.0] [cxt 0] Looking up key:

[12:29:24.260] [bmv2] [D] [thread 16892] [295.0] [cxt 0] Table 'tbl_resist171': miss
[12:29:24.260] [bmv2] [D] [thread 16892] [295.0] [cxt 0] Action entry is resist171 - 
[12:29:24.260] [bmv2] [T] [thread 16892] [295.0] [cxt 0] Action resist171
[12:29:24.260] [bmv2] [T] [thread 16892] [295.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:29:24.260] [bmv2] [T] [thread 16892] [295.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:29:24.260] [bmv2] [T] [thread 16892] [295.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:29:24.260] [bmv2] [T] [thread 16892] [295.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:29:24.260] [bmv2] [T] [thread 16892] [295.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:29:24.260] [bmv2] [T] [thread 16892] [295.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:29:24.260] [bmv2] [T] [thread 16892] [295.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:29:24.260] [bmv2] [T] [thread 16892] [295.0] [cxt 0] Applying table 'tbl_resist186'
[12:29:24.260] [bmv2] [D] [thread 16892] [295.0] [cxt 0] Looking up key:

[12:29:24.260] [bmv2] [D] [thread 16892] [295.0] [cxt 0] Table 'tbl_resist186': miss
[12:29:24.260] [bmv2] [D] [thread 16892] [295.0] [cxt 0] Action entry is resist186 - 
[12:29:24.260] [bmv2] [T] [thread 16892] [295.0] [cxt 0] Action resist186
[12:29:24.260] [bmv2] [T] [thread 16892] [295.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:29:24.260] [bmv2] [T] [thread 16892] [295.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:29:24.260] [bmv2] [D] [thread 16892] [295.0] [cxt 0] Looking up key:

[12:29:24.260] [bmv2] [D] [thread 16892] [295.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:29:24.260] [bmv2] [D] [thread 16892] [295.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:29:24.260] [bmv2] [T] [thread 16892] [295.0] [cxt 0] Action MyIngress.bounce_pkt
[12:29:24.260] [bmv2] [T] [thread 16892] [295.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:29:24.260] [bmv2] [T] [thread 16892] [295.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:29:24.260] [bmv2] [T] [thread 16892] [295.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:29:24.260] [bmv2] [T] [thread 16892] [295.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:29:24.260] [bmv2] [T] [thread 16892] [295.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:29:24.260] [bmv2] [T] [thread 16892] [295.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:29:24.260] [bmv2] [T] [thread 16892] [295.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:29:24.260] [bmv2] [D] [thread 16892] [295.0] [cxt 0] Pipeline 'ingress': end
[12:29:24.260] [bmv2] [D] [thread 16892] [295.0] [cxt 0] Egress port is 1
[12:29:24.260] [bmv2] [D] [thread 16894] [295.0] [cxt 0] Pipeline 'egress': start
[12:29:24.260] [bmv2] [T] [thread 16894] [295.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:29:24.260] [bmv2] [T] [thread 16894] [295.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:29:24.260] [bmv2] [D] [thread 16894] [295.0] [cxt 0] Pipeline 'egress': end
[12:29:24.260] [bmv2] [D] [thread 16894] [295.0] [cxt 0] Deparser 'deparser': start
[12:29:24.260] [bmv2] [D] [thread 16894] [295.0] [cxt 0] Updating checksum 'cksum'
[12:29:24.260] [bmv2] [D] [thread 16894] [295.0] [cxt 0] Deparsing header 'ethernet'
[12:29:24.260] [bmv2] [D] [thread 16894] [295.0] [cxt 0] Deparsing header 'resist'
[12:29:24.260] [bmv2] [D] [thread 16894] [295.0] [cxt 0] Deparsing header 'ipv4'
[12:29:24.260] [bmv2] [D] [thread 16894] [295.0] [cxt 0] Deparser 'deparser': end
[12:29:24.260] [bmv2] [D] [thread 16897] [295.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:29:29.296] [bmv2] [D] [thread 16892] [296.0] [cxt 0] Processing packet received on port 1
[12:29:29.296] [bmv2] [D] [thread 16892] [296.0] [cxt 0] Parser 'parser': start
[12:29:29.296] [bmv2] [D] [thread 16892] [296.0] [cxt 0] Parser 'parser' entering state 'start'
[12:29:29.296] [bmv2] [D] [thread 16892] [296.0] [cxt 0] Extracting header 'ethernet'
[12:29:29.296] [bmv2] [D] [thread 16892] [296.0] [cxt 0] Parser state 'start': key is 0600
[12:29:29.296] [bmv2] [T] [thread 16892] [296.0] [cxt 0] Bytes parsed: 14
[12:29:29.296] [bmv2] [D] [thread 16892] [296.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:29:29.296] [bmv2] [D] [thread 16892] [296.0] [cxt 0] Extracting header 'resist'
[12:29:29.296] [bmv2] [D] [thread 16892] [296.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:29:29.296] [bmv2] [T] [thread 16892] [296.0] [cxt 0] Bytes parsed: 30
[12:29:29.296] [bmv2] [D] [thread 16892] [296.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:29:29.296] [bmv2] [D] [thread 16892] [296.0] [cxt 0] Extracting header 'ipv4'
[12:29:29.296] [bmv2] [D] [thread 16892] [296.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:29:29.296] [bmv2] [T] [thread 16892] [296.0] [cxt 0] Bytes parsed: 50
[12:29:29.296] [bmv2] [D] [thread 16892] [296.0] [cxt 0] Parser 'parser': end
[12:29:29.296] [bmv2] [D] [thread 16892] [296.0] [cxt 0] Pipeline 'ingress': start
[12:29:29.296] [bmv2] [T] [thread 16892] [296.0] [cxt 0] Applying table 'tbl_resist171'
[12:29:29.296] [bmv2] [D] [thread 16892] [296.0] [cxt 0] Looking up key:

[12:29:29.296] [bmv2] [D] [thread 16892] [296.0] [cxt 0] Table 'tbl_resist171': miss
[12:29:29.296] [bmv2] [D] [thread 16892] [296.0] [cxt 0] Action entry is resist171 - 
[12:29:29.296] [bmv2] [T] [thread 16892] [296.0] [cxt 0] Action resist171
[12:29:29.296] [bmv2] [T] [thread 16892] [296.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:29:29.297] [bmv2] [T] [thread 16892] [296.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:29:29.297] [bmv2] [T] [thread 16892] [296.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:29:29.297] [bmv2] [T] [thread 16892] [296.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:29:29.297] [bmv2] [T] [thread 16892] [296.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:29:29.297] [bmv2] [T] [thread 16892] [296.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:29:29.297] [bmv2] [T] [thread 16892] [296.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:29:29.297] [bmv2] [T] [thread 16892] [296.0] [cxt 0] Applying table 'tbl_resist186'
[12:29:29.297] [bmv2] [D] [thread 16892] [296.0] [cxt 0] Looking up key:

[12:29:29.297] [bmv2] [D] [thread 16892] [296.0] [cxt 0] Table 'tbl_resist186': miss
[12:29:29.297] [bmv2] [D] [thread 16892] [296.0] [cxt 0] Action entry is resist186 - 
[12:29:29.297] [bmv2] [T] [thread 16892] [296.0] [cxt 0] Action resist186
[12:29:29.297] [bmv2] [T] [thread 16892] [296.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:29:29.297] [bmv2] [T] [thread 16892] [296.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:29:29.297] [bmv2] [D] [thread 16892] [296.0] [cxt 0] Looking up key:

[12:29:29.297] [bmv2] [D] [thread 16892] [296.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:29:29.297] [bmv2] [D] [thread 16892] [296.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:29:29.297] [bmv2] [T] [thread 16892] [296.0] [cxt 0] Action MyIngress.bounce_pkt
[12:29:29.297] [bmv2] [T] [thread 16892] [296.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:29:29.297] [bmv2] [T] [thread 16892] [296.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:29:29.297] [bmv2] [T] [thread 16892] [296.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:29:29.297] [bmv2] [T] [thread 16892] [296.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:29:29.297] [bmv2] [T] [thread 16892] [296.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:29:29.297] [bmv2] [T] [thread 16892] [296.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:29:29.297] [bmv2] [T] [thread 16892] [296.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:29:29.297] [bmv2] [D] [thread 16892] [296.0] [cxt 0] Pipeline 'ingress': end
[12:29:29.297] [bmv2] [D] [thread 16892] [296.0] [cxt 0] Egress port is 1
[12:29:29.297] [bmv2] [D] [thread 16894] [296.0] [cxt 0] Pipeline 'egress': start
[12:29:29.297] [bmv2] [T] [thread 16894] [296.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:29:29.297] [bmv2] [T] [thread 16894] [296.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:29:29.297] [bmv2] [D] [thread 16894] [296.0] [cxt 0] Pipeline 'egress': end
[12:29:29.297] [bmv2] [D] [thread 16894] [296.0] [cxt 0] Deparser 'deparser': start
[12:29:29.297] [bmv2] [D] [thread 16894] [296.0] [cxt 0] Updating checksum 'cksum'
[12:29:29.297] [bmv2] [D] [thread 16894] [296.0] [cxt 0] Deparsing header 'ethernet'
[12:29:29.297] [bmv2] [D] [thread 16894] [296.0] [cxt 0] Deparsing header 'resist'
[12:29:29.297] [bmv2] [D] [thread 16894] [296.0] [cxt 0] Deparsing header 'ipv4'
[12:29:29.297] [bmv2] [D] [thread 16894] [296.0] [cxt 0] Deparser 'deparser': end
[12:29:29.297] [bmv2] [D] [thread 16897] [296.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:29:34.389] [bmv2] [D] [thread 16892] [297.0] [cxt 0] Processing packet received on port 1
[12:29:34.389] [bmv2] [D] [thread 16892] [297.0] [cxt 0] Parser 'parser': start
[12:29:34.389] [bmv2] [D] [thread 16892] [297.0] [cxt 0] Parser 'parser' entering state 'start'
[12:29:34.389] [bmv2] [D] [thread 16892] [297.0] [cxt 0] Extracting header 'ethernet'
[12:29:34.389] [bmv2] [D] [thread 16892] [297.0] [cxt 0] Parser state 'start': key is 0600
[12:29:34.389] [bmv2] [T] [thread 16892] [297.0] [cxt 0] Bytes parsed: 14
[12:29:34.389] [bmv2] [D] [thread 16892] [297.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:29:34.389] [bmv2] [D] [thread 16892] [297.0] [cxt 0] Extracting header 'resist'
[12:29:34.389] [bmv2] [D] [thread 16892] [297.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:29:34.389] [bmv2] [T] [thread 16892] [297.0] [cxt 0] Bytes parsed: 30
[12:29:34.389] [bmv2] [D] [thread 16892] [297.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:29:34.389] [bmv2] [D] [thread 16892] [297.0] [cxt 0] Extracting header 'ipv4'
[12:29:34.389] [bmv2] [D] [thread 16892] [297.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:29:34.389] [bmv2] [T] [thread 16892] [297.0] [cxt 0] Bytes parsed: 50
[12:29:34.389] [bmv2] [D] [thread 16892] [297.0] [cxt 0] Parser 'parser': end
[12:29:34.389] [bmv2] [D] [thread 16892] [297.0] [cxt 0] Pipeline 'ingress': start
[12:29:34.389] [bmv2] [T] [thread 16892] [297.0] [cxt 0] Applying table 'tbl_resist171'
[12:29:34.389] [bmv2] [D] [thread 16892] [297.0] [cxt 0] Looking up key:

[12:29:34.389] [bmv2] [D] [thread 16892] [297.0] [cxt 0] Table 'tbl_resist171': miss
[12:29:34.389] [bmv2] [D] [thread 16892] [297.0] [cxt 0] Action entry is resist171 - 
[12:29:34.389] [bmv2] [T] [thread 16892] [297.0] [cxt 0] Action resist171
[12:29:34.389] [bmv2] [T] [thread 16892] [297.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:29:34.389] [bmv2] [T] [thread 16892] [297.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:29:34.389] [bmv2] [T] [thread 16892] [297.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:29:34.389] [bmv2] [T] [thread 16892] [297.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:29:34.389] [bmv2] [T] [thread 16892] [297.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:29:34.389] [bmv2] [T] [thread 16892] [297.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:29:34.389] [bmv2] [T] [thread 16892] [297.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:29:34.389] [bmv2] [T] [thread 16892] [297.0] [cxt 0] Applying table 'tbl_resist186'
[12:29:34.389] [bmv2] [D] [thread 16892] [297.0] [cxt 0] Looking up key:

[12:29:34.389] [bmv2] [D] [thread 16892] [297.0] [cxt 0] Table 'tbl_resist186': miss
[12:29:34.389] [bmv2] [D] [thread 16892] [297.0] [cxt 0] Action entry is resist186 - 
[12:29:34.389] [bmv2] [T] [thread 16892] [297.0] [cxt 0] Action resist186
[12:29:34.389] [bmv2] [T] [thread 16892] [297.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:29:34.389] [bmv2] [T] [thread 16892] [297.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:29:34.389] [bmv2] [D] [thread 16892] [297.0] [cxt 0] Looking up key:

[12:29:34.389] [bmv2] [D] [thread 16892] [297.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:29:34.389] [bmv2] [D] [thread 16892] [297.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:29:34.389] [bmv2] [T] [thread 16892] [297.0] [cxt 0] Action MyIngress.bounce_pkt
[12:29:34.389] [bmv2] [T] [thread 16892] [297.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:29:34.389] [bmv2] [T] [thread 16892] [297.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:29:34.389] [bmv2] [T] [thread 16892] [297.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:29:34.389] [bmv2] [T] [thread 16892] [297.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:29:34.390] [bmv2] [T] [thread 16892] [297.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:29:34.390] [bmv2] [T] [thread 16892] [297.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:29:34.390] [bmv2] [T] [thread 16892] [297.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:29:34.390] [bmv2] [D] [thread 16892] [297.0] [cxt 0] Pipeline 'ingress': end
[12:29:34.390] [bmv2] [D] [thread 16892] [297.0] [cxt 0] Egress port is 1
[12:29:34.390] [bmv2] [D] [thread 16894] [297.0] [cxt 0] Pipeline 'egress': start
[12:29:34.390] [bmv2] [T] [thread 16894] [297.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:29:34.390] [bmv2] [T] [thread 16894] [297.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:29:34.390] [bmv2] [D] [thread 16894] [297.0] [cxt 0] Pipeline 'egress': end
[12:29:34.390] [bmv2] [D] [thread 16894] [297.0] [cxt 0] Deparser 'deparser': start
[12:29:34.390] [bmv2] [D] [thread 16894] [297.0] [cxt 0] Updating checksum 'cksum'
[12:29:34.390] [bmv2] [D] [thread 16894] [297.0] [cxt 0] Deparsing header 'ethernet'
[12:29:34.390] [bmv2] [D] [thread 16894] [297.0] [cxt 0] Deparsing header 'resist'
[12:29:34.390] [bmv2] [D] [thread 16894] [297.0] [cxt 0] Deparsing header 'ipv4'
[12:29:34.390] [bmv2] [D] [thread 16894] [297.0] [cxt 0] Deparser 'deparser': end
[12:29:34.390] [bmv2] [D] [thread 16897] [297.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:29:39.432] [bmv2] [D] [thread 16892] [298.0] [cxt 0] Processing packet received on port 1
[12:29:39.432] [bmv2] [D] [thread 16892] [298.0] [cxt 0] Parser 'parser': start
[12:29:39.432] [bmv2] [D] [thread 16892] [298.0] [cxt 0] Parser 'parser' entering state 'start'
[12:29:39.432] [bmv2] [D] [thread 16892] [298.0] [cxt 0] Extracting header 'ethernet'
[12:29:39.432] [bmv2] [D] [thread 16892] [298.0] [cxt 0] Parser state 'start': key is 0600
[12:29:39.432] [bmv2] [T] [thread 16892] [298.0] [cxt 0] Bytes parsed: 14
[12:29:39.432] [bmv2] [D] [thread 16892] [298.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:29:39.432] [bmv2] [D] [thread 16892] [298.0] [cxt 0] Extracting header 'resist'
[12:29:39.432] [bmv2] [D] [thread 16892] [298.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:29:39.432] [bmv2] [T] [thread 16892] [298.0] [cxt 0] Bytes parsed: 30
[12:29:39.432] [bmv2] [D] [thread 16892] [298.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:29:39.432] [bmv2] [D] [thread 16892] [298.0] [cxt 0] Extracting header 'ipv4'
[12:29:39.432] [bmv2] [D] [thread 16892] [298.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:29:39.432] [bmv2] [T] [thread 16892] [298.0] [cxt 0] Bytes parsed: 50
[12:29:39.432] [bmv2] [D] [thread 16892] [298.0] [cxt 0] Parser 'parser': end
[12:29:39.432] [bmv2] [D] [thread 16892] [298.0] [cxt 0] Pipeline 'ingress': start
[12:29:39.432] [bmv2] [T] [thread 16892] [298.0] [cxt 0] Applying table 'tbl_resist171'
[12:29:39.432] [bmv2] [D] [thread 16892] [298.0] [cxt 0] Looking up key:

[12:29:39.432] [bmv2] [D] [thread 16892] [298.0] [cxt 0] Table 'tbl_resist171': miss
[12:29:39.432] [bmv2] [D] [thread 16892] [298.0] [cxt 0] Action entry is resist171 - 
[12:29:39.432] [bmv2] [T] [thread 16892] [298.0] [cxt 0] Action resist171
[12:29:39.432] [bmv2] [T] [thread 16892] [298.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:29:39.432] [bmv2] [T] [thread 16892] [298.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:29:39.432] [bmv2] [T] [thread 16892] [298.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:29:39.432] [bmv2] [T] [thread 16892] [298.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:29:39.432] [bmv2] [T] [thread 16892] [298.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:29:39.432] [bmv2] [T] [thread 16892] [298.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:29:39.432] [bmv2] [T] [thread 16892] [298.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:29:39.432] [bmv2] [T] [thread 16892] [298.0] [cxt 0] Applying table 'tbl_resist186'
[12:29:39.432] [bmv2] [D] [thread 16892] [298.0] [cxt 0] Looking up key:

[12:29:39.432] [bmv2] [D] [thread 16892] [298.0] [cxt 0] Table 'tbl_resist186': miss
[12:29:39.432] [bmv2] [D] [thread 16892] [298.0] [cxt 0] Action entry is resist186 - 
[12:29:39.432] [bmv2] [T] [thread 16892] [298.0] [cxt 0] Action resist186
[12:29:39.432] [bmv2] [T] [thread 16892] [298.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:29:39.432] [bmv2] [T] [thread 16892] [298.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:29:39.432] [bmv2] [D] [thread 16892] [298.0] [cxt 0] Looking up key:

[12:29:39.432] [bmv2] [D] [thread 16892] [298.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:29:39.432] [bmv2] [D] [thread 16892] [298.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:29:39.432] [bmv2] [T] [thread 16892] [298.0] [cxt 0] Action MyIngress.bounce_pkt
[12:29:39.432] [bmv2] [T] [thread 16892] [298.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:29:39.432] [bmv2] [T] [thread 16892] [298.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:29:39.432] [bmv2] [T] [thread 16892] [298.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:29:39.432] [bmv2] [T] [thread 16892] [298.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:29:39.432] [bmv2] [T] [thread 16892] [298.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:29:39.432] [bmv2] [T] [thread 16892] [298.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:29:39.432] [bmv2] [T] [thread 16892] [298.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:29:39.432] [bmv2] [D] [thread 16892] [298.0] [cxt 0] Pipeline 'ingress': end
[12:29:39.432] [bmv2] [D] [thread 16892] [298.0] [cxt 0] Egress port is 1
[12:29:39.432] [bmv2] [D] [thread 16894] [298.0] [cxt 0] Pipeline 'egress': start
[12:29:39.432] [bmv2] [T] [thread 16894] [298.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:29:39.433] [bmv2] [T] [thread 16894] [298.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:29:39.433] [bmv2] [D] [thread 16894] [298.0] [cxt 0] Pipeline 'egress': end
[12:29:39.433] [bmv2] [D] [thread 16894] [298.0] [cxt 0] Deparser 'deparser': start
[12:29:39.433] [bmv2] [D] [thread 16894] [298.0] [cxt 0] Updating checksum 'cksum'
[12:29:39.433] [bmv2] [D] [thread 16894] [298.0] [cxt 0] Deparsing header 'ethernet'
[12:29:39.433] [bmv2] [D] [thread 16894] [298.0] [cxt 0] Deparsing header 'resist'
[12:29:39.433] [bmv2] [D] [thread 16894] [298.0] [cxt 0] Deparsing header 'ipv4'
[12:29:39.433] [bmv2] [D] [thread 16894] [298.0] [cxt 0] Deparser 'deparser': end
[12:29:39.433] [bmv2] [D] [thread 16897] [298.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:29:44.481] [bmv2] [D] [thread 16892] [299.0] [cxt 0] Processing packet received on port 1
[12:29:44.481] [bmv2] [D] [thread 16892] [299.0] [cxt 0] Parser 'parser': start
[12:29:44.481] [bmv2] [D] [thread 16892] [299.0] [cxt 0] Parser 'parser' entering state 'start'
[12:29:44.481] [bmv2] [D] [thread 16892] [299.0] [cxt 0] Extracting header 'ethernet'
[12:29:44.481] [bmv2] [D] [thread 16892] [299.0] [cxt 0] Parser state 'start': key is 0600
[12:29:44.481] [bmv2] [T] [thread 16892] [299.0] [cxt 0] Bytes parsed: 14
[12:29:44.481] [bmv2] [D] [thread 16892] [299.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:29:44.481] [bmv2] [D] [thread 16892] [299.0] [cxt 0] Extracting header 'resist'
[12:29:44.481] [bmv2] [D] [thread 16892] [299.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:29:44.481] [bmv2] [T] [thread 16892] [299.0] [cxt 0] Bytes parsed: 30
[12:29:44.481] [bmv2] [D] [thread 16892] [299.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:29:44.481] [bmv2] [D] [thread 16892] [299.0] [cxt 0] Extracting header 'ipv4'
[12:29:44.481] [bmv2] [D] [thread 16892] [299.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:29:44.481] [bmv2] [T] [thread 16892] [299.0] [cxt 0] Bytes parsed: 50
[12:29:44.481] [bmv2] [D] [thread 16892] [299.0] [cxt 0] Parser 'parser': end
[12:29:44.481] [bmv2] [D] [thread 16892] [299.0] [cxt 0] Pipeline 'ingress': start
[12:29:44.481] [bmv2] [T] [thread 16892] [299.0] [cxt 0] Applying table 'tbl_resist171'
[12:29:44.481] [bmv2] [D] [thread 16892] [299.0] [cxt 0] Looking up key:

[12:29:44.481] [bmv2] [D] [thread 16892] [299.0] [cxt 0] Table 'tbl_resist171': miss
[12:29:44.481] [bmv2] [D] [thread 16892] [299.0] [cxt 0] Action entry is resist171 - 
[12:29:44.481] [bmv2] [T] [thread 16892] [299.0] [cxt 0] Action resist171
[12:29:44.481] [bmv2] [T] [thread 16892] [299.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:29:44.481] [bmv2] [T] [thread 16892] [299.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:29:44.481] [bmv2] [T] [thread 16892] [299.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:29:44.481] [bmv2] [T] [thread 16892] [299.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:29:44.481] [bmv2] [T] [thread 16892] [299.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:29:44.481] [bmv2] [T] [thread 16892] [299.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:29:44.481] [bmv2] [T] [thread 16892] [299.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:29:44.481] [bmv2] [T] [thread 16892] [299.0] [cxt 0] Applying table 'tbl_resist186'
[12:29:44.481] [bmv2] [D] [thread 16892] [299.0] [cxt 0] Looking up key:

[12:29:44.481] [bmv2] [D] [thread 16892] [299.0] [cxt 0] Table 'tbl_resist186': miss
[12:29:44.481] [bmv2] [D] [thread 16892] [299.0] [cxt 0] Action entry is resist186 - 
[12:29:44.481] [bmv2] [T] [thread 16892] [299.0] [cxt 0] Action resist186
[12:29:44.481] [bmv2] [T] [thread 16892] [299.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:29:44.481] [bmv2] [T] [thread 16892] [299.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:29:44.481] [bmv2] [D] [thread 16892] [299.0] [cxt 0] Looking up key:

[12:29:44.481] [bmv2] [D] [thread 16892] [299.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:29:44.481] [bmv2] [D] [thread 16892] [299.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:29:44.481] [bmv2] [T] [thread 16892] [299.0] [cxt 0] Action MyIngress.bounce_pkt
[12:29:44.481] [bmv2] [T] [thread 16892] [299.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:29:44.481] [bmv2] [T] [thread 16892] [299.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:29:44.481] [bmv2] [T] [thread 16892] [299.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:29:44.481] [bmv2] [T] [thread 16892] [299.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:29:44.481] [bmv2] [T] [thread 16892] [299.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:29:44.481] [bmv2] [T] [thread 16892] [299.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:29:44.481] [bmv2] [T] [thread 16892] [299.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:29:44.481] [bmv2] [D] [thread 16892] [299.0] [cxt 0] Pipeline 'ingress': end
[12:29:44.481] [bmv2] [D] [thread 16892] [299.0] [cxt 0] Egress port is 1
[12:29:44.481] [bmv2] [D] [thread 16894] [299.0] [cxt 0] Pipeline 'egress': start
[12:29:44.481] [bmv2] [T] [thread 16894] [299.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:29:44.481] [bmv2] [T] [thread 16894] [299.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:29:44.481] [bmv2] [D] [thread 16894] [299.0] [cxt 0] Pipeline 'egress': end
[12:29:44.481] [bmv2] [D] [thread 16894] [299.0] [cxt 0] Deparser 'deparser': start
[12:29:44.481] [bmv2] [D] [thread 16894] [299.0] [cxt 0] Updating checksum 'cksum'
[12:29:44.481] [bmv2] [D] [thread 16894] [299.0] [cxt 0] Deparsing header 'ethernet'
[12:29:44.481] [bmv2] [D] [thread 16894] [299.0] [cxt 0] Deparsing header 'resist'
[12:29:44.481] [bmv2] [D] [thread 16894] [299.0] [cxt 0] Deparsing header 'ipv4'
[12:29:44.481] [bmv2] [D] [thread 16894] [299.0] [cxt 0] Deparser 'deparser': end
[12:29:44.481] [bmv2] [D] [thread 16897] [299.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:29:49.530] [bmv2] [D] [thread 16892] [300.0] [cxt 0] Processing packet received on port 1
[12:29:49.530] [bmv2] [D] [thread 16892] [300.0] [cxt 0] Parser 'parser': start
[12:29:49.530] [bmv2] [D] [thread 16892] [300.0] [cxt 0] Parser 'parser' entering state 'start'
[12:29:49.530] [bmv2] [D] [thread 16892] [300.0] [cxt 0] Extracting header 'ethernet'
[12:29:49.530] [bmv2] [D] [thread 16892] [300.0] [cxt 0] Parser state 'start': key is 0600
[12:29:49.530] [bmv2] [T] [thread 16892] [300.0] [cxt 0] Bytes parsed: 14
[12:29:49.530] [bmv2] [D] [thread 16892] [300.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:29:49.530] [bmv2] [D] [thread 16892] [300.0] [cxt 0] Extracting header 'resist'
[12:29:49.530] [bmv2] [D] [thread 16892] [300.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:29:49.530] [bmv2] [T] [thread 16892] [300.0] [cxt 0] Bytes parsed: 30
[12:29:49.530] [bmv2] [D] [thread 16892] [300.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:29:49.530] [bmv2] [D] [thread 16892] [300.0] [cxt 0] Extracting header 'ipv4'
[12:29:49.530] [bmv2] [D] [thread 16892] [300.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:29:49.530] [bmv2] [T] [thread 16892] [300.0] [cxt 0] Bytes parsed: 50
[12:29:49.530] [bmv2] [D] [thread 16892] [300.0] [cxt 0] Parser 'parser': end
[12:29:49.530] [bmv2] [D] [thread 16892] [300.0] [cxt 0] Pipeline 'ingress': start
[12:29:49.530] [bmv2] [T] [thread 16892] [300.0] [cxt 0] Applying table 'tbl_resist171'
[12:29:49.530] [bmv2] [D] [thread 16892] [300.0] [cxt 0] Looking up key:

[12:29:49.530] [bmv2] [D] [thread 16892] [300.0] [cxt 0] Table 'tbl_resist171': miss
[12:29:49.530] [bmv2] [D] [thread 16892] [300.0] [cxt 0] Action entry is resist171 - 
[12:29:49.530] [bmv2] [T] [thread 16892] [300.0] [cxt 0] Action resist171
[12:29:49.530] [bmv2] [T] [thread 16892] [300.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:29:49.530] [bmv2] [T] [thread 16892] [300.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:29:49.530] [bmv2] [T] [thread 16892] [300.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:29:49.530] [bmv2] [T] [thread 16892] [300.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:29:49.530] [bmv2] [T] [thread 16892] [300.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:29:49.530] [bmv2] [T] [thread 16892] [300.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:29:49.530] [bmv2] [T] [thread 16892] [300.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:29:49.530] [bmv2] [T] [thread 16892] [300.0] [cxt 0] Applying table 'tbl_resist186'
[12:29:49.530] [bmv2] [D] [thread 16892] [300.0] [cxt 0] Looking up key:

[12:29:49.530] [bmv2] [D] [thread 16892] [300.0] [cxt 0] Table 'tbl_resist186': miss
[12:29:49.530] [bmv2] [D] [thread 16892] [300.0] [cxt 0] Action entry is resist186 - 
[12:29:49.530] [bmv2] [T] [thread 16892] [300.0] [cxt 0] Action resist186
[12:29:49.530] [bmv2] [T] [thread 16892] [300.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:29:49.530] [bmv2] [T] [thread 16892] [300.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:29:49.530] [bmv2] [D] [thread 16892] [300.0] [cxt 0] Looking up key:

[12:29:49.530] [bmv2] [D] [thread 16892] [300.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:29:49.530] [bmv2] [D] [thread 16892] [300.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:29:49.530] [bmv2] [T] [thread 16892] [300.0] [cxt 0] Action MyIngress.bounce_pkt
[12:29:49.530] [bmv2] [T] [thread 16892] [300.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:29:49.530] [bmv2] [T] [thread 16892] [300.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:29:49.530] [bmv2] [T] [thread 16892] [300.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:29:49.530] [bmv2] [T] [thread 16892] [300.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:29:49.530] [bmv2] [T] [thread 16892] [300.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:29:49.530] [bmv2] [T] [thread 16892] [300.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:29:49.530] [bmv2] [T] [thread 16892] [300.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:29:49.530] [bmv2] [D] [thread 16892] [300.0] [cxt 0] Pipeline 'ingress': end
[12:29:49.530] [bmv2] [D] [thread 16892] [300.0] [cxt 0] Egress port is 1
[12:29:49.531] [bmv2] [D] [thread 16894] [300.0] [cxt 0] Pipeline 'egress': start
[12:29:49.531] [bmv2] [T] [thread 16894] [300.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:29:49.531] [bmv2] [T] [thread 16894] [300.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:29:49.531] [bmv2] [D] [thread 16894] [300.0] [cxt 0] Pipeline 'egress': end
[12:29:49.531] [bmv2] [D] [thread 16894] [300.0] [cxt 0] Deparser 'deparser': start
[12:29:49.531] [bmv2] [D] [thread 16894] [300.0] [cxt 0] Updating checksum 'cksum'
[12:29:49.531] [bmv2] [D] [thread 16894] [300.0] [cxt 0] Deparsing header 'ethernet'
[12:29:49.531] [bmv2] [D] [thread 16894] [300.0] [cxt 0] Deparsing header 'resist'
[12:29:49.531] [bmv2] [D] [thread 16894] [300.0] [cxt 0] Deparsing header 'ipv4'
[12:29:49.531] [bmv2] [D] [thread 16894] [300.0] [cxt 0] Deparser 'deparser': end
[12:29:49.531] [bmv2] [D] [thread 16897] [300.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:29:54.569] [bmv2] [D] [thread 16892] [301.0] [cxt 0] Processing packet received on port 1
[12:29:54.569] [bmv2] [D] [thread 16892] [301.0] [cxt 0] Parser 'parser': start
[12:29:54.569] [bmv2] [D] [thread 16892] [301.0] [cxt 0] Parser 'parser' entering state 'start'
[12:29:54.569] [bmv2] [D] [thread 16892] [301.0] [cxt 0] Extracting header 'ethernet'
[12:29:54.569] [bmv2] [D] [thread 16892] [301.0] [cxt 0] Parser state 'start': key is 0600
[12:29:54.569] [bmv2] [T] [thread 16892] [301.0] [cxt 0] Bytes parsed: 14
[12:29:54.569] [bmv2] [D] [thread 16892] [301.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:29:54.569] [bmv2] [D] [thread 16892] [301.0] [cxt 0] Extracting header 'resist'
[12:29:54.569] [bmv2] [D] [thread 16892] [301.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:29:54.569] [bmv2] [T] [thread 16892] [301.0] [cxt 0] Bytes parsed: 30
[12:29:54.569] [bmv2] [D] [thread 16892] [301.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:29:54.569] [bmv2] [D] [thread 16892] [301.0] [cxt 0] Extracting header 'ipv4'
[12:29:54.569] [bmv2] [D] [thread 16892] [301.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:29:54.569] [bmv2] [T] [thread 16892] [301.0] [cxt 0] Bytes parsed: 50
[12:29:54.569] [bmv2] [D] [thread 16892] [301.0] [cxt 0] Parser 'parser': end
[12:29:54.569] [bmv2] [D] [thread 16892] [301.0] [cxt 0] Pipeline 'ingress': start
[12:29:54.569] [bmv2] [T] [thread 16892] [301.0] [cxt 0] Applying table 'tbl_resist171'
[12:29:54.569] [bmv2] [D] [thread 16892] [301.0] [cxt 0] Looking up key:

[12:29:54.569] [bmv2] [D] [thread 16892] [301.0] [cxt 0] Table 'tbl_resist171': miss
[12:29:54.569] [bmv2] [D] [thread 16892] [301.0] [cxt 0] Action entry is resist171 - 
[12:29:54.569] [bmv2] [T] [thread 16892] [301.0] [cxt 0] Action resist171
[12:29:54.569] [bmv2] [T] [thread 16892] [301.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:29:54.569] [bmv2] [T] [thread 16892] [301.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:29:54.569] [bmv2] [T] [thread 16892] [301.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:29:54.569] [bmv2] [T] [thread 16892] [301.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:29:54.569] [bmv2] [T] [thread 16892] [301.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:29:54.569] [bmv2] [T] [thread 16892] [301.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:29:54.569] [bmv2] [T] [thread 16892] [301.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:29:54.569] [bmv2] [T] [thread 16892] [301.0] [cxt 0] Applying table 'tbl_resist186'
[12:29:54.569] [bmv2] [D] [thread 16892] [301.0] [cxt 0] Looking up key:

[12:29:54.569] [bmv2] [D] [thread 16892] [301.0] [cxt 0] Table 'tbl_resist186': miss
[12:29:54.569] [bmv2] [D] [thread 16892] [301.0] [cxt 0] Action entry is resist186 - 
[12:29:54.569] [bmv2] [T] [thread 16892] [301.0] [cxt 0] Action resist186
[12:29:54.569] [bmv2] [T] [thread 16892] [301.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:29:54.569] [bmv2] [T] [thread 16892] [301.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:29:54.569] [bmv2] [D] [thread 16892] [301.0] [cxt 0] Looking up key:

[12:29:54.569] [bmv2] [D] [thread 16892] [301.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:29:54.569] [bmv2] [D] [thread 16892] [301.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:29:54.569] [bmv2] [T] [thread 16892] [301.0] [cxt 0] Action MyIngress.bounce_pkt
[12:29:54.569] [bmv2] [T] [thread 16892] [301.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:29:54.569] [bmv2] [T] [thread 16892] [301.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:29:54.569] [bmv2] [T] [thread 16892] [301.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:29:54.569] [bmv2] [T] [thread 16892] [301.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:29:54.569] [bmv2] [T] [thread 16892] [301.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:29:54.569] [bmv2] [T] [thread 16892] [301.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:29:54.569] [bmv2] [T] [thread 16892] [301.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:29:54.569] [bmv2] [D] [thread 16892] [301.0] [cxt 0] Pipeline 'ingress': end
[12:29:54.569] [bmv2] [D] [thread 16892] [301.0] [cxt 0] Egress port is 1
[12:29:54.570] [bmv2] [D] [thread 16894] [301.0] [cxt 0] Pipeline 'egress': start
[12:29:54.570] [bmv2] [T] [thread 16894] [301.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:29:54.570] [bmv2] [T] [thread 16894] [301.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:29:54.570] [bmv2] [D] [thread 16894] [301.0] [cxt 0] Pipeline 'egress': end
[12:29:54.570] [bmv2] [D] [thread 16894] [301.0] [cxt 0] Deparser 'deparser': start
[12:29:54.570] [bmv2] [D] [thread 16894] [301.0] [cxt 0] Updating checksum 'cksum'
[12:29:54.570] [bmv2] [D] [thread 16894] [301.0] [cxt 0] Deparsing header 'ethernet'
[12:29:54.570] [bmv2] [D] [thread 16894] [301.0] [cxt 0] Deparsing header 'resist'
[12:29:54.570] [bmv2] [D] [thread 16894] [301.0] [cxt 0] Deparsing header 'ipv4'
[12:29:54.570] [bmv2] [D] [thread 16894] [301.0] [cxt 0] Deparser 'deparser': end
[12:29:54.570] [bmv2] [D] [thread 16897] [301.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:29:59.612] [bmv2] [D] [thread 16892] [302.0] [cxt 0] Processing packet received on port 1
[12:29:59.612] [bmv2] [D] [thread 16892] [302.0] [cxt 0] Parser 'parser': start
[12:29:59.612] [bmv2] [D] [thread 16892] [302.0] [cxt 0] Parser 'parser' entering state 'start'
[12:29:59.612] [bmv2] [D] [thread 16892] [302.0] [cxt 0] Extracting header 'ethernet'
[12:29:59.612] [bmv2] [D] [thread 16892] [302.0] [cxt 0] Parser state 'start': key is 0600
[12:29:59.612] [bmv2] [T] [thread 16892] [302.0] [cxt 0] Bytes parsed: 14
[12:29:59.612] [bmv2] [D] [thread 16892] [302.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:29:59.612] [bmv2] [D] [thread 16892] [302.0] [cxt 0] Extracting header 'resist'
[12:29:59.612] [bmv2] [D] [thread 16892] [302.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:29:59.612] [bmv2] [T] [thread 16892] [302.0] [cxt 0] Bytes parsed: 30
[12:29:59.612] [bmv2] [D] [thread 16892] [302.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:29:59.612] [bmv2] [D] [thread 16892] [302.0] [cxt 0] Extracting header 'ipv4'
[12:29:59.612] [bmv2] [D] [thread 16892] [302.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:29:59.612] [bmv2] [T] [thread 16892] [302.0] [cxt 0] Bytes parsed: 50
[12:29:59.612] [bmv2] [D] [thread 16892] [302.0] [cxt 0] Parser 'parser': end
[12:29:59.612] [bmv2] [D] [thread 16892] [302.0] [cxt 0] Pipeline 'ingress': start
[12:29:59.612] [bmv2] [T] [thread 16892] [302.0] [cxt 0] Applying table 'tbl_resist171'
[12:29:59.612] [bmv2] [D] [thread 16892] [302.0] [cxt 0] Looking up key:

[12:29:59.612] [bmv2] [D] [thread 16892] [302.0] [cxt 0] Table 'tbl_resist171': miss
[12:29:59.612] [bmv2] [D] [thread 16892] [302.0] [cxt 0] Action entry is resist171 - 
[12:29:59.612] [bmv2] [T] [thread 16892] [302.0] [cxt 0] Action resist171
[12:29:59.612] [bmv2] [T] [thread 16892] [302.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:29:59.612] [bmv2] [T] [thread 16892] [302.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:29:59.612] [bmv2] [T] [thread 16892] [302.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:29:59.612] [bmv2] [T] [thread 16892] [302.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:29:59.612] [bmv2] [T] [thread 16892] [302.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:29:59.612] [bmv2] [T] [thread 16892] [302.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:29:59.612] [bmv2] [T] [thread 16892] [302.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:29:59.612] [bmv2] [T] [thread 16892] [302.0] [cxt 0] Applying table 'tbl_resist186'
[12:29:59.612] [bmv2] [D] [thread 16892] [302.0] [cxt 0] Looking up key:

[12:29:59.612] [bmv2] [D] [thread 16892] [302.0] [cxt 0] Table 'tbl_resist186': miss
[12:29:59.612] [bmv2] [D] [thread 16892] [302.0] [cxt 0] Action entry is resist186 - 
[12:29:59.612] [bmv2] [T] [thread 16892] [302.0] [cxt 0] Action resist186
[12:29:59.612] [bmv2] [T] [thread 16892] [302.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:29:59.612] [bmv2] [T] [thread 16892] [302.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:29:59.612] [bmv2] [D] [thread 16892] [302.0] [cxt 0] Looking up key:

[12:29:59.612] [bmv2] [D] [thread 16892] [302.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:29:59.612] [bmv2] [D] [thread 16892] [302.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:29:59.612] [bmv2] [T] [thread 16892] [302.0] [cxt 0] Action MyIngress.bounce_pkt
[12:29:59.612] [bmv2] [T] [thread 16892] [302.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:29:59.612] [bmv2] [T] [thread 16892] [302.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:29:59.612] [bmv2] [T] [thread 16892] [302.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:29:59.612] [bmv2] [T] [thread 16892] [302.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:29:59.612] [bmv2] [T] [thread 16892] [302.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:29:59.612] [bmv2] [T] [thread 16892] [302.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:29:59.612] [bmv2] [T] [thread 16892] [302.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:29:59.612] [bmv2] [D] [thread 16892] [302.0] [cxt 0] Pipeline 'ingress': end
[12:29:59.612] [bmv2] [D] [thread 16892] [302.0] [cxt 0] Egress port is 1
[12:29:59.613] [bmv2] [D] [thread 16894] [302.0] [cxt 0] Pipeline 'egress': start
[12:29:59.613] [bmv2] [T] [thread 16894] [302.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:29:59.613] [bmv2] [T] [thread 16894] [302.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:29:59.613] [bmv2] [D] [thread 16894] [302.0] [cxt 0] Pipeline 'egress': end
[12:29:59.613] [bmv2] [D] [thread 16894] [302.0] [cxt 0] Deparser 'deparser': start
[12:29:59.613] [bmv2] [D] [thread 16894] [302.0] [cxt 0] Updating checksum 'cksum'
[12:29:59.613] [bmv2] [D] [thread 16894] [302.0] [cxt 0] Deparsing header 'ethernet'
[12:29:59.613] [bmv2] [D] [thread 16894] [302.0] [cxt 0] Deparsing header 'resist'
[12:29:59.613] [bmv2] [D] [thread 16894] [302.0] [cxt 0] Deparsing header 'ipv4'
[12:29:59.613] [bmv2] [D] [thread 16894] [302.0] [cxt 0] Deparser 'deparser': end
[12:29:59.613] [bmv2] [D] [thread 16897] [302.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:30:04.644] [bmv2] [D] [thread 16892] [303.0] [cxt 0] Processing packet received on port 1
[12:30:04.644] [bmv2] [D] [thread 16892] [303.0] [cxt 0] Parser 'parser': start
[12:30:04.644] [bmv2] [D] [thread 16892] [303.0] [cxt 0] Parser 'parser' entering state 'start'
[12:30:04.644] [bmv2] [D] [thread 16892] [303.0] [cxt 0] Extracting header 'ethernet'
[12:30:04.644] [bmv2] [D] [thread 16892] [303.0] [cxt 0] Parser state 'start': key is 0600
[12:30:04.644] [bmv2] [T] [thread 16892] [303.0] [cxt 0] Bytes parsed: 14
[12:30:04.644] [bmv2] [D] [thread 16892] [303.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:30:04.644] [bmv2] [D] [thread 16892] [303.0] [cxt 0] Extracting header 'resist'
[12:30:04.644] [bmv2] [D] [thread 16892] [303.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:30:04.644] [bmv2] [T] [thread 16892] [303.0] [cxt 0] Bytes parsed: 30
[12:30:04.644] [bmv2] [D] [thread 16892] [303.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:30:04.644] [bmv2] [D] [thread 16892] [303.0] [cxt 0] Extracting header 'ipv4'
[12:30:04.644] [bmv2] [D] [thread 16892] [303.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:30:04.644] [bmv2] [T] [thread 16892] [303.0] [cxt 0] Bytes parsed: 50
[12:30:04.644] [bmv2] [D] [thread 16892] [303.0] [cxt 0] Parser 'parser': end
[12:30:04.644] [bmv2] [D] [thread 16892] [303.0] [cxt 0] Pipeline 'ingress': start
[12:30:04.644] [bmv2] [T] [thread 16892] [303.0] [cxt 0] Applying table 'tbl_resist171'
[12:30:04.644] [bmv2] [D] [thread 16892] [303.0] [cxt 0] Looking up key:

[12:30:04.644] [bmv2] [D] [thread 16892] [303.0] [cxt 0] Table 'tbl_resist171': miss
[12:30:04.644] [bmv2] [D] [thread 16892] [303.0] [cxt 0] Action entry is resist171 - 
[12:30:04.644] [bmv2] [T] [thread 16892] [303.0] [cxt 0] Action resist171
[12:30:04.644] [bmv2] [T] [thread 16892] [303.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:30:04.644] [bmv2] [T] [thread 16892] [303.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:30:04.644] [bmv2] [T] [thread 16892] [303.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:30:04.644] [bmv2] [T] [thread 16892] [303.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:30:04.644] [bmv2] [T] [thread 16892] [303.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:30:04.644] [bmv2] [T] [thread 16892] [303.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:30:04.644] [bmv2] [T] [thread 16892] [303.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:30:04.644] [bmv2] [T] [thread 16892] [303.0] [cxt 0] Applying table 'tbl_resist186'
[12:30:04.644] [bmv2] [D] [thread 16892] [303.0] [cxt 0] Looking up key:

[12:30:04.644] [bmv2] [D] [thread 16892] [303.0] [cxt 0] Table 'tbl_resist186': miss
[12:30:04.644] [bmv2] [D] [thread 16892] [303.0] [cxt 0] Action entry is resist186 - 
[12:30:04.644] [bmv2] [T] [thread 16892] [303.0] [cxt 0] Action resist186
[12:30:04.644] [bmv2] [T] [thread 16892] [303.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:30:04.644] [bmv2] [T] [thread 16892] [303.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:30:04.644] [bmv2] [D] [thread 16892] [303.0] [cxt 0] Looking up key:

[12:30:04.644] [bmv2] [D] [thread 16892] [303.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:30:04.644] [bmv2] [D] [thread 16892] [303.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:30:04.644] [bmv2] [T] [thread 16892] [303.0] [cxt 0] Action MyIngress.bounce_pkt
[12:30:04.644] [bmv2] [T] [thread 16892] [303.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:30:04.644] [bmv2] [T] [thread 16892] [303.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:30:04.644] [bmv2] [T] [thread 16892] [303.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:30:04.644] [bmv2] [T] [thread 16892] [303.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:30:04.644] [bmv2] [T] [thread 16892] [303.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:30:04.644] [bmv2] [T] [thread 16892] [303.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:30:04.644] [bmv2] [T] [thread 16892] [303.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:30:04.644] [bmv2] [D] [thread 16892] [303.0] [cxt 0] Pipeline 'ingress': end
[12:30:04.644] [bmv2] [D] [thread 16892] [303.0] [cxt 0] Egress port is 1
[12:30:04.645] [bmv2] [D] [thread 16894] [303.0] [cxt 0] Pipeline 'egress': start
[12:30:04.645] [bmv2] [T] [thread 16894] [303.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:30:04.645] [bmv2] [T] [thread 16894] [303.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:30:04.645] [bmv2] [D] [thread 16894] [303.0] [cxt 0] Pipeline 'egress': end
[12:30:04.645] [bmv2] [D] [thread 16894] [303.0] [cxt 0] Deparser 'deparser': start
[12:30:04.645] [bmv2] [D] [thread 16894] [303.0] [cxt 0] Updating checksum 'cksum'
[12:30:04.645] [bmv2] [D] [thread 16894] [303.0] [cxt 0] Deparsing header 'ethernet'
[12:30:04.645] [bmv2] [D] [thread 16894] [303.0] [cxt 0] Deparsing header 'resist'
[12:30:04.645] [bmv2] [D] [thread 16894] [303.0] [cxt 0] Deparsing header 'ipv4'
[12:30:04.645] [bmv2] [D] [thread 16894] [303.0] [cxt 0] Deparser 'deparser': end
[12:30:04.645] [bmv2] [D] [thread 16897] [303.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:30:09.679] [bmv2] [D] [thread 16892] [304.0] [cxt 0] Processing packet received on port 1
[12:30:09.679] [bmv2] [D] [thread 16892] [304.0] [cxt 0] Parser 'parser': start
[12:30:09.679] [bmv2] [D] [thread 16892] [304.0] [cxt 0] Parser 'parser' entering state 'start'
[12:30:09.679] [bmv2] [D] [thread 16892] [304.0] [cxt 0] Extracting header 'ethernet'
[12:30:09.679] [bmv2] [D] [thread 16892] [304.0] [cxt 0] Parser state 'start': key is 0600
[12:30:09.680] [bmv2] [T] [thread 16892] [304.0] [cxt 0] Bytes parsed: 14
[12:30:09.680] [bmv2] [D] [thread 16892] [304.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:30:09.680] [bmv2] [D] [thread 16892] [304.0] [cxt 0] Extracting header 'resist'
[12:30:09.680] [bmv2] [D] [thread 16892] [304.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:30:09.680] [bmv2] [T] [thread 16892] [304.0] [cxt 0] Bytes parsed: 30
[12:30:09.680] [bmv2] [D] [thread 16892] [304.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:30:09.680] [bmv2] [D] [thread 16892] [304.0] [cxt 0] Extracting header 'ipv4'
[12:30:09.680] [bmv2] [D] [thread 16892] [304.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:30:09.680] [bmv2] [T] [thread 16892] [304.0] [cxt 0] Bytes parsed: 50
[12:30:09.680] [bmv2] [D] [thread 16892] [304.0] [cxt 0] Parser 'parser': end
[12:30:09.680] [bmv2] [D] [thread 16892] [304.0] [cxt 0] Pipeline 'ingress': start
[12:30:09.680] [bmv2] [T] [thread 16892] [304.0] [cxt 0] Applying table 'tbl_resist171'
[12:30:09.680] [bmv2] [D] [thread 16892] [304.0] [cxt 0] Looking up key:

[12:30:09.680] [bmv2] [D] [thread 16892] [304.0] [cxt 0] Table 'tbl_resist171': miss
[12:30:09.680] [bmv2] [D] [thread 16892] [304.0] [cxt 0] Action entry is resist171 - 
[12:30:09.680] [bmv2] [T] [thread 16892] [304.0] [cxt 0] Action resist171
[12:30:09.680] [bmv2] [T] [thread 16892] [304.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:30:09.680] [bmv2] [T] [thread 16892] [304.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:30:09.680] [bmv2] [T] [thread 16892] [304.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:30:09.680] [bmv2] [T] [thread 16892] [304.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:30:09.680] [bmv2] [T] [thread 16892] [304.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:30:09.680] [bmv2] [T] [thread 16892] [304.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:30:09.680] [bmv2] [T] [thread 16892] [304.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:30:09.680] [bmv2] [T] [thread 16892] [304.0] [cxt 0] Applying table 'tbl_resist186'
[12:30:09.680] [bmv2] [D] [thread 16892] [304.0] [cxt 0] Looking up key:

[12:30:09.680] [bmv2] [D] [thread 16892] [304.0] [cxt 0] Table 'tbl_resist186': miss
[12:30:09.680] [bmv2] [D] [thread 16892] [304.0] [cxt 0] Action entry is resist186 - 
[12:30:09.680] [bmv2] [T] [thread 16892] [304.0] [cxt 0] Action resist186
[12:30:09.680] [bmv2] [T] [thread 16892] [304.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:30:09.680] [bmv2] [T] [thread 16892] [304.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:30:09.680] [bmv2] [D] [thread 16892] [304.0] [cxt 0] Looking up key:

[12:30:09.680] [bmv2] [D] [thread 16892] [304.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:30:09.680] [bmv2] [D] [thread 16892] [304.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:30:09.680] [bmv2] [T] [thread 16892] [304.0] [cxt 0] Action MyIngress.bounce_pkt
[12:30:09.680] [bmv2] [T] [thread 16892] [304.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:30:09.680] [bmv2] [T] [thread 16892] [304.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:30:09.680] [bmv2] [T] [thread 16892] [304.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:30:09.680] [bmv2] [T] [thread 16892] [304.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:30:09.680] [bmv2] [T] [thread 16892] [304.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:30:09.680] [bmv2] [T] [thread 16892] [304.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:30:09.680] [bmv2] [T] [thread 16892] [304.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:30:09.680] [bmv2] [D] [thread 16892] [304.0] [cxt 0] Pipeline 'ingress': end
[12:30:09.680] [bmv2] [D] [thread 16892] [304.0] [cxt 0] Egress port is 1
[12:30:09.680] [bmv2] [D] [thread 16894] [304.0] [cxt 0] Pipeline 'egress': start
[12:30:09.680] [bmv2] [T] [thread 16894] [304.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:30:09.680] [bmv2] [T] [thread 16894] [304.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:30:09.680] [bmv2] [D] [thread 16894] [304.0] [cxt 0] Pipeline 'egress': end
[12:30:09.680] [bmv2] [D] [thread 16894] [304.0] [cxt 0] Deparser 'deparser': start
[12:30:09.680] [bmv2] [D] [thread 16894] [304.0] [cxt 0] Updating checksum 'cksum'
[12:30:09.680] [bmv2] [D] [thread 16894] [304.0] [cxt 0] Deparsing header 'ethernet'
[12:30:09.680] [bmv2] [D] [thread 16894] [304.0] [cxt 0] Deparsing header 'resist'
[12:30:09.680] [bmv2] [D] [thread 16894] [304.0] [cxt 0] Deparsing header 'ipv4'
[12:30:09.680] [bmv2] [D] [thread 16894] [304.0] [cxt 0] Deparser 'deparser': end
[12:30:09.680] [bmv2] [D] [thread 16897] [304.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:30:14.716] [bmv2] [D] [thread 16892] [305.0] [cxt 0] Processing packet received on port 1
[12:30:14.716] [bmv2] [D] [thread 16892] [305.0] [cxt 0] Parser 'parser': start
[12:30:14.716] [bmv2] [D] [thread 16892] [305.0] [cxt 0] Parser 'parser' entering state 'start'
[12:30:14.716] [bmv2] [D] [thread 16892] [305.0] [cxt 0] Extracting header 'ethernet'
[12:30:14.716] [bmv2] [D] [thread 16892] [305.0] [cxt 0] Parser state 'start': key is 0600
[12:30:14.716] [bmv2] [T] [thread 16892] [305.0] [cxt 0] Bytes parsed: 14
[12:30:14.716] [bmv2] [D] [thread 16892] [305.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:30:14.716] [bmv2] [D] [thread 16892] [305.0] [cxt 0] Extracting header 'resist'
[12:30:14.716] [bmv2] [D] [thread 16892] [305.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:30:14.716] [bmv2] [T] [thread 16892] [305.0] [cxt 0] Bytes parsed: 30
[12:30:14.716] [bmv2] [D] [thread 16892] [305.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:30:14.716] [bmv2] [D] [thread 16892] [305.0] [cxt 0] Extracting header 'ipv4'
[12:30:14.716] [bmv2] [D] [thread 16892] [305.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:30:14.716] [bmv2] [T] [thread 16892] [305.0] [cxt 0] Bytes parsed: 50
[12:30:14.716] [bmv2] [D] [thread 16892] [305.0] [cxt 0] Parser 'parser': end
[12:30:14.716] [bmv2] [D] [thread 16892] [305.0] [cxt 0] Pipeline 'ingress': start
[12:30:14.716] [bmv2] [T] [thread 16892] [305.0] [cxt 0] Applying table 'tbl_resist171'
[12:30:14.716] [bmv2] [D] [thread 16892] [305.0] [cxt 0] Looking up key:

[12:30:14.716] [bmv2] [D] [thread 16892] [305.0] [cxt 0] Table 'tbl_resist171': miss
[12:30:14.716] [bmv2] [D] [thread 16892] [305.0] [cxt 0] Action entry is resist171 - 
[12:30:14.716] [bmv2] [T] [thread 16892] [305.0] [cxt 0] Action resist171
[12:30:14.716] [bmv2] [T] [thread 16892] [305.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:30:14.716] [bmv2] [T] [thread 16892] [305.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:30:14.716] [bmv2] [T] [thread 16892] [305.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:30:14.716] [bmv2] [T] [thread 16892] [305.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:30:14.716] [bmv2] [T] [thread 16892] [305.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:30:14.716] [bmv2] [T] [thread 16892] [305.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:30:14.717] [bmv2] [T] [thread 16892] [305.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:30:14.717] [bmv2] [T] [thread 16892] [305.0] [cxt 0] Applying table 'tbl_resist186'
[12:30:14.717] [bmv2] [D] [thread 16892] [305.0] [cxt 0] Looking up key:

[12:30:14.717] [bmv2] [D] [thread 16892] [305.0] [cxt 0] Table 'tbl_resist186': miss
[12:30:14.717] [bmv2] [D] [thread 16892] [305.0] [cxt 0] Action entry is resist186 - 
[12:30:14.717] [bmv2] [T] [thread 16892] [305.0] [cxt 0] Action resist186
[12:30:14.717] [bmv2] [T] [thread 16892] [305.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:30:14.717] [bmv2] [T] [thread 16892] [305.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:30:14.717] [bmv2] [D] [thread 16892] [305.0] [cxt 0] Looking up key:

[12:30:14.717] [bmv2] [D] [thread 16892] [305.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:30:14.717] [bmv2] [D] [thread 16892] [305.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:30:14.717] [bmv2] [T] [thread 16892] [305.0] [cxt 0] Action MyIngress.bounce_pkt
[12:30:14.717] [bmv2] [T] [thread 16892] [305.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:30:14.717] [bmv2] [T] [thread 16892] [305.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:30:14.717] [bmv2] [T] [thread 16892] [305.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:30:14.717] [bmv2] [T] [thread 16892] [305.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:30:14.717] [bmv2] [T] [thread 16892] [305.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:30:14.717] [bmv2] [T] [thread 16892] [305.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:30:14.717] [bmv2] [T] [thread 16892] [305.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:30:14.717] [bmv2] [D] [thread 16892] [305.0] [cxt 0] Pipeline 'ingress': end
[12:30:14.717] [bmv2] [D] [thread 16892] [305.0] [cxt 0] Egress port is 1
[12:30:14.717] [bmv2] [D] [thread 16894] [305.0] [cxt 0] Pipeline 'egress': start
[12:30:14.717] [bmv2] [T] [thread 16894] [305.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:30:14.717] [bmv2] [T] [thread 16894] [305.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:30:14.717] [bmv2] [D] [thread 16894] [305.0] [cxt 0] Pipeline 'egress': end
[12:30:14.717] [bmv2] [D] [thread 16894] [305.0] [cxt 0] Deparser 'deparser': start
[12:30:14.717] [bmv2] [D] [thread 16894] [305.0] [cxt 0] Updating checksum 'cksum'
[12:30:14.717] [bmv2] [D] [thread 16894] [305.0] [cxt 0] Deparsing header 'ethernet'
[12:30:14.717] [bmv2] [D] [thread 16894] [305.0] [cxt 0] Deparsing header 'resist'
[12:30:14.717] [bmv2] [D] [thread 16894] [305.0] [cxt 0] Deparsing header 'ipv4'
[12:30:14.717] [bmv2] [D] [thread 16894] [305.0] [cxt 0] Deparser 'deparser': end
[12:30:14.717] [bmv2] [D] [thread 16897] [305.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:30:19.753] [bmv2] [D] [thread 16892] [306.0] [cxt 0] Processing packet received on port 1
[12:30:19.753] [bmv2] [D] [thread 16892] [306.0] [cxt 0] Parser 'parser': start
[12:30:19.753] [bmv2] [D] [thread 16892] [306.0] [cxt 0] Parser 'parser' entering state 'start'
[12:30:19.753] [bmv2] [D] [thread 16892] [306.0] [cxt 0] Extracting header 'ethernet'
[12:30:19.753] [bmv2] [D] [thread 16892] [306.0] [cxt 0] Parser state 'start': key is 0600
[12:30:19.753] [bmv2] [T] [thread 16892] [306.0] [cxt 0] Bytes parsed: 14
[12:30:19.753] [bmv2] [D] [thread 16892] [306.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:30:19.753] [bmv2] [D] [thread 16892] [306.0] [cxt 0] Extracting header 'resist'
[12:30:19.753] [bmv2] [D] [thread 16892] [306.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:30:19.753] [bmv2] [T] [thread 16892] [306.0] [cxt 0] Bytes parsed: 30
[12:30:19.753] [bmv2] [D] [thread 16892] [306.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:30:19.753] [bmv2] [D] [thread 16892] [306.0] [cxt 0] Extracting header 'ipv4'
[12:30:19.753] [bmv2] [D] [thread 16892] [306.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:30:19.753] [bmv2] [T] [thread 16892] [306.0] [cxt 0] Bytes parsed: 50
[12:30:19.753] [bmv2] [D] [thread 16892] [306.0] [cxt 0] Parser 'parser': end
[12:30:19.753] [bmv2] [D] [thread 16892] [306.0] [cxt 0] Pipeline 'ingress': start
[12:30:19.753] [bmv2] [T] [thread 16892] [306.0] [cxt 0] Applying table 'tbl_resist171'
[12:30:19.753] [bmv2] [D] [thread 16892] [306.0] [cxt 0] Looking up key:

[12:30:19.753] [bmv2] [D] [thread 16892] [306.0] [cxt 0] Table 'tbl_resist171': miss
[12:30:19.753] [bmv2] [D] [thread 16892] [306.0] [cxt 0] Action entry is resist171 - 
[12:30:19.753] [bmv2] [T] [thread 16892] [306.0] [cxt 0] Action resist171
[12:30:19.753] [bmv2] [T] [thread 16892] [306.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:30:19.753] [bmv2] [T] [thread 16892] [306.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:30:19.753] [bmv2] [T] [thread 16892] [306.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:30:19.753] [bmv2] [T] [thread 16892] [306.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:30:19.753] [bmv2] [T] [thread 16892] [306.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:30:19.753] [bmv2] [T] [thread 16892] [306.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:30:19.753] [bmv2] [T] [thread 16892] [306.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:30:19.753] [bmv2] [T] [thread 16892] [306.0] [cxt 0] Applying table 'tbl_resist186'
[12:30:19.753] [bmv2] [D] [thread 16892] [306.0] [cxt 0] Looking up key:

[12:30:19.753] [bmv2] [D] [thread 16892] [306.0] [cxt 0] Table 'tbl_resist186': miss
[12:30:19.753] [bmv2] [D] [thread 16892] [306.0] [cxt 0] Action entry is resist186 - 
[12:30:19.753] [bmv2] [T] [thread 16892] [306.0] [cxt 0] Action resist186
[12:30:19.753] [bmv2] [T] [thread 16892] [306.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:30:19.753] [bmv2] [T] [thread 16892] [306.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:30:19.753] [bmv2] [D] [thread 16892] [306.0] [cxt 0] Looking up key:

[12:30:19.753] [bmv2] [D] [thread 16892] [306.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:30:19.753] [bmv2] [D] [thread 16892] [306.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:30:19.753] [bmv2] [T] [thread 16892] [306.0] [cxt 0] Action MyIngress.bounce_pkt
[12:30:19.753] [bmv2] [T] [thread 16892] [306.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:30:19.753] [bmv2] [T] [thread 16892] [306.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:30:19.753] [bmv2] [T] [thread 16892] [306.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:30:19.753] [bmv2] [T] [thread 16892] [306.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:30:19.753] [bmv2] [T] [thread 16892] [306.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:30:19.753] [bmv2] [T] [thread 16892] [306.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:30:19.753] [bmv2] [T] [thread 16892] [306.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:30:19.753] [bmv2] [D] [thread 16892] [306.0] [cxt 0] Pipeline 'ingress': end
[12:30:19.753] [bmv2] [D] [thread 16892] [306.0] [cxt 0] Egress port is 1
[12:30:19.753] [bmv2] [D] [thread 16894] [306.0] [cxt 0] Pipeline 'egress': start
[12:30:19.753] [bmv2] [T] [thread 16894] [306.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:30:19.753] [bmv2] [T] [thread 16894] [306.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:30:19.753] [bmv2] [D] [thread 16894] [306.0] [cxt 0] Pipeline 'egress': end
[12:30:19.753] [bmv2] [D] [thread 16894] [306.0] [cxt 0] Deparser 'deparser': start
[12:30:19.753] [bmv2] [D] [thread 16894] [306.0] [cxt 0] Updating checksum 'cksum'
[12:30:19.753] [bmv2] [D] [thread 16894] [306.0] [cxt 0] Deparsing header 'ethernet'
[12:30:19.753] [bmv2] [D] [thread 16894] [306.0] [cxt 0] Deparsing header 'resist'
[12:30:19.753] [bmv2] [D] [thread 16894] [306.0] [cxt 0] Deparsing header 'ipv4'
[12:30:19.753] [bmv2] [D] [thread 16894] [306.0] [cxt 0] Deparser 'deparser': end
[12:30:19.753] [bmv2] [D] [thread 16897] [306.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:30:24.924] [bmv2] [D] [thread 16892] [307.0] [cxt 0] Processing packet received on port 1
[12:30:24.924] [bmv2] [D] [thread 16892] [307.0] [cxt 0] Parser 'parser': start
[12:30:24.924] [bmv2] [D] [thread 16892] [307.0] [cxt 0] Parser 'parser' entering state 'start'
[12:30:24.924] [bmv2] [D] [thread 16892] [307.0] [cxt 0] Extracting header 'ethernet'
[12:30:24.924] [bmv2] [D] [thread 16892] [307.0] [cxt 0] Parser state 'start': key is 0600
[12:30:24.924] [bmv2] [T] [thread 16892] [307.0] [cxt 0] Bytes parsed: 14
[12:30:24.924] [bmv2] [D] [thread 16892] [307.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:30:24.924] [bmv2] [D] [thread 16892] [307.0] [cxt 0] Extracting header 'resist'
[12:30:24.924] [bmv2] [D] [thread 16892] [307.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:30:24.924] [bmv2] [T] [thread 16892] [307.0] [cxt 0] Bytes parsed: 30
[12:30:24.924] [bmv2] [D] [thread 16892] [307.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:30:24.924] [bmv2] [D] [thread 16892] [307.0] [cxt 0] Extracting header 'ipv4'
[12:30:24.925] [bmv2] [D] [thread 16892] [307.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:30:24.925] [bmv2] [T] [thread 16892] [307.0] [cxt 0] Bytes parsed: 50
[12:30:24.925] [bmv2] [D] [thread 16892] [307.0] [cxt 0] Parser 'parser': end
[12:30:24.925] [bmv2] [D] [thread 16892] [307.0] [cxt 0] Pipeline 'ingress': start
[12:30:24.925] [bmv2] [T] [thread 16892] [307.0] [cxt 0] Applying table 'tbl_resist171'
[12:30:24.925] [bmv2] [D] [thread 16892] [307.0] [cxt 0] Looking up key:

[12:30:24.925] [bmv2] [D] [thread 16892] [307.0] [cxt 0] Table 'tbl_resist171': miss
[12:30:24.925] [bmv2] [D] [thread 16892] [307.0] [cxt 0] Action entry is resist171 - 
[12:30:24.925] [bmv2] [T] [thread 16892] [307.0] [cxt 0] Action resist171
[12:30:24.925] [bmv2] [T] [thread 16892] [307.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:30:24.925] [bmv2] [T] [thread 16892] [307.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:30:24.925] [bmv2] [T] [thread 16892] [307.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:30:24.925] [bmv2] [T] [thread 16892] [307.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:30:24.925] [bmv2] [T] [thread 16892] [307.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:30:24.925] [bmv2] [T] [thread 16892] [307.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:30:24.925] [bmv2] [T] [thread 16892] [307.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:30:24.925] [bmv2] [T] [thread 16892] [307.0] [cxt 0] Applying table 'tbl_resist186'
[12:30:24.925] [bmv2] [D] [thread 16892] [307.0] [cxt 0] Looking up key:

[12:30:24.925] [bmv2] [D] [thread 16892] [307.0] [cxt 0] Table 'tbl_resist186': miss
[12:30:24.925] [bmv2] [D] [thread 16892] [307.0] [cxt 0] Action entry is resist186 - 
[12:30:24.925] [bmv2] [T] [thread 16892] [307.0] [cxt 0] Action resist186
[12:30:24.925] [bmv2] [T] [thread 16892] [307.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:30:24.925] [bmv2] [T] [thread 16892] [307.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:30:24.925] [bmv2] [D] [thread 16892] [307.0] [cxt 0] Looking up key:

[12:30:24.925] [bmv2] [D] [thread 16892] [307.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:30:24.925] [bmv2] [D] [thread 16892] [307.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:30:24.925] [bmv2] [T] [thread 16892] [307.0] [cxt 0] Action MyIngress.bounce_pkt
[12:30:24.925] [bmv2] [T] [thread 16892] [307.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:30:24.925] [bmv2] [T] [thread 16892] [307.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:30:24.925] [bmv2] [T] [thread 16892] [307.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:30:24.925] [bmv2] [T] [thread 16892] [307.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:30:24.925] [bmv2] [T] [thread 16892] [307.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:30:24.925] [bmv2] [T] [thread 16892] [307.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:30:24.925] [bmv2] [T] [thread 16892] [307.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:30:24.925] [bmv2] [D] [thread 16892] [307.0] [cxt 0] Pipeline 'ingress': end
[12:30:24.925] [bmv2] [D] [thread 16892] [307.0] [cxt 0] Egress port is 1
[12:30:24.925] [bmv2] [D] [thread 16894] [307.0] [cxt 0] Pipeline 'egress': start
[12:30:24.925] [bmv2] [T] [thread 16894] [307.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:30:24.925] [bmv2] [T] [thread 16894] [307.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:30:24.925] [bmv2] [D] [thread 16894] [307.0] [cxt 0] Pipeline 'egress': end
[12:30:24.925] [bmv2] [D] [thread 16894] [307.0] [cxt 0] Deparser 'deparser': start
[12:30:24.925] [bmv2] [D] [thread 16894] [307.0] [cxt 0] Updating checksum 'cksum'
[12:30:24.925] [bmv2] [D] [thread 16894] [307.0] [cxt 0] Deparsing header 'ethernet'
[12:30:24.925] [bmv2] [D] [thread 16894] [307.0] [cxt 0] Deparsing header 'resist'
[12:30:24.925] [bmv2] [D] [thread 16894] [307.0] [cxt 0] Deparsing header 'ipv4'
[12:30:24.925] [bmv2] [D] [thread 16894] [307.0] [cxt 0] Deparser 'deparser': end
[12:30:24.925] [bmv2] [D] [thread 16897] [307.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:30:29.984] [bmv2] [D] [thread 16892] [308.0] [cxt 0] Processing packet received on port 1
[12:30:29.984] [bmv2] [D] [thread 16892] [308.0] [cxt 0] Parser 'parser': start
[12:30:29.984] [bmv2] [D] [thread 16892] [308.0] [cxt 0] Parser 'parser' entering state 'start'
[12:30:29.984] [bmv2] [D] [thread 16892] [308.0] [cxt 0] Extracting header 'ethernet'
[12:30:29.984] [bmv2] [D] [thread 16892] [308.0] [cxt 0] Parser state 'start': key is 0600
[12:30:29.984] [bmv2] [T] [thread 16892] [308.0] [cxt 0] Bytes parsed: 14
[12:30:29.984] [bmv2] [D] [thread 16892] [308.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:30:29.984] [bmv2] [D] [thread 16892] [308.0] [cxt 0] Extracting header 'resist'
[12:30:29.984] [bmv2] [D] [thread 16892] [308.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:30:29.984] [bmv2] [T] [thread 16892] [308.0] [cxt 0] Bytes parsed: 30
[12:30:29.984] [bmv2] [D] [thread 16892] [308.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:30:29.984] [bmv2] [D] [thread 16892] [308.0] [cxt 0] Extracting header 'ipv4'
[12:30:29.984] [bmv2] [D] [thread 16892] [308.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:30:29.984] [bmv2] [T] [thread 16892] [308.0] [cxt 0] Bytes parsed: 50
[12:30:29.984] [bmv2] [D] [thread 16892] [308.0] [cxt 0] Parser 'parser': end
[12:30:29.984] [bmv2] [D] [thread 16892] [308.0] [cxt 0] Pipeline 'ingress': start
[12:30:29.984] [bmv2] [T] [thread 16892] [308.0] [cxt 0] Applying table 'tbl_resist171'
[12:30:29.984] [bmv2] [D] [thread 16892] [308.0] [cxt 0] Looking up key:

[12:30:29.984] [bmv2] [D] [thread 16892] [308.0] [cxt 0] Table 'tbl_resist171': miss
[12:30:29.984] [bmv2] [D] [thread 16892] [308.0] [cxt 0] Action entry is resist171 - 
[12:30:29.984] [bmv2] [T] [thread 16892] [308.0] [cxt 0] Action resist171
[12:30:29.984] [bmv2] [T] [thread 16892] [308.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:30:29.984] [bmv2] [T] [thread 16892] [308.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:30:29.984] [bmv2] [T] [thread 16892] [308.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:30:29.984] [bmv2] [T] [thread 16892] [308.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:30:29.984] [bmv2] [T] [thread 16892] [308.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:30:29.984] [bmv2] [T] [thread 16892] [308.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:30:29.984] [bmv2] [T] [thread 16892] [308.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:30:29.984] [bmv2] [T] [thread 16892] [308.0] [cxt 0] Applying table 'tbl_resist186'
[12:30:29.984] [bmv2] [D] [thread 16892] [308.0] [cxt 0] Looking up key:

[12:30:29.984] [bmv2] [D] [thread 16892] [308.0] [cxt 0] Table 'tbl_resist186': miss
[12:30:29.984] [bmv2] [D] [thread 16892] [308.0] [cxt 0] Action entry is resist186 - 
[12:30:29.984] [bmv2] [T] [thread 16892] [308.0] [cxt 0] Action resist186
[12:30:29.984] [bmv2] [T] [thread 16892] [308.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:30:29.984] [bmv2] [T] [thread 16892] [308.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:30:29.984] [bmv2] [D] [thread 16892] [308.0] [cxt 0] Looking up key:

[12:30:29.984] [bmv2] [D] [thread 16892] [308.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:30:29.984] [bmv2] [D] [thread 16892] [308.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:30:29.984] [bmv2] [T] [thread 16892] [308.0] [cxt 0] Action MyIngress.bounce_pkt
[12:30:29.984] [bmv2] [T] [thread 16892] [308.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:30:29.984] [bmv2] [T] [thread 16892] [308.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:30:29.984] [bmv2] [T] [thread 16892] [308.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:30:29.984] [bmv2] [T] [thread 16892] [308.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:30:29.984] [bmv2] [T] [thread 16892] [308.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:30:29.984] [bmv2] [T] [thread 16892] [308.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:30:29.984] [bmv2] [T] [thread 16892] [308.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:30:29.984] [bmv2] [D] [thread 16892] [308.0] [cxt 0] Pipeline 'ingress': end
[12:30:29.984] [bmv2] [D] [thread 16892] [308.0] [cxt 0] Egress port is 1
[12:30:29.984] [bmv2] [D] [thread 16894] [308.0] [cxt 0] Pipeline 'egress': start
[12:30:29.984] [bmv2] [T] [thread 16894] [308.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:30:29.984] [bmv2] [T] [thread 16894] [308.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:30:29.984] [bmv2] [D] [thread 16894] [308.0] [cxt 0] Pipeline 'egress': end
[12:30:29.984] [bmv2] [D] [thread 16894] [308.0] [cxt 0] Deparser 'deparser': start
[12:30:29.984] [bmv2] [D] [thread 16894] [308.0] [cxt 0] Updating checksum 'cksum'
[12:30:29.984] [bmv2] [D] [thread 16894] [308.0] [cxt 0] Deparsing header 'ethernet'
[12:30:29.984] [bmv2] [D] [thread 16894] [308.0] [cxt 0] Deparsing header 'resist'
[12:30:29.984] [bmv2] [D] [thread 16894] [308.0] [cxt 0] Deparsing header 'ipv4'
[12:30:29.984] [bmv2] [D] [thread 16894] [308.0] [cxt 0] Deparser 'deparser': end
[12:30:29.984] [bmv2] [D] [thread 16897] [308.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:30:35.016] [bmv2] [D] [thread 16892] [309.0] [cxt 0] Processing packet received on port 1
[12:30:35.016] [bmv2] [D] [thread 16892] [309.0] [cxt 0] Parser 'parser': start
[12:30:35.016] [bmv2] [D] [thread 16892] [309.0] [cxt 0] Parser 'parser' entering state 'start'
[12:30:35.016] [bmv2] [D] [thread 16892] [309.0] [cxt 0] Extracting header 'ethernet'
[12:30:35.016] [bmv2] [D] [thread 16892] [309.0] [cxt 0] Parser state 'start': key is 0600
[12:30:35.016] [bmv2] [T] [thread 16892] [309.0] [cxt 0] Bytes parsed: 14
[12:30:35.016] [bmv2] [D] [thread 16892] [309.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:30:35.016] [bmv2] [D] [thread 16892] [309.0] [cxt 0] Extracting header 'resist'
[12:30:35.016] [bmv2] [D] [thread 16892] [309.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:30:35.016] [bmv2] [T] [thread 16892] [309.0] [cxt 0] Bytes parsed: 30
[12:30:35.016] [bmv2] [D] [thread 16892] [309.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:30:35.016] [bmv2] [D] [thread 16892] [309.0] [cxt 0] Extracting header 'ipv4'
[12:30:35.016] [bmv2] [D] [thread 16892] [309.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:30:35.016] [bmv2] [T] [thread 16892] [309.0] [cxt 0] Bytes parsed: 50
[12:30:35.016] [bmv2] [D] [thread 16892] [309.0] [cxt 0] Parser 'parser': end
[12:30:35.016] [bmv2] [D] [thread 16892] [309.0] [cxt 0] Pipeline 'ingress': start
[12:30:35.016] [bmv2] [T] [thread 16892] [309.0] [cxt 0] Applying table 'tbl_resist171'
[12:30:35.016] [bmv2] [D] [thread 16892] [309.0] [cxt 0] Looking up key:

[12:30:35.016] [bmv2] [D] [thread 16892] [309.0] [cxt 0] Table 'tbl_resist171': miss
[12:30:35.016] [bmv2] [D] [thread 16892] [309.0] [cxt 0] Action entry is resist171 - 
[12:30:35.016] [bmv2] [T] [thread 16892] [309.0] [cxt 0] Action resist171
[12:30:35.016] [bmv2] [T] [thread 16892] [309.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:30:35.016] [bmv2] [T] [thread 16892] [309.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:30:35.016] [bmv2] [T] [thread 16892] [309.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:30:35.016] [bmv2] [T] [thread 16892] [309.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:30:35.016] [bmv2] [T] [thread 16892] [309.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:30:35.016] [bmv2] [T] [thread 16892] [309.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:30:35.016] [bmv2] [T] [thread 16892] [309.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:30:35.016] [bmv2] [T] [thread 16892] [309.0] [cxt 0] Applying table 'tbl_resist186'
[12:30:35.016] [bmv2] [D] [thread 16892] [309.0] [cxt 0] Looking up key:

[12:30:35.016] [bmv2] [D] [thread 16892] [309.0] [cxt 0] Table 'tbl_resist186': miss
[12:30:35.016] [bmv2] [D] [thread 16892] [309.0] [cxt 0] Action entry is resist186 - 
[12:30:35.016] [bmv2] [T] [thread 16892] [309.0] [cxt 0] Action resist186
[12:30:35.016] [bmv2] [T] [thread 16892] [309.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:30:35.016] [bmv2] [T] [thread 16892] [309.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:30:35.016] [bmv2] [D] [thread 16892] [309.0] [cxt 0] Looking up key:

[12:30:35.016] [bmv2] [D] [thread 16892] [309.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:30:35.016] [bmv2] [D] [thread 16892] [309.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:30:35.016] [bmv2] [T] [thread 16892] [309.0] [cxt 0] Action MyIngress.bounce_pkt
[12:30:35.016] [bmv2] [T] [thread 16892] [309.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:30:35.016] [bmv2] [T] [thread 16892] [309.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:30:35.017] [bmv2] [T] [thread 16892] [309.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:30:35.017] [bmv2] [T] [thread 16892] [309.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:30:35.017] [bmv2] [T] [thread 16892] [309.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:30:35.017] [bmv2] [T] [thread 16892] [309.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:30:35.017] [bmv2] [T] [thread 16892] [309.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:30:35.017] [bmv2] [D] [thread 16892] [309.0] [cxt 0] Pipeline 'ingress': end
[12:30:35.017] [bmv2] [D] [thread 16892] [309.0] [cxt 0] Egress port is 1
[12:30:35.017] [bmv2] [D] [thread 16894] [309.0] [cxt 0] Pipeline 'egress': start
[12:30:35.017] [bmv2] [T] [thread 16894] [309.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:30:35.017] [bmv2] [T] [thread 16894] [309.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:30:35.017] [bmv2] [D] [thread 16894] [309.0] [cxt 0] Pipeline 'egress': end
[12:30:35.017] [bmv2] [D] [thread 16894] [309.0] [cxt 0] Deparser 'deparser': start
[12:30:35.017] [bmv2] [D] [thread 16894] [309.0] [cxt 0] Updating checksum 'cksum'
[12:30:35.017] [bmv2] [D] [thread 16894] [309.0] [cxt 0] Deparsing header 'ethernet'
[12:30:35.017] [bmv2] [D] [thread 16894] [309.0] [cxt 0] Deparsing header 'resist'
[12:30:35.017] [bmv2] [D] [thread 16894] [309.0] [cxt 0] Deparsing header 'ipv4'
[12:30:35.017] [bmv2] [D] [thread 16894] [309.0] [cxt 0] Deparser 'deparser': end
[12:30:35.017] [bmv2] [D] [thread 16897] [309.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:30:38.557] [bmv2] [D] [thread 16892] [310.0] [cxt 0] Processing packet received on port 16
[12:30:38.557] [bmv2] [D] [thread 16892] [310.0] [cxt 0] Parser 'parser': start
[12:30:38.557] [bmv2] [D] [thread 16892] [310.0] [cxt 0] Parser 'parser' entering state 'start'
[12:30:38.557] [bmv2] [D] [thread 16892] [310.0] [cxt 0] Extracting header 'ethernet'
[12:30:38.557] [bmv2] [D] [thread 16892] [310.0] [cxt 0] Parser state 'start': key is 86dd
[12:30:38.557] [bmv2] [T] [thread 16892] [310.0] [cxt 0] Bytes parsed: 14
[12:30:38.557] [bmv2] [D] [thread 16892] [310.0] [cxt 0] Parser 'parser': end
[12:30:38.557] [bmv2] [D] [thread 16892] [310.0] [cxt 0] Pipeline 'ingress': start
[12:30:38.557] [bmv2] [T] [thread 16892] [310.0] [cxt 0] Applying table 'tbl_resist171'
[12:30:38.557] [bmv2] [D] [thread 16892] [310.0] [cxt 0] Looking up key:

[12:30:38.557] [bmv2] [D] [thread 16892] [310.0] [cxt 0] Table 'tbl_resist171': miss
[12:30:38.557] [bmv2] [D] [thread 16892] [310.0] [cxt 0] Action entry is resist171 - 
[12:30:38.557] [bmv2] [T] [thread 16892] [310.0] [cxt 0] Action resist171
[12:30:38.557] [bmv2] [T] [thread 16892] [310.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:30:38.557] [bmv2] [T] [thread 16892] [310.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:30:38.557] [bmv2] [T] [thread 16892] [310.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:30:38.557] [bmv2] [T] [thread 16892] [310.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:30:38.557] [bmv2] [T] [thread 16892] [310.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:30:38.557] [bmv2] [T] [thread 16892] [310.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:30:38.557] [bmv2] [D] [thread 16892] [310.0] [cxt 0] Pipeline 'ingress': end
[12:30:38.557] [bmv2] [D] [thread 16892] [310.0] [cxt 0] Egress port is 0
[12:30:38.557] [bmv2] [D] [thread 16893] [310.0] [cxt 0] Pipeline 'egress': start
[12:30:38.558] [bmv2] [T] [thread 16893] [310.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:30:38.558] [bmv2] [T] [thread 16893] [310.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:30:38.558] [bmv2] [D] [thread 16893] [310.0] [cxt 0] Pipeline 'egress': end
[12:30:38.558] [bmv2] [D] [thread 16893] [310.0] [cxt 0] Deparser 'deparser': start
[12:30:38.558] [bmv2] [T] [thread 16893] [310.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:30:38.558] [bmv2] [D] [thread 16893] [310.0] [cxt 0] Deparsing header 'ethernet'
[12:30:38.558] [bmv2] [D] [thread 16893] [310.0] [cxt 0] Deparser 'deparser': end
[12:30:38.558] [bmv2] [D] [thread 16897] [310.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:30:40.061] [bmv2] [D] [thread 16892] [311.0] [cxt 0] Processing packet received on port 1
[12:30:40.061] [bmv2] [D] [thread 16892] [311.0] [cxt 0] Parser 'parser': start
[12:30:40.061] [bmv2] [D] [thread 16892] [311.0] [cxt 0] Parser 'parser' entering state 'start'
[12:30:40.061] [bmv2] [D] [thread 16892] [311.0] [cxt 0] Extracting header 'ethernet'
[12:30:40.061] [bmv2] [D] [thread 16892] [311.0] [cxt 0] Parser state 'start': key is 0600
[12:30:40.061] [bmv2] [T] [thread 16892] [311.0] [cxt 0] Bytes parsed: 14
[12:30:40.061] [bmv2] [D] [thread 16892] [311.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:30:40.061] [bmv2] [D] [thread 16892] [311.0] [cxt 0] Extracting header 'resist'
[12:30:40.061] [bmv2] [D] [thread 16892] [311.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:30:40.061] [bmv2] [T] [thread 16892] [311.0] [cxt 0] Bytes parsed: 30
[12:30:40.061] [bmv2] [D] [thread 16892] [311.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:30:40.061] [bmv2] [D] [thread 16892] [311.0] [cxt 0] Extracting header 'ipv4'
[12:30:40.061] [bmv2] [D] [thread 16892] [311.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:30:40.061] [bmv2] [T] [thread 16892] [311.0] [cxt 0] Bytes parsed: 50
[12:30:40.061] [bmv2] [D] [thread 16892] [311.0] [cxt 0] Parser 'parser': end
[12:30:40.061] [bmv2] [D] [thread 16892] [311.0] [cxt 0] Pipeline 'ingress': start
[12:30:40.061] [bmv2] [T] [thread 16892] [311.0] [cxt 0] Applying table 'tbl_resist171'
[12:30:40.061] [bmv2] [D] [thread 16892] [311.0] [cxt 0] Looking up key:

[12:30:40.061] [bmv2] [D] [thread 16892] [311.0] [cxt 0] Table 'tbl_resist171': miss
[12:30:40.061] [bmv2] [D] [thread 16892] [311.0] [cxt 0] Action entry is resist171 - 
[12:30:40.061] [bmv2] [T] [thread 16892] [311.0] [cxt 0] Action resist171
[12:30:40.061] [bmv2] [T] [thread 16892] [311.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:30:40.061] [bmv2] [T] [thread 16892] [311.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:30:40.061] [bmv2] [T] [thread 16892] [311.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:30:40.061] [bmv2] [T] [thread 16892] [311.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:30:40.061] [bmv2] [T] [thread 16892] [311.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:30:40.061] [bmv2] [T] [thread 16892] [311.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:30:40.061] [bmv2] [T] [thread 16892] [311.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:30:40.061] [bmv2] [T] [thread 16892] [311.0] [cxt 0] Applying table 'tbl_resist186'
[12:30:40.061] [bmv2] [D] [thread 16892] [311.0] [cxt 0] Looking up key:

[12:30:40.061] [bmv2] [D] [thread 16892] [311.0] [cxt 0] Table 'tbl_resist186': miss
[12:30:40.061] [bmv2] [D] [thread 16892] [311.0] [cxt 0] Action entry is resist186 - 
[12:30:40.061] [bmv2] [T] [thread 16892] [311.0] [cxt 0] Action resist186
[12:30:40.061] [bmv2] [T] [thread 16892] [311.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:30:40.061] [bmv2] [T] [thread 16892] [311.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:30:40.061] [bmv2] [D] [thread 16892] [311.0] [cxt 0] Looking up key:

[12:30:40.061] [bmv2] [D] [thread 16892] [311.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:30:40.061] [bmv2] [D] [thread 16892] [311.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:30:40.061] [bmv2] [T] [thread 16892] [311.0] [cxt 0] Action MyIngress.bounce_pkt
[12:30:40.061] [bmv2] [T] [thread 16892] [311.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:30:40.061] [bmv2] [T] [thread 16892] [311.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:30:40.061] [bmv2] [T] [thread 16892] [311.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:30:40.061] [bmv2] [T] [thread 16892] [311.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:30:40.061] [bmv2] [T] [thread 16892] [311.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:30:40.061] [bmv2] [T] [thread 16892] [311.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:30:40.061] [bmv2] [T] [thread 16892] [311.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:30:40.061] [bmv2] [D] [thread 16892] [311.0] [cxt 0] Pipeline 'ingress': end
[12:30:40.061] [bmv2] [D] [thread 16892] [311.0] [cxt 0] Egress port is 1
[12:30:40.062] [bmv2] [D] [thread 16894] [311.0] [cxt 0] Pipeline 'egress': start
[12:30:40.062] [bmv2] [T] [thread 16894] [311.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:30:40.062] [bmv2] [T] [thread 16894] [311.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:30:40.062] [bmv2] [D] [thread 16894] [311.0] [cxt 0] Pipeline 'egress': end
[12:30:40.062] [bmv2] [D] [thread 16894] [311.0] [cxt 0] Deparser 'deparser': start
[12:30:40.062] [bmv2] [D] [thread 16894] [311.0] [cxt 0] Updating checksum 'cksum'
[12:30:40.062] [bmv2] [D] [thread 16894] [311.0] [cxt 0] Deparsing header 'ethernet'
[12:30:40.062] [bmv2] [D] [thread 16894] [311.0] [cxt 0] Deparsing header 'resist'
[12:30:40.062] [bmv2] [D] [thread 16894] [311.0] [cxt 0] Deparsing header 'ipv4'
[12:30:40.062] [bmv2] [D] [thread 16894] [311.0] [cxt 0] Deparser 'deparser': end
[12:30:40.062] [bmv2] [D] [thread 16897] [311.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:30:45.107] [bmv2] [D] [thread 16892] [312.0] [cxt 0] Processing packet received on port 1
[12:30:45.107] [bmv2] [D] [thread 16892] [312.0] [cxt 0] Parser 'parser': start
[12:30:45.107] [bmv2] [D] [thread 16892] [312.0] [cxt 0] Parser 'parser' entering state 'start'
[12:30:45.107] [bmv2] [D] [thread 16892] [312.0] [cxt 0] Extracting header 'ethernet'
[12:30:45.107] [bmv2] [D] [thread 16892] [312.0] [cxt 0] Parser state 'start': key is 0600
[12:30:45.107] [bmv2] [T] [thread 16892] [312.0] [cxt 0] Bytes parsed: 14
[12:30:45.107] [bmv2] [D] [thread 16892] [312.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:30:45.107] [bmv2] [D] [thread 16892] [312.0] [cxt 0] Extracting header 'resist'
[12:30:45.107] [bmv2] [D] [thread 16892] [312.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:30:45.107] [bmv2] [T] [thread 16892] [312.0] [cxt 0] Bytes parsed: 30
[12:30:45.107] [bmv2] [D] [thread 16892] [312.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:30:45.107] [bmv2] [D] [thread 16892] [312.0] [cxt 0] Extracting header 'ipv4'
[12:30:45.107] [bmv2] [D] [thread 16892] [312.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:30:45.107] [bmv2] [T] [thread 16892] [312.0] [cxt 0] Bytes parsed: 50
[12:30:45.107] [bmv2] [D] [thread 16892] [312.0] [cxt 0] Parser 'parser': end
[12:30:45.107] [bmv2] [D] [thread 16892] [312.0] [cxt 0] Pipeline 'ingress': start
[12:30:45.107] [bmv2] [T] [thread 16892] [312.0] [cxt 0] Applying table 'tbl_resist171'
[12:30:45.107] [bmv2] [D] [thread 16892] [312.0] [cxt 0] Looking up key:

[12:30:45.107] [bmv2] [D] [thread 16892] [312.0] [cxt 0] Table 'tbl_resist171': miss
[12:30:45.107] [bmv2] [D] [thread 16892] [312.0] [cxt 0] Action entry is resist171 - 
[12:30:45.107] [bmv2] [T] [thread 16892] [312.0] [cxt 0] Action resist171
[12:30:45.107] [bmv2] [T] [thread 16892] [312.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:30:45.107] [bmv2] [T] [thread 16892] [312.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:30:45.107] [bmv2] [T] [thread 16892] [312.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:30:45.107] [bmv2] [T] [thread 16892] [312.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:30:45.107] [bmv2] [T] [thread 16892] [312.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:30:45.107] [bmv2] [T] [thread 16892] [312.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:30:45.107] [bmv2] [T] [thread 16892] [312.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:30:45.107] [bmv2] [T] [thread 16892] [312.0] [cxt 0] Applying table 'tbl_resist186'
[12:30:45.107] [bmv2] [D] [thread 16892] [312.0] [cxt 0] Looking up key:

[12:30:45.108] [bmv2] [D] [thread 16892] [312.0] [cxt 0] Table 'tbl_resist186': miss
[12:30:45.108] [bmv2] [D] [thread 16892] [312.0] [cxt 0] Action entry is resist186 - 
[12:30:45.108] [bmv2] [T] [thread 16892] [312.0] [cxt 0] Action resist186
[12:30:45.108] [bmv2] [T] [thread 16892] [312.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:30:45.108] [bmv2] [T] [thread 16892] [312.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:30:45.108] [bmv2] [D] [thread 16892] [312.0] [cxt 0] Looking up key:

[12:30:45.108] [bmv2] [D] [thread 16892] [312.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:30:45.108] [bmv2] [D] [thread 16892] [312.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:30:45.108] [bmv2] [T] [thread 16892] [312.0] [cxt 0] Action MyIngress.bounce_pkt
[12:30:45.108] [bmv2] [T] [thread 16892] [312.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:30:45.108] [bmv2] [T] [thread 16892] [312.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:30:45.108] [bmv2] [T] [thread 16892] [312.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:30:45.108] [bmv2] [T] [thread 16892] [312.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:30:45.108] [bmv2] [T] [thread 16892] [312.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:30:45.108] [bmv2] [T] [thread 16892] [312.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:30:45.108] [bmv2] [T] [thread 16892] [312.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:30:45.108] [bmv2] [D] [thread 16892] [312.0] [cxt 0] Pipeline 'ingress': end
[12:30:45.108] [bmv2] [D] [thread 16892] [312.0] [cxt 0] Egress port is 1
[12:30:45.108] [bmv2] [D] [thread 16894] [312.0] [cxt 0] Pipeline 'egress': start
[12:30:45.108] [bmv2] [T] [thread 16894] [312.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:30:45.108] [bmv2] [T] [thread 16894] [312.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:30:45.108] [bmv2] [D] [thread 16894] [312.0] [cxt 0] Pipeline 'egress': end
[12:30:45.108] [bmv2] [D] [thread 16894] [312.0] [cxt 0] Deparser 'deparser': start
[12:30:45.108] [bmv2] [D] [thread 16894] [312.0] [cxt 0] Updating checksum 'cksum'
[12:30:45.108] [bmv2] [D] [thread 16894] [312.0] [cxt 0] Deparsing header 'ethernet'
[12:30:45.108] [bmv2] [D] [thread 16894] [312.0] [cxt 0] Deparsing header 'resist'
[12:30:45.108] [bmv2] [D] [thread 16894] [312.0] [cxt 0] Deparsing header 'ipv4'
[12:30:45.108] [bmv2] [D] [thread 16894] [312.0] [cxt 0] Deparser 'deparser': end
[12:30:45.108] [bmv2] [D] [thread 16897] [312.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:30:50.182] [bmv2] [D] [thread 16892] [313.0] [cxt 0] Processing packet received on port 1
[12:30:50.182] [bmv2] [D] [thread 16892] [313.0] [cxt 0] Parser 'parser': start
[12:30:50.182] [bmv2] [D] [thread 16892] [313.0] [cxt 0] Parser 'parser' entering state 'start'
[12:30:50.182] [bmv2] [D] [thread 16892] [313.0] [cxt 0] Extracting header 'ethernet'
[12:30:50.182] [bmv2] [D] [thread 16892] [313.0] [cxt 0] Parser state 'start': key is 0600
[12:30:50.182] [bmv2] [T] [thread 16892] [313.0] [cxt 0] Bytes parsed: 14
[12:30:50.182] [bmv2] [D] [thread 16892] [313.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:30:50.182] [bmv2] [D] [thread 16892] [313.0] [cxt 0] Extracting header 'resist'
[12:30:50.182] [bmv2] [D] [thread 16892] [313.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:30:50.182] [bmv2] [T] [thread 16892] [313.0] [cxt 0] Bytes parsed: 30
[12:30:50.182] [bmv2] [D] [thread 16892] [313.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:30:50.182] [bmv2] [D] [thread 16892] [313.0] [cxt 0] Extracting header 'ipv4'
[12:30:50.182] [bmv2] [D] [thread 16892] [313.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:30:50.182] [bmv2] [T] [thread 16892] [313.0] [cxt 0] Bytes parsed: 50
[12:30:50.182] [bmv2] [D] [thread 16892] [313.0] [cxt 0] Parser 'parser': end
[12:30:50.182] [bmv2] [D] [thread 16892] [313.0] [cxt 0] Pipeline 'ingress': start
[12:30:50.182] [bmv2] [T] [thread 16892] [313.0] [cxt 0] Applying table 'tbl_resist171'
[12:30:50.182] [bmv2] [D] [thread 16892] [313.0] [cxt 0] Looking up key:

[12:30:50.182] [bmv2] [D] [thread 16892] [313.0] [cxt 0] Table 'tbl_resist171': miss
[12:30:50.182] [bmv2] [D] [thread 16892] [313.0] [cxt 0] Action entry is resist171 - 
[12:30:50.182] [bmv2] [T] [thread 16892] [313.0] [cxt 0] Action resist171
[12:30:50.182] [bmv2] [T] [thread 16892] [313.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:30:50.182] [bmv2] [T] [thread 16892] [313.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:30:50.182] [bmv2] [T] [thread 16892] [313.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:30:50.182] [bmv2] [T] [thread 16892] [313.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:30:50.182] [bmv2] [T] [thread 16892] [313.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:30:50.182] [bmv2] [T] [thread 16892] [313.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:30:50.182] [bmv2] [T] [thread 16892] [313.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:30:50.182] [bmv2] [T] [thread 16892] [313.0] [cxt 0] Applying table 'tbl_resist186'
[12:30:50.182] [bmv2] [D] [thread 16892] [313.0] [cxt 0] Looking up key:

[12:30:50.182] [bmv2] [D] [thread 16892] [313.0] [cxt 0] Table 'tbl_resist186': miss
[12:30:50.182] [bmv2] [D] [thread 16892] [313.0] [cxt 0] Action entry is resist186 - 
[12:30:50.182] [bmv2] [T] [thread 16892] [313.0] [cxt 0] Action resist186
[12:30:50.182] [bmv2] [T] [thread 16892] [313.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:30:50.182] [bmv2] [T] [thread 16892] [313.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:30:50.182] [bmv2] [D] [thread 16892] [313.0] [cxt 0] Looking up key:

[12:30:50.182] [bmv2] [D] [thread 16892] [313.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:30:50.182] [bmv2] [D] [thread 16892] [313.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:30:50.182] [bmv2] [T] [thread 16892] [313.0] [cxt 0] Action MyIngress.bounce_pkt
[12:30:50.182] [bmv2] [T] [thread 16892] [313.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:30:50.182] [bmv2] [T] [thread 16892] [313.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:30:50.182] [bmv2] [T] [thread 16892] [313.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:30:50.182] [bmv2] [T] [thread 16892] [313.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:30:50.182] [bmv2] [T] [thread 16892] [313.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:30:50.182] [bmv2] [T] [thread 16892] [313.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:30:50.182] [bmv2] [T] [thread 16892] [313.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:30:50.182] [bmv2] [D] [thread 16892] [313.0] [cxt 0] Pipeline 'ingress': end
[12:30:50.182] [bmv2] [D] [thread 16892] [313.0] [cxt 0] Egress port is 1
[12:30:50.182] [bmv2] [D] [thread 16894] [313.0] [cxt 0] Pipeline 'egress': start
[12:30:50.182] [bmv2] [T] [thread 16894] [313.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:30:50.182] [bmv2] [T] [thread 16894] [313.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:30:50.182] [bmv2] [D] [thread 16894] [313.0] [cxt 0] Pipeline 'egress': end
[12:30:50.182] [bmv2] [D] [thread 16894] [313.0] [cxt 0] Deparser 'deparser': start
[12:30:50.182] [bmv2] [D] [thread 16894] [313.0] [cxt 0] Updating checksum 'cksum'
[12:30:50.183] [bmv2] [D] [thread 16894] [313.0] [cxt 0] Deparsing header 'ethernet'
[12:30:50.183] [bmv2] [D] [thread 16894] [313.0] [cxt 0] Deparsing header 'resist'
[12:30:50.183] [bmv2] [D] [thread 16894] [313.0] [cxt 0] Deparsing header 'ipv4'
[12:30:50.183] [bmv2] [D] [thread 16894] [313.0] [cxt 0] Deparser 'deparser': end
[12:30:50.183] [bmv2] [D] [thread 16897] [313.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:30:55.221] [bmv2] [D] [thread 16892] [314.0] [cxt 0] Processing packet received on port 1
[12:30:55.221] [bmv2] [D] [thread 16892] [314.0] [cxt 0] Parser 'parser': start
[12:30:55.221] [bmv2] [D] [thread 16892] [314.0] [cxt 0] Parser 'parser' entering state 'start'
[12:30:55.221] [bmv2] [D] [thread 16892] [314.0] [cxt 0] Extracting header 'ethernet'
[12:30:55.221] [bmv2] [D] [thread 16892] [314.0] [cxt 0] Parser state 'start': key is 0600
[12:30:55.221] [bmv2] [T] [thread 16892] [314.0] [cxt 0] Bytes parsed: 14
[12:30:55.221] [bmv2] [D] [thread 16892] [314.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:30:55.221] [bmv2] [D] [thread 16892] [314.0] [cxt 0] Extracting header 'resist'
[12:30:55.221] [bmv2] [D] [thread 16892] [314.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:30:55.221] [bmv2] [T] [thread 16892] [314.0] [cxt 0] Bytes parsed: 30
[12:30:55.221] [bmv2] [D] [thread 16892] [314.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:30:55.221] [bmv2] [D] [thread 16892] [314.0] [cxt 0] Extracting header 'ipv4'
[12:30:55.221] [bmv2] [D] [thread 16892] [314.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:30:55.221] [bmv2] [T] [thread 16892] [314.0] [cxt 0] Bytes parsed: 50
[12:30:55.221] [bmv2] [D] [thread 16892] [314.0] [cxt 0] Parser 'parser': end
[12:30:55.221] [bmv2] [D] [thread 16892] [314.0] [cxt 0] Pipeline 'ingress': start
[12:30:55.221] [bmv2] [T] [thread 16892] [314.0] [cxt 0] Applying table 'tbl_resist171'
[12:30:55.221] [bmv2] [D] [thread 16892] [314.0] [cxt 0] Looking up key:

[12:30:55.221] [bmv2] [D] [thread 16892] [314.0] [cxt 0] Table 'tbl_resist171': miss
[12:30:55.221] [bmv2] [D] [thread 16892] [314.0] [cxt 0] Action entry is resist171 - 
[12:30:55.221] [bmv2] [T] [thread 16892] [314.0] [cxt 0] Action resist171
[12:30:55.221] [bmv2] [T] [thread 16892] [314.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:30:55.221] [bmv2] [T] [thread 16892] [314.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:30:55.221] [bmv2] [T] [thread 16892] [314.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:30:55.221] [bmv2] [T] [thread 16892] [314.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:30:55.221] [bmv2] [T] [thread 16892] [314.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:30:55.221] [bmv2] [T] [thread 16892] [314.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:30:55.221] [bmv2] [T] [thread 16892] [314.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:30:55.221] [bmv2] [T] [thread 16892] [314.0] [cxt 0] Applying table 'tbl_resist186'
[12:30:55.221] [bmv2] [D] [thread 16892] [314.0] [cxt 0] Looking up key:

[12:30:55.221] [bmv2] [D] [thread 16892] [314.0] [cxt 0] Table 'tbl_resist186': miss
[12:30:55.221] [bmv2] [D] [thread 16892] [314.0] [cxt 0] Action entry is resist186 - 
[12:30:55.221] [bmv2] [T] [thread 16892] [314.0] [cxt 0] Action resist186
[12:30:55.221] [bmv2] [T] [thread 16892] [314.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:30:55.221] [bmv2] [T] [thread 16892] [314.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:30:55.221] [bmv2] [D] [thread 16892] [314.0] [cxt 0] Looking up key:

[12:30:55.221] [bmv2] [D] [thread 16892] [314.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:30:55.221] [bmv2] [D] [thread 16892] [314.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:30:55.221] [bmv2] [T] [thread 16892] [314.0] [cxt 0] Action MyIngress.bounce_pkt
[12:30:55.221] [bmv2] [T] [thread 16892] [314.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:30:55.221] [bmv2] [T] [thread 16892] [314.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:30:55.221] [bmv2] [T] [thread 16892] [314.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:30:55.221] [bmv2] [T] [thread 16892] [314.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:30:55.221] [bmv2] [T] [thread 16892] [314.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:30:55.221] [bmv2] [T] [thread 16892] [314.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:30:55.221] [bmv2] [T] [thread 16892] [314.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:30:55.221] [bmv2] [D] [thread 16892] [314.0] [cxt 0] Pipeline 'ingress': end
[12:30:55.221] [bmv2] [D] [thread 16892] [314.0] [cxt 0] Egress port is 1
[12:30:55.221] [bmv2] [D] [thread 16894] [314.0] [cxt 0] Pipeline 'egress': start
[12:30:55.221] [bmv2] [T] [thread 16894] [314.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:30:55.221] [bmv2] [T] [thread 16894] [314.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:30:55.221] [bmv2] [D] [thread 16894] [314.0] [cxt 0] Pipeline 'egress': end
[12:30:55.221] [bmv2] [D] [thread 16894] [314.0] [cxt 0] Deparser 'deparser': start
[12:30:55.221] [bmv2] [D] [thread 16894] [314.0] [cxt 0] Updating checksum 'cksum'
[12:30:55.221] [bmv2] [D] [thread 16894] [314.0] [cxt 0] Deparsing header 'ethernet'
[12:30:55.221] [bmv2] [D] [thread 16894] [314.0] [cxt 0] Deparsing header 'resist'
[12:30:55.221] [bmv2] [D] [thread 16894] [314.0] [cxt 0] Deparsing header 'ipv4'
[12:30:55.221] [bmv2] [D] [thread 16894] [314.0] [cxt 0] Deparser 'deparser': end
[12:30:55.221] [bmv2] [D] [thread 16897] [314.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:31:00.257] [bmv2] [D] [thread 16892] [315.0] [cxt 0] Processing packet received on port 1
[12:31:00.257] [bmv2] [D] [thread 16892] [315.0] [cxt 0] Parser 'parser': start
[12:31:00.257] [bmv2] [D] [thread 16892] [315.0] [cxt 0] Parser 'parser' entering state 'start'
[12:31:00.257] [bmv2] [D] [thread 16892] [315.0] [cxt 0] Extracting header 'ethernet'
[12:31:00.257] [bmv2] [D] [thread 16892] [315.0] [cxt 0] Parser state 'start': key is 0600
[12:31:00.257] [bmv2] [T] [thread 16892] [315.0] [cxt 0] Bytes parsed: 14
[12:31:00.258] [bmv2] [D] [thread 16892] [315.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:31:00.258] [bmv2] [D] [thread 16892] [315.0] [cxt 0] Extracting header 'resist'
[12:31:00.258] [bmv2] [D] [thread 16892] [315.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:31:00.258] [bmv2] [T] [thread 16892] [315.0] [cxt 0] Bytes parsed: 30
[12:31:00.258] [bmv2] [D] [thread 16892] [315.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:31:00.258] [bmv2] [D] [thread 16892] [315.0] [cxt 0] Extracting header 'ipv4'
[12:31:00.258] [bmv2] [D] [thread 16892] [315.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:31:00.258] [bmv2] [T] [thread 16892] [315.0] [cxt 0] Bytes parsed: 50
[12:31:00.258] [bmv2] [D] [thread 16892] [315.0] [cxt 0] Parser 'parser': end
[12:31:00.258] [bmv2] [D] [thread 16892] [315.0] [cxt 0] Pipeline 'ingress': start
[12:31:00.258] [bmv2] [T] [thread 16892] [315.0] [cxt 0] Applying table 'tbl_resist171'
[12:31:00.258] [bmv2] [D] [thread 16892] [315.0] [cxt 0] Looking up key:

[12:31:00.258] [bmv2] [D] [thread 16892] [315.0] [cxt 0] Table 'tbl_resist171': miss
[12:31:00.258] [bmv2] [D] [thread 16892] [315.0] [cxt 0] Action entry is resist171 - 
[12:31:00.258] [bmv2] [T] [thread 16892] [315.0] [cxt 0] Action resist171
[12:31:00.258] [bmv2] [T] [thread 16892] [315.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:31:00.258] [bmv2] [T] [thread 16892] [315.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:31:00.258] [bmv2] [T] [thread 16892] [315.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:31:00.258] [bmv2] [T] [thread 16892] [315.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:31:00.258] [bmv2] [T] [thread 16892] [315.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:31:00.258] [bmv2] [T] [thread 16892] [315.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:31:00.258] [bmv2] [T] [thread 16892] [315.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:31:00.258] [bmv2] [T] [thread 16892] [315.0] [cxt 0] Applying table 'tbl_resist186'
[12:31:00.258] [bmv2] [D] [thread 16892] [315.0] [cxt 0] Looking up key:

[12:31:00.258] [bmv2] [D] [thread 16892] [315.0] [cxt 0] Table 'tbl_resist186': miss
[12:31:00.258] [bmv2] [D] [thread 16892] [315.0] [cxt 0] Action entry is resist186 - 
[12:31:00.258] [bmv2] [T] [thread 16892] [315.0] [cxt 0] Action resist186
[12:31:00.258] [bmv2] [T] [thread 16892] [315.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:31:00.258] [bmv2] [T] [thread 16892] [315.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:31:00.258] [bmv2] [D] [thread 16892] [315.0] [cxt 0] Looking up key:

[12:31:00.258] [bmv2] [D] [thread 16892] [315.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:31:00.258] [bmv2] [D] [thread 16892] [315.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:31:00.258] [bmv2] [T] [thread 16892] [315.0] [cxt 0] Action MyIngress.bounce_pkt
[12:31:00.258] [bmv2] [T] [thread 16892] [315.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:31:00.258] [bmv2] [T] [thread 16892] [315.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:31:00.258] [bmv2] [T] [thread 16892] [315.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:31:00.258] [bmv2] [T] [thread 16892] [315.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:31:00.258] [bmv2] [T] [thread 16892] [315.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:31:00.258] [bmv2] [T] [thread 16892] [315.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:31:00.258] [bmv2] [T] [thread 16892] [315.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:31:00.258] [bmv2] [D] [thread 16892] [315.0] [cxt 0] Pipeline 'ingress': end
[12:31:00.258] [bmv2] [D] [thread 16892] [315.0] [cxt 0] Egress port is 1
[12:31:00.258] [bmv2] [D] [thread 16894] [315.0] [cxt 0] Pipeline 'egress': start
[12:31:00.258] [bmv2] [T] [thread 16894] [315.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:31:00.258] [bmv2] [T] [thread 16894] [315.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:31:00.258] [bmv2] [D] [thread 16894] [315.0] [cxt 0] Pipeline 'egress': end
[12:31:00.258] [bmv2] [D] [thread 16894] [315.0] [cxt 0] Deparser 'deparser': start
[12:31:00.258] [bmv2] [D] [thread 16894] [315.0] [cxt 0] Updating checksum 'cksum'
[12:31:00.258] [bmv2] [D] [thread 16894] [315.0] [cxt 0] Deparsing header 'ethernet'
[12:31:00.258] [bmv2] [D] [thread 16894] [315.0] [cxt 0] Deparsing header 'resist'
[12:31:00.258] [bmv2] [D] [thread 16894] [315.0] [cxt 0] Deparsing header 'ipv4'
[12:31:00.258] [bmv2] [D] [thread 16894] [315.0] [cxt 0] Deparser 'deparser': end
[12:31:00.258] [bmv2] [D] [thread 16897] [315.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:31:05.304] [bmv2] [D] [thread 16892] [316.0] [cxt 0] Processing packet received on port 1
[12:31:05.304] [bmv2] [D] [thread 16892] [316.0] [cxt 0] Parser 'parser': start
[12:31:05.304] [bmv2] [D] [thread 16892] [316.0] [cxt 0] Parser 'parser' entering state 'start'
[12:31:05.304] [bmv2] [D] [thread 16892] [316.0] [cxt 0] Extracting header 'ethernet'
[12:31:05.304] [bmv2] [D] [thread 16892] [316.0] [cxt 0] Parser state 'start': key is 0600
[12:31:05.304] [bmv2] [T] [thread 16892] [316.0] [cxt 0] Bytes parsed: 14
[12:31:05.304] [bmv2] [D] [thread 16892] [316.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:31:05.304] [bmv2] [D] [thread 16892] [316.0] [cxt 0] Extracting header 'resist'
[12:31:05.304] [bmv2] [D] [thread 16892] [316.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:31:05.304] [bmv2] [T] [thread 16892] [316.0] [cxt 0] Bytes parsed: 30
[12:31:05.304] [bmv2] [D] [thread 16892] [316.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:31:05.304] [bmv2] [D] [thread 16892] [316.0] [cxt 0] Extracting header 'ipv4'
[12:31:05.305] [bmv2] [D] [thread 16892] [316.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:31:05.305] [bmv2] [T] [thread 16892] [316.0] [cxt 0] Bytes parsed: 50
[12:31:05.305] [bmv2] [D] [thread 16892] [316.0] [cxt 0] Parser 'parser': end
[12:31:05.305] [bmv2] [D] [thread 16892] [316.0] [cxt 0] Pipeline 'ingress': start
[12:31:05.305] [bmv2] [T] [thread 16892] [316.0] [cxt 0] Applying table 'tbl_resist171'
[12:31:05.305] [bmv2] [D] [thread 16892] [316.0] [cxt 0] Looking up key:

[12:31:05.305] [bmv2] [D] [thread 16892] [316.0] [cxt 0] Table 'tbl_resist171': miss
[12:31:05.305] [bmv2] [D] [thread 16892] [316.0] [cxt 0] Action entry is resist171 - 
[12:31:05.305] [bmv2] [T] [thread 16892] [316.0] [cxt 0] Action resist171
[12:31:05.305] [bmv2] [T] [thread 16892] [316.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:31:05.305] [bmv2] [T] [thread 16892] [316.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:31:05.305] [bmv2] [T] [thread 16892] [316.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:31:05.305] [bmv2] [T] [thread 16892] [316.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:31:05.305] [bmv2] [T] [thread 16892] [316.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:31:05.305] [bmv2] [T] [thread 16892] [316.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:31:05.305] [bmv2] [T] [thread 16892] [316.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:31:05.305] [bmv2] [T] [thread 16892] [316.0] [cxt 0] Applying table 'tbl_resist186'
[12:31:05.305] [bmv2] [D] [thread 16892] [316.0] [cxt 0] Looking up key:

[12:31:05.305] [bmv2] [D] [thread 16892] [316.0] [cxt 0] Table 'tbl_resist186': miss
[12:31:05.305] [bmv2] [D] [thread 16892] [316.0] [cxt 0] Action entry is resist186 - 
[12:31:05.305] [bmv2] [T] [thread 16892] [316.0] [cxt 0] Action resist186
[12:31:05.305] [bmv2] [T] [thread 16892] [316.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:31:05.305] [bmv2] [T] [thread 16892] [316.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:31:05.305] [bmv2] [D] [thread 16892] [316.0] [cxt 0] Looking up key:

[12:31:05.305] [bmv2] [D] [thread 16892] [316.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:31:05.305] [bmv2] [D] [thread 16892] [316.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:31:05.305] [bmv2] [T] [thread 16892] [316.0] [cxt 0] Action MyIngress.bounce_pkt
[12:31:05.305] [bmv2] [T] [thread 16892] [316.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:31:05.305] [bmv2] [T] [thread 16892] [316.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:31:05.305] [bmv2] [T] [thread 16892] [316.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:31:05.305] [bmv2] [T] [thread 16892] [316.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:31:05.305] [bmv2] [T] [thread 16892] [316.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:31:05.305] [bmv2] [T] [thread 16892] [316.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:31:05.305] [bmv2] [T] [thread 16892] [316.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:31:05.305] [bmv2] [D] [thread 16892] [316.0] [cxt 0] Pipeline 'ingress': end
[12:31:05.305] [bmv2] [D] [thread 16892] [316.0] [cxt 0] Egress port is 1
[12:31:05.305] [bmv2] [D] [thread 16894] [316.0] [cxt 0] Pipeline 'egress': start
[12:31:05.305] [bmv2] [T] [thread 16894] [316.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:31:05.305] [bmv2] [T] [thread 16894] [316.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:31:05.305] [bmv2] [D] [thread 16894] [316.0] [cxt 0] Pipeline 'egress': end
[12:31:05.305] [bmv2] [D] [thread 16894] [316.0] [cxt 0] Deparser 'deparser': start
[12:31:05.305] [bmv2] [D] [thread 16894] [316.0] [cxt 0] Updating checksum 'cksum'
[12:31:05.305] [bmv2] [D] [thread 16894] [316.0] [cxt 0] Deparsing header 'ethernet'
[12:31:05.305] [bmv2] [D] [thread 16894] [316.0] [cxt 0] Deparsing header 'resist'
[12:31:05.305] [bmv2] [D] [thread 16894] [316.0] [cxt 0] Deparsing header 'ipv4'
[12:31:05.305] [bmv2] [D] [thread 16894] [316.0] [cxt 0] Deparser 'deparser': end
[12:31:05.305] [bmv2] [D] [thread 16897] [316.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:31:10.352] [bmv2] [D] [thread 16892] [317.0] [cxt 0] Processing packet received on port 1
[12:31:10.352] [bmv2] [D] [thread 16892] [317.0] [cxt 0] Parser 'parser': start
[12:31:10.352] [bmv2] [D] [thread 16892] [317.0] [cxt 0] Parser 'parser' entering state 'start'
[12:31:10.352] [bmv2] [D] [thread 16892] [317.0] [cxt 0] Extracting header 'ethernet'
[12:31:10.352] [bmv2] [D] [thread 16892] [317.0] [cxt 0] Parser state 'start': key is 0600
[12:31:10.352] [bmv2] [T] [thread 16892] [317.0] [cxt 0] Bytes parsed: 14
[12:31:10.352] [bmv2] [D] [thread 16892] [317.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:31:10.352] [bmv2] [D] [thread 16892] [317.0] [cxt 0] Extracting header 'resist'
[12:31:10.352] [bmv2] [D] [thread 16892] [317.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:31:10.352] [bmv2] [T] [thread 16892] [317.0] [cxt 0] Bytes parsed: 30
[12:31:10.352] [bmv2] [D] [thread 16892] [317.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:31:10.352] [bmv2] [D] [thread 16892] [317.0] [cxt 0] Extracting header 'ipv4'
[12:31:10.352] [bmv2] [D] [thread 16892] [317.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:31:10.352] [bmv2] [T] [thread 16892] [317.0] [cxt 0] Bytes parsed: 50
[12:31:10.352] [bmv2] [D] [thread 16892] [317.0] [cxt 0] Parser 'parser': end
[12:31:10.352] [bmv2] [D] [thread 16892] [317.0] [cxt 0] Pipeline 'ingress': start
[12:31:10.352] [bmv2] [T] [thread 16892] [317.0] [cxt 0] Applying table 'tbl_resist171'
[12:31:10.352] [bmv2] [D] [thread 16892] [317.0] [cxt 0] Looking up key:

[12:31:10.352] [bmv2] [D] [thread 16892] [317.0] [cxt 0] Table 'tbl_resist171': miss
[12:31:10.352] [bmv2] [D] [thread 16892] [317.0] [cxt 0] Action entry is resist171 - 
[12:31:10.352] [bmv2] [T] [thread 16892] [317.0] [cxt 0] Action resist171
[12:31:10.352] [bmv2] [T] [thread 16892] [317.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:31:10.352] [bmv2] [T] [thread 16892] [317.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:31:10.352] [bmv2] [T] [thread 16892] [317.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:31:10.352] [bmv2] [T] [thread 16892] [317.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:31:10.352] [bmv2] [T] [thread 16892] [317.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:31:10.352] [bmv2] [T] [thread 16892] [317.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:31:10.352] [bmv2] [T] [thread 16892] [317.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:31:10.352] [bmv2] [T] [thread 16892] [317.0] [cxt 0] Applying table 'tbl_resist186'
[12:31:10.352] [bmv2] [D] [thread 16892] [317.0] [cxt 0] Looking up key:

[12:31:10.352] [bmv2] [D] [thread 16892] [317.0] [cxt 0] Table 'tbl_resist186': miss
[12:31:10.352] [bmv2] [D] [thread 16892] [317.0] [cxt 0] Action entry is resist186 - 
[12:31:10.352] [bmv2] [T] [thread 16892] [317.0] [cxt 0] Action resist186
[12:31:10.352] [bmv2] [T] [thread 16892] [317.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:31:10.352] [bmv2] [T] [thread 16892] [317.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:31:10.353] [bmv2] [D] [thread 16892] [317.0] [cxt 0] Looking up key:

[12:31:10.353] [bmv2] [D] [thread 16892] [317.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:31:10.353] [bmv2] [D] [thread 16892] [317.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:31:10.353] [bmv2] [T] [thread 16892] [317.0] [cxt 0] Action MyIngress.bounce_pkt
[12:31:10.353] [bmv2] [T] [thread 16892] [317.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:31:10.353] [bmv2] [T] [thread 16892] [317.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:31:10.353] [bmv2] [T] [thread 16892] [317.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:31:10.353] [bmv2] [T] [thread 16892] [317.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:31:10.353] [bmv2] [T] [thread 16892] [317.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:31:10.353] [bmv2] [T] [thread 16892] [317.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:31:10.353] [bmv2] [T] [thread 16892] [317.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:31:10.353] [bmv2] [D] [thread 16892] [317.0] [cxt 0] Pipeline 'ingress': end
[12:31:10.353] [bmv2] [D] [thread 16892] [317.0] [cxt 0] Egress port is 1
[12:31:10.353] [bmv2] [D] [thread 16894] [317.0] [cxt 0] Pipeline 'egress': start
[12:31:10.353] [bmv2] [T] [thread 16894] [317.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:31:10.353] [bmv2] [T] [thread 16894] [317.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:31:10.353] [bmv2] [D] [thread 16894] [317.0] [cxt 0] Pipeline 'egress': end
[12:31:10.353] [bmv2] [D] [thread 16894] [317.0] [cxt 0] Deparser 'deparser': start
[12:31:10.353] [bmv2] [D] [thread 16894] [317.0] [cxt 0] Updating checksum 'cksum'
[12:31:10.353] [bmv2] [D] [thread 16894] [317.0] [cxt 0] Deparsing header 'ethernet'
[12:31:10.353] [bmv2] [D] [thread 16894] [317.0] [cxt 0] Deparsing header 'resist'
[12:31:10.353] [bmv2] [D] [thread 16894] [317.0] [cxt 0] Deparsing header 'ipv4'
[12:31:10.353] [bmv2] [D] [thread 16894] [317.0] [cxt 0] Deparser 'deparser': end
[12:31:10.353] [bmv2] [D] [thread 16897] [317.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:31:11.100] [bmv2] [D] [thread 16892] [318.0] [cxt 0] Processing packet received on port 28
[12:31:11.100] [bmv2] [D] [thread 16892] [318.0] [cxt 0] Parser 'parser': start
[12:31:11.100] [bmv2] [D] [thread 16892] [318.0] [cxt 0] Parser 'parser' entering state 'start'
[12:31:11.100] [bmv2] [D] [thread 16892] [318.0] [cxt 0] Extracting header 'ethernet'
[12:31:11.100] [bmv2] [D] [thread 16892] [318.0] [cxt 0] Parser state 'start': key is 86dd
[12:31:11.100] [bmv2] [T] [thread 16892] [318.0] [cxt 0] Bytes parsed: 14
[12:31:11.100] [bmv2] [D] [thread 16892] [318.0] [cxt 0] Parser 'parser': end
[12:31:11.100] [bmv2] [D] [thread 16892] [318.0] [cxt 0] Pipeline 'ingress': start
[12:31:11.100] [bmv2] [T] [thread 16892] [318.0] [cxt 0] Applying table 'tbl_resist171'
[12:31:11.100] [bmv2] [D] [thread 16892] [318.0] [cxt 0] Looking up key:

[12:31:11.100] [bmv2] [D] [thread 16892] [318.0] [cxt 0] Table 'tbl_resist171': miss
[12:31:11.100] [bmv2] [D] [thread 16892] [318.0] [cxt 0] Action entry is resist171 - 
[12:31:11.100] [bmv2] [T] [thread 16892] [318.0] [cxt 0] Action resist171
[12:31:11.100] [bmv2] [T] [thread 16892] [318.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:31:11.100] [bmv2] [T] [thread 16892] [318.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:31:11.100] [bmv2] [T] [thread 16892] [318.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:31:11.100] [bmv2] [T] [thread 16892] [318.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:31:11.100] [bmv2] [T] [thread 16892] [318.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:31:11.100] [bmv2] [T] [thread 16892] [318.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:31:11.100] [bmv2] [D] [thread 16892] [318.0] [cxt 0] Pipeline 'ingress': end
[12:31:11.100] [bmv2] [D] [thread 16892] [318.0] [cxt 0] Egress port is 0
[12:31:11.100] [bmv2] [D] [thread 16893] [318.0] [cxt 0] Pipeline 'egress': start
[12:31:11.100] [bmv2] [T] [thread 16893] [318.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:31:11.100] [bmv2] [T] [thread 16893] [318.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:31:11.100] [bmv2] [D] [thread 16893] [318.0] [cxt 0] Pipeline 'egress': end
[12:31:11.100] [bmv2] [D] [thread 16893] [318.0] [cxt 0] Deparser 'deparser': start
[12:31:11.100] [bmv2] [T] [thread 16893] [318.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:31:11.100] [bmv2] [D] [thread 16893] [318.0] [cxt 0] Deparsing header 'ethernet'
[12:31:11.100] [bmv2] [D] [thread 16893] [318.0] [cxt 0] Deparser 'deparser': end
[12:31:11.100] [bmv2] [D] [thread 16897] [318.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:31:15.644] [bmv2] [D] [thread 16892] [319.0] [cxt 0] Processing packet received on port 1
[12:31:15.644] [bmv2] [D] [thread 16892] [319.0] [cxt 0] Parser 'parser': start
[12:31:15.644] [bmv2] [D] [thread 16892] [319.0] [cxt 0] Parser 'parser' entering state 'start'
[12:31:15.644] [bmv2] [D] [thread 16892] [319.0] [cxt 0] Extracting header 'ethernet'
[12:31:15.644] [bmv2] [D] [thread 16892] [319.0] [cxt 0] Parser state 'start': key is 0600
[12:31:15.644] [bmv2] [T] [thread 16892] [319.0] [cxt 0] Bytes parsed: 14
[12:31:15.644] [bmv2] [D] [thread 16892] [319.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:31:15.644] [bmv2] [D] [thread 16892] [319.0] [cxt 0] Extracting header 'resist'
[12:31:15.644] [bmv2] [D] [thread 16892] [319.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:31:15.644] [bmv2] [T] [thread 16892] [319.0] [cxt 0] Bytes parsed: 30
[12:31:15.644] [bmv2] [D] [thread 16892] [319.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:31:15.644] [bmv2] [D] [thread 16892] [319.0] [cxt 0] Extracting header 'ipv4'
[12:31:15.644] [bmv2] [D] [thread 16892] [319.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:31:15.644] [bmv2] [T] [thread 16892] [319.0] [cxt 0] Bytes parsed: 50
[12:31:15.644] [bmv2] [D] [thread 16892] [319.0] [cxt 0] Parser 'parser': end
[12:31:15.644] [bmv2] [D] [thread 16892] [319.0] [cxt 0] Pipeline 'ingress': start
[12:31:15.644] [bmv2] [T] [thread 16892] [319.0] [cxt 0] Applying table 'tbl_resist171'
[12:31:15.644] [bmv2] [D] [thread 16892] [319.0] [cxt 0] Looking up key:

[12:31:15.644] [bmv2] [D] [thread 16892] [319.0] [cxt 0] Table 'tbl_resist171': miss
[12:31:15.644] [bmv2] [D] [thread 16892] [319.0] [cxt 0] Action entry is resist171 - 
[12:31:15.644] [bmv2] [T] [thread 16892] [319.0] [cxt 0] Action resist171
[12:31:15.644] [bmv2] [T] [thread 16892] [319.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:31:15.644] [bmv2] [T] [thread 16892] [319.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:31:15.644] [bmv2] [T] [thread 16892] [319.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:31:15.644] [bmv2] [T] [thread 16892] [319.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:31:15.644] [bmv2] [T] [thread 16892] [319.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:31:15.644] [bmv2] [T] [thread 16892] [319.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:31:15.645] [bmv2] [T] [thread 16892] [319.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:31:15.645] [bmv2] [T] [thread 16892] [319.0] [cxt 0] Applying table 'tbl_resist186'
[12:31:15.645] [bmv2] [D] [thread 16892] [319.0] [cxt 0] Looking up key:

[12:31:15.645] [bmv2] [D] [thread 16892] [319.0] [cxt 0] Table 'tbl_resist186': miss
[12:31:15.645] [bmv2] [D] [thread 16892] [319.0] [cxt 0] Action entry is resist186 - 
[12:31:15.645] [bmv2] [T] [thread 16892] [319.0] [cxt 0] Action resist186
[12:31:15.645] [bmv2] [T] [thread 16892] [319.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:31:15.645] [bmv2] [T] [thread 16892] [319.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:31:15.645] [bmv2] [D] [thread 16892] [319.0] [cxt 0] Looking up key:

[12:31:15.645] [bmv2] [D] [thread 16892] [319.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:31:15.645] [bmv2] [D] [thread 16892] [319.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:31:15.645] [bmv2] [T] [thread 16892] [319.0] [cxt 0] Action MyIngress.bounce_pkt
[12:31:15.645] [bmv2] [T] [thread 16892] [319.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:31:15.645] [bmv2] [T] [thread 16892] [319.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:31:15.645] [bmv2] [T] [thread 16892] [319.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:31:15.645] [bmv2] [T] [thread 16892] [319.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:31:15.645] [bmv2] [T] [thread 16892] [319.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:31:15.645] [bmv2] [T] [thread 16892] [319.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:31:15.645] [bmv2] [T] [thread 16892] [319.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:31:15.645] [bmv2] [D] [thread 16892] [319.0] [cxt 0] Pipeline 'ingress': end
[12:31:15.645] [bmv2] [D] [thread 16892] [319.0] [cxt 0] Egress port is 1
[12:31:15.645] [bmv2] [D] [thread 16894] [319.0] [cxt 0] Pipeline 'egress': start
[12:31:15.645] [bmv2] [T] [thread 16894] [319.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:31:15.645] [bmv2] [T] [thread 16894] [319.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:31:15.645] [bmv2] [D] [thread 16894] [319.0] [cxt 0] Pipeline 'egress': end
[12:31:15.645] [bmv2] [D] [thread 16894] [319.0] [cxt 0] Deparser 'deparser': start
[12:31:15.645] [bmv2] [D] [thread 16894] [319.0] [cxt 0] Updating checksum 'cksum'
[12:31:15.645] [bmv2] [D] [thread 16894] [319.0] [cxt 0] Deparsing header 'ethernet'
[12:31:15.645] [bmv2] [D] [thread 16894] [319.0] [cxt 0] Deparsing header 'resist'
[12:31:15.645] [bmv2] [D] [thread 16894] [319.0] [cxt 0] Deparsing header 'ipv4'
[12:31:15.645] [bmv2] [D] [thread 16894] [319.0] [cxt 0] Deparser 'deparser': end
[12:31:15.645] [bmv2] [D] [thread 16897] [319.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:31:20.692] [bmv2] [D] [thread 16892] [320.0] [cxt 0] Processing packet received on port 1
[12:31:20.692] [bmv2] [D] [thread 16892] [320.0] [cxt 0] Parser 'parser': start
[12:31:20.692] [bmv2] [D] [thread 16892] [320.0] [cxt 0] Parser 'parser' entering state 'start'
[12:31:20.692] [bmv2] [D] [thread 16892] [320.0] [cxt 0] Extracting header 'ethernet'
[12:31:20.692] [bmv2] [D] [thread 16892] [320.0] [cxt 0] Parser state 'start': key is 0600
[12:31:20.692] [bmv2] [T] [thread 16892] [320.0] [cxt 0] Bytes parsed: 14
[12:31:20.692] [bmv2] [D] [thread 16892] [320.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:31:20.692] [bmv2] [D] [thread 16892] [320.0] [cxt 0] Extracting header 'resist'
[12:31:20.692] [bmv2] [D] [thread 16892] [320.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:31:20.692] [bmv2] [T] [thread 16892] [320.0] [cxt 0] Bytes parsed: 30
[12:31:20.692] [bmv2] [D] [thread 16892] [320.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:31:20.692] [bmv2] [D] [thread 16892] [320.0] [cxt 0] Extracting header 'ipv4'
[12:31:20.692] [bmv2] [D] [thread 16892] [320.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:31:20.692] [bmv2] [T] [thread 16892] [320.0] [cxt 0] Bytes parsed: 50
[12:31:20.692] [bmv2] [D] [thread 16892] [320.0] [cxt 0] Parser 'parser': end
[12:31:20.693] [bmv2] [D] [thread 16892] [320.0] [cxt 0] Pipeline 'ingress': start
[12:31:20.693] [bmv2] [T] [thread 16892] [320.0] [cxt 0] Applying table 'tbl_resist171'
[12:31:20.693] [bmv2] [D] [thread 16892] [320.0] [cxt 0] Looking up key:

[12:31:20.693] [bmv2] [D] [thread 16892] [320.0] [cxt 0] Table 'tbl_resist171': miss
[12:31:20.693] [bmv2] [D] [thread 16892] [320.0] [cxt 0] Action entry is resist171 - 
[12:31:20.693] [bmv2] [T] [thread 16892] [320.0] [cxt 0] Action resist171
[12:31:20.693] [bmv2] [T] [thread 16892] [320.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:31:20.693] [bmv2] [T] [thread 16892] [320.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:31:20.693] [bmv2] [T] [thread 16892] [320.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:31:20.693] [bmv2] [T] [thread 16892] [320.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:31:20.693] [bmv2] [T] [thread 16892] [320.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:31:20.693] [bmv2] [T] [thread 16892] [320.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:31:20.693] [bmv2] [T] [thread 16892] [320.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:31:20.693] [bmv2] [T] [thread 16892] [320.0] [cxt 0] Applying table 'tbl_resist186'
[12:31:20.693] [bmv2] [D] [thread 16892] [320.0] [cxt 0] Looking up key:

[12:31:20.693] [bmv2] [D] [thread 16892] [320.0] [cxt 0] Table 'tbl_resist186': miss
[12:31:20.693] [bmv2] [D] [thread 16892] [320.0] [cxt 0] Action entry is resist186 - 
[12:31:20.693] [bmv2] [T] [thread 16892] [320.0] [cxt 0] Action resist186
[12:31:20.693] [bmv2] [T] [thread 16892] [320.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:31:20.693] [bmv2] [T] [thread 16892] [320.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:31:20.693] [bmv2] [D] [thread 16892] [320.0] [cxt 0] Looking up key:

[12:31:20.693] [bmv2] [D] [thread 16892] [320.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:31:20.693] [bmv2] [D] [thread 16892] [320.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:31:20.693] [bmv2] [T] [thread 16892] [320.0] [cxt 0] Action MyIngress.bounce_pkt
[12:31:20.693] [bmv2] [T] [thread 16892] [320.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:31:20.693] [bmv2] [T] [thread 16892] [320.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:31:20.693] [bmv2] [T] [thread 16892] [320.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:31:20.693] [bmv2] [T] [thread 16892] [320.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:31:20.693] [bmv2] [T] [thread 16892] [320.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:31:20.693] [bmv2] [T] [thread 16892] [320.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:31:20.693] [bmv2] [T] [thread 16892] [320.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:31:20.693] [bmv2] [D] [thread 16892] [320.0] [cxt 0] Pipeline 'ingress': end
[12:31:20.693] [bmv2] [D] [thread 16892] [320.0] [cxt 0] Egress port is 1
[12:31:20.693] [bmv2] [D] [thread 16894] [320.0] [cxt 0] Pipeline 'egress': start
[12:31:20.693] [bmv2] [T] [thread 16894] [320.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:31:20.693] [bmv2] [T] [thread 16894] [320.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:31:20.693] [bmv2] [D] [thread 16894] [320.0] [cxt 0] Pipeline 'egress': end
[12:31:20.693] [bmv2] [D] [thread 16894] [320.0] [cxt 0] Deparser 'deparser': start
[12:31:20.693] [bmv2] [D] [thread 16894] [320.0] [cxt 0] Updating checksum 'cksum'
[12:31:20.693] [bmv2] [D] [thread 16894] [320.0] [cxt 0] Deparsing header 'ethernet'
[12:31:20.693] [bmv2] [D] [thread 16894] [320.0] [cxt 0] Deparsing header 'resist'
[12:31:20.693] [bmv2] [D] [thread 16894] [320.0] [cxt 0] Deparsing header 'ipv4'
[12:31:20.693] [bmv2] [D] [thread 16894] [320.0] [cxt 0] Deparser 'deparser': end
[12:31:20.693] [bmv2] [D] [thread 16897] [320.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:31:25.738] [bmv2] [D] [thread 16892] [321.0] [cxt 0] Processing packet received on port 1
[12:31:25.738] [bmv2] [D] [thread 16892] [321.0] [cxt 0] Parser 'parser': start
[12:31:25.738] [bmv2] [D] [thread 16892] [321.0] [cxt 0] Parser 'parser' entering state 'start'
[12:31:25.738] [bmv2] [D] [thread 16892] [321.0] [cxt 0] Extracting header 'ethernet'
[12:31:25.738] [bmv2] [D] [thread 16892] [321.0] [cxt 0] Parser state 'start': key is 0600
[12:31:25.738] [bmv2] [T] [thread 16892] [321.0] [cxt 0] Bytes parsed: 14
[12:31:25.738] [bmv2] [D] [thread 16892] [321.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:31:25.738] [bmv2] [D] [thread 16892] [321.0] [cxt 0] Extracting header 'resist'
[12:31:25.738] [bmv2] [D] [thread 16892] [321.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:31:25.738] [bmv2] [T] [thread 16892] [321.0] [cxt 0] Bytes parsed: 30
[12:31:25.738] [bmv2] [D] [thread 16892] [321.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:31:25.738] [bmv2] [D] [thread 16892] [321.0] [cxt 0] Extracting header 'ipv4'
[12:31:25.738] [bmv2] [D] [thread 16892] [321.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:31:25.738] [bmv2] [T] [thread 16892] [321.0] [cxt 0] Bytes parsed: 50
[12:31:25.738] [bmv2] [D] [thread 16892] [321.0] [cxt 0] Parser 'parser': end
[12:31:25.738] [bmv2] [D] [thread 16892] [321.0] [cxt 0] Pipeline 'ingress': start
[12:31:25.738] [bmv2] [T] [thread 16892] [321.0] [cxt 0] Applying table 'tbl_resist171'
[12:31:25.738] [bmv2] [D] [thread 16892] [321.0] [cxt 0] Looking up key:

[12:31:25.738] [bmv2] [D] [thread 16892] [321.0] [cxt 0] Table 'tbl_resist171': miss
[12:31:25.738] [bmv2] [D] [thread 16892] [321.0] [cxt 0] Action entry is resist171 - 
[12:31:25.738] [bmv2] [T] [thread 16892] [321.0] [cxt 0] Action resist171
[12:31:25.738] [bmv2] [T] [thread 16892] [321.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:31:25.738] [bmv2] [T] [thread 16892] [321.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:31:25.738] [bmv2] [T] [thread 16892] [321.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:31:25.738] [bmv2] [T] [thread 16892] [321.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:31:25.739] [bmv2] [T] [thread 16892] [321.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:31:25.739] [bmv2] [T] [thread 16892] [321.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:31:25.739] [bmv2] [T] [thread 16892] [321.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:31:25.739] [bmv2] [T] [thread 16892] [321.0] [cxt 0] Applying table 'tbl_resist186'
[12:31:25.739] [bmv2] [D] [thread 16892] [321.0] [cxt 0] Looking up key:

[12:31:25.739] [bmv2] [D] [thread 16892] [321.0] [cxt 0] Table 'tbl_resist186': miss
[12:31:25.739] [bmv2] [D] [thread 16892] [321.0] [cxt 0] Action entry is resist186 - 
[12:31:25.739] [bmv2] [T] [thread 16892] [321.0] [cxt 0] Action resist186
[12:31:25.739] [bmv2] [T] [thread 16892] [321.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:31:25.784] [bmv2] [T] [thread 16892] [321.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:31:25.784] [bmv2] [D] [thread 16892] [321.0] [cxt 0] Looking up key:

[12:31:25.784] [bmv2] [D] [thread 16892] [321.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:31:25.784] [bmv2] [D] [thread 16892] [321.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:31:25.784] [bmv2] [T] [thread 16892] [321.0] [cxt 0] Action MyIngress.bounce_pkt
[12:31:25.784] [bmv2] [T] [thread 16892] [321.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:31:25.784] [bmv2] [T] [thread 16892] [321.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:31:25.784] [bmv2] [T] [thread 16892] [321.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:31:25.784] [bmv2] [T] [thread 16892] [321.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:31:25.784] [bmv2] [T] [thread 16892] [321.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:31:25.784] [bmv2] [T] [thread 16892] [321.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:31:25.784] [bmv2] [T] [thread 16892] [321.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:31:25.784] [bmv2] [D] [thread 16892] [321.0] [cxt 0] Pipeline 'ingress': end
[12:31:25.784] [bmv2] [D] [thread 16892] [321.0] [cxt 0] Egress port is 1
[12:31:25.785] [bmv2] [D] [thread 16894] [321.0] [cxt 0] Pipeline 'egress': start
[12:31:25.785] [bmv2] [T] [thread 16894] [321.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:31:25.785] [bmv2] [T] [thread 16894] [321.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:31:25.785] [bmv2] [D] [thread 16894] [321.0] [cxt 0] Pipeline 'egress': end
[12:31:25.785] [bmv2] [D] [thread 16894] [321.0] [cxt 0] Deparser 'deparser': start
[12:31:25.785] [bmv2] [D] [thread 16894] [321.0] [cxt 0] Updating checksum 'cksum'
[12:31:25.785] [bmv2] [D] [thread 16894] [321.0] [cxt 0] Deparsing header 'ethernet'
[12:31:25.785] [bmv2] [D] [thread 16894] [321.0] [cxt 0] Deparsing header 'resist'
[12:31:25.785] [bmv2] [D] [thread 16894] [321.0] [cxt 0] Deparsing header 'ipv4'
[12:31:25.785] [bmv2] [D] [thread 16894] [321.0] [cxt 0] Deparser 'deparser': end
[12:31:25.785] [bmv2] [D] [thread 16897] [321.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:31:27.480] [bmv2] [D] [thread 16892] [322.0] [cxt 0] Processing packet received on port 19
[12:31:27.480] [bmv2] [D] [thread 16892] [322.0] [cxt 0] Parser 'parser': start
[12:31:27.480] [bmv2] [D] [thread 16892] [322.0] [cxt 0] Parser 'parser' entering state 'start'
[12:31:27.480] [bmv2] [D] [thread 16892] [322.0] [cxt 0] Extracting header 'ethernet'
[12:31:27.480] [bmv2] [D] [thread 16892] [322.0] [cxt 0] Parser state 'start': key is 86dd
[12:31:27.480] [bmv2] [T] [thread 16892] [322.0] [cxt 0] Bytes parsed: 14
[12:31:27.480] [bmv2] [D] [thread 16892] [322.0] [cxt 0] Parser 'parser': end
[12:31:27.480] [bmv2] [D] [thread 16892] [322.0] [cxt 0] Pipeline 'ingress': start
[12:31:27.480] [bmv2] [T] [thread 16892] [322.0] [cxt 0] Applying table 'tbl_resist171'
[12:31:27.480] [bmv2] [D] [thread 16892] [322.0] [cxt 0] Looking up key:

[12:31:27.480] [bmv2] [D] [thread 16892] [322.0] [cxt 0] Table 'tbl_resist171': miss
[12:31:27.480] [bmv2] [D] [thread 16892] [322.0] [cxt 0] Action entry is resist171 - 
[12:31:27.480] [bmv2] [T] [thread 16892] [322.0] [cxt 0] Action resist171
[12:31:27.480] [bmv2] [T] [thread 16892] [322.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:31:27.480] [bmv2] [T] [thread 16892] [322.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:31:27.480] [bmv2] [T] [thread 16892] [322.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:31:27.480] [bmv2] [T] [thread 16892] [322.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:31:27.480] [bmv2] [T] [thread 16892] [322.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:31:27.480] [bmv2] [T] [thread 16892] [322.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:31:27.480] [bmv2] [D] [thread 16892] [322.0] [cxt 0] Pipeline 'ingress': end
[12:31:27.480] [bmv2] [D] [thread 16892] [322.0] [cxt 0] Egress port is 0
[12:31:27.482] [bmv2] [D] [thread 16893] [322.0] [cxt 0] Pipeline 'egress': start
[12:31:27.482] [bmv2] [T] [thread 16893] [322.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:31:27.482] [bmv2] [T] [thread 16893] [322.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:31:27.482] [bmv2] [D] [thread 16893] [322.0] [cxt 0] Pipeline 'egress': end
[12:31:27.482] [bmv2] [D] [thread 16893] [322.0] [cxt 0] Deparser 'deparser': start
[12:31:27.482] [bmv2] [T] [thread 16893] [322.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:31:27.482] [bmv2] [D] [thread 16893] [322.0] [cxt 0] Deparsing header 'ethernet'
[12:31:27.482] [bmv2] [D] [thread 16893] [322.0] [cxt 0] Deparser 'deparser': end
[12:31:27.482] [bmv2] [D] [thread 16897] [322.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:31:27.528] [bmv2] [D] [thread 16892] [323.0] [cxt 0] Processing packet received on port 40
[12:31:27.528] [bmv2] [D] [thread 16892] [323.0] [cxt 0] Parser 'parser': start
[12:31:27.528] [bmv2] [D] [thread 16892] [323.0] [cxt 0] Parser 'parser' entering state 'start'
[12:31:27.528] [bmv2] [D] [thread 16892] [323.0] [cxt 0] Extracting header 'ethernet'
[12:31:27.528] [bmv2] [D] [thread 16892] [323.0] [cxt 0] Parser state 'start': key is 86dd
[12:31:27.528] [bmv2] [T] [thread 16892] [323.0] [cxt 0] Bytes parsed: 14
[12:31:27.528] [bmv2] [D] [thread 16892] [323.0] [cxt 0] Parser 'parser': end
[12:31:27.528] [bmv2] [D] [thread 16892] [323.0] [cxt 0] Pipeline 'ingress': start
[12:31:27.528] [bmv2] [T] [thread 16892] [323.0] [cxt 0] Applying table 'tbl_resist171'
[12:31:27.528] [bmv2] [D] [thread 16892] [323.0] [cxt 0] Looking up key:

[12:31:27.528] [bmv2] [D] [thread 16892] [323.0] [cxt 0] Table 'tbl_resist171': miss
[12:31:27.528] [bmv2] [D] [thread 16892] [323.0] [cxt 0] Action entry is resist171 - 
[12:31:27.528] [bmv2] [T] [thread 16892] [323.0] [cxt 0] Action resist171
[12:31:27.528] [bmv2] [T] [thread 16892] [323.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:31:27.528] [bmv2] [T] [thread 16892] [323.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:31:27.528] [bmv2] [T] [thread 16892] [323.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:31:27.528] [bmv2] [T] [thread 16892] [323.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:31:27.528] [bmv2] [T] [thread 16892] [323.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:31:27.528] [bmv2] [T] [thread 16892] [323.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:31:27.528] [bmv2] [D] [thread 16892] [323.0] [cxt 0] Pipeline 'ingress': end
[12:31:27.528] [bmv2] [D] [thread 16892] [323.0] [cxt 0] Egress port is 0
[12:31:27.528] [bmv2] [D] [thread 16893] [323.0] [cxt 0] Pipeline 'egress': start
[12:31:27.528] [bmv2] [T] [thread 16893] [323.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:31:27.528] [bmv2] [T] [thread 16893] [323.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:31:27.529] [bmv2] [D] [thread 16893] [323.0] [cxt 0] Pipeline 'egress': end
[12:31:27.529] [bmv2] [D] [thread 16893] [323.0] [cxt 0] Deparser 'deparser': start
[12:31:27.529] [bmv2] [T] [thread 16893] [323.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:31:27.529] [bmv2] [D] [thread 16893] [323.0] [cxt 0] Deparsing header 'ethernet'
[12:31:27.529] [bmv2] [D] [thread 16893] [323.0] [cxt 0] Deparser 'deparser': end
[12:31:27.529] [bmv2] [D] [thread 16897] [323.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:31:30.801] [bmv2] [D] [thread 16892] [324.0] [cxt 0] Processing packet received on port 1
[12:31:30.803] [bmv2] [D] [thread 16892] [324.0] [cxt 0] Parser 'parser': start
[12:31:30.803] [bmv2] [D] [thread 16892] [324.0] [cxt 0] Parser 'parser' entering state 'start'
[12:31:30.803] [bmv2] [D] [thread 16892] [324.0] [cxt 0] Extracting header 'ethernet'
[12:31:30.803] [bmv2] [D] [thread 16892] [324.0] [cxt 0] Parser state 'start': key is 0600
[12:31:30.803] [bmv2] [T] [thread 16892] [324.0] [cxt 0] Bytes parsed: 14
[12:31:30.803] [bmv2] [D] [thread 16892] [324.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:31:30.803] [bmv2] [D] [thread 16892] [324.0] [cxt 0] Extracting header 'resist'
[12:31:30.803] [bmv2] [D] [thread 16892] [324.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:31:30.803] [bmv2] [T] [thread 16892] [324.0] [cxt 0] Bytes parsed: 30
[12:31:30.803] [bmv2] [D] [thread 16892] [324.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:31:30.803] [bmv2] [D] [thread 16892] [324.0] [cxt 0] Extracting header 'ipv4'
[12:31:30.803] [bmv2] [D] [thread 16892] [324.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:31:30.803] [bmv2] [T] [thread 16892] [324.0] [cxt 0] Bytes parsed: 50
[12:31:30.803] [bmv2] [D] [thread 16892] [324.0] [cxt 0] Parser 'parser': end
[12:31:30.803] [bmv2] [D] [thread 16892] [324.0] [cxt 0] Pipeline 'ingress': start
[12:31:30.803] [bmv2] [T] [thread 16892] [324.0] [cxt 0] Applying table 'tbl_resist171'
[12:31:30.803] [bmv2] [D] [thread 16892] [324.0] [cxt 0] Looking up key:

[12:31:30.803] [bmv2] [D] [thread 16892] [324.0] [cxt 0] Table 'tbl_resist171': miss
[12:31:30.803] [bmv2] [D] [thread 16892] [324.0] [cxt 0] Action entry is resist171 - 
[12:31:30.803] [bmv2] [T] [thread 16892] [324.0] [cxt 0] Action resist171
[12:31:30.803] [bmv2] [T] [thread 16892] [324.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:31:30.803] [bmv2] [T] [thread 16892] [324.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:31:30.803] [bmv2] [T] [thread 16892] [324.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:31:30.803] [bmv2] [T] [thread 16892] [324.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:31:30.803] [bmv2] [T] [thread 16892] [324.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:31:30.803] [bmv2] [T] [thread 16892] [324.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:31:30.803] [bmv2] [T] [thread 16892] [324.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:31:30.803] [bmv2] [T] [thread 16892] [324.0] [cxt 0] Applying table 'tbl_resist186'
[12:31:30.803] [bmv2] [D] [thread 16892] [324.0] [cxt 0] Looking up key:

[12:31:30.803] [bmv2] [D] [thread 16892] [324.0] [cxt 0] Table 'tbl_resist186': miss
[12:31:30.803] [bmv2] [D] [thread 16892] [324.0] [cxt 0] Action entry is resist186 - 
[12:31:30.803] [bmv2] [T] [thread 16892] [324.0] [cxt 0] Action resist186
[12:31:30.803] [bmv2] [T] [thread 16892] [324.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:31:30.803] [bmv2] [T] [thread 16892] [324.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:31:30.803] [bmv2] [D] [thread 16892] [324.0] [cxt 0] Looking up key:

[12:31:30.803] [bmv2] [D] [thread 16892] [324.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:31:30.803] [bmv2] [D] [thread 16892] [324.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:31:30.803] [bmv2] [T] [thread 16892] [324.0] [cxt 0] Action MyIngress.bounce_pkt
[12:31:30.803] [bmv2] [T] [thread 16892] [324.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:31:30.803] [bmv2] [T] [thread 16892] [324.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:31:30.803] [bmv2] [T] [thread 16892] [324.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:31:30.803] [bmv2] [T] [thread 16892] [324.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:31:30.803] [bmv2] [T] [thread 16892] [324.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:31:30.803] [bmv2] [T] [thread 16892] [324.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:31:30.803] [bmv2] [T] [thread 16892] [324.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:31:30.803] [bmv2] [D] [thread 16892] [324.0] [cxt 0] Pipeline 'ingress': end
[12:31:30.803] [bmv2] [D] [thread 16892] [324.0] [cxt 0] Egress port is 1
[12:31:30.804] [bmv2] [D] [thread 16894] [324.0] [cxt 0] Pipeline 'egress': start
[12:31:30.804] [bmv2] [T] [thread 16894] [324.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:31:30.804] [bmv2] [T] [thread 16894] [324.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:31:30.804] [bmv2] [D] [thread 16894] [324.0] [cxt 0] Pipeline 'egress': end
[12:31:30.804] [bmv2] [D] [thread 16894] [324.0] [cxt 0] Deparser 'deparser': start
[12:31:30.804] [bmv2] [D] [thread 16894] [324.0] [cxt 0] Updating checksum 'cksum'
[12:31:30.804] [bmv2] [D] [thread 16894] [324.0] [cxt 0] Deparsing header 'ethernet'
[12:31:30.804] [bmv2] [D] [thread 16894] [324.0] [cxt 0] Deparsing header 'resist'
[12:31:30.804] [bmv2] [D] [thread 16894] [324.0] [cxt 0] Deparsing header 'ipv4'
[12:31:30.804] [bmv2] [D] [thread 16894] [324.0] [cxt 0] Deparser 'deparser': end
[12:31:30.804] [bmv2] [D] [thread 16897] [324.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:31:35.836] [bmv2] [D] [thread 16892] [325.0] [cxt 0] Processing packet received on port 1
[12:31:35.836] [bmv2] [D] [thread 16892] [325.0] [cxt 0] Parser 'parser': start
[12:31:35.836] [bmv2] [D] [thread 16892] [325.0] [cxt 0] Parser 'parser' entering state 'start'
[12:31:35.836] [bmv2] [D] [thread 16892] [325.0] [cxt 0] Extracting header 'ethernet'
[12:31:35.836] [bmv2] [D] [thread 16892] [325.0] [cxt 0] Parser state 'start': key is 0600
[12:31:35.836] [bmv2] [T] [thread 16892] [325.0] [cxt 0] Bytes parsed: 14
[12:31:35.836] [bmv2] [D] [thread 16892] [325.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:31:35.836] [bmv2] [D] [thread 16892] [325.0] [cxt 0] Extracting header 'resist'
[12:31:35.836] [bmv2] [D] [thread 16892] [325.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:31:35.836] [bmv2] [T] [thread 16892] [325.0] [cxt 0] Bytes parsed: 30
[12:31:35.836] [bmv2] [D] [thread 16892] [325.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:31:35.836] [bmv2] [D] [thread 16892] [325.0] [cxt 0] Extracting header 'ipv4'
[12:31:35.836] [bmv2] [D] [thread 16892] [325.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:31:35.836] [bmv2] [T] [thread 16892] [325.0] [cxt 0] Bytes parsed: 50
[12:31:35.836] [bmv2] [D] [thread 16892] [325.0] [cxt 0] Parser 'parser': end
[12:31:35.836] [bmv2] [D] [thread 16892] [325.0] [cxt 0] Pipeline 'ingress': start
[12:31:35.836] [bmv2] [T] [thread 16892] [325.0] [cxt 0] Applying table 'tbl_resist171'
[12:31:35.836] [bmv2] [D] [thread 16892] [325.0] [cxt 0] Looking up key:

[12:31:35.836] [bmv2] [D] [thread 16892] [325.0] [cxt 0] Table 'tbl_resist171': miss
[12:31:35.836] [bmv2] [D] [thread 16892] [325.0] [cxt 0] Action entry is resist171 - 
[12:31:35.836] [bmv2] [T] [thread 16892] [325.0] [cxt 0] Action resist171
[12:31:35.836] [bmv2] [T] [thread 16892] [325.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:31:35.836] [bmv2] [T] [thread 16892] [325.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:31:35.836] [bmv2] [T] [thread 16892] [325.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:31:35.836] [bmv2] [T] [thread 16892] [325.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:31:35.836] [bmv2] [T] [thread 16892] [325.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:31:35.836] [bmv2] [T] [thread 16892] [325.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:31:35.836] [bmv2] [T] [thread 16892] [325.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:31:35.836] [bmv2] [T] [thread 16892] [325.0] [cxt 0] Applying table 'tbl_resist186'
[12:31:35.836] [bmv2] [D] [thread 16892] [325.0] [cxt 0] Looking up key:

[12:31:35.836] [bmv2] [D] [thread 16892] [325.0] [cxt 0] Table 'tbl_resist186': miss
[12:31:35.836] [bmv2] [D] [thread 16892] [325.0] [cxt 0] Action entry is resist186 - 
[12:31:35.836] [bmv2] [T] [thread 16892] [325.0] [cxt 0] Action resist186
[12:31:35.836] [bmv2] [T] [thread 16892] [325.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:31:35.836] [bmv2] [T] [thread 16892] [325.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:31:35.836] [bmv2] [D] [thread 16892] [325.0] [cxt 0] Looking up key:

[12:31:35.836] [bmv2] [D] [thread 16892] [325.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:31:35.836] [bmv2] [D] [thread 16892] [325.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:31:35.836] [bmv2] [T] [thread 16892] [325.0] [cxt 0] Action MyIngress.bounce_pkt
[12:31:35.836] [bmv2] [T] [thread 16892] [325.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:31:35.836] [bmv2] [T] [thread 16892] [325.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:31:35.836] [bmv2] [T] [thread 16892] [325.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:31:35.836] [bmv2] [T] [thread 16892] [325.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:31:35.836] [bmv2] [T] [thread 16892] [325.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:31:35.836] [bmv2] [T] [thread 16892] [325.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:31:35.836] [bmv2] [T] [thread 16892] [325.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:31:35.836] [bmv2] [D] [thread 16892] [325.0] [cxt 0] Pipeline 'ingress': end
[12:31:35.836] [bmv2] [D] [thread 16892] [325.0] [cxt 0] Egress port is 1
[12:31:35.837] [bmv2] [D] [thread 16894] [325.0] [cxt 0] Pipeline 'egress': start
[12:31:35.837] [bmv2] [T] [thread 16894] [325.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:31:35.837] [bmv2] [T] [thread 16894] [325.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:31:35.837] [bmv2] [D] [thread 16894] [325.0] [cxt 0] Pipeline 'egress': end
[12:31:35.837] [bmv2] [D] [thread 16894] [325.0] [cxt 0] Deparser 'deparser': start
[12:31:35.837] [bmv2] [D] [thread 16894] [325.0] [cxt 0] Updating checksum 'cksum'
[12:31:35.837] [bmv2] [D] [thread 16894] [325.0] [cxt 0] Deparsing header 'ethernet'
[12:31:35.837] [bmv2] [D] [thread 16894] [325.0] [cxt 0] Deparsing header 'resist'
[12:31:35.837] [bmv2] [D] [thread 16894] [325.0] [cxt 0] Deparsing header 'ipv4'
[12:31:35.837] [bmv2] [D] [thread 16894] [325.0] [cxt 0] Deparser 'deparser': end
[12:31:35.837] [bmv2] [D] [thread 16897] [325.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:31:40.892] [bmv2] [D] [thread 16892] [326.0] [cxt 0] Processing packet received on port 1
[12:31:40.892] [bmv2] [D] [thread 16892] [326.0] [cxt 0] Parser 'parser': start
[12:31:40.892] [bmv2] [D] [thread 16892] [326.0] [cxt 0] Parser 'parser' entering state 'start'
[12:31:40.892] [bmv2] [D] [thread 16892] [326.0] [cxt 0] Extracting header 'ethernet'
[12:31:40.892] [bmv2] [D] [thread 16892] [326.0] [cxt 0] Parser state 'start': key is 0600
[12:31:40.892] [bmv2] [T] [thread 16892] [326.0] [cxt 0] Bytes parsed: 14
[12:31:40.892] [bmv2] [D] [thread 16892] [326.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:31:40.892] [bmv2] [D] [thread 16892] [326.0] [cxt 0] Extracting header 'resist'
[12:31:40.892] [bmv2] [D] [thread 16892] [326.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:31:40.892] [bmv2] [T] [thread 16892] [326.0] [cxt 0] Bytes parsed: 30
[12:31:40.892] [bmv2] [D] [thread 16892] [326.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:31:40.892] [bmv2] [D] [thread 16892] [326.0] [cxt 0] Extracting header 'ipv4'
[12:31:40.892] [bmv2] [D] [thread 16892] [326.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:31:40.892] [bmv2] [T] [thread 16892] [326.0] [cxt 0] Bytes parsed: 50
[12:31:40.892] [bmv2] [D] [thread 16892] [326.0] [cxt 0] Parser 'parser': end
[12:31:40.892] [bmv2] [D] [thread 16892] [326.0] [cxt 0] Pipeline 'ingress': start
[12:31:40.892] [bmv2] [T] [thread 16892] [326.0] [cxt 0] Applying table 'tbl_resist171'
[12:31:40.892] [bmv2] [D] [thread 16892] [326.0] [cxt 0] Looking up key:

[12:31:40.892] [bmv2] [D] [thread 16892] [326.0] [cxt 0] Table 'tbl_resist171': miss
[12:31:40.892] [bmv2] [D] [thread 16892] [326.0] [cxt 0] Action entry is resist171 - 
[12:31:40.892] [bmv2] [T] [thread 16892] [326.0] [cxt 0] Action resist171
[12:31:40.892] [bmv2] [T] [thread 16892] [326.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:31:40.892] [bmv2] [T] [thread 16892] [326.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:31:40.892] [bmv2] [T] [thread 16892] [326.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:31:40.892] [bmv2] [T] [thread 16892] [326.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:31:40.892] [bmv2] [T] [thread 16892] [326.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:31:40.892] [bmv2] [T] [thread 16892] [326.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:31:40.892] [bmv2] [T] [thread 16892] [326.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:31:40.892] [bmv2] [T] [thread 16892] [326.0] [cxt 0] Applying table 'tbl_resist186'
[12:31:40.892] [bmv2] [D] [thread 16892] [326.0] [cxt 0] Looking up key:

[12:31:40.892] [bmv2] [D] [thread 16892] [326.0] [cxt 0] Table 'tbl_resist186': miss
[12:31:40.892] [bmv2] [D] [thread 16892] [326.0] [cxt 0] Action entry is resist186 - 
[12:31:40.892] [bmv2] [T] [thread 16892] [326.0] [cxt 0] Action resist186
[12:31:40.892] [bmv2] [T] [thread 16892] [326.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:31:40.892] [bmv2] [T] [thread 16892] [326.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:31:40.892] [bmv2] [D] [thread 16892] [326.0] [cxt 0] Looking up key:

[12:31:40.892] [bmv2] [D] [thread 16892] [326.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:31:40.892] [bmv2] [D] [thread 16892] [326.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:31:40.892] [bmv2] [T] [thread 16892] [326.0] [cxt 0] Action MyIngress.bounce_pkt
[12:31:40.892] [bmv2] [T] [thread 16892] [326.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:31:40.892] [bmv2] [T] [thread 16892] [326.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:31:40.892] [bmv2] [T] [thread 16892] [326.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:31:40.892] [bmv2] [T] [thread 16892] [326.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:31:40.892] [bmv2] [T] [thread 16892] [326.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:31:40.892] [bmv2] [T] [thread 16892] [326.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:31:40.892] [bmv2] [T] [thread 16892] [326.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:31:40.892] [bmv2] [D] [thread 16892] [326.0] [cxt 0] Pipeline 'ingress': end
[12:31:40.892] [bmv2] [D] [thread 16892] [326.0] [cxt 0] Egress port is 1
[12:31:40.892] [bmv2] [D] [thread 16894] [326.0] [cxt 0] Pipeline 'egress': start
[12:31:40.892] [bmv2] [T] [thread 16894] [326.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:31:40.892] [bmv2] [T] [thread 16894] [326.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:31:40.892] [bmv2] [D] [thread 16894] [326.0] [cxt 0] Pipeline 'egress': end
[12:31:40.892] [bmv2] [D] [thread 16894] [326.0] [cxt 0] Deparser 'deparser': start
[12:31:40.892] [bmv2] [D] [thread 16894] [326.0] [cxt 0] Updating checksum 'cksum'
[12:31:40.892] [bmv2] [D] [thread 16894] [326.0] [cxt 0] Deparsing header 'ethernet'
[12:31:40.892] [bmv2] [D] [thread 16894] [326.0] [cxt 0] Deparsing header 'resist'
[12:31:40.892] [bmv2] [D] [thread 16894] [326.0] [cxt 0] Deparsing header 'ipv4'
[12:31:40.892] [bmv2] [D] [thread 16894] [326.0] [cxt 0] Deparser 'deparser': end
[12:31:40.893] [bmv2] [D] [thread 16897] [326.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:31:43.864] [bmv2] [D] [thread 16892] [327.0] [cxt 0] Processing packet received on port 3
[12:31:43.864] [bmv2] [D] [thread 16892] [327.0] [cxt 0] Parser 'parser': start
[12:31:43.864] [bmv2] [D] [thread 16892] [327.0] [cxt 0] Parser 'parser' entering state 'start'
[12:31:43.864] [bmv2] [D] [thread 16892] [327.0] [cxt 0] Extracting header 'ethernet'
[12:31:43.864] [bmv2] [D] [thread 16892] [327.0] [cxt 0] Parser state 'start': key is 86dd
[12:31:43.864] [bmv2] [T] [thread 16892] [327.0] [cxt 0] Bytes parsed: 14
[12:31:43.864] [bmv2] [D] [thread 16892] [327.0] [cxt 0] Parser 'parser': end
[12:31:43.864] [bmv2] [D] [thread 16892] [327.0] [cxt 0] Pipeline 'ingress': start
[12:31:43.864] [bmv2] [T] [thread 16892] [327.0] [cxt 0] Applying table 'tbl_resist171'
[12:31:43.864] [bmv2] [D] [thread 16892] [327.0] [cxt 0] Looking up key:

[12:31:43.864] [bmv2] [D] [thread 16892] [327.0] [cxt 0] Table 'tbl_resist171': miss
[12:31:43.864] [bmv2] [D] [thread 16892] [327.0] [cxt 0] Action entry is resist171 - 
[12:31:43.864] [bmv2] [T] [thread 16892] [327.0] [cxt 0] Action resist171
[12:31:43.864] [bmv2] [T] [thread 16892] [327.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:31:43.864] [bmv2] [T] [thread 16892] [327.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:31:43.864] [bmv2] [T] [thread 16892] [327.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:31:43.864] [bmv2] [T] [thread 16892] [327.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:31:43.864] [bmv2] [T] [thread 16892] [327.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:31:43.864] [bmv2] [T] [thread 16892] [327.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:31:43.864] [bmv2] [D] [thread 16892] [327.0] [cxt 0] Pipeline 'ingress': end
[12:31:43.864] [bmv2] [D] [thread 16892] [327.0] [cxt 0] Egress port is 0
[12:31:43.865] [bmv2] [D] [thread 16892] [328.0] [cxt 0] Processing packet received on port 20
[12:31:43.865] [bmv2] [D] [thread 16892] [328.0] [cxt 0] Parser 'parser': start
[12:31:43.865] [bmv2] [D] [thread 16892] [328.0] [cxt 0] Parser 'parser' entering state 'start'
[12:31:43.865] [bmv2] [D] [thread 16892] [328.0] [cxt 0] Extracting header 'ethernet'
[12:31:43.865] [bmv2] [D] [thread 16892] [328.0] [cxt 0] Parser state 'start': key is 86dd
[12:31:43.865] [bmv2] [T] [thread 16892] [328.0] [cxt 0] Bytes parsed: 14
[12:31:43.865] [bmv2] [D] [thread 16892] [328.0] [cxt 0] Parser 'parser': end
[12:31:43.865] [bmv2] [D] [thread 16892] [328.0] [cxt 0] Pipeline 'ingress': start
[12:31:43.865] [bmv2] [T] [thread 16892] [328.0] [cxt 0] Applying table 'tbl_resist171'
[12:31:43.865] [bmv2] [D] [thread 16892] [328.0] [cxt 0] Looking up key:

[12:31:43.865] [bmv2] [D] [thread 16892] [328.0] [cxt 0] Table 'tbl_resist171': miss
[12:31:43.865] [bmv2] [D] [thread 16892] [328.0] [cxt 0] Action entry is resist171 - 
[12:31:43.865] [bmv2] [T] [thread 16892] [328.0] [cxt 0] Action resist171
[12:31:43.865] [bmv2] [T] [thread 16892] [328.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:31:43.865] [bmv2] [T] [thread 16892] [328.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:31:43.865] [bmv2] [T] [thread 16892] [328.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:31:43.865] [bmv2] [T] [thread 16892] [328.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:31:43.865] [bmv2] [T] [thread 16892] [328.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:31:43.865] [bmv2] [T] [thread 16892] [328.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:31:43.865] [bmv2] [D] [thread 16892] [328.0] [cxt 0] Pipeline 'ingress': end
[12:31:43.865] [bmv2] [D] [thread 16892] [328.0] [cxt 0] Egress port is 0
[12:31:43.865] [bmv2] [D] [thread 16892] [329.0] [cxt 0] Processing packet received on port 21
[12:31:43.865] [bmv2] [D] [thread 16892] [329.0] [cxt 0] Parser 'parser': start
[12:31:43.865] [bmv2] [D] [thread 16892] [329.0] [cxt 0] Parser 'parser' entering state 'start'
[12:31:43.865] [bmv2] [D] [thread 16892] [329.0] [cxt 0] Extracting header 'ethernet'
[12:31:43.865] [bmv2] [D] [thread 16892] [329.0] [cxt 0] Parser state 'start': key is 86dd
[12:31:43.865] [bmv2] [T] [thread 16892] [329.0] [cxt 0] Bytes parsed: 14
[12:31:43.865] [bmv2] [D] [thread 16892] [329.0] [cxt 0] Parser 'parser': end
[12:31:43.865] [bmv2] [D] [thread 16892] [329.0] [cxt 0] Pipeline 'ingress': start
[12:31:43.865] [bmv2] [T] [thread 16892] [329.0] [cxt 0] Applying table 'tbl_resist171'
[12:31:43.865] [bmv2] [D] [thread 16892] [329.0] [cxt 0] Looking up key:

[12:31:43.865] [bmv2] [D] [thread 16892] [329.0] [cxt 0] Table 'tbl_resist171': miss
[12:31:43.865] [bmv2] [D] [thread 16892] [329.0] [cxt 0] Action entry is resist171 - 
[12:31:43.865] [bmv2] [T] [thread 16892] [329.0] [cxt 0] Action resist171
[12:31:43.865] [bmv2] [T] [thread 16892] [329.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:31:43.866] [bmv2] [T] [thread 16892] [329.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:31:43.866] [bmv2] [T] [thread 16892] [329.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:31:43.866] [bmv2] [T] [thread 16892] [329.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:31:43.866] [bmv2] [T] [thread 16892] [329.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:31:43.866] [bmv2] [T] [thread 16892] [329.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:31:43.866] [bmv2] [D] [thread 16892] [329.0] [cxt 0] Pipeline 'ingress': end
[12:31:43.866] [bmv2] [D] [thread 16892] [329.0] [cxt 0] Egress port is 0
[12:31:43.866] [bmv2] [D] [thread 16892] [330.0] [cxt 0] Processing packet received on port 27
[12:31:43.866] [bmv2] [D] [thread 16892] [330.0] [cxt 0] Parser 'parser': start
[12:31:43.866] [bmv2] [D] [thread 16892] [330.0] [cxt 0] Parser 'parser' entering state 'start'
[12:31:43.866] [bmv2] [D] [thread 16892] [330.0] [cxt 0] Extracting header 'ethernet'
[12:31:43.866] [bmv2] [D] [thread 16892] [330.0] [cxt 0] Parser state 'start': key is 86dd
[12:31:43.866] [bmv2] [T] [thread 16892] [330.0] [cxt 0] Bytes parsed: 14
[12:31:43.866] [bmv2] [D] [thread 16892] [330.0] [cxt 0] Parser 'parser': end
[12:31:43.866] [bmv2] [D] [thread 16892] [330.0] [cxt 0] Pipeline 'ingress': start
[12:31:43.866] [bmv2] [T] [thread 16892] [330.0] [cxt 0] Applying table 'tbl_resist171'
[12:31:43.866] [bmv2] [D] [thread 16892] [330.0] [cxt 0] Looking up key:

[12:31:43.866] [bmv2] [D] [thread 16892] [330.0] [cxt 0] Table 'tbl_resist171': miss
[12:31:43.866] [bmv2] [D] [thread 16892] [330.0] [cxt 0] Action entry is resist171 - 
[12:31:43.866] [bmv2] [T] [thread 16892] [330.0] [cxt 0] Action resist171
[12:31:43.866] [bmv2] [T] [thread 16892] [330.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:31:43.866] [bmv2] [T] [thread 16892] [330.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:31:43.866] [bmv2] [T] [thread 16892] [330.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:31:43.866] [bmv2] [T] [thread 16892] [330.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:31:43.866] [bmv2] [T] [thread 16892] [330.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:31:43.866] [bmv2] [T] [thread 16892] [330.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:31:43.866] [bmv2] [D] [thread 16892] [330.0] [cxt 0] Pipeline 'ingress': end
[12:31:43.866] [bmv2] [D] [thread 16892] [330.0] [cxt 0] Egress port is 0
[12:31:43.866] [bmv2] [D] [thread 16892] [331.0] [cxt 0] Processing packet received on port 30
[12:31:43.866] [bmv2] [D] [thread 16892] [331.0] [cxt 0] Parser 'parser': start
[12:31:43.866] [bmv2] [D] [thread 16892] [331.0] [cxt 0] Parser 'parser' entering state 'start'
[12:31:43.866] [bmv2] [D] [thread 16892] [331.0] [cxt 0] Extracting header 'ethernet'
[12:31:43.866] [bmv2] [D] [thread 16892] [331.0] [cxt 0] Parser state 'start': key is 86dd
[12:31:43.866] [bmv2] [D] [thread 16893] [327.0] [cxt 0] Pipeline 'egress': start
[12:31:43.866] [bmv2] [T] [thread 16893] [327.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:31:43.866] [bmv2] [T] [thread 16893] [327.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:31:43.866] [bmv2] [D] [thread 16893] [327.0] [cxt 0] Pipeline 'egress': end
[12:31:43.866] [bmv2] [D] [thread 16893] [327.0] [cxt 0] Deparser 'deparser': start
[12:31:43.866] [bmv2] [T] [thread 16893] [327.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:31:43.866] [bmv2] [D] [thread 16893] [327.0] [cxt 0] Deparsing header 'ethernet'
[12:31:43.866] [bmv2] [D] [thread 16893] [327.0] [cxt 0] Deparser 'deparser': end
[12:31:43.866] [bmv2] [D] [thread 16893] [328.0] [cxt 0] Pipeline 'egress': start
[12:31:43.866] [bmv2] [T] [thread 16893] [328.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:31:43.866] [bmv2] [T] [thread 16893] [328.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:31:43.866] [bmv2] [D] [thread 16893] [328.0] [cxt 0] Pipeline 'egress': end
[12:31:43.866] [bmv2] [D] [thread 16893] [328.0] [cxt 0] Deparser 'deparser': start
[12:31:43.866] [bmv2] [T] [thread 16893] [328.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:31:43.866] [bmv2] [D] [thread 16893] [328.0] [cxt 0] Deparsing header 'ethernet'
[12:31:43.866] [bmv2] [D] [thread 16893] [328.0] [cxt 0] Deparser 'deparser': end
[12:31:43.866] [bmv2] [D] [thread 16893] [329.0] [cxt 0] Pipeline 'egress': start
[12:31:43.866] [bmv2] [T] [thread 16893] [329.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:31:43.866] [bmv2] [T] [thread 16893] [329.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:31:43.866] [bmv2] [D] [thread 16893] [329.0] [cxt 0] Pipeline 'egress': end
[12:31:43.867] [bmv2] [D] [thread 16893] [329.0] [cxt 0] Deparser 'deparser': start
[12:31:43.867] [bmv2] [T] [thread 16893] [329.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:31:43.867] [bmv2] [D] [thread 16893] [329.0] [cxt 0] Deparsing header 'ethernet'
[12:31:43.867] [bmv2] [D] [thread 16893] [329.0] [cxt 0] Deparser 'deparser': end
[12:31:43.867] [bmv2] [D] [thread 16893] [330.0] [cxt 0] Pipeline 'egress': start
[12:31:43.867] [bmv2] [T] [thread 16893] [330.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:31:43.867] [bmv2] [T] [thread 16893] [330.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:31:43.867] [bmv2] [D] [thread 16893] [330.0] [cxt 0] Pipeline 'egress': end
[12:31:43.867] [bmv2] [D] [thread 16893] [330.0] [cxt 0] Deparser 'deparser': start
[12:31:43.867] [bmv2] [T] [thread 16893] [330.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:31:43.867] [bmv2] [D] [thread 16893] [330.0] [cxt 0] Deparsing header 'ethernet'
[12:31:43.867] [bmv2] [D] [thread 16893] [330.0] [cxt 0] Deparser 'deparser': end
[12:31:43.866] [bmv2] [T] [thread 16892] [331.0] [cxt 0] Bytes parsed: 14
[12:31:43.867] [bmv2] [D] [thread 16892] [331.0] [cxt 0] Parser 'parser': end
[12:31:43.867] [bmv2] [D] [thread 16892] [331.0] [cxt 0] Pipeline 'ingress': start
[12:31:43.867] [bmv2] [T] [thread 16892] [331.0] [cxt 0] Applying table 'tbl_resist171'
[12:31:43.867] [bmv2] [D] [thread 16892] [331.0] [cxt 0] Looking up key:

[12:31:43.867] [bmv2] [D] [thread 16892] [331.0] [cxt 0] Table 'tbl_resist171': miss
[12:31:43.867] [bmv2] [D] [thread 16892] [331.0] [cxt 0] Action entry is resist171 - 
[12:31:43.867] [bmv2] [T] [thread 16892] [331.0] [cxt 0] Action resist171
[12:31:43.867] [bmv2] [T] [thread 16892] [331.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:31:43.867] [bmv2] [T] [thread 16892] [331.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:31:43.867] [bmv2] [T] [thread 16892] [331.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:31:43.867] [bmv2] [T] [thread 16892] [331.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:31:43.867] [bmv2] [T] [thread 16892] [331.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:31:43.867] [bmv2] [T] [thread 16892] [331.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:31:43.867] [bmv2] [D] [thread 16892] [331.0] [cxt 0] Pipeline 'ingress': end
[12:31:43.867] [bmv2] [D] [thread 16892] [331.0] [cxt 0] Egress port is 0
[12:31:43.867] [bmv2] [D] [thread 16892] [332.0] [cxt 0] Processing packet received on port 50
[12:31:43.867] [bmv2] [D] [thread 16892] [332.0] [cxt 0] Parser 'parser': start
[12:31:43.867] [bmv2] [D] [thread 16892] [332.0] [cxt 0] Parser 'parser' entering state 'start'
[12:31:43.867] [bmv2] [D] [thread 16892] [332.0] [cxt 0] Extracting header 'ethernet'
[12:31:43.867] [bmv2] [D] [thread 16892] [332.0] [cxt 0] Parser state 'start': key is 86dd
[12:31:43.867] [bmv2] [T] [thread 16892] [332.0] [cxt 0] Bytes parsed: 14
[12:31:43.867] [bmv2] [D] [thread 16892] [332.0] [cxt 0] Parser 'parser': end
[12:31:43.867] [bmv2] [D] [thread 16892] [332.0] [cxt 0] Pipeline 'ingress': start
[12:31:43.867] [bmv2] [T] [thread 16892] [332.0] [cxt 0] Applying table 'tbl_resist171'
[12:31:43.867] [bmv2] [D] [thread 16892] [332.0] [cxt 0] Looking up key:

[12:31:43.868] [bmv2] [D] [thread 16892] [332.0] [cxt 0] Table 'tbl_resist171': miss
[12:31:43.868] [bmv2] [D] [thread 16892] [332.0] [cxt 0] Action entry is resist171 - 
[12:31:43.868] [bmv2] [T] [thread 16892] [332.0] [cxt 0] Action resist171
[12:31:43.868] [bmv2] [T] [thread 16892] [332.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:31:43.868] [bmv2] [T] [thread 16892] [332.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:31:43.868] [bmv2] [T] [thread 16892] [332.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:31:43.868] [bmv2] [T] [thread 16892] [332.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:31:43.868] [bmv2] [T] [thread 16892] [332.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:31:43.868] [bmv2] [T] [thread 16892] [332.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:31:43.868] [bmv2] [D] [thread 16892] [332.0] [cxt 0] Pipeline 'ingress': end
[12:31:43.868] [bmv2] [D] [thread 16893] [331.0] [cxt 0] Pipeline 'egress': start
[12:31:43.868] [bmv2] [T] [thread 16893] [331.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:31:43.868] [bmv2] [T] [thread 16893] [331.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:31:43.868] [bmv2] [D] [thread 16893] [331.0] [cxt 0] Pipeline 'egress': end
[12:31:43.868] [bmv2] [D] [thread 16893] [331.0] [cxt 0] Deparser 'deparser': start
[12:31:43.868] [bmv2] [T] [thread 16893] [331.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:31:43.868] [bmv2] [D] [thread 16893] [331.0] [cxt 0] Deparsing header 'ethernet'
[12:31:43.868] [bmv2] [D] [thread 16893] [331.0] [cxt 0] Deparser 'deparser': end
[12:31:43.868] [bmv2] [D] [thread 16892] [332.0] [cxt 0] Egress port is 0
[12:31:43.867] [bmv2] [D] [thread 16897] [327.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:31:43.868] [bmv2] [D] [thread 16897] [328.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:31:43.868] [bmv2] [D] [thread 16897] [329.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:31:43.868] [bmv2] [D] [thread 16897] [330.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:31:43.868] [bmv2] [D] [thread 16897] [331.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:31:43.868] [bmv2] [D] [thread 16893] [332.0] [cxt 0] Pipeline 'egress': start
[12:31:43.868] [bmv2] [T] [thread 16893] [332.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:31:43.868] [bmv2] [T] [thread 16893] [332.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:31:43.868] [bmv2] [D] [thread 16893] [332.0] [cxt 0] Pipeline 'egress': end
[12:31:43.868] [bmv2] [D] [thread 16893] [332.0] [cxt 0] Deparser 'deparser': start
[12:31:43.868] [bmv2] [T] [thread 16893] [332.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:31:43.868] [bmv2] [D] [thread 16893] [332.0] [cxt 0] Deparsing header 'ethernet'
[12:31:43.868] [bmv2] [D] [thread 16893] [332.0] [cxt 0] Deparser 'deparser': end
[12:31:43.869] [bmv2] [D] [thread 16897] [332.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:31:45.933] [bmv2] [D] [thread 16892] [333.0] [cxt 0] Processing packet received on port 1
[12:31:45.933] [bmv2] [D] [thread 16892] [333.0] [cxt 0] Parser 'parser': start
[12:31:45.933] [bmv2] [D] [thread 16892] [333.0] [cxt 0] Parser 'parser' entering state 'start'
[12:31:45.933] [bmv2] [D] [thread 16892] [333.0] [cxt 0] Extracting header 'ethernet'
[12:31:45.933] [bmv2] [D] [thread 16892] [333.0] [cxt 0] Parser state 'start': key is 0600
[12:31:45.933] [bmv2] [T] [thread 16892] [333.0] [cxt 0] Bytes parsed: 14
[12:31:45.933] [bmv2] [D] [thread 16892] [333.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:31:45.933] [bmv2] [D] [thread 16892] [333.0] [cxt 0] Extracting header 'resist'
[12:31:45.933] [bmv2] [D] [thread 16892] [333.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:31:45.933] [bmv2] [T] [thread 16892] [333.0] [cxt 0] Bytes parsed: 30
[12:31:45.933] [bmv2] [D] [thread 16892] [333.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:31:45.933] [bmv2] [D] [thread 16892] [333.0] [cxt 0] Extracting header 'ipv4'
[12:31:45.933] [bmv2] [D] [thread 16892] [333.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:31:45.933] [bmv2] [T] [thread 16892] [333.0] [cxt 0] Bytes parsed: 50
[12:31:45.933] [bmv2] [D] [thread 16892] [333.0] [cxt 0] Parser 'parser': end
[12:31:45.933] [bmv2] [D] [thread 16892] [333.0] [cxt 0] Pipeline 'ingress': start
[12:31:45.933] [bmv2] [T] [thread 16892] [333.0] [cxt 0] Applying table 'tbl_resist171'
[12:31:45.933] [bmv2] [D] [thread 16892] [333.0] [cxt 0] Looking up key:

[12:31:45.933] [bmv2] [D] [thread 16892] [333.0] [cxt 0] Table 'tbl_resist171': miss
[12:31:45.933] [bmv2] [D] [thread 16892] [333.0] [cxt 0] Action entry is resist171 - 
[12:31:45.933] [bmv2] [T] [thread 16892] [333.0] [cxt 0] Action resist171
[12:31:45.933] [bmv2] [T] [thread 16892] [333.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:31:45.933] [bmv2] [T] [thread 16892] [333.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:31:45.933] [bmv2] [T] [thread 16892] [333.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:31:45.933] [bmv2] [T] [thread 16892] [333.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:31:45.933] [bmv2] [T] [thread 16892] [333.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:31:45.933] [bmv2] [T] [thread 16892] [333.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:31:45.933] [bmv2] [T] [thread 16892] [333.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:31:45.933] [bmv2] [T] [thread 16892] [333.0] [cxt 0] Applying table 'tbl_resist186'
[12:31:45.933] [bmv2] [D] [thread 16892] [333.0] [cxt 0] Looking up key:

[12:31:45.933] [bmv2] [D] [thread 16892] [333.0] [cxt 0] Table 'tbl_resist186': miss
[12:31:45.933] [bmv2] [D] [thread 16892] [333.0] [cxt 0] Action entry is resist186 - 
[12:31:45.933] [bmv2] [T] [thread 16892] [333.0] [cxt 0] Action resist186
[12:31:45.933] [bmv2] [T] [thread 16892] [333.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:31:45.933] [bmv2] [T] [thread 16892] [333.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:31:45.933] [bmv2] [D] [thread 16892] [333.0] [cxt 0] Looking up key:

[12:31:45.933] [bmv2] [D] [thread 16892] [333.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:31:45.933] [bmv2] [D] [thread 16892] [333.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:31:45.933] [bmv2] [T] [thread 16892] [333.0] [cxt 0] Action MyIngress.bounce_pkt
[12:31:45.933] [bmv2] [T] [thread 16892] [333.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:31:45.933] [bmv2] [T] [thread 16892] [333.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:31:45.933] [bmv2] [T] [thread 16892] [333.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:31:45.933] [bmv2] [T] [thread 16892] [333.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:31:45.933] [bmv2] [T] [thread 16892] [333.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:31:45.933] [bmv2] [T] [thread 16892] [333.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:31:45.933] [bmv2] [T] [thread 16892] [333.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:31:45.933] [bmv2] [D] [thread 16892] [333.0] [cxt 0] Pipeline 'ingress': end
[12:31:45.933] [bmv2] [D] [thread 16892] [333.0] [cxt 0] Egress port is 1
[12:31:45.933] [bmv2] [D] [thread 16894] [333.0] [cxt 0] Pipeline 'egress': start
[12:31:45.933] [bmv2] [T] [thread 16894] [333.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:31:45.933] [bmv2] [T] [thread 16894] [333.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:31:45.933] [bmv2] [D] [thread 16894] [333.0] [cxt 0] Pipeline 'egress': end
[12:31:45.934] [bmv2] [D] [thread 16894] [333.0] [cxt 0] Deparser 'deparser': start
[12:31:45.934] [bmv2] [D] [thread 16894] [333.0] [cxt 0] Updating checksum 'cksum'
[12:31:45.934] [bmv2] [D] [thread 16894] [333.0] [cxt 0] Deparsing header 'ethernet'
[12:31:45.934] [bmv2] [D] [thread 16894] [333.0] [cxt 0] Deparsing header 'resist'
[12:31:45.934] [bmv2] [D] [thread 16894] [333.0] [cxt 0] Deparsing header 'ipv4'
[12:31:45.934] [bmv2] [D] [thread 16894] [333.0] [cxt 0] Deparser 'deparser': end
[12:31:45.934] [bmv2] [D] [thread 16897] [333.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:31:50.980] [bmv2] [D] [thread 16892] [334.0] [cxt 0] Processing packet received on port 1
[12:31:50.980] [bmv2] [D] [thread 16892] [334.0] [cxt 0] Parser 'parser': start
[12:31:50.980] [bmv2] [D] [thread 16892] [334.0] [cxt 0] Parser 'parser' entering state 'start'
[12:31:50.980] [bmv2] [D] [thread 16892] [334.0] [cxt 0] Extracting header 'ethernet'
[12:31:50.981] [bmv2] [D] [thread 16892] [334.0] [cxt 0] Parser state 'start': key is 0600
[12:31:50.981] [bmv2] [T] [thread 16892] [334.0] [cxt 0] Bytes parsed: 14
[12:31:50.981] [bmv2] [D] [thread 16892] [334.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:31:50.981] [bmv2] [D] [thread 16892] [334.0] [cxt 0] Extracting header 'resist'
[12:31:50.982] [bmv2] [D] [thread 16892] [334.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:31:50.982] [bmv2] [T] [thread 16892] [334.0] [cxt 0] Bytes parsed: 30
[12:31:50.982] [bmv2] [D] [thread 16892] [334.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:31:50.982] [bmv2] [D] [thread 16892] [334.0] [cxt 0] Extracting header 'ipv4'
[12:31:50.982] [bmv2] [D] [thread 16892] [334.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:31:50.982] [bmv2] [T] [thread 16892] [334.0] [cxt 0] Bytes parsed: 50
[12:31:50.982] [bmv2] [D] [thread 16892] [334.0] [cxt 0] Parser 'parser': end
[12:31:50.983] [bmv2] [D] [thread 16892] [334.0] [cxt 0] Pipeline 'ingress': start
[12:31:50.983] [bmv2] [T] [thread 16892] [334.0] [cxt 0] Applying table 'tbl_resist171'
[12:31:50.984] [bmv2] [D] [thread 16892] [334.0] [cxt 0] Looking up key:

[12:31:50.984] [bmv2] [D] [thread 16892] [334.0] [cxt 0] Table 'tbl_resist171': miss
[12:31:50.984] [bmv2] [D] [thread 16892] [334.0] [cxt 0] Action entry is resist171 - 
[12:31:50.984] [bmv2] [T] [thread 16892] [334.0] [cxt 0] Action resist171
[12:31:50.984] [bmv2] [T] [thread 16892] [334.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:31:50.984] [bmv2] [T] [thread 16892] [334.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:31:50.984] [bmv2] [T] [thread 16892] [334.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:31:50.984] [bmv2] [T] [thread 16892] [334.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:31:50.984] [bmv2] [T] [thread 16892] [334.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:31:50.984] [bmv2] [T] [thread 16892] [334.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:31:50.984] [bmv2] [T] [thread 16892] [334.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:31:50.984] [bmv2] [T] [thread 16892] [334.0] [cxt 0] Applying table 'tbl_resist186'
[12:31:50.984] [bmv2] [D] [thread 16892] [334.0] [cxt 0] Looking up key:

[12:31:50.984] [bmv2] [D] [thread 16892] [334.0] [cxt 0] Table 'tbl_resist186': miss
[12:31:50.984] [bmv2] [D] [thread 16892] [334.0] [cxt 0] Action entry is resist186 - 
[12:31:50.984] [bmv2] [T] [thread 16892] [334.0] [cxt 0] Action resist186
[12:31:50.984] [bmv2] [T] [thread 16892] [334.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:31:50.984] [bmv2] [T] [thread 16892] [334.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:31:50.984] [bmv2] [D] [thread 16892] [334.0] [cxt 0] Looking up key:

[12:31:50.984] [bmv2] [D] [thread 16892] [334.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:31:50.984] [bmv2] [D] [thread 16892] [334.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:31:50.984] [bmv2] [T] [thread 16892] [334.0] [cxt 0] Action MyIngress.bounce_pkt
[12:31:50.984] [bmv2] [T] [thread 16892] [334.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:31:50.984] [bmv2] [T] [thread 16892] [334.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:31:50.984] [bmv2] [T] [thread 16892] [334.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:31:50.984] [bmv2] [T] [thread 16892] [334.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:31:50.984] [bmv2] [T] [thread 16892] [334.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:31:50.984] [bmv2] [T] [thread 16892] [334.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:31:50.984] [bmv2] [T] [thread 16892] [334.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:31:50.984] [bmv2] [D] [thread 16892] [334.0] [cxt 0] Pipeline 'ingress': end
[12:31:50.984] [bmv2] [D] [thread 16892] [334.0] [cxt 0] Egress port is 1
[12:31:50.984] [bmv2] [D] [thread 16894] [334.0] [cxt 0] Pipeline 'egress': start
[12:31:50.984] [bmv2] [T] [thread 16894] [334.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:31:50.984] [bmv2] [T] [thread 16894] [334.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:31:50.984] [bmv2] [D] [thread 16894] [334.0] [cxt 0] Pipeline 'egress': end
[12:31:50.984] [bmv2] [D] [thread 16894] [334.0] [cxt 0] Deparser 'deparser': start
[12:31:50.984] [bmv2] [D] [thread 16894] [334.0] [cxt 0] Updating checksum 'cksum'
[12:31:50.984] [bmv2] [D] [thread 16894] [334.0] [cxt 0] Deparsing header 'ethernet'
[12:31:50.984] [bmv2] [D] [thread 16894] [334.0] [cxt 0] Deparsing header 'resist'
[12:31:50.984] [bmv2] [D] [thread 16894] [334.0] [cxt 0] Deparsing header 'ipv4'
[12:31:50.984] [bmv2] [D] [thread 16894] [334.0] [cxt 0] Deparser 'deparser': end
[12:31:50.984] [bmv2] [D] [thread 16897] [334.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:31:56.066] [bmv2] [D] [thread 16892] [335.0] [cxt 0] Processing packet received on port 1
[12:31:56.066] [bmv2] [D] [thread 16892] [335.0] [cxt 0] Parser 'parser': start
[12:31:56.066] [bmv2] [D] [thread 16892] [335.0] [cxt 0] Parser 'parser' entering state 'start'
[12:31:56.066] [bmv2] [D] [thread 16892] [335.0] [cxt 0] Extracting header 'ethernet'
[12:31:56.066] [bmv2] [D] [thread 16892] [335.0] [cxt 0] Parser state 'start': key is 0600
[12:31:56.066] [bmv2] [T] [thread 16892] [335.0] [cxt 0] Bytes parsed: 14
[12:31:56.066] [bmv2] [D] [thread 16892] [335.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:31:56.066] [bmv2] [D] [thread 16892] [335.0] [cxt 0] Extracting header 'resist'
[12:31:56.066] [bmv2] [D] [thread 16892] [335.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:31:56.066] [bmv2] [T] [thread 16892] [335.0] [cxt 0] Bytes parsed: 30
[12:31:56.066] [bmv2] [D] [thread 16892] [335.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:31:56.066] [bmv2] [D] [thread 16892] [335.0] [cxt 0] Extracting header 'ipv4'
[12:31:56.066] [bmv2] [D] [thread 16892] [335.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:31:56.066] [bmv2] [T] [thread 16892] [335.0] [cxt 0] Bytes parsed: 50
[12:31:56.066] [bmv2] [D] [thread 16892] [335.0] [cxt 0] Parser 'parser': end
[12:31:56.066] [bmv2] [D] [thread 16892] [335.0] [cxt 0] Pipeline 'ingress': start
[12:31:56.066] [bmv2] [T] [thread 16892] [335.0] [cxt 0] Applying table 'tbl_resist171'
[12:31:56.066] [bmv2] [D] [thread 16892] [335.0] [cxt 0] Looking up key:

[12:31:56.066] [bmv2] [D] [thread 16892] [335.0] [cxt 0] Table 'tbl_resist171': miss
[12:31:56.066] [bmv2] [D] [thread 16892] [335.0] [cxt 0] Action entry is resist171 - 
[12:31:56.066] [bmv2] [T] [thread 16892] [335.0] [cxt 0] Action resist171
[12:31:56.066] [bmv2] [T] [thread 16892] [335.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:31:56.066] [bmv2] [T] [thread 16892] [335.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:31:56.066] [bmv2] [T] [thread 16892] [335.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:31:56.066] [bmv2] [T] [thread 16892] [335.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:31:56.066] [bmv2] [T] [thread 16892] [335.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:31:56.066] [bmv2] [T] [thread 16892] [335.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:31:56.066] [bmv2] [T] [thread 16892] [335.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:31:56.066] [bmv2] [T] [thread 16892] [335.0] [cxt 0] Applying table 'tbl_resist186'
[12:31:56.066] [bmv2] [D] [thread 16892] [335.0] [cxt 0] Looking up key:

[12:31:56.066] [bmv2] [D] [thread 16892] [335.0] [cxt 0] Table 'tbl_resist186': miss
[12:31:56.066] [bmv2] [D] [thread 16892] [335.0] [cxt 0] Action entry is resist186 - 
[12:31:56.066] [bmv2] [T] [thread 16892] [335.0] [cxt 0] Action resist186
[12:31:56.066] [bmv2] [T] [thread 16892] [335.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:31:56.066] [bmv2] [T] [thread 16892] [335.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:31:56.066] [bmv2] [D] [thread 16892] [335.0] [cxt 0] Looking up key:

[12:31:56.066] [bmv2] [D] [thread 16892] [335.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:31:56.066] [bmv2] [D] [thread 16892] [335.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:31:56.066] [bmv2] [T] [thread 16892] [335.0] [cxt 0] Action MyIngress.bounce_pkt
[12:31:56.066] [bmv2] [T] [thread 16892] [335.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:31:56.066] [bmv2] [T] [thread 16892] [335.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:31:56.066] [bmv2] [T] [thread 16892] [335.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:31:56.066] [bmv2] [T] [thread 16892] [335.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:31:56.066] [bmv2] [T] [thread 16892] [335.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:31:56.066] [bmv2] [T] [thread 16892] [335.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:31:56.066] [bmv2] [T] [thread 16892] [335.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:31:56.066] [bmv2] [D] [thread 16892] [335.0] [cxt 0] Pipeline 'ingress': end
[12:31:56.066] [bmv2] [D] [thread 16892] [335.0] [cxt 0] Egress port is 1
[12:31:56.066] [bmv2] [D] [thread 16894] [335.0] [cxt 0] Pipeline 'egress': start
[12:31:56.066] [bmv2] [T] [thread 16894] [335.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:31:56.066] [bmv2] [T] [thread 16894] [335.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:31:56.066] [bmv2] [D] [thread 16894] [335.0] [cxt 0] Pipeline 'egress': end
[12:31:56.066] [bmv2] [D] [thread 16894] [335.0] [cxt 0] Deparser 'deparser': start
[12:31:56.066] [bmv2] [D] [thread 16894] [335.0] [cxt 0] Updating checksum 'cksum'
[12:31:56.066] [bmv2] [D] [thread 16894] [335.0] [cxt 0] Deparsing header 'ethernet'
[12:31:56.066] [bmv2] [D] [thread 16894] [335.0] [cxt 0] Deparsing header 'resist'
[12:31:56.066] [bmv2] [D] [thread 16894] [335.0] [cxt 0] Deparsing header 'ipv4'
[12:31:56.066] [bmv2] [D] [thread 16894] [335.0] [cxt 0] Deparser 'deparser': end
[12:31:56.066] [bmv2] [D] [thread 16897] [335.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:32:00.244] [bmv2] [D] [thread 16892] [336.0] [cxt 0] Processing packet received on port 14
[12:32:00.244] [bmv2] [D] [thread 16892] [336.0] [cxt 0] Parser 'parser': start
[12:32:00.244] [bmv2] [D] [thread 16892] [336.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:00.244] [bmv2] [D] [thread 16892] [336.0] [cxt 0] Extracting header 'ethernet'
[12:32:00.244] [bmv2] [D] [thread 16892] [336.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:00.244] [bmv2] [T] [thread 16892] [336.0] [cxt 0] Bytes parsed: 14
[12:32:00.244] [bmv2] [D] [thread 16892] [336.0] [cxt 0] Parser 'parser': end
[12:32:00.244] [bmv2] [D] [thread 16892] [336.0] [cxt 0] Pipeline 'ingress': start
[12:32:00.244] [bmv2] [T] [thread 16892] [336.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:00.244] [bmv2] [D] [thread 16892] [336.0] [cxt 0] Looking up key:

[12:32:00.244] [bmv2] [D] [thread 16892] [336.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:00.244] [bmv2] [D] [thread 16892] [336.0] [cxt 0] Action entry is resist171 - 
[12:32:00.244] [bmv2] [T] [thread 16892] [336.0] [cxt 0] Action resist171
[12:32:00.244] [bmv2] [T] [thread 16892] [336.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:00.244] [bmv2] [T] [thread 16892] [336.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:00.244] [bmv2] [T] [thread 16892] [336.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:00.244] [bmv2] [T] [thread 16892] [336.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:00.244] [bmv2] [T] [thread 16892] [336.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:00.244] [bmv2] [T] [thread 16892] [336.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:00.244] [bmv2] [D] [thread 16892] [336.0] [cxt 0] Pipeline 'ingress': end
[12:32:00.244] [bmv2] [D] [thread 16892] [336.0] [cxt 0] Egress port is 0
[12:32:00.244] [bmv2] [D] [thread 16892] [337.0] [cxt 0] Processing packet received on port 18
[12:32:00.244] [bmv2] [D] [thread 16892] [337.0] [cxt 0] Parser 'parser': start
[12:32:00.244] [bmv2] [D] [thread 16892] [337.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:00.244] [bmv2] [D] [thread 16892] [337.0] [cxt 0] Extracting header 'ethernet'
[12:32:00.244] [bmv2] [D] [thread 16892] [337.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:00.244] [bmv2] [T] [thread 16892] [337.0] [cxt 0] Bytes parsed: 14
[12:32:00.244] [bmv2] [D] [thread 16892] [337.0] [cxt 0] Parser 'parser': end
[12:32:00.244] [bmv2] [D] [thread 16892] [337.0] [cxt 0] Pipeline 'ingress': start
[12:32:00.244] [bmv2] [T] [thread 16892] [337.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:00.244] [bmv2] [D] [thread 16892] [337.0] [cxt 0] Looking up key:

[12:32:00.244] [bmv2] [D] [thread 16892] [337.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:00.244] [bmv2] [D] [thread 16892] [337.0] [cxt 0] Action entry is resist171 - 
[12:32:00.244] [bmv2] [T] [thread 16892] [337.0] [cxt 0] Action resist171
[12:32:00.244] [bmv2] [T] [thread 16892] [337.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:00.244] [bmv2] [T] [thread 16892] [337.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:00.244] [bmv2] [T] [thread 16892] [337.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:00.244] [bmv2] [T] [thread 16892] [337.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:00.244] [bmv2] [T] [thread 16892] [337.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:00.244] [bmv2] [T] [thread 16892] [337.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:00.244] [bmv2] [D] [thread 16892] [337.0] [cxt 0] Pipeline 'ingress': end
[12:32:00.244] [bmv2] [D] [thread 16892] [337.0] [cxt 0] Egress port is 0
[12:32:00.244] [bmv2] [D] [thread 16892] [338.0] [cxt 0] Processing packet received on port 31
[12:32:00.244] [bmv2] [D] [thread 16892] [338.0] [cxt 0] Parser 'parser': start
[12:32:00.244] [bmv2] [D] [thread 16892] [338.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:00.244] [bmv2] [D] [thread 16892] [338.0] [cxt 0] Extracting header 'ethernet'
[12:32:00.244] [bmv2] [D] [thread 16892] [338.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:00.244] [bmv2] [T] [thread 16892] [338.0] [cxt 0] Bytes parsed: 14
[12:32:00.244] [bmv2] [D] [thread 16892] [338.0] [cxt 0] Parser 'parser': end
[12:32:00.244] [bmv2] [D] [thread 16892] [338.0] [cxt 0] Pipeline 'ingress': start
[12:32:00.244] [bmv2] [T] [thread 16892] [338.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:00.244] [bmv2] [D] [thread 16892] [338.0] [cxt 0] Looking up key:

[12:32:00.244] [bmv2] [D] [thread 16892] [338.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:00.244] [bmv2] [D] [thread 16892] [338.0] [cxt 0] Action entry is resist171 - 
[12:32:00.244] [bmv2] [T] [thread 16892] [338.0] [cxt 0] Action resist171
[12:32:00.244] [bmv2] [T] [thread 16892] [338.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:00.244] [bmv2] [T] [thread 16892] [338.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:00.244] [bmv2] [T] [thread 16892] [338.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:00.244] [bmv2] [T] [thread 16892] [338.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:00.245] [bmv2] [T] [thread 16892] [338.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:00.245] [bmv2] [T] [thread 16892] [338.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:00.245] [bmv2] [D] [thread 16892] [338.0] [cxt 0] Pipeline 'ingress': end
[12:32:00.245] [bmv2] [D] [thread 16892] [338.0] [cxt 0] Egress port is 0
[12:32:00.245] [bmv2] [D] [thread 16892] [339.0] [cxt 0] Processing packet received on port 47
[12:32:00.245] [bmv2] [D] [thread 16892] [339.0] [cxt 0] Parser 'parser': start
[12:32:00.245] [bmv2] [D] [thread 16892] [339.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:00.245] [bmv2] [D] [thread 16892] [339.0] [cxt 0] Extracting header 'ethernet'
[12:32:00.245] [bmv2] [D] [thread 16892] [339.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:00.245] [bmv2] [T] [thread 16892] [339.0] [cxt 0] Bytes parsed: 14
[12:32:00.245] [bmv2] [D] [thread 16892] [339.0] [cxt 0] Parser 'parser': end
[12:32:00.245] [bmv2] [D] [thread 16892] [339.0] [cxt 0] Pipeline 'ingress': start
[12:32:00.245] [bmv2] [T] [thread 16892] [339.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:00.245] [bmv2] [D] [thread 16892] [339.0] [cxt 0] Looking up key:

[12:32:00.245] [bmv2] [D] [thread 16892] [339.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:00.245] [bmv2] [D] [thread 16892] [339.0] [cxt 0] Action entry is resist171 - 
[12:32:00.245] [bmv2] [T] [thread 16892] [339.0] [cxt 0] Action resist171
[12:32:00.245] [bmv2] [T] [thread 16892] [339.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:00.245] [bmv2] [T] [thread 16892] [339.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:00.245] [bmv2] [T] [thread 16892] [339.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:00.245] [bmv2] [T] [thread 16892] [339.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:00.245] [bmv2] [T] [thread 16892] [339.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:00.245] [bmv2] [T] [thread 16892] [339.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:00.245] [bmv2] [D] [thread 16892] [339.0] [cxt 0] Pipeline 'ingress': end
[12:32:00.245] [bmv2] [D] [thread 16892] [339.0] [cxt 0] Egress port is 0
[12:32:00.245] [bmv2] [D] [thread 16893] [336.0] [cxt 0] Pipeline 'egress': start
[12:32:00.245] [bmv2] [T] [thread 16893] [336.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:00.245] [bmv2] [T] [thread 16893] [336.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:00.245] [bmv2] [D] [thread 16893] [336.0] [cxt 0] Pipeline 'egress': end
[12:32:00.245] [bmv2] [D] [thread 16893] [336.0] [cxt 0] Deparser 'deparser': start
[12:32:00.245] [bmv2] [T] [thread 16893] [336.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:00.245] [bmv2] [D] [thread 16893] [336.0] [cxt 0] Deparsing header 'ethernet'
[12:32:00.245] [bmv2] [D] [thread 16893] [336.0] [cxt 0] Deparser 'deparser': end
[12:32:00.245] [bmv2] [D] [thread 16893] [337.0] [cxt 0] Pipeline 'egress': start
[12:32:00.245] [bmv2] [T] [thread 16893] [337.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:00.245] [bmv2] [T] [thread 16893] [337.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:00.245] [bmv2] [D] [thread 16893] [337.0] [cxt 0] Pipeline 'egress': end
[12:32:00.245] [bmv2] [D] [thread 16893] [337.0] [cxt 0] Deparser 'deparser': start
[12:32:00.245] [bmv2] [T] [thread 16893] [337.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:00.245] [bmv2] [D] [thread 16893] [337.0] [cxt 0] Deparsing header 'ethernet'
[12:32:00.245] [bmv2] [D] [thread 16893] [337.0] [cxt 0] Deparser 'deparser': end
[12:32:00.245] [bmv2] [D] [thread 16893] [338.0] [cxt 0] Pipeline 'egress': start
[12:32:00.245] [bmv2] [T] [thread 16893] [338.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:00.245] [bmv2] [T] [thread 16893] [338.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:00.245] [bmv2] [D] [thread 16893] [338.0] [cxt 0] Pipeline 'egress': end
[12:32:00.245] [bmv2] [D] [thread 16893] [338.0] [cxt 0] Deparser 'deparser': start
[12:32:00.245] [bmv2] [T] [thread 16893] [338.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:00.245] [bmv2] [D] [thread 16893] [338.0] [cxt 0] Deparsing header 'ethernet'
[12:32:00.245] [bmv2] [D] [thread 16893] [338.0] [cxt 0] Deparser 'deparser': end
[12:32:00.245] [bmv2] [D] [thread 16893] [339.0] [cxt 0] Pipeline 'egress': start
[12:32:00.245] [bmv2] [T] [thread 16893] [339.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:00.245] [bmv2] [T] [thread 16893] [339.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:00.245] [bmv2] [D] [thread 16893] [339.0] [cxt 0] Pipeline 'egress': end
[12:32:00.245] [bmv2] [D] [thread 16893] [339.0] [cxt 0] Deparser 'deparser': start
[12:32:00.245] [bmv2] [T] [thread 16893] [339.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:00.245] [bmv2] [D] [thread 16893] [339.0] [cxt 0] Deparsing header 'ethernet'
[12:32:00.245] [bmv2] [D] [thread 16893] [339.0] [cxt 0] Deparser 'deparser': end
[12:32:00.245] [bmv2] [D] [thread 16897] [336.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:00.245] [bmv2] [D] [thread 16897] [337.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:00.245] [bmv2] [D] [thread 16897] [338.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:00.245] [bmv2] [D] [thread 16897] [339.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:01.101] [bmv2] [D] [thread 16892] [340.0] [cxt 0] Processing packet received on port 1
[12:32:01.102] [bmv2] [D] [thread 16892] [340.0] [cxt 0] Parser 'parser': start
[12:32:01.102] [bmv2] [D] [thread 16892] [340.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:01.102] [bmv2] [D] [thread 16892] [340.0] [cxt 0] Extracting header 'ethernet'
[12:32:01.102] [bmv2] [D] [thread 16892] [340.0] [cxt 0] Parser state 'start': key is 0600
[12:32:01.102] [bmv2] [T] [thread 16892] [340.0] [cxt 0] Bytes parsed: 14
[12:32:01.102] [bmv2] [D] [thread 16892] [340.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:32:01.102] [bmv2] [D] [thread 16892] [340.0] [cxt 0] Extracting header 'resist'
[12:32:01.102] [bmv2] [D] [thread 16892] [340.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:32:01.102] [bmv2] [T] [thread 16892] [340.0] [cxt 0] Bytes parsed: 30
[12:32:01.102] [bmv2] [D] [thread 16892] [340.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:32:01.102] [bmv2] [D] [thread 16892] [340.0] [cxt 0] Extracting header 'ipv4'
[12:32:01.102] [bmv2] [D] [thread 16892] [340.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:32:01.102] [bmv2] [T] [thread 16892] [340.0] [cxt 0] Bytes parsed: 50
[12:32:01.102] [bmv2] [D] [thread 16892] [340.0] [cxt 0] Parser 'parser': end
[12:32:01.102] [bmv2] [D] [thread 16892] [340.0] [cxt 0] Pipeline 'ingress': start
[12:32:01.102] [bmv2] [T] [thread 16892] [340.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:01.102] [bmv2] [D] [thread 16892] [340.0] [cxt 0] Looking up key:

[12:32:01.102] [bmv2] [D] [thread 16892] [340.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:01.102] [bmv2] [D] [thread 16892] [340.0] [cxt 0] Action entry is resist171 - 
[12:32:01.102] [bmv2] [T] [thread 16892] [340.0] [cxt 0] Action resist171
[12:32:01.102] [bmv2] [T] [thread 16892] [340.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:01.102] [bmv2] [T] [thread 16892] [340.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:01.102] [bmv2] [T] [thread 16892] [340.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:01.102] [bmv2] [T] [thread 16892] [340.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:01.103] [bmv2] [T] [thread 16892] [340.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:01.103] [bmv2] [T] [thread 16892] [340.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:32:01.103] [bmv2] [T] [thread 16892] [340.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:32:01.103] [bmv2] [T] [thread 16892] [340.0] [cxt 0] Applying table 'tbl_resist186'
[12:32:01.103] [bmv2] [D] [thread 16892] [340.0] [cxt 0] Looking up key:

[12:32:01.103] [bmv2] [D] [thread 16892] [340.0] [cxt 0] Table 'tbl_resist186': miss
[12:32:01.103] [bmv2] [D] [thread 16892] [340.0] [cxt 0] Action entry is resist186 - 
[12:32:01.103] [bmv2] [T] [thread 16892] [340.0] [cxt 0] Action resist186
[12:32:01.103] [bmv2] [T] [thread 16892] [340.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:32:01.103] [bmv2] [T] [thread 16892] [340.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:32:01.103] [bmv2] [D] [thread 16892] [340.0] [cxt 0] Looking up key:

[12:32:01.103] [bmv2] [D] [thread 16892] [340.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:32:01.103] [bmv2] [D] [thread 16892] [340.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:32:01.103] [bmv2] [T] [thread 16892] [340.0] [cxt 0] Action MyIngress.bounce_pkt
[12:32:01.103] [bmv2] [T] [thread 16892] [340.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:32:01.103] [bmv2] [T] [thread 16892] [340.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:32:01.103] [bmv2] [T] [thread 16892] [340.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:32:01.103] [bmv2] [T] [thread 16892] [340.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:32:01.103] [bmv2] [T] [thread 16892] [340.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:32:01.103] [bmv2] [T] [thread 16892] [340.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:32:01.103] [bmv2] [T] [thread 16892] [340.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:32:01.103] [bmv2] [D] [thread 16892] [340.0] [cxt 0] Pipeline 'ingress': end
[12:32:01.103] [bmv2] [D] [thread 16892] [340.0] [cxt 0] Egress port is 1
[12:32:01.103] [bmv2] [D] [thread 16894] [340.0] [cxt 0] Pipeline 'egress': start
[12:32:01.103] [bmv2] [T] [thread 16894] [340.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:01.103] [bmv2] [T] [thread 16894] [340.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:01.103] [bmv2] [D] [thread 16894] [340.0] [cxt 0] Pipeline 'egress': end
[12:32:01.103] [bmv2] [D] [thread 16894] [340.0] [cxt 0] Deparser 'deparser': start
[12:32:01.103] [bmv2] [D] [thread 16894] [340.0] [cxt 0] Updating checksum 'cksum'
[12:32:01.103] [bmv2] [D] [thread 16894] [340.0] [cxt 0] Deparsing header 'ethernet'
[12:32:01.103] [bmv2] [D] [thread 16894] [340.0] [cxt 0] Deparsing header 'resist'
[12:32:01.103] [bmv2] [D] [thread 16894] [340.0] [cxt 0] Deparsing header 'ipv4'
[12:32:01.103] [bmv2] [D] [thread 16894] [340.0] [cxt 0] Deparser 'deparser': end
[12:32:01.103] [bmv2] [D] [thread 16897] [340.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:32:06.148] [bmv2] [D] [thread 16892] [341.0] [cxt 0] Processing packet received on port 1
[12:32:06.148] [bmv2] [D] [thread 16892] [341.0] [cxt 0] Parser 'parser': start
[12:32:06.148] [bmv2] [D] [thread 16892] [341.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:06.148] [bmv2] [D] [thread 16892] [341.0] [cxt 0] Extracting header 'ethernet'
[12:32:06.148] [bmv2] [D] [thread 16892] [341.0] [cxt 0] Parser state 'start': key is 0600
[12:32:06.148] [bmv2] [T] [thread 16892] [341.0] [cxt 0] Bytes parsed: 14
[12:32:06.148] [bmv2] [D] [thread 16892] [341.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:32:06.148] [bmv2] [D] [thread 16892] [341.0] [cxt 0] Extracting header 'resist'
[12:32:06.148] [bmv2] [D] [thread 16892] [341.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:32:06.148] [bmv2] [T] [thread 16892] [341.0] [cxt 0] Bytes parsed: 30
[12:32:06.148] [bmv2] [D] [thread 16892] [341.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:32:06.148] [bmv2] [D] [thread 16892] [341.0] [cxt 0] Extracting header 'ipv4'
[12:32:06.148] [bmv2] [D] [thread 16892] [341.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:32:06.148] [bmv2] [T] [thread 16892] [341.0] [cxt 0] Bytes parsed: 50
[12:32:06.148] [bmv2] [D] [thread 16892] [341.0] [cxt 0] Parser 'parser': end
[12:32:06.148] [bmv2] [D] [thread 16892] [341.0] [cxt 0] Pipeline 'ingress': start
[12:32:06.148] [bmv2] [T] [thread 16892] [341.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:06.148] [bmv2] [D] [thread 16892] [341.0] [cxt 0] Looking up key:

[12:32:06.148] [bmv2] [D] [thread 16892] [341.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:06.148] [bmv2] [D] [thread 16892] [341.0] [cxt 0] Action entry is resist171 - 
[12:32:06.148] [bmv2] [T] [thread 16892] [341.0] [cxt 0] Action resist171
[12:32:06.148] [bmv2] [T] [thread 16892] [341.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:06.148] [bmv2] [T] [thread 16892] [341.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:06.148] [bmv2] [T] [thread 16892] [341.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:06.148] [bmv2] [T] [thread 16892] [341.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:06.148] [bmv2] [T] [thread 16892] [341.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:06.148] [bmv2] [T] [thread 16892] [341.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:32:06.148] [bmv2] [T] [thread 16892] [341.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:32:06.148] [bmv2] [T] [thread 16892] [341.0] [cxt 0] Applying table 'tbl_resist186'
[12:32:06.148] [bmv2] [D] [thread 16892] [341.0] [cxt 0] Looking up key:

[12:32:06.148] [bmv2] [D] [thread 16892] [341.0] [cxt 0] Table 'tbl_resist186': miss
[12:32:06.148] [bmv2] [D] [thread 16892] [341.0] [cxt 0] Action entry is resist186 - 
[12:32:06.148] [bmv2] [T] [thread 16892] [341.0] [cxt 0] Action resist186
[12:32:06.148] [bmv2] [T] [thread 16892] [341.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:32:06.148] [bmv2] [T] [thread 16892] [341.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:32:06.148] [bmv2] [D] [thread 16892] [341.0] [cxt 0] Looking up key:

[12:32:06.148] [bmv2] [D] [thread 16892] [341.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:32:06.148] [bmv2] [D] [thread 16892] [341.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:32:06.149] [bmv2] [T] [thread 16892] [341.0] [cxt 0] Action MyIngress.bounce_pkt
[12:32:06.149] [bmv2] [T] [thread 16892] [341.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:32:06.149] [bmv2] [T] [thread 16892] [341.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:32:06.149] [bmv2] [T] [thread 16892] [341.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:32:06.149] [bmv2] [T] [thread 16892] [341.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:32:06.149] [bmv2] [T] [thread 16892] [341.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:32:06.149] [bmv2] [T] [thread 16892] [341.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:32:06.149] [bmv2] [T] [thread 16892] [341.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:32:06.149] [bmv2] [D] [thread 16892] [341.0] [cxt 0] Pipeline 'ingress': end
[12:32:06.149] [bmv2] [D] [thread 16892] [341.0] [cxt 0] Egress port is 1
[12:32:06.149] [bmv2] [D] [thread 16894] [341.0] [cxt 0] Pipeline 'egress': start
[12:32:06.149] [bmv2] [T] [thread 16894] [341.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:06.149] [bmv2] [T] [thread 16894] [341.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:06.149] [bmv2] [D] [thread 16894] [341.0] [cxt 0] Pipeline 'egress': end
[12:32:06.149] [bmv2] [D] [thread 16894] [341.0] [cxt 0] Deparser 'deparser': start
[12:32:06.149] [bmv2] [D] [thread 16894] [341.0] [cxt 0] Updating checksum 'cksum'
[12:32:06.149] [bmv2] [D] [thread 16894] [341.0] [cxt 0] Deparsing header 'ethernet'
[12:32:06.149] [bmv2] [D] [thread 16894] [341.0] [cxt 0] Deparsing header 'resist'
[12:32:06.149] [bmv2] [D] [thread 16894] [341.0] [cxt 0] Deparsing header 'ipv4'
[12:32:06.149] [bmv2] [D] [thread 16894] [341.0] [cxt 0] Deparser 'deparser': end
[12:32:06.150] [bmv2] [D] [thread 16897] [341.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:32:11.201] [bmv2] [D] [thread 16892] [342.0] [cxt 0] Processing packet received on port 1
[12:32:11.204] [bmv2] [D] [thread 16892] [342.0] [cxt 0] Parser 'parser': start
[12:32:11.204] [bmv2] [D] [thread 16892] [342.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:11.204] [bmv2] [D] [thread 16892] [342.0] [cxt 0] Extracting header 'ethernet'
[12:32:11.204] [bmv2] [D] [thread 16892] [342.0] [cxt 0] Parser state 'start': key is 0600
[12:32:11.204] [bmv2] [T] [thread 16892] [342.0] [cxt 0] Bytes parsed: 14
[12:32:11.204] [bmv2] [D] [thread 16892] [342.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:32:11.204] [bmv2] [D] [thread 16892] [342.0] [cxt 0] Extracting header 'resist'
[12:32:11.204] [bmv2] [D] [thread 16892] [342.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:32:11.204] [bmv2] [T] [thread 16892] [342.0] [cxt 0] Bytes parsed: 30
[12:32:11.204] [bmv2] [D] [thread 16892] [342.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:32:11.204] [bmv2] [D] [thread 16892] [342.0] [cxt 0] Extracting header 'ipv4'
[12:32:11.204] [bmv2] [D] [thread 16892] [342.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:32:11.204] [bmv2] [T] [thread 16892] [342.0] [cxt 0] Bytes parsed: 50
[12:32:11.204] [bmv2] [D] [thread 16892] [342.0] [cxt 0] Parser 'parser': end
[12:32:11.204] [bmv2] [D] [thread 16892] [342.0] [cxt 0] Pipeline 'ingress': start
[12:32:11.204] [bmv2] [T] [thread 16892] [342.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:11.204] [bmv2] [D] [thread 16892] [342.0] [cxt 0] Looking up key:

[12:32:11.204] [bmv2] [D] [thread 16892] [342.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:11.204] [bmv2] [D] [thread 16892] [342.0] [cxt 0] Action entry is resist171 - 
[12:32:11.204] [bmv2] [T] [thread 16892] [342.0] [cxt 0] Action resist171
[12:32:11.204] [bmv2] [T] [thread 16892] [342.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:11.204] [bmv2] [T] [thread 16892] [342.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:11.204] [bmv2] [T] [thread 16892] [342.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:11.204] [bmv2] [T] [thread 16892] [342.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:11.204] [bmv2] [T] [thread 16892] [342.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:11.204] [bmv2] [T] [thread 16892] [342.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:32:11.204] [bmv2] [T] [thread 16892] [342.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:32:11.204] [bmv2] [T] [thread 16892] [342.0] [cxt 0] Applying table 'tbl_resist186'
[12:32:11.204] [bmv2] [D] [thread 16892] [342.0] [cxt 0] Looking up key:

[12:32:11.204] [bmv2] [D] [thread 16892] [342.0] [cxt 0] Table 'tbl_resist186': miss
[12:32:11.204] [bmv2] [D] [thread 16892] [342.0] [cxt 0] Action entry is resist186 - 
[12:32:11.205] [bmv2] [T] [thread 16892] [342.0] [cxt 0] Action resist186
[12:32:11.205] [bmv2] [T] [thread 16892] [342.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:32:11.205] [bmv2] [T] [thread 16892] [342.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:32:11.205] [bmv2] [D] [thread 16892] [342.0] [cxt 0] Looking up key:

[12:32:11.205] [bmv2] [D] [thread 16892] [342.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:32:11.205] [bmv2] [D] [thread 16892] [342.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:32:11.205] [bmv2] [T] [thread 16892] [342.0] [cxt 0] Action MyIngress.bounce_pkt
[12:32:11.205] [bmv2] [T] [thread 16892] [342.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:32:11.205] [bmv2] [T] [thread 16892] [342.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:32:11.205] [bmv2] [T] [thread 16892] [342.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:32:11.205] [bmv2] [T] [thread 16892] [342.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:32:11.205] [bmv2] [T] [thread 16892] [342.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:32:11.205] [bmv2] [T] [thread 16892] [342.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:32:11.205] [bmv2] [T] [thread 16892] [342.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:32:11.205] [bmv2] [D] [thread 16892] [342.0] [cxt 0] Pipeline 'ingress': end
[12:32:11.205] [bmv2] [D] [thread 16892] [342.0] [cxt 0] Egress port is 1
[12:32:11.207] [bmv2] [D] [thread 16894] [342.0] [cxt 0] Pipeline 'egress': start
[12:32:11.207] [bmv2] [T] [thread 16894] [342.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:11.207] [bmv2] [T] [thread 16894] [342.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:11.207] [bmv2] [D] [thread 16894] [342.0] [cxt 0] Pipeline 'egress': end
[12:32:11.207] [bmv2] [D] [thread 16894] [342.0] [cxt 0] Deparser 'deparser': start
[12:32:11.207] [bmv2] [D] [thread 16894] [342.0] [cxt 0] Updating checksum 'cksum'
[12:32:11.207] [bmv2] [D] [thread 16894] [342.0] [cxt 0] Deparsing header 'ethernet'
[12:32:11.207] [bmv2] [D] [thread 16894] [342.0] [cxt 0] Deparsing header 'resist'
[12:32:11.207] [bmv2] [D] [thread 16894] [342.0] [cxt 0] Deparsing header 'ipv4'
[12:32:11.207] [bmv2] [D] [thread 16894] [342.0] [cxt 0] Deparser 'deparser': end
[12:32:11.207] [bmv2] [D] [thread 16897] [342.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:32:16.241] [bmv2] [D] [thread 16892] [343.0] [cxt 0] Processing packet received on port 1
[12:32:16.242] [bmv2] [D] [thread 16892] [343.0] [cxt 0] Parser 'parser': start
[12:32:16.242] [bmv2] [D] [thread 16892] [343.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:16.242] [bmv2] [D] [thread 16892] [343.0] [cxt 0] Extracting header 'ethernet'
[12:32:16.242] [bmv2] [D] [thread 16892] [343.0] [cxt 0] Parser state 'start': key is 0600
[12:32:16.242] [bmv2] [T] [thread 16892] [343.0] [cxt 0] Bytes parsed: 14
[12:32:16.242] [bmv2] [D] [thread 16892] [343.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:32:16.242] [bmv2] [D] [thread 16892] [343.0] [cxt 0] Extracting header 'resist'
[12:32:16.242] [bmv2] [D] [thread 16892] [343.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:32:16.242] [bmv2] [T] [thread 16892] [343.0] [cxt 0] Bytes parsed: 30
[12:32:16.242] [bmv2] [D] [thread 16892] [343.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:32:16.243] [bmv2] [D] [thread 16892] [343.0] [cxt 0] Extracting header 'ipv4'
[12:32:16.243] [bmv2] [D] [thread 16892] [343.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:32:16.243] [bmv2] [T] [thread 16892] [343.0] [cxt 0] Bytes parsed: 50
[12:32:16.243] [bmv2] [D] [thread 16892] [343.0] [cxt 0] Parser 'parser': end
[12:32:16.243] [bmv2] [D] [thread 16892] [343.0] [cxt 0] Pipeline 'ingress': start
[12:32:16.243] [bmv2] [T] [thread 16892] [343.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:16.243] [bmv2] [D] [thread 16892] [343.0] [cxt 0] Looking up key:

[12:32:16.243] [bmv2] [D] [thread 16892] [343.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:16.243] [bmv2] [D] [thread 16892] [343.0] [cxt 0] Action entry is resist171 - 
[12:32:16.243] [bmv2] [T] [thread 16892] [343.0] [cxt 0] Action resist171
[12:32:16.243] [bmv2] [T] [thread 16892] [343.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:16.243] [bmv2] [T] [thread 16892] [343.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:16.243] [bmv2] [T] [thread 16892] [343.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:16.243] [bmv2] [T] [thread 16892] [343.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:16.243] [bmv2] [T] [thread 16892] [343.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:16.243] [bmv2] [T] [thread 16892] [343.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:32:16.243] [bmv2] [T] [thread 16892] [343.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:32:16.243] [bmv2] [T] [thread 16892] [343.0] [cxt 0] Applying table 'tbl_resist186'
[12:32:16.243] [bmv2] [D] [thread 16892] [343.0] [cxt 0] Looking up key:

[12:32:16.243] [bmv2] [D] [thread 16892] [343.0] [cxt 0] Table 'tbl_resist186': miss
[12:32:16.243] [bmv2] [D] [thread 16892] [343.0] [cxt 0] Action entry is resist186 - 
[12:32:16.243] [bmv2] [T] [thread 16892] [343.0] [cxt 0] Action resist186
[12:32:16.243] [bmv2] [T] [thread 16892] [343.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:32:16.243] [bmv2] [T] [thread 16892] [343.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:32:16.243] [bmv2] [D] [thread 16892] [343.0] [cxt 0] Looking up key:

[12:32:16.243] [bmv2] [D] [thread 16892] [343.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:32:16.243] [bmv2] [D] [thread 16892] [343.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:32:16.243] [bmv2] [T] [thread 16892] [343.0] [cxt 0] Action MyIngress.bounce_pkt
[12:32:16.243] [bmv2] [T] [thread 16892] [343.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:32:16.243] [bmv2] [T] [thread 16892] [343.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:32:16.243] [bmv2] [T] [thread 16892] [343.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:32:16.243] [bmv2] [T] [thread 16892] [343.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:32:16.243] [bmv2] [T] [thread 16892] [343.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:32:16.243] [bmv2] [T] [thread 16892] [343.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:32:16.243] [bmv2] [T] [thread 16892] [343.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:32:16.243] [bmv2] [D] [thread 16892] [343.0] [cxt 0] Pipeline 'ingress': end
[12:32:16.243] [bmv2] [D] [thread 16892] [343.0] [cxt 0] Egress port is 1
[12:32:16.244] [bmv2] [D] [thread 16894] [343.0] [cxt 0] Pipeline 'egress': start
[12:32:16.244] [bmv2] [T] [thread 16894] [343.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:16.244] [bmv2] [T] [thread 16894] [343.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:16.244] [bmv2] [D] [thread 16894] [343.0] [cxt 0] Pipeline 'egress': end
[12:32:16.244] [bmv2] [D] [thread 16894] [343.0] [cxt 0] Deparser 'deparser': start
[12:32:16.244] [bmv2] [D] [thread 16894] [343.0] [cxt 0] Updating checksum 'cksum'
[12:32:16.244] [bmv2] [D] [thread 16894] [343.0] [cxt 0] Deparsing header 'ethernet'
[12:32:16.244] [bmv2] [D] [thread 16894] [343.0] [cxt 0] Deparsing header 'resist'
[12:32:16.245] [bmv2] [D] [thread 16894] [343.0] [cxt 0] Deparsing header 'ipv4'
[12:32:16.245] [bmv2] [D] [thread 16894] [343.0] [cxt 0] Deparser 'deparser': end
[12:32:16.245] [bmv2] [D] [thread 16897] [343.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:32:16.629] [bmv2] [D] [thread 16892] [344.0] [cxt 0] Processing packet received on port 5
[12:32:16.629] [bmv2] [D] [thread 16892] [344.0] [cxt 0] Parser 'parser': start
[12:32:16.629] [bmv2] [D] [thread 16892] [344.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:16.629] [bmv2] [D] [thread 16892] [344.0] [cxt 0] Extracting header 'ethernet'
[12:32:16.629] [bmv2] [D] [thread 16892] [344.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:16.629] [bmv2] [T] [thread 16892] [344.0] [cxt 0] Bytes parsed: 14
[12:32:16.629] [bmv2] [D] [thread 16892] [344.0] [cxt 0] Parser 'parser': end
[12:32:16.629] [bmv2] [D] [thread 16892] [344.0] [cxt 0] Pipeline 'ingress': start
[12:32:16.629] [bmv2] [T] [thread 16892] [344.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:16.629] [bmv2] [D] [thread 16892] [344.0] [cxt 0] Looking up key:

[12:32:16.629] [bmv2] [D] [thread 16892] [344.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:16.629] [bmv2] [D] [thread 16892] [344.0] [cxt 0] Action entry is resist171 - 
[12:32:16.629] [bmv2] [T] [thread 16892] [344.0] [cxt 0] Action resist171
[12:32:16.629] [bmv2] [T] [thread 16892] [344.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:16.629] [bmv2] [T] [thread 16892] [344.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:16.629] [bmv2] [T] [thread 16892] [344.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:16.629] [bmv2] [T] [thread 16892] [344.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:16.629] [bmv2] [T] [thread 16892] [344.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:16.629] [bmv2] [T] [thread 16892] [344.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:16.629] [bmv2] [D] [thread 16892] [344.0] [cxt 0] Pipeline 'ingress': end
[12:32:16.629] [bmv2] [D] [thread 16892] [344.0] [cxt 0] Egress port is 0
[12:32:16.629] [bmv2] [D] [thread 16892] [345.0] [cxt 0] Processing packet received on port 8
[12:32:16.629] [bmv2] [D] [thread 16892] [345.0] [cxt 0] Parser 'parser': start
[12:32:16.629] [bmv2] [D] [thread 16892] [345.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:16.629] [bmv2] [D] [thread 16892] [345.0] [cxt 0] Extracting header 'ethernet'
[12:32:16.629] [bmv2] [D] [thread 16892] [345.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:16.629] [bmv2] [T] [thread 16892] [345.0] [cxt 0] Bytes parsed: 14
[12:32:16.629] [bmv2] [D] [thread 16892] [345.0] [cxt 0] Parser 'parser': end
[12:32:16.629] [bmv2] [D] [thread 16892] [345.0] [cxt 0] Pipeline 'ingress': start
[12:32:16.629] [bmv2] [T] [thread 16892] [345.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:16.629] [bmv2] [D] [thread 16892] [345.0] [cxt 0] Looking up key:

[12:32:16.629] [bmv2] [D] [thread 16892] [345.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:16.629] [bmv2] [D] [thread 16892] [345.0] [cxt 0] Action entry is resist171 - 
[12:32:16.629] [bmv2] [T] [thread 16892] [345.0] [cxt 0] Action resist171
[12:32:16.629] [bmv2] [T] [thread 16892] [345.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:16.629] [bmv2] [T] [thread 16892] [345.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:16.629] [bmv2] [T] [thread 16892] [345.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:16.629] [bmv2] [T] [thread 16892] [345.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:16.629] [bmv2] [T] [thread 16892] [345.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:16.629] [bmv2] [T] [thread 16892] [345.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:16.630] [bmv2] [D] [thread 16892] [345.0] [cxt 0] Pipeline 'ingress': end
[12:32:16.630] [bmv2] [D] [thread 16892] [345.0] [cxt 0] Egress port is 0
[12:32:16.630] [bmv2] [D] [thread 16892] [346.0] [cxt 0] Processing packet received on port 24
[12:32:16.630] [bmv2] [D] [thread 16892] [346.0] [cxt 0] Parser 'parser': start
[12:32:16.630] [bmv2] [D] [thread 16892] [346.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:16.630] [bmv2] [D] [thread 16892] [346.0] [cxt 0] Extracting header 'ethernet'
[12:32:16.630] [bmv2] [D] [thread 16892] [346.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:16.630] [bmv2] [T] [thread 16892] [346.0] [cxt 0] Bytes parsed: 14
[12:32:16.630] [bmv2] [D] [thread 16892] [346.0] [cxt 0] Parser 'parser': end
[12:32:16.630] [bmv2] [D] [thread 16892] [346.0] [cxt 0] Pipeline 'ingress': start
[12:32:16.630] [bmv2] [T] [thread 16892] [346.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:16.630] [bmv2] [D] [thread 16892] [346.0] [cxt 0] Looking up key:

[12:32:16.630] [bmv2] [D] [thread 16892] [346.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:16.630] [bmv2] [D] [thread 16892] [346.0] [cxt 0] Action entry is resist171 - 
[12:32:16.630] [bmv2] [T] [thread 16892] [346.0] [cxt 0] Action resist171
[12:32:16.630] [bmv2] [T] [thread 16892] [346.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:16.630] [bmv2] [T] [thread 16892] [346.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:16.630] [bmv2] [T] [thread 16892] [346.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:16.630] [bmv2] [T] [thread 16892] [346.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:16.630] [bmv2] [T] [thread 16892] [346.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:16.630] [bmv2] [T] [thread 16892] [346.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:16.630] [bmv2] [D] [thread 16892] [346.0] [cxt 0] Pipeline 'ingress': end
[12:32:16.630] [bmv2] [D] [thread 16892] [346.0] [cxt 0] Egress port is 0
[12:32:16.630] [bmv2] [D] [thread 16892] [347.0] [cxt 0] Processing packet received on port 36
[12:32:16.630] [bmv2] [D] [thread 16892] [347.0] [cxt 0] Parser 'parser': start
[12:32:16.630] [bmv2] [D] [thread 16892] [347.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:16.630] [bmv2] [D] [thread 16892] [347.0] [cxt 0] Extracting header 'ethernet'
[12:32:16.630] [bmv2] [D] [thread 16892] [347.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:16.630] [bmv2] [T] [thread 16892] [347.0] [cxt 0] Bytes parsed: 14
[12:32:16.630] [bmv2] [D] [thread 16892] [347.0] [cxt 0] Parser 'parser': end
[12:32:16.630] [bmv2] [D] [thread 16892] [347.0] [cxt 0] Pipeline 'ingress': start
[12:32:16.630] [bmv2] [T] [thread 16892] [347.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:16.630] [bmv2] [D] [thread 16892] [347.0] [cxt 0] Looking up key:

[12:32:16.630] [bmv2] [D] [thread 16892] [347.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:16.630] [bmv2] [D] [thread 16892] [347.0] [cxt 0] Action entry is resist171 - 
[12:32:16.630] [bmv2] [T] [thread 16892] [347.0] [cxt 0] Action resist171
[12:32:16.630] [bmv2] [T] [thread 16892] [347.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:16.630] [bmv2] [T] [thread 16892] [347.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:16.630] [bmv2] [T] [thread 16892] [347.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:16.630] [bmv2] [T] [thread 16892] [347.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:16.630] [bmv2] [T] [thread 16892] [347.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:16.630] [bmv2] [T] [thread 16892] [347.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:16.630] [bmv2] [D] [thread 16892] [347.0] [cxt 0] Pipeline 'ingress': end
[12:32:16.630] [bmv2] [D] [thread 16892] [347.0] [cxt 0] Egress port is 0
[12:32:16.630] [bmv2] [D] [thread 16892] [348.0] [cxt 0] Processing packet received on port 42
[12:32:16.630] [bmv2] [D] [thread 16892] [348.0] [cxt 0] Parser 'parser': start
[12:32:16.630] [bmv2] [D] [thread 16892] [348.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:16.630] [bmv2] [D] [thread 16892] [348.0] [cxt 0] Extracting header 'ethernet'
[12:32:16.630] [bmv2] [D] [thread 16892] [348.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:16.630] [bmv2] [T] [thread 16892] [348.0] [cxt 0] Bytes parsed: 14
[12:32:16.630] [bmv2] [D] [thread 16892] [348.0] [cxt 0] Parser 'parser': end
[12:32:16.630] [bmv2] [D] [thread 16892] [348.0] [cxt 0] Pipeline 'ingress': start
[12:32:16.630] [bmv2] [T] [thread 16892] [348.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:16.630] [bmv2] [D] [thread 16892] [348.0] [cxt 0] Looking up key:

[12:32:16.630] [bmv2] [D] [thread 16892] [348.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:16.630] [bmv2] [D] [thread 16892] [348.0] [cxt 0] Action entry is resist171 - 
[12:32:16.630] [bmv2] [T] [thread 16892] [348.0] [cxt 0] Action resist171
[12:32:16.630] [bmv2] [T] [thread 16892] [348.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:16.630] [bmv2] [T] [thread 16892] [348.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:16.630] [bmv2] [T] [thread 16892] [348.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:16.630] [bmv2] [T] [thread 16892] [348.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:16.630] [bmv2] [T] [thread 16892] [348.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:16.630] [bmv2] [T] [thread 16892] [348.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:16.630] [bmv2] [D] [thread 16892] [348.0] [cxt 0] Pipeline 'ingress': end
[12:32:16.630] [bmv2] [D] [thread 16892] [348.0] [cxt 0] Egress port is 0
[12:32:16.630] [bmv2] [D] [thread 16892] [349.0] [cxt 0] Processing packet received on port 9
[12:32:16.630] [bmv2] [D] [thread 16892] [349.0] [cxt 0] Parser 'parser': start
[12:32:16.630] [bmv2] [D] [thread 16892] [349.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:16.630] [bmv2] [D] [thread 16892] [349.0] [cxt 0] Extracting header 'ethernet'
[12:32:16.630] [bmv2] [D] [thread 16892] [349.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:16.630] [bmv2] [T] [thread 16892] [349.0] [cxt 0] Bytes parsed: 14
[12:32:16.630] [bmv2] [D] [thread 16892] [349.0] [cxt 0] Parser 'parser': end
[12:32:16.630] [bmv2] [D] [thread 16892] [349.0] [cxt 0] Pipeline 'ingress': start
[12:32:16.630] [bmv2] [T] [thread 16892] [349.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:16.630] [bmv2] [D] [thread 16892] [349.0] [cxt 0] Looking up key:

[12:32:16.630] [bmv2] [D] [thread 16892] [349.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:16.630] [bmv2] [D] [thread 16892] [349.0] [cxt 0] Action entry is resist171 - 
[12:32:16.630] [bmv2] [T] [thread 16892] [349.0] [cxt 0] Action resist171
[12:32:16.630] [bmv2] [T] [thread 16892] [349.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:16.630] [bmv2] [T] [thread 16892] [349.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:16.630] [bmv2] [T] [thread 16892] [349.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:16.630] [bmv2] [T] [thread 16892] [349.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:16.630] [bmv2] [T] [thread 16892] [349.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:16.630] [bmv2] [T] [thread 16892] [349.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:16.630] [bmv2] [D] [thread 16892] [349.0] [cxt 0] Pipeline 'ingress': end
[12:32:16.630] [bmv2] [D] [thread 16892] [349.0] [cxt 0] Egress port is 0
[12:32:16.630] [bmv2] [D] [thread 16892] [350.0] [cxt 0] Processing packet received on port 15
[12:32:16.630] [bmv2] [D] [thread 16892] [350.0] [cxt 0] Parser 'parser': start
[12:32:16.630] [bmv2] [D] [thread 16892] [350.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:16.630] [bmv2] [D] [thread 16892] [350.0] [cxt 0] Extracting header 'ethernet'
[12:32:16.630] [bmv2] [D] [thread 16892] [350.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:16.630] [bmv2] [T] [thread 16892] [350.0] [cxt 0] Bytes parsed: 14
[12:32:16.630] [bmv2] [D] [thread 16892] [350.0] [cxt 0] Parser 'parser': end
[12:32:16.630] [bmv2] [D] [thread 16892] [350.0] [cxt 0] Pipeline 'ingress': start
[12:32:16.630] [bmv2] [T] [thread 16892] [350.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:16.630] [bmv2] [D] [thread 16892] [350.0] [cxt 0] Looking up key:

[12:32:16.630] [bmv2] [D] [thread 16892] [350.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:16.630] [bmv2] [D] [thread 16892] [350.0] [cxt 0] Action entry is resist171 - 
[12:32:16.630] [bmv2] [T] [thread 16892] [350.0] [cxt 0] Action resist171
[12:32:16.630] [bmv2] [T] [thread 16892] [350.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:16.630] [bmv2] [T] [thread 16892] [350.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:16.630] [bmv2] [T] [thread 16892] [350.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:16.630] [bmv2] [T] [thread 16892] [350.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:16.630] [bmv2] [T] [thread 16892] [350.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:16.630] [bmv2] [T] [thread 16892] [350.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:16.630] [bmv2] [D] [thread 16892] [350.0] [cxt 0] Pipeline 'ingress': end
[12:32:16.630] [bmv2] [D] [thread 16892] [350.0] [cxt 0] Egress port is 0
[12:32:16.630] [bmv2] [D] [thread 16892] [351.0] [cxt 0] Processing packet received on port 43
[12:32:16.630] [bmv2] [D] [thread 16892] [351.0] [cxt 0] Parser 'parser': start
[12:32:16.630] [bmv2] [D] [thread 16892] [351.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:16.630] [bmv2] [D] [thread 16892] [351.0] [cxt 0] Extracting header 'ethernet'
[12:32:16.630] [bmv2] [D] [thread 16892] [351.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:16.630] [bmv2] [T] [thread 16892] [351.0] [cxt 0] Bytes parsed: 14
[12:32:16.630] [bmv2] [D] [thread 16892] [351.0] [cxt 0] Parser 'parser': end
[12:32:16.630] [bmv2] [D] [thread 16892] [351.0] [cxt 0] Pipeline 'ingress': start
[12:32:16.630] [bmv2] [T] [thread 16892] [351.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:16.630] [bmv2] [D] [thread 16892] [351.0] [cxt 0] Looking up key:

[12:32:16.630] [bmv2] [D] [thread 16892] [351.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:16.630] [bmv2] [D] [thread 16892] [351.0] [cxt 0] Action entry is resist171 - 
[12:32:16.630] [bmv2] [T] [thread 16892] [351.0] [cxt 0] Action resist171
[12:32:16.630] [bmv2] [T] [thread 16892] [351.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:16.630] [bmv2] [T] [thread 16892] [351.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:16.630] [bmv2] [T] [thread 16892] [351.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:16.630] [bmv2] [T] [thread 16892] [351.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:16.630] [bmv2] [T] [thread 16892] [351.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:16.630] [bmv2] [T] [thread 16892] [351.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:16.630] [bmv2] [D] [thread 16892] [351.0] [cxt 0] Pipeline 'ingress': end
[12:32:16.630] [bmv2] [D] [thread 16892] [351.0] [cxt 0] Egress port is 0
[12:32:16.630] [bmv2] [D] [thread 16892] [352.0] [cxt 0] Processing packet received on port 13
[12:32:16.630] [bmv2] [D] [thread 16892] [352.0] [cxt 0] Parser 'parser': start
[12:32:16.630] [bmv2] [D] [thread 16892] [352.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:16.630] [bmv2] [D] [thread 16892] [352.0] [cxt 0] Extracting header 'ethernet'
[12:32:16.630] [bmv2] [D] [thread 16892] [352.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:16.630] [bmv2] [T] [thread 16892] [352.0] [cxt 0] Bytes parsed: 14
[12:32:16.630] [bmv2] [D] [thread 16892] [352.0] [cxt 0] Parser 'parser': end
[12:32:16.630] [bmv2] [D] [thread 16892] [352.0] [cxt 0] Pipeline 'ingress': start
[12:32:16.630] [bmv2] [T] [thread 16892] [352.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:16.630] [bmv2] [D] [thread 16892] [352.0] [cxt 0] Looking up key:

[12:32:16.630] [bmv2] [D] [thread 16892] [352.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:16.630] [bmv2] [D] [thread 16892] [352.0] [cxt 0] Action entry is resist171 - 
[12:32:16.630] [bmv2] [T] [thread 16892] [352.0] [cxt 0] Action resist171
[12:32:16.631] [bmv2] [T] [thread 16892] [352.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:16.631] [bmv2] [T] [thread 16892] [352.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:16.631] [bmv2] [T] [thread 16892] [352.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:16.631] [bmv2] [T] [thread 16892] [352.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:16.631] [bmv2] [T] [thread 16892] [352.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:16.631] [bmv2] [T] [thread 16892] [352.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:16.631] [bmv2] [D] [thread 16892] [352.0] [cxt 0] Pipeline 'ingress': end
[12:32:16.631] [bmv2] [D] [thread 16892] [352.0] [cxt 0] Egress port is 0
[12:32:16.631] [bmv2] [D] [thread 16892] [353.0] [cxt 0] Processing packet received on port 34
[12:32:16.631] [bmv2] [D] [thread 16892] [353.0] [cxt 0] Parser 'parser': start
[12:32:16.631] [bmv2] [D] [thread 16892] [353.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:16.631] [bmv2] [D] [thread 16892] [353.0] [cxt 0] Extracting header 'ethernet'
[12:32:16.631] [bmv2] [D] [thread 16892] [353.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:16.631] [bmv2] [T] [thread 16892] [353.0] [cxt 0] Bytes parsed: 14
[12:32:16.631] [bmv2] [D] [thread 16892] [353.0] [cxt 0] Parser 'parser': end
[12:32:16.631] [bmv2] [D] [thread 16892] [353.0] [cxt 0] Pipeline 'ingress': start
[12:32:16.631] [bmv2] [T] [thread 16892] [353.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:16.631] [bmv2] [D] [thread 16892] [353.0] [cxt 0] Looking up key:

[12:32:16.631] [bmv2] [D] [thread 16892] [353.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:16.631] [bmv2] [D] [thread 16892] [353.0] [cxt 0] Action entry is resist171 - 
[12:32:16.631] [bmv2] [T] [thread 16892] [353.0] [cxt 0] Action resist171
[12:32:16.631] [bmv2] [T] [thread 16892] [353.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:16.631] [bmv2] [T] [thread 16892] [353.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:16.631] [bmv2] [T] [thread 16892] [353.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:16.631] [bmv2] [T] [thread 16892] [353.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:16.631] [bmv2] [T] [thread 16892] [353.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:16.631] [bmv2] [T] [thread 16892] [353.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:16.631] [bmv2] [D] [thread 16892] [353.0] [cxt 0] Pipeline 'ingress': end
[12:32:16.631] [bmv2] [D] [thread 16892] [353.0] [cxt 0] Egress port is 0
[12:32:16.631] [bmv2] [D] [thread 16893] [344.0] [cxt 0] Pipeline 'egress': start
[12:32:16.631] [bmv2] [T] [thread 16893] [344.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:16.631] [bmv2] [T] [thread 16893] [344.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:16.631] [bmv2] [D] [thread 16893] [344.0] [cxt 0] Pipeline 'egress': end
[12:32:16.631] [bmv2] [D] [thread 16893] [344.0] [cxt 0] Deparser 'deparser': start
[12:32:16.631] [bmv2] [T] [thread 16893] [344.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:16.631] [bmv2] [D] [thread 16893] [344.0] [cxt 0] Deparsing header 'ethernet'
[12:32:16.631] [bmv2] [D] [thread 16893] [344.0] [cxt 0] Deparser 'deparser': end
[12:32:16.631] [bmv2] [D] [thread 16893] [345.0] [cxt 0] Pipeline 'egress': start
[12:32:16.631] [bmv2] [T] [thread 16893] [345.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:16.631] [bmv2] [T] [thread 16893] [345.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:16.631] [bmv2] [D] [thread 16893] [345.0] [cxt 0] Pipeline 'egress': end
[12:32:16.631] [bmv2] [D] [thread 16893] [345.0] [cxt 0] Deparser 'deparser': start
[12:32:16.631] [bmv2] [T] [thread 16893] [345.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:16.631] [bmv2] [D] [thread 16893] [345.0] [cxt 0] Deparsing header 'ethernet'
[12:32:16.631] [bmv2] [D] [thread 16893] [345.0] [cxt 0] Deparser 'deparser': end
[12:32:16.631] [bmv2] [D] [thread 16893] [346.0] [cxt 0] Pipeline 'egress': start
[12:32:16.631] [bmv2] [T] [thread 16893] [346.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:16.631] [bmv2] [T] [thread 16893] [346.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:16.631] [bmv2] [D] [thread 16893] [346.0] [cxt 0] Pipeline 'egress': end
[12:32:16.631] [bmv2] [D] [thread 16893] [346.0] [cxt 0] Deparser 'deparser': start
[12:32:16.631] [bmv2] [T] [thread 16893] [346.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:16.631] [bmv2] [D] [thread 16893] [346.0] [cxt 0] Deparsing header 'ethernet'
[12:32:16.631] [bmv2] [D] [thread 16897] [344.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:16.632] [bmv2] [D] [thread 16897] [345.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:16.631] [bmv2] [D] [thread 16893] [346.0] [cxt 0] Deparser 'deparser': end
[12:32:16.632] [bmv2] [D] [thread 16893] [347.0] [cxt 0] Pipeline 'egress': start
[12:32:16.632] [bmv2] [T] [thread 16893] [347.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:16.632] [bmv2] [T] [thread 16893] [347.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:16.632] [bmv2] [D] [thread 16893] [347.0] [cxt 0] Pipeline 'egress': end
[12:32:16.632] [bmv2] [D] [thread 16893] [347.0] [cxt 0] Deparser 'deparser': start
[12:32:16.632] [bmv2] [T] [thread 16893] [347.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:16.632] [bmv2] [D] [thread 16893] [347.0] [cxt 0] Deparsing header 'ethernet'
[12:32:16.632] [bmv2] [D] [thread 16893] [347.0] [cxt 0] Deparser 'deparser': end
[12:32:16.632] [bmv2] [D] [thread 16893] [348.0] [cxt 0] Pipeline 'egress': start
[12:32:16.632] [bmv2] [T] [thread 16893] [348.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:16.632] [bmv2] [T] [thread 16893] [348.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:16.632] [bmv2] [D] [thread 16893] [348.0] [cxt 0] Pipeline 'egress': end
[12:32:16.632] [bmv2] [D] [thread 16893] [348.0] [cxt 0] Deparser 'deparser': start
[12:32:16.632] [bmv2] [T] [thread 16893] [348.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:16.632] [bmv2] [D] [thread 16893] [348.0] [cxt 0] Deparsing header 'ethernet'
[12:32:16.632] [bmv2] [D] [thread 16893] [348.0] [cxt 0] Deparser 'deparser': end
[12:32:16.632] [bmv2] [D] [thread 16893] [349.0] [cxt 0] Pipeline 'egress': start
[12:32:16.632] [bmv2] [D] [thread 16897] [346.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:16.632] [bmv2] [D] [thread 16897] [347.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:16.632] [bmv2] [D] [thread 16897] [348.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:16.632] [bmv2] [T] [thread 16893] [349.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:16.632] [bmv2] [T] [thread 16893] [349.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:16.632] [bmv2] [D] [thread 16893] [349.0] [cxt 0] Pipeline 'egress': end
[12:32:16.632] [bmv2] [D] [thread 16893] [349.0] [cxt 0] Deparser 'deparser': start
[12:32:16.632] [bmv2] [T] [thread 16893] [349.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:16.632] [bmv2] [D] [thread 16893] [349.0] [cxt 0] Deparsing header 'ethernet'
[12:32:16.632] [bmv2] [D] [thread 16893] [349.0] [cxt 0] Deparser 'deparser': end
[12:32:16.633] [bmv2] [D] [thread 16893] [350.0] [cxt 0] Pipeline 'egress': start
[12:32:16.633] [bmv2] [T] [thread 16893] [350.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:16.633] [bmv2] [T] [thread 16893] [350.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:16.633] [bmv2] [D] [thread 16893] [350.0] [cxt 0] Pipeline 'egress': end
[12:32:16.633] [bmv2] [D] [thread 16893] [350.0] [cxt 0] Deparser 'deparser': start
[12:32:16.633] [bmv2] [T] [thread 16893] [350.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:16.633] [bmv2] [D] [thread 16893] [350.0] [cxt 0] Deparsing header 'ethernet'
[12:32:16.633] [bmv2] [D] [thread 16893] [350.0] [cxt 0] Deparser 'deparser': end
[12:32:16.633] [bmv2] [D] [thread 16893] [351.0] [cxt 0] Pipeline 'egress': start
[12:32:16.633] [bmv2] [T] [thread 16893] [351.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:16.633] [bmv2] [T] [thread 16893] [351.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:16.633] [bmv2] [D] [thread 16893] [351.0] [cxt 0] Pipeline 'egress': end
[12:32:16.633] [bmv2] [D] [thread 16893] [351.0] [cxt 0] Deparser 'deparser': start
[12:32:16.633] [bmv2] [T] [thread 16893] [351.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:16.633] [bmv2] [D] [thread 16893] [351.0] [cxt 0] Deparsing header 'ethernet'
[12:32:16.633] [bmv2] [D] [thread 16893] [351.0] [cxt 0] Deparser 'deparser': end
[12:32:16.633] [bmv2] [D] [thread 16893] [352.0] [cxt 0] Pipeline 'egress': start
[12:32:16.633] [bmv2] [T] [thread 16893] [352.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:16.633] [bmv2] [T] [thread 16893] [352.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:16.633] [bmv2] [D] [thread 16893] [352.0] [cxt 0] Pipeline 'egress': end
[12:32:16.633] [bmv2] [D] [thread 16893] [352.0] [cxt 0] Deparser 'deparser': start
[12:32:16.633] [bmv2] [T] [thread 16893] [352.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:16.633] [bmv2] [D] [thread 16893] [352.0] [cxt 0] Deparsing header 'ethernet'
[12:32:16.633] [bmv2] [D] [thread 16893] [352.0] [cxt 0] Deparser 'deparser': end
[12:32:16.633] [bmv2] [D] [thread 16893] [353.0] [cxt 0] Pipeline 'egress': start
[12:32:16.633] [bmv2] [T] [thread 16893] [353.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:16.633] [bmv2] [T] [thread 16893] [353.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:16.633] [bmv2] [D] [thread 16893] [353.0] [cxt 0] Pipeline 'egress': end
[12:32:16.633] [bmv2] [D] [thread 16893] [353.0] [cxt 0] Deparser 'deparser': start
[12:32:16.633] [bmv2] [T] [thread 16893] [353.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:16.633] [bmv2] [D] [thread 16893] [353.0] [cxt 0] Deparsing header 'ethernet'
[12:32:16.633] [bmv2] [D] [thread 16893] [353.0] [cxt 0] Deparser 'deparser': end
[12:32:16.633] [bmv2] [D] [thread 16897] [349.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:16.634] [bmv2] [D] [thread 16897] [350.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:16.634] [bmv2] [D] [thread 16897] [351.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:16.634] [bmv2] [D] [thread 16897] [352.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:16.634] [bmv2] [D] [thread 16897] [353.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:21.276] [bmv2] [D] [thread 16892] [354.0] [cxt 0] Processing packet received on port 1
[12:32:21.277] [bmv2] [D] [thread 16892] [354.0] [cxt 0] Parser 'parser': start
[12:32:21.277] [bmv2] [D] [thread 16892] [354.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:21.277] [bmv2] [D] [thread 16892] [354.0] [cxt 0] Extracting header 'ethernet'
[12:32:21.277] [bmv2] [D] [thread 16892] [354.0] [cxt 0] Parser state 'start': key is 0600
[12:32:21.277] [bmv2] [T] [thread 16892] [354.0] [cxt 0] Bytes parsed: 14
[12:32:21.277] [bmv2] [D] [thread 16892] [354.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:32:21.277] [bmv2] [D] [thread 16892] [354.0] [cxt 0] Extracting header 'resist'
[12:32:21.277] [bmv2] [D] [thread 16892] [354.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:32:21.277] [bmv2] [T] [thread 16892] [354.0] [cxt 0] Bytes parsed: 30
[12:32:21.277] [bmv2] [D] [thread 16892] [354.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:32:21.277] [bmv2] [D] [thread 16892] [354.0] [cxt 0] Extracting header 'ipv4'
[12:32:21.277] [bmv2] [D] [thread 16892] [354.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:32:21.277] [bmv2] [T] [thread 16892] [354.0] [cxt 0] Bytes parsed: 50
[12:32:21.277] [bmv2] [D] [thread 16892] [354.0] [cxt 0] Parser 'parser': end
[12:32:21.277] [bmv2] [D] [thread 16892] [354.0] [cxt 0] Pipeline 'ingress': start
[12:32:21.277] [bmv2] [T] [thread 16892] [354.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:21.277] [bmv2] [D] [thread 16892] [354.0] [cxt 0] Looking up key:

[12:32:21.277] [bmv2] [D] [thread 16892] [354.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:21.277] [bmv2] [D] [thread 16892] [354.0] [cxt 0] Action entry is resist171 - 
[12:32:21.277] [bmv2] [T] [thread 16892] [354.0] [cxt 0] Action resist171
[12:32:21.277] [bmv2] [T] [thread 16892] [354.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:21.277] [bmv2] [T] [thread 16892] [354.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:21.277] [bmv2] [T] [thread 16892] [354.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:21.277] [bmv2] [T] [thread 16892] [354.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:21.277] [bmv2] [T] [thread 16892] [354.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:21.277] [bmv2] [T] [thread 16892] [354.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:32:21.277] [bmv2] [T] [thread 16892] [354.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:32:21.277] [bmv2] [T] [thread 16892] [354.0] [cxt 0] Applying table 'tbl_resist186'
[12:32:21.277] [bmv2] [D] [thread 16892] [354.0] [cxt 0] Looking up key:

[12:32:21.277] [bmv2] [D] [thread 16892] [354.0] [cxt 0] Table 'tbl_resist186': miss
[12:32:21.277] [bmv2] [D] [thread 16892] [354.0] [cxt 0] Action entry is resist186 - 
[12:32:21.277] [bmv2] [T] [thread 16892] [354.0] [cxt 0] Action resist186
[12:32:21.277] [bmv2] [T] [thread 16892] [354.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:32:21.277] [bmv2] [T] [thread 16892] [354.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:32:21.277] [bmv2] [D] [thread 16892] [354.0] [cxt 0] Looking up key:

[12:32:21.277] [bmv2] [D] [thread 16892] [354.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:32:21.277] [bmv2] [D] [thread 16892] [354.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:32:21.277] [bmv2] [T] [thread 16892] [354.0] [cxt 0] Action MyIngress.bounce_pkt
[12:32:21.277] [bmv2] [T] [thread 16892] [354.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:32:21.277] [bmv2] [T] [thread 16892] [354.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:32:21.277] [bmv2] [T] [thread 16892] [354.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:32:21.277] [bmv2] [T] [thread 16892] [354.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:32:21.277] [bmv2] [T] [thread 16892] [354.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:32:21.277] [bmv2] [T] [thread 16892] [354.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:32:21.277] [bmv2] [T] [thread 16892] [354.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:32:21.277] [bmv2] [D] [thread 16892] [354.0] [cxt 0] Pipeline 'ingress': end
[12:32:21.277] [bmv2] [D] [thread 16892] [354.0] [cxt 0] Egress port is 1
[12:32:21.277] [bmv2] [D] [thread 16894] [354.0] [cxt 0] Pipeline 'egress': start
[12:32:21.277] [bmv2] [T] [thread 16894] [354.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:21.277] [bmv2] [T] [thread 16894] [354.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:21.277] [bmv2] [D] [thread 16894] [354.0] [cxt 0] Pipeline 'egress': end
[12:32:21.277] [bmv2] [D] [thread 16894] [354.0] [cxt 0] Deparser 'deparser': start
[12:32:21.277] [bmv2] [D] [thread 16894] [354.0] [cxt 0] Updating checksum 'cksum'
[12:32:21.277] [bmv2] [D] [thread 16894] [354.0] [cxt 0] Deparsing header 'ethernet'
[12:32:21.277] [bmv2] [D] [thread 16894] [354.0] [cxt 0] Deparsing header 'resist'
[12:32:21.277] [bmv2] [D] [thread 16894] [354.0] [cxt 0] Deparsing header 'ipv4'
[12:32:21.277] [bmv2] [D] [thread 16894] [354.0] [cxt 0] Deparser 'deparser': end
[12:32:21.277] [bmv2] [D] [thread 16897] [354.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:32:26.312] [bmv2] [D] [thread 16892] [355.0] [cxt 0] Processing packet received on port 1
[12:32:26.313] [bmv2] [D] [thread 16892] [355.0] [cxt 0] Parser 'parser': start
[12:32:26.313] [bmv2] [D] [thread 16892] [355.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:26.313] [bmv2] [D] [thread 16892] [355.0] [cxt 0] Extracting header 'ethernet'
[12:32:26.313] [bmv2] [D] [thread 16892] [355.0] [cxt 0] Parser state 'start': key is 0600
[12:32:26.313] [bmv2] [T] [thread 16892] [355.0] [cxt 0] Bytes parsed: 14
[12:32:26.313] [bmv2] [D] [thread 16892] [355.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:32:26.313] [bmv2] [D] [thread 16892] [355.0] [cxt 0] Extracting header 'resist'
[12:32:26.313] [bmv2] [D] [thread 16892] [355.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:32:26.313] [bmv2] [T] [thread 16892] [355.0] [cxt 0] Bytes parsed: 30
[12:32:26.313] [bmv2] [D] [thread 16892] [355.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:32:26.313] [bmv2] [D] [thread 16892] [355.0] [cxt 0] Extracting header 'ipv4'
[12:32:26.313] [bmv2] [D] [thread 16892] [355.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:32:26.313] [bmv2] [T] [thread 16892] [355.0] [cxt 0] Bytes parsed: 50
[12:32:26.313] [bmv2] [D] [thread 16892] [355.0] [cxt 0] Parser 'parser': end
[12:32:26.313] [bmv2] [D] [thread 16892] [355.0] [cxt 0] Pipeline 'ingress': start
[12:32:26.313] [bmv2] [T] [thread 16892] [355.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:26.313] [bmv2] [D] [thread 16892] [355.0] [cxt 0] Looking up key:

[12:32:26.313] [bmv2] [D] [thread 16892] [355.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:26.313] [bmv2] [D] [thread 16892] [355.0] [cxt 0] Action entry is resist171 - 
[12:32:26.313] [bmv2] [T] [thread 16892] [355.0] [cxt 0] Action resist171
[12:32:26.313] [bmv2] [T] [thread 16892] [355.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:26.313] [bmv2] [T] [thread 16892] [355.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:26.313] [bmv2] [T] [thread 16892] [355.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:26.313] [bmv2] [T] [thread 16892] [355.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:26.313] [bmv2] [T] [thread 16892] [355.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:26.313] [bmv2] [T] [thread 16892] [355.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:32:26.313] [bmv2] [T] [thread 16892] [355.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:32:26.313] [bmv2] [T] [thread 16892] [355.0] [cxt 0] Applying table 'tbl_resist186'
[12:32:26.313] [bmv2] [D] [thread 16892] [355.0] [cxt 0] Looking up key:

[12:32:26.313] [bmv2] [D] [thread 16892] [355.0] [cxt 0] Table 'tbl_resist186': miss
[12:32:26.313] [bmv2] [D] [thread 16892] [355.0] [cxt 0] Action entry is resist186 - 
[12:32:26.313] [bmv2] [T] [thread 16892] [355.0] [cxt 0] Action resist186
[12:32:26.313] [bmv2] [T] [thread 16892] [355.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:32:26.313] [bmv2] [T] [thread 16892] [355.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:32:26.313] [bmv2] [D] [thread 16892] [355.0] [cxt 0] Looking up key:

[12:32:26.313] [bmv2] [D] [thread 16892] [355.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:32:26.313] [bmv2] [D] [thread 16892] [355.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:32:26.313] [bmv2] [T] [thread 16892] [355.0] [cxt 0] Action MyIngress.bounce_pkt
[12:32:26.313] [bmv2] [T] [thread 16892] [355.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:32:26.313] [bmv2] [T] [thread 16892] [355.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:32:26.313] [bmv2] [T] [thread 16892] [355.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:32:26.313] [bmv2] [T] [thread 16892] [355.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:32:26.313] [bmv2] [T] [thread 16892] [355.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:32:26.313] [bmv2] [T] [thread 16892] [355.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:32:26.313] [bmv2] [T] [thread 16892] [355.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:32:26.313] [bmv2] [D] [thread 16892] [355.0] [cxt 0] Pipeline 'ingress': end
[12:32:26.313] [bmv2] [D] [thread 16892] [355.0] [cxt 0] Egress port is 1
[12:32:26.313] [bmv2] [D] [thread 16894] [355.0] [cxt 0] Pipeline 'egress': start
[12:32:26.313] [bmv2] [T] [thread 16894] [355.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:26.313] [bmv2] [T] [thread 16894] [355.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:26.313] [bmv2] [D] [thread 16894] [355.0] [cxt 0] Pipeline 'egress': end
[12:32:26.313] [bmv2] [D] [thread 16894] [355.0] [cxt 0] Deparser 'deparser': start
[12:32:26.313] [bmv2] [D] [thread 16894] [355.0] [cxt 0] Updating checksum 'cksum'
[12:32:26.313] [bmv2] [D] [thread 16894] [355.0] [cxt 0] Deparsing header 'ethernet'
[12:32:26.313] [bmv2] [D] [thread 16894] [355.0] [cxt 0] Deparsing header 'resist'
[12:32:26.313] [bmv2] [D] [thread 16894] [355.0] [cxt 0] Deparsing header 'ipv4'
[12:32:26.313] [bmv2] [D] [thread 16894] [355.0] [cxt 0] Deparser 'deparser': end
[12:32:26.313] [bmv2] [D] [thread 16897] [355.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:32:31.355] [bmv2] [D] [thread 16892] [356.0] [cxt 0] Processing packet received on port 1
[12:32:31.355] [bmv2] [D] [thread 16892] [356.0] [cxt 0] Parser 'parser': start
[12:32:31.355] [bmv2] [D] [thread 16892] [356.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:31.355] [bmv2] [D] [thread 16892] [356.0] [cxt 0] Extracting header 'ethernet'
[12:32:31.355] [bmv2] [D] [thread 16892] [356.0] [cxt 0] Parser state 'start': key is 0600
[12:32:31.355] [bmv2] [T] [thread 16892] [356.0] [cxt 0] Bytes parsed: 14
[12:32:31.355] [bmv2] [D] [thread 16892] [356.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:32:31.355] [bmv2] [D] [thread 16892] [356.0] [cxt 0] Extracting header 'resist'
[12:32:31.355] [bmv2] [D] [thread 16892] [356.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:32:31.355] [bmv2] [T] [thread 16892] [356.0] [cxt 0] Bytes parsed: 30
[12:32:31.355] [bmv2] [D] [thread 16892] [356.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:32:31.355] [bmv2] [D] [thread 16892] [356.0] [cxt 0] Extracting header 'ipv4'
[12:32:31.355] [bmv2] [D] [thread 16892] [356.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:32:31.355] [bmv2] [T] [thread 16892] [356.0] [cxt 0] Bytes parsed: 50
[12:32:31.355] [bmv2] [D] [thread 16892] [356.0] [cxt 0] Parser 'parser': end
[12:32:31.355] [bmv2] [D] [thread 16892] [356.0] [cxt 0] Pipeline 'ingress': start
[12:32:31.355] [bmv2] [T] [thread 16892] [356.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:31.355] [bmv2] [D] [thread 16892] [356.0] [cxt 0] Looking up key:

[12:32:31.355] [bmv2] [D] [thread 16892] [356.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:31.355] [bmv2] [D] [thread 16892] [356.0] [cxt 0] Action entry is resist171 - 
[12:32:31.355] [bmv2] [T] [thread 16892] [356.0] [cxt 0] Action resist171
[12:32:31.355] [bmv2] [T] [thread 16892] [356.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:31.355] [bmv2] [T] [thread 16892] [356.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:31.355] [bmv2] [T] [thread 16892] [356.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:31.355] [bmv2] [T] [thread 16892] [356.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:31.355] [bmv2] [T] [thread 16892] [356.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:31.355] [bmv2] [T] [thread 16892] [356.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:32:31.355] [bmv2] [T] [thread 16892] [356.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:32:31.355] [bmv2] [T] [thread 16892] [356.0] [cxt 0] Applying table 'tbl_resist186'
[12:32:31.355] [bmv2] [D] [thread 16892] [356.0] [cxt 0] Looking up key:

[12:32:31.355] [bmv2] [D] [thread 16892] [356.0] [cxt 0] Table 'tbl_resist186': miss
[12:32:31.355] [bmv2] [D] [thread 16892] [356.0] [cxt 0] Action entry is resist186 - 
[12:32:31.355] [bmv2] [T] [thread 16892] [356.0] [cxt 0] Action resist186
[12:32:31.355] [bmv2] [T] [thread 16892] [356.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:32:31.355] [bmv2] [T] [thread 16892] [356.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:32:31.355] [bmv2] [D] [thread 16892] [356.0] [cxt 0] Looking up key:

[12:32:31.355] [bmv2] [D] [thread 16892] [356.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:32:31.355] [bmv2] [D] [thread 16892] [356.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:32:31.355] [bmv2] [T] [thread 16892] [356.0] [cxt 0] Action MyIngress.bounce_pkt
[12:32:31.355] [bmv2] [T] [thread 16892] [356.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:32:31.355] [bmv2] [T] [thread 16892] [356.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:32:31.355] [bmv2] [T] [thread 16892] [356.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:32:31.355] [bmv2] [T] [thread 16892] [356.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:32:31.355] [bmv2] [T] [thread 16892] [356.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:32:31.355] [bmv2] [T] [thread 16892] [356.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:32:31.355] [bmv2] [T] [thread 16892] [356.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:32:31.355] [bmv2] [D] [thread 16892] [356.0] [cxt 0] Pipeline 'ingress': end
[12:32:31.355] [bmv2] [D] [thread 16892] [356.0] [cxt 0] Egress port is 1
[12:32:31.356] [bmv2] [D] [thread 16894] [356.0] [cxt 0] Pipeline 'egress': start
[12:32:31.356] [bmv2] [T] [thread 16894] [356.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:31.356] [bmv2] [T] [thread 16894] [356.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:31.356] [bmv2] [D] [thread 16894] [356.0] [cxt 0] Pipeline 'egress': end
[12:32:31.356] [bmv2] [D] [thread 16894] [356.0] [cxt 0] Deparser 'deparser': start
[12:32:31.356] [bmv2] [D] [thread 16894] [356.0] [cxt 0] Updating checksum 'cksum'
[12:32:31.356] [bmv2] [D] [thread 16894] [356.0] [cxt 0] Deparsing header 'ethernet'
[12:32:31.356] [bmv2] [D] [thread 16894] [356.0] [cxt 0] Deparsing header 'resist'
[12:32:31.356] [bmv2] [D] [thread 16894] [356.0] [cxt 0] Deparsing header 'ipv4'
[12:32:31.356] [bmv2] [D] [thread 16894] [356.0] [cxt 0] Deparser 'deparser': end
[12:32:31.356] [bmv2] [D] [thread 16897] [356.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:32:33.013] [bmv2] [D] [thread 16892] [357.0] [cxt 0] Processing packet received on port 1
[12:32:33.013] [bmv2] [D] [thread 16892] [357.0] [cxt 0] Parser 'parser': start
[12:32:33.013] [bmv2] [D] [thread 16892] [357.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:33.013] [bmv2] [D] [thread 16892] [357.0] [cxt 0] Extracting header 'ethernet'
[12:32:33.013] [bmv2] [D] [thread 16892] [357.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:33.013] [bmv2] [T] [thread 16892] [357.0] [cxt 0] Bytes parsed: 14
[12:32:33.013] [bmv2] [D] [thread 16892] [357.0] [cxt 0] Parser 'parser': end
[12:32:33.013] [bmv2] [D] [thread 16892] [357.0] [cxt 0] Pipeline 'ingress': start
[12:32:33.013] [bmv2] [T] [thread 16892] [357.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:33.013] [bmv2] [D] [thread 16892] [357.0] [cxt 0] Looking up key:

[12:32:33.013] [bmv2] [D] [thread 16892] [357.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:33.013] [bmv2] [D] [thread 16892] [357.0] [cxt 0] Action entry is resist171 - 
[12:32:33.013] [bmv2] [T] [thread 16892] [357.0] [cxt 0] Action resist171
[12:32:33.014] [bmv2] [T] [thread 16892] [357.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:33.014] [bmv2] [T] [thread 16892] [357.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:33.014] [bmv2] [T] [thread 16892] [357.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:33.014] [bmv2] [T] [thread 16892] [357.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:33.014] [bmv2] [T] [thread 16892] [357.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:33.014] [bmv2] [T] [thread 16892] [357.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:33.014] [bmv2] [D] [thread 16892] [357.0] [cxt 0] Pipeline 'ingress': end
[12:32:33.014] [bmv2] [D] [thread 16892] [357.0] [cxt 0] Egress port is 0
[12:32:33.014] [bmv2] [D] [thread 16892] [358.0] [cxt 0] Processing packet received on port 6
[12:32:33.014] [bmv2] [D] [thread 16892] [358.0] [cxt 0] Parser 'parser': start
[12:32:33.014] [bmv2] [D] [thread 16892] [358.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:33.014] [bmv2] [D] [thread 16892] [358.0] [cxt 0] Extracting header 'ethernet'
[12:32:33.014] [bmv2] [D] [thread 16892] [358.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:33.014] [bmv2] [T] [thread 16892] [358.0] [cxt 0] Bytes parsed: 14
[12:32:33.014] [bmv2] [D] [thread 16892] [358.0] [cxt 0] Parser 'parser': end
[12:32:33.014] [bmv2] [D] [thread 16892] [358.0] [cxt 0] Pipeline 'ingress': start
[12:32:33.014] [bmv2] [T] [thread 16892] [358.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:33.014] [bmv2] [D] [thread 16892] [358.0] [cxt 0] Looking up key:

[12:32:33.014] [bmv2] [D] [thread 16892] [358.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:33.014] [bmv2] [D] [thread 16892] [358.0] [cxt 0] Action entry is resist171 - 
[12:32:33.014] [bmv2] [T] [thread 16892] [358.0] [cxt 0] Action resist171
[12:32:33.014] [bmv2] [T] [thread 16892] [358.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:33.014] [bmv2] [T] [thread 16892] [358.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:33.014] [bmv2] [T] [thread 16892] [358.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:33.014] [bmv2] [T] [thread 16892] [358.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:33.014] [bmv2] [T] [thread 16892] [358.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:33.014] [bmv2] [T] [thread 16892] [358.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:33.014] [bmv2] [D] [thread 16892] [358.0] [cxt 0] Pipeline 'ingress': end
[12:32:33.014] [bmv2] [D] [thread 16892] [358.0] [cxt 0] Egress port is 0
[12:32:33.014] [bmv2] [D] [thread 16892] [359.0] [cxt 0] Processing packet received on port 23
[12:32:33.014] [bmv2] [D] [thread 16892] [359.0] [cxt 0] Parser 'parser': start
[12:32:33.014] [bmv2] [D] [thread 16892] [359.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:33.014] [bmv2] [D] [thread 16892] [359.0] [cxt 0] Extracting header 'ethernet'
[12:32:33.014] [bmv2] [D] [thread 16892] [359.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:33.014] [bmv2] [T] [thread 16892] [359.0] [cxt 0] Bytes parsed: 14
[12:32:33.014] [bmv2] [D] [thread 16892] [359.0] [cxt 0] Parser 'parser': end
[12:32:33.014] [bmv2] [D] [thread 16892] [359.0] [cxt 0] Pipeline 'ingress': start
[12:32:33.014] [bmv2] [T] [thread 16892] [359.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:33.014] [bmv2] [D] [thread 16892] [359.0] [cxt 0] Looking up key:

[12:32:33.014] [bmv2] [D] [thread 16892] [359.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:33.014] [bmv2] [D] [thread 16892] [359.0] [cxt 0] Action entry is resist171 - 
[12:32:33.014] [bmv2] [T] [thread 16892] [359.0] [cxt 0] Action resist171
[12:32:33.014] [bmv2] [T] [thread 16892] [359.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:33.014] [bmv2] [T] [thread 16892] [359.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:33.014] [bmv2] [T] [thread 16892] [359.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:33.014] [bmv2] [T] [thread 16892] [359.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:33.014] [bmv2] [T] [thread 16892] [359.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:33.014] [bmv2] [T] [thread 16892] [359.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:33.014] [bmv2] [D] [thread 16892] [359.0] [cxt 0] Pipeline 'ingress': end
[12:32:33.014] [bmv2] [D] [thread 16892] [359.0] [cxt 0] Egress port is 0
[12:32:33.014] [bmv2] [D] [thread 16892] [360.0] [cxt 0] Processing packet received on port 33
[12:32:33.014] [bmv2] [D] [thread 16892] [360.0] [cxt 0] Parser 'parser': start
[12:32:33.014] [bmv2] [D] [thread 16892] [360.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:33.014] [bmv2] [D] [thread 16892] [360.0] [cxt 0] Extracting header 'ethernet'
[12:32:33.014] [bmv2] [D] [thread 16892] [360.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:33.014] [bmv2] [T] [thread 16892] [360.0] [cxt 0] Bytes parsed: 14
[12:32:33.014] [bmv2] [D] [thread 16892] [360.0] [cxt 0] Parser 'parser': end
[12:32:33.014] [bmv2] [D] [thread 16892] [360.0] [cxt 0] Pipeline 'ingress': start
[12:32:33.014] [bmv2] [T] [thread 16892] [360.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:33.014] [bmv2] [D] [thread 16892] [360.0] [cxt 0] Looking up key:

[12:32:33.014] [bmv2] [D] [thread 16892] [360.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:33.014] [bmv2] [D] [thread 16892] [360.0] [cxt 0] Action entry is resist171 - 
[12:32:33.014] [bmv2] [T] [thread 16892] [360.0] [cxt 0] Action resist171
[12:32:33.014] [bmv2] [T] [thread 16892] [360.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:33.014] [bmv2] [T] [thread 16892] [360.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:33.014] [bmv2] [T] [thread 16892] [360.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:33.014] [bmv2] [D] [thread 16893] [357.0] [cxt 0] Pipeline 'egress': start
[12:32:33.015] [bmv2] [T] [thread 16893] [357.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:33.015] [bmv2] [T] [thread 16893] [357.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:33.015] [bmv2] [D] [thread 16893] [357.0] [cxt 0] Pipeline 'egress': end
[12:32:33.015] [bmv2] [D] [thread 16893] [357.0] [cxt 0] Deparser 'deparser': start
[12:32:33.015] [bmv2] [T] [thread 16893] [357.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:33.015] [bmv2] [D] [thread 16893] [357.0] [cxt 0] Deparsing header 'ethernet'
[12:32:33.015] [bmv2] [D] [thread 16893] [357.0] [cxt 0] Deparser 'deparser': end
[12:32:33.015] [bmv2] [D] [thread 16893] [358.0] [cxt 0] Pipeline 'egress': start
[12:32:33.015] [bmv2] [T] [thread 16893] [358.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:33.015] [bmv2] [T] [thread 16893] [358.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:33.015] [bmv2] [D] [thread 16893] [358.0] [cxt 0] Pipeline 'egress': end
[12:32:33.015] [bmv2] [D] [thread 16893] [358.0] [cxt 0] Deparser 'deparser': start
[12:32:33.015] [bmv2] [T] [thread 16893] [358.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:33.015] [bmv2] [D] [thread 16893] [358.0] [cxt 0] Deparsing header 'ethernet'
[12:32:33.015] [bmv2] [D] [thread 16893] [358.0] [cxt 0] Deparser 'deparser': end
[12:32:33.015] [bmv2] [D] [thread 16893] [359.0] [cxt 0] Pipeline 'egress': start
[12:32:33.015] [bmv2] [T] [thread 16893] [359.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:33.015] [bmv2] [T] [thread 16893] [359.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:33.015] [bmv2] [D] [thread 16893] [359.0] [cxt 0] Pipeline 'egress': end
[12:32:33.015] [bmv2] [D] [thread 16893] [359.0] [cxt 0] Deparser 'deparser': start
[12:32:33.015] [bmv2] [T] [thread 16893] [359.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:33.015] [bmv2] [D] [thread 16893] [359.0] [cxt 0] Deparsing header 'ethernet'
[12:32:33.015] [bmv2] [D] [thread 16893] [359.0] [cxt 0] Deparser 'deparser': end
[12:32:33.015] [bmv2] [D] [thread 16897] [357.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:33.015] [bmv2] [D] [thread 16897] [358.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:33.015] [bmv2] [D] [thread 16897] [359.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:33.014] [bmv2] [T] [thread 16892] [360.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:33.015] [bmv2] [T] [thread 16892] [360.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:33.015] [bmv2] [T] [thread 16892] [360.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:33.015] [bmv2] [D] [thread 16892] [360.0] [cxt 0] Pipeline 'ingress': end
[12:32:33.015] [bmv2] [D] [thread 16892] [360.0] [cxt 0] Egress port is 0
[12:32:33.015] [bmv2] [D] [thread 16892] [361.0] [cxt 0] Processing packet received on port 35
[12:32:33.015] [bmv2] [D] [thread 16892] [361.0] [cxt 0] Parser 'parser': start
[12:32:33.015] [bmv2] [D] [thread 16892] [361.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:33.015] [bmv2] [D] [thread 16892] [361.0] [cxt 0] Extracting header 'ethernet'
[12:32:33.015] [bmv2] [D] [thread 16892] [361.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:33.015] [bmv2] [T] [thread 16892] [361.0] [cxt 0] Bytes parsed: 14
[12:32:33.015] [bmv2] [D] [thread 16892] [361.0] [cxt 0] Parser 'parser': end
[12:32:33.015] [bmv2] [D] [thread 16892] [361.0] [cxt 0] Pipeline 'ingress': start
[12:32:33.015] [bmv2] [T] [thread 16892] [361.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:33.015] [bmv2] [D] [thread 16892] [361.0] [cxt 0] Looking up key:

[12:32:33.015] [bmv2] [D] [thread 16892] [361.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:33.015] [bmv2] [D] [thread 16892] [361.0] [cxt 0] Action entry is resist171 - 
[12:32:33.015] [bmv2] [T] [thread 16892] [361.0] [cxt 0] Action resist171
[12:32:33.015] [bmv2] [T] [thread 16892] [361.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:33.015] [bmv2] [T] [thread 16892] [361.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:33.015] [bmv2] [T] [thread 16892] [361.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:33.015] [bmv2] [T] [thread 16892] [361.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:33.015] [bmv2] [T] [thread 16892] [361.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:33.015] [bmv2] [T] [thread 16892] [361.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:33.015] [bmv2] [D] [thread 16892] [361.0] [cxt 0] Pipeline 'ingress': end
[12:32:33.015] [bmv2] [D] [thread 16892] [361.0] [cxt 0] Egress port is 0
[12:32:33.015] [bmv2] [D] [thread 16892] [362.0] [cxt 0] Processing packet received on port 39
[12:32:33.015] [bmv2] [D] [thread 16892] [362.0] [cxt 0] Parser 'parser': start
[12:32:33.015] [bmv2] [D] [thread 16892] [362.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:33.015] [bmv2] [D] [thread 16892] [362.0] [cxt 0] Extracting header 'ethernet'
[12:32:33.015] [bmv2] [D] [thread 16892] [362.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:33.015] [bmv2] [T] [thread 16892] [362.0] [cxt 0] Bytes parsed: 14
[12:32:33.015] [bmv2] [D] [thread 16892] [362.0] [cxt 0] Parser 'parser': end
[12:32:33.015] [bmv2] [D] [thread 16892] [362.0] [cxt 0] Pipeline 'ingress': start
[12:32:33.015] [bmv2] [T] [thread 16892] [362.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:33.015] [bmv2] [D] [thread 16892] [362.0] [cxt 0] Looking up key:

[12:32:33.015] [bmv2] [D] [thread 16892] [362.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:33.015] [bmv2] [D] [thread 16892] [362.0] [cxt 0] Action entry is resist171 - 
[12:32:33.015] [bmv2] [T] [thread 16892] [362.0] [cxt 0] Action resist171
[12:32:33.015] [bmv2] [T] [thread 16892] [362.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:33.015] [bmv2] [T] [thread 16892] [362.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:33.015] [bmv2] [T] [thread 16892] [362.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:33.015] [bmv2] [T] [thread 16892] [362.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:33.015] [bmv2] [T] [thread 16892] [362.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:33.015] [bmv2] [T] [thread 16892] [362.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:33.015] [bmv2] [D] [thread 16892] [362.0] [cxt 0] Pipeline 'ingress': end
[12:32:33.015] [bmv2] [D] [thread 16892] [362.0] [cxt 0] Egress port is 0
[12:32:33.015] [bmv2] [D] [thread 16892] [363.0] [cxt 0] Processing packet received on port 41
[12:32:33.015] [bmv2] [D] [thread 16892] [363.0] [cxt 0] Parser 'parser': start
[12:32:33.015] [bmv2] [D] [thread 16892] [363.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:33.015] [bmv2] [D] [thread 16892] [363.0] [cxt 0] Extracting header 'ethernet'
[12:32:33.015] [bmv2] [D] [thread 16892] [363.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:33.015] [bmv2] [T] [thread 16892] [363.0] [cxt 0] Bytes parsed: 14
[12:32:33.015] [bmv2] [D] [thread 16892] [363.0] [cxt 0] Parser 'parser': end
[12:32:33.015] [bmv2] [D] [thread 16892] [363.0] [cxt 0] Pipeline 'ingress': start
[12:32:33.015] [bmv2] [T] [thread 16892] [363.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:33.015] [bmv2] [D] [thread 16892] [363.0] [cxt 0] Looking up key:

[12:32:33.015] [bmv2] [D] [thread 16892] [363.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:33.015] [bmv2] [D] [thread 16892] [363.0] [cxt 0] Action entry is resist171 - 
[12:32:33.015] [bmv2] [T] [thread 16892] [363.0] [cxt 0] Action resist171
[12:32:33.015] [bmv2] [T] [thread 16892] [363.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:33.015] [bmv2] [T] [thread 16892] [363.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:33.015] [bmv2] [T] [thread 16892] [363.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:33.015] [bmv2] [T] [thread 16892] [363.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:33.015] [bmv2] [T] [thread 16892] [363.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:33.015] [bmv2] [T] [thread 16892] [363.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:33.015] [bmv2] [D] [thread 16892] [363.0] [cxt 0] Pipeline 'ingress': end
[12:32:33.015] [bmv2] [D] [thread 16892] [363.0] [cxt 0] Egress port is 0
[12:32:33.015] [bmv2] [D] [thread 16893] [360.0] [cxt 0] Pipeline 'egress': start
[12:32:33.015] [bmv2] [T] [thread 16893] [360.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:33.015] [bmv2] [T] [thread 16893] [360.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:33.015] [bmv2] [D] [thread 16893] [360.0] [cxt 0] Pipeline 'egress': end
[12:32:33.015] [bmv2] [D] [thread 16893] [360.0] [cxt 0] Deparser 'deparser': start
[12:32:33.015] [bmv2] [T] [thread 16893] [360.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:33.015] [bmv2] [D] [thread 16893] [360.0] [cxt 0] Deparsing header 'ethernet'
[12:32:33.015] [bmv2] [D] [thread 16893] [360.0] [cxt 0] Deparser 'deparser': end
[12:32:33.015] [bmv2] [D] [thread 16893] [361.0] [cxt 0] Pipeline 'egress': start
[12:32:33.015] [bmv2] [D] [thread 16897] [360.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:33.016] [bmv2] [T] [thread 16893] [361.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:33.016] [bmv2] [T] [thread 16893] [361.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:33.016] [bmv2] [D] [thread 16893] [361.0] [cxt 0] Pipeline 'egress': end
[12:32:33.016] [bmv2] [D] [thread 16893] [361.0] [cxt 0] Deparser 'deparser': start
[12:32:33.016] [bmv2] [T] [thread 16893] [361.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:33.016] [bmv2] [D] [thread 16893] [361.0] [cxt 0] Deparsing header 'ethernet'
[12:32:33.016] [bmv2] [D] [thread 16893] [361.0] [cxt 0] Deparser 'deparser': end
[12:32:33.016] [bmv2] [D] [thread 16893] [362.0] [cxt 0] Pipeline 'egress': start
[12:32:33.016] [bmv2] [T] [thread 16893] [362.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:33.016] [bmv2] [T] [thread 16893] [362.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:33.016] [bmv2] [D] [thread 16893] [362.0] [cxt 0] Pipeline 'egress': end
[12:32:33.016] [bmv2] [D] [thread 16893] [362.0] [cxt 0] Deparser 'deparser': start
[12:32:33.016] [bmv2] [T] [thread 16893] [362.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:33.016] [bmv2] [D] [thread 16893] [362.0] [cxt 0] Deparsing header 'ethernet'
[12:32:33.016] [bmv2] [D] [thread 16893] [362.0] [cxt 0] Deparser 'deparser': end
[12:32:33.016] [bmv2] [D] [thread 16893] [363.0] [cxt 0] Pipeline 'egress': start
[12:32:33.016] [bmv2] [T] [thread 16893] [363.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:33.016] [bmv2] [T] [thread 16893] [363.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:33.016] [bmv2] [D] [thread 16893] [363.0] [cxt 0] Pipeline 'egress': end
[12:32:33.016] [bmv2] [D] [thread 16893] [363.0] [cxt 0] Deparser 'deparser': start
[12:32:33.016] [bmv2] [T] [thread 16893] [363.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:33.016] [bmv2] [D] [thread 16893] [363.0] [cxt 0] Deparsing header 'ethernet'
[12:32:33.016] [bmv2] [D] [thread 16893] [363.0] [cxt 0] Deparser 'deparser': end
[12:32:33.016] [bmv2] [D] [thread 16897] [361.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:33.016] [bmv2] [D] [thread 16897] [362.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:33.016] [bmv2] [D] [thread 16897] [363.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:36.394] [bmv2] [D] [thread 16892] [364.0] [cxt 0] Processing packet received on port 1
[12:32:36.394] [bmv2] [D] [thread 16892] [364.0] [cxt 0] Parser 'parser': start
[12:32:36.394] [bmv2] [D] [thread 16892] [364.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:36.394] [bmv2] [D] [thread 16892] [364.0] [cxt 0] Extracting header 'ethernet'
[12:32:36.394] [bmv2] [D] [thread 16892] [364.0] [cxt 0] Parser state 'start': key is 0600
[12:32:36.394] [bmv2] [T] [thread 16892] [364.0] [cxt 0] Bytes parsed: 14
[12:32:36.394] [bmv2] [D] [thread 16892] [364.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:32:36.394] [bmv2] [D] [thread 16892] [364.0] [cxt 0] Extracting header 'resist'
[12:32:36.394] [bmv2] [D] [thread 16892] [364.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:32:36.394] [bmv2] [T] [thread 16892] [364.0] [cxt 0] Bytes parsed: 30
[12:32:36.394] [bmv2] [D] [thread 16892] [364.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:32:36.394] [bmv2] [D] [thread 16892] [364.0] [cxt 0] Extracting header 'ipv4'
[12:32:36.394] [bmv2] [D] [thread 16892] [364.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:32:36.394] [bmv2] [T] [thread 16892] [364.0] [cxt 0] Bytes parsed: 50
[12:32:36.394] [bmv2] [D] [thread 16892] [364.0] [cxt 0] Parser 'parser': end
[12:32:36.394] [bmv2] [D] [thread 16892] [364.0] [cxt 0] Pipeline 'ingress': start
[12:32:36.394] [bmv2] [T] [thread 16892] [364.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:36.394] [bmv2] [D] [thread 16892] [364.0] [cxt 0] Looking up key:

[12:32:36.394] [bmv2] [D] [thread 16892] [364.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:36.394] [bmv2] [D] [thread 16892] [364.0] [cxt 0] Action entry is resist171 - 
[12:32:36.394] [bmv2] [T] [thread 16892] [364.0] [cxt 0] Action resist171
[12:32:36.394] [bmv2] [T] [thread 16892] [364.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:36.394] [bmv2] [T] [thread 16892] [364.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:36.394] [bmv2] [T] [thread 16892] [364.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:36.394] [bmv2] [T] [thread 16892] [364.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:36.394] [bmv2] [T] [thread 16892] [364.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:36.394] [bmv2] [T] [thread 16892] [364.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:32:36.394] [bmv2] [T] [thread 16892] [364.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:32:36.394] [bmv2] [T] [thread 16892] [364.0] [cxt 0] Applying table 'tbl_resist186'
[12:32:36.394] [bmv2] [D] [thread 16892] [364.0] [cxt 0] Looking up key:

[12:32:36.394] [bmv2] [D] [thread 16892] [364.0] [cxt 0] Table 'tbl_resist186': miss
[12:32:36.394] [bmv2] [D] [thread 16892] [364.0] [cxt 0] Action entry is resist186 - 
[12:32:36.394] [bmv2] [T] [thread 16892] [364.0] [cxt 0] Action resist186
[12:32:36.394] [bmv2] [T] [thread 16892] [364.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:32:36.394] [bmv2] [T] [thread 16892] [364.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:32:36.394] [bmv2] [D] [thread 16892] [364.0] [cxt 0] Looking up key:

[12:32:36.394] [bmv2] [D] [thread 16892] [364.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:32:36.394] [bmv2] [D] [thread 16892] [364.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:32:36.394] [bmv2] [T] [thread 16892] [364.0] [cxt 0] Action MyIngress.bounce_pkt
[12:32:36.394] [bmv2] [T] [thread 16892] [364.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:32:36.394] [bmv2] [T] [thread 16892] [364.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:32:36.395] [bmv2] [T] [thread 16892] [364.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:32:36.395] [bmv2] [T] [thread 16892] [364.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:32:36.395] [bmv2] [T] [thread 16892] [364.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:32:36.395] [bmv2] [T] [thread 16892] [364.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:32:36.395] [bmv2] [T] [thread 16892] [364.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:32:36.395] [bmv2] [D] [thread 16892] [364.0] [cxt 0] Pipeline 'ingress': end
[12:32:36.395] [bmv2] [D] [thread 16892] [364.0] [cxt 0] Egress port is 1
[12:32:36.395] [bmv2] [D] [thread 16894] [364.0] [cxt 0] Pipeline 'egress': start
[12:32:36.395] [bmv2] [T] [thread 16894] [364.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:36.395] [bmv2] [T] [thread 16894] [364.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:36.395] [bmv2] [D] [thread 16894] [364.0] [cxt 0] Pipeline 'egress': end
[12:32:36.395] [bmv2] [D] [thread 16894] [364.0] [cxt 0] Deparser 'deparser': start
[12:32:36.395] [bmv2] [D] [thread 16894] [364.0] [cxt 0] Updating checksum 'cksum'
[12:32:36.395] [bmv2] [D] [thread 16894] [364.0] [cxt 0] Deparsing header 'ethernet'
[12:32:36.395] [bmv2] [D] [thread 16894] [364.0] [cxt 0] Deparsing header 'resist'
[12:32:36.395] [bmv2] [D] [thread 16894] [364.0] [cxt 0] Deparsing header 'ipv4'
[12:32:36.395] [bmv2] [D] [thread 16894] [364.0] [cxt 0] Deparser 'deparser': end
[12:32:36.395] [bmv2] [D] [thread 16897] [364.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:32:41.441] [bmv2] [D] [thread 16892] [365.0] [cxt 0] Processing packet received on port 1
[12:32:41.441] [bmv2] [D] [thread 16892] [365.0] [cxt 0] Parser 'parser': start
[12:32:41.441] [bmv2] [D] [thread 16892] [365.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:41.441] [bmv2] [D] [thread 16892] [365.0] [cxt 0] Extracting header 'ethernet'
[12:32:41.441] [bmv2] [D] [thread 16892] [365.0] [cxt 0] Parser state 'start': key is 0600
[12:32:41.441] [bmv2] [T] [thread 16892] [365.0] [cxt 0] Bytes parsed: 14
[12:32:41.441] [bmv2] [D] [thread 16892] [365.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:32:41.441] [bmv2] [D] [thread 16892] [365.0] [cxt 0] Extracting header 'resist'
[12:32:41.441] [bmv2] [D] [thread 16892] [365.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:32:41.441] [bmv2] [T] [thread 16892] [365.0] [cxt 0] Bytes parsed: 30
[12:32:41.441] [bmv2] [D] [thread 16892] [365.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:32:41.441] [bmv2] [D] [thread 16892] [365.0] [cxt 0] Extracting header 'ipv4'
[12:32:41.441] [bmv2] [D] [thread 16892] [365.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:32:41.441] [bmv2] [T] [thread 16892] [365.0] [cxt 0] Bytes parsed: 50
[12:32:41.441] [bmv2] [D] [thread 16892] [365.0] [cxt 0] Parser 'parser': end
[12:32:41.441] [bmv2] [D] [thread 16892] [365.0] [cxt 0] Pipeline 'ingress': start
[12:32:41.441] [bmv2] [T] [thread 16892] [365.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:41.441] [bmv2] [D] [thread 16892] [365.0] [cxt 0] Looking up key:

[12:32:41.441] [bmv2] [D] [thread 16892] [365.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:41.441] [bmv2] [D] [thread 16892] [365.0] [cxt 0] Action entry is resist171 - 
[12:32:41.441] [bmv2] [T] [thread 16892] [365.0] [cxt 0] Action resist171
[12:32:41.441] [bmv2] [T] [thread 16892] [365.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:41.441] [bmv2] [T] [thread 16892] [365.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:41.441] [bmv2] [T] [thread 16892] [365.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:41.441] [bmv2] [T] [thread 16892] [365.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:41.441] [bmv2] [T] [thread 16892] [365.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:41.441] [bmv2] [T] [thread 16892] [365.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:32:41.441] [bmv2] [T] [thread 16892] [365.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:32:41.441] [bmv2] [T] [thread 16892] [365.0] [cxt 0] Applying table 'tbl_resist186'
[12:32:41.441] [bmv2] [D] [thread 16892] [365.0] [cxt 0] Looking up key:

[12:32:41.441] [bmv2] [D] [thread 16892] [365.0] [cxt 0] Table 'tbl_resist186': miss
[12:32:41.441] [bmv2] [D] [thread 16892] [365.0] [cxt 0] Action entry is resist186 - 
[12:32:41.441] [bmv2] [T] [thread 16892] [365.0] [cxt 0] Action resist186
[12:32:41.441] [bmv2] [T] [thread 16892] [365.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:32:41.441] [bmv2] [T] [thread 16892] [365.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:32:41.441] [bmv2] [D] [thread 16892] [365.0] [cxt 0] Looking up key:

[12:32:41.441] [bmv2] [D] [thread 16892] [365.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:32:41.441] [bmv2] [D] [thread 16892] [365.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:32:41.441] [bmv2] [T] [thread 16892] [365.0] [cxt 0] Action MyIngress.bounce_pkt
[12:32:41.441] [bmv2] [T] [thread 16892] [365.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:32:41.441] [bmv2] [T] [thread 16892] [365.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:32:41.441] [bmv2] [T] [thread 16892] [365.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:32:41.441] [bmv2] [T] [thread 16892] [365.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:32:41.441] [bmv2] [T] [thread 16892] [365.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:32:41.441] [bmv2] [T] [thread 16892] [365.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:32:41.441] [bmv2] [T] [thread 16892] [365.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:32:41.441] [bmv2] [D] [thread 16892] [365.0] [cxt 0] Pipeline 'ingress': end
[12:32:41.441] [bmv2] [D] [thread 16892] [365.0] [cxt 0] Egress port is 1
[12:32:41.441] [bmv2] [D] [thread 16894] [365.0] [cxt 0] Pipeline 'egress': start
[12:32:41.441] [bmv2] [T] [thread 16894] [365.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:41.441] [bmv2] [T] [thread 16894] [365.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:41.441] [bmv2] [D] [thread 16894] [365.0] [cxt 0] Pipeline 'egress': end
[12:32:41.441] [bmv2] [D] [thread 16894] [365.0] [cxt 0] Deparser 'deparser': start
[12:32:41.441] [bmv2] [D] [thread 16894] [365.0] [cxt 0] Updating checksum 'cksum'
[12:32:41.442] [bmv2] [D] [thread 16894] [365.0] [cxt 0] Deparsing header 'ethernet'
[12:32:41.442] [bmv2] [D] [thread 16894] [365.0] [cxt 0] Deparsing header 'resist'
[12:32:41.442] [bmv2] [D] [thread 16894] [365.0] [cxt 0] Deparsing header 'ipv4'
[12:32:41.442] [bmv2] [D] [thread 16894] [365.0] [cxt 0] Deparser 'deparser': end
[12:32:41.442] [bmv2] [D] [thread 16897] [365.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:32:46.477] [bmv2] [D] [thread 16892] [366.0] [cxt 0] Processing packet received on port 1
[12:32:46.477] [bmv2] [D] [thread 16892] [366.0] [cxt 0] Parser 'parser': start
[12:32:46.477] [bmv2] [D] [thread 16892] [366.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:46.477] [bmv2] [D] [thread 16892] [366.0] [cxt 0] Extracting header 'ethernet'
[12:32:46.477] [bmv2] [D] [thread 16892] [366.0] [cxt 0] Parser state 'start': key is 0600
[12:32:46.477] [bmv2] [T] [thread 16892] [366.0] [cxt 0] Bytes parsed: 14
[12:32:46.477] [bmv2] [D] [thread 16892] [366.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:32:46.477] [bmv2] [D] [thread 16892] [366.0] [cxt 0] Extracting header 'resist'
[12:32:46.477] [bmv2] [D] [thread 16892] [366.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:32:46.477] [bmv2] [T] [thread 16892] [366.0] [cxt 0] Bytes parsed: 30
[12:32:46.477] [bmv2] [D] [thread 16892] [366.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:32:46.477] [bmv2] [D] [thread 16892] [366.0] [cxt 0] Extracting header 'ipv4'
[12:32:46.477] [bmv2] [D] [thread 16892] [366.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:32:46.477] [bmv2] [T] [thread 16892] [366.0] [cxt 0] Bytes parsed: 50
[12:32:46.477] [bmv2] [D] [thread 16892] [366.0] [cxt 0] Parser 'parser': end
[12:32:46.477] [bmv2] [D] [thread 16892] [366.0] [cxt 0] Pipeline 'ingress': start
[12:32:46.477] [bmv2] [T] [thread 16892] [366.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:46.477] [bmv2] [D] [thread 16892] [366.0] [cxt 0] Looking up key:

[12:32:46.477] [bmv2] [D] [thread 16892] [366.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:46.477] [bmv2] [D] [thread 16892] [366.0] [cxt 0] Action entry is resist171 - 
[12:32:46.478] [bmv2] [T] [thread 16892] [366.0] [cxt 0] Action resist171
[12:32:46.478] [bmv2] [T] [thread 16892] [366.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:46.478] [bmv2] [T] [thread 16892] [366.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:46.478] [bmv2] [T] [thread 16892] [366.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:46.478] [bmv2] [T] [thread 16892] [366.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:46.478] [bmv2] [T] [thread 16892] [366.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:46.478] [bmv2] [T] [thread 16892] [366.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:32:46.478] [bmv2] [T] [thread 16892] [366.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:32:46.478] [bmv2] [T] [thread 16892] [366.0] [cxt 0] Applying table 'tbl_resist186'
[12:32:46.478] [bmv2] [D] [thread 16892] [366.0] [cxt 0] Looking up key:

[12:32:46.478] [bmv2] [D] [thread 16892] [366.0] [cxt 0] Table 'tbl_resist186': miss
[12:32:46.478] [bmv2] [D] [thread 16892] [366.0] [cxt 0] Action entry is resist186 - 
[12:32:46.478] [bmv2] [T] [thread 16892] [366.0] [cxt 0] Action resist186
[12:32:46.478] [bmv2] [T] [thread 16892] [366.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:32:46.478] [bmv2] [T] [thread 16892] [366.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:32:46.478] [bmv2] [D] [thread 16892] [366.0] [cxt 0] Looking up key:

[12:32:46.478] [bmv2] [D] [thread 16892] [366.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:32:46.478] [bmv2] [D] [thread 16892] [366.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:32:46.478] [bmv2] [T] [thread 16892] [366.0] [cxt 0] Action MyIngress.bounce_pkt
[12:32:46.478] [bmv2] [T] [thread 16892] [366.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:32:46.478] [bmv2] [T] [thread 16892] [366.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:32:46.478] [bmv2] [T] [thread 16892] [366.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:32:46.478] [bmv2] [T] [thread 16892] [366.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:32:46.478] [bmv2] [T] [thread 16892] [366.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:32:46.478] [bmv2] [T] [thread 16892] [366.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:32:46.478] [bmv2] [T] [thread 16892] [366.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:32:46.478] [bmv2] [D] [thread 16892] [366.0] [cxt 0] Pipeline 'ingress': end
[12:32:46.478] [bmv2] [D] [thread 16892] [366.0] [cxt 0] Egress port is 1
[12:32:46.478] [bmv2] [D] [thread 16894] [366.0] [cxt 0] Pipeline 'egress': start
[12:32:46.478] [bmv2] [T] [thread 16894] [366.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:46.478] [bmv2] [T] [thread 16894] [366.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:46.478] [bmv2] [D] [thread 16894] [366.0] [cxt 0] Pipeline 'egress': end
[12:32:46.478] [bmv2] [D] [thread 16894] [366.0] [cxt 0] Deparser 'deparser': start
[12:32:46.478] [bmv2] [D] [thread 16894] [366.0] [cxt 0] Updating checksum 'cksum'
[12:32:46.478] [bmv2] [D] [thread 16894] [366.0] [cxt 0] Deparsing header 'ethernet'
[12:32:46.478] [bmv2] [D] [thread 16894] [366.0] [cxt 0] Deparsing header 'resist'
[12:32:46.478] [bmv2] [D] [thread 16894] [366.0] [cxt 0] Deparsing header 'ipv4'
[12:32:46.478] [bmv2] [D] [thread 16894] [366.0] [cxt 0] Deparser 'deparser': end
[12:32:46.478] [bmv2] [D] [thread 16897] [366.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:32:49.397] [bmv2] [D] [thread 16892] [367.0] [cxt 0] Processing packet received on port 4
[12:32:49.397] [bmv2] [D] [thread 16892] [367.0] [cxt 0] Parser 'parser': start
[12:32:49.397] [bmv2] [D] [thread 16892] [367.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:49.397] [bmv2] [D] [thread 16892] [367.0] [cxt 0] Extracting header 'ethernet'
[12:32:49.397] [bmv2] [D] [thread 16892] [367.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:49.397] [bmv2] [T] [thread 16892] [367.0] [cxt 0] Bytes parsed: 14
[12:32:49.397] [bmv2] [D] [thread 16892] [367.0] [cxt 0] Parser 'parser': end
[12:32:49.397] [bmv2] [D] [thread 16892] [367.0] [cxt 0] Pipeline 'ingress': start
[12:32:49.397] [bmv2] [T] [thread 16892] [367.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:49.397] [bmv2] [D] [thread 16892] [367.0] [cxt 0] Looking up key:

[12:32:49.397] [bmv2] [D] [thread 16892] [367.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:49.397] [bmv2] [D] [thread 16892] [367.0] [cxt 0] Action entry is resist171 - 
[12:32:49.397] [bmv2] [T] [thread 16892] [367.0] [cxt 0] Action resist171
[12:32:49.397] [bmv2] [T] [thread 16892] [367.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:49.397] [bmv2] [T] [thread 16892] [367.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:49.397] [bmv2] [T] [thread 16892] [367.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:49.397] [bmv2] [T] [thread 16892] [367.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:49.397] [bmv2] [T] [thread 16892] [367.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:49.397] [bmv2] [T] [thread 16892] [367.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:49.397] [bmv2] [D] [thread 16892] [367.0] [cxt 0] Pipeline 'ingress': end
[12:32:49.397] [bmv2] [D] [thread 16892] [367.0] [cxt 0] Egress port is 0
[12:32:49.397] [bmv2] [D] [thread 16892] [368.0] [cxt 0] Processing packet received on port 7
[12:32:49.397] [bmv2] [D] [thread 16892] [368.0] [cxt 0] Parser 'parser': start
[12:32:49.397] [bmv2] [D] [thread 16892] [368.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:49.397] [bmv2] [D] [thread 16892] [368.0] [cxt 0] Extracting header 'ethernet'
[12:32:49.397] [bmv2] [D] [thread 16892] [368.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:49.397] [bmv2] [T] [thread 16892] [368.0] [cxt 0] Bytes parsed: 14
[12:32:49.397] [bmv2] [D] [thread 16892] [368.0] [cxt 0] Parser 'parser': end
[12:32:49.397] [bmv2] [D] [thread 16892] [368.0] [cxt 0] Pipeline 'ingress': start
[12:32:49.397] [bmv2] [T] [thread 16892] [368.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:49.397] [bmv2] [D] [thread 16892] [368.0] [cxt 0] Looking up key:

[12:32:49.397] [bmv2] [D] [thread 16892] [368.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:49.397] [bmv2] [D] [thread 16892] [368.0] [cxt 0] Action entry is resist171 - 
[12:32:49.397] [bmv2] [T] [thread 16892] [368.0] [cxt 0] Action resist171
[12:32:49.397] [bmv2] [T] [thread 16892] [368.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:49.397] [bmv2] [T] [thread 16892] [368.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:49.397] [bmv2] [T] [thread 16892] [368.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:49.397] [bmv2] [T] [thread 16892] [368.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:49.397] [bmv2] [T] [thread 16892] [368.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:49.397] [bmv2] [T] [thread 16892] [368.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:49.397] [bmv2] [D] [thread 16892] [368.0] [cxt 0] Pipeline 'ingress': end
[12:32:49.397] [bmv2] [D] [thread 16892] [368.0] [cxt 0] Egress port is 0
[12:32:49.397] [bmv2] [D] [thread 16892] [369.0] [cxt 0] Processing packet received on port 12
[12:32:49.397] [bmv2] [D] [thread 16892] [369.0] [cxt 0] Parser 'parser': start
[12:32:49.397] [bmv2] [D] [thread 16892] [369.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:49.397] [bmv2] [D] [thread 16892] [369.0] [cxt 0] Extracting header 'ethernet'
[12:32:49.397] [bmv2] [D] [thread 16892] [369.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:49.397] [bmv2] [T] [thread 16892] [369.0] [cxt 0] Bytes parsed: 14
[12:32:49.397] [bmv2] [D] [thread 16892] [369.0] [cxt 0] Parser 'parser': end
[12:32:49.397] [bmv2] [D] [thread 16892] [369.0] [cxt 0] Pipeline 'ingress': start
[12:32:49.397] [bmv2] [T] [thread 16892] [369.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:49.398] [bmv2] [D] [thread 16892] [369.0] [cxt 0] Looking up key:

[12:32:49.398] [bmv2] [D] [thread 16892] [369.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:49.398] [bmv2] [D] [thread 16892] [369.0] [cxt 0] Action entry is resist171 - 
[12:32:49.398] [bmv2] [T] [thread 16892] [369.0] [cxt 0] Action resist171
[12:32:49.398] [bmv2] [T] [thread 16892] [369.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:49.398] [bmv2] [T] [thread 16892] [369.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:49.398] [bmv2] [T] [thread 16892] [369.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:49.398] [bmv2] [T] [thread 16892] [369.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:49.398] [bmv2] [T] [thread 16892] [369.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:49.398] [bmv2] [T] [thread 16892] [369.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:49.398] [bmv2] [D] [thread 16892] [369.0] [cxt 0] Pipeline 'ingress': end
[12:32:49.398] [bmv2] [D] [thread 16892] [369.0] [cxt 0] Egress port is 0
[12:32:49.398] [bmv2] [D] [thread 16892] [370.0] [cxt 0] Processing packet received on port 38
[12:32:49.398] [bmv2] [D] [thread 16892] [370.0] [cxt 0] Parser 'parser': start
[12:32:49.398] [bmv2] [D] [thread 16892] [370.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:49.398] [bmv2] [D] [thread 16892] [370.0] [cxt 0] Extracting header 'ethernet'
[12:32:49.398] [bmv2] [D] [thread 16892] [370.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:49.398] [bmv2] [T] [thread 16892] [370.0] [cxt 0] Bytes parsed: 14
[12:32:49.398] [bmv2] [D] [thread 16892] [370.0] [cxt 0] Parser 'parser': end
[12:32:49.398] [bmv2] [D] [thread 16892] [370.0] [cxt 0] Pipeline 'ingress': start
[12:32:49.398] [bmv2] [T] [thread 16892] [370.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:49.398] [bmv2] [D] [thread 16892] [370.0] [cxt 0] Looking up key:

[12:32:49.398] [bmv2] [D] [thread 16892] [370.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:49.398] [bmv2] [D] [thread 16892] [370.0] [cxt 0] Action entry is resist171 - 
[12:32:49.398] [bmv2] [T] [thread 16892] [370.0] [cxt 0] Action resist171
[12:32:49.398] [bmv2] [T] [thread 16892] [370.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:49.398] [bmv2] [T] [thread 16892] [370.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:49.398] [bmv2] [T] [thread 16892] [370.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:49.398] [bmv2] [T] [thread 16892] [370.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:49.398] [bmv2] [T] [thread 16892] [370.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:49.398] [bmv2] [T] [thread 16892] [370.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:49.398] [bmv2] [D] [thread 16892] [370.0] [cxt 0] Pipeline 'ingress': end
[12:32:49.398] [bmv2] [D] [thread 16892] [370.0] [cxt 0] Egress port is 0
[12:32:49.398] [bmv2] [D] [thread 16892] [371.0] [cxt 0] Processing packet received on port 44
[12:32:49.398] [bmv2] [D] [thread 16892] [371.0] [cxt 0] Parser 'parser': start
[12:32:49.398] [bmv2] [D] [thread 16892] [371.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:49.398] [bmv2] [D] [thread 16892] [371.0] [cxt 0] Extracting header 'ethernet'
[12:32:49.398] [bmv2] [D] [thread 16892] [371.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:49.398] [bmv2] [T] [thread 16892] [371.0] [cxt 0] Bytes parsed: 14
[12:32:49.398] [bmv2] [D] [thread 16892] [371.0] [cxt 0] Parser 'parser': end
[12:32:49.398] [bmv2] [D] [thread 16892] [371.0] [cxt 0] Pipeline 'ingress': start
[12:32:49.398] [bmv2] [T] [thread 16892] [371.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:49.398] [bmv2] [D] [thread 16892] [371.0] [cxt 0] Looking up key:

[12:32:49.398] [bmv2] [D] [thread 16892] [371.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:49.398] [bmv2] [D] [thread 16892] [371.0] [cxt 0] Action entry is resist171 - 
[12:32:49.398] [bmv2] [T] [thread 16892] [371.0] [cxt 0] Action resist171
[12:32:49.398] [bmv2] [T] [thread 16892] [371.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:49.398] [bmv2] [T] [thread 16892] [371.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:49.398] [bmv2] [T] [thread 16892] [371.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:49.398] [bmv2] [T] [thread 16892] [371.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:49.398] [bmv2] [T] [thread 16892] [371.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:49.398] [bmv2] [T] [thread 16892] [371.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:49.398] [bmv2] [D] [thread 16892] [371.0] [cxt 0] Pipeline 'ingress': end
[12:32:49.398] [bmv2] [D] [thread 16892] [371.0] [cxt 0] Egress port is 0
[12:32:49.398] [bmv2] [D] [thread 16892] [372.0] [cxt 0] Processing packet received on port 48
[12:32:49.398] [bmv2] [D] [thread 16893] [367.0] [cxt 0] Pipeline 'egress': start
[12:32:49.398] [bmv2] [T] [thread 16893] [367.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:49.398] [bmv2] [T] [thread 16893] [367.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:49.398] [bmv2] [D] [thread 16893] [367.0] [cxt 0] Pipeline 'egress': end
[12:32:49.398] [bmv2] [D] [thread 16893] [367.0] [cxt 0] Deparser 'deparser': start
[12:32:49.398] [bmv2] [T] [thread 16893] [367.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:49.398] [bmv2] [D] [thread 16893] [367.0] [cxt 0] Deparsing header 'ethernet'
[12:32:49.398] [bmv2] [D] [thread 16893] [367.0] [cxt 0] Deparser 'deparser': end
[12:32:49.398] [bmv2] [D] [thread 16892] [372.0] [cxt 0] Parser 'parser': start
[12:32:49.398] [bmv2] [D] [thread 16893] [368.0] [cxt 0] Pipeline 'egress': start
[12:32:49.398] [bmv2] [D] [thread 16892] [372.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:49.398] [bmv2] [D] [thread 16897] [367.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:49.398] [bmv2] [D] [thread 16892] [372.0] [cxt 0] Extracting header 'ethernet'
[12:32:49.398] [bmv2] [D] [thread 16892] [372.0] [cxt 0] Parser state 'start': key is 86dd
[12:32:49.398] [bmv2] [T] [thread 16892] [372.0] [cxt 0] Bytes parsed: 14
[12:32:49.398] [bmv2] [D] [thread 16892] [372.0] [cxt 0] Parser 'parser': end
[12:32:49.398] [bmv2] [D] [thread 16892] [372.0] [cxt 0] Pipeline 'ingress': start
[12:32:49.398] [bmv2] [T] [thread 16892] [372.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:49.398] [bmv2] [D] [thread 16892] [372.0] [cxt 0] Looking up key:

[12:32:49.398] [bmv2] [D] [thread 16892] [372.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:49.398] [bmv2] [D] [thread 16892] [372.0] [cxt 0] Action entry is resist171 - 
[12:32:49.398] [bmv2] [T] [thread 16892] [372.0] [cxt 0] Action resist171
[12:32:49.398] [bmv2] [T] [thread 16892] [372.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:49.398] [bmv2] [T] [thread 16892] [372.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:49.398] [bmv2] [T] [thread 16892] [372.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:49.398] [bmv2] [T] [thread 16892] [372.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:49.398] [bmv2] [T] [thread 16892] [372.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:49.398] [bmv2] [T] [thread 16892] [372.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:32:49.398] [bmv2] [D] [thread 16892] [372.0] [cxt 0] Pipeline 'ingress': end
[12:32:49.398] [bmv2] [D] [thread 16892] [372.0] [cxt 0] Egress port is 0
[12:32:49.398] [bmv2] [T] [thread 16893] [368.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:49.398] [bmv2] [T] [thread 16893] [368.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:49.398] [bmv2] [D] [thread 16893] [368.0] [cxt 0] Pipeline 'egress': end
[12:32:49.398] [bmv2] [D] [thread 16893] [368.0] [cxt 0] Deparser 'deparser': start
[12:32:49.398] [bmv2] [T] [thread 16893] [368.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:49.398] [bmv2] [D] [thread 16893] [368.0] [cxt 0] Deparsing header 'ethernet'
[12:32:49.398] [bmv2] [D] [thread 16893] [368.0] [cxt 0] Deparser 'deparser': end
[12:32:49.398] [bmv2] [D] [thread 16893] [369.0] [cxt 0] Pipeline 'egress': start
[12:32:49.398] [bmv2] [T] [thread 16893] [369.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:49.398] [bmv2] [T] [thread 16893] [369.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:49.398] [bmv2] [D] [thread 16893] [369.0] [cxt 0] Pipeline 'egress': end
[12:32:49.398] [bmv2] [D] [thread 16893] [369.0] [cxt 0] Deparser 'deparser': start
[12:32:49.398] [bmv2] [T] [thread 16893] [369.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:49.398] [bmv2] [D] [thread 16893] [369.0] [cxt 0] Deparsing header 'ethernet'
[12:32:49.399] [bmv2] [D] [thread 16893] [369.0] [cxt 0] Deparser 'deparser': end
[12:32:49.399] [bmv2] [D] [thread 16893] [370.0] [cxt 0] Pipeline 'egress': start
[12:32:49.399] [bmv2] [T] [thread 16893] [370.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:49.399] [bmv2] [T] [thread 16893] [370.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:49.399] [bmv2] [D] [thread 16893] [370.0] [cxt 0] Pipeline 'egress': end
[12:32:49.399] [bmv2] [D] [thread 16893] [370.0] [cxt 0] Deparser 'deparser': start
[12:32:49.399] [bmv2] [T] [thread 16893] [370.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:49.399] [bmv2] [D] [thread 16893] [370.0] [cxt 0] Deparsing header 'ethernet'
[12:32:49.399] [bmv2] [D] [thread 16893] [370.0] [cxt 0] Deparser 'deparser': end
[12:32:49.399] [bmv2] [D] [thread 16893] [371.0] [cxt 0] Pipeline 'egress': start
[12:32:49.399] [bmv2] [T] [thread 16893] [371.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:49.399] [bmv2] [T] [thread 16893] [371.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:49.399] [bmv2] [D] [thread 16893] [371.0] [cxt 0] Pipeline 'egress': end
[12:32:49.399] [bmv2] [D] [thread 16893] [371.0] [cxt 0] Deparser 'deparser': start
[12:32:49.399] [bmv2] [T] [thread 16893] [371.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:49.399] [bmv2] [D] [thread 16893] [371.0] [cxt 0] Deparsing header 'ethernet'
[12:32:49.399] [bmv2] [D] [thread 16893] [371.0] [cxt 0] Deparser 'deparser': end
[12:32:49.399] [bmv2] [D] [thread 16893] [372.0] [cxt 0] Pipeline 'egress': start
[12:32:49.399] [bmv2] [T] [thread 16893] [372.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:49.399] [bmv2] [T] [thread 16893] [372.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:49.399] [bmv2] [D] [thread 16893] [372.0] [cxt 0] Pipeline 'egress': end
[12:32:49.399] [bmv2] [D] [thread 16893] [372.0] [cxt 0] Deparser 'deparser': start
[12:32:49.399] [bmv2] [T] [thread 16893] [372.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:32:49.399] [bmv2] [D] [thread 16893] [372.0] [cxt 0] Deparsing header 'ethernet'
[12:32:49.399] [bmv2] [D] [thread 16893] [372.0] [cxt 0] Deparser 'deparser': end
[12:32:49.399] [bmv2] [D] [thread 16897] [368.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:49.399] [bmv2] [D] [thread 16897] [369.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:49.399] [bmv2] [D] [thread 16897] [370.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:49.399] [bmv2] [D] [thread 16897] [371.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:49.399] [bmv2] [D] [thread 16897] [372.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:32:51.570] [bmv2] [D] [thread 16892] [373.0] [cxt 0] Processing packet received on port 1
[12:32:51.570] [bmv2] [D] [thread 16892] [373.0] [cxt 0] Parser 'parser': start
[12:32:51.570] [bmv2] [D] [thread 16892] [373.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:51.570] [bmv2] [D] [thread 16892] [373.0] [cxt 0] Extracting header 'ethernet'
[12:32:51.570] [bmv2] [D] [thread 16892] [373.0] [cxt 0] Parser state 'start': key is 0600
[12:32:51.570] [bmv2] [T] [thread 16892] [373.0] [cxt 0] Bytes parsed: 14
[12:32:51.570] [bmv2] [D] [thread 16892] [373.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:32:51.570] [bmv2] [D] [thread 16892] [373.0] [cxt 0] Extracting header 'resist'
[12:32:51.570] [bmv2] [D] [thread 16892] [373.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:32:51.570] [bmv2] [T] [thread 16892] [373.0] [cxt 0] Bytes parsed: 30
[12:32:51.570] [bmv2] [D] [thread 16892] [373.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:32:51.570] [bmv2] [D] [thread 16892] [373.0] [cxt 0] Extracting header 'ipv4'
[12:32:51.570] [bmv2] [D] [thread 16892] [373.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:32:51.570] [bmv2] [T] [thread 16892] [373.0] [cxt 0] Bytes parsed: 50
[12:32:51.570] [bmv2] [D] [thread 16892] [373.0] [cxt 0] Parser 'parser': end
[12:32:51.570] [bmv2] [D] [thread 16892] [373.0] [cxt 0] Pipeline 'ingress': start
[12:32:51.570] [bmv2] [T] [thread 16892] [373.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:51.570] [bmv2] [D] [thread 16892] [373.0] [cxt 0] Looking up key:

[12:32:51.570] [bmv2] [D] [thread 16892] [373.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:51.570] [bmv2] [D] [thread 16892] [373.0] [cxt 0] Action entry is resist171 - 
[12:32:51.570] [bmv2] [T] [thread 16892] [373.0] [cxt 0] Action resist171
[12:32:51.570] [bmv2] [T] [thread 16892] [373.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:51.571] [bmv2] [T] [thread 16892] [373.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:51.571] [bmv2] [T] [thread 16892] [373.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:51.571] [bmv2] [T] [thread 16892] [373.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:51.571] [bmv2] [T] [thread 16892] [373.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:51.571] [bmv2] [T] [thread 16892] [373.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:32:51.571] [bmv2] [T] [thread 16892] [373.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:32:51.571] [bmv2] [T] [thread 16892] [373.0] [cxt 0] Applying table 'tbl_resist186'
[12:32:51.571] [bmv2] [D] [thread 16892] [373.0] [cxt 0] Looking up key:

[12:32:51.571] [bmv2] [D] [thread 16892] [373.0] [cxt 0] Table 'tbl_resist186': miss
[12:32:51.571] [bmv2] [D] [thread 16892] [373.0] [cxt 0] Action entry is resist186 - 
[12:32:51.571] [bmv2] [T] [thread 16892] [373.0] [cxt 0] Action resist186
[12:32:51.571] [bmv2] [T] [thread 16892] [373.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:32:51.571] [bmv2] [T] [thread 16892] [373.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:32:51.571] [bmv2] [D] [thread 16892] [373.0] [cxt 0] Looking up key:

[12:32:51.571] [bmv2] [D] [thread 16892] [373.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:32:51.571] [bmv2] [D] [thread 16892] [373.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:32:51.571] [bmv2] [T] [thread 16892] [373.0] [cxt 0] Action MyIngress.bounce_pkt
[12:32:51.571] [bmv2] [T] [thread 16892] [373.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:32:51.571] [bmv2] [T] [thread 16892] [373.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:32:51.571] [bmv2] [T] [thread 16892] [373.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:32:51.571] [bmv2] [T] [thread 16892] [373.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:32:51.571] [bmv2] [T] [thread 16892] [373.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:32:51.571] [bmv2] [T] [thread 16892] [373.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:32:51.571] [bmv2] [T] [thread 16892] [373.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:32:51.571] [bmv2] [D] [thread 16892] [373.0] [cxt 0] Pipeline 'ingress': end
[12:32:51.571] [bmv2] [D] [thread 16892] [373.0] [cxt 0] Egress port is 1
[12:32:51.571] [bmv2] [D] [thread 16894] [373.0] [cxt 0] Pipeline 'egress': start
[12:32:51.571] [bmv2] [T] [thread 16894] [373.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:51.571] [bmv2] [T] [thread 16894] [373.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:51.571] [bmv2] [D] [thread 16894] [373.0] [cxt 0] Pipeline 'egress': end
[12:32:51.571] [bmv2] [D] [thread 16894] [373.0] [cxt 0] Deparser 'deparser': start
[12:32:51.571] [bmv2] [D] [thread 16894] [373.0] [cxt 0] Updating checksum 'cksum'
[12:32:51.571] [bmv2] [D] [thread 16894] [373.0] [cxt 0] Deparsing header 'ethernet'
[12:32:51.571] [bmv2] [D] [thread 16894] [373.0] [cxt 0] Deparsing header 'resist'
[12:32:51.571] [bmv2] [D] [thread 16894] [373.0] [cxt 0] Deparsing header 'ipv4'
[12:32:51.571] [bmv2] [D] [thread 16894] [373.0] [cxt 0] Deparser 'deparser': end
[12:32:51.571] [bmv2] [D] [thread 16897] [373.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:32:56.614] [bmv2] [D] [thread 16892] [374.0] [cxt 0] Processing packet received on port 1
[12:32:56.614] [bmv2] [D] [thread 16892] [374.0] [cxt 0] Parser 'parser': start
[12:32:56.614] [bmv2] [D] [thread 16892] [374.0] [cxt 0] Parser 'parser' entering state 'start'
[12:32:56.614] [bmv2] [D] [thread 16892] [374.0] [cxt 0] Extracting header 'ethernet'
[12:32:56.614] [bmv2] [D] [thread 16892] [374.0] [cxt 0] Parser state 'start': key is 0600
[12:32:56.614] [bmv2] [T] [thread 16892] [374.0] [cxt 0] Bytes parsed: 14
[12:32:56.614] [bmv2] [D] [thread 16892] [374.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:32:56.614] [bmv2] [D] [thread 16892] [374.0] [cxt 0] Extracting header 'resist'
[12:32:56.614] [bmv2] [D] [thread 16892] [374.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:32:56.614] [bmv2] [T] [thread 16892] [374.0] [cxt 0] Bytes parsed: 30
[12:32:56.614] [bmv2] [D] [thread 16892] [374.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:32:56.614] [bmv2] [D] [thread 16892] [374.0] [cxt 0] Extracting header 'ipv4'
[12:32:56.614] [bmv2] [D] [thread 16892] [374.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:32:56.614] [bmv2] [T] [thread 16892] [374.0] [cxt 0] Bytes parsed: 50
[12:32:56.614] [bmv2] [D] [thread 16892] [374.0] [cxt 0] Parser 'parser': end
[12:32:56.614] [bmv2] [D] [thread 16892] [374.0] [cxt 0] Pipeline 'ingress': start
[12:32:56.614] [bmv2] [T] [thread 16892] [374.0] [cxt 0] Applying table 'tbl_resist171'
[12:32:56.614] [bmv2] [D] [thread 16892] [374.0] [cxt 0] Looking up key:

[12:32:56.614] [bmv2] [D] [thread 16892] [374.0] [cxt 0] Table 'tbl_resist171': miss
[12:32:56.614] [bmv2] [D] [thread 16892] [374.0] [cxt 0] Action entry is resist171 - 
[12:32:56.614] [bmv2] [T] [thread 16892] [374.0] [cxt 0] Action resist171
[12:32:56.614] [bmv2] [T] [thread 16892] [374.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:32:56.614] [bmv2] [T] [thread 16892] [374.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:32:56.614] [bmv2] [T] [thread 16892] [374.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:32:56.614] [bmv2] [T] [thread 16892] [374.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:32:56.614] [bmv2] [T] [thread 16892] [374.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:32:56.614] [bmv2] [T] [thread 16892] [374.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:32:56.614] [bmv2] [T] [thread 16892] [374.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:32:56.614] [bmv2] [T] [thread 16892] [374.0] [cxt 0] Applying table 'tbl_resist186'
[12:32:56.614] [bmv2] [D] [thread 16892] [374.0] [cxt 0] Looking up key:

[12:32:56.614] [bmv2] [D] [thread 16892] [374.0] [cxt 0] Table 'tbl_resist186': miss
[12:32:56.614] [bmv2] [D] [thread 16892] [374.0] [cxt 0] Action entry is resist186 - 
[12:32:56.614] [bmv2] [T] [thread 16892] [374.0] [cxt 0] Action resist186
[12:32:56.614] [bmv2] [T] [thread 16892] [374.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:32:56.614] [bmv2] [T] [thread 16892] [374.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:32:56.614] [bmv2] [D] [thread 16892] [374.0] [cxt 0] Looking up key:

[12:32:56.614] [bmv2] [D] [thread 16892] [374.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:32:56.614] [bmv2] [D] [thread 16892] [374.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:32:56.614] [bmv2] [T] [thread 16892] [374.0] [cxt 0] Action MyIngress.bounce_pkt
[12:32:56.614] [bmv2] [T] [thread 16892] [374.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:32:56.614] [bmv2] [T] [thread 16892] [374.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:32:56.614] [bmv2] [T] [thread 16892] [374.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:32:56.614] [bmv2] [T] [thread 16892] [374.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:32:56.614] [bmv2] [T] [thread 16892] [374.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:32:56.614] [bmv2] [T] [thread 16892] [374.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:32:56.614] [bmv2] [T] [thread 16892] [374.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:32:56.614] [bmv2] [D] [thread 16892] [374.0] [cxt 0] Pipeline 'ingress': end
[12:32:56.614] [bmv2] [D] [thread 16892] [374.0] [cxt 0] Egress port is 1
[12:32:56.614] [bmv2] [D] [thread 16894] [374.0] [cxt 0] Pipeline 'egress': start
[12:32:56.614] [bmv2] [T] [thread 16894] [374.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:32:56.614] [bmv2] [T] [thread 16894] [374.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:32:56.614] [bmv2] [D] [thread 16894] [374.0] [cxt 0] Pipeline 'egress': end
[12:32:56.614] [bmv2] [D] [thread 16894] [374.0] [cxt 0] Deparser 'deparser': start
[12:32:56.614] [bmv2] [D] [thread 16894] [374.0] [cxt 0] Updating checksum 'cksum'
[12:32:56.614] [bmv2] [D] [thread 16894] [374.0] [cxt 0] Deparsing header 'ethernet'
[12:32:56.614] [bmv2] [D] [thread 16894] [374.0] [cxt 0] Deparsing header 'resist'
[12:32:56.614] [bmv2] [D] [thread 16894] [374.0] [cxt 0] Deparsing header 'ipv4'
[12:32:56.614] [bmv2] [D] [thread 16894] [374.0] [cxt 0] Deparser 'deparser': end
[12:32:56.616] [bmv2] [D] [thread 16897] [374.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:33:01.657] [bmv2] [D] [thread 16892] [375.0] [cxt 0] Processing packet received on port 1
[12:33:01.657] [bmv2] [D] [thread 16892] [375.0] [cxt 0] Parser 'parser': start
[12:33:01.657] [bmv2] [D] [thread 16892] [375.0] [cxt 0] Parser 'parser' entering state 'start'
[12:33:01.657] [bmv2] [D] [thread 16892] [375.0] [cxt 0] Extracting header 'ethernet'
[12:33:01.657] [bmv2] [D] [thread 16892] [375.0] [cxt 0] Parser state 'start': key is 0600
[12:33:01.657] [bmv2] [T] [thread 16892] [375.0] [cxt 0] Bytes parsed: 14
[12:33:01.659] [bmv2] [D] [thread 16892] [375.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:33:01.659] [bmv2] [D] [thread 16892] [375.0] [cxt 0] Extracting header 'resist'
[12:33:01.659] [bmv2] [D] [thread 16892] [375.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:33:01.659] [bmv2] [T] [thread 16892] [375.0] [cxt 0] Bytes parsed: 30
[12:33:01.659] [bmv2] [D] [thread 16892] [375.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:33:01.659] [bmv2] [D] [thread 16892] [375.0] [cxt 0] Extracting header 'ipv4'
[12:33:01.659] [bmv2] [D] [thread 16892] [375.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:33:01.659] [bmv2] [T] [thread 16892] [375.0] [cxt 0] Bytes parsed: 50
[12:33:01.659] [bmv2] [D] [thread 16892] [375.0] [cxt 0] Parser 'parser': end
[12:33:01.659] [bmv2] [D] [thread 16892] [375.0] [cxt 0] Pipeline 'ingress': start
[12:33:01.659] [bmv2] [T] [thread 16892] [375.0] [cxt 0] Applying table 'tbl_resist171'
[12:33:01.660] [bmv2] [D] [thread 16892] [375.0] [cxt 0] Looking up key:

[12:33:01.660] [bmv2] [D] [thread 16892] [375.0] [cxt 0] Table 'tbl_resist171': miss
[12:33:01.660] [bmv2] [D] [thread 16892] [375.0] [cxt 0] Action entry is resist171 - 
[12:33:01.660] [bmv2] [T] [thread 16892] [375.0] [cxt 0] Action resist171
[12:33:01.660] [bmv2] [T] [thread 16892] [375.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:33:01.660] [bmv2] [T] [thread 16892] [375.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:33:01.660] [bmv2] [T] [thread 16892] [375.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:33:01.660] [bmv2] [T] [thread 16892] [375.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:33:01.660] [bmv2] [T] [thread 16892] [375.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:33:01.660] [bmv2] [T] [thread 16892] [375.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:33:01.660] [bmv2] [T] [thread 16892] [375.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:33:01.660] [bmv2] [T] [thread 16892] [375.0] [cxt 0] Applying table 'tbl_resist186'
[12:33:01.660] [bmv2] [D] [thread 16892] [375.0] [cxt 0] Looking up key:

[12:33:01.660] [bmv2] [D] [thread 16892] [375.0] [cxt 0] Table 'tbl_resist186': miss
[12:33:01.660] [bmv2] [D] [thread 16892] [375.0] [cxt 0] Action entry is resist186 - 
[12:33:01.660] [bmv2] [T] [thread 16892] [375.0] [cxt 0] Action resist186
[12:33:01.660] [bmv2] [T] [thread 16892] [375.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:33:01.660] [bmv2] [T] [thread 16892] [375.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:33:01.660] [bmv2] [D] [thread 16892] [375.0] [cxt 0] Looking up key:

[12:33:01.660] [bmv2] [D] [thread 16892] [375.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:33:01.660] [bmv2] [D] [thread 16892] [375.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:33:01.660] [bmv2] [T] [thread 16892] [375.0] [cxt 0] Action MyIngress.bounce_pkt
[12:33:01.660] [bmv2] [T] [thread 16892] [375.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:33:01.660] [bmv2] [T] [thread 16892] [375.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:33:01.660] [bmv2] [T] [thread 16892] [375.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:33:01.660] [bmv2] [T] [thread 16892] [375.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:33:01.660] [bmv2] [T] [thread 16892] [375.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:33:01.660] [bmv2] [T] [thread 16892] [375.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:33:01.660] [bmv2] [T] [thread 16892] [375.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:33:01.660] [bmv2] [D] [thread 16892] [375.0] [cxt 0] Pipeline 'ingress': end
[12:33:01.660] [bmv2] [D] [thread 16892] [375.0] [cxt 0] Egress port is 1
[12:33:01.660] [bmv2] [D] [thread 16894] [375.0] [cxt 0] Pipeline 'egress': start
[12:33:01.661] [bmv2] [T] [thread 16894] [375.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:33:01.661] [bmv2] [T] [thread 16894] [375.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:33:01.661] [bmv2] [D] [thread 16894] [375.0] [cxt 0] Pipeline 'egress': end
[12:33:01.661] [bmv2] [D] [thread 16894] [375.0] [cxt 0] Deparser 'deparser': start
[12:33:01.661] [bmv2] [D] [thread 16894] [375.0] [cxt 0] Updating checksum 'cksum'
[12:33:01.661] [bmv2] [D] [thread 16894] [375.0] [cxt 0] Deparsing header 'ethernet'
[12:33:01.661] [bmv2] [D] [thread 16894] [375.0] [cxt 0] Deparsing header 'resist'
[12:33:01.661] [bmv2] [D] [thread 16894] [375.0] [cxt 0] Deparsing header 'ipv4'
[12:33:01.661] [bmv2] [D] [thread 16894] [375.0] [cxt 0] Deparser 'deparser': end
[12:33:01.661] [bmv2] [D] [thread 16897] [375.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:33:05.781] [bmv2] [D] [thread 16892] [376.0] [cxt 0] Processing packet received on port 3
[12:33:05.781] [bmv2] [D] [thread 16892] [376.0] [cxt 0] Parser 'parser': start
[12:33:05.781] [bmv2] [D] [thread 16892] [376.0] [cxt 0] Parser 'parser' entering state 'start'
[12:33:05.781] [bmv2] [D] [thread 16892] [376.0] [cxt 0] Extracting header 'ethernet'
[12:33:05.781] [bmv2] [D] [thread 16892] [376.0] [cxt 0] Parser state 'start': key is 86dd
[12:33:05.781] [bmv2] [T] [thread 16892] [376.0] [cxt 0] Bytes parsed: 14
[12:33:05.781] [bmv2] [D] [thread 16892] [376.0] [cxt 0] Parser 'parser': end
[12:33:05.781] [bmv2] [D] [thread 16892] [376.0] [cxt 0] Pipeline 'ingress': start
[12:33:05.781] [bmv2] [T] [thread 16892] [376.0] [cxt 0] Applying table 'tbl_resist171'
[12:33:05.781] [bmv2] [D] [thread 16892] [376.0] [cxt 0] Looking up key:

[12:33:05.781] [bmv2] [D] [thread 16892] [376.0] [cxt 0] Table 'tbl_resist171': miss
[12:33:05.781] [bmv2] [D] [thread 16892] [376.0] [cxt 0] Action entry is resist171 - 
[12:33:05.781] [bmv2] [T] [thread 16892] [376.0] [cxt 0] Action resist171
[12:33:05.781] [bmv2] [T] [thread 16892] [376.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:33:05.781] [bmv2] [T] [thread 16892] [376.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:33:05.781] [bmv2] [T] [thread 16892] [376.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:33:05.781] [bmv2] [T] [thread 16892] [376.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:33:05.781] [bmv2] [T] [thread 16892] [376.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:33:05.781] [bmv2] [T] [thread 16892] [376.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:33:05.781] [bmv2] [D] [thread 16892] [376.0] [cxt 0] Pipeline 'ingress': end
[12:33:05.781] [bmv2] [D] [thread 16892] [376.0] [cxt 0] Egress port is 0
[12:33:05.781] [bmv2] [D] [thread 16893] [376.0] [cxt 0] Pipeline 'egress': start
[12:33:05.781] [bmv2] [T] [thread 16893] [376.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:33:05.781] [bmv2] [T] [thread 16893] [376.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:33:05.781] [bmv2] [D] [thread 16893] [376.0] [cxt 0] Pipeline 'egress': end
[12:33:05.781] [bmv2] [D] [thread 16893] [376.0] [cxt 0] Deparser 'deparser': start
[12:33:05.781] [bmv2] [T] [thread 16893] [376.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:33:05.781] [bmv2] [D] [thread 16893] [376.0] [cxt 0] Deparsing header 'ethernet'
[12:33:05.781] [bmv2] [D] [thread 16893] [376.0] [cxt 0] Deparser 'deparser': end
[12:33:05.781] [bmv2] [D] [thread 16897] [376.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:33:05.781] [bmv2] [D] [thread 16892] [377.0] [cxt 0] Processing packet received on port 45
[12:33:05.782] [bmv2] [D] [thread 16892] [377.0] [cxt 0] Parser 'parser': start
[12:33:05.782] [bmv2] [D] [thread 16892] [377.0] [cxt 0] Parser 'parser' entering state 'start'
[12:33:05.782] [bmv2] [D] [thread 16892] [377.0] [cxt 0] Extracting header 'ethernet'
[12:33:05.782] [bmv2] [D] [thread 16892] [377.0] [cxt 0] Parser state 'start': key is 86dd
[12:33:05.782] [bmv2] [T] [thread 16892] [377.0] [cxt 0] Bytes parsed: 14
[12:33:05.782] [bmv2] [D] [thread 16892] [377.0] [cxt 0] Parser 'parser': end
[12:33:05.782] [bmv2] [D] [thread 16892] [377.0] [cxt 0] Pipeline 'ingress': start
[12:33:05.782] [bmv2] [T] [thread 16892] [377.0] [cxt 0] Applying table 'tbl_resist171'
[12:33:05.782] [bmv2] [D] [thread 16892] [377.0] [cxt 0] Looking up key:

[12:33:05.782] [bmv2] [D] [thread 16892] [377.0] [cxt 0] Table 'tbl_resist171': miss
[12:33:05.782] [bmv2] [D] [thread 16892] [377.0] [cxt 0] Action entry is resist171 - 
[12:33:05.782] [bmv2] [T] [thread 16892] [377.0] [cxt 0] Action resist171
[12:33:05.782] [bmv2] [T] [thread 16892] [377.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:33:05.782] [bmv2] [T] [thread 16892] [377.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:33:05.782] [bmv2] [T] [thread 16892] [377.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:33:05.782] [bmv2] [T] [thread 16892] [377.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:33:05.782] [bmv2] [T] [thread 16892] [377.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:33:05.782] [bmv2] [T] [thread 16892] [377.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:33:05.782] [bmv2] [D] [thread 16892] [377.0] [cxt 0] Pipeline 'ingress': end
[12:33:05.782] [bmv2] [D] [thread 16892] [377.0] [cxt 0] Egress port is 0
[12:33:05.782] [bmv2] [D] [thread 16893] [377.0] [cxt 0] Pipeline 'egress': start
[12:33:05.782] [bmv2] [T] [thread 16893] [377.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:33:05.782] [bmv2] [T] [thread 16893] [377.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:33:05.782] [bmv2] [D] [thread 16893] [377.0] [cxt 0] Pipeline 'egress': end
[12:33:05.782] [bmv2] [D] [thread 16893] [377.0] [cxt 0] Deparser 'deparser': start
[12:33:05.782] [bmv2] [T] [thread 16893] [377.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:33:05.782] [bmv2] [D] [thread 16893] [377.0] [cxt 0] Deparsing header 'ethernet'
[12:33:05.782] [bmv2] [D] [thread 16893] [377.0] [cxt 0] Deparser 'deparser': end
[12:33:05.782] [bmv2] [D] [thread 16897] [377.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:33:06.709] [bmv2] [D] [thread 16892] [378.0] [cxt 0] Processing packet received on port 1
[12:33:06.711] [bmv2] [D] [thread 16892] [378.0] [cxt 0] Parser 'parser': start
[12:33:06.711] [bmv2] [D] [thread 16892] [378.0] [cxt 0] Parser 'parser' entering state 'start'
[12:33:06.711] [bmv2] [D] [thread 16892] [378.0] [cxt 0] Extracting header 'ethernet'
[12:33:06.711] [bmv2] [D] [thread 16892] [378.0] [cxt 0] Parser state 'start': key is 0600
[12:33:06.711] [bmv2] [T] [thread 16892] [378.0] [cxt 0] Bytes parsed: 14
[12:33:06.711] [bmv2] [D] [thread 16892] [378.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:33:06.711] [bmv2] [D] [thread 16892] [378.0] [cxt 0] Extracting header 'resist'
[12:33:06.711] [bmv2] [D] [thread 16892] [378.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:33:06.711] [bmv2] [T] [thread 16892] [378.0] [cxt 0] Bytes parsed: 30
[12:33:06.711] [bmv2] [D] [thread 16892] [378.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:33:06.711] [bmv2] [D] [thread 16892] [378.0] [cxt 0] Extracting header 'ipv4'
[12:33:06.711] [bmv2] [D] [thread 16892] [378.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:33:06.711] [bmv2] [T] [thread 16892] [378.0] [cxt 0] Bytes parsed: 50
[12:33:06.711] [bmv2] [D] [thread 16892] [378.0] [cxt 0] Parser 'parser': end
[12:33:06.711] [bmv2] [D] [thread 16892] [378.0] [cxt 0] Pipeline 'ingress': start
[12:33:06.711] [bmv2] [T] [thread 16892] [378.0] [cxt 0] Applying table 'tbl_resist171'
[12:33:06.711] [bmv2] [D] [thread 16892] [378.0] [cxt 0] Looking up key:

[12:33:06.711] [bmv2] [D] [thread 16892] [378.0] [cxt 0] Table 'tbl_resist171': miss
[12:33:06.711] [bmv2] [D] [thread 16892] [378.0] [cxt 0] Action entry is resist171 - 
[12:33:06.711] [bmv2] [T] [thread 16892] [378.0] [cxt 0] Action resist171
[12:33:06.711] [bmv2] [T] [thread 16892] [378.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:33:06.711] [bmv2] [T] [thread 16892] [378.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:33:06.711] [bmv2] [T] [thread 16892] [378.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:33:06.711] [bmv2] [T] [thread 16892] [378.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:33:06.711] [bmv2] [T] [thread 16892] [378.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:33:06.711] [bmv2] [T] [thread 16892] [378.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:33:06.711] [bmv2] [T] [thread 16892] [378.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:33:06.711] [bmv2] [T] [thread 16892] [378.0] [cxt 0] Applying table 'tbl_resist186'
[12:33:06.711] [bmv2] [D] [thread 16892] [378.0] [cxt 0] Looking up key:

[12:33:06.711] [bmv2] [D] [thread 16892] [378.0] [cxt 0] Table 'tbl_resist186': miss
[12:33:06.711] [bmv2] [D] [thread 16892] [378.0] [cxt 0] Action entry is resist186 - 
[12:33:06.711] [bmv2] [T] [thread 16892] [378.0] [cxt 0] Action resist186
[12:33:06.711] [bmv2] [T] [thread 16892] [378.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:33:06.711] [bmv2] [T] [thread 16892] [378.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:33:06.711] [bmv2] [D] [thread 16892] [378.0] [cxt 0] Looking up key:

[12:33:06.711] [bmv2] [D] [thread 16892] [378.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:33:06.711] [bmv2] [D] [thread 16892] [378.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:33:06.711] [bmv2] [T] [thread 16892] [378.0] [cxt 0] Action MyIngress.bounce_pkt
[12:33:06.711] [bmv2] [T] [thread 16892] [378.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:33:06.711] [bmv2] [T] [thread 16892] [378.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:33:06.711] [bmv2] [T] [thread 16892] [378.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:33:06.711] [bmv2] [T] [thread 16892] [378.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:33:06.711] [bmv2] [T] [thread 16892] [378.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:33:06.711] [bmv2] [T] [thread 16892] [378.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:33:06.711] [bmv2] [T] [thread 16892] [378.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:33:06.711] [bmv2] [D] [thread 16892] [378.0] [cxt 0] Pipeline 'ingress': end
[12:33:06.711] [bmv2] [D] [thread 16892] [378.0] [cxt 0] Egress port is 1
[12:33:06.712] [bmv2] [D] [thread 16894] [378.0] [cxt 0] Pipeline 'egress': start
[12:33:06.712] [bmv2] [T] [thread 16894] [378.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:33:06.712] [bmv2] [T] [thread 16894] [378.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:33:06.712] [bmv2] [D] [thread 16894] [378.0] [cxt 0] Pipeline 'egress': end
[12:33:06.712] [bmv2] [D] [thread 16894] [378.0] [cxt 0] Deparser 'deparser': start
[12:33:06.712] [bmv2] [D] [thread 16894] [378.0] [cxt 0] Updating checksum 'cksum'
[12:33:06.712] [bmv2] [D] [thread 16894] [378.0] [cxt 0] Deparsing header 'ethernet'
[12:33:06.712] [bmv2] [D] [thread 16894] [378.0] [cxt 0] Deparsing header 'resist'
[12:33:06.712] [bmv2] [D] [thread 16894] [378.0] [cxt 0] Deparsing header 'ipv4'
[12:33:06.712] [bmv2] [D] [thread 16894] [378.0] [cxt 0] Deparser 'deparser': end
[12:33:06.712] [bmv2] [D] [thread 16897] [378.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:33:11.755] [bmv2] [D] [thread 16892] [379.0] [cxt 0] Processing packet received on port 1
[12:33:11.755] [bmv2] [D] [thread 16892] [379.0] [cxt 0] Parser 'parser': start
[12:33:11.755] [bmv2] [D] [thread 16892] [379.0] [cxt 0] Parser 'parser' entering state 'start'
[12:33:11.755] [bmv2] [D] [thread 16892] [379.0] [cxt 0] Extracting header 'ethernet'
[12:33:11.755] [bmv2] [D] [thread 16892] [379.0] [cxt 0] Parser state 'start': key is 0600
[12:33:11.755] [bmv2] [T] [thread 16892] [379.0] [cxt 0] Bytes parsed: 14
[12:33:11.755] [bmv2] [D] [thread 16892] [379.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:33:11.755] [bmv2] [D] [thread 16892] [379.0] [cxt 0] Extracting header 'resist'
[12:33:11.755] [bmv2] [D] [thread 16892] [379.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:33:11.755] [bmv2] [T] [thread 16892] [379.0] [cxt 0] Bytes parsed: 30
[12:33:11.755] [bmv2] [D] [thread 16892] [379.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:33:11.755] [bmv2] [D] [thread 16892] [379.0] [cxt 0] Extracting header 'ipv4'
[12:33:11.755] [bmv2] [D] [thread 16892] [379.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:33:11.755] [bmv2] [T] [thread 16892] [379.0] [cxt 0] Bytes parsed: 50
[12:33:11.755] [bmv2] [D] [thread 16892] [379.0] [cxt 0] Parser 'parser': end
[12:33:11.755] [bmv2] [D] [thread 16892] [379.0] [cxt 0] Pipeline 'ingress': start
[12:33:11.755] [bmv2] [T] [thread 16892] [379.0] [cxt 0] Applying table 'tbl_resist171'
[12:33:11.755] [bmv2] [D] [thread 16892] [379.0] [cxt 0] Looking up key:

[12:33:11.755] [bmv2] [D] [thread 16892] [379.0] [cxt 0] Table 'tbl_resist171': miss
[12:33:11.755] [bmv2] [D] [thread 16892] [379.0] [cxt 0] Action entry is resist171 - 
[12:33:11.755] [bmv2] [T] [thread 16892] [379.0] [cxt 0] Action resist171
[12:33:11.755] [bmv2] [T] [thread 16892] [379.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:33:11.755] [bmv2] [T] [thread 16892] [379.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:33:11.755] [bmv2] [T] [thread 16892] [379.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:33:11.755] [bmv2] [T] [thread 16892] [379.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:33:11.755] [bmv2] [T] [thread 16892] [379.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:33:11.755] [bmv2] [T] [thread 16892] [379.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:33:11.755] [bmv2] [T] [thread 16892] [379.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:33:11.755] [bmv2] [T] [thread 16892] [379.0] [cxt 0] Applying table 'tbl_resist186'
[12:33:11.755] [bmv2] [D] [thread 16892] [379.0] [cxt 0] Looking up key:

[12:33:11.755] [bmv2] [D] [thread 16892] [379.0] [cxt 0] Table 'tbl_resist186': miss
[12:33:11.755] [bmv2] [D] [thread 16892] [379.0] [cxt 0] Action entry is resist186 - 
[12:33:11.755] [bmv2] [T] [thread 16892] [379.0] [cxt 0] Action resist186
[12:33:11.755] [bmv2] [T] [thread 16892] [379.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:33:11.755] [bmv2] [T] [thread 16892] [379.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:33:11.755] [bmv2] [D] [thread 16892] [379.0] [cxt 0] Looking up key:

[12:33:11.755] [bmv2] [D] [thread 16892] [379.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:33:11.755] [bmv2] [D] [thread 16892] [379.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:33:11.755] [bmv2] [T] [thread 16892] [379.0] [cxt 0] Action MyIngress.bounce_pkt
[12:33:11.755] [bmv2] [T] [thread 16892] [379.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:33:11.755] [bmv2] [T] [thread 16892] [379.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:33:11.756] [bmv2] [T] [thread 16892] [379.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:33:11.756] [bmv2] [T] [thread 16892] [379.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:33:11.756] [bmv2] [T] [thread 16892] [379.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:33:11.756] [bmv2] [T] [thread 16892] [379.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:33:11.756] [bmv2] [T] [thread 16892] [379.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:33:11.756] [bmv2] [D] [thread 16892] [379.0] [cxt 0] Pipeline 'ingress': end
[12:33:11.756] [bmv2] [D] [thread 16892] [379.0] [cxt 0] Egress port is 1
[12:33:11.756] [bmv2] [D] [thread 16894] [379.0] [cxt 0] Pipeline 'egress': start
[12:33:11.756] [bmv2] [T] [thread 16894] [379.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:33:11.756] [bmv2] [T] [thread 16894] [379.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:33:11.756] [bmv2] [D] [thread 16894] [379.0] [cxt 0] Pipeline 'egress': end
[12:33:11.756] [bmv2] [D] [thread 16894] [379.0] [cxt 0] Deparser 'deparser': start
[12:33:11.756] [bmv2] [D] [thread 16894] [379.0] [cxt 0] Updating checksum 'cksum'
[12:33:11.756] [bmv2] [D] [thread 16894] [379.0] [cxt 0] Deparsing header 'ethernet'
[12:33:11.756] [bmv2] [D] [thread 16894] [379.0] [cxt 0] Deparsing header 'resist'
[12:33:11.756] [bmv2] [D] [thread 16894] [379.0] [cxt 0] Deparsing header 'ipv4'
[12:33:11.756] [bmv2] [D] [thread 16894] [379.0] [cxt 0] Deparser 'deparser': end
[12:33:11.756] [bmv2] [D] [thread 16897] [379.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:33:16.796] [bmv2] [D] [thread 16892] [380.0] [cxt 0] Processing packet received on port 1
[12:33:16.797] [bmv2] [D] [thread 16892] [380.0] [cxt 0] Parser 'parser': start
[12:33:16.797] [bmv2] [D] [thread 16892] [380.0] [cxt 0] Parser 'parser' entering state 'start'
[12:33:16.797] [bmv2] [D] [thread 16892] [380.0] [cxt 0] Extracting header 'ethernet'
[12:33:16.797] [bmv2] [D] [thread 16892] [380.0] [cxt 0] Parser state 'start': key is 0600
[12:33:16.797] [bmv2] [T] [thread 16892] [380.0] [cxt 0] Bytes parsed: 14
[12:33:16.797] [bmv2] [D] [thread 16892] [380.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:33:16.797] [bmv2] [D] [thread 16892] [380.0] [cxt 0] Extracting header 'resist'
[12:33:16.797] [bmv2] [D] [thread 16892] [380.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:33:16.797] [bmv2] [T] [thread 16892] [380.0] [cxt 0] Bytes parsed: 30
[12:33:16.797] [bmv2] [D] [thread 16892] [380.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:33:16.797] [bmv2] [D] [thread 16892] [380.0] [cxt 0] Extracting header 'ipv4'
[12:33:16.797] [bmv2] [D] [thread 16892] [380.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:33:16.797] [bmv2] [T] [thread 16892] [380.0] [cxt 0] Bytes parsed: 50
[12:33:16.797] [bmv2] [D] [thread 16892] [380.0] [cxt 0] Parser 'parser': end
[12:33:16.797] [bmv2] [D] [thread 16892] [380.0] [cxt 0] Pipeline 'ingress': start
[12:33:16.797] [bmv2] [T] [thread 16892] [380.0] [cxt 0] Applying table 'tbl_resist171'
[12:33:16.797] [bmv2] [D] [thread 16892] [380.0] [cxt 0] Looking up key:

[12:33:16.797] [bmv2] [D] [thread 16892] [380.0] [cxt 0] Table 'tbl_resist171': miss
[12:33:16.797] [bmv2] [D] [thread 16892] [380.0] [cxt 0] Action entry is resist171 - 
[12:33:16.797] [bmv2] [T] [thread 16892] [380.0] [cxt 0] Action resist171
[12:33:16.797] [bmv2] [T] [thread 16892] [380.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:33:16.797] [bmv2] [T] [thread 16892] [380.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:33:16.797] [bmv2] [T] [thread 16892] [380.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:33:16.797] [bmv2] [T] [thread 16892] [380.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:33:16.797] [bmv2] [T] [thread 16892] [380.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:33:16.797] [bmv2] [T] [thread 16892] [380.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:33:16.797] [bmv2] [T] [thread 16892] [380.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:33:16.797] [bmv2] [T] [thread 16892] [380.0] [cxt 0] Applying table 'tbl_resist186'
[12:33:16.797] [bmv2] [D] [thread 16892] [380.0] [cxt 0] Looking up key:

[12:33:16.797] [bmv2] [D] [thread 16892] [380.0] [cxt 0] Table 'tbl_resist186': miss
[12:33:16.797] [bmv2] [D] [thread 16892] [380.0] [cxt 0] Action entry is resist186 - 
[12:33:16.797] [bmv2] [T] [thread 16892] [380.0] [cxt 0] Action resist186
[12:33:16.797] [bmv2] [T] [thread 16892] [380.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:33:16.797] [bmv2] [T] [thread 16892] [380.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:33:16.797] [bmv2] [D] [thread 16892] [380.0] [cxt 0] Looking up key:

[12:33:16.797] [bmv2] [D] [thread 16892] [380.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:33:16.797] [bmv2] [D] [thread 16892] [380.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:33:16.797] [bmv2] [T] [thread 16892] [380.0] [cxt 0] Action MyIngress.bounce_pkt
[12:33:16.797] [bmv2] [T] [thread 16892] [380.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:33:16.797] [bmv2] [T] [thread 16892] [380.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:33:16.797] [bmv2] [T] [thread 16892] [380.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:33:16.797] [bmv2] [T] [thread 16892] [380.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:33:16.797] [bmv2] [T] [thread 16892] [380.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:33:16.797] [bmv2] [T] [thread 16892] [380.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:33:16.797] [bmv2] [T] [thread 16892] [380.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:33:16.797] [bmv2] [D] [thread 16892] [380.0] [cxt 0] Pipeline 'ingress': end
[12:33:16.797] [bmv2] [D] [thread 16892] [380.0] [cxt 0] Egress port is 1
[12:33:16.797] [bmv2] [D] [thread 16894] [380.0] [cxt 0] Pipeline 'egress': start
[12:33:16.797] [bmv2] [T] [thread 16894] [380.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:33:16.798] [bmv2] [T] [thread 16894] [380.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:33:16.798] [bmv2] [D] [thread 16894] [380.0] [cxt 0] Pipeline 'egress': end
[12:33:16.798] [bmv2] [D] [thread 16894] [380.0] [cxt 0] Deparser 'deparser': start
[12:33:16.798] [bmv2] [D] [thread 16894] [380.0] [cxt 0] Updating checksum 'cksum'
[12:33:16.798] [bmv2] [D] [thread 16894] [380.0] [cxt 0] Deparsing header 'ethernet'
[12:33:16.798] [bmv2] [D] [thread 16894] [380.0] [cxt 0] Deparsing header 'resist'
[12:33:16.798] [bmv2] [D] [thread 16894] [380.0] [cxt 0] Deparsing header 'ipv4'
[12:33:16.798] [bmv2] [D] [thread 16894] [380.0] [cxt 0] Deparser 'deparser': end
[12:33:16.798] [bmv2] [D] [thread 16897] [380.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:33:21.844] [bmv2] [D] [thread 16892] [381.0] [cxt 0] Processing packet received on port 1
[12:33:21.845] [bmv2] [D] [thread 16892] [381.0] [cxt 0] Parser 'parser': start
[12:33:21.845] [bmv2] [D] [thread 16892] [381.0] [cxt 0] Parser 'parser' entering state 'start'
[12:33:21.845] [bmv2] [D] [thread 16892] [381.0] [cxt 0] Extracting header 'ethernet'
[12:33:21.845] [bmv2] [D] [thread 16892] [381.0] [cxt 0] Parser state 'start': key is 0600
[12:33:21.845] [bmv2] [T] [thread 16892] [381.0] [cxt 0] Bytes parsed: 14
[12:33:21.845] [bmv2] [D] [thread 16892] [381.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:33:21.845] [bmv2] [D] [thread 16892] [381.0] [cxt 0] Extracting header 'resist'
[12:33:21.845] [bmv2] [D] [thread 16892] [381.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:33:21.845] [bmv2] [T] [thread 16892] [381.0] [cxt 0] Bytes parsed: 30
[12:33:21.845] [bmv2] [D] [thread 16892] [381.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:33:21.845] [bmv2] [D] [thread 16892] [381.0] [cxt 0] Extracting header 'ipv4'
[12:33:21.845] [bmv2] [D] [thread 16892] [381.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:33:21.845] [bmv2] [T] [thread 16892] [381.0] [cxt 0] Bytes parsed: 50
[12:33:21.845] [bmv2] [D] [thread 16892] [381.0] [cxt 0] Parser 'parser': end
[12:33:21.845] [bmv2] [D] [thread 16892] [381.0] [cxt 0] Pipeline 'ingress': start
[12:33:21.845] [bmv2] [T] [thread 16892] [381.0] [cxt 0] Applying table 'tbl_resist171'
[12:33:21.845] [bmv2] [D] [thread 16892] [381.0] [cxt 0] Looking up key:

[12:33:21.845] [bmv2] [D] [thread 16892] [381.0] [cxt 0] Table 'tbl_resist171': miss
[12:33:21.845] [bmv2] [D] [thread 16892] [381.0] [cxt 0] Action entry is resist171 - 
[12:33:21.845] [bmv2] [T] [thread 16892] [381.0] [cxt 0] Action resist171
[12:33:21.845] [bmv2] [T] [thread 16892] [381.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:33:21.845] [bmv2] [T] [thread 16892] [381.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:33:21.845] [bmv2] [T] [thread 16892] [381.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:33:21.845] [bmv2] [T] [thread 16892] [381.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:33:21.845] [bmv2] [T] [thread 16892] [381.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:33:21.845] [bmv2] [T] [thread 16892] [381.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:33:21.845] [bmv2] [T] [thread 16892] [381.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:33:21.845] [bmv2] [T] [thread 16892] [381.0] [cxt 0] Applying table 'tbl_resist186'
[12:33:21.845] [bmv2] [D] [thread 16892] [381.0] [cxt 0] Looking up key:

[12:33:21.845] [bmv2] [D] [thread 16892] [381.0] [cxt 0] Table 'tbl_resist186': miss
[12:33:21.845] [bmv2] [D] [thread 16892] [381.0] [cxt 0] Action entry is resist186 - 
[12:33:21.845] [bmv2] [T] [thread 16892] [381.0] [cxt 0] Action resist186
[12:33:21.845] [bmv2] [T] [thread 16892] [381.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:33:21.845] [bmv2] [T] [thread 16892] [381.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:33:21.845] [bmv2] [D] [thread 16892] [381.0] [cxt 0] Looking up key:

[12:33:21.845] [bmv2] [D] [thread 16892] [381.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:33:21.845] [bmv2] [D] [thread 16892] [381.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:33:21.845] [bmv2] [T] [thread 16892] [381.0] [cxt 0] Action MyIngress.bounce_pkt
[12:33:21.845] [bmv2] [T] [thread 16892] [381.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:33:21.845] [bmv2] [T] [thread 16892] [381.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:33:21.845] [bmv2] [T] [thread 16892] [381.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:33:21.845] [bmv2] [T] [thread 16892] [381.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:33:21.845] [bmv2] [T] [thread 16892] [381.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:33:21.845] [bmv2] [T] [thread 16892] [381.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:33:21.845] [bmv2] [T] [thread 16892] [381.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:33:21.845] [bmv2] [D] [thread 16892] [381.0] [cxt 0] Pipeline 'ingress': end
[12:33:21.845] [bmv2] [D] [thread 16892] [381.0] [cxt 0] Egress port is 1
[12:33:21.845] [bmv2] [D] [thread 16894] [381.0] [cxt 0] Pipeline 'egress': start
[12:33:21.845] [bmv2] [T] [thread 16894] [381.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:33:21.845] [bmv2] [T] [thread 16894] [381.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:33:21.845] [bmv2] [D] [thread 16894] [381.0] [cxt 0] Pipeline 'egress': end
[12:33:21.845] [bmv2] [D] [thread 16894] [381.0] [cxt 0] Deparser 'deparser': start
[12:33:21.845] [bmv2] [D] [thread 16894] [381.0] [cxt 0] Updating checksum 'cksum'
[12:33:21.845] [bmv2] [D] [thread 16894] [381.0] [cxt 0] Deparsing header 'ethernet'
[12:33:21.845] [bmv2] [D] [thread 16894] [381.0] [cxt 0] Deparsing header 'resist'
[12:33:21.845] [bmv2] [D] [thread 16894] [381.0] [cxt 0] Deparsing header 'ipv4'
[12:33:21.845] [bmv2] [D] [thread 16894] [381.0] [cxt 0] Deparser 'deparser': end
[12:33:21.845] [bmv2] [D] [thread 16897] [381.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:33:22.166] [bmv2] [D] [thread 16892] [382.0] [cxt 0] Processing packet received on port 10
[12:33:22.166] [bmv2] [D] [thread 16892] [382.0] [cxt 0] Parser 'parser': start
[12:33:22.166] [bmv2] [D] [thread 16892] [382.0] [cxt 0] Parser 'parser' entering state 'start'
[12:33:22.166] [bmv2] [D] [thread 16892] [382.0] [cxt 0] Extracting header 'ethernet'
[12:33:22.166] [bmv2] [D] [thread 16892] [382.0] [cxt 0] Parser state 'start': key is 86dd
[12:33:22.166] [bmv2] [T] [thread 16892] [382.0] [cxt 0] Bytes parsed: 14
[12:33:22.166] [bmv2] [D] [thread 16892] [382.0] [cxt 0] Parser 'parser': end
[12:33:22.166] [bmv2] [D] [thread 16892] [382.0] [cxt 0] Pipeline 'ingress': start
[12:33:22.166] [bmv2] [T] [thread 16892] [382.0] [cxt 0] Applying table 'tbl_resist171'
[12:33:22.166] [bmv2] [D] [thread 16892] [382.0] [cxt 0] Looking up key:

[12:33:22.166] [bmv2] [D] [thread 16892] [382.0] [cxt 0] Table 'tbl_resist171': miss
[12:33:22.166] [bmv2] [D] [thread 16892] [382.0] [cxt 0] Action entry is resist171 - 
[12:33:22.166] [bmv2] [T] [thread 16892] [382.0] [cxt 0] Action resist171
[12:33:22.166] [bmv2] [T] [thread 16892] [382.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:33:22.166] [bmv2] [T] [thread 16892] [382.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:33:22.166] [bmv2] [T] [thread 16892] [382.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:33:22.166] [bmv2] [T] [thread 16892] [382.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:33:22.166] [bmv2] [T] [thread 16892] [382.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:33:22.166] [bmv2] [T] [thread 16892] [382.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:33:22.166] [bmv2] [D] [thread 16892] [382.0] [cxt 0] Pipeline 'ingress': end
[12:33:22.166] [bmv2] [D] [thread 16892] [382.0] [cxt 0] Egress port is 0
[12:33:22.167] [bmv2] [D] [thread 16892] [383.0] [cxt 0] Processing packet received on port 17
[12:33:22.167] [bmv2] [D] [thread 16892] [383.0] [cxt 0] Parser 'parser': start
[12:33:22.167] [bmv2] [D] [thread 16892] [383.0] [cxt 0] Parser 'parser' entering state 'start'
[12:33:22.167] [bmv2] [D] [thread 16892] [383.0] [cxt 0] Extracting header 'ethernet'
[12:33:22.167] [bmv2] [D] [thread 16892] [383.0] [cxt 0] Parser state 'start': key is 86dd
[12:33:22.167] [bmv2] [T] [thread 16892] [383.0] [cxt 0] Bytes parsed: 14
[12:33:22.167] [bmv2] [D] [thread 16892] [383.0] [cxt 0] Parser 'parser': end
[12:33:22.167] [bmv2] [D] [thread 16892] [383.0] [cxt 0] Pipeline 'ingress': start
[12:33:22.167] [bmv2] [T] [thread 16892] [383.0] [cxt 0] Applying table 'tbl_resist171'
[12:33:22.167] [bmv2] [D] [thread 16892] [383.0] [cxt 0] Looking up key:

[12:33:22.167] [bmv2] [D] [thread 16892] [383.0] [cxt 0] Table 'tbl_resist171': miss
[12:33:22.167] [bmv2] [D] [thread 16892] [383.0] [cxt 0] Action entry is resist171 - 
[12:33:22.167] [bmv2] [T] [thread 16892] [383.0] [cxt 0] Action resist171
[12:33:22.167] [bmv2] [T] [thread 16892] [383.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:33:22.167] [bmv2] [T] [thread 16892] [383.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:33:22.167] [bmv2] [T] [thread 16892] [383.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:33:22.167] [bmv2] [T] [thread 16892] [383.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:33:22.167] [bmv2] [T] [thread 16892] [383.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:33:22.167] [bmv2] [T] [thread 16892] [383.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:33:22.167] [bmv2] [D] [thread 16892] [383.0] [cxt 0] Pipeline 'ingress': end
[12:33:22.167] [bmv2] [D] [thread 16892] [383.0] [cxt 0] Egress port is 0
[12:33:22.167] [bmv2] [D] [thread 16892] [384.0] [cxt 0] Processing packet received on port 22
[12:33:22.167] [bmv2] [D] [thread 16892] [384.0] [cxt 0] Parser 'parser': start
[12:33:22.167] [bmv2] [D] [thread 16892] [384.0] [cxt 0] Parser 'parser' entering state 'start'
[12:33:22.167] [bmv2] [D] [thread 16892] [384.0] [cxt 0] Extracting header 'ethernet'
[12:33:22.167] [bmv2] [D] [thread 16892] [384.0] [cxt 0] Parser state 'start': key is 86dd
[12:33:22.167] [bmv2] [T] [thread 16892] [384.0] [cxt 0] Bytes parsed: 14
[12:33:22.167] [bmv2] [D] [thread 16892] [384.0] [cxt 0] Parser 'parser': end
[12:33:22.167] [bmv2] [D] [thread 16892] [384.0] [cxt 0] Pipeline 'ingress': start
[12:33:22.167] [bmv2] [T] [thread 16892] [384.0] [cxt 0] Applying table 'tbl_resist171'
[12:33:22.167] [bmv2] [D] [thread 16892] [384.0] [cxt 0] Looking up key:

[12:33:22.167] [bmv2] [D] [thread 16892] [384.0] [cxt 0] Table 'tbl_resist171': miss
[12:33:22.167] [bmv2] [D] [thread 16892] [384.0] [cxt 0] Action entry is resist171 - 
[12:33:22.167] [bmv2] [T] [thread 16892] [384.0] [cxt 0] Action resist171
[12:33:22.167] [bmv2] [T] [thread 16892] [384.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:33:22.167] [bmv2] [T] [thread 16892] [384.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:33:22.167] [bmv2] [T] [thread 16892] [384.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:33:22.167] [bmv2] [T] [thread 16892] [384.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:33:22.167] [bmv2] [T] [thread 16892] [384.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:33:22.167] [bmv2] [T] [thread 16892] [384.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:33:22.167] [bmv2] [D] [thread 16892] [384.0] [cxt 0] Pipeline 'ingress': end
[12:33:22.167] [bmv2] [D] [thread 16892] [384.0] [cxt 0] Egress port is 0
[12:33:22.167] [bmv2] [D] [thread 16892] [385.0] [cxt 0] Processing packet received on port 26
[12:33:22.167] [bmv2] [D] [thread 16892] [385.0] [cxt 0] Parser 'parser': start
[12:33:22.167] [bmv2] [D] [thread 16892] [385.0] [cxt 0] Parser 'parser' entering state 'start'
[12:33:22.167] [bmv2] [D] [thread 16892] [385.0] [cxt 0] Extracting header 'ethernet'
[12:33:22.167] [bmv2] [D] [thread 16892] [385.0] [cxt 0] Parser state 'start': key is 86dd
[12:33:22.167] [bmv2] [T] [thread 16892] [385.0] [cxt 0] Bytes parsed: 14
[12:33:22.167] [bmv2] [D] [thread 16892] [385.0] [cxt 0] Parser 'parser': end
[12:33:22.167] [bmv2] [D] [thread 16892] [385.0] [cxt 0] Pipeline 'ingress': start
[12:33:22.167] [bmv2] [T] [thread 16892] [385.0] [cxt 0] Applying table 'tbl_resist171'
[12:33:22.167] [bmv2] [D] [thread 16892] [385.0] [cxt 0] Looking up key:

[12:33:22.167] [bmv2] [D] [thread 16892] [385.0] [cxt 0] Table 'tbl_resist171': miss
[12:33:22.167] [bmv2] [D] [thread 16892] [385.0] [cxt 0] Action entry is resist171 - 
[12:33:22.167] [bmv2] [T] [thread 16892] [385.0] [cxt 0] Action resist171
[12:33:22.167] [bmv2] [T] [thread 16892] [385.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:33:22.167] [bmv2] [T] [thread 16892] [385.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:33:22.167] [bmv2] [T] [thread 16892] [385.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:33:22.167] [bmv2] [T] [thread 16892] [385.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:33:22.167] [bmv2] [T] [thread 16892] [385.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:33:22.167] [bmv2] [T] [thread 16892] [385.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:33:22.167] [bmv2] [D] [thread 16892] [385.0] [cxt 0] Pipeline 'ingress': end
[12:33:22.167] [bmv2] [D] [thread 16892] [385.0] [cxt 0] Egress port is 0
[12:33:22.167] [bmv2] [D] [thread 16892] [386.0] [cxt 0] Processing packet received on port 32
[12:33:22.167] [bmv2] [D] [thread 16892] [386.0] [cxt 0] Parser 'parser': start
[12:33:22.167] [bmv2] [D] [thread 16892] [386.0] [cxt 0] Parser 'parser' entering state 'start'
[12:33:22.167] [bmv2] [D] [thread 16892] [386.0] [cxt 0] Extracting header 'ethernet'
[12:33:22.167] [bmv2] [D] [thread 16892] [386.0] [cxt 0] Parser state 'start': key is 86dd
[12:33:22.167] [bmv2] [T] [thread 16892] [386.0] [cxt 0] Bytes parsed: 14
[12:33:22.167] [bmv2] [D] [thread 16892] [386.0] [cxt 0] Parser 'parser': end
[12:33:22.167] [bmv2] [D] [thread 16892] [386.0] [cxt 0] Pipeline 'ingress': start
[12:33:22.167] [bmv2] [T] [thread 16892] [386.0] [cxt 0] Applying table 'tbl_resist171'
[12:33:22.167] [bmv2] [D] [thread 16892] [386.0] [cxt 0] Looking up key:

[12:33:22.167] [bmv2] [D] [thread 16892] [386.0] [cxt 0] Table 'tbl_resist171': miss
[12:33:22.167] [bmv2] [D] [thread 16892] [386.0] [cxt 0] Action entry is resist171 - 
[12:33:22.167] [bmv2] [T] [thread 16892] [386.0] [cxt 0] Action resist171
[12:33:22.167] [bmv2] [T] [thread 16892] [386.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:33:22.167] [bmv2] [T] [thread 16892] [386.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:33:22.167] [bmv2] [T] [thread 16892] [386.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:33:22.167] [bmv2] [T] [thread 16892] [386.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:33:22.167] [bmv2] [T] [thread 16892] [386.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:33:22.167] [bmv2] [T] [thread 16892] [386.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:33:22.167] [bmv2] [D] [thread 16892] [386.0] [cxt 0] Pipeline 'ingress': end
[12:33:22.167] [bmv2] [D] [thread 16892] [386.0] [cxt 0] Egress port is 0
[12:33:22.167] [bmv2] [D] [thread 16892] [387.0] [cxt 0] Processing packet received on port 49
[12:33:22.167] [bmv2] [D] [thread 16892] [387.0] [cxt 0] Parser 'parser': start
[12:33:22.167] [bmv2] [D] [thread 16892] [387.0] [cxt 0] Parser 'parser' entering state 'start'
[12:33:22.167] [bmv2] [D] [thread 16892] [387.0] [cxt 0] Extracting header 'ethernet'
[12:33:22.167] [bmv2] [D] [thread 16892] [387.0] [cxt 0] Parser state 'start': key is 86dd
[12:33:22.167] [bmv2] [T] [thread 16892] [387.0] [cxt 0] Bytes parsed: 14
[12:33:22.167] [bmv2] [D] [thread 16892] [387.0] [cxt 0] Parser 'parser': end
[12:33:22.167] [bmv2] [D] [thread 16892] [387.0] [cxt 0] Pipeline 'ingress': start
[12:33:22.167] [bmv2] [T] [thread 16892] [387.0] [cxt 0] Applying table 'tbl_resist171'
[12:33:22.167] [bmv2] [D] [thread 16892] [387.0] [cxt 0] Looking up key:

[12:33:22.167] [bmv2] [D] [thread 16892] [387.0] [cxt 0] Table 'tbl_resist171': miss
[12:33:22.167] [bmv2] [D] [thread 16892] [387.0] [cxt 0] Action entry is resist171 - 
[12:33:22.167] [bmv2] [T] [thread 16892] [387.0] [cxt 0] Action resist171
[12:33:22.167] [bmv2] [T] [thread 16892] [387.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:33:22.167] [bmv2] [T] [thread 16892] [387.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:33:22.167] [bmv2] [T] [thread 16892] [387.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:33:22.167] [bmv2] [T] [thread 16892] [387.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:33:22.167] [bmv2] [T] [thread 16892] [387.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:33:22.167] [bmv2] [T] [thread 16892] [387.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:33:22.167] [bmv2] [D] [thread 16892] [387.0] [cxt 0] Pipeline 'ingress': end
[12:33:22.167] [bmv2] [D] [thread 16892] [387.0] [cxt 0] Egress port is 0
[12:33:22.167] [bmv2] [D] [thread 16893] [382.0] [cxt 0] Pipeline 'egress': start
[12:33:22.167] [bmv2] [T] [thread 16893] [382.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:33:22.167] [bmv2] [T] [thread 16893] [382.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:33:22.167] [bmv2] [D] [thread 16893] [382.0] [cxt 0] Pipeline 'egress': end
[12:33:22.167] [bmv2] [D] [thread 16893] [382.0] [cxt 0] Deparser 'deparser': start
[12:33:22.167] [bmv2] [T] [thread 16893] [382.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:33:22.167] [bmv2] [D] [thread 16893] [382.0] [cxt 0] Deparsing header 'ethernet'
[12:33:22.167] [bmv2] [D] [thread 16893] [382.0] [cxt 0] Deparser 'deparser': end
[12:33:22.167] [bmv2] [D] [thread 16893] [383.0] [cxt 0] Pipeline 'egress': start
[12:33:22.167] [bmv2] [T] [thread 16893] [383.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:33:22.167] [bmv2] [T] [thread 16893] [383.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:33:22.167] [bmv2] [D] [thread 16893] [383.0] [cxt 0] Pipeline 'egress': end
[12:33:22.167] [bmv2] [D] [thread 16893] [383.0] [cxt 0] Deparser 'deparser': start
[12:33:22.167] [bmv2] [T] [thread 16893] [383.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:33:22.167] [bmv2] [D] [thread 16893] [383.0] [cxt 0] Deparsing header 'ethernet'
[12:33:22.168] [bmv2] [D] [thread 16893] [383.0] [cxt 0] Deparser 'deparser': end
[12:33:22.167] [bmv2] [D] [thread 16897] [382.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:33:22.168] [bmv2] [D] [thread 16897] [383.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:33:22.168] [bmv2] [D] [thread 16893] [384.0] [cxt 0] Pipeline 'egress': start
[12:33:22.168] [bmv2] [T] [thread 16893] [384.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:33:22.168] [bmv2] [T] [thread 16893] [384.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:33:22.168] [bmv2] [D] [thread 16893] [384.0] [cxt 0] Pipeline 'egress': end
[12:33:22.168] [bmv2] [D] [thread 16893] [384.0] [cxt 0] Deparser 'deparser': start
[12:33:22.168] [bmv2] [T] [thread 16893] [384.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:33:22.168] [bmv2] [D] [thread 16893] [384.0] [cxt 0] Deparsing header 'ethernet'
[12:33:22.168] [bmv2] [D] [thread 16893] [384.0] [cxt 0] Deparser 'deparser': end
[12:33:22.168] [bmv2] [D] [thread 16893] [385.0] [cxt 0] Pipeline 'egress': start
[12:33:22.168] [bmv2] [T] [thread 16893] [385.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:33:22.168] [bmv2] [T] [thread 16893] [385.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:33:22.168] [bmv2] [D] [thread 16893] [385.0] [cxt 0] Pipeline 'egress': end
[12:33:22.168] [bmv2] [D] [thread 16893] [385.0] [cxt 0] Deparser 'deparser': start
[12:33:22.168] [bmv2] [T] [thread 16893] [385.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:33:22.168] [bmv2] [D] [thread 16893] [385.0] [cxt 0] Deparsing header 'ethernet'
[12:33:22.168] [bmv2] [D] [thread 16893] [385.0] [cxt 0] Deparser 'deparser': end
[12:33:22.168] [bmv2] [D] [thread 16893] [386.0] [cxt 0] Pipeline 'egress': start
[12:33:22.168] [bmv2] [T] [thread 16893] [386.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:33:22.168] [bmv2] [T] [thread 16893] [386.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:33:22.168] [bmv2] [D] [thread 16893] [386.0] [cxt 0] Pipeline 'egress': end
[12:33:22.168] [bmv2] [D] [thread 16893] [386.0] [cxt 0] Deparser 'deparser': start
[12:33:22.168] [bmv2] [T] [thread 16893] [386.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:33:22.168] [bmv2] [D] [thread 16893] [386.0] [cxt 0] Deparsing header 'ethernet'
[12:33:22.168] [bmv2] [D] [thread 16893] [386.0] [cxt 0] Deparser 'deparser': end
[12:33:22.168] [bmv2] [D] [thread 16893] [387.0] [cxt 0] Pipeline 'egress': start
[12:33:22.168] [bmv2] [T] [thread 16893] [387.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:33:22.168] [bmv2] [T] [thread 16893] [387.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:33:22.168] [bmv2] [D] [thread 16893] [387.0] [cxt 0] Pipeline 'egress': end
[12:33:22.168] [bmv2] [D] [thread 16893] [387.0] [cxt 0] Deparser 'deparser': start
[12:33:22.168] [bmv2] [T] [thread 16893] [387.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:33:22.168] [bmv2] [D] [thread 16893] [387.0] [cxt 0] Deparsing header 'ethernet'
[12:33:22.168] [bmv2] [D] [thread 16893] [387.0] [cxt 0] Deparser 'deparser': end
[12:33:22.168] [bmv2] [D] [thread 16897] [384.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:33:22.168] [bmv2] [D] [thread 16897] [385.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:33:22.168] [bmv2] [D] [thread 16897] [386.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:33:22.168] [bmv2] [D] [thread 16897] [387.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:33:26.888] [bmv2] [D] [thread 16892] [388.0] [cxt 0] Processing packet received on port 1
[12:33:26.889] [bmv2] [D] [thread 16892] [388.0] [cxt 0] Parser 'parser': start
[12:33:26.889] [bmv2] [D] [thread 16892] [388.0] [cxt 0] Parser 'parser' entering state 'start'
[12:33:26.889] [bmv2] [D] [thread 16892] [388.0] [cxt 0] Extracting header 'ethernet'
[12:33:26.889] [bmv2] [D] [thread 16892] [388.0] [cxt 0] Parser state 'start': key is 0600
[12:33:26.889] [bmv2] [T] [thread 16892] [388.0] [cxt 0] Bytes parsed: 14
[12:33:26.889] [bmv2] [D] [thread 16892] [388.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:33:26.889] [bmv2] [D] [thread 16892] [388.0] [cxt 0] Extracting header 'resist'
[12:33:26.889] [bmv2] [D] [thread 16892] [388.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:33:26.889] [bmv2] [T] [thread 16892] [388.0] [cxt 0] Bytes parsed: 30
[12:33:26.889] [bmv2] [D] [thread 16892] [388.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:33:26.889] [bmv2] [D] [thread 16892] [388.0] [cxt 0] Extracting header 'ipv4'
[12:33:26.889] [bmv2] [D] [thread 16892] [388.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:33:26.889] [bmv2] [T] [thread 16892] [388.0] [cxt 0] Bytes parsed: 50
[12:33:26.889] [bmv2] [D] [thread 16892] [388.0] [cxt 0] Parser 'parser': end
[12:33:26.889] [bmv2] [D] [thread 16892] [388.0] [cxt 0] Pipeline 'ingress': start
[12:33:26.889] [bmv2] [T] [thread 16892] [388.0] [cxt 0] Applying table 'tbl_resist171'
[12:33:26.889] [bmv2] [D] [thread 16892] [388.0] [cxt 0] Looking up key:

[12:33:26.889] [bmv2] [D] [thread 16892] [388.0] [cxt 0] Table 'tbl_resist171': miss
[12:33:26.889] [bmv2] [D] [thread 16892] [388.0] [cxt 0] Action entry is resist171 - 
[12:33:26.889] [bmv2] [T] [thread 16892] [388.0] [cxt 0] Action resist171
[12:33:26.889] [bmv2] [T] [thread 16892] [388.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:33:26.889] [bmv2] [T] [thread 16892] [388.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:33:26.889] [bmv2] [T] [thread 16892] [388.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:33:26.889] [bmv2] [T] [thread 16892] [388.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:33:26.889] [bmv2] [T] [thread 16892] [388.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:33:26.889] [bmv2] [T] [thread 16892] [388.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:33:26.889] [bmv2] [T] [thread 16892] [388.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:33:26.889] [bmv2] [T] [thread 16892] [388.0] [cxt 0] Applying table 'tbl_resist186'
[12:33:26.889] [bmv2] [D] [thread 16892] [388.0] [cxt 0] Looking up key:

[12:33:26.889] [bmv2] [D] [thread 16892] [388.0] [cxt 0] Table 'tbl_resist186': miss
[12:33:26.889] [bmv2] [D] [thread 16892] [388.0] [cxt 0] Action entry is resist186 - 
[12:33:26.889] [bmv2] [T] [thread 16892] [388.0] [cxt 0] Action resist186
[12:33:26.889] [bmv2] [T] [thread 16892] [388.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:33:26.889] [bmv2] [T] [thread 16892] [388.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:33:26.889] [bmv2] [D] [thread 16892] [388.0] [cxt 0] Looking up key:

[12:33:26.889] [bmv2] [D] [thread 16892] [388.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:33:26.889] [bmv2] [D] [thread 16892] [388.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:33:26.889] [bmv2] [T] [thread 16892] [388.0] [cxt 0] Action MyIngress.bounce_pkt
[12:33:26.889] [bmv2] [T] [thread 16892] [388.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:33:26.889] [bmv2] [T] [thread 16892] [388.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:33:26.889] [bmv2] [T] [thread 16892] [388.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:33:26.889] [bmv2] [T] [thread 16892] [388.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:33:26.889] [bmv2] [T] [thread 16892] [388.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:33:26.889] [bmv2] [T] [thread 16892] [388.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:33:26.889] [bmv2] [T] [thread 16892] [388.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:33:26.889] [bmv2] [D] [thread 16892] [388.0] [cxt 0] Pipeline 'ingress': end
[12:33:26.889] [bmv2] [D] [thread 16892] [388.0] [cxt 0] Egress port is 1
[12:33:26.890] [bmv2] [D] [thread 16894] [388.0] [cxt 0] Pipeline 'egress': start
[12:33:26.890] [bmv2] [T] [thread 16894] [388.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:33:26.890] [bmv2] [T] [thread 16894] [388.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:33:26.890] [bmv2] [D] [thread 16894] [388.0] [cxt 0] Pipeline 'egress': end
[12:33:26.890] [bmv2] [D] [thread 16894] [388.0] [cxt 0] Deparser 'deparser': start
[12:33:26.890] [bmv2] [D] [thread 16894] [388.0] [cxt 0] Updating checksum 'cksum'
[12:33:26.890] [bmv2] [D] [thread 16894] [388.0] [cxt 0] Deparsing header 'ethernet'
[12:33:26.890] [bmv2] [D] [thread 16894] [388.0] [cxt 0] Deparsing header 'resist'
[12:33:26.890] [bmv2] [D] [thread 16894] [388.0] [cxt 0] Deparsing header 'ipv4'
[12:33:26.890] [bmv2] [D] [thread 16894] [388.0] [cxt 0] Deparser 'deparser': end
[12:33:26.890] [bmv2] [D] [thread 16897] [388.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:33:31.940] [bmv2] [D] [thread 16892] [389.0] [cxt 0] Processing packet received on port 1
[12:33:31.940] [bmv2] [D] [thread 16892] [389.0] [cxt 0] Parser 'parser': start
[12:33:31.940] [bmv2] [D] [thread 16892] [389.0] [cxt 0] Parser 'parser' entering state 'start'
[12:33:31.940] [bmv2] [D] [thread 16892] [389.0] [cxt 0] Extracting header 'ethernet'
[12:33:31.940] [bmv2] [D] [thread 16892] [389.0] [cxt 0] Parser state 'start': key is 0600
[12:33:31.940] [bmv2] [T] [thread 16892] [389.0] [cxt 0] Bytes parsed: 14
[12:33:31.940] [bmv2] [D] [thread 16892] [389.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:33:31.940] [bmv2] [D] [thread 16892] [389.0] [cxt 0] Extracting header 'resist'
[12:33:31.940] [bmv2] [D] [thread 16892] [389.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:33:31.940] [bmv2] [T] [thread 16892] [389.0] [cxt 0] Bytes parsed: 30
[12:33:31.940] [bmv2] [D] [thread 16892] [389.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:33:31.940] [bmv2] [D] [thread 16892] [389.0] [cxt 0] Extracting header 'ipv4'
[12:33:31.940] [bmv2] [D] [thread 16892] [389.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:33:31.940] [bmv2] [T] [thread 16892] [389.0] [cxt 0] Bytes parsed: 50
[12:33:31.940] [bmv2] [D] [thread 16892] [389.0] [cxt 0] Parser 'parser': end
[12:33:31.940] [bmv2] [D] [thread 16892] [389.0] [cxt 0] Pipeline 'ingress': start
[12:33:31.940] [bmv2] [T] [thread 16892] [389.0] [cxt 0] Applying table 'tbl_resist171'
[12:33:31.940] [bmv2] [D] [thread 16892] [389.0] [cxt 0] Looking up key:

[12:33:31.940] [bmv2] [D] [thread 16892] [389.0] [cxt 0] Table 'tbl_resist171': miss
[12:33:31.940] [bmv2] [D] [thread 16892] [389.0] [cxt 0] Action entry is resist171 - 
[12:33:31.941] [bmv2] [T] [thread 16892] [389.0] [cxt 0] Action resist171
[12:33:31.941] [bmv2] [T] [thread 16892] [389.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:33:31.941] [bmv2] [T] [thread 16892] [389.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:33:31.941] [bmv2] [T] [thread 16892] [389.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:33:31.941] [bmv2] [T] [thread 16892] [389.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:33:31.941] [bmv2] [T] [thread 16892] [389.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:33:31.941] [bmv2] [T] [thread 16892] [389.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:33:31.941] [bmv2] [T] [thread 16892] [389.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:33:31.941] [bmv2] [T] [thread 16892] [389.0] [cxt 0] Applying table 'tbl_resist186'
[12:33:31.941] [bmv2] [D] [thread 16892] [389.0] [cxt 0] Looking up key:

[12:33:31.941] [bmv2] [D] [thread 16892] [389.0] [cxt 0] Table 'tbl_resist186': miss
[12:33:31.941] [bmv2] [D] [thread 16892] [389.0] [cxt 0] Action entry is resist186 - 
[12:33:31.941] [bmv2] [T] [thread 16892] [389.0] [cxt 0] Action resist186
[12:33:31.941] [bmv2] [T] [thread 16892] [389.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:33:31.941] [bmv2] [T] [thread 16892] [389.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:33:31.941] [bmv2] [D] [thread 16892] [389.0] [cxt 0] Looking up key:

[12:33:31.941] [bmv2] [D] [thread 16892] [389.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:33:31.941] [bmv2] [D] [thread 16892] [389.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:33:31.941] [bmv2] [T] [thread 16892] [389.0] [cxt 0] Action MyIngress.bounce_pkt
[12:33:31.941] [bmv2] [T] [thread 16892] [389.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:33:31.941] [bmv2] [T] [thread 16892] [389.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:33:31.941] [bmv2] [T] [thread 16892] [389.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:33:31.941] [bmv2] [T] [thread 16892] [389.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:33:31.941] [bmv2] [T] [thread 16892] [389.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:33:31.941] [bmv2] [T] [thread 16892] [389.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:33:31.941] [bmv2] [T] [thread 16892] [389.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:33:31.941] [bmv2] [D] [thread 16892] [389.0] [cxt 0] Pipeline 'ingress': end
[12:33:31.941] [bmv2] [D] [thread 16892] [389.0] [cxt 0] Egress port is 1
[12:33:31.941] [bmv2] [D] [thread 16894] [389.0] [cxt 0] Pipeline 'egress': start
[12:33:31.941] [bmv2] [T] [thread 16894] [389.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:33:31.941] [bmv2] [T] [thread 16894] [389.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:33:31.941] [bmv2] [D] [thread 16894] [389.0] [cxt 0] Pipeline 'egress': end
[12:33:31.941] [bmv2] [D] [thread 16894] [389.0] [cxt 0] Deparser 'deparser': start
[12:33:31.941] [bmv2] [D] [thread 16894] [389.0] [cxt 0] Updating checksum 'cksum'
[12:33:31.941] [bmv2] [D] [thread 16894] [389.0] [cxt 0] Deparsing header 'ethernet'
[12:33:31.941] [bmv2] [D] [thread 16894] [389.0] [cxt 0] Deparsing header 'resist'
[12:33:31.941] [bmv2] [D] [thread 16894] [389.0] [cxt 0] Deparsing header 'ipv4'
[12:33:31.941] [bmv2] [D] [thread 16894] [389.0] [cxt 0] Deparser 'deparser': end
[12:33:31.941] [bmv2] [D] [thread 16897] [389.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:33:36.997] [bmv2] [D] [thread 16892] [390.0] [cxt 0] Processing packet received on port 1
[12:33:36.997] [bmv2] [D] [thread 16892] [390.0] [cxt 0] Parser 'parser': start
[12:33:36.997] [bmv2] [D] [thread 16892] [390.0] [cxt 0] Parser 'parser' entering state 'start'
[12:33:36.997] [bmv2] [D] [thread 16892] [390.0] [cxt 0] Extracting header 'ethernet'
[12:33:36.997] [bmv2] [D] [thread 16892] [390.0] [cxt 0] Parser state 'start': key is 0600
[12:33:36.997] [bmv2] [T] [thread 16892] [390.0] [cxt 0] Bytes parsed: 14
[12:33:36.997] [bmv2] [D] [thread 16892] [390.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:33:36.997] [bmv2] [D] [thread 16892] [390.0] [cxt 0] Extracting header 'resist'
[12:33:36.997] [bmv2] [D] [thread 16892] [390.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:33:36.997] [bmv2] [T] [thread 16892] [390.0] [cxt 0] Bytes parsed: 30
[12:33:36.997] [bmv2] [D] [thread 16892] [390.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:33:36.997] [bmv2] [D] [thread 16892] [390.0] [cxt 0] Extracting header 'ipv4'
[12:33:36.997] [bmv2] [D] [thread 16892] [390.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:33:36.997] [bmv2] [T] [thread 16892] [390.0] [cxt 0] Bytes parsed: 50
[12:33:36.997] [bmv2] [D] [thread 16892] [390.0] [cxt 0] Parser 'parser': end
[12:33:36.997] [bmv2] [D] [thread 16892] [390.0] [cxt 0] Pipeline 'ingress': start
[12:33:36.997] [bmv2] [T] [thread 16892] [390.0] [cxt 0] Applying table 'tbl_resist171'
[12:33:36.997] [bmv2] [D] [thread 16892] [390.0] [cxt 0] Looking up key:

[12:33:36.997] [bmv2] [D] [thread 16892] [390.0] [cxt 0] Table 'tbl_resist171': miss
[12:33:36.997] [bmv2] [D] [thread 16892] [390.0] [cxt 0] Action entry is resist171 - 
[12:33:36.997] [bmv2] [T] [thread 16892] [390.0] [cxt 0] Action resist171
[12:33:36.997] [bmv2] [T] [thread 16892] [390.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:33:36.997] [bmv2] [T] [thread 16892] [390.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:33:36.997] [bmv2] [T] [thread 16892] [390.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:33:36.997] [bmv2] [T] [thread 16892] [390.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:33:36.997] [bmv2] [T] [thread 16892] [390.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:33:36.997] [bmv2] [T] [thread 16892] [390.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:33:36.997] [bmv2] [T] [thread 16892] [390.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:33:36.997] [bmv2] [T] [thread 16892] [390.0] [cxt 0] Applying table 'tbl_resist186'
[12:33:36.998] [bmv2] [D] [thread 16892] [390.0] [cxt 0] Looking up key:

[12:33:36.998] [bmv2] [D] [thread 16892] [390.0] [cxt 0] Table 'tbl_resist186': miss
[12:33:36.998] [bmv2] [D] [thread 16892] [390.0] [cxt 0] Action entry is resist186 - 
[12:33:36.998] [bmv2] [T] [thread 16892] [390.0] [cxt 0] Action resist186
[12:33:36.998] [bmv2] [T] [thread 16892] [390.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:33:36.998] [bmv2] [T] [thread 16892] [390.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:33:36.998] [bmv2] [D] [thread 16892] [390.0] [cxt 0] Looking up key:

[12:33:36.998] [bmv2] [D] [thread 16892] [390.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:33:36.998] [bmv2] [D] [thread 16892] [390.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:33:36.998] [bmv2] [T] [thread 16892] [390.0] [cxt 0] Action MyIngress.bounce_pkt
[12:33:36.998] [bmv2] [T] [thread 16892] [390.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:33:36.998] [bmv2] [T] [thread 16892] [390.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:33:36.998] [bmv2] [T] [thread 16892] [390.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:33:36.998] [bmv2] [T] [thread 16892] [390.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:33:36.998] [bmv2] [T] [thread 16892] [390.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:33:36.998] [bmv2] [T] [thread 16892] [390.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:33:36.998] [bmv2] [T] [thread 16892] [390.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:33:36.998] [bmv2] [D] [thread 16892] [390.0] [cxt 0] Pipeline 'ingress': end
[12:33:36.998] [bmv2] [D] [thread 16892] [390.0] [cxt 0] Egress port is 1
[12:33:36.999] [bmv2] [D] [thread 16894] [390.0] [cxt 0] Pipeline 'egress': start
[12:33:36.999] [bmv2] [T] [thread 16894] [390.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:33:36.999] [bmv2] [T] [thread 16894] [390.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:33:36.999] [bmv2] [D] [thread 16894] [390.0] [cxt 0] Pipeline 'egress': end
[12:33:36.999] [bmv2] [D] [thread 16894] [390.0] [cxt 0] Deparser 'deparser': start
[12:33:36.999] [bmv2] [D] [thread 16894] [390.0] [cxt 0] Updating checksum 'cksum'
[12:33:36.999] [bmv2] [D] [thread 16894] [390.0] [cxt 0] Deparsing header 'ethernet'
[12:33:36.999] [bmv2] [D] [thread 16894] [390.0] [cxt 0] Deparsing header 'resist'
[12:33:36.999] [bmv2] [D] [thread 16894] [390.0] [cxt 0] Deparsing header 'ipv4'
[12:33:36.999] [bmv2] [D] [thread 16894] [390.0] [cxt 0] Deparser 'deparser': end
[12:33:36.999] [bmv2] [D] [thread 16897] [390.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:33:38.549] [bmv2] [D] [thread 16892] [391.0] [cxt 0] Processing packet received on port 11
[12:33:38.549] [bmv2] [D] [thread 16892] [391.0] [cxt 0] Parser 'parser': start
[12:33:38.549] [bmv2] [D] [thread 16892] [391.0] [cxt 0] Parser 'parser' entering state 'start'
[12:33:38.549] [bmv2] [D] [thread 16892] [391.0] [cxt 0] Extracting header 'ethernet'
[12:33:38.549] [bmv2] [D] [thread 16892] [391.0] [cxt 0] Parser state 'start': key is 86dd
[12:33:38.549] [bmv2] [T] [thread 16892] [391.0] [cxt 0] Bytes parsed: 14
[12:33:38.549] [bmv2] [D] [thread 16892] [391.0] [cxt 0] Parser 'parser': end
[12:33:38.549] [bmv2] [D] [thread 16892] [391.0] [cxt 0] Pipeline 'ingress': start
[12:33:38.549] [bmv2] [T] [thread 16892] [391.0] [cxt 0] Applying table 'tbl_resist171'
[12:33:38.549] [bmv2] [D] [thread 16892] [391.0] [cxt 0] Looking up key:

[12:33:38.549] [bmv2] [D] [thread 16892] [391.0] [cxt 0] Table 'tbl_resist171': miss
[12:33:38.549] [bmv2] [D] [thread 16892] [391.0] [cxt 0] Action entry is resist171 - 
[12:33:38.549] [bmv2] [T] [thread 16892] [391.0] [cxt 0] Action resist171
[12:33:38.549] [bmv2] [T] [thread 16892] [391.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:33:38.549] [bmv2] [T] [thread 16892] [391.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:33:38.549] [bmv2] [T] [thread 16892] [391.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:33:38.549] [bmv2] [T] [thread 16892] [391.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:33:38.549] [bmv2] [T] [thread 16892] [391.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:33:38.549] [bmv2] [T] [thread 16892] [391.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:33:38.549] [bmv2] [D] [thread 16892] [391.0] [cxt 0] Pipeline 'ingress': end
[12:33:38.549] [bmv2] [D] [thread 16892] [391.0] [cxt 0] Egress port is 0
[12:33:38.549] [bmv2] [D] [thread 16892] [392.0] [cxt 0] Processing packet received on port 25
[12:33:38.549] [bmv2] [D] [thread 16892] [392.0] [cxt 0] Parser 'parser': start
[12:33:38.549] [bmv2] [D] [thread 16892] [392.0] [cxt 0] Parser 'parser' entering state 'start'
[12:33:38.549] [bmv2] [D] [thread 16892] [392.0] [cxt 0] Extracting header 'ethernet'
[12:33:38.549] [bmv2] [D] [thread 16892] [392.0] [cxt 0] Parser state 'start': key is 86dd
[12:33:38.549] [bmv2] [T] [thread 16892] [392.0] [cxt 0] Bytes parsed: 14
[12:33:38.549] [bmv2] [D] [thread 16892] [392.0] [cxt 0] Parser 'parser': end
[12:33:38.549] [bmv2] [D] [thread 16892] [392.0] [cxt 0] Pipeline 'ingress': start
[12:33:38.549] [bmv2] [T] [thread 16892] [392.0] [cxt 0] Applying table 'tbl_resist171'
[12:33:38.549] [bmv2] [D] [thread 16892] [392.0] [cxt 0] Looking up key:

[12:33:38.549] [bmv2] [D] [thread 16892] [392.0] [cxt 0] Table 'tbl_resist171': miss
[12:33:38.549] [bmv2] [D] [thread 16892] [392.0] [cxt 0] Action entry is resist171 - 
[12:33:38.549] [bmv2] [T] [thread 16892] [392.0] [cxt 0] Action resist171
[12:33:38.549] [bmv2] [T] [thread 16892] [392.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:33:38.549] [bmv2] [T] [thread 16892] [392.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:33:38.549] [bmv2] [T] [thread 16892] [392.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:33:38.549] [bmv2] [T] [thread 16892] [392.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:33:38.549] [bmv2] [T] [thread 16892] [392.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:33:38.549] [bmv2] [T] [thread 16892] [392.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:33:38.549] [bmv2] [D] [thread 16892] [392.0] [cxt 0] Pipeline 'ingress': end
[12:33:38.549] [bmv2] [D] [thread 16892] [392.0] [cxt 0] Egress port is 0
[12:33:38.549] [bmv2] [D] [thread 16892] [393.0] [cxt 0] Processing packet received on port 46
[12:33:38.549] [bmv2] [D] [thread 16892] [393.0] [cxt 0] Parser 'parser': start
[12:33:38.549] [bmv2] [D] [thread 16892] [393.0] [cxt 0] Parser 'parser' entering state 'start'
[12:33:38.549] [bmv2] [D] [thread 16892] [393.0] [cxt 0] Extracting header 'ethernet'
[12:33:38.549] [bmv2] [D] [thread 16892] [393.0] [cxt 0] Parser state 'start': key is 86dd
[12:33:38.549] [bmv2] [T] [thread 16892] [393.0] [cxt 0] Bytes parsed: 14
[12:33:38.549] [bmv2] [D] [thread 16892] [393.0] [cxt 0] Parser 'parser': end
[12:33:38.549] [bmv2] [D] [thread 16892] [393.0] [cxt 0] Pipeline 'ingress': start
[12:33:38.549] [bmv2] [T] [thread 16892] [393.0] [cxt 0] Applying table 'tbl_resist171'
[12:33:38.549] [bmv2] [D] [thread 16892] [393.0] [cxt 0] Looking up key:

[12:33:38.549] [bmv2] [D] [thread 16892] [393.0] [cxt 0] Table 'tbl_resist171': miss
[12:33:38.549] [bmv2] [D] [thread 16892] [393.0] [cxt 0] Action entry is resist171 - 
[12:33:38.549] [bmv2] [T] [thread 16892] [393.0] [cxt 0] Action resist171
[12:33:38.549] [bmv2] [T] [thread 16892] [393.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:33:38.549] [bmv2] [T] [thread 16892] [393.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:33:38.549] [bmv2] [T] [thread 16892] [393.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:33:38.549] [bmv2] [T] [thread 16892] [393.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:33:38.549] [bmv2] [T] [thread 16892] [393.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:33:38.549] [bmv2] [T] [thread 16892] [393.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:33:38.549] [bmv2] [D] [thread 16892] [393.0] [cxt 0] Pipeline 'ingress': end
[12:33:38.549] [bmv2] [D] [thread 16892] [393.0] [cxt 0] Egress port is 0
[12:33:38.549] [bmv2] [D] [thread 16893] [391.0] [cxt 0] Pipeline 'egress': start
[12:33:38.549] [bmv2] [T] [thread 16893] [391.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:33:38.549] [bmv2] [T] [thread 16893] [391.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:33:38.549] [bmv2] [D] [thread 16893] [391.0] [cxt 0] Pipeline 'egress': end
[12:33:38.549] [bmv2] [D] [thread 16893] [391.0] [cxt 0] Deparser 'deparser': start
[12:33:38.549] [bmv2] [T] [thread 16893] [391.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:33:38.549] [bmv2] [D] [thread 16893] [391.0] [cxt 0] Deparsing header 'ethernet'
[12:33:38.549] [bmv2] [D] [thread 16893] [391.0] [cxt 0] Deparser 'deparser': end
[12:33:38.549] [bmv2] [D] [thread 16893] [392.0] [cxt 0] Pipeline 'egress': start
[12:33:38.549] [bmv2] [T] [thread 16893] [392.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:33:38.549] [bmv2] [T] [thread 16893] [392.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:33:38.549] [bmv2] [D] [thread 16893] [392.0] [cxt 0] Pipeline 'egress': end
[12:33:38.549] [bmv2] [D] [thread 16893] [392.0] [cxt 0] Deparser 'deparser': start
[12:33:38.549] [bmv2] [T] [thread 16893] [392.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:33:38.549] [bmv2] [D] [thread 16893] [392.0] [cxt 0] Deparsing header 'ethernet'
[12:33:38.549] [bmv2] [D] [thread 16893] [392.0] [cxt 0] Deparser 'deparser': end
[12:33:38.549] [bmv2] [D] [thread 16893] [393.0] [cxt 0] Pipeline 'egress': start
[12:33:38.549] [bmv2] [T] [thread 16893] [393.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:33:38.549] [bmv2] [T] [thread 16893] [393.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:33:38.549] [bmv2] [D] [thread 16893] [393.0] [cxt 0] Pipeline 'egress': end
[12:33:38.549] [bmv2] [D] [thread 16893] [393.0] [cxt 0] Deparser 'deparser': start
[12:33:38.549] [bmv2] [T] [thread 16893] [393.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:33:38.549] [bmv2] [D] [thread 16893] [393.0] [cxt 0] Deparsing header 'ethernet'
[12:33:38.549] [bmv2] [D] [thread 16893] [393.0] [cxt 0] Deparser 'deparser': end
[12:33:38.549] [bmv2] [D] [thread 16897] [391.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:33:38.549] [bmv2] [D] [thread 16897] [392.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:33:38.549] [bmv2] [D] [thread 16897] [393.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:33:39.242] [bmv2] [T] [thread 18193] bm_get_config
[12:33:41.156] [bmv2] [T] [thread 18193] bm_register_read_all
[12:33:42.076] [bmv2] [D] [thread 16892] [394.0] [cxt 0] Processing packet received on port 1
[12:33:42.076] [bmv2] [D] [thread 16892] [394.0] [cxt 0] Parser 'parser': start
[12:33:42.076] [bmv2] [D] [thread 16892] [394.0] [cxt 0] Parser 'parser' entering state 'start'
[12:33:42.076] [bmv2] [D] [thread 16892] [394.0] [cxt 0] Extracting header 'ethernet'
[12:33:42.076] [bmv2] [D] [thread 16892] [394.0] [cxt 0] Parser state 'start': key is 0600
[12:33:42.076] [bmv2] [T] [thread 16892] [394.0] [cxt 0] Bytes parsed: 14
[12:33:42.076] [bmv2] [D] [thread 16892] [394.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:33:42.076] [bmv2] [D] [thread 16892] [394.0] [cxt 0] Extracting header 'resist'
[12:33:42.077] [bmv2] [D] [thread 16892] [394.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:33:42.077] [bmv2] [T] [thread 16892] [394.0] [cxt 0] Bytes parsed: 30
[12:33:42.077] [bmv2] [D] [thread 16892] [394.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:33:42.077] [bmv2] [D] [thread 16892] [394.0] [cxt 0] Extracting header 'ipv4'
[12:33:42.077] [bmv2] [D] [thread 16892] [394.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:33:42.077] [bmv2] [T] [thread 16892] [394.0] [cxt 0] Bytes parsed: 50
[12:33:42.077] [bmv2] [D] [thread 16892] [394.0] [cxt 0] Parser 'parser': end
[12:33:42.077] [bmv2] [D] [thread 16892] [394.0] [cxt 0] Pipeline 'ingress': start
[12:33:42.077] [bmv2] [T] [thread 16892] [394.0] [cxt 0] Applying table 'tbl_resist171'
[12:33:42.077] [bmv2] [D] [thread 16892] [394.0] [cxt 0] Looking up key:

[12:33:42.077] [bmv2] [D] [thread 16892] [394.0] [cxt 0] Table 'tbl_resist171': miss
[12:33:42.077] [bmv2] [D] [thread 16892] [394.0] [cxt 0] Action entry is resist171 - 
[12:33:42.077] [bmv2] [T] [thread 16892] [394.0] [cxt 0] Action resist171
[12:33:42.077] [bmv2] [T] [thread 16892] [394.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:33:42.077] [bmv2] [T] [thread 16892] [394.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:33:42.077] [bmv2] [T] [thread 16892] [394.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:33:42.077] [bmv2] [T] [thread 16892] [394.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:33:42.077] [bmv2] [T] [thread 16892] [394.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:33:42.077] [bmv2] [T] [thread 16892] [394.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:33:42.077] [bmv2] [T] [thread 16892] [394.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:33:42.077] [bmv2] [T] [thread 16892] [394.0] [cxt 0] Applying table 'tbl_resist186'
[12:33:42.077] [bmv2] [D] [thread 16892] [394.0] [cxt 0] Looking up key:

[12:33:42.077] [bmv2] [D] [thread 16892] [394.0] [cxt 0] Table 'tbl_resist186': miss
[12:33:42.077] [bmv2] [D] [thread 16892] [394.0] [cxt 0] Action entry is resist186 - 
[12:33:42.077] [bmv2] [T] [thread 16892] [394.0] [cxt 0] Action resist186
[12:33:42.077] [bmv2] [T] [thread 16892] [394.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:33:42.077] [bmv2] [T] [thread 16892] [394.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:33:42.077] [bmv2] [D] [thread 16892] [394.0] [cxt 0] Looking up key:

[12:33:42.077] [bmv2] [D] [thread 16892] [394.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:33:42.077] [bmv2] [D] [thread 16892] [394.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:33:42.077] [bmv2] [T] [thread 16892] [394.0] [cxt 0] Action MyIngress.bounce_pkt
[12:33:42.077] [bmv2] [T] [thread 16892] [394.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:33:42.077] [bmv2] [T] [thread 16892] [394.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:33:42.077] [bmv2] [T] [thread 16892] [394.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:33:42.077] [bmv2] [T] [thread 16892] [394.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:33:42.077] [bmv2] [T] [thread 16892] [394.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:33:42.077] [bmv2] [T] [thread 16892] [394.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:33:42.077] [bmv2] [T] [thread 16892] [394.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:33:42.077] [bmv2] [D] [thread 16892] [394.0] [cxt 0] Pipeline 'ingress': end
[12:33:42.077] [bmv2] [D] [thread 16892] [394.0] [cxt 0] Egress port is 1
[12:33:42.077] [bmv2] [D] [thread 16894] [394.0] [cxt 0] Pipeline 'egress': start
[12:33:42.077] [bmv2] [T] [thread 16894] [394.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:33:42.077] [bmv2] [T] [thread 16894] [394.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:33:42.077] [bmv2] [D] [thread 16894] [394.0] [cxt 0] Pipeline 'egress': end
[12:33:42.077] [bmv2] [D] [thread 16894] [394.0] [cxt 0] Deparser 'deparser': start
[12:33:42.077] [bmv2] [D] [thread 16894] [394.0] [cxt 0] Updating checksum 'cksum'
[12:33:42.077] [bmv2] [D] [thread 16894] [394.0] [cxt 0] Deparsing header 'ethernet'
[12:33:42.077] [bmv2] [D] [thread 16894] [394.0] [cxt 0] Deparsing header 'resist'
[12:33:42.077] [bmv2] [D] [thread 16894] [394.0] [cxt 0] Deparsing header 'ipv4'
[12:33:42.077] [bmv2] [D] [thread 16894] [394.0] [cxt 0] Deparser 'deparser': end
[12:33:42.079] [bmv2] [D] [thread 16897] [394.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:33:42.350] [bmv2] [T] [thread 18193] bm_register_read_all
[12:33:47.141] [bmv2] [D] [thread 16892] [395.0] [cxt 0] Processing packet received on port 1
[12:33:47.141] [bmv2] [D] [thread 16892] [395.0] [cxt 0] Parser 'parser': start
[12:33:47.141] [bmv2] [D] [thread 16892] [395.0] [cxt 0] Parser 'parser' entering state 'start'
[12:33:47.141] [bmv2] [D] [thread 16892] [395.0] [cxt 0] Extracting header 'ethernet'
[12:33:47.141] [bmv2] [D] [thread 16892] [395.0] [cxt 0] Parser state 'start': key is 0600
[12:33:47.141] [bmv2] [T] [thread 16892] [395.0] [cxt 0] Bytes parsed: 14
[12:33:47.141] [bmv2] [D] [thread 16892] [395.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:33:47.141] [bmv2] [D] [thread 16892] [395.0] [cxt 0] Extracting header 'resist'
[12:33:47.141] [bmv2] [D] [thread 16892] [395.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:33:47.141] [bmv2] [T] [thread 16892] [395.0] [cxt 0] Bytes parsed: 30
[12:33:47.141] [bmv2] [D] [thread 16892] [395.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:33:47.141] [bmv2] [D] [thread 16892] [395.0] [cxt 0] Extracting header 'ipv4'
[12:33:47.141] [bmv2] [D] [thread 16892] [395.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:33:47.141] [bmv2] [T] [thread 16892] [395.0] [cxt 0] Bytes parsed: 50
[12:33:47.141] [bmv2] [D] [thread 16892] [395.0] [cxt 0] Parser 'parser': end
[12:33:47.141] [bmv2] [D] [thread 16892] [395.0] [cxt 0] Pipeline 'ingress': start
[12:33:47.141] [bmv2] [T] [thread 16892] [395.0] [cxt 0] Applying table 'tbl_resist171'
[12:33:47.141] [bmv2] [D] [thread 16892] [395.0] [cxt 0] Looking up key:

[12:33:47.141] [bmv2] [D] [thread 16892] [395.0] [cxt 0] Table 'tbl_resist171': miss
[12:33:47.141] [bmv2] [D] [thread 16892] [395.0] [cxt 0] Action entry is resist171 - 
[12:33:47.141] [bmv2] [T] [thread 16892] [395.0] [cxt 0] Action resist171
[12:33:47.141] [bmv2] [T] [thread 16892] [395.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:33:47.141] [bmv2] [T] [thread 16892] [395.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:33:47.141] [bmv2] [T] [thread 16892] [395.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:33:47.141] [bmv2] [T] [thread 16892] [395.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:33:47.141] [bmv2] [T] [thread 16892] [395.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:33:47.141] [bmv2] [T] [thread 16892] [395.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:33:47.141] [bmv2] [T] [thread 16892] [395.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:33:47.141] [bmv2] [T] [thread 16892] [395.0] [cxt 0] Applying table 'tbl_resist186'
[12:33:47.141] [bmv2] [D] [thread 16892] [395.0] [cxt 0] Looking up key:

[12:33:47.141] [bmv2] [D] [thread 16892] [395.0] [cxt 0] Table 'tbl_resist186': miss
[12:33:47.141] [bmv2] [D] [thread 16892] [395.0] [cxt 0] Action entry is resist186 - 
[12:33:47.141] [bmv2] [T] [thread 16892] [395.0] [cxt 0] Action resist186
[12:33:47.141] [bmv2] [T] [thread 16892] [395.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:33:47.141] [bmv2] [T] [thread 16892] [395.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:33:47.141] [bmv2] [D] [thread 16892] [395.0] [cxt 0] Looking up key:

[12:33:47.141] [bmv2] [D] [thread 16892] [395.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:33:47.141] [bmv2] [D] [thread 16892] [395.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:33:47.141] [bmv2] [T] [thread 16892] [395.0] [cxt 0] Action MyIngress.bounce_pkt
[12:33:47.141] [bmv2] [T] [thread 16892] [395.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:33:47.141] [bmv2] [T] [thread 16892] [395.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:33:47.141] [bmv2] [T] [thread 16892] [395.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:33:47.141] [bmv2] [T] [thread 16892] [395.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:33:47.141] [bmv2] [T] [thread 16892] [395.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:33:47.141] [bmv2] [T] [thread 16892] [395.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:33:47.141] [bmv2] [T] [thread 16892] [395.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:33:47.141] [bmv2] [D] [thread 16892] [395.0] [cxt 0] Pipeline 'ingress': end
[12:33:47.141] [bmv2] [D] [thread 16892] [395.0] [cxt 0] Egress port is 1
[12:33:47.141] [bmv2] [D] [thread 16894] [395.0] [cxt 0] Pipeline 'egress': start
[12:33:47.141] [bmv2] [T] [thread 16894] [395.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:33:47.141] [bmv2] [T] [thread 16894] [395.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:33:47.141] [bmv2] [D] [thread 16894] [395.0] [cxt 0] Pipeline 'egress': end
[12:33:47.141] [bmv2] [D] [thread 16894] [395.0] [cxt 0] Deparser 'deparser': start
[12:33:47.141] [bmv2] [D] [thread 16894] [395.0] [cxt 0] Updating checksum 'cksum'
[12:33:47.141] [bmv2] [D] [thread 16894] [395.0] [cxt 0] Deparsing header 'ethernet'
[12:33:47.141] [bmv2] [D] [thread 16894] [395.0] [cxt 0] Deparsing header 'resist'
[12:33:47.141] [bmv2] [D] [thread 16894] [395.0] [cxt 0] Deparsing header 'ipv4'
[12:33:47.141] [bmv2] [D] [thread 16894] [395.0] [cxt 0] Deparser 'deparser': end
[12:33:47.142] [bmv2] [D] [thread 16897] [395.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:33:52.201] [bmv2] [D] [thread 16892] [396.0] [cxt 0] Processing packet received on port 1
[12:33:52.201] [bmv2] [D] [thread 16892] [396.0] [cxt 0] Parser 'parser': start
[12:33:52.201] [bmv2] [D] [thread 16892] [396.0] [cxt 0] Parser 'parser' entering state 'start'
[12:33:52.201] [bmv2] [D] [thread 16892] [396.0] [cxt 0] Extracting header 'ethernet'
[12:33:52.201] [bmv2] [D] [thread 16892] [396.0] [cxt 0] Parser state 'start': key is 0600
[12:33:52.201] [bmv2] [T] [thread 16892] [396.0] [cxt 0] Bytes parsed: 14
[12:33:52.201] [bmv2] [D] [thread 16892] [396.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:33:52.201] [bmv2] [D] [thread 16892] [396.0] [cxt 0] Extracting header 'resist'
[12:33:52.201] [bmv2] [D] [thread 16892] [396.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:33:52.201] [bmv2] [T] [thread 16892] [396.0] [cxt 0] Bytes parsed: 30
[12:33:52.201] [bmv2] [D] [thread 16892] [396.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:33:52.201] [bmv2] [D] [thread 16892] [396.0] [cxt 0] Extracting header 'ipv4'
[12:33:52.201] [bmv2] [D] [thread 16892] [396.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:33:52.201] [bmv2] [T] [thread 16892] [396.0] [cxt 0] Bytes parsed: 50
[12:33:52.201] [bmv2] [D] [thread 16892] [396.0] [cxt 0] Parser 'parser': end
[12:33:52.201] [bmv2] [D] [thread 16892] [396.0] [cxt 0] Pipeline 'ingress': start
[12:33:52.201] [bmv2] [T] [thread 16892] [396.0] [cxt 0] Applying table 'tbl_resist171'
[12:33:52.201] [bmv2] [D] [thread 16892] [396.0] [cxt 0] Looking up key:

[12:33:52.201] [bmv2] [D] [thread 16892] [396.0] [cxt 0] Table 'tbl_resist171': miss
[12:33:52.201] [bmv2] [D] [thread 16892] [396.0] [cxt 0] Action entry is resist171 - 
[12:33:52.201] [bmv2] [T] [thread 16892] [396.0] [cxt 0] Action resist171
[12:33:52.201] [bmv2] [T] [thread 16892] [396.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:33:52.201] [bmv2] [T] [thread 16892] [396.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:33:52.201] [bmv2] [T] [thread 16892] [396.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:33:52.201] [bmv2] [T] [thread 16892] [396.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:33:52.201] [bmv2] [T] [thread 16892] [396.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:33:52.201] [bmv2] [T] [thread 16892] [396.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:33:52.201] [bmv2] [T] [thread 16892] [396.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:33:52.201] [bmv2] [T] [thread 16892] [396.0] [cxt 0] Applying table 'tbl_resist186'
[12:33:52.201] [bmv2] [D] [thread 16892] [396.0] [cxt 0] Looking up key:

[12:33:52.201] [bmv2] [D] [thread 16892] [396.0] [cxt 0] Table 'tbl_resist186': miss
[12:33:52.201] [bmv2] [D] [thread 16892] [396.0] [cxt 0] Action entry is resist186 - 
[12:33:52.201] [bmv2] [T] [thread 16892] [396.0] [cxt 0] Action resist186
[12:33:52.201] [bmv2] [T] [thread 16892] [396.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:33:52.201] [bmv2] [T] [thread 16892] [396.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:33:52.201] [bmv2] [D] [thread 16892] [396.0] [cxt 0] Looking up key:

[12:33:52.201] [bmv2] [D] [thread 16892] [396.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:33:52.201] [bmv2] [D] [thread 16892] [396.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:33:52.201] [bmv2] [T] [thread 16892] [396.0] [cxt 0] Action MyIngress.bounce_pkt
[12:33:52.201] [bmv2] [T] [thread 16892] [396.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:33:52.201] [bmv2] [T] [thread 16892] [396.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:33:52.201] [bmv2] [T] [thread 16892] [396.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:33:52.201] [bmv2] [T] [thread 16892] [396.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:33:52.201] [bmv2] [T] [thread 16892] [396.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:33:52.201] [bmv2] [T] [thread 16892] [396.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:33:52.201] [bmv2] [T] [thread 16892] [396.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:33:52.201] [bmv2] [D] [thread 16892] [396.0] [cxt 0] Pipeline 'ingress': end
[12:33:52.201] [bmv2] [D] [thread 16892] [396.0] [cxt 0] Egress port is 1
[12:33:52.202] [bmv2] [D] [thread 16894] [396.0] [cxt 0] Pipeline 'egress': start
[12:33:52.202] [bmv2] [T] [thread 16894] [396.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:33:52.202] [bmv2] [T] [thread 16894] [396.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:33:52.202] [bmv2] [D] [thread 16894] [396.0] [cxt 0] Pipeline 'egress': end
[12:33:52.202] [bmv2] [D] [thread 16894] [396.0] [cxt 0] Deparser 'deparser': start
[12:33:52.202] [bmv2] [D] [thread 16894] [396.0] [cxt 0] Updating checksum 'cksum'
[12:33:52.202] [bmv2] [D] [thread 16894] [396.0] [cxt 0] Deparsing header 'ethernet'
[12:33:52.202] [bmv2] [D] [thread 16894] [396.0] [cxt 0] Deparsing header 'resist'
[12:33:52.202] [bmv2] [D] [thread 16894] [396.0] [cxt 0] Deparsing header 'ipv4'
[12:33:52.202] [bmv2] [D] [thread 16894] [396.0] [cxt 0] Deparser 'deparser': end
[12:33:52.203] [bmv2] [D] [thread 16897] [396.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:33:57.237] [bmv2] [D] [thread 16892] [397.0] [cxt 0] Processing packet received on port 1
[12:33:57.237] [bmv2] [D] [thread 16892] [397.0] [cxt 0] Parser 'parser': start
[12:33:57.237] [bmv2] [D] [thread 16892] [397.0] [cxt 0] Parser 'parser' entering state 'start'
[12:33:57.237] [bmv2] [D] [thread 16892] [397.0] [cxt 0] Extracting header 'ethernet'
[12:33:57.237] [bmv2] [D] [thread 16892] [397.0] [cxt 0] Parser state 'start': key is 0600
[12:33:57.237] [bmv2] [T] [thread 16892] [397.0] [cxt 0] Bytes parsed: 14
[12:33:57.237] [bmv2] [D] [thread 16892] [397.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:33:57.237] [bmv2] [D] [thread 16892] [397.0] [cxt 0] Extracting header 'resist'
[12:33:57.237] [bmv2] [D] [thread 16892] [397.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:33:57.237] [bmv2] [T] [thread 16892] [397.0] [cxt 0] Bytes parsed: 30
[12:33:57.237] [bmv2] [D] [thread 16892] [397.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:33:57.237] [bmv2] [D] [thread 16892] [397.0] [cxt 0] Extracting header 'ipv4'
[12:33:57.237] [bmv2] [D] [thread 16892] [397.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:33:57.237] [bmv2] [T] [thread 16892] [397.0] [cxt 0] Bytes parsed: 50
[12:33:57.237] [bmv2] [D] [thread 16892] [397.0] [cxt 0] Parser 'parser': end
[12:33:57.237] [bmv2] [D] [thread 16892] [397.0] [cxt 0] Pipeline 'ingress': start
[12:33:57.237] [bmv2] [T] [thread 16892] [397.0] [cxt 0] Applying table 'tbl_resist171'
[12:33:57.237] [bmv2] [D] [thread 16892] [397.0] [cxt 0] Looking up key:

[12:33:57.237] [bmv2] [D] [thread 16892] [397.0] [cxt 0] Table 'tbl_resist171': miss
[12:33:57.237] [bmv2] [D] [thread 16892] [397.0] [cxt 0] Action entry is resist171 - 
[12:33:57.237] [bmv2] [T] [thread 16892] [397.0] [cxt 0] Action resist171
[12:33:57.237] [bmv2] [T] [thread 16892] [397.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:33:57.237] [bmv2] [T] [thread 16892] [397.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:33:57.237] [bmv2] [T] [thread 16892] [397.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:33:57.237] [bmv2] [T] [thread 16892] [397.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:33:57.237] [bmv2] [T] [thread 16892] [397.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:33:57.237] [bmv2] [T] [thread 16892] [397.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:33:57.237] [bmv2] [T] [thread 16892] [397.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:33:57.237] [bmv2] [T] [thread 16892] [397.0] [cxt 0] Applying table 'tbl_resist186'
[12:33:57.237] [bmv2] [D] [thread 16892] [397.0] [cxt 0] Looking up key:

[12:33:57.237] [bmv2] [D] [thread 16892] [397.0] [cxt 0] Table 'tbl_resist186': miss
[12:33:57.237] [bmv2] [D] [thread 16892] [397.0] [cxt 0] Action entry is resist186 - 
[12:33:57.237] [bmv2] [T] [thread 16892] [397.0] [cxt 0] Action resist186
[12:33:57.237] [bmv2] [T] [thread 16892] [397.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:33:57.237] [bmv2] [T] [thread 16892] [397.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:33:57.237] [bmv2] [D] [thread 16892] [397.0] [cxt 0] Looking up key:

[12:33:57.237] [bmv2] [D] [thread 16892] [397.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:33:57.237] [bmv2] [D] [thread 16892] [397.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:33:57.237] [bmv2] [T] [thread 16892] [397.0] [cxt 0] Action MyIngress.bounce_pkt
[12:33:57.237] [bmv2] [T] [thread 16892] [397.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:33:57.237] [bmv2] [T] [thread 16892] [397.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:33:57.237] [bmv2] [T] [thread 16892] [397.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:33:57.237] [bmv2] [T] [thread 16892] [397.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:33:57.237] [bmv2] [T] [thread 16892] [397.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:33:57.237] [bmv2] [T] [thread 16892] [397.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:33:57.237] [bmv2] [T] [thread 16892] [397.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:33:57.237] [bmv2] [D] [thread 16892] [397.0] [cxt 0] Pipeline 'ingress': end
[12:33:57.237] [bmv2] [D] [thread 16892] [397.0] [cxt 0] Egress port is 1
[12:33:57.238] [bmv2] [D] [thread 16894] [397.0] [cxt 0] Pipeline 'egress': start
[12:33:57.238] [bmv2] [T] [thread 16894] [397.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:33:57.238] [bmv2] [T] [thread 16894] [397.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:33:57.238] [bmv2] [D] [thread 16894] [397.0] [cxt 0] Pipeline 'egress': end
[12:33:57.238] [bmv2] [D] [thread 16894] [397.0] [cxt 0] Deparser 'deparser': start
[12:33:57.238] [bmv2] [D] [thread 16894] [397.0] [cxt 0] Updating checksum 'cksum'
[12:33:57.238] [bmv2] [D] [thread 16894] [397.0] [cxt 0] Deparsing header 'ethernet'
[12:33:57.238] [bmv2] [D] [thread 16894] [397.0] [cxt 0] Deparsing header 'resist'
[12:33:57.238] [bmv2] [D] [thread 16894] [397.0] [cxt 0] Deparsing header 'ipv4'
[12:33:57.238] [bmv2] [D] [thread 16894] [397.0] [cxt 0] Deparser 'deparser': end
[12:33:57.238] [bmv2] [D] [thread 16897] [397.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:33:57.565] [bmv2] [T] [thread 18193] bm_register_read_all
[12:33:58.179] [bmv2] [T] [thread 18193] bm_register_read_all
[12:34:02.083] [bmv2] [T] [thread 18193] bm_register_read_all
[12:34:02.270] [bmv2] [D] [thread 16892] [398.0] [cxt 0] Processing packet received on port 1
[12:34:02.270] [bmv2] [D] [thread 16892] [398.0] [cxt 0] Parser 'parser': start
[12:34:02.270] [bmv2] [D] [thread 16892] [398.0] [cxt 0] Parser 'parser' entering state 'start'
[12:34:02.270] [bmv2] [D] [thread 16892] [398.0] [cxt 0] Extracting header 'ethernet'
[12:34:02.270] [bmv2] [D] [thread 16892] [398.0] [cxt 0] Parser state 'start': key is 0600
[12:34:02.270] [bmv2] [T] [thread 16892] [398.0] [cxt 0] Bytes parsed: 14
[12:34:02.270] [bmv2] [D] [thread 16892] [398.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:34:02.270] [bmv2] [D] [thread 16892] [398.0] [cxt 0] Extracting header 'resist'
[12:34:02.270] [bmv2] [D] [thread 16892] [398.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:34:02.270] [bmv2] [T] [thread 16892] [398.0] [cxt 0] Bytes parsed: 30
[12:34:02.270] [bmv2] [D] [thread 16892] [398.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:34:02.270] [bmv2] [D] [thread 16892] [398.0] [cxt 0] Extracting header 'ipv4'
[12:34:02.270] [bmv2] [D] [thread 16892] [398.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:34:02.270] [bmv2] [T] [thread 16892] [398.0] [cxt 0] Bytes parsed: 50
[12:34:02.270] [bmv2] [D] [thread 16892] [398.0] [cxt 0] Parser 'parser': end
[12:34:02.270] [bmv2] [D] [thread 16892] [398.0] [cxt 0] Pipeline 'ingress': start
[12:34:02.270] [bmv2] [T] [thread 16892] [398.0] [cxt 0] Applying table 'tbl_resist171'
[12:34:02.271] [bmv2] [D] [thread 16892] [398.0] [cxt 0] Looking up key:

[12:34:02.271] [bmv2] [D] [thread 16892] [398.0] [cxt 0] Table 'tbl_resist171': miss
[12:34:02.271] [bmv2] [D] [thread 16892] [398.0] [cxt 0] Action entry is resist171 - 
[12:34:02.271] [bmv2] [T] [thread 16892] [398.0] [cxt 0] Action resist171
[12:34:02.271] [bmv2] [T] [thread 16892] [398.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:34:02.271] [bmv2] [T] [thread 16892] [398.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:34:02.271] [bmv2] [T] [thread 16892] [398.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:34:02.271] [bmv2] [T] [thread 16892] [398.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:34:02.271] [bmv2] [T] [thread 16892] [398.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:34:02.271] [bmv2] [T] [thread 16892] [398.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:34:02.271] [bmv2] [T] [thread 16892] [398.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:34:02.271] [bmv2] [T] [thread 16892] [398.0] [cxt 0] Applying table 'tbl_resist186'
[12:34:02.271] [bmv2] [D] [thread 16892] [398.0] [cxt 0] Looking up key:

[12:34:02.271] [bmv2] [D] [thread 16892] [398.0] [cxt 0] Table 'tbl_resist186': miss
[12:34:02.271] [bmv2] [D] [thread 16892] [398.0] [cxt 0] Action entry is resist186 - 
[12:34:02.271] [bmv2] [T] [thread 16892] [398.0] [cxt 0] Action resist186
[12:34:02.271] [bmv2] [T] [thread 16892] [398.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:34:02.271] [bmv2] [T] [thread 16892] [398.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:34:02.271] [bmv2] [D] [thread 16892] [398.0] [cxt 0] Looking up key:

[12:34:02.271] [bmv2] [D] [thread 16892] [398.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:34:02.271] [bmv2] [D] [thread 16892] [398.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:34:02.271] [bmv2] [T] [thread 16892] [398.0] [cxt 0] Action MyIngress.bounce_pkt
[12:34:02.271] [bmv2] [T] [thread 16892] [398.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:34:02.271] [bmv2] [T] [thread 16892] [398.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:34:02.271] [bmv2] [T] [thread 16892] [398.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:34:02.271] [bmv2] [T] [thread 16892] [398.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:34:02.271] [bmv2] [T] [thread 16892] [398.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:34:02.271] [bmv2] [T] [thread 16892] [398.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:34:02.271] [bmv2] [T] [thread 16892] [398.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:34:02.271] [bmv2] [D] [thread 16892] [398.0] [cxt 0] Pipeline 'ingress': end
[12:34:02.271] [bmv2] [D] [thread 16892] [398.0] [cxt 0] Egress port is 1
[12:34:02.271] [bmv2] [D] [thread 16894] [398.0] [cxt 0] Pipeline 'egress': start
[12:34:02.271] [bmv2] [T] [thread 16894] [398.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:34:02.271] [bmv2] [T] [thread 16894] [398.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:34:02.271] [bmv2] [D] [thread 16894] [398.0] [cxt 0] Pipeline 'egress': end
[12:34:02.271] [bmv2] [D] [thread 16894] [398.0] [cxt 0] Deparser 'deparser': start
[12:34:02.271] [bmv2] [D] [thread 16894] [398.0] [cxt 0] Updating checksum 'cksum'
[12:34:02.271] [bmv2] [D] [thread 16894] [398.0] [cxt 0] Deparsing header 'ethernet'
[12:34:02.271] [bmv2] [D] [thread 16894] [398.0] [cxt 0] Deparsing header 'resist'
[12:34:02.271] [bmv2] [D] [thread 16894] [398.0] [cxt 0] Deparsing header 'ipv4'
[12:34:02.271] [bmv2] [D] [thread 16894] [398.0] [cxt 0] Deparser 'deparser': end
[12:34:02.272] [bmv2] [D] [thread 16897] [398.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:34:03.540] [bmv2] [T] [thread 18193] bm_register_read_all
[12:34:04.340] [bmv2] [T] [thread 18193] bm_register_read_all
[12:34:07.304] [bmv2] [D] [thread 16892] [399.0] [cxt 0] Processing packet received on port 1
[12:34:07.305] [bmv2] [D] [thread 16892] [399.0] [cxt 0] Parser 'parser': start
[12:34:07.305] [bmv2] [D] [thread 16892] [399.0] [cxt 0] Parser 'parser' entering state 'start'
[12:34:07.305] [bmv2] [D] [thread 16892] [399.0] [cxt 0] Extracting header 'ethernet'
[12:34:07.305] [bmv2] [D] [thread 16892] [399.0] [cxt 0] Parser state 'start': key is 0600
[12:34:07.305] [bmv2] [T] [thread 16892] [399.0] [cxt 0] Bytes parsed: 14
[12:34:07.305] [bmv2] [D] [thread 16892] [399.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:34:07.305] [bmv2] [D] [thread 16892] [399.0] [cxt 0] Extracting header 'resist'
[12:34:07.305] [bmv2] [D] [thread 16892] [399.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:34:07.305] [bmv2] [T] [thread 16892] [399.0] [cxt 0] Bytes parsed: 30
[12:34:07.305] [bmv2] [D] [thread 16892] [399.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:34:07.305] [bmv2] [D] [thread 16892] [399.0] [cxt 0] Extracting header 'ipv4'
[12:34:07.305] [bmv2] [D] [thread 16892] [399.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:34:07.305] [bmv2] [T] [thread 16892] [399.0] [cxt 0] Bytes parsed: 50
[12:34:07.305] [bmv2] [D] [thread 16892] [399.0] [cxt 0] Parser 'parser': end
[12:34:07.305] [bmv2] [D] [thread 16892] [399.0] [cxt 0] Pipeline 'ingress': start
[12:34:07.305] [bmv2] [T] [thread 16892] [399.0] [cxt 0] Applying table 'tbl_resist171'
[12:34:07.305] [bmv2] [D] [thread 16892] [399.0] [cxt 0] Looking up key:

[12:34:07.305] [bmv2] [D] [thread 16892] [399.0] [cxt 0] Table 'tbl_resist171': miss
[12:34:07.305] [bmv2] [D] [thread 16892] [399.0] [cxt 0] Action entry is resist171 - 
[12:34:07.305] [bmv2] [T] [thread 16892] [399.0] [cxt 0] Action resist171
[12:34:07.305] [bmv2] [T] [thread 16892] [399.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:34:07.305] [bmv2] [T] [thread 16892] [399.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:34:07.305] [bmv2] [T] [thread 16892] [399.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:34:07.305] [bmv2] [T] [thread 16892] [399.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:34:07.305] [bmv2] [T] [thread 16892] [399.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:34:07.305] [bmv2] [T] [thread 16892] [399.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:34:07.305] [bmv2] [T] [thread 16892] [399.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:34:07.305] [bmv2] [T] [thread 16892] [399.0] [cxt 0] Applying table 'tbl_resist186'
[12:34:07.305] [bmv2] [D] [thread 16892] [399.0] [cxt 0] Looking up key:

[12:34:07.305] [bmv2] [D] [thread 16892] [399.0] [cxt 0] Table 'tbl_resist186': miss
[12:34:07.305] [bmv2] [D] [thread 16892] [399.0] [cxt 0] Action entry is resist186 - 
[12:34:07.305] [bmv2] [T] [thread 16892] [399.0] [cxt 0] Action resist186
[12:34:07.305] [bmv2] [T] [thread 16892] [399.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:34:07.305] [bmv2] [T] [thread 16892] [399.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:34:07.305] [bmv2] [D] [thread 16892] [399.0] [cxt 0] Looking up key:

[12:34:07.305] [bmv2] [D] [thread 16892] [399.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:34:07.305] [bmv2] [D] [thread 16892] [399.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:34:07.305] [bmv2] [T] [thread 16892] [399.0] [cxt 0] Action MyIngress.bounce_pkt
[12:34:07.305] [bmv2] [T] [thread 16892] [399.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:34:07.305] [bmv2] [T] [thread 16892] [399.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:34:07.305] [bmv2] [T] [thread 16892] [399.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:34:07.305] [bmv2] [T] [thread 16892] [399.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:34:07.305] [bmv2] [T] [thread 16892] [399.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:34:07.305] [bmv2] [T] [thread 16892] [399.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:34:07.305] [bmv2] [T] [thread 16892] [399.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:34:07.305] [bmv2] [D] [thread 16892] [399.0] [cxt 0] Pipeline 'ingress': end
[12:34:07.305] [bmv2] [D] [thread 16892] [399.0] [cxt 0] Egress port is 1
[12:34:07.305] [bmv2] [D] [thread 16894] [399.0] [cxt 0] Pipeline 'egress': start
[12:34:07.305] [bmv2] [T] [thread 16894] [399.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:34:07.305] [bmv2] [T] [thread 16894] [399.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:34:07.305] [bmv2] [D] [thread 16894] [399.0] [cxt 0] Pipeline 'egress': end
[12:34:07.305] [bmv2] [D] [thread 16894] [399.0] [cxt 0] Deparser 'deparser': start
[12:34:07.305] [bmv2] [D] [thread 16894] [399.0] [cxt 0] Updating checksum 'cksum'
[12:34:07.305] [bmv2] [D] [thread 16894] [399.0] [cxt 0] Deparsing header 'ethernet'
[12:34:07.305] [bmv2] [D] [thread 16894] [399.0] [cxt 0] Deparsing header 'resist'
[12:34:07.305] [bmv2] [D] [thread 16894] [399.0] [cxt 0] Deparsing header 'ipv4'
[12:34:07.305] [bmv2] [D] [thread 16894] [399.0] [cxt 0] Deparser 'deparser': end
[12:34:07.305] [bmv2] [D] [thread 16897] [399.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:34:11.316] [bmv2] [D] [thread 16892] [400.0] [cxt 0] Processing packet received on port 29
[12:34:11.316] [bmv2] [D] [thread 16892] [400.0] [cxt 0] Parser 'parser': start
[12:34:11.316] [bmv2] [D] [thread 16892] [400.0] [cxt 0] Parser 'parser' entering state 'start'
[12:34:11.316] [bmv2] [D] [thread 16892] [400.0] [cxt 0] Extracting header 'ethernet'
[12:34:11.316] [bmv2] [D] [thread 16892] [400.0] [cxt 0] Parser state 'start': key is 86dd
[12:34:11.316] [bmv2] [T] [thread 16892] [400.0] [cxt 0] Bytes parsed: 14
[12:34:11.316] [bmv2] [D] [thread 16892] [400.0] [cxt 0] Parser 'parser': end
[12:34:11.316] [bmv2] [D] [thread 16892] [400.0] [cxt 0] Pipeline 'ingress': start
[12:34:11.316] [bmv2] [T] [thread 16892] [400.0] [cxt 0] Applying table 'tbl_resist171'
[12:34:11.316] [bmv2] [D] [thread 16892] [400.0] [cxt 0] Looking up key:

[12:34:11.316] [bmv2] [D] [thread 16892] [400.0] [cxt 0] Table 'tbl_resist171': miss
[12:34:11.316] [bmv2] [D] [thread 16892] [400.0] [cxt 0] Action entry is resist171 - 
[12:34:11.316] [bmv2] [T] [thread 16892] [400.0] [cxt 0] Action resist171
[12:34:11.316] [bmv2] [T] [thread 16892] [400.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:34:11.316] [bmv2] [T] [thread 16892] [400.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:34:11.316] [bmv2] [T] [thread 16892] [400.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:34:11.316] [bmv2] [T] [thread 16892] [400.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:34:11.316] [bmv2] [T] [thread 16892] [400.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:34:11.316] [bmv2] [T] [thread 16892] [400.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:34:11.316] [bmv2] [D] [thread 16892] [400.0] [cxt 0] Pipeline 'ingress': end
[12:34:11.316] [bmv2] [D] [thread 16892] [400.0] [cxt 0] Egress port is 0
[12:34:11.316] [bmv2] [D] [thread 16893] [400.0] [cxt 0] Pipeline 'egress': start
[12:34:11.316] [bmv2] [T] [thread 16893] [400.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:34:11.316] [bmv2] [T] [thread 16893] [400.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:34:11.316] [bmv2] [D] [thread 16893] [400.0] [cxt 0] Pipeline 'egress': end
[12:34:11.316] [bmv2] [D] [thread 16893] [400.0] [cxt 0] Deparser 'deparser': start
[12:34:11.316] [bmv2] [T] [thread 16893] [400.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:34:11.316] [bmv2] [D] [thread 16893] [400.0] [cxt 0] Deparsing header 'ethernet'
[12:34:11.316] [bmv2] [D] [thread 16893] [400.0] [cxt 0] Deparser 'deparser': end
[12:34:11.316] [bmv2] [D] [thread 16897] [400.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:34:12.337] [bmv2] [D] [thread 16892] [401.0] [cxt 0] Processing packet received on port 1
[12:34:12.337] [bmv2] [D] [thread 16892] [401.0] [cxt 0] Parser 'parser': start
[12:34:12.337] [bmv2] [D] [thread 16892] [401.0] [cxt 0] Parser 'parser' entering state 'start'
[12:34:12.337] [bmv2] [D] [thread 16892] [401.0] [cxt 0] Extracting header 'ethernet'
[12:34:12.337] [bmv2] [D] [thread 16892] [401.0] [cxt 0] Parser state 'start': key is 0600
[12:34:12.337] [bmv2] [T] [thread 16892] [401.0] [cxt 0] Bytes parsed: 14
[12:34:12.337] [bmv2] [D] [thread 16892] [401.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:34:12.337] [bmv2] [D] [thread 16892] [401.0] [cxt 0] Extracting header 'resist'
[12:34:12.337] [bmv2] [D] [thread 16892] [401.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:34:12.337] [bmv2] [T] [thread 16892] [401.0] [cxt 0] Bytes parsed: 30
[12:34:12.337] [bmv2] [D] [thread 16892] [401.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:34:12.338] [bmv2] [D] [thread 16892] [401.0] [cxt 0] Extracting header 'ipv4'
[12:34:12.338] [bmv2] [D] [thread 16892] [401.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:34:12.338] [bmv2] [T] [thread 16892] [401.0] [cxt 0] Bytes parsed: 50
[12:34:12.338] [bmv2] [D] [thread 16892] [401.0] [cxt 0] Parser 'parser': end
[12:34:12.338] [bmv2] [D] [thread 16892] [401.0] [cxt 0] Pipeline 'ingress': start
[12:34:12.338] [bmv2] [T] [thread 16892] [401.0] [cxt 0] Applying table 'tbl_resist171'
[12:34:12.338] [bmv2] [D] [thread 16892] [401.0] [cxt 0] Looking up key:

[12:34:12.338] [bmv2] [D] [thread 16892] [401.0] [cxt 0] Table 'tbl_resist171': miss
[12:34:12.338] [bmv2] [D] [thread 16892] [401.0] [cxt 0] Action entry is resist171 - 
[12:34:12.338] [bmv2] [T] [thread 16892] [401.0] [cxt 0] Action resist171
[12:34:12.338] [bmv2] [T] [thread 16892] [401.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:34:12.338] [bmv2] [T] [thread 16892] [401.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:34:12.338] [bmv2] [T] [thread 16892] [401.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:34:12.338] [bmv2] [T] [thread 16892] [401.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:34:12.338] [bmv2] [T] [thread 16892] [401.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:34:12.338] [bmv2] [T] [thread 16892] [401.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:34:12.338] [bmv2] [T] [thread 16892] [401.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:34:12.338] [bmv2] [T] [thread 16892] [401.0] [cxt 0] Applying table 'tbl_resist186'
[12:34:12.338] [bmv2] [D] [thread 16892] [401.0] [cxt 0] Looking up key:

[12:34:12.338] [bmv2] [D] [thread 16892] [401.0] [cxt 0] Table 'tbl_resist186': miss
[12:34:12.338] [bmv2] [D] [thread 16892] [401.0] [cxt 0] Action entry is resist186 - 
[12:34:12.338] [bmv2] [T] [thread 16892] [401.0] [cxt 0] Action resist186
[12:34:12.338] [bmv2] [T] [thread 16892] [401.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:34:12.338] [bmv2] [T] [thread 16892] [401.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:34:12.338] [bmv2] [D] [thread 16892] [401.0] [cxt 0] Looking up key:

[12:34:12.338] [bmv2] [D] [thread 16892] [401.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:34:12.338] [bmv2] [D] [thread 16892] [401.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:34:12.338] [bmv2] [T] [thread 16892] [401.0] [cxt 0] Action MyIngress.bounce_pkt
[12:34:12.338] [bmv2] [T] [thread 16892] [401.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:34:12.338] [bmv2] [T] [thread 16892] [401.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:34:12.338] [bmv2] [T] [thread 16892] [401.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:34:12.338] [bmv2] [T] [thread 16892] [401.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:34:12.338] [bmv2] [T] [thread 16892] [401.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:34:12.338] [bmv2] [T] [thread 16892] [401.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:34:12.338] [bmv2] [T] [thread 16892] [401.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:34:12.338] [bmv2] [D] [thread 16892] [401.0] [cxt 0] Pipeline 'ingress': end
[12:34:12.338] [bmv2] [D] [thread 16892] [401.0] [cxt 0] Egress port is 1
[12:34:12.338] [bmv2] [D] [thread 16894] [401.0] [cxt 0] Pipeline 'egress': start
[12:34:12.338] [bmv2] [T] [thread 16894] [401.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:34:12.338] [bmv2] [T] [thread 16894] [401.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:34:12.338] [bmv2] [D] [thread 16894] [401.0] [cxt 0] Pipeline 'egress': end
[12:34:12.338] [bmv2] [D] [thread 16894] [401.0] [cxt 0] Deparser 'deparser': start
[12:34:12.338] [bmv2] [D] [thread 16894] [401.0] [cxt 0] Updating checksum 'cksum'
[12:34:12.338] [bmv2] [D] [thread 16894] [401.0] [cxt 0] Deparsing header 'ethernet'
[12:34:12.338] [bmv2] [D] [thread 16894] [401.0] [cxt 0] Deparsing header 'resist'
[12:34:12.338] [bmv2] [D] [thread 16894] [401.0] [cxt 0] Deparsing header 'ipv4'
[12:34:12.338] [bmv2] [D] [thread 16894] [401.0] [cxt 0] Deparser 'deparser': end
[12:34:12.338] [bmv2] [D] [thread 16897] [401.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:34:17.372] [bmv2] [D] [thread 16892] [402.0] [cxt 0] Processing packet received on port 1
[12:34:17.372] [bmv2] [D] [thread 16892] [402.0] [cxt 0] Parser 'parser': start
[12:34:17.372] [bmv2] [D] [thread 16892] [402.0] [cxt 0] Parser 'parser' entering state 'start'
[12:34:17.372] [bmv2] [D] [thread 16892] [402.0] [cxt 0] Extracting header 'ethernet'
[12:34:17.372] [bmv2] [D] [thread 16892] [402.0] [cxt 0] Parser state 'start': key is 0600
[12:34:17.372] [bmv2] [T] [thread 16892] [402.0] [cxt 0] Bytes parsed: 14
[12:34:17.372] [bmv2] [D] [thread 16892] [402.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:34:17.372] [bmv2] [D] [thread 16892] [402.0] [cxt 0] Extracting header 'resist'
[12:34:17.372] [bmv2] [D] [thread 16892] [402.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:34:17.372] [bmv2] [T] [thread 16892] [402.0] [cxt 0] Bytes parsed: 30
[12:34:17.372] [bmv2] [D] [thread 16892] [402.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:34:17.372] [bmv2] [D] [thread 16892] [402.0] [cxt 0] Extracting header 'ipv4'
[12:34:17.372] [bmv2] [D] [thread 16892] [402.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:34:17.372] [bmv2] [T] [thread 16892] [402.0] [cxt 0] Bytes parsed: 50
[12:34:17.372] [bmv2] [D] [thread 16892] [402.0] [cxt 0] Parser 'parser': end
[12:34:17.372] [bmv2] [D] [thread 16892] [402.0] [cxt 0] Pipeline 'ingress': start
[12:34:17.372] [bmv2] [T] [thread 16892] [402.0] [cxt 0] Applying table 'tbl_resist171'
[12:34:17.372] [bmv2] [D] [thread 16892] [402.0] [cxt 0] Looking up key:

[12:34:17.372] [bmv2] [D] [thread 16892] [402.0] [cxt 0] Table 'tbl_resist171': miss
[12:34:17.372] [bmv2] [D] [thread 16892] [402.0] [cxt 0] Action entry is resist171 - 
[12:34:17.372] [bmv2] [T] [thread 16892] [402.0] [cxt 0] Action resist171
[12:34:17.372] [bmv2] [T] [thread 16892] [402.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:34:17.372] [bmv2] [T] [thread 16892] [402.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:34:17.372] [bmv2] [T] [thread 16892] [402.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:34:17.372] [bmv2] [T] [thread 16892] [402.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:34:17.372] [bmv2] [T] [thread 16892] [402.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:34:17.372] [bmv2] [T] [thread 16892] [402.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:34:17.372] [bmv2] [T] [thread 16892] [402.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:34:17.372] [bmv2] [T] [thread 16892] [402.0] [cxt 0] Applying table 'tbl_resist186'
[12:34:17.372] [bmv2] [D] [thread 16892] [402.0] [cxt 0] Looking up key:

[12:34:17.372] [bmv2] [D] [thread 16892] [402.0] [cxt 0] Table 'tbl_resist186': miss
[12:34:17.372] [bmv2] [D] [thread 16892] [402.0] [cxt 0] Action entry is resist186 - 
[12:34:17.372] [bmv2] [T] [thread 16892] [402.0] [cxt 0] Action resist186
[12:34:17.372] [bmv2] [T] [thread 16892] [402.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:34:17.372] [bmv2] [T] [thread 16892] [402.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:34:17.372] [bmv2] [D] [thread 16892] [402.0] [cxt 0] Looking up key:

[12:34:17.372] [bmv2] [D] [thread 16892] [402.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:34:17.372] [bmv2] [D] [thread 16892] [402.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:34:17.372] [bmv2] [T] [thread 16892] [402.0] [cxt 0] Action MyIngress.bounce_pkt
[12:34:17.372] [bmv2] [T] [thread 16892] [402.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:34:17.373] [bmv2] [T] [thread 16892] [402.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:34:17.373] [bmv2] [T] [thread 16892] [402.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:34:17.373] [bmv2] [T] [thread 16892] [402.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:34:17.373] [bmv2] [T] [thread 16892] [402.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:34:17.373] [bmv2] [T] [thread 16892] [402.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:34:17.373] [bmv2] [T] [thread 16892] [402.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:34:17.373] [bmv2] [D] [thread 16892] [402.0] [cxt 0] Pipeline 'ingress': end
[12:34:17.373] [bmv2] [D] [thread 16892] [402.0] [cxt 0] Egress port is 1
[12:34:17.373] [bmv2] [D] [thread 16894] [402.0] [cxt 0] Pipeline 'egress': start
[12:34:17.373] [bmv2] [T] [thread 16894] [402.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:34:17.373] [bmv2] [T] [thread 16894] [402.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:34:17.373] [bmv2] [D] [thread 16894] [402.0] [cxt 0] Pipeline 'egress': end
[12:34:17.373] [bmv2] [D] [thread 16894] [402.0] [cxt 0] Deparser 'deparser': start
[12:34:17.373] [bmv2] [D] [thread 16894] [402.0] [cxt 0] Updating checksum 'cksum'
[12:34:17.373] [bmv2] [D] [thread 16894] [402.0] [cxt 0] Deparsing header 'ethernet'
[12:34:17.373] [bmv2] [D] [thread 16894] [402.0] [cxt 0] Deparsing header 'resist'
[12:34:17.373] [bmv2] [D] [thread 16894] [402.0] [cxt 0] Deparsing header 'ipv4'
[12:34:17.373] [bmv2] [D] [thread 16894] [402.0] [cxt 0] Deparser 'deparser': end
[12:34:17.373] [bmv2] [D] [thread 16897] [402.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:34:22.417] [bmv2] [D] [thread 16892] [403.0] [cxt 0] Processing packet received on port 1
[12:34:22.417] [bmv2] [D] [thread 16892] [403.0] [cxt 0] Parser 'parser': start
[12:34:22.417] [bmv2] [D] [thread 16892] [403.0] [cxt 0] Parser 'parser' entering state 'start'
[12:34:22.417] [bmv2] [D] [thread 16892] [403.0] [cxt 0] Extracting header 'ethernet'
[12:34:22.417] [bmv2] [D] [thread 16892] [403.0] [cxt 0] Parser state 'start': key is 0600
[12:34:22.417] [bmv2] [T] [thread 16892] [403.0] [cxt 0] Bytes parsed: 14
[12:34:22.417] [bmv2] [D] [thread 16892] [403.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:34:22.417] [bmv2] [D] [thread 16892] [403.0] [cxt 0] Extracting header 'resist'
[12:34:22.417] [bmv2] [D] [thread 16892] [403.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:34:22.417] [bmv2] [T] [thread 16892] [403.0] [cxt 0] Bytes parsed: 30
[12:34:22.417] [bmv2] [D] [thread 16892] [403.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:34:22.417] [bmv2] [D] [thread 16892] [403.0] [cxt 0] Extracting header 'ipv4'
[12:34:22.417] [bmv2] [D] [thread 16892] [403.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:34:22.417] [bmv2] [T] [thread 16892] [403.0] [cxt 0] Bytes parsed: 50
[12:34:22.417] [bmv2] [D] [thread 16892] [403.0] [cxt 0] Parser 'parser': end
[12:34:22.417] [bmv2] [D] [thread 16892] [403.0] [cxt 0] Pipeline 'ingress': start
[12:34:22.417] [bmv2] [T] [thread 16892] [403.0] [cxt 0] Applying table 'tbl_resist171'
[12:34:22.417] [bmv2] [D] [thread 16892] [403.0] [cxt 0] Looking up key:

[12:34:22.417] [bmv2] [D] [thread 16892] [403.0] [cxt 0] Table 'tbl_resist171': miss
[12:34:22.417] [bmv2] [D] [thread 16892] [403.0] [cxt 0] Action entry is resist171 - 
[12:34:22.417] [bmv2] [T] [thread 16892] [403.0] [cxt 0] Action resist171
[12:34:22.417] [bmv2] [T] [thread 16892] [403.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:34:22.417] [bmv2] [T] [thread 16892] [403.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:34:22.417] [bmv2] [T] [thread 16892] [403.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:34:22.417] [bmv2] [T] [thread 16892] [403.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:34:22.417] [bmv2] [T] [thread 16892] [403.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:34:22.417] [bmv2] [T] [thread 16892] [403.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:34:22.417] [bmv2] [T] [thread 16892] [403.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:34:22.417] [bmv2] [T] [thread 16892] [403.0] [cxt 0] Applying table 'tbl_resist186'
[12:34:22.417] [bmv2] [D] [thread 16892] [403.0] [cxt 0] Looking up key:

[12:34:22.417] [bmv2] [D] [thread 16892] [403.0] [cxt 0] Table 'tbl_resist186': miss
[12:34:22.417] [bmv2] [D] [thread 16892] [403.0] [cxt 0] Action entry is resist186 - 
[12:34:22.417] [bmv2] [T] [thread 16892] [403.0] [cxt 0] Action resist186
[12:34:22.417] [bmv2] [T] [thread 16892] [403.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:34:22.417] [bmv2] [T] [thread 16892] [403.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:34:22.417] [bmv2] [D] [thread 16892] [403.0] [cxt 0] Looking up key:

[12:34:22.417] [bmv2] [D] [thread 16892] [403.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:34:22.417] [bmv2] [D] [thread 16892] [403.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:34:22.417] [bmv2] [T] [thread 16892] [403.0] [cxt 0] Action MyIngress.bounce_pkt
[12:34:22.417] [bmv2] [T] [thread 16892] [403.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:34:22.417] [bmv2] [T] [thread 16892] [403.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:34:22.417] [bmv2] [T] [thread 16892] [403.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:34:22.417] [bmv2] [T] [thread 16892] [403.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:34:22.417] [bmv2] [T] [thread 16892] [403.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:34:22.417] [bmv2] [T] [thread 16892] [403.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:34:22.417] [bmv2] [T] [thread 16892] [403.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:34:22.417] [bmv2] [D] [thread 16892] [403.0] [cxt 0] Pipeline 'ingress': end
[12:34:22.417] [bmv2] [D] [thread 16892] [403.0] [cxt 0] Egress port is 1
[12:34:22.417] [bmv2] [D] [thread 16894] [403.0] [cxt 0] Pipeline 'egress': start
[12:34:22.417] [bmv2] [T] [thread 16894] [403.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:34:22.417] [bmv2] [T] [thread 16894] [403.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:34:22.417] [bmv2] [D] [thread 16894] [403.0] [cxt 0] Pipeline 'egress': end
[12:34:22.417] [bmv2] [D] [thread 16894] [403.0] [cxt 0] Deparser 'deparser': start
[12:34:22.417] [bmv2] [D] [thread 16894] [403.0] [cxt 0] Updating checksum 'cksum'
[12:34:22.417] [bmv2] [D] [thread 16894] [403.0] [cxt 0] Deparsing header 'ethernet'
[12:34:22.417] [bmv2] [D] [thread 16894] [403.0] [cxt 0] Deparsing header 'resist'
[12:34:22.417] [bmv2] [D] [thread 16894] [403.0] [cxt 0] Deparsing header 'ipv4'
[12:34:22.417] [bmv2] [D] [thread 16894] [403.0] [cxt 0] Deparser 'deparser': end
[12:34:22.417] [bmv2] [D] [thread 16897] [403.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:34:27.452] [bmv2] [D] [thread 16892] [404.0] [cxt 0] Processing packet received on port 1
[12:34:27.452] [bmv2] [D] [thread 16892] [404.0] [cxt 0] Parser 'parser': start
[12:34:27.452] [bmv2] [D] [thread 16892] [404.0] [cxt 0] Parser 'parser' entering state 'start'
[12:34:27.452] [bmv2] [D] [thread 16892] [404.0] [cxt 0] Extracting header 'ethernet'
[12:34:27.452] [bmv2] [D] [thread 16892] [404.0] [cxt 0] Parser state 'start': key is 0600
[12:34:27.452] [bmv2] [T] [thread 16892] [404.0] [cxt 0] Bytes parsed: 14
[12:34:27.452] [bmv2] [D] [thread 16892] [404.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:34:27.452] [bmv2] [D] [thread 16892] [404.0] [cxt 0] Extracting header 'resist'
[12:34:27.452] [bmv2] [D] [thread 16892] [404.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:34:27.452] [bmv2] [T] [thread 16892] [404.0] [cxt 0] Bytes parsed: 30
[12:34:27.452] [bmv2] [D] [thread 16892] [404.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:34:27.452] [bmv2] [D] [thread 16892] [404.0] [cxt 0] Extracting header 'ipv4'
[12:34:27.452] [bmv2] [D] [thread 16892] [404.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:34:27.452] [bmv2] [T] [thread 16892] [404.0] [cxt 0] Bytes parsed: 50
[12:34:27.452] [bmv2] [D] [thread 16892] [404.0] [cxt 0] Parser 'parser': end
[12:34:27.452] [bmv2] [D] [thread 16892] [404.0] [cxt 0] Pipeline 'ingress': start
[12:34:27.452] [bmv2] [T] [thread 16892] [404.0] [cxt 0] Applying table 'tbl_resist171'
[12:34:27.452] [bmv2] [D] [thread 16892] [404.0] [cxt 0] Looking up key:

[12:34:27.452] [bmv2] [D] [thread 16892] [404.0] [cxt 0] Table 'tbl_resist171': miss
[12:34:27.452] [bmv2] [D] [thread 16892] [404.0] [cxt 0] Action entry is resist171 - 
[12:34:27.452] [bmv2] [T] [thread 16892] [404.0] [cxt 0] Action resist171
[12:34:27.452] [bmv2] [T] [thread 16892] [404.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:34:27.452] [bmv2] [T] [thread 16892] [404.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:34:27.452] [bmv2] [T] [thread 16892] [404.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:34:27.452] [bmv2] [T] [thread 16892] [404.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:34:27.453] [bmv2] [T] [thread 16892] [404.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:34:27.453] [bmv2] [T] [thread 16892] [404.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:34:27.453] [bmv2] [T] [thread 16892] [404.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:34:27.453] [bmv2] [T] [thread 16892] [404.0] [cxt 0] Applying table 'tbl_resist186'
[12:34:27.453] [bmv2] [D] [thread 16892] [404.0] [cxt 0] Looking up key:

[12:34:27.453] [bmv2] [D] [thread 16892] [404.0] [cxt 0] Table 'tbl_resist186': miss
[12:34:27.453] [bmv2] [D] [thread 16892] [404.0] [cxt 0] Action entry is resist186 - 
[12:34:27.453] [bmv2] [T] [thread 16892] [404.0] [cxt 0] Action resist186
[12:34:27.453] [bmv2] [T] [thread 16892] [404.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:34:27.453] [bmv2] [T] [thread 16892] [404.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:34:27.453] [bmv2] [D] [thread 16892] [404.0] [cxt 0] Looking up key:

[12:34:27.453] [bmv2] [D] [thread 16892] [404.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:34:27.453] [bmv2] [D] [thread 16892] [404.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:34:27.453] [bmv2] [T] [thread 16892] [404.0] [cxt 0] Action MyIngress.bounce_pkt
[12:34:27.453] [bmv2] [T] [thread 16892] [404.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:34:27.453] [bmv2] [T] [thread 16892] [404.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:34:27.453] [bmv2] [T] [thread 16892] [404.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:34:27.453] [bmv2] [T] [thread 16892] [404.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:34:27.453] [bmv2] [T] [thread 16892] [404.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:34:27.453] [bmv2] [T] [thread 16892] [404.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:34:27.453] [bmv2] [T] [thread 16892] [404.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:34:27.453] [bmv2] [D] [thread 16892] [404.0] [cxt 0] Pipeline 'ingress': end
[12:34:27.453] [bmv2] [D] [thread 16892] [404.0] [cxt 0] Egress port is 1
[12:34:27.453] [bmv2] [D] [thread 16894] [404.0] [cxt 0] Pipeline 'egress': start
[12:34:27.453] [bmv2] [T] [thread 16894] [404.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:34:27.453] [bmv2] [T] [thread 16894] [404.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:34:27.453] [bmv2] [D] [thread 16894] [404.0] [cxt 0] Pipeline 'egress': end
[12:34:27.453] [bmv2] [D] [thread 16894] [404.0] [cxt 0] Deparser 'deparser': start
[12:34:27.453] [bmv2] [D] [thread 16894] [404.0] [cxt 0] Updating checksum 'cksum'
[12:34:27.453] [bmv2] [D] [thread 16894] [404.0] [cxt 0] Deparsing header 'ethernet'
[12:34:27.453] [bmv2] [D] [thread 16894] [404.0] [cxt 0] Deparsing header 'resist'
[12:34:27.453] [bmv2] [D] [thread 16894] [404.0] [cxt 0] Deparsing header 'ipv4'
[12:34:27.453] [bmv2] [D] [thread 16894] [404.0] [cxt 0] Deparser 'deparser': end
[12:34:27.453] [bmv2] [D] [thread 16897] [404.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:34:27.700] [bmv2] [D] [thread 16892] [405.0] [cxt 0] Processing packet received on port 37
[12:34:27.700] [bmv2] [D] [thread 16892] [405.0] [cxt 0] Parser 'parser': start
[12:34:27.700] [bmv2] [D] [thread 16892] [405.0] [cxt 0] Parser 'parser' entering state 'start'
[12:34:27.700] [bmv2] [D] [thread 16892] [405.0] [cxt 0] Extracting header 'ethernet'
[12:34:27.700] [bmv2] [D] [thread 16892] [405.0] [cxt 0] Parser state 'start': key is 86dd
[12:34:27.700] [bmv2] [T] [thread 16892] [405.0] [cxt 0] Bytes parsed: 14
[12:34:27.700] [bmv2] [D] [thread 16892] [405.0] [cxt 0] Parser 'parser': end
[12:34:27.700] [bmv2] [D] [thread 16892] [405.0] [cxt 0] Pipeline 'ingress': start
[12:34:27.700] [bmv2] [T] [thread 16892] [405.0] [cxt 0] Applying table 'tbl_resist171'
[12:34:27.700] [bmv2] [D] [thread 16892] [405.0] [cxt 0] Looking up key:

[12:34:27.700] [bmv2] [D] [thread 16892] [405.0] [cxt 0] Table 'tbl_resist171': miss
[12:34:27.700] [bmv2] [D] [thread 16892] [405.0] [cxt 0] Action entry is resist171 - 
[12:34:27.700] [bmv2] [T] [thread 16892] [405.0] [cxt 0] Action resist171
[12:34:27.700] [bmv2] [T] [thread 16892] [405.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:34:27.700] [bmv2] [T] [thread 16892] [405.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:34:27.700] [bmv2] [T] [thread 16892] [405.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:34:27.700] [bmv2] [T] [thread 16892] [405.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:34:27.700] [bmv2] [T] [thread 16892] [405.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:34:27.700] [bmv2] [T] [thread 16892] [405.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:34:27.700] [bmv2] [D] [thread 16892] [405.0] [cxt 0] Pipeline 'ingress': end
[12:34:27.700] [bmv2] [D] [thread 16892] [405.0] [cxt 0] Egress port is 0
[12:34:27.700] [bmv2] [D] [thread 16892] [406.0] [cxt 0] Processing packet received on port 51
[12:34:27.700] [bmv2] [D] [thread 16892] [406.0] [cxt 0] Parser 'parser': start
[12:34:27.700] [bmv2] [D] [thread 16892] [406.0] [cxt 0] Parser 'parser' entering state 'start'
[12:34:27.700] [bmv2] [D] [thread 16892] [406.0] [cxt 0] Extracting header 'ethernet'
[12:34:27.700] [bmv2] [D] [thread 16892] [406.0] [cxt 0] Parser state 'start': key is 86dd
[12:34:27.700] [bmv2] [T] [thread 16892] [406.0] [cxt 0] Bytes parsed: 14
[12:34:27.700] [bmv2] [D] [thread 16892] [406.0] [cxt 0] Parser 'parser': end
[12:34:27.700] [bmv2] [D] [thread 16892] [406.0] [cxt 0] Pipeline 'ingress': start
[12:34:27.700] [bmv2] [T] [thread 16892] [406.0] [cxt 0] Applying table 'tbl_resist171'
[12:34:27.700] [bmv2] [D] [thread 16892] [406.0] [cxt 0] Looking up key:

[12:34:27.700] [bmv2] [D] [thread 16892] [406.0] [cxt 0] Table 'tbl_resist171': miss
[12:34:27.700] [bmv2] [D] [thread 16892] [406.0] [cxt 0] Action entry is resist171 - 
[12:34:27.700] [bmv2] [T] [thread 16892] [406.0] [cxt 0] Action resist171
[12:34:27.700] [bmv2] [T] [thread 16892] [406.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:34:27.700] [bmv2] [T] [thread 16892] [406.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:34:27.700] [bmv2] [T] [thread 16892] [406.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:34:27.700] [bmv2] [T] [thread 16892] [406.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:34:27.700] [bmv2] [T] [thread 16892] [406.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:34:27.700] [bmv2] [T] [thread 16892] [406.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:34:27.700] [bmv2] [D] [thread 16892] [406.0] [cxt 0] Pipeline 'ingress': end
[12:34:27.700] [bmv2] [D] [thread 16892] [406.0] [cxt 0] Egress port is 0
[12:34:27.700] [bmv2] [D] [thread 16893] [405.0] [cxt 0] Pipeline 'egress': start
[12:34:27.700] [bmv2] [T] [thread 16893] [405.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:34:27.700] [bmv2] [T] [thread 16893] [405.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:34:27.700] [bmv2] [D] [thread 16893] [405.0] [cxt 0] Pipeline 'egress': end
[12:34:27.700] [bmv2] [D] [thread 16893] [405.0] [cxt 0] Deparser 'deparser': start
[12:34:27.700] [bmv2] [T] [thread 16893] [405.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:34:27.700] [bmv2] [D] [thread 16893] [405.0] [cxt 0] Deparsing header 'ethernet'
[12:34:27.700] [bmv2] [D] [thread 16893] [405.0] [cxt 0] Deparser 'deparser': end
[12:34:27.700] [bmv2] [D] [thread 16893] [406.0] [cxt 0] Pipeline 'egress': start
[12:34:27.700] [bmv2] [T] [thread 16893] [406.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:34:27.700] [bmv2] [T] [thread 16893] [406.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:34:27.700] [bmv2] [D] [thread 16893] [406.0] [cxt 0] Pipeline 'egress': end
[12:34:27.700] [bmv2] [D] [thread 16893] [406.0] [cxt 0] Deparser 'deparser': start
[12:34:27.700] [bmv2] [T] [thread 16893] [406.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:34:27.700] [bmv2] [D] [thread 16893] [406.0] [cxt 0] Deparsing header 'ethernet'
[12:34:27.700] [bmv2] [D] [thread 16893] [406.0] [cxt 0] Deparser 'deparser': end
[12:34:27.700] [bmv2] [D] [thread 16897] [405.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:34:27.700] [bmv2] [D] [thread 16897] [406.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:34:32.502] [bmv2] [D] [thread 16892] [407.0] [cxt 0] Processing packet received on port 1
[12:34:32.505] [bmv2] [D] [thread 16892] [407.0] [cxt 0] Parser 'parser': start
[12:34:32.505] [bmv2] [D] [thread 16892] [407.0] [cxt 0] Parser 'parser' entering state 'start'
[12:34:32.505] [bmv2] [D] [thread 16892] [407.0] [cxt 0] Extracting header 'ethernet'
[12:34:32.505] [bmv2] [D] [thread 16892] [407.0] [cxt 0] Parser state 'start': key is 0600
[12:34:32.505] [bmv2] [T] [thread 16892] [407.0] [cxt 0] Bytes parsed: 14
[12:34:32.505] [bmv2] [D] [thread 16892] [407.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:34:32.505] [bmv2] [D] [thread 16892] [407.0] [cxt 0] Extracting header 'resist'
[12:34:32.505] [bmv2] [D] [thread 16892] [407.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:34:32.505] [bmv2] [T] [thread 16892] [407.0] [cxt 0] Bytes parsed: 30
[12:34:32.505] [bmv2] [D] [thread 16892] [407.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:34:32.505] [bmv2] [D] [thread 16892] [407.0] [cxt 0] Extracting header 'ipv4'
[12:34:32.505] [bmv2] [D] [thread 16892] [407.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:34:32.505] [bmv2] [T] [thread 16892] [407.0] [cxt 0] Bytes parsed: 50
[12:34:32.505] [bmv2] [D] [thread 16892] [407.0] [cxt 0] Parser 'parser': end
[12:34:32.505] [bmv2] [D] [thread 16892] [407.0] [cxt 0] Pipeline 'ingress': start
[12:34:32.505] [bmv2] [T] [thread 16892] [407.0] [cxt 0] Applying table 'tbl_resist171'
[12:34:32.505] [bmv2] [D] [thread 16892] [407.0] [cxt 0] Looking up key:

[12:34:32.505] [bmv2] [D] [thread 16892] [407.0] [cxt 0] Table 'tbl_resist171': miss
[12:34:32.505] [bmv2] [D] [thread 16892] [407.0] [cxt 0] Action entry is resist171 - 
[12:34:32.505] [bmv2] [T] [thread 16892] [407.0] [cxt 0] Action resist171
[12:34:32.505] [bmv2] [T] [thread 16892] [407.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:34:32.505] [bmv2] [T] [thread 16892] [407.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:34:32.505] [bmv2] [T] [thread 16892] [407.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:34:32.505] [bmv2] [T] [thread 16892] [407.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:34:32.505] [bmv2] [T] [thread 16892] [407.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:34:32.505] [bmv2] [T] [thread 16892] [407.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:34:32.505] [bmv2] [T] [thread 16892] [407.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:34:32.505] [bmv2] [T] [thread 16892] [407.0] [cxt 0] Applying table 'tbl_resist186'
[12:34:32.505] [bmv2] [D] [thread 16892] [407.0] [cxt 0] Looking up key:

[12:34:32.505] [bmv2] [D] [thread 16892] [407.0] [cxt 0] Table 'tbl_resist186': miss
[12:34:32.505] [bmv2] [D] [thread 16892] [407.0] [cxt 0] Action entry is resist186 - 
[12:34:32.505] [bmv2] [T] [thread 16892] [407.0] [cxt 0] Action resist186
[12:34:32.505] [bmv2] [T] [thread 16892] [407.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:34:32.505] [bmv2] [T] [thread 16892] [407.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:34:32.505] [bmv2] [D] [thread 16892] [407.0] [cxt 0] Looking up key:

[12:34:32.505] [bmv2] [D] [thread 16892] [407.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:34:32.505] [bmv2] [D] [thread 16892] [407.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:34:32.505] [bmv2] [T] [thread 16892] [407.0] [cxt 0] Action MyIngress.bounce_pkt
[12:34:32.505] [bmv2] [T] [thread 16892] [407.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:34:32.505] [bmv2] [T] [thread 16892] [407.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:34:32.505] [bmv2] [T] [thread 16892] [407.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:34:32.505] [bmv2] [T] [thread 16892] [407.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:34:32.505] [bmv2] [T] [thread 16892] [407.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:34:32.505] [bmv2] [T] [thread 16892] [407.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:34:32.505] [bmv2] [T] [thread 16892] [407.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:34:32.505] [bmv2] [D] [thread 16892] [407.0] [cxt 0] Pipeline 'ingress': end
[12:34:32.505] [bmv2] [D] [thread 16892] [407.0] [cxt 0] Egress port is 1
[12:34:32.505] [bmv2] [D] [thread 16894] [407.0] [cxt 0] Pipeline 'egress': start
[12:34:32.505] [bmv2] [T] [thread 16894] [407.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:34:32.505] [bmv2] [T] [thread 16894] [407.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:34:32.505] [bmv2] [D] [thread 16894] [407.0] [cxt 0] Pipeline 'egress': end
[12:34:32.505] [bmv2] [D] [thread 16894] [407.0] [cxt 0] Deparser 'deparser': start
[12:34:32.505] [bmv2] [D] [thread 16894] [407.0] [cxt 0] Updating checksum 'cksum'
[12:34:32.505] [bmv2] [D] [thread 16894] [407.0] [cxt 0] Deparsing header 'ethernet'
[12:34:32.505] [bmv2] [D] [thread 16894] [407.0] [cxt 0] Deparsing header 'resist'
[12:34:32.505] [bmv2] [D] [thread 16894] [407.0] [cxt 0] Deparsing header 'ipv4'
[12:34:32.505] [bmv2] [D] [thread 16894] [407.0] [cxt 0] Deparser 'deparser': end
[12:34:32.505] [bmv2] [D] [thread 16897] [407.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:34:37.567] [bmv2] [D] [thread 16892] [408.0] [cxt 0] Processing packet received on port 1
[12:34:37.567] [bmv2] [D] [thread 16892] [408.0] [cxt 0] Parser 'parser': start
[12:34:37.567] [bmv2] [D] [thread 16892] [408.0] [cxt 0] Parser 'parser' entering state 'start'
[12:34:37.567] [bmv2] [D] [thread 16892] [408.0] [cxt 0] Extracting header 'ethernet'
[12:34:37.567] [bmv2] [D] [thread 16892] [408.0] [cxt 0] Parser state 'start': key is 0600
[12:34:37.568] [bmv2] [T] [thread 16892] [408.0] [cxt 0] Bytes parsed: 14
[12:34:37.568] [bmv2] [D] [thread 16892] [408.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:34:37.568] [bmv2] [D] [thread 16892] [408.0] [cxt 0] Extracting header 'resist'
[12:34:37.568] [bmv2] [D] [thread 16892] [408.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:34:37.568] [bmv2] [T] [thread 16892] [408.0] [cxt 0] Bytes parsed: 30
[12:34:37.568] [bmv2] [D] [thread 16892] [408.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:34:37.568] [bmv2] [D] [thread 16892] [408.0] [cxt 0] Extracting header 'ipv4'
[12:34:37.568] [bmv2] [D] [thread 16892] [408.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:34:37.568] [bmv2] [T] [thread 16892] [408.0] [cxt 0] Bytes parsed: 50
[12:34:37.568] [bmv2] [D] [thread 16892] [408.0] [cxt 0] Parser 'parser': end
[12:34:37.568] [bmv2] [D] [thread 16892] [408.0] [cxt 0] Pipeline 'ingress': start
[12:34:37.568] [bmv2] [T] [thread 16892] [408.0] [cxt 0] Applying table 'tbl_resist171'
[12:34:37.568] [bmv2] [D] [thread 16892] [408.0] [cxt 0] Looking up key:

[12:34:37.568] [bmv2] [D] [thread 16892] [408.0] [cxt 0] Table 'tbl_resist171': miss
[12:34:37.568] [bmv2] [D] [thread 16892] [408.0] [cxt 0] Action entry is resist171 - 
[12:34:37.568] [bmv2] [T] [thread 16892] [408.0] [cxt 0] Action resist171
[12:34:37.568] [bmv2] [T] [thread 16892] [408.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:34:37.568] [bmv2] [T] [thread 16892] [408.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:34:37.568] [bmv2] [T] [thread 16892] [408.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:34:37.568] [bmv2] [T] [thread 16892] [408.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:34:37.568] [bmv2] [T] [thread 16892] [408.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:34:37.568] [bmv2] [T] [thread 16892] [408.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:34:37.568] [bmv2] [T] [thread 16892] [408.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:34:37.568] [bmv2] [T] [thread 16892] [408.0] [cxt 0] Applying table 'tbl_resist186'
[12:34:37.568] [bmv2] [D] [thread 16892] [408.0] [cxt 0] Looking up key:

[12:34:37.568] [bmv2] [D] [thread 16892] [408.0] [cxt 0] Table 'tbl_resist186': miss
[12:34:37.568] [bmv2] [D] [thread 16892] [408.0] [cxt 0] Action entry is resist186 - 
[12:34:37.568] [bmv2] [T] [thread 16892] [408.0] [cxt 0] Action resist186
[12:34:37.568] [bmv2] [T] [thread 16892] [408.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:34:37.568] [bmv2] [T] [thread 16892] [408.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:34:37.568] [bmv2] [D] [thread 16892] [408.0] [cxt 0] Looking up key:

[12:34:37.568] [bmv2] [D] [thread 16892] [408.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:34:37.568] [bmv2] [D] [thread 16892] [408.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:34:37.568] [bmv2] [T] [thread 16892] [408.0] [cxt 0] Action MyIngress.bounce_pkt
[12:34:37.568] [bmv2] [T] [thread 16892] [408.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:34:37.569] [bmv2] [T] [thread 16892] [408.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:34:37.569] [bmv2] [T] [thread 16892] [408.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:34:37.569] [bmv2] [T] [thread 16892] [408.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:34:37.569] [bmv2] [T] [thread 16892] [408.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:34:37.569] [bmv2] [T] [thread 16892] [408.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:34:37.569] [bmv2] [T] [thread 16892] [408.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:34:37.569] [bmv2] [D] [thread 16892] [408.0] [cxt 0] Pipeline 'ingress': end
[12:34:37.569] [bmv2] [D] [thread 16892] [408.0] [cxt 0] Egress port is 1
[12:34:37.569] [bmv2] [D] [thread 16894] [408.0] [cxt 0] Pipeline 'egress': start
[12:34:37.569] [bmv2] [T] [thread 16894] [408.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:34:37.569] [bmv2] [T] [thread 16894] [408.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:34:37.569] [bmv2] [D] [thread 16894] [408.0] [cxt 0] Pipeline 'egress': end
[12:34:37.569] [bmv2] [D] [thread 16894] [408.0] [cxt 0] Deparser 'deparser': start
[12:34:37.569] [bmv2] [D] [thread 16894] [408.0] [cxt 0] Updating checksum 'cksum'
[12:34:37.569] [bmv2] [D] [thread 16894] [408.0] [cxt 0] Deparsing header 'ethernet'
[12:34:37.569] [bmv2] [D] [thread 16894] [408.0] [cxt 0] Deparsing header 'resist'
[12:34:37.569] [bmv2] [D] [thread 16894] [408.0] [cxt 0] Deparsing header 'ipv4'
[12:34:37.569] [bmv2] [D] [thread 16894] [408.0] [cxt 0] Deparser 'deparser': end
[12:34:37.569] [bmv2] [D] [thread 16897] [408.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:34:42.599] [bmv2] [D] [thread 16892] [409.0] [cxt 0] Processing packet received on port 1
[12:34:42.600] [bmv2] [D] [thread 16892] [409.0] [cxt 0] Parser 'parser': start
[12:34:42.600] [bmv2] [D] [thread 16892] [409.0] [cxt 0] Parser 'parser' entering state 'start'
[12:34:42.600] [bmv2] [D] [thread 16892] [409.0] [cxt 0] Extracting header 'ethernet'
[12:34:42.601] [bmv2] [D] [thread 16892] [409.0] [cxt 0] Parser state 'start': key is 0600
[12:34:42.601] [bmv2] [T] [thread 16892] [409.0] [cxt 0] Bytes parsed: 14
[12:34:42.601] [bmv2] [D] [thread 16892] [409.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:34:42.601] [bmv2] [D] [thread 16892] [409.0] [cxt 0] Extracting header 'resist'
[12:34:42.601] [bmv2] [D] [thread 16892] [409.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:34:42.601] [bmv2] [T] [thread 16892] [409.0] [cxt 0] Bytes parsed: 30
[12:34:42.601] [bmv2] [D] [thread 16892] [409.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:34:42.601] [bmv2] [D] [thread 16892] [409.0] [cxt 0] Extracting header 'ipv4'
[12:34:42.601] [bmv2] [D] [thread 16892] [409.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:34:42.601] [bmv2] [T] [thread 16892] [409.0] [cxt 0] Bytes parsed: 50
[12:34:42.601] [bmv2] [D] [thread 16892] [409.0] [cxt 0] Parser 'parser': end
[12:34:42.601] [bmv2] [D] [thread 16892] [409.0] [cxt 0] Pipeline 'ingress': start
[12:34:42.601] [bmv2] [T] [thread 16892] [409.0] [cxt 0] Applying table 'tbl_resist171'
[12:34:42.601] [bmv2] [D] [thread 16892] [409.0] [cxt 0] Looking up key:

[12:34:42.601] [bmv2] [D] [thread 16892] [409.0] [cxt 0] Table 'tbl_resist171': miss
[12:34:42.601] [bmv2] [D] [thread 16892] [409.0] [cxt 0] Action entry is resist171 - 
[12:34:42.601] [bmv2] [T] [thread 16892] [409.0] [cxt 0] Action resist171
[12:34:42.601] [bmv2] [T] [thread 16892] [409.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:34:42.601] [bmv2] [T] [thread 16892] [409.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:34:42.601] [bmv2] [T] [thread 16892] [409.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:34:42.601] [bmv2] [T] [thread 16892] [409.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:34:42.601] [bmv2] [T] [thread 16892] [409.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:34:42.601] [bmv2] [T] [thread 16892] [409.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:34:42.601] [bmv2] [T] [thread 16892] [409.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:34:42.601] [bmv2] [T] [thread 16892] [409.0] [cxt 0] Applying table 'tbl_resist186'
[12:34:42.601] [bmv2] [D] [thread 16892] [409.0] [cxt 0] Looking up key:

[12:34:42.601] [bmv2] [D] [thread 16892] [409.0] [cxt 0] Table 'tbl_resist186': miss
[12:34:42.601] [bmv2] [D] [thread 16892] [409.0] [cxt 0] Action entry is resist186 - 
[12:34:42.601] [bmv2] [T] [thread 16892] [409.0] [cxt 0] Action resist186
[12:34:42.601] [bmv2] [T] [thread 16892] [409.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:34:42.601] [bmv2] [T] [thread 16892] [409.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:34:42.601] [bmv2] [D] [thread 16892] [409.0] [cxt 0] Looking up key:

[12:34:42.601] [bmv2] [D] [thread 16892] [409.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:34:42.601] [bmv2] [D] [thread 16892] [409.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:34:42.601] [bmv2] [T] [thread 16892] [409.0] [cxt 0] Action MyIngress.bounce_pkt
[12:34:42.601] [bmv2] [T] [thread 16892] [409.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:34:42.601] [bmv2] [T] [thread 16892] [409.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:34:42.601] [bmv2] [T] [thread 16892] [409.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:34:42.601] [bmv2] [T] [thread 16892] [409.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:34:42.601] [bmv2] [T] [thread 16892] [409.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:34:42.601] [bmv2] [T] [thread 16892] [409.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:34:42.601] [bmv2] [T] [thread 16892] [409.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:34:42.601] [bmv2] [D] [thread 16892] [409.0] [cxt 0] Pipeline 'ingress': end
[12:34:42.601] [bmv2] [D] [thread 16892] [409.0] [cxt 0] Egress port is 1
[12:34:42.603] [bmv2] [D] [thread 16894] [409.0] [cxt 0] Pipeline 'egress': start
[12:34:42.604] [bmv2] [T] [thread 16894] [409.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:34:42.604] [bmv2] [T] [thread 16894] [409.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:34:42.604] [bmv2] [D] [thread 16894] [409.0] [cxt 0] Pipeline 'egress': end
[12:34:42.604] [bmv2] [D] [thread 16894] [409.0] [cxt 0] Deparser 'deparser': start
[12:34:42.604] [bmv2] [D] [thread 16894] [409.0] [cxt 0] Updating checksum 'cksum'
[12:34:42.604] [bmv2] [D] [thread 16894] [409.0] [cxt 0] Deparsing header 'ethernet'
[12:34:42.604] [bmv2] [D] [thread 16894] [409.0] [cxt 0] Deparsing header 'resist'
[12:34:42.604] [bmv2] [D] [thread 16894] [409.0] [cxt 0] Deparsing header 'ipv4'
[12:34:42.604] [bmv2] [D] [thread 16894] [409.0] [cxt 0] Deparser 'deparser': end
[12:34:42.604] [bmv2] [D] [thread 16897] [409.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:34:47.640] [bmv2] [D] [thread 16892] [410.0] [cxt 0] Processing packet received on port 1
[12:34:47.640] [bmv2] [D] [thread 16892] [410.0] [cxt 0] Parser 'parser': start
[12:34:47.640] [bmv2] [D] [thread 16892] [410.0] [cxt 0] Parser 'parser' entering state 'start'
[12:34:47.640] [bmv2] [D] [thread 16892] [410.0] [cxt 0] Extracting header 'ethernet'
[12:34:47.640] [bmv2] [D] [thread 16892] [410.0] [cxt 0] Parser state 'start': key is 0600
[12:34:47.640] [bmv2] [T] [thread 16892] [410.0] [cxt 0] Bytes parsed: 14
[12:34:47.640] [bmv2] [D] [thread 16892] [410.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:34:47.640] [bmv2] [D] [thread 16892] [410.0] [cxt 0] Extracting header 'resist'
[12:34:47.640] [bmv2] [D] [thread 16892] [410.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:34:47.640] [bmv2] [T] [thread 16892] [410.0] [cxt 0] Bytes parsed: 30
[12:34:47.640] [bmv2] [D] [thread 16892] [410.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:34:47.640] [bmv2] [D] [thread 16892] [410.0] [cxt 0] Extracting header 'ipv4'
[12:34:47.640] [bmv2] [D] [thread 16892] [410.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:34:47.640] [bmv2] [T] [thread 16892] [410.0] [cxt 0] Bytes parsed: 50
[12:34:47.640] [bmv2] [D] [thread 16892] [410.0] [cxt 0] Parser 'parser': end
[12:34:47.640] [bmv2] [D] [thread 16892] [410.0] [cxt 0] Pipeline 'ingress': start
[12:34:47.640] [bmv2] [T] [thread 16892] [410.0] [cxt 0] Applying table 'tbl_resist171'
[12:34:47.640] [bmv2] [D] [thread 16892] [410.0] [cxt 0] Looking up key:

[12:34:47.640] [bmv2] [D] [thread 16892] [410.0] [cxt 0] Table 'tbl_resist171': miss
[12:34:47.640] [bmv2] [D] [thread 16892] [410.0] [cxt 0] Action entry is resist171 - 
[12:34:47.640] [bmv2] [T] [thread 16892] [410.0] [cxt 0] Action resist171
[12:34:47.640] [bmv2] [T] [thread 16892] [410.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:34:47.640] [bmv2] [T] [thread 16892] [410.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:34:47.640] [bmv2] [T] [thread 16892] [410.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:34:47.640] [bmv2] [T] [thread 16892] [410.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:34:47.640] [bmv2] [T] [thread 16892] [410.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:34:47.640] [bmv2] [T] [thread 16892] [410.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:34:47.640] [bmv2] [T] [thread 16892] [410.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:34:47.640] [bmv2] [T] [thread 16892] [410.0] [cxt 0] Applying table 'tbl_resist186'
[12:34:47.640] [bmv2] [D] [thread 16892] [410.0] [cxt 0] Looking up key:

[12:34:47.640] [bmv2] [D] [thread 16892] [410.0] [cxt 0] Table 'tbl_resist186': miss
[12:34:47.640] [bmv2] [D] [thread 16892] [410.0] [cxt 0] Action entry is resist186 - 
[12:34:47.640] [bmv2] [T] [thread 16892] [410.0] [cxt 0] Action resist186
[12:34:47.640] [bmv2] [T] [thread 16892] [410.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:34:47.640] [bmv2] [T] [thread 16892] [410.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:34:47.640] [bmv2] [D] [thread 16892] [410.0] [cxt 0] Looking up key:

[12:34:47.640] [bmv2] [D] [thread 16892] [410.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:34:47.640] [bmv2] [D] [thread 16892] [410.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:34:47.640] [bmv2] [T] [thread 16892] [410.0] [cxt 0] Action MyIngress.bounce_pkt
[12:34:47.640] [bmv2] [T] [thread 16892] [410.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:34:47.640] [bmv2] [T] [thread 16892] [410.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:34:47.640] [bmv2] [T] [thread 16892] [410.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:34:47.640] [bmv2] [T] [thread 16892] [410.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:34:47.640] [bmv2] [T] [thread 16892] [410.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:34:47.640] [bmv2] [T] [thread 16892] [410.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:34:47.640] [bmv2] [T] [thread 16892] [410.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:34:47.640] [bmv2] [D] [thread 16892] [410.0] [cxt 0] Pipeline 'ingress': end
[12:34:47.640] [bmv2] [D] [thread 16892] [410.0] [cxt 0] Egress port is 1
[12:34:47.640] [bmv2] [D] [thread 16894] [410.0] [cxt 0] Pipeline 'egress': start
[12:34:47.640] [bmv2] [T] [thread 16894] [410.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:34:47.640] [bmv2] [T] [thread 16894] [410.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:34:47.640] [bmv2] [D] [thread 16894] [410.0] [cxt 0] Pipeline 'egress': end
[12:34:47.640] [bmv2] [D] [thread 16894] [410.0] [cxt 0] Deparser 'deparser': start
[12:34:47.640] [bmv2] [D] [thread 16894] [410.0] [cxt 0] Updating checksum 'cksum'
[12:34:47.640] [bmv2] [D] [thread 16894] [410.0] [cxt 0] Deparsing header 'ethernet'
[12:34:47.640] [bmv2] [D] [thread 16894] [410.0] [cxt 0] Deparsing header 'resist'
[12:34:47.641] [bmv2] [D] [thread 16894] [410.0] [cxt 0] Deparsing header 'ipv4'
[12:34:47.641] [bmv2] [D] [thread 16894] [410.0] [cxt 0] Deparser 'deparser': end
[12:34:47.641] [bmv2] [D] [thread 16897] [410.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:34:52.677] [bmv2] [D] [thread 16892] [411.0] [cxt 0] Processing packet received on port 1
[12:34:52.677] [bmv2] [D] [thread 16892] [411.0] [cxt 0] Parser 'parser': start
[12:34:52.677] [bmv2] [D] [thread 16892] [411.0] [cxt 0] Parser 'parser' entering state 'start'
[12:34:52.677] [bmv2] [D] [thread 16892] [411.0] [cxt 0] Extracting header 'ethernet'
[12:34:52.677] [bmv2] [D] [thread 16892] [411.0] [cxt 0] Parser state 'start': key is 0600
[12:34:52.677] [bmv2] [T] [thread 16892] [411.0] [cxt 0] Bytes parsed: 14
[12:34:52.677] [bmv2] [D] [thread 16892] [411.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:34:52.677] [bmv2] [D] [thread 16892] [411.0] [cxt 0] Extracting header 'resist'
[12:34:52.677] [bmv2] [D] [thread 16892] [411.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:34:52.677] [bmv2] [T] [thread 16892] [411.0] [cxt 0] Bytes parsed: 30
[12:34:52.677] [bmv2] [D] [thread 16892] [411.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:34:52.677] [bmv2] [D] [thread 16892] [411.0] [cxt 0] Extracting header 'ipv4'
[12:34:52.677] [bmv2] [D] [thread 16892] [411.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:34:52.677] [bmv2] [T] [thread 16892] [411.0] [cxt 0] Bytes parsed: 50
[12:34:52.677] [bmv2] [D] [thread 16892] [411.0] [cxt 0] Parser 'parser': end
[12:34:52.677] [bmv2] [D] [thread 16892] [411.0] [cxt 0] Pipeline 'ingress': start
[12:34:52.677] [bmv2] [T] [thread 16892] [411.0] [cxt 0] Applying table 'tbl_resist171'
[12:34:52.677] [bmv2] [D] [thread 16892] [411.0] [cxt 0] Looking up key:

[12:34:52.677] [bmv2] [D] [thread 16892] [411.0] [cxt 0] Table 'tbl_resist171': miss
[12:34:52.677] [bmv2] [D] [thread 16892] [411.0] [cxt 0] Action entry is resist171 - 
[12:34:52.677] [bmv2] [T] [thread 16892] [411.0] [cxt 0] Action resist171
[12:34:52.677] [bmv2] [T] [thread 16892] [411.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:34:52.677] [bmv2] [T] [thread 16892] [411.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:34:52.677] [bmv2] [T] [thread 16892] [411.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:34:52.677] [bmv2] [T] [thread 16892] [411.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:34:52.677] [bmv2] [T] [thread 16892] [411.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:34:52.677] [bmv2] [T] [thread 16892] [411.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:34:52.677] [bmv2] [T] [thread 16892] [411.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:34:52.677] [bmv2] [T] [thread 16892] [411.0] [cxt 0] Applying table 'tbl_resist186'
[12:34:52.677] [bmv2] [D] [thread 16892] [411.0] [cxt 0] Looking up key:

[12:34:52.677] [bmv2] [D] [thread 16892] [411.0] [cxt 0] Table 'tbl_resist186': miss
[12:34:52.677] [bmv2] [D] [thread 16892] [411.0] [cxt 0] Action entry is resist186 - 
[12:34:52.677] [bmv2] [T] [thread 16892] [411.0] [cxt 0] Action resist186
[12:34:52.677] [bmv2] [T] [thread 16892] [411.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:34:52.677] [bmv2] [T] [thread 16892] [411.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:34:52.677] [bmv2] [D] [thread 16892] [411.0] [cxt 0] Looking up key:

[12:34:52.677] [bmv2] [D] [thread 16892] [411.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:34:52.677] [bmv2] [D] [thread 16892] [411.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:34:52.677] [bmv2] [T] [thread 16892] [411.0] [cxt 0] Action MyIngress.bounce_pkt
[12:34:52.677] [bmv2] [T] [thread 16892] [411.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:34:52.677] [bmv2] [T] [thread 16892] [411.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:34:52.677] [bmv2] [T] [thread 16892] [411.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:34:52.677] [bmv2] [T] [thread 16892] [411.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:34:52.677] [bmv2] [T] [thread 16892] [411.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:34:52.677] [bmv2] [T] [thread 16892] [411.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:34:52.677] [bmv2] [T] [thread 16892] [411.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:34:52.677] [bmv2] [D] [thread 16892] [411.0] [cxt 0] Pipeline 'ingress': end
[12:34:52.677] [bmv2] [D] [thread 16892] [411.0] [cxt 0] Egress port is 1
[12:34:52.677] [bmv2] [D] [thread 16894] [411.0] [cxt 0] Pipeline 'egress': start
[12:34:52.677] [bmv2] [T] [thread 16894] [411.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:34:52.677] [bmv2] [T] [thread 16894] [411.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:34:52.677] [bmv2] [D] [thread 16894] [411.0] [cxt 0] Pipeline 'egress': end
[12:34:52.677] [bmv2] [D] [thread 16894] [411.0] [cxt 0] Deparser 'deparser': start
[12:34:52.677] [bmv2] [D] [thread 16894] [411.0] [cxt 0] Updating checksum 'cksum'
[12:34:52.677] [bmv2] [D] [thread 16894] [411.0] [cxt 0] Deparsing header 'ethernet'
[12:34:52.677] [bmv2] [D] [thread 16894] [411.0] [cxt 0] Deparsing header 'resist'
[12:34:52.677] [bmv2] [D] [thread 16894] [411.0] [cxt 0] Deparsing header 'ipv4'
[12:34:52.677] [bmv2] [D] [thread 16894] [411.0] [cxt 0] Deparser 'deparser': end
[12:34:52.677] [bmv2] [D] [thread 16897] [411.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:34:57.715] [bmv2] [D] [thread 16892] [412.0] [cxt 0] Processing packet received on port 1
[12:34:57.715] [bmv2] [D] [thread 16892] [412.0] [cxt 0] Parser 'parser': start
[12:34:57.715] [bmv2] [D] [thread 16892] [412.0] [cxt 0] Parser 'parser' entering state 'start'
[12:34:57.715] [bmv2] [D] [thread 16892] [412.0] [cxt 0] Extracting header 'ethernet'
[12:34:57.715] [bmv2] [D] [thread 16892] [412.0] [cxt 0] Parser state 'start': key is 0600
[12:34:57.715] [bmv2] [T] [thread 16892] [412.0] [cxt 0] Bytes parsed: 14
[12:34:57.715] [bmv2] [D] [thread 16892] [412.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:34:57.715] [bmv2] [D] [thread 16892] [412.0] [cxt 0] Extracting header 'resist'
[12:34:57.715] [bmv2] [D] [thread 16892] [412.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:34:57.715] [bmv2] [T] [thread 16892] [412.0] [cxt 0] Bytes parsed: 30
[12:34:57.715] [bmv2] [D] [thread 16892] [412.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:34:57.715] [bmv2] [D] [thread 16892] [412.0] [cxt 0] Extracting header 'ipv4'
[12:34:57.715] [bmv2] [D] [thread 16892] [412.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:34:57.715] [bmv2] [T] [thread 16892] [412.0] [cxt 0] Bytes parsed: 50
[12:34:57.715] [bmv2] [D] [thread 16892] [412.0] [cxt 0] Parser 'parser': end
[12:34:57.715] [bmv2] [D] [thread 16892] [412.0] [cxt 0] Pipeline 'ingress': start
[12:34:57.715] [bmv2] [T] [thread 16892] [412.0] [cxt 0] Applying table 'tbl_resist171'
[12:34:57.715] [bmv2] [D] [thread 16892] [412.0] [cxt 0] Looking up key:

[12:34:57.715] [bmv2] [D] [thread 16892] [412.0] [cxt 0] Table 'tbl_resist171': miss
[12:34:57.715] [bmv2] [D] [thread 16892] [412.0] [cxt 0] Action entry is resist171 - 
[12:34:57.715] [bmv2] [T] [thread 16892] [412.0] [cxt 0] Action resist171
[12:34:57.715] [bmv2] [T] [thread 16892] [412.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:34:57.715] [bmv2] [T] [thread 16892] [412.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:34:57.715] [bmv2] [T] [thread 16892] [412.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:34:57.715] [bmv2] [T] [thread 16892] [412.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:34:57.715] [bmv2] [T] [thread 16892] [412.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:34:57.715] [bmv2] [T] [thread 16892] [412.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:34:57.715] [bmv2] [T] [thread 16892] [412.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:34:57.715] [bmv2] [T] [thread 16892] [412.0] [cxt 0] Applying table 'tbl_resist186'
[12:34:57.715] [bmv2] [D] [thread 16892] [412.0] [cxt 0] Looking up key:

[12:34:57.715] [bmv2] [D] [thread 16892] [412.0] [cxt 0] Table 'tbl_resist186': miss
[12:34:57.715] [bmv2] [D] [thread 16892] [412.0] [cxt 0] Action entry is resist186 - 
[12:34:57.715] [bmv2] [T] [thread 16892] [412.0] [cxt 0] Action resist186
[12:34:57.715] [bmv2] [T] [thread 16892] [412.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:34:57.715] [bmv2] [T] [thread 16892] [412.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:34:57.715] [bmv2] [D] [thread 16892] [412.0] [cxt 0] Looking up key:

[12:34:57.715] [bmv2] [D] [thread 16892] [412.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:34:57.715] [bmv2] [D] [thread 16892] [412.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:34:57.715] [bmv2] [T] [thread 16892] [412.0] [cxt 0] Action MyIngress.bounce_pkt
[12:34:57.715] [bmv2] [T] [thread 16892] [412.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:34:57.715] [bmv2] [T] [thread 16892] [412.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:34:57.715] [bmv2] [T] [thread 16892] [412.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:34:57.715] [bmv2] [T] [thread 16892] [412.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:34:57.715] [bmv2] [T] [thread 16892] [412.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:34:57.715] [bmv2] [T] [thread 16892] [412.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:34:57.715] [bmv2] [T] [thread 16892] [412.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:34:57.715] [bmv2] [D] [thread 16892] [412.0] [cxt 0] Pipeline 'ingress': end
[12:34:57.715] [bmv2] [D] [thread 16892] [412.0] [cxt 0] Egress port is 1
[12:34:57.715] [bmv2] [D] [thread 16894] [412.0] [cxt 0] Pipeline 'egress': start
[12:34:57.715] [bmv2] [T] [thread 16894] [412.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:34:57.715] [bmv2] [T] [thread 16894] [412.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:34:57.715] [bmv2] [D] [thread 16894] [412.0] [cxt 0] Pipeline 'egress': end
[12:34:57.715] [bmv2] [D] [thread 16894] [412.0] [cxt 0] Deparser 'deparser': start
[12:34:57.715] [bmv2] [D] [thread 16894] [412.0] [cxt 0] Updating checksum 'cksum'
[12:34:57.715] [bmv2] [D] [thread 16894] [412.0] [cxt 0] Deparsing header 'ethernet'
[12:34:57.715] [bmv2] [D] [thread 16894] [412.0] [cxt 0] Deparsing header 'resist'
[12:34:57.715] [bmv2] [D] [thread 16894] [412.0] [cxt 0] Deparsing header 'ipv4'
[12:34:57.715] [bmv2] [D] [thread 16894] [412.0] [cxt 0] Deparser 'deparser': end
[12:34:57.715] [bmv2] [D] [thread 16897] [412.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:35:02.757] [bmv2] [D] [thread 16892] [413.0] [cxt 0] Processing packet received on port 1
[12:35:02.757] [bmv2] [D] [thread 16892] [413.0] [cxt 0] Parser 'parser': start
[12:35:02.757] [bmv2] [D] [thread 16892] [413.0] [cxt 0] Parser 'parser' entering state 'start'
[12:35:02.757] [bmv2] [D] [thread 16892] [413.0] [cxt 0] Extracting header 'ethernet'
[12:35:02.757] [bmv2] [D] [thread 16892] [413.0] [cxt 0] Parser state 'start': key is 0600
[12:35:02.757] [bmv2] [T] [thread 16892] [413.0] [cxt 0] Bytes parsed: 14
[12:35:02.757] [bmv2] [D] [thread 16892] [413.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:35:02.757] [bmv2] [D] [thread 16892] [413.0] [cxt 0] Extracting header 'resist'
[12:35:02.757] [bmv2] [D] [thread 16892] [413.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:35:02.757] [bmv2] [T] [thread 16892] [413.0] [cxt 0] Bytes parsed: 30
[12:35:02.757] [bmv2] [D] [thread 16892] [413.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:35:02.757] [bmv2] [D] [thread 16892] [413.0] [cxt 0] Extracting header 'ipv4'
[12:35:02.757] [bmv2] [D] [thread 16892] [413.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:35:02.757] [bmv2] [T] [thread 16892] [413.0] [cxt 0] Bytes parsed: 50
[12:35:02.757] [bmv2] [D] [thread 16892] [413.0] [cxt 0] Parser 'parser': end
[12:35:02.757] [bmv2] [D] [thread 16892] [413.0] [cxt 0] Pipeline 'ingress': start
[12:35:02.757] [bmv2] [T] [thread 16892] [413.0] [cxt 0] Applying table 'tbl_resist171'
[12:35:02.757] [bmv2] [D] [thread 16892] [413.0] [cxt 0] Looking up key:

[12:35:02.757] [bmv2] [D] [thread 16892] [413.0] [cxt 0] Table 'tbl_resist171': miss
[12:35:02.757] [bmv2] [D] [thread 16892] [413.0] [cxt 0] Action entry is resist171 - 
[12:35:02.757] [bmv2] [T] [thread 16892] [413.0] [cxt 0] Action resist171
[12:35:02.757] [bmv2] [T] [thread 16892] [413.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:35:02.757] [bmv2] [T] [thread 16892] [413.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:35:02.757] [bmv2] [T] [thread 16892] [413.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:35:02.757] [bmv2] [T] [thread 16892] [413.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:35:02.757] [bmv2] [T] [thread 16892] [413.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:35:02.757] [bmv2] [T] [thread 16892] [413.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:35:02.757] [bmv2] [T] [thread 16892] [413.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:35:02.757] [bmv2] [T] [thread 16892] [413.0] [cxt 0] Applying table 'tbl_resist186'
[12:35:02.757] [bmv2] [D] [thread 16892] [413.0] [cxt 0] Looking up key:

[12:35:02.757] [bmv2] [D] [thread 16892] [413.0] [cxt 0] Table 'tbl_resist186': miss
[12:35:02.757] [bmv2] [D] [thread 16892] [413.0] [cxt 0] Action entry is resist186 - 
[12:35:02.757] [bmv2] [T] [thread 16892] [413.0] [cxt 0] Action resist186
[12:35:02.757] [bmv2] [T] [thread 16892] [413.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:35:02.757] [bmv2] [T] [thread 16892] [413.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:35:02.757] [bmv2] [D] [thread 16892] [413.0] [cxt 0] Looking up key:

[12:35:02.757] [bmv2] [D] [thread 16892] [413.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:35:02.757] [bmv2] [D] [thread 16892] [413.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:35:02.757] [bmv2] [T] [thread 16892] [413.0] [cxt 0] Action MyIngress.bounce_pkt
[12:35:02.757] [bmv2] [T] [thread 16892] [413.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:35:02.757] [bmv2] [T] [thread 16892] [413.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:35:02.757] [bmv2] [T] [thread 16892] [413.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:35:02.757] [bmv2] [T] [thread 16892] [413.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:35:02.757] [bmv2] [T] [thread 16892] [413.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:35:02.757] [bmv2] [T] [thread 16892] [413.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:35:02.757] [bmv2] [T] [thread 16892] [413.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:35:02.757] [bmv2] [D] [thread 16892] [413.0] [cxt 0] Pipeline 'ingress': end
[12:35:02.757] [bmv2] [D] [thread 16892] [413.0] [cxt 0] Egress port is 1
[12:35:02.757] [bmv2] [D] [thread 16894] [413.0] [cxt 0] Pipeline 'egress': start
[12:35:02.757] [bmv2] [T] [thread 16894] [413.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:35:02.757] [bmv2] [T] [thread 16894] [413.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:35:02.757] [bmv2] [D] [thread 16894] [413.0] [cxt 0] Pipeline 'egress': end
[12:35:02.757] [bmv2] [D] [thread 16894] [413.0] [cxt 0] Deparser 'deparser': start
[12:35:02.757] [bmv2] [D] [thread 16894] [413.0] [cxt 0] Updating checksum 'cksum'
[12:35:02.757] [bmv2] [D] [thread 16894] [413.0] [cxt 0] Deparsing header 'ethernet'
[12:35:02.757] [bmv2] [D] [thread 16894] [413.0] [cxt 0] Deparsing header 'resist'
[12:35:02.757] [bmv2] [D] [thread 16894] [413.0] [cxt 0] Deparsing header 'ipv4'
[12:35:02.757] [bmv2] [D] [thread 16894] [413.0] [cxt 0] Deparser 'deparser': end
[12:35:02.757] [bmv2] [D] [thread 16897] [413.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:35:07.792] [bmv2] [D] [thread 16892] [414.0] [cxt 0] Processing packet received on port 1
[12:35:07.792] [bmv2] [D] [thread 16892] [414.0] [cxt 0] Parser 'parser': start
[12:35:07.792] [bmv2] [D] [thread 16892] [414.0] [cxt 0] Parser 'parser' entering state 'start'
[12:35:07.792] [bmv2] [D] [thread 16892] [414.0] [cxt 0] Extracting header 'ethernet'
[12:35:07.792] [bmv2] [D] [thread 16892] [414.0] [cxt 0] Parser state 'start': key is 0600
[12:35:07.792] [bmv2] [T] [thread 16892] [414.0] [cxt 0] Bytes parsed: 14
[12:35:07.792] [bmv2] [D] [thread 16892] [414.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:35:07.792] [bmv2] [D] [thread 16892] [414.0] [cxt 0] Extracting header 'resist'
[12:35:07.792] [bmv2] [D] [thread 16892] [414.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:35:07.792] [bmv2] [T] [thread 16892] [414.0] [cxt 0] Bytes parsed: 30
[12:35:07.792] [bmv2] [D] [thread 16892] [414.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:35:07.792] [bmv2] [D] [thread 16892] [414.0] [cxt 0] Extracting header 'ipv4'
[12:35:07.792] [bmv2] [D] [thread 16892] [414.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:35:07.792] [bmv2] [T] [thread 16892] [414.0] [cxt 0] Bytes parsed: 50
[12:35:07.792] [bmv2] [D] [thread 16892] [414.0] [cxt 0] Parser 'parser': end
[12:35:07.792] [bmv2] [D] [thread 16892] [414.0] [cxt 0] Pipeline 'ingress': start
[12:35:07.792] [bmv2] [T] [thread 16892] [414.0] [cxt 0] Applying table 'tbl_resist171'
[12:35:07.792] [bmv2] [D] [thread 16892] [414.0] [cxt 0] Looking up key:

[12:35:07.792] [bmv2] [D] [thread 16892] [414.0] [cxt 0] Table 'tbl_resist171': miss
[12:35:07.792] [bmv2] [D] [thread 16892] [414.0] [cxt 0] Action entry is resist171 - 
[12:35:07.792] [bmv2] [T] [thread 16892] [414.0] [cxt 0] Action resist171
[12:35:07.792] [bmv2] [T] [thread 16892] [414.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:35:07.792] [bmv2] [T] [thread 16892] [414.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:35:07.792] [bmv2] [T] [thread 16892] [414.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:35:07.792] [bmv2] [T] [thread 16892] [414.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:35:07.792] [bmv2] [T] [thread 16892] [414.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:35:07.792] [bmv2] [T] [thread 16892] [414.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:35:07.792] [bmv2] [T] [thread 16892] [414.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:35:07.792] [bmv2] [T] [thread 16892] [414.0] [cxt 0] Applying table 'tbl_resist186'
[12:35:07.792] [bmv2] [D] [thread 16892] [414.0] [cxt 0] Looking up key:

[12:35:07.792] [bmv2] [D] [thread 16892] [414.0] [cxt 0] Table 'tbl_resist186': miss
[12:35:07.792] [bmv2] [D] [thread 16892] [414.0] [cxt 0] Action entry is resist186 - 
[12:35:07.792] [bmv2] [T] [thread 16892] [414.0] [cxt 0] Action resist186
[12:35:07.792] [bmv2] [T] [thread 16892] [414.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:35:07.792] [bmv2] [T] [thread 16892] [414.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:35:07.792] [bmv2] [D] [thread 16892] [414.0] [cxt 0] Looking up key:

[12:35:07.792] [bmv2] [D] [thread 16892] [414.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:35:07.792] [bmv2] [D] [thread 16892] [414.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:35:07.792] [bmv2] [T] [thread 16892] [414.0] [cxt 0] Action MyIngress.bounce_pkt
[12:35:07.792] [bmv2] [T] [thread 16892] [414.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:35:07.792] [bmv2] [T] [thread 16892] [414.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:35:07.792] [bmv2] [T] [thread 16892] [414.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:35:07.792] [bmv2] [T] [thread 16892] [414.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:35:07.792] [bmv2] [T] [thread 16892] [414.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:35:07.792] [bmv2] [T] [thread 16892] [414.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:35:07.792] [bmv2] [T] [thread 16892] [414.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:35:07.792] [bmv2] [D] [thread 16892] [414.0] [cxt 0] Pipeline 'ingress': end
[12:35:07.792] [bmv2] [D] [thread 16892] [414.0] [cxt 0] Egress port is 1
[12:35:07.792] [bmv2] [D] [thread 16894] [414.0] [cxt 0] Pipeline 'egress': start
[12:35:07.792] [bmv2] [T] [thread 16894] [414.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:35:07.792] [bmv2] [T] [thread 16894] [414.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:35:07.792] [bmv2] [D] [thread 16894] [414.0] [cxt 0] Pipeline 'egress': end
[12:35:07.792] [bmv2] [D] [thread 16894] [414.0] [cxt 0] Deparser 'deparser': start
[12:35:07.792] [bmv2] [D] [thread 16894] [414.0] [cxt 0] Updating checksum 'cksum'
[12:35:07.792] [bmv2] [D] [thread 16894] [414.0] [cxt 0] Deparsing header 'ethernet'
[12:35:07.792] [bmv2] [D] [thread 16894] [414.0] [cxt 0] Deparsing header 'resist'
[12:35:07.792] [bmv2] [D] [thread 16894] [414.0] [cxt 0] Deparsing header 'ipv4'
[12:35:07.792] [bmv2] [D] [thread 16894] [414.0] [cxt 0] Deparser 'deparser': end
[12:35:07.792] [bmv2] [D] [thread 16897] [414.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:35:12.824] [bmv2] [D] [thread 16892] [415.0] [cxt 0] Processing packet received on port 1
[12:35:12.824] [bmv2] [D] [thread 16892] [415.0] [cxt 0] Parser 'parser': start
[12:35:12.824] [bmv2] [D] [thread 16892] [415.0] [cxt 0] Parser 'parser' entering state 'start'
[12:35:12.824] [bmv2] [D] [thread 16892] [415.0] [cxt 0] Extracting header 'ethernet'
[12:35:12.824] [bmv2] [D] [thread 16892] [415.0] [cxt 0] Parser state 'start': key is 0600
[12:35:12.824] [bmv2] [T] [thread 16892] [415.0] [cxt 0] Bytes parsed: 14
[12:35:12.824] [bmv2] [D] [thread 16892] [415.0] [cxt 0] Parser 'parser' entering state 'parse_resist'
[12:35:12.824] [bmv2] [D] [thread 16892] [415.0] [cxt 0] Extracting header 'resist'
[12:35:12.824] [bmv2] [D] [thread 16892] [415.0] [cxt 0] Parser state 'parse_resist' has no switch, going to default next state
[12:35:12.824] [bmv2] [T] [thread 16892] [415.0] [cxt 0] Bytes parsed: 30
[12:35:12.824] [bmv2] [D] [thread 16892] [415.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[12:35:12.824] [bmv2] [D] [thread 16892] [415.0] [cxt 0] Extracting header 'ipv4'
[12:35:12.824] [bmv2] [D] [thread 16892] [415.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[12:35:12.824] [bmv2] [T] [thread 16892] [415.0] [cxt 0] Bytes parsed: 50
[12:35:12.824] [bmv2] [D] [thread 16892] [415.0] [cxt 0] Parser 'parser': end
[12:35:12.824] [bmv2] [D] [thread 16892] [415.0] [cxt 0] Pipeline 'ingress': start
[12:35:12.824] [bmv2] [T] [thread 16892] [415.0] [cxt 0] Applying table 'tbl_resist171'
[12:35:12.824] [bmv2] [D] [thread 16892] [415.0] [cxt 0] Looking up key:

[12:35:12.824] [bmv2] [D] [thread 16892] [415.0] [cxt 0] Table 'tbl_resist171': miss
[12:35:12.824] [bmv2] [D] [thread 16892] [415.0] [cxt 0] Action entry is resist171 - 
[12:35:12.824] [bmv2] [T] [thread 16892] [415.0] [cxt 0] Action resist171
[12:35:12.824] [bmv2] [T] [thread 16892] [415.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:35:12.824] [bmv2] [T] [thread 16892] [415.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:35:12.824] [bmv2] [T] [thread 16892] [415.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:35:12.824] [bmv2] [T] [thread 16892] [415.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:35:12.824] [bmv2] [T] [thread 16892] [415.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:35:12.824] [bmv2] [T] [thread 16892] [415.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is true
[12:35:12.824] [bmv2] [T] [thread 16892] [415.0] [cxt 0] resist.p4(185) Condition "hdr.resist.type == 2" (node_12) is true
[12:35:12.824] [bmv2] [T] [thread 16892] [415.0] [cxt 0] Applying table 'tbl_resist186'
[12:35:12.824] [bmv2] [D] [thread 16892] [415.0] [cxt 0] Looking up key:

[12:35:12.824] [bmv2] [D] [thread 16892] [415.0] [cxt 0] Table 'tbl_resist186': miss
[12:35:12.824] [bmv2] [D] [thread 16892] [415.0] [cxt 0] Action entry is resist186 - 
[12:35:12.824] [bmv2] [T] [thread 16892] [415.0] [cxt 0] Action resist186
[12:35:12.824] [bmv2] [T] [thread 16892] [415.0] [cxt 0] resist.p4(186) Primitive hdr.resist.type = 3
[12:35:12.824] [bmv2] [T] [thread 16892] [415.0] [cxt 0] Applying table 'tbl_bounce_pkt_0'
[12:35:12.824] [bmv2] [D] [thread 16892] [415.0] [cxt 0] Looking up key:

[12:35:12.824] [bmv2] [D] [thread 16892] [415.0] [cxt 0] Table 'tbl_bounce_pkt_0': miss
[12:35:12.824] [bmv2] [D] [thread 16892] [415.0] [cxt 0] Action entry is MyIngress.bounce_pkt - 
[12:35:12.824] [bmv2] [T] [thread 16892] [415.0] [cxt 0] Action MyIngress.bounce_pkt
[12:35:12.824] [bmv2] [T] [thread 16892] [415.0] [cxt 0] resist.p4(134) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[12:35:12.824] [bmv2] [T] [thread 16892] [415.0] [cxt 0] resist.p4(136) Primitive bit<48> tmpEth = hdr.ethernet.dstAddr;
[12:35:12.824] [bmv2] [T] [thread 16892] [415.0] [cxt 0] resist.p4(137) Primitive hdr.ethernet.dstAddr = hdr.ethernet.srcAddr
[12:35:12.824] [bmv2] [T] [thread 16892] [415.0] [cxt 0] resist.p4(138) Primitive hdr.ethernet.srcAddr = tmpEth
[12:35:12.824] [bmv2] [T] [thread 16892] [415.0] [cxt 0] resist.p4(140) Primitive bit<32> tmpIp = hdr.ipv4.dstAddr;
[12:35:12.824] [bmv2] [T] [thread 16892] [415.0] [cxt 0] resist.p4(141) Primitive hdr.ipv4.dstAddr = hdr.ipv4.srcAddr
[12:35:12.824] [bmv2] [T] [thread 16892] [415.0] [cxt 0] resist.p4(142) Primitive hdr.ipv4.srcAddr = tmpIp
[12:35:12.824] [bmv2] [D] [thread 16892] [415.0] [cxt 0] Pipeline 'ingress': end
[12:35:12.824] [bmv2] [D] [thread 16892] [415.0] [cxt 0] Egress port is 1
[12:35:12.825] [bmv2] [D] [thread 16894] [415.0] [cxt 0] Pipeline 'egress': start
[12:35:12.825] [bmv2] [T] [thread 16894] [415.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:35:12.825] [bmv2] [T] [thread 16894] [415.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:35:12.825] [bmv2] [D] [thread 16894] [415.0] [cxt 0] Pipeline 'egress': end
[12:35:12.825] [bmv2] [D] [thread 16894] [415.0] [cxt 0] Deparser 'deparser': start
[12:35:12.825] [bmv2] [D] [thread 16894] [415.0] [cxt 0] Updating checksum 'cksum'
[12:35:12.825] [bmv2] [D] [thread 16894] [415.0] [cxt 0] Deparsing header 'ethernet'
[12:35:12.825] [bmv2] [D] [thread 16894] [415.0] [cxt 0] Deparsing header 'resist'
[12:35:12.825] [bmv2] [D] [thread 16894] [415.0] [cxt 0] Deparsing header 'ipv4'
[12:35:12.825] [bmv2] [D] [thread 16894] [415.0] [cxt 0] Deparser 'deparser': end
[12:35:12.825] [bmv2] [D] [thread 16897] [415.0] [cxt 0] Transmitting packet of size 50 out of port 1
[12:37:11.546] [bmv2] [D] [thread 16892] [416.0] [cxt 0] Processing packet received on port 16
[12:37:11.546] [bmv2] [D] [thread 16892] [416.0] [cxt 0] Parser 'parser': start
[12:37:11.546] [bmv2] [D] [thread 16892] [416.0] [cxt 0] Parser 'parser' entering state 'start'
[12:37:11.546] [bmv2] [D] [thread 16892] [416.0] [cxt 0] Extracting header 'ethernet'
[12:37:11.546] [bmv2] [D] [thread 16892] [416.0] [cxt 0] Parser state 'start': key is 86dd
[12:37:11.546] [bmv2] [T] [thread 16892] [416.0] [cxt 0] Bytes parsed: 14
[12:37:11.546] [bmv2] [D] [thread 16892] [416.0] [cxt 0] Parser 'parser': end
[12:37:11.546] [bmv2] [D] [thread 16892] [416.0] [cxt 0] Pipeline 'ingress': start
[12:37:11.546] [bmv2] [T] [thread 16892] [416.0] [cxt 0] Applying table 'tbl_resist171'
[12:37:11.546] [bmv2] [D] [thread 16892] [416.0] [cxt 0] Looking up key:

[12:37:11.546] [bmv2] [D] [thread 16892] [416.0] [cxt 0] Table 'tbl_resist171': miss
[12:37:11.546] [bmv2] [D] [thread 16892] [416.0] [cxt 0] Action entry is resist171 - 
[12:37:11.546] [bmv2] [T] [thread 16892] [416.0] [cxt 0] Action resist171
[12:37:11.546] [bmv2] [T] [thread 16892] [416.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:37:11.546] [bmv2] [T] [thread 16892] [416.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:37:11.546] [bmv2] [T] [thread 16892] [416.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:37:11.546] [bmv2] [T] [thread 16892] [416.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:37:11.546] [bmv2] [T] [thread 16892] [416.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:37:11.546] [bmv2] [T] [thread 16892] [416.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:37:11.546] [bmv2] [D] [thread 16892] [416.0] [cxt 0] Pipeline 'ingress': end
[12:37:11.546] [bmv2] [D] [thread 16892] [416.0] [cxt 0] Egress port is 0
[12:37:11.547] [bmv2] [D] [thread 16893] [416.0] [cxt 0] Pipeline 'egress': start
[12:37:11.547] [bmv2] [T] [thread 16893] [416.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:37:11.547] [bmv2] [T] [thread 16893] [416.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:37:11.547] [bmv2] [D] [thread 16893] [416.0] [cxt 0] Pipeline 'egress': end
[12:37:11.547] [bmv2] [D] [thread 16893] [416.0] [cxt 0] Deparser 'deparser': start
[12:37:11.547] [bmv2] [T] [thread 16893] [416.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:37:11.547] [bmv2] [D] [thread 16893] [416.0] [cxt 0] Deparsing header 'ethernet'
[12:37:11.547] [bmv2] [D] [thread 16893] [416.0] [cxt 0] Deparser 'deparser': end
[12:37:11.548] [bmv2] [D] [thread 16897] [416.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:38:00.877] [bmv2] [D] [thread 16892] [417.0] [cxt 0] Processing packet received on port 28
[12:38:00.877] [bmv2] [D] [thread 16892] [417.0] [cxt 0] Parser 'parser': start
[12:38:00.877] [bmv2] [D] [thread 16892] [417.0] [cxt 0] Parser 'parser' entering state 'start'
[12:38:00.877] [bmv2] [D] [thread 16892] [417.0] [cxt 0] Extracting header 'ethernet'
[12:38:00.878] [bmv2] [D] [thread 16892] [417.0] [cxt 0] Parser state 'start': key is 86dd
[12:38:00.878] [bmv2] [T] [thread 16892] [417.0] [cxt 0] Bytes parsed: 14
[12:38:00.878] [bmv2] [D] [thread 16892] [417.0] [cxt 0] Parser 'parser': end
[12:38:00.878] [bmv2] [D] [thread 16892] [417.0] [cxt 0] Pipeline 'ingress': start
[12:38:00.878] [bmv2] [T] [thread 16892] [417.0] [cxt 0] Applying table 'tbl_resist171'
[12:38:00.878] [bmv2] [D] [thread 16892] [417.0] [cxt 0] Looking up key:

[12:38:00.878] [bmv2] [D] [thread 16892] [417.0] [cxt 0] Table 'tbl_resist171': miss
[12:38:00.878] [bmv2] [D] [thread 16892] [417.0] [cxt 0] Action entry is resist171 - 
[12:38:00.878] [bmv2] [T] [thread 16892] [417.0] [cxt 0] Action resist171
[12:38:00.878] [bmv2] [T] [thread 16892] [417.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:38:00.878] [bmv2] [T] [thread 16892] [417.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:38:00.878] [bmv2] [T] [thread 16892] [417.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:38:00.878] [bmv2] [T] [thread 16892] [417.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:38:00.878] [bmv2] [T] [thread 16892] [417.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:38:00.878] [bmv2] [T] [thread 16892] [417.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:38:00.878] [bmv2] [D] [thread 16892] [417.0] [cxt 0] Pipeline 'ingress': end
[12:38:00.878] [bmv2] [D] [thread 16892] [417.0] [cxt 0] Egress port is 0
[12:38:00.879] [bmv2] [D] [thread 16893] [417.0] [cxt 0] Pipeline 'egress': start
[12:38:00.879] [bmv2] [T] [thread 16893] [417.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:38:00.879] [bmv2] [T] [thread 16893] [417.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:38:00.879] [bmv2] [D] [thread 16893] [417.0] [cxt 0] Pipeline 'egress': end
[12:38:00.879] [bmv2] [D] [thread 16893] [417.0] [cxt 0] Deparser 'deparser': start
[12:38:00.879] [bmv2] [T] [thread 16893] [417.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:38:00.879] [bmv2] [D] [thread 16893] [417.0] [cxt 0] Deparsing header 'ethernet'
[12:38:00.880] [bmv2] [D] [thread 16893] [417.0] [cxt 0] Deparser 'deparser': end
[12:38:00.880] [bmv2] [D] [thread 16897] [417.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:38:49.846] [bmv2] [D] [thread 16892] [418.0] [cxt 0] Processing packet received on port 40
[12:38:49.846] [bmv2] [D] [thread 16892] [418.0] [cxt 0] Parser 'parser': start
[12:38:49.846] [bmv2] [D] [thread 16892] [418.0] [cxt 0] Parser 'parser' entering state 'start'
[12:38:49.846] [bmv2] [D] [thread 16892] [418.0] [cxt 0] Extracting header 'ethernet'
[12:38:49.846] [bmv2] [D] [thread 16892] [418.0] [cxt 0] Parser state 'start': key is 86dd
[12:38:49.846] [bmv2] [T] [thread 16892] [418.0] [cxt 0] Bytes parsed: 14
[12:38:49.846] [bmv2] [D] [thread 16892] [418.0] [cxt 0] Parser 'parser': end
[12:38:49.846] [bmv2] [D] [thread 16892] [418.0] [cxt 0] Pipeline 'ingress': start
[12:38:49.846] [bmv2] [T] [thread 16892] [418.0] [cxt 0] Applying table 'tbl_resist171'
[12:38:49.846] [bmv2] [D] [thread 16892] [418.0] [cxt 0] Looking up key:

[12:38:49.846] [bmv2] [D] [thread 16892] [418.0] [cxt 0] Table 'tbl_resist171': miss
[12:38:49.846] [bmv2] [D] [thread 16892] [418.0] [cxt 0] Action entry is resist171 - 
[12:38:49.846] [bmv2] [T] [thread 16892] [418.0] [cxt 0] Action resist171
[12:38:49.846] [bmv2] [T] [thread 16892] [418.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:38:49.846] [bmv2] [T] [thread 16892] [418.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:38:49.846] [bmv2] [T] [thread 16892] [418.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:38:49.846] [bmv2] [T] [thread 16892] [418.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:38:49.846] [bmv2] [T] [thread 16892] [418.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:38:49.846] [bmv2] [T] [thread 16892] [418.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:38:49.846] [bmv2] [D] [thread 16892] [418.0] [cxt 0] Pipeline 'ingress': end
[12:38:49.846] [bmv2] [D] [thread 16892] [418.0] [cxt 0] Egress port is 0
[12:38:49.846] [bmv2] [D] [thread 16893] [418.0] [cxt 0] Pipeline 'egress': start
[12:38:49.846] [bmv2] [T] [thread 16893] [418.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:38:49.846] [bmv2] [T] [thread 16893] [418.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:38:49.846] [bmv2] [D] [thread 16893] [418.0] [cxt 0] Pipeline 'egress': end
[12:38:49.846] [bmv2] [D] [thread 16893] [418.0] [cxt 0] Deparser 'deparser': start
[12:38:49.846] [bmv2] [T] [thread 16893] [418.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:38:49.846] [bmv2] [D] [thread 16893] [418.0] [cxt 0] Deparsing header 'ethernet'
[12:38:49.846] [bmv2] [D] [thread 16893] [418.0] [cxt 0] Deparser 'deparser': end
[12:38:49.847] [bmv2] [D] [thread 16897] [418.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:39:06.236] [bmv2] [D] [thread 16892] [419.0] [cxt 0] Processing packet received on port 19
[12:39:06.236] [bmv2] [D] [thread 16892] [419.0] [cxt 0] Parser 'parser': start
[12:39:06.236] [bmv2] [D] [thread 16892] [419.0] [cxt 0] Parser 'parser' entering state 'start'
[12:39:06.236] [bmv2] [D] [thread 16892] [419.0] [cxt 0] Extracting header 'ethernet'
[12:39:06.236] [bmv2] [D] [thread 16892] [419.0] [cxt 0] Parser state 'start': key is 86dd
[12:39:06.236] [bmv2] [T] [thread 16892] [419.0] [cxt 0] Bytes parsed: 14
[12:39:06.236] [bmv2] [D] [thread 16892] [419.0] [cxt 0] Parser 'parser': end
[12:39:06.236] [bmv2] [D] [thread 16892] [419.0] [cxt 0] Pipeline 'ingress': start
[12:39:06.236] [bmv2] [T] [thread 16892] [419.0] [cxt 0] Applying table 'tbl_resist171'
[12:39:06.236] [bmv2] [D] [thread 16892] [419.0] [cxt 0] Looking up key:

[12:39:06.236] [bmv2] [D] [thread 16892] [419.0] [cxt 0] Table 'tbl_resist171': miss
[12:39:06.236] [bmv2] [D] [thread 16892] [419.0] [cxt 0] Action entry is resist171 - 
[12:39:06.236] [bmv2] [T] [thread 16892] [419.0] [cxt 0] Action resist171
[12:39:06.236] [bmv2] [T] [thread 16892] [419.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:39:06.236] [bmv2] [T] [thread 16892] [419.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:39:06.236] [bmv2] [T] [thread 16892] [419.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:39:06.236] [bmv2] [T] [thread 16892] [419.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:39:06.236] [bmv2] [T] [thread 16892] [419.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:39:06.236] [bmv2] [T] [thread 16892] [419.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:39:06.236] [bmv2] [D] [thread 16892] [419.0] [cxt 0] Pipeline 'ingress': end
[12:39:06.236] [bmv2] [D] [thread 16892] [419.0] [cxt 0] Egress port is 0
[12:39:06.236] [bmv2] [D] [thread 16893] [419.0] [cxt 0] Pipeline 'egress': start
[12:39:06.236] [bmv2] [T] [thread 16893] [419.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:39:06.236] [bmv2] [T] [thread 16893] [419.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:39:06.236] [bmv2] [D] [thread 16893] [419.0] [cxt 0] Pipeline 'egress': end
[12:39:06.236] [bmv2] [D] [thread 16893] [419.0] [cxt 0] Deparser 'deparser': start
[12:39:06.236] [bmv2] [T] [thread 16893] [419.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:39:06.236] [bmv2] [D] [thread 16893] [419.0] [cxt 0] Deparsing header 'ethernet'
[12:39:06.236] [bmv2] [D] [thread 16893] [419.0] [cxt 0] Deparser 'deparser': end
[12:39:06.236] [bmv2] [D] [thread 16897] [419.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:39:22.623] [bmv2] [D] [thread 16892] [420.0] [cxt 0] Processing packet received on port 20
[12:39:22.623] [bmv2] [D] [thread 16892] [420.0] [cxt 0] Parser 'parser': start
[12:39:22.623] [bmv2] [D] [thread 16892] [420.0] [cxt 0] Parser 'parser' entering state 'start'
[12:39:22.623] [bmv2] [D] [thread 16892] [420.0] [cxt 0] Extracting header 'ethernet'
[12:39:22.623] [bmv2] [D] [thread 16892] [420.0] [cxt 0] Parser state 'start': key is 86dd
[12:39:22.624] [bmv2] [T] [thread 16892] [420.0] [cxt 0] Bytes parsed: 14
[12:39:22.624] [bmv2] [D] [thread 16892] [420.0] [cxt 0] Parser 'parser': end
[12:39:22.624] [bmv2] [D] [thread 16892] [420.0] [cxt 0] Pipeline 'ingress': start
[12:39:22.624] [bmv2] [T] [thread 16892] [420.0] [cxt 0] Applying table 'tbl_resist171'
[12:39:22.624] [bmv2] [D] [thread 16892] [420.0] [cxt 0] Looking up key:

[12:39:22.624] [bmv2] [D] [thread 16892] [420.0] [cxt 0] Table 'tbl_resist171': miss
[12:39:22.624] [bmv2] [D] [thread 16892] [420.0] [cxt 0] Action entry is resist171 - 
[12:39:22.624] [bmv2] [T] [thread 16892] [420.0] [cxt 0] Action resist171
[12:39:22.624] [bmv2] [T] [thread 16892] [420.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:39:22.624] [bmv2] [T] [thread 16892] [420.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:39:22.624] [bmv2] [T] [thread 16892] [420.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:39:22.624] [bmv2] [T] [thread 16892] [420.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:39:22.624] [bmv2] [T] [thread 16892] [420.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:39:22.624] [bmv2] [T] [thread 16892] [420.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:39:22.624] [bmv2] [D] [thread 16892] [420.0] [cxt 0] Pipeline 'ingress': end
[12:39:22.624] [bmv2] [D] [thread 16892] [420.0] [cxt 0] Egress port is 0
[12:39:22.624] [bmv2] [D] [thread 16893] [420.0] [cxt 0] Pipeline 'egress': start
[12:39:22.624] [bmv2] [T] [thread 16893] [420.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:39:22.624] [bmv2] [T] [thread 16893] [420.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:39:22.624] [bmv2] [D] [thread 16893] [420.0] [cxt 0] Pipeline 'egress': end
[12:39:22.624] [bmv2] [D] [thread 16893] [420.0] [cxt 0] Deparser 'deparser': start
[12:39:22.624] [bmv2] [T] [thread 16893] [420.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:39:22.624] [bmv2] [D] [thread 16893] [420.0] [cxt 0] Deparsing header 'ethernet'
[12:39:22.624] [bmv2] [D] [thread 16893] [420.0] [cxt 0] Deparser 'deparser': end
[12:39:22.624] [bmv2] [D] [thread 16897] [420.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:39:22.625] [bmv2] [D] [thread 16892] [421.0] [cxt 0] Processing packet received on port 30
[12:39:22.625] [bmv2] [D] [thread 16892] [421.0] [cxt 0] Parser 'parser': start
[12:39:22.625] [bmv2] [D] [thread 16892] [421.0] [cxt 0] Parser 'parser' entering state 'start'
[12:39:22.625] [bmv2] [D] [thread 16892] [421.0] [cxt 0] Extracting header 'ethernet'
[12:39:22.625] [bmv2] [D] [thread 16892] [421.0] [cxt 0] Parser state 'start': key is 86dd
[12:39:22.625] [bmv2] [T] [thread 16892] [421.0] [cxt 0] Bytes parsed: 14
[12:39:22.625] [bmv2] [D] [thread 16892] [421.0] [cxt 0] Parser 'parser': end
[12:39:22.625] [bmv2] [D] [thread 16892] [421.0] [cxt 0] Pipeline 'ingress': start
[12:39:22.625] [bmv2] [T] [thread 16892] [421.0] [cxt 0] Applying table 'tbl_resist171'
[12:39:22.625] [bmv2] [D] [thread 16892] [421.0] [cxt 0] Looking up key:

[12:39:22.625] [bmv2] [D] [thread 16892] [421.0] [cxt 0] Table 'tbl_resist171': miss
[12:39:22.625] [bmv2] [D] [thread 16892] [421.0] [cxt 0] Action entry is resist171 - 
[12:39:22.625] [bmv2] [T] [thread 16892] [421.0] [cxt 0] Action resist171
[12:39:22.625] [bmv2] [T] [thread 16892] [421.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:39:22.625] [bmv2] [T] [thread 16892] [421.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:39:22.626] [bmv2] [T] [thread 16892] [421.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:39:22.626] [bmv2] [T] [thread 16892] [421.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:39:22.626] [bmv2] [T] [thread 16892] [421.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:39:22.626] [bmv2] [T] [thread 16892] [421.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:39:22.626] [bmv2] [D] [thread 16892] [421.0] [cxt 0] Pipeline 'ingress': end
[12:39:22.626] [bmv2] [D] [thread 16892] [421.0] [cxt 0] Egress port is 0
[12:39:22.626] [bmv2] [D] [thread 16893] [421.0] [cxt 0] Pipeline 'egress': start
[12:39:22.626] [bmv2] [T] [thread 16893] [421.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:39:22.626] [bmv2] [T] [thread 16893] [421.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:39:22.626] [bmv2] [D] [thread 16893] [421.0] [cxt 0] Pipeline 'egress': end
[12:39:22.626] [bmv2] [D] [thread 16893] [421.0] [cxt 0] Deparser 'deparser': start
[12:39:22.626] [bmv2] [T] [thread 16893] [421.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:39:22.626] [bmv2] [D] [thread 16893] [421.0] [cxt 0] Deparsing header 'ethernet'
[12:39:22.626] [bmv2] [D] [thread 16893] [421.0] [cxt 0] Deparser 'deparser': end
[12:39:22.626] [bmv2] [D] [thread 16897] [421.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:39:39.003] [bmv2] [D] [thread 16892] [422.0] [cxt 0] Processing packet received on port 21
[12:39:39.003] [bmv2] [D] [thread 16892] [422.0] [cxt 0] Parser 'parser': start
[12:39:39.003] [bmv2] [D] [thread 16892] [422.0] [cxt 0] Parser 'parser' entering state 'start'
[12:39:39.003] [bmv2] [D] [thread 16892] [422.0] [cxt 0] Extracting header 'ethernet'
[12:39:39.003] [bmv2] [D] [thread 16892] [422.0] [cxt 0] Parser state 'start': key is 86dd
[12:39:39.003] [bmv2] [T] [thread 16892] [422.0] [cxt 0] Bytes parsed: 14
[12:39:39.003] [bmv2] [D] [thread 16892] [422.0] [cxt 0] Parser 'parser': end
[12:39:39.003] [bmv2] [D] [thread 16892] [422.0] [cxt 0] Pipeline 'ingress': start
[12:39:39.003] [bmv2] [T] [thread 16892] [422.0] [cxt 0] Applying table 'tbl_resist171'
[12:39:39.003] [bmv2] [D] [thread 16892] [422.0] [cxt 0] Looking up key:

[12:39:39.003] [bmv2] [D] [thread 16892] [422.0] [cxt 0] Table 'tbl_resist171': miss
[12:39:39.003] [bmv2] [D] [thread 16892] [422.0] [cxt 0] Action entry is resist171 - 
[12:39:39.003] [bmv2] [T] [thread 16892] [422.0] [cxt 0] Action resist171
[12:39:39.003] [bmv2] [T] [thread 16892] [422.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:39:39.003] [bmv2] [T] [thread 16892] [422.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:39:39.003] [bmv2] [T] [thread 16892] [422.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:39:39.003] [bmv2] [T] [thread 16892] [422.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:39:39.003] [bmv2] [T] [thread 16892] [422.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:39:39.003] [bmv2] [T] [thread 16892] [422.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:39:39.003] [bmv2] [D] [thread 16892] [422.0] [cxt 0] Pipeline 'ingress': end
[12:39:39.003] [bmv2] [D] [thread 16892] [422.0] [cxt 0] Egress port is 0
[12:39:39.003] [bmv2] [D] [thread 16893] [422.0] [cxt 0] Pipeline 'egress': start
[12:39:39.003] [bmv2] [T] [thread 16893] [422.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:39:39.003] [bmv2] [T] [thread 16893] [422.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:39:39.003] [bmv2] [D] [thread 16893] [422.0] [cxt 0] Pipeline 'egress': end
[12:39:39.004] [bmv2] [D] [thread 16893] [422.0] [cxt 0] Deparser 'deparser': start
[12:39:39.004] [bmv2] [T] [thread 16893] [422.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:39:39.004] [bmv2] [D] [thread 16893] [422.0] [cxt 0] Deparsing header 'ethernet'
[12:39:39.004] [bmv2] [D] [thread 16893] [422.0] [cxt 0] Deparser 'deparser': end
[12:39:39.004] [bmv2] [D] [thread 16897] [422.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:39:39.004] [bmv2] [D] [thread 16892] [423.0] [cxt 0] Processing packet received on port 27
[12:39:39.004] [bmv2] [D] [thread 16892] [423.0] [cxt 0] Parser 'parser': start
[12:39:39.004] [bmv2] [D] [thread 16892] [423.0] [cxt 0] Parser 'parser' entering state 'start'
[12:39:39.004] [bmv2] [D] [thread 16892] [423.0] [cxt 0] Extracting header 'ethernet'
[12:39:39.004] [bmv2] [D] [thread 16892] [423.0] [cxt 0] Parser state 'start': key is 86dd
[12:39:39.004] [bmv2] [T] [thread 16892] [423.0] [cxt 0] Bytes parsed: 14
[12:39:39.004] [bmv2] [D] [thread 16892] [423.0] [cxt 0] Parser 'parser': end
[12:39:39.004] [bmv2] [D] [thread 16892] [423.0] [cxt 0] Pipeline 'ingress': start
[12:39:39.004] [bmv2] [T] [thread 16892] [423.0] [cxt 0] Applying table 'tbl_resist171'
[12:39:39.004] [bmv2] [D] [thread 16892] [423.0] [cxt 0] Looking up key:

[12:39:39.004] [bmv2] [D] [thread 16892] [423.0] [cxt 0] Table 'tbl_resist171': miss
[12:39:39.004] [bmv2] [D] [thread 16892] [423.0] [cxt 0] Action entry is resist171 - 
[12:39:39.004] [bmv2] [T] [thread 16892] [423.0] [cxt 0] Action resist171
[12:39:39.004] [bmv2] [T] [thread 16892] [423.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:39:39.004] [bmv2] [T] [thread 16892] [423.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:39:39.004] [bmv2] [T] [thread 16892] [423.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:39:39.004] [bmv2] [T] [thread 16892] [423.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:39:39.004] [bmv2] [T] [thread 16892] [423.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:39:39.004] [bmv2] [T] [thread 16892] [423.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:39:39.004] [bmv2] [D] [thread 16892] [423.0] [cxt 0] Pipeline 'ingress': end
[12:39:39.004] [bmv2] [D] [thread 16892] [423.0] [cxt 0] Egress port is 0
[12:39:39.004] [bmv2] [D] [thread 16893] [423.0] [cxt 0] Pipeline 'egress': start
[12:39:39.004] [bmv2] [T] [thread 16893] [423.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:39:39.004] [bmv2] [T] [thread 16893] [423.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:39:39.004] [bmv2] [D] [thread 16893] [423.0] [cxt 0] Pipeline 'egress': end
[12:39:39.004] [bmv2] [D] [thread 16893] [423.0] [cxt 0] Deparser 'deparser': start
[12:39:39.004] [bmv2] [T] [thread 16893] [423.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:39:39.004] [bmv2] [D] [thread 16893] [423.0] [cxt 0] Deparsing header 'ethernet'
[12:39:39.004] [bmv2] [D] [thread 16893] [423.0] [cxt 0] Deparser 'deparser': end
[12:39:39.004] [bmv2] [D] [thread 16897] [423.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:39:55.387] [bmv2] [D] [thread 16892] [424.0] [cxt 0] Processing packet received on port 47
[12:39:55.387] [bmv2] [D] [thread 16892] [424.0] [cxt 0] Parser 'parser': start
[12:39:55.387] [bmv2] [D] [thread 16892] [424.0] [cxt 0] Parser 'parser' entering state 'start'
[12:39:55.387] [bmv2] [D] [thread 16892] [424.0] [cxt 0] Extracting header 'ethernet'
[12:39:55.387] [bmv2] [D] [thread 16892] [424.0] [cxt 0] Parser state 'start': key is 86dd
[12:39:55.387] [bmv2] [T] [thread 16892] [424.0] [cxt 0] Bytes parsed: 14
[12:39:55.387] [bmv2] [D] [thread 16892] [424.0] [cxt 0] Parser 'parser': end
[12:39:55.387] [bmv2] [D] [thread 16892] [424.0] [cxt 0] Pipeline 'ingress': start
[12:39:55.387] [bmv2] [T] [thread 16892] [424.0] [cxt 0] Applying table 'tbl_resist171'
[12:39:55.387] [bmv2] [D] [thread 16892] [424.0] [cxt 0] Looking up key:

[12:39:55.387] [bmv2] [D] [thread 16892] [424.0] [cxt 0] Table 'tbl_resist171': miss
[12:39:55.387] [bmv2] [D] [thread 16892] [424.0] [cxt 0] Action entry is resist171 - 
[12:39:55.387] [bmv2] [T] [thread 16892] [424.0] [cxt 0] Action resist171
[12:39:55.387] [bmv2] [T] [thread 16892] [424.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:39:55.387] [bmv2] [T] [thread 16892] [424.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:39:55.387] [bmv2] [T] [thread 16892] [424.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:39:55.387] [bmv2] [T] [thread 16892] [424.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:39:55.387] [bmv2] [T] [thread 16892] [424.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:39:55.387] [bmv2] [T] [thread 16892] [424.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:39:55.387] [bmv2] [D] [thread 16892] [424.0] [cxt 0] Pipeline 'ingress': end
[12:39:55.387] [bmv2] [D] [thread 16892] [424.0] [cxt 0] Egress port is 0
[12:39:55.387] [bmv2] [D] [thread 16892] [425.0] [cxt 0] Processing packet received on port 3
[12:39:55.387] [bmv2] [D] [thread 16892] [425.0] [cxt 0] Parser 'parser': start
[12:39:55.387] [bmv2] [D] [thread 16892] [425.0] [cxt 0] Parser 'parser' entering state 'start'
[12:39:55.387] [bmv2] [D] [thread 16892] [425.0] [cxt 0] Extracting header 'ethernet'
[12:39:55.387] [bmv2] [D] [thread 16892] [425.0] [cxt 0] Parser state 'start': key is 86dd
[12:39:55.387] [bmv2] [T] [thread 16892] [425.0] [cxt 0] Bytes parsed: 14
[12:39:55.387] [bmv2] [D] [thread 16892] [425.0] [cxt 0] Parser 'parser': end
[12:39:55.387] [bmv2] [D] [thread 16892] [425.0] [cxt 0] Pipeline 'ingress': start
[12:39:55.387] [bmv2] [T] [thread 16892] [425.0] [cxt 0] Applying table 'tbl_resist171'
[12:39:55.387] [bmv2] [D] [thread 16892] [425.0] [cxt 0] Looking up key:

[12:39:55.387] [bmv2] [D] [thread 16892] [425.0] [cxt 0] Table 'tbl_resist171': miss
[12:39:55.387] [bmv2] [D] [thread 16892] [425.0] [cxt 0] Action entry is resist171 - 
[12:39:55.387] [bmv2] [T] [thread 16892] [425.0] [cxt 0] Action resist171
[12:39:55.387] [bmv2] [T] [thread 16892] [425.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:39:55.387] [bmv2] [T] [thread 16892] [425.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:39:55.387] [bmv2] [T] [thread 16892] [425.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:39:55.387] [bmv2] [T] [thread 16892] [425.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:39:55.387] [bmv2] [T] [thread 16892] [425.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:39:55.387] [bmv2] [T] [thread 16892] [425.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:39:55.387] [bmv2] [D] [thread 16892] [425.0] [cxt 0] Pipeline 'ingress': end
[12:39:55.387] [bmv2] [D] [thread 16892] [425.0] [cxt 0] Egress port is 0
[12:39:55.388] [bmv2] [D] [thread 16893] [424.0] [cxt 0] Pipeline 'egress': start
[12:39:55.388] [bmv2] [T] [thread 16893] [424.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:39:55.388] [bmv2] [T] [thread 16893] [424.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:39:55.388] [bmv2] [D] [thread 16893] [424.0] [cxt 0] Pipeline 'egress': end
[12:39:55.388] [bmv2] [D] [thread 16893] [424.0] [cxt 0] Deparser 'deparser': start
[12:39:55.388] [bmv2] [T] [thread 16893] [424.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:39:55.388] [bmv2] [D] [thread 16893] [424.0] [cxt 0] Deparsing header 'ethernet'
[12:39:55.388] [bmv2] [D] [thread 16893] [424.0] [cxt 0] Deparser 'deparser': end
[12:39:55.388] [bmv2] [D] [thread 16893] [425.0] [cxt 0] Pipeline 'egress': start
[12:39:55.388] [bmv2] [T] [thread 16893] [425.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:39:55.388] [bmv2] [T] [thread 16893] [425.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:39:55.388] [bmv2] [D] [thread 16893] [425.0] [cxt 0] Pipeline 'egress': end
[12:39:55.388] [bmv2] [D] [thread 16893] [425.0] [cxt 0] Deparser 'deparser': start
[12:39:55.388] [bmv2] [T] [thread 16893] [425.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:39:55.388] [bmv2] [D] [thread 16893] [425.0] [cxt 0] Deparsing header 'ethernet'
[12:39:55.388] [bmv2] [D] [thread 16893] [425.0] [cxt 0] Deparser 'deparser': end
[12:39:55.388] [bmv2] [D] [thread 16897] [424.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:39:55.388] [bmv2] [D] [thread 16897] [425.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:40:11.776] [bmv2] [D] [thread 16892] [426.0] [cxt 0] Processing packet received on port 50
[12:40:11.776] [bmv2] [D] [thread 16892] [426.0] [cxt 0] Parser 'parser': start
[12:40:11.776] [bmv2] [D] [thread 16892] [426.0] [cxt 0] Parser 'parser' entering state 'start'
[12:40:11.776] [bmv2] [D] [thread 16892] [426.0] [cxt 0] Extracting header 'ethernet'
[12:40:11.776] [bmv2] [D] [thread 16892] [426.0] [cxt 0] Parser state 'start': key is 86dd
[12:40:11.776] [bmv2] [T] [thread 16892] [426.0] [cxt 0] Bytes parsed: 14
[12:40:11.776] [bmv2] [D] [thread 16892] [426.0] [cxt 0] Parser 'parser': end
[12:40:11.776] [bmv2] [D] [thread 16892] [426.0] [cxt 0] Pipeline 'ingress': start
[12:40:11.776] [bmv2] [T] [thread 16892] [426.0] [cxt 0] Applying table 'tbl_resist171'
[12:40:11.776] [bmv2] [D] [thread 16892] [426.0] [cxt 0] Looking up key:

[12:40:11.776] [bmv2] [D] [thread 16892] [426.0] [cxt 0] Table 'tbl_resist171': miss
[12:40:11.776] [bmv2] [D] [thread 16892] [426.0] [cxt 0] Action entry is resist171 - 
[12:40:11.776] [bmv2] [T] [thread 16892] [426.0] [cxt 0] Action resist171
[12:40:11.776] [bmv2] [T] [thread 16892] [426.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:40:11.776] [bmv2] [T] [thread 16892] [426.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:40:11.776] [bmv2] [T] [thread 16892] [426.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:40:11.776] [bmv2] [T] [thread 16892] [426.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:40:11.776] [bmv2] [T] [thread 16892] [426.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:40:11.776] [bmv2] [T] [thread 16892] [426.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:40:11.776] [bmv2] [D] [thread 16892] [426.0] [cxt 0] Pipeline 'ingress': end
[12:40:11.776] [bmv2] [D] [thread 16892] [426.0] [cxt 0] Egress port is 0
[12:40:11.776] [bmv2] [D] [thread 16893] [426.0] [cxt 0] Pipeline 'egress': start
[12:40:11.776] [bmv2] [T] [thread 16893] [426.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:40:11.776] [bmv2] [T] [thread 16893] [426.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:40:11.776] [bmv2] [D] [thread 16893] [426.0] [cxt 0] Pipeline 'egress': end
[12:40:11.776] [bmv2] [D] [thread 16893] [426.0] [cxt 0] Deparser 'deparser': start
[12:40:11.776] [bmv2] [T] [thread 16893] [426.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:40:11.776] [bmv2] [D] [thread 16893] [426.0] [cxt 0] Deparsing header 'ethernet'
[12:40:11.776] [bmv2] [D] [thread 16893] [426.0] [cxt 0] Deparser 'deparser': end
[12:40:11.776] [bmv2] [D] [thread 16897] [426.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:40:11.808] [bmv2] [D] [thread 16892] [427.0] [cxt 0] Processing packet received on port 36
[12:40:11.808] [bmv2] [D] [thread 16892] [427.0] [cxt 0] Parser 'parser': start
[12:40:11.808] [bmv2] [D] [thread 16892] [427.0] [cxt 0] Parser 'parser' entering state 'start'
[12:40:11.808] [bmv2] [D] [thread 16892] [427.0] [cxt 0] Extracting header 'ethernet'
[12:40:11.808] [bmv2] [D] [thread 16892] [427.0] [cxt 0] Parser state 'start': key is 86dd
[12:40:11.808] [bmv2] [T] [thread 16892] [427.0] [cxt 0] Bytes parsed: 14
[12:40:11.808] [bmv2] [D] [thread 16892] [427.0] [cxt 0] Parser 'parser': end
[12:40:11.808] [bmv2] [D] [thread 16892] [427.0] [cxt 0] Pipeline 'ingress': start
[12:40:11.808] [bmv2] [T] [thread 16892] [427.0] [cxt 0] Applying table 'tbl_resist171'
[12:40:11.808] [bmv2] [D] [thread 16892] [427.0] [cxt 0] Looking up key:

[12:40:11.808] [bmv2] [D] [thread 16892] [427.0] [cxt 0] Table 'tbl_resist171': miss
[12:40:11.808] [bmv2] [D] [thread 16892] [427.0] [cxt 0] Action entry is resist171 - 
[12:40:11.808] [bmv2] [T] [thread 16892] [427.0] [cxt 0] Action resist171
[12:40:11.808] [bmv2] [T] [thread 16892] [427.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:40:11.808] [bmv2] [T] [thread 16892] [427.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:40:11.808] [bmv2] [T] [thread 16892] [427.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:40:11.808] [bmv2] [T] [thread 16892] [427.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:40:11.808] [bmv2] [T] [thread 16892] [427.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:40:11.808] [bmv2] [T] [thread 16892] [427.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:40:11.808] [bmv2] [D] [thread 16892] [427.0] [cxt 0] Pipeline 'ingress': end
[12:40:11.808] [bmv2] [D] [thread 16892] [427.0] [cxt 0] Egress port is 0
[12:40:11.810] [bmv2] [D] [thread 16893] [427.0] [cxt 0] Pipeline 'egress': start
[12:40:11.810] [bmv2] [T] [thread 16893] [427.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:40:11.810] [bmv2] [T] [thread 16893] [427.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:40:11.810] [bmv2] [D] [thread 16893] [427.0] [cxt 0] Pipeline 'egress': end
[12:40:11.810] [bmv2] [D] [thread 16893] [427.0] [cxt 0] Deparser 'deparser': start
[12:40:11.810] [bmv2] [T] [thread 16893] [427.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:40:11.810] [bmv2] [D] [thread 16893] [427.0] [cxt 0] Deparsing header 'ethernet'
[12:40:11.810] [bmv2] [D] [thread 16893] [427.0] [cxt 0] Deparser 'deparser': end
[12:40:11.810] [bmv2] [D] [thread 16897] [427.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:40:28.159] [bmv2] [D] [thread 16892] [428.0] [cxt 0] Processing packet received on port 5
[12:40:28.159] [bmv2] [D] [thread 16892] [428.0] [cxt 0] Parser 'parser': start
[12:40:28.159] [bmv2] [D] [thread 16892] [428.0] [cxt 0] Parser 'parser' entering state 'start'
[12:40:28.159] [bmv2] [D] [thread 16892] [428.0] [cxt 0] Extracting header 'ethernet'
[12:40:28.159] [bmv2] [D] [thread 16892] [428.0] [cxt 0] Parser state 'start': key is 86dd
[12:40:28.159] [bmv2] [T] [thread 16892] [428.0] [cxt 0] Bytes parsed: 14
[12:40:28.159] [bmv2] [D] [thread 16892] [428.0] [cxt 0] Parser 'parser': end
[12:40:28.159] [bmv2] [D] [thread 16892] [428.0] [cxt 0] Pipeline 'ingress': start
[12:40:28.159] [bmv2] [T] [thread 16892] [428.0] [cxt 0] Applying table 'tbl_resist171'
[12:40:28.159] [bmv2] [D] [thread 16892] [428.0] [cxt 0] Looking up key:

[12:40:28.159] [bmv2] [D] [thread 16892] [428.0] [cxt 0] Table 'tbl_resist171': miss
[12:40:28.159] [bmv2] [D] [thread 16892] [428.0] [cxt 0] Action entry is resist171 - 
[12:40:28.159] [bmv2] [T] [thread 16892] [428.0] [cxt 0] Action resist171
[12:40:28.159] [bmv2] [T] [thread 16892] [428.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:40:28.159] [bmv2] [T] [thread 16892] [428.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:40:28.159] [bmv2] [T] [thread 16892] [428.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:40:28.159] [bmv2] [T] [thread 16892] [428.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:40:28.159] [bmv2] [T] [thread 16892] [428.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:40:28.159] [bmv2] [T] [thread 16892] [428.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:40:28.159] [bmv2] [D] [thread 16892] [428.0] [cxt 0] Pipeline 'ingress': end
[12:40:28.159] [bmv2] [D] [thread 16892] [428.0] [cxt 0] Egress port is 0
[12:40:28.159] [bmv2] [D] [thread 16892] [429.0] [cxt 0] Processing packet received on port 14
[12:40:28.159] [bmv2] [D] [thread 16892] [429.0] [cxt 0] Parser 'parser': start
[12:40:28.159] [bmv2] [D] [thread 16892] [429.0] [cxt 0] Parser 'parser' entering state 'start'
[12:40:28.159] [bmv2] [D] [thread 16892] [429.0] [cxt 0] Extracting header 'ethernet'
[12:40:28.159] [bmv2] [D] [thread 16892] [429.0] [cxt 0] Parser state 'start': key is 86dd
[12:40:28.159] [bmv2] [T] [thread 16892] [429.0] [cxt 0] Bytes parsed: 14
[12:40:28.159] [bmv2] [D] [thread 16892] [429.0] [cxt 0] Parser 'parser': end
[12:40:28.159] [bmv2] [D] [thread 16892] [429.0] [cxt 0] Pipeline 'ingress': start
[12:40:28.159] [bmv2] [T] [thread 16892] [429.0] [cxt 0] Applying table 'tbl_resist171'
[12:40:28.159] [bmv2] [D] [thread 16892] [429.0] [cxt 0] Looking up key:

[12:40:28.159] [bmv2] [D] [thread 16892] [429.0] [cxt 0] Table 'tbl_resist171': miss
[12:40:28.159] [bmv2] [D] [thread 16892] [429.0] [cxt 0] Action entry is resist171 - 
[12:40:28.159] [bmv2] [T] [thread 16892] [429.0] [cxt 0] Action resist171
[12:40:28.159] [bmv2] [T] [thread 16892] [429.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:40:28.159] [bmv2] [T] [thread 16892] [429.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:40:28.159] [bmv2] [T] [thread 16892] [429.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:40:28.159] [bmv2] [T] [thread 16892] [429.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:40:28.159] [bmv2] [T] [thread 16892] [429.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:40:28.159] [bmv2] [T] [thread 16892] [429.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:40:28.159] [bmv2] [D] [thread 16892] [429.0] [cxt 0] Pipeline 'ingress': end
[12:40:28.159] [bmv2] [D] [thread 16892] [429.0] [cxt 0] Egress port is 0
[12:40:28.159] [bmv2] [D] [thread 16892] [430.0] [cxt 0] Processing packet received on port 24
[12:40:28.159] [bmv2] [D] [thread 16892] [430.0] [cxt 0] Parser 'parser': start
[12:40:28.159] [bmv2] [D] [thread 16892] [430.0] [cxt 0] Parser 'parser' entering state 'start'
[12:40:28.159] [bmv2] [D] [thread 16892] [430.0] [cxt 0] Extracting header 'ethernet'
[12:40:28.159] [bmv2] [D] [thread 16892] [430.0] [cxt 0] Parser state 'start': key is 86dd
[12:40:28.159] [bmv2] [T] [thread 16892] [430.0] [cxt 0] Bytes parsed: 14
[12:40:28.159] [bmv2] [D] [thread 16892] [430.0] [cxt 0] Parser 'parser': end
[12:40:28.159] [bmv2] [D] [thread 16892] [430.0] [cxt 0] Pipeline 'ingress': start
[12:40:28.159] [bmv2] [T] [thread 16892] [430.0] [cxt 0] Applying table 'tbl_resist171'
[12:40:28.159] [bmv2] [D] [thread 16892] [430.0] [cxt 0] Looking up key:

[12:40:28.159] [bmv2] [D] [thread 16892] [430.0] [cxt 0] Table 'tbl_resist171': miss
[12:40:28.159] [bmv2] [D] [thread 16892] [430.0] [cxt 0] Action entry is resist171 - 
[12:40:28.159] [bmv2] [T] [thread 16892] [430.0] [cxt 0] Action resist171
[12:40:28.159] [bmv2] [T] [thread 16892] [430.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:40:28.159] [bmv2] [T] [thread 16892] [430.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:40:28.159] [bmv2] [T] [thread 16892] [430.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:40:28.159] [bmv2] [T] [thread 16892] [430.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:40:28.159] [bmv2] [T] [thread 16892] [430.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:40:28.159] [bmv2] [T] [thread 16892] [430.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:40:28.159] [bmv2] [D] [thread 16892] [430.0] [cxt 0] Pipeline 'ingress': end
[12:40:28.159] [bmv2] [D] [thread 16892] [430.0] [cxt 0] Egress port is 0
[12:40:28.159] [bmv2] [D] [thread 16892] [431.0] [cxt 0] Processing packet received on port 31
[12:40:28.159] [bmv2] [D] [thread 16892] [431.0] [cxt 0] Parser 'parser': start
[12:40:28.159] [bmv2] [D] [thread 16892] [431.0] [cxt 0] Parser 'parser' entering state 'start'
[12:40:28.159] [bmv2] [D] [thread 16892] [431.0] [cxt 0] Extracting header 'ethernet'
[12:40:28.159] [bmv2] [D] [thread 16892] [431.0] [cxt 0] Parser state 'start': key is 86dd
[12:40:28.159] [bmv2] [T] [thread 16892] [431.0] [cxt 0] Bytes parsed: 14
[12:40:28.159] [bmv2] [D] [thread 16892] [431.0] [cxt 0] Parser 'parser': end
[12:40:28.159] [bmv2] [D] [thread 16892] [431.0] [cxt 0] Pipeline 'ingress': start
[12:40:28.159] [bmv2] [T] [thread 16892] [431.0] [cxt 0] Applying table 'tbl_resist171'
[12:40:28.159] [bmv2] [D] [thread 16892] [431.0] [cxt 0] Looking up key:

[12:40:28.159] [bmv2] [D] [thread 16892] [431.0] [cxt 0] Table 'tbl_resist171': miss
[12:40:28.159] [bmv2] [D] [thread 16892] [431.0] [cxt 0] Action entry is resist171 - 
[12:40:28.159] [bmv2] [T] [thread 16892] [431.0] [cxt 0] Action resist171
[12:40:28.159] [bmv2] [T] [thread 16892] [431.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:40:28.159] [bmv2] [T] [thread 16892] [431.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:40:28.159] [bmv2] [T] [thread 16892] [431.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:40:28.159] [bmv2] [T] [thread 16892] [431.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:40:28.159] [bmv2] [T] [thread 16892] [431.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:40:28.159] [bmv2] [T] [thread 16892] [431.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:40:28.159] [bmv2] [D] [thread 16892] [431.0] [cxt 0] Pipeline 'ingress': end
[12:40:28.159] [bmv2] [D] [thread 16892] [431.0] [cxt 0] Egress port is 0
[12:40:28.159] [bmv2] [D] [thread 16893] [428.0] [cxt 0] Pipeline 'egress': start
[12:40:28.159] [bmv2] [T] [thread 16893] [428.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:40:28.159] [bmv2] [T] [thread 16893] [428.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:40:28.159] [bmv2] [D] [thread 16893] [428.0] [cxt 0] Pipeline 'egress': end
[12:40:28.159] [bmv2] [D] [thread 16893] [428.0] [cxt 0] Deparser 'deparser': start
[12:40:28.159] [bmv2] [T] [thread 16893] [428.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:40:28.159] [bmv2] [D] [thread 16893] [428.0] [cxt 0] Deparsing header 'ethernet'
[12:40:28.159] [bmv2] [D] [thread 16893] [428.0] [cxt 0] Deparser 'deparser': end
[12:40:28.159] [bmv2] [D] [thread 16893] [429.0] [cxt 0] Pipeline 'egress': start
[12:40:28.159] [bmv2] [T] [thread 16893] [429.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:40:28.159] [bmv2] [T] [thread 16893] [429.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:40:28.159] [bmv2] [D] [thread 16893] [429.0] [cxt 0] Pipeline 'egress': end
[12:40:28.159] [bmv2] [D] [thread 16893] [429.0] [cxt 0] Deparser 'deparser': start
[12:40:28.159] [bmv2] [T] [thread 16893] [429.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:40:28.159] [bmv2] [D] [thread 16893] [429.0] [cxt 0] Deparsing header 'ethernet'
[12:40:28.159] [bmv2] [D] [thread 16893] [429.0] [cxt 0] Deparser 'deparser': end
[12:40:28.159] [bmv2] [D] [thread 16893] [430.0] [cxt 0] Pipeline 'egress': start
[12:40:28.159] [bmv2] [T] [thread 16893] [430.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:40:28.159] [bmv2] [T] [thread 16893] [430.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:40:28.159] [bmv2] [D] [thread 16893] [430.0] [cxt 0] Pipeline 'egress': end
[12:40:28.159] [bmv2] [D] [thread 16893] [430.0] [cxt 0] Deparser 'deparser': start
[12:40:28.159] [bmv2] [T] [thread 16893] [430.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:40:28.159] [bmv2] [D] [thread 16893] [430.0] [cxt 0] Deparsing header 'ethernet'
[12:40:28.159] [bmv2] [D] [thread 16893] [430.0] [cxt 0] Deparser 'deparser': end
[12:40:28.159] [bmv2] [D] [thread 16893] [431.0] [cxt 0] Pipeline 'egress': start
[12:40:28.159] [bmv2] [T] [thread 16893] [431.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:40:28.159] [bmv2] [T] [thread 16893] [431.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:40:28.159] [bmv2] [D] [thread 16893] [431.0] [cxt 0] Pipeline 'egress': end
[12:40:28.159] [bmv2] [D] [thread 16893] [431.0] [cxt 0] Deparser 'deparser': start
[12:40:28.159] [bmv2] [T] [thread 16893] [431.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:40:28.159] [bmv2] [D] [thread 16893] [431.0] [cxt 0] Deparsing header 'ethernet'
[12:40:28.159] [bmv2] [D] [thread 16893] [431.0] [cxt 0] Deparser 'deparser': end
[12:40:28.159] [bmv2] [D] [thread 16897] [428.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:40:28.159] [bmv2] [D] [thread 16897] [429.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:40:28.159] [bmv2] [D] [thread 16897] [430.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:40:28.159] [bmv2] [D] [thread 16897] [431.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:40:44.534] [bmv2] [D] [thread 16892] [432.0] [cxt 0] Processing packet received on port 8
[12:40:44.534] [bmv2] [D] [thread 16892] [432.0] [cxt 0] Parser 'parser': start
[12:40:44.534] [bmv2] [D] [thread 16892] [432.0] [cxt 0] Parser 'parser' entering state 'start'
[12:40:44.534] [bmv2] [D] [thread 16892] [432.0] [cxt 0] Extracting header 'ethernet'
[12:40:44.534] [bmv2] [D] [thread 16892] [432.0] [cxt 0] Parser state 'start': key is 86dd
[12:40:44.534] [bmv2] [T] [thread 16892] [432.0] [cxt 0] Bytes parsed: 14
[12:40:44.534] [bmv2] [D] [thread 16892] [432.0] [cxt 0] Parser 'parser': end
[12:40:44.534] [bmv2] [D] [thread 16892] [432.0] [cxt 0] Pipeline 'ingress': start
[12:40:44.534] [bmv2] [T] [thread 16892] [432.0] [cxt 0] Applying table 'tbl_resist171'
[12:40:44.534] [bmv2] [D] [thread 16892] [432.0] [cxt 0] Looking up key:

[12:40:44.534] [bmv2] [D] [thread 16892] [432.0] [cxt 0] Table 'tbl_resist171': miss
[12:40:44.534] [bmv2] [D] [thread 16892] [432.0] [cxt 0] Action entry is resist171 - 
[12:40:44.534] [bmv2] [T] [thread 16892] [432.0] [cxt 0] Action resist171
[12:40:44.534] [bmv2] [T] [thread 16892] [432.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:40:44.534] [bmv2] [T] [thread 16892] [432.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:40:44.534] [bmv2] [T] [thread 16892] [432.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:40:44.534] [bmv2] [T] [thread 16892] [432.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:40:44.534] [bmv2] [T] [thread 16892] [432.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:40:44.534] [bmv2] [T] [thread 16892] [432.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:40:44.534] [bmv2] [D] [thread 16892] [432.0] [cxt 0] Pipeline 'ingress': end
[12:40:44.534] [bmv2] [D] [thread 16892] [432.0] [cxt 0] Egress port is 0
[12:40:44.534] [bmv2] [D] [thread 16893] [432.0] [cxt 0] Pipeline 'egress': start
[12:40:44.534] [bmv2] [T] [thread 16893] [432.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:40:44.535] [bmv2] [T] [thread 16893] [432.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:40:44.535] [bmv2] [D] [thread 16893] [432.0] [cxt 0] Pipeline 'egress': end
[12:40:44.535] [bmv2] [D] [thread 16893] [432.0] [cxt 0] Deparser 'deparser': start
[12:40:44.535] [bmv2] [T] [thread 16893] [432.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:40:44.535] [bmv2] [D] [thread 16893] [432.0] [cxt 0] Deparsing header 'ethernet'
[12:40:44.535] [bmv2] [D] [thread 16893] [432.0] [cxt 0] Deparser 'deparser': end
[12:40:44.535] [bmv2] [D] [thread 16897] [432.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:40:44.537] [bmv2] [D] [thread 16892] [433.0] [cxt 0] Processing packet received on port 34
[12:40:44.537] [bmv2] [D] [thread 16892] [433.0] [cxt 0] Parser 'parser': start
[12:40:44.537] [bmv2] [D] [thread 16892] [433.0] [cxt 0] Parser 'parser' entering state 'start'
[12:40:44.537] [bmv2] [D] [thread 16892] [433.0] [cxt 0] Extracting header 'ethernet'
[12:40:44.537] [bmv2] [D] [thread 16892] [433.0] [cxt 0] Parser state 'start': key is 86dd
[12:40:44.537] [bmv2] [T] [thread 16892] [433.0] [cxt 0] Bytes parsed: 14
[12:40:44.537] [bmv2] [D] [thread 16892] [433.0] [cxt 0] Parser 'parser': end
[12:40:44.537] [bmv2] [D] [thread 16892] [433.0] [cxt 0] Pipeline 'ingress': start
[12:40:44.537] [bmv2] [T] [thread 16892] [433.0] [cxt 0] Applying table 'tbl_resist171'
[12:40:44.537] [bmv2] [D] [thread 16892] [433.0] [cxt 0] Looking up key:

[12:40:44.537] [bmv2] [D] [thread 16892] [433.0] [cxt 0] Table 'tbl_resist171': miss
[12:40:44.537] [bmv2] [D] [thread 16892] [433.0] [cxt 0] Action entry is resist171 - 
[12:40:44.537] [bmv2] [T] [thread 16892] [433.0] [cxt 0] Action resist171
[12:40:44.537] [bmv2] [T] [thread 16892] [433.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:40:44.537] [bmv2] [T] [thread 16892] [433.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:40:44.537] [bmv2] [T] [thread 16892] [433.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:40:44.537] [bmv2] [T] [thread 16892] [433.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:40:44.537] [bmv2] [T] [thread 16892] [433.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:40:44.537] [bmv2] [T] [thread 16892] [433.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:40:44.537] [bmv2] [D] [thread 16892] [433.0] [cxt 0] Pipeline 'ingress': end
[12:40:44.537] [bmv2] [D] [thread 16892] [433.0] [cxt 0] Egress port is 0
[12:40:44.537] [bmv2] [D] [thread 16892] [434.0] [cxt 0] Processing packet received on port 41
[12:40:44.537] [bmv2] [D] [thread 16892] [434.0] [cxt 0] Parser 'parser': start
[12:40:44.537] [bmv2] [D] [thread 16892] [434.0] [cxt 0] Parser 'parser' entering state 'start'
[12:40:44.537] [bmv2] [D] [thread 16892] [434.0] [cxt 0] Extracting header 'ethernet'
[12:40:44.537] [bmv2] [D] [thread 16892] [434.0] [cxt 0] Parser state 'start': key is 86dd
[12:40:44.537] [bmv2] [T] [thread 16892] [434.0] [cxt 0] Bytes parsed: 14
[12:40:44.537] [bmv2] [D] [thread 16892] [434.0] [cxt 0] Parser 'parser': end
[12:40:44.537] [bmv2] [D] [thread 16892] [434.0] [cxt 0] Pipeline 'ingress': start
[12:40:44.537] [bmv2] [T] [thread 16892] [434.0] [cxt 0] Applying table 'tbl_resist171'
[12:40:44.537] [bmv2] [D] [thread 16892] [434.0] [cxt 0] Looking up key:

[12:40:44.537] [bmv2] [D] [thread 16892] [434.0] [cxt 0] Table 'tbl_resist171': miss
[12:40:44.537] [bmv2] [D] [thread 16892] [434.0] [cxt 0] Action entry is resist171 - 
[12:40:44.537] [bmv2] [T] [thread 16892] [434.0] [cxt 0] Action resist171
[12:40:44.537] [bmv2] [T] [thread 16892] [434.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:40:44.537] [bmv2] [T] [thread 16892] [434.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:40:44.537] [bmv2] [T] [thread 16892] [434.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:40:44.537] [bmv2] [T] [thread 16892] [434.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:40:44.537] [bmv2] [T] [thread 16892] [434.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:40:44.537] [bmv2] [T] [thread 16892] [434.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:40:44.537] [bmv2] [D] [thread 16892] [434.0] [cxt 0] Pipeline 'ingress': end
[12:40:44.537] [bmv2] [D] [thread 16892] [434.0] [cxt 0] Egress port is 0
[12:40:44.537] [bmv2] [D] [thread 16893] [433.0] [cxt 0] Pipeline 'egress': start
[12:40:44.537] [bmv2] [T] [thread 16893] [433.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:40:44.537] [bmv2] [T] [thread 16893] [433.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:40:44.537] [bmv2] [D] [thread 16893] [433.0] [cxt 0] Pipeline 'egress': end
[12:40:44.537] [bmv2] [D] [thread 16893] [433.0] [cxt 0] Deparser 'deparser': start
[12:40:44.537] [bmv2] [T] [thread 16893] [433.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:40:44.537] [bmv2] [D] [thread 16893] [433.0] [cxt 0] Deparsing header 'ethernet'
[12:40:44.537] [bmv2] [D] [thread 16893] [433.0] [cxt 0] Deparser 'deparser': end
[12:40:44.537] [bmv2] [D] [thread 16893] [434.0] [cxt 0] Pipeline 'egress': start
[12:40:44.537] [bmv2] [T] [thread 16893] [434.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:40:44.537] [bmv2] [T] [thread 16893] [434.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:40:44.537] [bmv2] [D] [thread 16893] [434.0] [cxt 0] Pipeline 'egress': end
[12:40:44.537] [bmv2] [D] [thread 16893] [434.0] [cxt 0] Deparser 'deparser': start
[12:40:44.537] [bmv2] [T] [thread 16893] [434.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:40:44.537] [bmv2] [D] [thread 16893] [434.0] [cxt 0] Deparsing header 'ethernet'
[12:40:44.537] [bmv2] [D] [thread 16893] [434.0] [cxt 0] Deparser 'deparser': end
[12:40:44.537] [bmv2] [D] [thread 16897] [433.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:40:44.537] [bmv2] [D] [thread 16897] [434.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:40:44.537] [bmv2] [D] [thread 16892] [435.0] [cxt 0] Processing packet received on port 18
[12:40:44.537] [bmv2] [D] [thread 16892] [435.0] [cxt 0] Parser 'parser': start
[12:40:44.537] [bmv2] [D] [thread 16892] [435.0] [cxt 0] Parser 'parser' entering state 'start'
[12:40:44.537] [bmv2] [D] [thread 16892] [435.0] [cxt 0] Extracting header 'ethernet'
[12:40:44.537] [bmv2] [D] [thread 16892] [435.0] [cxt 0] Parser state 'start': key is 86dd
[12:40:44.537] [bmv2] [T] [thread 16892] [435.0] [cxt 0] Bytes parsed: 14
[12:40:44.537] [bmv2] [D] [thread 16892] [435.0] [cxt 0] Parser 'parser': end
[12:40:44.537] [bmv2] [D] [thread 16892] [435.0] [cxt 0] Pipeline 'ingress': start
[12:40:44.537] [bmv2] [T] [thread 16892] [435.0] [cxt 0] Applying table 'tbl_resist171'
[12:40:44.538] [bmv2] [D] [thread 16892] [435.0] [cxt 0] Looking up key:

[12:40:44.538] [bmv2] [D] [thread 16892] [435.0] [cxt 0] Table 'tbl_resist171': miss
[12:40:44.538] [bmv2] [D] [thread 16892] [435.0] [cxt 0] Action entry is resist171 - 
[12:40:44.538] [bmv2] [T] [thread 16892] [435.0] [cxt 0] Action resist171
[12:40:44.538] [bmv2] [T] [thread 16892] [435.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:40:44.538] [bmv2] [T] [thread 16892] [435.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:40:44.538] [bmv2] [T] [thread 16892] [435.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:40:44.538] [bmv2] [T] [thread 16892] [435.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:40:44.538] [bmv2] [T] [thread 16892] [435.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:40:44.538] [bmv2] [T] [thread 16892] [435.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:40:44.538] [bmv2] [D] [thread 16892] [435.0] [cxt 0] Pipeline 'ingress': end
[12:40:44.538] [bmv2] [D] [thread 16892] [435.0] [cxt 0] Egress port is 0
[12:40:44.538] [bmv2] [D] [thread 16892] [436.0] [cxt 0] Processing packet received on port 43
[12:40:44.538] [bmv2] [D] [thread 16892] [436.0] [cxt 0] Parser 'parser': start
[12:40:44.538] [bmv2] [D] [thread 16892] [436.0] [cxt 0] Parser 'parser' entering state 'start'
[12:40:44.538] [bmv2] [D] [thread 16892] [436.0] [cxt 0] Extracting header 'ethernet'
[12:40:44.538] [bmv2] [D] [thread 16892] [436.0] [cxt 0] Parser state 'start': key is 86dd
[12:40:44.538] [bmv2] [T] [thread 16892] [436.0] [cxt 0] Bytes parsed: 14
[12:40:44.538] [bmv2] [D] [thread 16892] [436.0] [cxt 0] Parser 'parser': end
[12:40:44.538] [bmv2] [D] [thread 16892] [436.0] [cxt 0] Pipeline 'ingress': start
[12:40:44.538] [bmv2] [T] [thread 16892] [436.0] [cxt 0] Applying table 'tbl_resist171'
[12:40:44.538] [bmv2] [D] [thread 16892] [436.0] [cxt 0] Looking up key:

[12:40:44.538] [bmv2] [D] [thread 16892] [436.0] [cxt 0] Table 'tbl_resist171': miss
[12:40:44.538] [bmv2] [D] [thread 16892] [436.0] [cxt 0] Action entry is resist171 - 
[12:40:44.538] [bmv2] [T] [thread 16892] [436.0] [cxt 0] Action resist171
[12:40:44.538] [bmv2] [T] [thread 16892] [436.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:40:44.538] [bmv2] [T] [thread 16892] [436.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:40:44.538] [bmv2] [T] [thread 16892] [436.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:40:44.538] [bmv2] [T] [thread 16892] [436.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:40:44.538] [bmv2] [T] [thread 16892] [436.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:40:44.538] [bmv2] [T] [thread 16892] [436.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:40:44.538] [bmv2] [D] [thread 16892] [436.0] [cxt 0] Pipeline 'ingress': end
[12:40:44.538] [bmv2] [D] [thread 16892] [436.0] [cxt 0] Egress port is 0
[12:40:44.538] [bmv2] [D] [thread 16893] [435.0] [cxt 0] Pipeline 'egress': start
[12:40:44.538] [bmv2] [T] [thread 16893] [435.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:40:44.538] [bmv2] [T] [thread 16893] [435.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:40:44.538] [bmv2] [D] [thread 16893] [435.0] [cxt 0] Pipeline 'egress': end
[12:40:44.538] [bmv2] [D] [thread 16893] [435.0] [cxt 0] Deparser 'deparser': start
[12:40:44.538] [bmv2] [T] [thread 16893] [435.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:40:44.538] [bmv2] [D] [thread 16893] [435.0] [cxt 0] Deparsing header 'ethernet'
[12:40:44.538] [bmv2] [D] [thread 16893] [435.0] [cxt 0] Deparser 'deparser': end
[12:40:44.538] [bmv2] [D] [thread 16893] [436.0] [cxt 0] Pipeline 'egress': start
[12:40:44.538] [bmv2] [T] [thread 16893] [436.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:40:44.538] [bmv2] [T] [thread 16893] [436.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:40:44.538] [bmv2] [D] [thread 16893] [436.0] [cxt 0] Pipeline 'egress': end
[12:40:44.538] [bmv2] [D] [thread 16893] [436.0] [cxt 0] Deparser 'deparser': start
[12:40:44.538] [bmv2] [T] [thread 16893] [436.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:40:44.538] [bmv2] [D] [thread 16893] [436.0] [cxt 0] Deparsing header 'ethernet'
[12:40:44.538] [bmv2] [D] [thread 16893] [436.0] [cxt 0] Deparser 'deparser': end
[12:40:44.538] [bmv2] [D] [thread 16897] [435.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:40:44.538] [bmv2] [D] [thread 16897] [436.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:41:00.921] [bmv2] [D] [thread 16892] [437.0] [cxt 0] Processing packet received on port 9
[12:41:00.921] [bmv2] [D] [thread 16892] [437.0] [cxt 0] Parser 'parser': start
[12:41:00.921] [bmv2] [D] [thread 16892] [437.0] [cxt 0] Parser 'parser' entering state 'start'
[12:41:00.921] [bmv2] [D] [thread 16892] [437.0] [cxt 0] Extracting header 'ethernet'
[12:41:00.921] [bmv2] [D] [thread 16892] [437.0] [cxt 0] Parser state 'start': key is 86dd
[12:41:00.921] [bmv2] [T] [thread 16892] [437.0] [cxt 0] Bytes parsed: 14
[12:41:00.921] [bmv2] [D] [thread 16892] [437.0] [cxt 0] Parser 'parser': end
[12:41:00.921] [bmv2] [D] [thread 16892] [437.0] [cxt 0] Pipeline 'ingress': start
[12:41:00.921] [bmv2] [T] [thread 16892] [437.0] [cxt 0] Applying table 'tbl_resist171'
[12:41:00.921] [bmv2] [D] [thread 16892] [437.0] [cxt 0] Looking up key:

[12:41:00.921] [bmv2] [D] [thread 16892] [437.0] [cxt 0] Table 'tbl_resist171': miss
[12:41:00.921] [bmv2] [D] [thread 16892] [437.0] [cxt 0] Action entry is resist171 - 
[12:41:00.921] [bmv2] [T] [thread 16892] [437.0] [cxt 0] Action resist171
[12:41:00.921] [bmv2] [T] [thread 16892] [437.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:41:00.921] [bmv2] [T] [thread 16892] [437.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:41:00.921] [bmv2] [T] [thread 16892] [437.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:41:00.921] [bmv2] [T] [thread 16892] [437.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:41:00.921] [bmv2] [T] [thread 16892] [437.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:41:00.921] [bmv2] [T] [thread 16892] [437.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:41:00.921] [bmv2] [D] [thread 16892] [437.0] [cxt 0] Pipeline 'ingress': end
[12:41:00.921] [bmv2] [D] [thread 16892] [437.0] [cxt 0] Egress port is 0
[12:41:00.921] [bmv2] [D] [thread 16893] [437.0] [cxt 0] Pipeline 'egress': start
[12:41:00.921] [bmv2] [T] [thread 16893] [437.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:41:00.921] [bmv2] [T] [thread 16893] [437.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:41:00.921] [bmv2] [D] [thread 16893] [437.0] [cxt 0] Pipeline 'egress': end
[12:41:00.921] [bmv2] [D] [thread 16893] [437.0] [cxt 0] Deparser 'deparser': start
[12:41:00.921] [bmv2] [T] [thread 16893] [437.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:41:00.921] [bmv2] [D] [thread 16893] [437.0] [cxt 0] Deparsing header 'ethernet'
[12:41:00.921] [bmv2] [D] [thread 16893] [437.0] [cxt 0] Deparser 'deparser': end
[12:41:00.921] [bmv2] [D] [thread 16897] [437.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:41:00.921] [bmv2] [D] [thread 16892] [438.0] [cxt 0] Processing packet received on port 15
[12:41:00.921] [bmv2] [D] [thread 16892] [438.0] [cxt 0] Parser 'parser': start
[12:41:00.921] [bmv2] [D] [thread 16892] [438.0] [cxt 0] Parser 'parser' entering state 'start'
[12:41:00.921] [bmv2] [D] [thread 16892] [438.0] [cxt 0] Extracting header 'ethernet'
[12:41:00.921] [bmv2] [D] [thread 16892] [438.0] [cxt 0] Parser state 'start': key is 86dd
[12:41:00.921] [bmv2] [T] [thread 16892] [438.0] [cxt 0] Bytes parsed: 14
[12:41:00.921] [bmv2] [D] [thread 16892] [438.0] [cxt 0] Parser 'parser': end
[12:41:00.921] [bmv2] [D] [thread 16892] [438.0] [cxt 0] Pipeline 'ingress': start
[12:41:00.921] [bmv2] [T] [thread 16892] [438.0] [cxt 0] Applying table 'tbl_resist171'
[12:41:00.921] [bmv2] [D] [thread 16892] [438.0] [cxt 0] Looking up key:

[12:41:00.921] [bmv2] [D] [thread 16892] [438.0] [cxt 0] Table 'tbl_resist171': miss
[12:41:00.921] [bmv2] [D] [thread 16892] [438.0] [cxt 0] Action entry is resist171 - 
[12:41:00.921] [bmv2] [T] [thread 16892] [438.0] [cxt 0] Action resist171
[12:41:00.921] [bmv2] [T] [thread 16892] [438.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:41:00.921] [bmv2] [T] [thread 16892] [438.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:41:00.921] [bmv2] [T] [thread 16892] [438.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:41:00.921] [bmv2] [T] [thread 16892] [438.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:41:00.921] [bmv2] [T] [thread 16892] [438.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:41:00.921] [bmv2] [T] [thread 16892] [438.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:41:00.921] [bmv2] [D] [thread 16892] [438.0] [cxt 0] Pipeline 'ingress': end
[12:41:00.921] [bmv2] [D] [thread 16892] [438.0] [cxt 0] Egress port is 0
[12:41:00.921] [bmv2] [D] [thread 16893] [438.0] [cxt 0] Pipeline 'egress': start
[12:41:00.921] [bmv2] [T] [thread 16893] [438.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:41:00.921] [bmv2] [T] [thread 16893] [438.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:41:00.921] [bmv2] [D] [thread 16893] [438.0] [cxt 0] Pipeline 'egress': end
[12:41:00.921] [bmv2] [D] [thread 16893] [438.0] [cxt 0] Deparser 'deparser': start
[12:41:00.921] [bmv2] [T] [thread 16893] [438.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:41:00.921] [bmv2] [D] [thread 16893] [438.0] [cxt 0] Deparsing header 'ethernet'
[12:41:00.921] [bmv2] [D] [thread 16893] [438.0] [cxt 0] Deparser 'deparser': end
[12:41:00.921] [bmv2] [D] [thread 16897] [438.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:41:00.922] [bmv2] [D] [thread 16892] [439.0] [cxt 0] Processing packet received on port 39
[12:41:00.922] [bmv2] [D] [thread 16892] [439.0] [cxt 0] Parser 'parser': start
[12:41:00.922] [bmv2] [D] [thread 16892] [439.0] [cxt 0] Parser 'parser' entering state 'start'
[12:41:00.922] [bmv2] [D] [thread 16892] [439.0] [cxt 0] Extracting header 'ethernet'
[12:41:00.922] [bmv2] [D] [thread 16892] [439.0] [cxt 0] Parser state 'start': key is 86dd
[12:41:00.922] [bmv2] [T] [thread 16892] [439.0] [cxt 0] Bytes parsed: 14
[12:41:00.922] [bmv2] [D] [thread 16892] [439.0] [cxt 0] Parser 'parser': end
[12:41:00.922] [bmv2] [D] [thread 16892] [439.0] [cxt 0] Pipeline 'ingress': start
[12:41:00.922] [bmv2] [T] [thread 16892] [439.0] [cxt 0] Applying table 'tbl_resist171'
[12:41:00.922] [bmv2] [D] [thread 16892] [439.0] [cxt 0] Looking up key:

[12:41:00.922] [bmv2] [D] [thread 16892] [439.0] [cxt 0] Table 'tbl_resist171': miss
[12:41:00.922] [bmv2] [D] [thread 16892] [439.0] [cxt 0] Action entry is resist171 - 
[12:41:00.922] [bmv2] [T] [thread 16892] [439.0] [cxt 0] Action resist171
[12:41:00.922] [bmv2] [T] [thread 16892] [439.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:41:00.922] [bmv2] [T] [thread 16892] [439.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:41:00.922] [bmv2] [T] [thread 16892] [439.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:41:00.922] [bmv2] [T] [thread 16892] [439.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:41:00.922] [bmv2] [T] [thread 16892] [439.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:41:00.922] [bmv2] [T] [thread 16892] [439.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:41:00.922] [bmv2] [D] [thread 16892] [439.0] [cxt 0] Pipeline 'ingress': end
[12:41:00.922] [bmv2] [D] [thread 16892] [439.0] [cxt 0] Egress port is 0
[12:41:00.922] [bmv2] [D] [thread 16893] [439.0] [cxt 0] Pipeline 'egress': start
[12:41:00.922] [bmv2] [T] [thread 16893] [439.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:41:00.922] [bmv2] [T] [thread 16893] [439.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:41:00.922] [bmv2] [D] [thread 16893] [439.0] [cxt 0] Pipeline 'egress': end
[12:41:00.922] [bmv2] [D] [thread 16893] [439.0] [cxt 0] Deparser 'deparser': start
[12:41:00.922] [bmv2] [T] [thread 16893] [439.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:41:00.922] [bmv2] [D] [thread 16893] [439.0] [cxt 0] Deparsing header 'ethernet'
[12:41:00.922] [bmv2] [D] [thread 16893] [439.0] [cxt 0] Deparser 'deparser': end
[12:41:00.922] [bmv2] [D] [thread 16897] [439.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:41:00.922] [bmv2] [D] [thread 16892] [440.0] [cxt 0] Processing packet received on port 42
[12:41:00.922] [bmv2] [D] [thread 16892] [440.0] [cxt 0] Parser 'parser': start
[12:41:00.922] [bmv2] [D] [thread 16892] [440.0] [cxt 0] Parser 'parser' entering state 'start'
[12:41:00.922] [bmv2] [D] [thread 16892] [440.0] [cxt 0] Extracting header 'ethernet'
[12:41:00.922] [bmv2] [D] [thread 16892] [440.0] [cxt 0] Parser state 'start': key is 86dd
[12:41:00.922] [bmv2] [T] [thread 16892] [440.0] [cxt 0] Bytes parsed: 14
[12:41:00.922] [bmv2] [D] [thread 16892] [440.0] [cxt 0] Parser 'parser': end
[12:41:00.922] [bmv2] [D] [thread 16892] [440.0] [cxt 0] Pipeline 'ingress': start
[12:41:00.923] [bmv2] [T] [thread 16892] [440.0] [cxt 0] Applying table 'tbl_resist171'
[12:41:00.923] [bmv2] [D] [thread 16892] [440.0] [cxt 0] Looking up key:

[12:41:00.923] [bmv2] [D] [thread 16892] [440.0] [cxt 0] Table 'tbl_resist171': miss
[12:41:00.923] [bmv2] [D] [thread 16892] [440.0] [cxt 0] Action entry is resist171 - 
[12:41:00.923] [bmv2] [T] [thread 16892] [440.0] [cxt 0] Action resist171
[12:41:00.923] [bmv2] [T] [thread 16892] [440.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:41:00.923] [bmv2] [T] [thread 16892] [440.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:41:00.923] [bmv2] [T] [thread 16892] [440.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:41:00.923] [bmv2] [T] [thread 16892] [440.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:41:00.923] [bmv2] [T] [thread 16892] [440.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:41:00.923] [bmv2] [T] [thread 16892] [440.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:41:00.923] [bmv2] [D] [thread 16892] [440.0] [cxt 0] Pipeline 'ingress': end
[12:41:00.923] [bmv2] [D] [thread 16892] [440.0] [cxt 0] Egress port is 0
[12:41:00.923] [bmv2] [D] [thread 16893] [440.0] [cxt 0] Pipeline 'egress': start
[12:41:00.923] [bmv2] [T] [thread 16893] [440.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:41:00.923] [bmv2] [T] [thread 16893] [440.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:41:00.923] [bmv2] [D] [thread 16893] [440.0] [cxt 0] Pipeline 'egress': end
[12:41:00.923] [bmv2] [D] [thread 16893] [440.0] [cxt 0] Deparser 'deparser': start
[12:41:00.923] [bmv2] [T] [thread 16893] [440.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:41:00.923] [bmv2] [D] [thread 16893] [440.0] [cxt 0] Deparsing header 'ethernet'
[12:41:00.923] [bmv2] [D] [thread 16893] [440.0] [cxt 0] Deparser 'deparser': end
[12:41:00.923] [bmv2] [D] [thread 16897] [440.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:41:17.308] [bmv2] [D] [thread 16892] [441.0] [cxt 0] Processing packet received on port 23
[12:41:17.308] [bmv2] [D] [thread 16892] [441.0] [cxt 0] Parser 'parser': start
[12:41:17.308] [bmv2] [D] [thread 16892] [441.0] [cxt 0] Parser 'parser' entering state 'start'
[12:41:17.308] [bmv2] [D] [thread 16892] [441.0] [cxt 0] Extracting header 'ethernet'
[12:41:17.309] [bmv2] [D] [thread 16892] [441.0] [cxt 0] Parser state 'start': key is 86dd
[12:41:17.309] [bmv2] [T] [thread 16892] [441.0] [cxt 0] Bytes parsed: 14
[12:41:17.309] [bmv2] [D] [thread 16892] [441.0] [cxt 0] Parser 'parser': end
[12:41:17.309] [bmv2] [D] [thread 16892] [441.0] [cxt 0] Pipeline 'ingress': start
[12:41:17.309] [bmv2] [T] [thread 16892] [441.0] [cxt 0] Applying table 'tbl_resist171'
[12:41:17.309] [bmv2] [D] [thread 16892] [441.0] [cxt 0] Looking up key:

[12:41:17.309] [bmv2] [D] [thread 16892] [441.0] [cxt 0] Table 'tbl_resist171': miss
[12:41:17.309] [bmv2] [D] [thread 16892] [441.0] [cxt 0] Action entry is resist171 - 
[12:41:17.309] [bmv2] [T] [thread 16892] [441.0] [cxt 0] Action resist171
[12:41:17.309] [bmv2] [T] [thread 16892] [441.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:41:17.309] [bmv2] [T] [thread 16892] [441.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:41:17.309] [bmv2] [T] [thread 16892] [441.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:41:17.309] [bmv2] [T] [thread 16892] [441.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:41:17.309] [bmv2] [T] [thread 16892] [441.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:41:17.309] [bmv2] [T] [thread 16892] [441.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:41:17.309] [bmv2] [D] [thread 16892] [441.0] [cxt 0] Pipeline 'ingress': end
[12:41:17.309] [bmv2] [D] [thread 16892] [441.0] [cxt 0] Egress port is 0
[12:41:17.309] [bmv2] [D] [thread 16892] [442.0] [cxt 0] Processing packet received on port 33
[12:41:17.309] [bmv2] [D] [thread 16892] [442.0] [cxt 0] Parser 'parser': start
[12:41:17.309] [bmv2] [D] [thread 16892] [442.0] [cxt 0] Parser 'parser' entering state 'start'
[12:41:17.309] [bmv2] [D] [thread 16892] [442.0] [cxt 0] Extracting header 'ethernet'
[12:41:17.309] [bmv2] [D] [thread 16892] [442.0] [cxt 0] Parser state 'start': key is 86dd
[12:41:17.309] [bmv2] [T] [thread 16892] [442.0] [cxt 0] Bytes parsed: 14
[12:41:17.309] [bmv2] [D] [thread 16892] [442.0] [cxt 0] Parser 'parser': end
[12:41:17.309] [bmv2] [D] [thread 16892] [442.0] [cxt 0] Pipeline 'ingress': start
[12:41:17.309] [bmv2] [T] [thread 16892] [442.0] [cxt 0] Applying table 'tbl_resist171'
[12:41:17.309] [bmv2] [D] [thread 16892] [442.0] [cxt 0] Looking up key:

[12:41:17.309] [bmv2] [D] [thread 16892] [442.0] [cxt 0] Table 'tbl_resist171': miss
[12:41:17.309] [bmv2] [D] [thread 16892] [442.0] [cxt 0] Action entry is resist171 - 
[12:41:17.309] [bmv2] [T] [thread 16892] [442.0] [cxt 0] Action resist171
[12:41:17.309] [bmv2] [T] [thread 16892] [442.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:41:17.309] [bmv2] [T] [thread 16892] [442.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:41:17.309] [bmv2] [T] [thread 16892] [442.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:41:17.309] [bmv2] [T] [thread 16892] [442.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:41:17.309] [bmv2] [T] [thread 16892] [442.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:41:17.309] [bmv2] [T] [thread 16892] [442.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:41:17.309] [bmv2] [D] [thread 16892] [442.0] [cxt 0] Pipeline 'ingress': end
[12:41:17.309] [bmv2] [D] [thread 16892] [442.0] [cxt 0] Egress port is 0
[12:41:17.309] [bmv2] [D] [thread 16892] [443.0] [cxt 0] Processing packet received on port 1
[12:41:17.309] [bmv2] [D] [thread 16892] [443.0] [cxt 0] Parser 'parser': start
[12:41:17.309] [bmv2] [D] [thread 16892] [443.0] [cxt 0] Parser 'parser' entering state 'start'
[12:41:17.310] [bmv2] [D] [thread 16892] [443.0] [cxt 0] Extracting header 'ethernet'
[12:41:17.310] [bmv2] [D] [thread 16892] [443.0] [cxt 0] Parser state 'start': key is 86dd
[12:41:17.310] [bmv2] [T] [thread 16892] [443.0] [cxt 0] Bytes parsed: 14
[12:41:17.310] [bmv2] [D] [thread 16892] [443.0] [cxt 0] Parser 'parser': end
[12:41:17.310] [bmv2] [D] [thread 16892] [443.0] [cxt 0] Pipeline 'ingress': start
[12:41:17.310] [bmv2] [T] [thread 16892] [443.0] [cxt 0] Applying table 'tbl_resist171'
[12:41:17.310] [bmv2] [D] [thread 16892] [443.0] [cxt 0] Looking up key:

[12:41:17.310] [bmv2] [D] [thread 16892] [443.0] [cxt 0] Table 'tbl_resist171': miss
[12:41:17.310] [bmv2] [D] [thread 16892] [443.0] [cxt 0] Action entry is resist171 - 
[12:41:17.310] [bmv2] [T] [thread 16892] [443.0] [cxt 0] Action resist171
[12:41:17.310] [bmv2] [T] [thread 16892] [443.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:41:17.310] [bmv2] [T] [thread 16892] [443.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:41:17.310] [bmv2] [T] [thread 16892] [443.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:41:17.310] [bmv2] [T] [thread 16892] [443.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:41:17.310] [bmv2] [T] [thread 16892] [443.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:41:17.310] [bmv2] [T] [thread 16892] [443.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:41:17.310] [bmv2] [D] [thread 16892] [443.0] [cxt 0] Pipeline 'ingress': end
[12:41:17.310] [bmv2] [D] [thread 16892] [443.0] [cxt 0] Egress port is 0
[12:41:17.310] [bmv2] [D] [thread 16892] [444.0] [cxt 0] Processing packet received on port 6
[12:41:17.310] [bmv2] [D] [thread 16892] [444.0] [cxt 0] Parser 'parser': start
[12:41:17.310] [bmv2] [D] [thread 16892] [444.0] [cxt 0] Parser 'parser' entering state 'start'
[12:41:17.310] [bmv2] [D] [thread 16892] [444.0] [cxt 0] Extracting header 'ethernet'
[12:41:17.310] [bmv2] [D] [thread 16892] [444.0] [cxt 0] Parser state 'start': key is 86dd
[12:41:17.310] [bmv2] [T] [thread 16892] [444.0] [cxt 0] Bytes parsed: 14
[12:41:17.310] [bmv2] [D] [thread 16892] [444.0] [cxt 0] Parser 'parser': end
[12:41:17.310] [bmv2] [D] [thread 16892] [444.0] [cxt 0] Pipeline 'ingress': start
[12:41:17.310] [bmv2] [T] [thread 16892] [444.0] [cxt 0] Applying table 'tbl_resist171'
[12:41:17.310] [bmv2] [D] [thread 16892] [444.0] [cxt 0] Looking up key:

[12:41:17.310] [bmv2] [D] [thread 16892] [444.0] [cxt 0] Table 'tbl_resist171': miss
[12:41:17.310] [bmv2] [D] [thread 16892] [444.0] [cxt 0] Action entry is resist171 - 
[12:41:17.310] [bmv2] [T] [thread 16892] [444.0] [cxt 0] Action resist171
[12:41:17.310] [bmv2] [T] [thread 16892] [444.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:41:17.310] [bmv2] [T] [thread 16892] [444.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:41:17.310] [bmv2] [T] [thread 16892] [444.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:41:17.310] [bmv2] [T] [thread 16892] [444.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:41:17.310] [bmv2] [T] [thread 16892] [444.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:41:17.310] [bmv2] [T] [thread 16892] [444.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:41:17.310] [bmv2] [D] [thread 16892] [444.0] [cxt 0] Pipeline 'ingress': end
[12:41:17.310] [bmv2] [D] [thread 16892] [444.0] [cxt 0] Egress port is 0
[12:41:17.310] [bmv2] [D] [thread 16892] [445.0] [cxt 0] Processing packet received on port 13
[12:41:17.310] [bmv2] [D] [thread 16892] [445.0] [cxt 0] Parser 'parser': start
[12:41:17.310] [bmv2] [D] [thread 16892] [445.0] [cxt 0] Parser 'parser' entering state 'start'
[12:41:17.310] [bmv2] [D] [thread 16892] [445.0] [cxt 0] Extracting header 'ethernet'
[12:41:17.310] [bmv2] [D] [thread 16892] [445.0] [cxt 0] Parser state 'start': key is 86dd
[12:41:17.310] [bmv2] [T] [thread 16892] [445.0] [cxt 0] Bytes parsed: 14
[12:41:17.310] [bmv2] [D] [thread 16892] [445.0] [cxt 0] Parser 'parser': end
[12:41:17.310] [bmv2] [D] [thread 16892] [445.0] [cxt 0] Pipeline 'ingress': start
[12:41:17.310] [bmv2] [T] [thread 16892] [445.0] [cxt 0] Applying table 'tbl_resist171'
[12:41:17.310] [bmv2] [D] [thread 16892] [445.0] [cxt 0] Looking up key:

[12:41:17.310] [bmv2] [D] [thread 16892] [445.0] [cxt 0] Table 'tbl_resist171': miss
[12:41:17.310] [bmv2] [D] [thread 16892] [445.0] [cxt 0] Action entry is resist171 - 
[12:41:17.310] [bmv2] [T] [thread 16892] [445.0] [cxt 0] Action resist171
[12:41:17.310] [bmv2] [T] [thread 16892] [445.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:41:17.310] [bmv2] [T] [thread 16892] [445.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:41:17.311] [bmv2] [T] [thread 16892] [445.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:41:17.311] [bmv2] [T] [thread 16892] [445.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:41:17.311] [bmv2] [T] [thread 16892] [445.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:41:17.311] [bmv2] [T] [thread 16892] [445.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:41:17.311] [bmv2] [D] [thread 16892] [445.0] [cxt 0] Pipeline 'ingress': end
[12:41:17.311] [bmv2] [D] [thread 16892] [445.0] [cxt 0] Egress port is 0
[12:41:17.311] [bmv2] [D] [thread 16893] [441.0] [cxt 0] Pipeline 'egress': start
[12:41:17.311] [bmv2] [T] [thread 16893] [441.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:41:17.311] [bmv2] [T] [thread 16893] [441.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:41:17.311] [bmv2] [D] [thread 16893] [441.0] [cxt 0] Pipeline 'egress': end
[12:41:17.311] [bmv2] [D] [thread 16893] [441.0] [cxt 0] Deparser 'deparser': start
[12:41:17.311] [bmv2] [T] [thread 16893] [441.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:41:17.311] [bmv2] [D] [thread 16893] [441.0] [cxt 0] Deparsing header 'ethernet'
[12:41:17.311] [bmv2] [D] [thread 16893] [441.0] [cxt 0] Deparser 'deparser': end
[12:41:17.311] [bmv2] [D] [thread 16893] [442.0] [cxt 0] Pipeline 'egress': start
[12:41:17.311] [bmv2] [T] [thread 16893] [442.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:41:17.311] [bmv2] [T] [thread 16893] [442.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:41:17.311] [bmv2] [D] [thread 16893] [442.0] [cxt 0] Pipeline 'egress': end
[12:41:17.311] [bmv2] [D] [thread 16893] [442.0] [cxt 0] Deparser 'deparser': start
[12:41:17.311] [bmv2] [T] [thread 16893] [442.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:41:17.311] [bmv2] [D] [thread 16893] [442.0] [cxt 0] Deparsing header 'ethernet'
[12:41:17.311] [bmv2] [D] [thread 16893] [442.0] [cxt 0] Deparser 'deparser': end
[12:41:17.311] [bmv2] [D] [thread 16893] [443.0] [cxt 0] Pipeline 'egress': start
[12:41:17.311] [bmv2] [T] [thread 16893] [443.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:41:17.311] [bmv2] [T] [thread 16893] [443.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:41:17.311] [bmv2] [D] [thread 16893] [443.0] [cxt 0] Pipeline 'egress': end
[12:41:17.311] [bmv2] [D] [thread 16893] [443.0] [cxt 0] Deparser 'deparser': start
[12:41:17.311] [bmv2] [T] [thread 16893] [443.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:41:17.311] [bmv2] [D] [thread 16893] [443.0] [cxt 0] Deparsing header 'ethernet'
[12:41:17.311] [bmv2] [D] [thread 16893] [443.0] [cxt 0] Deparser 'deparser': end
[12:41:17.311] [bmv2] [D] [thread 16893] [444.0] [cxt 0] Pipeline 'egress': start
[12:41:17.311] [bmv2] [T] [thread 16893] [444.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:41:17.311] [bmv2] [T] [thread 16893] [444.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:41:17.311] [bmv2] [D] [thread 16893] [444.0] [cxt 0] Pipeline 'egress': end
[12:41:17.311] [bmv2] [D] [thread 16893] [444.0] [cxt 0] Deparser 'deparser': start
[12:41:17.311] [bmv2] [T] [thread 16893] [444.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:41:17.311] [bmv2] [D] [thread 16893] [444.0] [cxt 0] Deparsing header 'ethernet'
[12:41:17.311] [bmv2] [D] [thread 16893] [444.0] [cxt 0] Deparser 'deparser': end
[12:41:17.311] [bmv2] [D] [thread 16893] [445.0] [cxt 0] Pipeline 'egress': start
[12:41:17.311] [bmv2] [T] [thread 16893] [445.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:41:17.311] [bmv2] [T] [thread 16893] [445.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:41:17.311] [bmv2] [D] [thread 16893] [445.0] [cxt 0] Pipeline 'egress': end
[12:41:17.311] [bmv2] [D] [thread 16893] [445.0] [cxt 0] Deparser 'deparser': start
[12:41:17.311] [bmv2] [T] [thread 16893] [445.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:41:17.311] [bmv2] [D] [thread 16893] [445.0] [cxt 0] Deparsing header 'ethernet'
[12:41:17.311] [bmv2] [D] [thread 16893] [445.0] [cxt 0] Deparser 'deparser': end
[12:41:17.311] [bmv2] [D] [thread 16897] [441.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:41:17.311] [bmv2] [D] [thread 16897] [442.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:41:17.311] [bmv2] [D] [thread 16897] [443.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:41:17.311] [bmv2] [D] [thread 16897] [444.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:41:17.311] [bmv2] [D] [thread 16897] [445.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:41:17.312] [bmv2] [D] [thread 16892] [446.0] [cxt 0] Processing packet received on port 35
[12:41:17.312] [bmv2] [D] [thread 16892] [446.0] [cxt 0] Parser 'parser': start
[12:41:17.312] [bmv2] [D] [thread 16892] [446.0] [cxt 0] Parser 'parser' entering state 'start'
[12:41:17.312] [bmv2] [D] [thread 16892] [446.0] [cxt 0] Extracting header 'ethernet'
[12:41:17.313] [bmv2] [D] [thread 16892] [446.0] [cxt 0] Parser state 'start': key is 86dd
[12:41:17.313] [bmv2] [T] [thread 16892] [446.0] [cxt 0] Bytes parsed: 14
[12:41:17.313] [bmv2] [D] [thread 16892] [446.0] [cxt 0] Parser 'parser': end
[12:41:17.313] [bmv2] [D] [thread 16892] [446.0] [cxt 0] Pipeline 'ingress': start
[12:41:17.313] [bmv2] [T] [thread 16892] [446.0] [cxt 0] Applying table 'tbl_resist171'
[12:41:17.313] [bmv2] [D] [thread 16892] [446.0] [cxt 0] Looking up key:

[12:41:17.313] [bmv2] [D] [thread 16892] [446.0] [cxt 0] Table 'tbl_resist171': miss
[12:41:17.313] [bmv2] [D] [thread 16892] [446.0] [cxt 0] Action entry is resist171 - 
[12:41:17.313] [bmv2] [T] [thread 16892] [446.0] [cxt 0] Action resist171
[12:41:17.313] [bmv2] [T] [thread 16892] [446.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:41:17.313] [bmv2] [T] [thread 16892] [446.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:41:17.313] [bmv2] [T] [thread 16892] [446.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:41:17.313] [bmv2] [T] [thread 16892] [446.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:41:17.313] [bmv2] [T] [thread 16892] [446.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:41:17.313] [bmv2] [T] [thread 16892] [446.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:41:17.313] [bmv2] [D] [thread 16892] [446.0] [cxt 0] Pipeline 'ingress': end
[12:41:17.313] [bmv2] [D] [thread 16892] [446.0] [cxt 0] Egress port is 0
[12:41:17.313] [bmv2] [D] [thread 16893] [446.0] [cxt 0] Pipeline 'egress': start
[12:41:17.314] [bmv2] [T] [thread 16893] [446.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:41:17.314] [bmv2] [T] [thread 16893] [446.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:41:17.314] [bmv2] [D] [thread 16893] [446.0] [cxt 0] Pipeline 'egress': end
[12:41:17.314] [bmv2] [D] [thread 16893] [446.0] [cxt 0] Deparser 'deparser': start
[12:41:17.314] [bmv2] [T] [thread 16893] [446.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:41:17.314] [bmv2] [D] [thread 16893] [446.0] [cxt 0] Deparsing header 'ethernet'
[12:41:17.314] [bmv2] [D] [thread 16893] [446.0] [cxt 0] Deparser 'deparser': end
[12:41:17.314] [bmv2] [D] [thread 16897] [446.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:41:33.689] [bmv2] [D] [thread 16892] [447.0] [cxt 0] Processing packet received on port 45
[12:41:33.689] [bmv2] [D] [thread 16892] [447.0] [cxt 0] Parser 'parser': start
[12:41:33.689] [bmv2] [D] [thread 16892] [447.0] [cxt 0] Parser 'parser' entering state 'start'
[12:41:33.689] [bmv2] [D] [thread 16892] [447.0] [cxt 0] Extracting header 'ethernet'
[12:41:33.689] [bmv2] [D] [thread 16892] [447.0] [cxt 0] Parser state 'start': key is 86dd
[12:41:33.689] [bmv2] [T] [thread 16892] [447.0] [cxt 0] Bytes parsed: 14
[12:41:33.689] [bmv2] [D] [thread 16892] [447.0] [cxt 0] Parser 'parser': end
[12:41:33.689] [bmv2] [D] [thread 16892] [447.0] [cxt 0] Pipeline 'ingress': start
[12:41:33.689] [bmv2] [T] [thread 16892] [447.0] [cxt 0] Applying table 'tbl_resist171'
[12:41:33.689] [bmv2] [D] [thread 16892] [447.0] [cxt 0] Looking up key:

[12:41:33.689] [bmv2] [D] [thread 16892] [447.0] [cxt 0] Table 'tbl_resist171': miss
[12:41:33.689] [bmv2] [D] [thread 16892] [447.0] [cxt 0] Action entry is resist171 - 
[12:41:33.689] [bmv2] [T] [thread 16892] [447.0] [cxt 0] Action resist171
[12:41:33.689] [bmv2] [T] [thread 16892] [447.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:41:33.689] [bmv2] [T] [thread 16892] [447.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:41:33.689] [bmv2] [T] [thread 16892] [447.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:41:33.689] [bmv2] [T] [thread 16892] [447.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:41:33.689] [bmv2] [T] [thread 16892] [447.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:41:33.689] [bmv2] [T] [thread 16892] [447.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:41:33.689] [bmv2] [D] [thread 16892] [447.0] [cxt 0] Pipeline 'ingress': end
[12:41:33.689] [bmv2] [D] [thread 16892] [447.0] [cxt 0] Egress port is 0
[12:41:33.689] [bmv2] [D] [thread 16893] [447.0] [cxt 0] Pipeline 'egress': start
[12:41:33.689] [bmv2] [T] [thread 16893] [447.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:41:33.689] [bmv2] [T] [thread 16893] [447.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:41:33.689] [bmv2] [D] [thread 16893] [447.0] [cxt 0] Pipeline 'egress': end
[12:41:33.689] [bmv2] [D] [thread 16893] [447.0] [cxt 0] Deparser 'deparser': start
[12:41:33.689] [bmv2] [T] [thread 16893] [447.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:41:33.689] [bmv2] [D] [thread 16893] [447.0] [cxt 0] Deparsing header 'ethernet'
[12:41:33.689] [bmv2] [D] [thread 16893] [447.0] [cxt 0] Deparser 'deparser': end
[12:41:33.689] [bmv2] [D] [thread 16897] [447.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:41:33.691] [bmv2] [D] [thread 16892] [448.0] [cxt 0] Processing packet received on port 48
[12:41:33.691] [bmv2] [D] [thread 16892] [448.0] [cxt 0] Parser 'parser': start
[12:41:33.691] [bmv2] [D] [thread 16892] [448.0] [cxt 0] Parser 'parser' entering state 'start'
[12:41:33.691] [bmv2] [D] [thread 16892] [448.0] [cxt 0] Extracting header 'ethernet'
[12:41:33.691] [bmv2] [D] [thread 16892] [448.0] [cxt 0] Parser state 'start': key is 86dd
[12:41:33.691] [bmv2] [T] [thread 16892] [448.0] [cxt 0] Bytes parsed: 14
[12:41:33.691] [bmv2] [D] [thread 16892] [448.0] [cxt 0] Parser 'parser': end
[12:41:33.691] [bmv2] [D] [thread 16892] [448.0] [cxt 0] Pipeline 'ingress': start
[12:41:33.691] [bmv2] [T] [thread 16892] [448.0] [cxt 0] Applying table 'tbl_resist171'
[12:41:33.691] [bmv2] [D] [thread 16892] [448.0] [cxt 0] Looking up key:

[12:41:33.691] [bmv2] [D] [thread 16892] [448.0] [cxt 0] Table 'tbl_resist171': miss
[12:41:33.691] [bmv2] [D] [thread 16892] [448.0] [cxt 0] Action entry is resist171 - 
[12:41:33.691] [bmv2] [T] [thread 16892] [448.0] [cxt 0] Action resist171
[12:41:33.691] [bmv2] [T] [thread 16892] [448.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:41:33.691] [bmv2] [T] [thread 16892] [448.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:41:33.691] [bmv2] [T] [thread 16892] [448.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:41:33.691] [bmv2] [T] [thread 16892] [448.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:41:33.691] [bmv2] [T] [thread 16892] [448.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:41:33.691] [bmv2] [T] [thread 16892] [448.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:41:33.691] [bmv2] [D] [thread 16892] [448.0] [cxt 0] Pipeline 'ingress': end
[12:41:33.691] [bmv2] [D] [thread 16892] [448.0] [cxt 0] Egress port is 0
[12:41:33.691] [bmv2] [D] [thread 16893] [448.0] [cxt 0] Pipeline 'egress': start
[12:41:33.691] [bmv2] [T] [thread 16893] [448.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:41:33.691] [bmv2] [T] [thread 16893] [448.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:41:33.691] [bmv2] [D] [thread 16893] [448.0] [cxt 0] Pipeline 'egress': end
[12:41:33.691] [bmv2] [D] [thread 16893] [448.0] [cxt 0] Deparser 'deparser': start
[12:41:33.691] [bmv2] [T] [thread 16893] [448.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:41:33.691] [bmv2] [D] [thread 16893] [448.0] [cxt 0] Deparsing header 'ethernet'
[12:41:33.691] [bmv2] [D] [thread 16893] [448.0] [cxt 0] Deparser 'deparser': end
[12:41:33.691] [bmv2] [D] [thread 16897] [448.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:41:50.081] [bmv2] [D] [thread 16892] [449.0] [cxt 0] Processing packet received on port 4
[12:41:50.081] [bmv2] [D] [thread 16892] [449.0] [cxt 0] Parser 'parser': start
[12:41:50.081] [bmv2] [D] [thread 16892] [449.0] [cxt 0] Parser 'parser' entering state 'start'
[12:41:50.081] [bmv2] [D] [thread 16892] [449.0] [cxt 0] Extracting header 'ethernet'
[12:41:50.081] [bmv2] [D] [thread 16892] [449.0] [cxt 0] Parser state 'start': key is 86dd
[12:41:50.081] [bmv2] [T] [thread 16892] [449.0] [cxt 0] Bytes parsed: 14
[12:41:50.081] [bmv2] [D] [thread 16892] [449.0] [cxt 0] Parser 'parser': end
[12:41:50.081] [bmv2] [D] [thread 16892] [449.0] [cxt 0] Pipeline 'ingress': start
[12:41:50.081] [bmv2] [T] [thread 16892] [449.0] [cxt 0] Applying table 'tbl_resist171'
[12:41:50.081] [bmv2] [D] [thread 16892] [449.0] [cxt 0] Looking up key:

[12:41:50.081] [bmv2] [D] [thread 16892] [449.0] [cxt 0] Table 'tbl_resist171': miss
[12:41:50.081] [bmv2] [D] [thread 16892] [449.0] [cxt 0] Action entry is resist171 - 
[12:41:50.081] [bmv2] [T] [thread 16892] [449.0] [cxt 0] Action resist171
[12:41:50.081] [bmv2] [T] [thread 16892] [449.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:41:50.082] [bmv2] [T] [thread 16892] [449.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:41:50.082] [bmv2] [T] [thread 16892] [449.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:41:50.082] [bmv2] [T] [thread 16892] [449.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:41:50.082] [bmv2] [T] [thread 16892] [449.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:41:50.082] [bmv2] [T] [thread 16892] [449.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:41:50.082] [bmv2] [D] [thread 16892] [449.0] [cxt 0] Pipeline 'ingress': end
[12:41:50.082] [bmv2] [D] [thread 16892] [449.0] [cxt 0] Egress port is 0
[12:41:50.082] [bmv2] [D] [thread 16893] [449.0] [cxt 0] Pipeline 'egress': start
[12:41:50.082] [bmv2] [T] [thread 16893] [449.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:41:50.082] [bmv2] [T] [thread 16893] [449.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:41:50.082] [bmv2] [D] [thread 16893] [449.0] [cxt 0] Pipeline 'egress': end
[12:41:50.082] [bmv2] [D] [thread 16893] [449.0] [cxt 0] Deparser 'deparser': start
[12:41:50.082] [bmv2] [T] [thread 16893] [449.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:41:50.082] [bmv2] [D] [thread 16893] [449.0] [cxt 0] Deparsing header 'ethernet'
[12:41:50.082] [bmv2] [D] [thread 16893] [449.0] [cxt 0] Deparser 'deparser': end
[12:41:50.082] [bmv2] [D] [thread 16897] [449.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:41:50.082] [bmv2] [D] [thread 16892] [450.0] [cxt 0] Processing packet received on port 7
[12:41:50.082] [bmv2] [D] [thread 16892] [450.0] [cxt 0] Parser 'parser': start
[12:41:50.082] [bmv2] [D] [thread 16892] [450.0] [cxt 0] Parser 'parser' entering state 'start'
[12:41:50.083] [bmv2] [D] [thread 16892] [450.0] [cxt 0] Extracting header 'ethernet'
[12:41:50.083] [bmv2] [D] [thread 16892] [450.0] [cxt 0] Parser state 'start': key is 86dd
[12:41:50.083] [bmv2] [T] [thread 16892] [450.0] [cxt 0] Bytes parsed: 14
[12:41:50.083] [bmv2] [D] [thread 16892] [450.0] [cxt 0] Parser 'parser': end
[12:41:50.083] [bmv2] [D] [thread 16892] [450.0] [cxt 0] Pipeline 'ingress': start
[12:41:50.083] [bmv2] [T] [thread 16892] [450.0] [cxt 0] Applying table 'tbl_resist171'
[12:41:50.083] [bmv2] [D] [thread 16892] [450.0] [cxt 0] Looking up key:

[12:41:50.083] [bmv2] [D] [thread 16892] [450.0] [cxt 0] Table 'tbl_resist171': miss
[12:41:50.083] [bmv2] [D] [thread 16892] [450.0] [cxt 0] Action entry is resist171 - 
[12:41:50.083] [bmv2] [T] [thread 16892] [450.0] [cxt 0] Action resist171
[12:41:50.083] [bmv2] [T] [thread 16892] [450.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:41:50.083] [bmv2] [T] [thread 16892] [450.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:41:50.083] [bmv2] [T] [thread 16892] [450.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:41:50.083] [bmv2] [T] [thread 16892] [450.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:41:50.083] [bmv2] [T] [thread 16892] [450.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:41:50.083] [bmv2] [T] [thread 16892] [450.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:41:50.083] [bmv2] [D] [thread 16892] [450.0] [cxt 0] Pipeline 'ingress': end
[12:41:50.083] [bmv2] [D] [thread 16892] [450.0] [cxt 0] Egress port is 0
[12:41:50.083] [bmv2] [D] [thread 16893] [450.0] [cxt 0] Pipeline 'egress': start
[12:41:50.083] [bmv2] [T] [thread 16893] [450.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:41:50.083] [bmv2] [T] [thread 16893] [450.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:41:50.083] [bmv2] [D] [thread 16893] [450.0] [cxt 0] Pipeline 'egress': end
[12:41:50.083] [bmv2] [D] [thread 16893] [450.0] [cxt 0] Deparser 'deparser': start
[12:41:50.083] [bmv2] [T] [thread 16893] [450.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:41:50.083] [bmv2] [D] [thread 16893] [450.0] [cxt 0] Deparsing header 'ethernet'
[12:41:50.083] [bmv2] [D] [thread 16893] [450.0] [cxt 0] Deparser 'deparser': end
[12:41:50.084] [bmv2] [D] [thread 16897] [450.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:41:50.085] [bmv2] [D] [thread 16892] [451.0] [cxt 0] Processing packet received on port 12
[12:41:50.085] [bmv2] [D] [thread 16892] [451.0] [cxt 0] Parser 'parser': start
[12:41:50.085] [bmv2] [D] [thread 16892] [451.0] [cxt 0] Parser 'parser' entering state 'start'
[12:41:50.085] [bmv2] [D] [thread 16892] [451.0] [cxt 0] Extracting header 'ethernet'
[12:41:50.085] [bmv2] [D] [thread 16892] [451.0] [cxt 0] Parser state 'start': key is 86dd
[12:41:50.085] [bmv2] [T] [thread 16892] [451.0] [cxt 0] Bytes parsed: 14
[12:41:50.085] [bmv2] [D] [thread 16892] [451.0] [cxt 0] Parser 'parser': end
[12:41:50.085] [bmv2] [D] [thread 16892] [451.0] [cxt 0] Pipeline 'ingress': start
[12:41:50.085] [bmv2] [T] [thread 16892] [451.0] [cxt 0] Applying table 'tbl_resist171'
[12:41:50.085] [bmv2] [D] [thread 16892] [451.0] [cxt 0] Looking up key:

[12:41:50.085] [bmv2] [D] [thread 16892] [451.0] [cxt 0] Table 'tbl_resist171': miss
[12:41:50.085] [bmv2] [D] [thread 16892] [451.0] [cxt 0] Action entry is resist171 - 
[12:41:50.085] [bmv2] [T] [thread 16892] [451.0] [cxt 0] Action resist171
[12:41:50.085] [bmv2] [T] [thread 16892] [451.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:41:50.085] [bmv2] [T] [thread 16892] [451.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:41:50.085] [bmv2] [T] [thread 16892] [451.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:41:50.085] [bmv2] [T] [thread 16892] [451.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:41:50.085] [bmv2] [T] [thread 16892] [451.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:41:50.085] [bmv2] [T] [thread 16892] [451.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:41:50.085] [bmv2] [D] [thread 16892] [451.0] [cxt 0] Pipeline 'ingress': end
[12:41:50.085] [bmv2] [D] [thread 16892] [451.0] [cxt 0] Egress port is 0
[12:41:50.085] [bmv2] [D] [thread 16892] [452.0] [cxt 0] Processing packet received on port 44
[12:41:50.085] [bmv2] [D] [thread 16892] [452.0] [cxt 0] Parser 'parser': start
[12:41:50.085] [bmv2] [D] [thread 16892] [452.0] [cxt 0] Parser 'parser' entering state 'start'
[12:41:50.086] [bmv2] [D] [thread 16892] [452.0] [cxt 0] Extracting header 'ethernet'
[12:41:50.086] [bmv2] [D] [thread 16892] [452.0] [cxt 0] Parser state 'start': key is 86dd
[12:41:50.086] [bmv2] [T] [thread 16892] [452.0] [cxt 0] Bytes parsed: 14
[12:41:50.086] [bmv2] [D] [thread 16892] [452.0] [cxt 0] Parser 'parser': end
[12:41:50.086] [bmv2] [D] [thread 16892] [452.0] [cxt 0] Pipeline 'ingress': start
[12:41:50.086] [bmv2] [T] [thread 16892] [452.0] [cxt 0] Applying table 'tbl_resist171'
[12:41:50.086] [bmv2] [D] [thread 16892] [452.0] [cxt 0] Looking up key:

[12:41:50.086] [bmv2] [D] [thread 16892] [452.0] [cxt 0] Table 'tbl_resist171': miss
[12:41:50.086] [bmv2] [D] [thread 16892] [452.0] [cxt 0] Action entry is resist171 - 
[12:41:50.086] [bmv2] [T] [thread 16892] [452.0] [cxt 0] Action resist171
[12:41:50.086] [bmv2] [T] [thread 16892] [452.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:41:50.086] [bmv2] [T] [thread 16892] [452.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:41:50.086] [bmv2] [T] [thread 16892] [452.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:41:50.086] [bmv2] [T] [thread 16892] [452.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:41:50.086] [bmv2] [T] [thread 16892] [452.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:41:50.086] [bmv2] [T] [thread 16892] [452.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:41:50.086] [bmv2] [D] [thread 16892] [452.0] [cxt 0] Pipeline 'ingress': end
[12:41:50.087] [bmv2] [D] [thread 16892] [452.0] [cxt 0] Egress port is 0
[12:41:50.087] [bmv2] [D] [thread 16893] [451.0] [cxt 0] Pipeline 'egress': start
[12:41:50.087] [bmv2] [T] [thread 16893] [451.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:41:50.087] [bmv2] [T] [thread 16893] [451.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:41:50.087] [bmv2] [D] [thread 16893] [451.0] [cxt 0] Pipeline 'egress': end
[12:41:50.087] [bmv2] [D] [thread 16893] [451.0] [cxt 0] Deparser 'deparser': start
[12:41:50.087] [bmv2] [T] [thread 16893] [451.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:41:50.087] [bmv2] [D] [thread 16893] [451.0] [cxt 0] Deparsing header 'ethernet'
[12:41:50.087] [bmv2] [D] [thread 16893] [451.0] [cxt 0] Deparser 'deparser': end
[12:41:50.087] [bmv2] [D] [thread 16893] [452.0] [cxt 0] Pipeline 'egress': start
[12:41:50.087] [bmv2] [T] [thread 16893] [452.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:41:50.087] [bmv2] [T] [thread 16893] [452.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:41:50.087] [bmv2] [D] [thread 16893] [452.0] [cxt 0] Pipeline 'egress': end
[12:41:50.087] [bmv2] [D] [thread 16893] [452.0] [cxt 0] Deparser 'deparser': start
[12:41:50.087] [bmv2] [T] [thread 16893] [452.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:41:50.087] [bmv2] [D] [thread 16893] [452.0] [cxt 0] Deparsing header 'ethernet'
[12:41:50.087] [bmv2] [D] [thread 16893] [452.0] [cxt 0] Deparser 'deparser': end
[12:41:50.087] [bmv2] [D] [thread 16897] [451.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:41:50.087] [bmv2] [D] [thread 16897] [452.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:42:06.457] [bmv2] [D] [thread 16892] [453.0] [cxt 0] Processing packet received on port 38
[12:42:06.457] [bmv2] [D] [thread 16892] [453.0] [cxt 0] Parser 'parser': start
[12:42:06.457] [bmv2] [D] [thread 16892] [453.0] [cxt 0] Parser 'parser' entering state 'start'
[12:42:06.457] [bmv2] [D] [thread 16892] [453.0] [cxt 0] Extracting header 'ethernet'
[12:42:06.457] [bmv2] [D] [thread 16892] [453.0] [cxt 0] Parser state 'start': key is 86dd
[12:42:06.457] [bmv2] [T] [thread 16892] [453.0] [cxt 0] Bytes parsed: 14
[12:42:06.457] [bmv2] [D] [thread 16892] [453.0] [cxt 0] Parser 'parser': end
[12:42:06.457] [bmv2] [D] [thread 16892] [453.0] [cxt 0] Pipeline 'ingress': start
[12:42:06.457] [bmv2] [T] [thread 16892] [453.0] [cxt 0] Applying table 'tbl_resist171'
[12:42:06.457] [bmv2] [D] [thread 16892] [453.0] [cxt 0] Looking up key:

[12:42:06.457] [bmv2] [D] [thread 16892] [453.0] [cxt 0] Table 'tbl_resist171': miss
[12:42:06.457] [bmv2] [D] [thread 16892] [453.0] [cxt 0] Action entry is resist171 - 
[12:42:06.457] [bmv2] [T] [thread 16892] [453.0] [cxt 0] Action resist171
[12:42:06.457] [bmv2] [T] [thread 16892] [453.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:42:06.457] [bmv2] [T] [thread 16892] [453.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:42:06.457] [bmv2] [T] [thread 16892] [453.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:42:06.457] [bmv2] [T] [thread 16892] [453.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:42:06.457] [bmv2] [T] [thread 16892] [453.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:42:06.457] [bmv2] [T] [thread 16892] [453.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:42:06.457] [bmv2] [D] [thread 16892] [453.0] [cxt 0] Pipeline 'ingress': end
[12:42:06.457] [bmv2] [D] [thread 16892] [453.0] [cxt 0] Egress port is 0
[12:42:06.458] [bmv2] [D] [thread 16893] [453.0] [cxt 0] Pipeline 'egress': start
[12:42:06.459] [bmv2] [T] [thread 16893] [453.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:42:06.459] [bmv2] [T] [thread 16893] [453.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:42:06.459] [bmv2] [D] [thread 16893] [453.0] [cxt 0] Pipeline 'egress': end
[12:42:06.459] [bmv2] [D] [thread 16893] [453.0] [cxt 0] Deparser 'deparser': start
[12:42:06.459] [bmv2] [T] [thread 16893] [453.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:42:06.459] [bmv2] [D] [thread 16893] [453.0] [cxt 0] Deparsing header 'ethernet'
[12:42:06.459] [bmv2] [D] [thread 16893] [453.0] [cxt 0] Deparser 'deparser': end
[12:42:06.459] [bmv2] [D] [thread 16897] [453.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:42:06.459] [bmv2] [D] [thread 16892] [454.0] [cxt 0] Processing packet received on port 3
[12:42:06.459] [bmv2] [D] [thread 16892] [454.0] [cxt 0] Parser 'parser': start
[12:42:06.459] [bmv2] [D] [thread 16892] [454.0] [cxt 0] Parser 'parser' entering state 'start'
[12:42:06.460] [bmv2] [D] [thread 16892] [454.0] [cxt 0] Extracting header 'ethernet'
[12:42:06.460] [bmv2] [D] [thread 16892] [454.0] [cxt 0] Parser state 'start': key is 86dd
[12:42:06.460] [bmv2] [T] [thread 16892] [454.0] [cxt 0] Bytes parsed: 14
[12:42:06.460] [bmv2] [D] [thread 16892] [454.0] [cxt 0] Parser 'parser': end
[12:42:06.460] [bmv2] [D] [thread 16892] [454.0] [cxt 0] Pipeline 'ingress': start
[12:42:06.460] [bmv2] [T] [thread 16892] [454.0] [cxt 0] Applying table 'tbl_resist171'
[12:42:06.460] [bmv2] [D] [thread 16892] [454.0] [cxt 0] Looking up key:

[12:42:06.460] [bmv2] [D] [thread 16892] [454.0] [cxt 0] Table 'tbl_resist171': miss
[12:42:06.460] [bmv2] [D] [thread 16892] [454.0] [cxt 0] Action entry is resist171 - 
[12:42:06.460] [bmv2] [T] [thread 16892] [454.0] [cxt 0] Action resist171
[12:42:06.460] [bmv2] [T] [thread 16892] [454.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:42:06.460] [bmv2] [T] [thread 16892] [454.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:42:06.460] [bmv2] [T] [thread 16892] [454.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:42:06.460] [bmv2] [T] [thread 16892] [454.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:42:06.460] [bmv2] [T] [thread 16892] [454.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:42:06.460] [bmv2] [T] [thread 16892] [454.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:42:06.460] [bmv2] [D] [thread 16892] [454.0] [cxt 0] Pipeline 'ingress': end
[12:42:06.460] [bmv2] [D] [thread 16892] [454.0] [cxt 0] Egress port is 0
[12:42:06.460] [bmv2] [D] [thread 16893] [454.0] [cxt 0] Pipeline 'egress': start
[12:42:06.460] [bmv2] [T] [thread 16893] [454.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:42:06.460] [bmv2] [T] [thread 16893] [454.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:42:06.460] [bmv2] [D] [thread 16893] [454.0] [cxt 0] Pipeline 'egress': end
[12:42:06.460] [bmv2] [D] [thread 16893] [454.0] [cxt 0] Deparser 'deparser': start
[12:42:06.460] [bmv2] [T] [thread 16893] [454.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:42:06.460] [bmv2] [D] [thread 16893] [454.0] [cxt 0] Deparsing header 'ethernet'
[12:42:06.460] [bmv2] [D] [thread 16893] [454.0] [cxt 0] Deparser 'deparser': end
[12:42:06.460] [bmv2] [D] [thread 16897] [454.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:42:39.229] [bmv2] [D] [thread 16892] [455.0] [cxt 0] Processing packet received on port 17
[12:42:39.229] [bmv2] [D] [thread 16892] [455.0] [cxt 0] Parser 'parser': start
[12:42:39.229] [bmv2] [D] [thread 16892] [455.0] [cxt 0] Parser 'parser' entering state 'start'
[12:42:39.229] [bmv2] [D] [thread 16892] [455.0] [cxt 0] Extracting header 'ethernet'
[12:42:39.229] [bmv2] [D] [thread 16892] [455.0] [cxt 0] Parser state 'start': key is 86dd
[12:42:39.229] [bmv2] [T] [thread 16892] [455.0] [cxt 0] Bytes parsed: 14
[12:42:39.229] [bmv2] [D] [thread 16892] [455.0] [cxt 0] Parser 'parser': end
[12:42:39.229] [bmv2] [D] [thread 16892] [455.0] [cxt 0] Pipeline 'ingress': start
[12:42:39.229] [bmv2] [T] [thread 16892] [455.0] [cxt 0] Applying table 'tbl_resist171'
[12:42:39.229] [bmv2] [D] [thread 16892] [455.0] [cxt 0] Looking up key:

[12:42:39.229] [bmv2] [D] [thread 16892] [455.0] [cxt 0] Table 'tbl_resist171': miss
[12:42:39.229] [bmv2] [D] [thread 16892] [455.0] [cxt 0] Action entry is resist171 - 
[12:42:39.229] [bmv2] [T] [thread 16892] [455.0] [cxt 0] Action resist171
[12:42:39.229] [bmv2] [T] [thread 16892] [455.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:42:39.229] [bmv2] [T] [thread 16892] [455.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:42:39.229] [bmv2] [T] [thread 16892] [455.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:42:39.229] [bmv2] [T] [thread 16892] [455.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:42:39.229] [bmv2] [T] [thread 16892] [455.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:42:39.229] [bmv2] [T] [thread 16892] [455.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:42:39.229] [bmv2] [D] [thread 16892] [455.0] [cxt 0] Pipeline 'ingress': end
[12:42:39.229] [bmv2] [D] [thread 16892] [455.0] [cxt 0] Egress port is 0
[12:42:39.229] [bmv2] [D] [thread 16893] [455.0] [cxt 0] Pipeline 'egress': start
[12:42:39.229] [bmv2] [T] [thread 16893] [455.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:42:39.229] [bmv2] [T] [thread 16893] [455.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:42:39.229] [bmv2] [D] [thread 16893] [455.0] [cxt 0] Pipeline 'egress': end
[12:42:39.229] [bmv2] [D] [thread 16893] [455.0] [cxt 0] Deparser 'deparser': start
[12:42:39.229] [bmv2] [T] [thread 16893] [455.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:42:39.229] [bmv2] [D] [thread 16893] [455.0] [cxt 0] Deparsing header 'ethernet'
[12:42:39.229] [bmv2] [D] [thread 16893] [455.0] [cxt 0] Deparser 'deparser': end
[12:42:39.229] [bmv2] [D] [thread 16897] [455.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:42:39.230] [bmv2] [D] [thread 16892] [456.0] [cxt 0] Processing packet received on port 25
[12:42:39.230] [bmv2] [D] [thread 16892] [456.0] [cxt 0] Parser 'parser': start
[12:42:39.230] [bmv2] [D] [thread 16892] [456.0] [cxt 0] Parser 'parser' entering state 'start'
[12:42:39.230] [bmv2] [D] [thread 16892] [456.0] [cxt 0] Extracting header 'ethernet'
[12:42:39.230] [bmv2] [D] [thread 16892] [456.0] [cxt 0] Parser state 'start': key is 86dd
[12:42:39.230] [bmv2] [T] [thread 16892] [456.0] [cxt 0] Bytes parsed: 14
[12:42:39.230] [bmv2] [D] [thread 16892] [456.0] [cxt 0] Parser 'parser': end
[12:42:39.230] [bmv2] [D] [thread 16892] [456.0] [cxt 0] Pipeline 'ingress': start
[12:42:39.230] [bmv2] [T] [thread 16892] [456.0] [cxt 0] Applying table 'tbl_resist171'
[12:42:39.230] [bmv2] [D] [thread 16892] [456.0] [cxt 0] Looking up key:

[12:42:39.230] [bmv2] [D] [thread 16892] [456.0] [cxt 0] Table 'tbl_resist171': miss
[12:42:39.230] [bmv2] [D] [thread 16892] [456.0] [cxt 0] Action entry is resist171 - 
[12:42:39.230] [bmv2] [T] [thread 16892] [456.0] [cxt 0] Action resist171
[12:42:39.230] [bmv2] [T] [thread 16892] [456.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:42:39.230] [bmv2] [T] [thread 16892] [456.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:42:39.230] [bmv2] [T] [thread 16892] [456.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:42:39.230] [bmv2] [T] [thread 16892] [456.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:42:39.230] [bmv2] [T] [thread 16892] [456.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:42:39.231] [bmv2] [T] [thread 16892] [456.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:42:39.231] [bmv2] [D] [thread 16892] [456.0] [cxt 0] Pipeline 'ingress': end
[12:42:39.231] [bmv2] [D] [thread 16892] [456.0] [cxt 0] Egress port is 0
[12:42:39.231] [bmv2] [D] [thread 16893] [456.0] [cxt 0] Pipeline 'egress': start
[12:42:39.231] [bmv2] [T] [thread 16893] [456.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:42:39.231] [bmv2] [T] [thread 16893] [456.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:42:39.231] [bmv2] [D] [thread 16893] [456.0] [cxt 0] Pipeline 'egress': end
[12:42:39.231] [bmv2] [D] [thread 16893] [456.0] [cxt 0] Deparser 'deparser': start
[12:42:39.231] [bmv2] [T] [thread 16893] [456.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:42:39.231] [bmv2] [D] [thread 16893] [456.0] [cxt 0] Deparsing header 'ethernet'
[12:42:39.231] [bmv2] [D] [thread 16893] [456.0] [cxt 0] Deparser 'deparser': end
[12:42:39.231] [bmv2] [D] [thread 16897] [456.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:42:39.232] [bmv2] [D] [thread 16892] [457.0] [cxt 0] Processing packet received on port 26
[12:42:39.232] [bmv2] [D] [thread 16892] [457.0] [cxt 0] Parser 'parser': start
[12:42:39.232] [bmv2] [D] [thread 16892] [457.0] [cxt 0] Parser 'parser' entering state 'start'
[12:42:39.232] [bmv2] [D] [thread 16892] [457.0] [cxt 0] Extracting header 'ethernet'
[12:42:39.232] [bmv2] [D] [thread 16892] [457.0] [cxt 0] Parser state 'start': key is 86dd
[12:42:39.232] [bmv2] [T] [thread 16892] [457.0] [cxt 0] Bytes parsed: 14
[12:42:39.232] [bmv2] [D] [thread 16892] [457.0] [cxt 0] Parser 'parser': end
[12:42:39.232] [bmv2] [D] [thread 16892] [457.0] [cxt 0] Pipeline 'ingress': start
[12:42:39.232] [bmv2] [T] [thread 16892] [457.0] [cxt 0] Applying table 'tbl_resist171'
[12:42:39.232] [bmv2] [D] [thread 16892] [457.0] [cxt 0] Looking up key:

[12:42:39.232] [bmv2] [D] [thread 16892] [457.0] [cxt 0] Table 'tbl_resist171': miss
[12:42:39.232] [bmv2] [D] [thread 16892] [457.0] [cxt 0] Action entry is resist171 - 
[12:42:39.232] [bmv2] [T] [thread 16892] [457.0] [cxt 0] Action resist171
[12:42:39.232] [bmv2] [T] [thread 16892] [457.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:42:39.232] [bmv2] [T] [thread 16892] [457.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:42:39.232] [bmv2] [T] [thread 16892] [457.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:42:39.232] [bmv2] [T] [thread 16892] [457.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:42:39.232] [bmv2] [T] [thread 16892] [457.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:42:39.232] [bmv2] [T] [thread 16892] [457.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:42:39.232] [bmv2] [D] [thread 16892] [457.0] [cxt 0] Pipeline 'ingress': end
[12:42:39.232] [bmv2] [D] [thread 16892] [457.0] [cxt 0] Egress port is 0
[12:42:39.232] [bmv2] [D] [thread 16893] [457.0] [cxt 0] Pipeline 'egress': start
[12:42:39.232] [bmv2] [T] [thread 16893] [457.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:42:39.232] [bmv2] [T] [thread 16893] [457.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:42:39.232] [bmv2] [D] [thread 16893] [457.0] [cxt 0] Pipeline 'egress': end
[12:42:39.232] [bmv2] [D] [thread 16893] [457.0] [cxt 0] Deparser 'deparser': start
[12:42:39.232] [bmv2] [T] [thread 16893] [457.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:42:39.232] [bmv2] [D] [thread 16893] [457.0] [cxt 0] Deparsing header 'ethernet'
[12:42:39.232] [bmv2] [D] [thread 16893] [457.0] [cxt 0] Deparser 'deparser': end
[12:42:39.232] [bmv2] [D] [thread 16897] [457.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:43:11.993] [bmv2] [D] [thread 16892] [458.0] [cxt 0] Processing packet received on port 22
[12:43:11.993] [bmv2] [D] [thread 16892] [458.0] [cxt 0] Parser 'parser': start
[12:43:11.993] [bmv2] [D] [thread 16892] [458.0] [cxt 0] Parser 'parser' entering state 'start'
[12:43:11.993] [bmv2] [D] [thread 16892] [458.0] [cxt 0] Extracting header 'ethernet'
[12:43:11.993] [bmv2] [D] [thread 16892] [458.0] [cxt 0] Parser state 'start': key is 86dd
[12:43:11.993] [bmv2] [T] [thread 16892] [458.0] [cxt 0] Bytes parsed: 14
[12:43:11.993] [bmv2] [D] [thread 16892] [458.0] [cxt 0] Parser 'parser': end
[12:43:11.993] [bmv2] [D] [thread 16892] [458.0] [cxt 0] Pipeline 'ingress': start
[12:43:11.993] [bmv2] [T] [thread 16892] [458.0] [cxt 0] Applying table 'tbl_resist171'
[12:43:11.993] [bmv2] [D] [thread 16892] [458.0] [cxt 0] Looking up key:

[12:43:11.993] [bmv2] [D] [thread 16892] [458.0] [cxt 0] Table 'tbl_resist171': miss
[12:43:11.993] [bmv2] [D] [thread 16892] [458.0] [cxt 0] Action entry is resist171 - 
[12:43:11.993] [bmv2] [T] [thread 16892] [458.0] [cxt 0] Action resist171
[12:43:11.993] [bmv2] [T] [thread 16892] [458.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:43:11.993] [bmv2] [T] [thread 16892] [458.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:43:11.993] [bmv2] [T] [thread 16892] [458.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:43:11.993] [bmv2] [T] [thread 16892] [458.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:43:11.993] [bmv2] [T] [thread 16892] [458.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:43:11.993] [bmv2] [T] [thread 16892] [458.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:43:11.993] [bmv2] [D] [thread 16892] [458.0] [cxt 0] Pipeline 'ingress': end
[12:43:11.993] [bmv2] [D] [thread 16892] [458.0] [cxt 0] Egress port is 0
[12:43:11.993] [bmv2] [D] [thread 16892] [459.0] [cxt 0] Processing packet received on port 49
[12:43:11.993] [bmv2] [D] [thread 16892] [459.0] [cxt 0] Parser 'parser': start
[12:43:11.993] [bmv2] [D] [thread 16892] [459.0] [cxt 0] Parser 'parser' entering state 'start'
[12:43:11.993] [bmv2] [D] [thread 16892] [459.0] [cxt 0] Extracting header 'ethernet'
[12:43:11.993] [bmv2] [D] [thread 16892] [459.0] [cxt 0] Parser state 'start': key is 86dd
[12:43:11.993] [bmv2] [T] [thread 16892] [459.0] [cxt 0] Bytes parsed: 14
[12:43:11.993] [bmv2] [D] [thread 16892] [459.0] [cxt 0] Parser 'parser': end
[12:43:11.993] [bmv2] [D] [thread 16892] [459.0] [cxt 0] Pipeline 'ingress': start
[12:43:11.993] [bmv2] [T] [thread 16892] [459.0] [cxt 0] Applying table 'tbl_resist171'
[12:43:11.993] [bmv2] [D] [thread 16892] [459.0] [cxt 0] Looking up key:

[12:43:11.993] [bmv2] [D] [thread 16892] [459.0] [cxt 0] Table 'tbl_resist171': miss
[12:43:11.993] [bmv2] [D] [thread 16892] [459.0] [cxt 0] Action entry is resist171 - 
[12:43:11.993] [bmv2] [T] [thread 16892] [459.0] [cxt 0] Action resist171
[12:43:11.993] [bmv2] [T] [thread 16892] [459.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:43:11.993] [bmv2] [D] [thread 16893] [458.0] [cxt 0] Pipeline 'egress': start
[12:43:11.994] [bmv2] [T] [thread 16893] [458.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:43:11.994] [bmv2] [T] [thread 16893] [458.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:43:11.994] [bmv2] [D] [thread 16893] [458.0] [cxt 0] Pipeline 'egress': end
[12:43:11.994] [bmv2] [D] [thread 16893] [458.0] [cxt 0] Deparser 'deparser': start
[12:43:11.994] [bmv2] [T] [thread 16893] [458.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:43:11.994] [bmv2] [D] [thread 16893] [458.0] [cxt 0] Deparsing header 'ethernet'
[12:43:11.994] [bmv2] [D] [thread 16893] [458.0] [cxt 0] Deparser 'deparser': end
[12:43:11.993] [bmv2] [T] [thread 16892] [459.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:43:11.995] [bmv2] [T] [thread 16892] [459.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:43:11.995] [bmv2] [T] [thread 16892] [459.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:43:11.995] [bmv2] [T] [thread 16892] [459.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:43:11.995] [bmv2] [T] [thread 16892] [459.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:43:11.995] [bmv2] [D] [thread 16892] [459.0] [cxt 0] Pipeline 'ingress': end
[12:43:11.995] [bmv2] [D] [thread 16892] [459.0] [cxt 0] Egress port is 0
[12:43:11.995] [bmv2] [D] [thread 16893] [459.0] [cxt 0] Pipeline 'egress': start
[12:43:11.995] [bmv2] [T] [thread 16893] [459.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:43:11.995] [bmv2] [T] [thread 16893] [459.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:43:11.995] [bmv2] [D] [thread 16893] [459.0] [cxt 0] Pipeline 'egress': end
[12:43:11.995] [bmv2] [D] [thread 16893] [459.0] [cxt 0] Deparser 'deparser': start
[12:43:11.995] [bmv2] [T] [thread 16893] [459.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:43:11.995] [bmv2] [D] [thread 16893] [459.0] [cxt 0] Deparsing header 'ethernet'
[12:43:11.995] [bmv2] [D] [thread 16893] [459.0] [cxt 0] Deparser 'deparser': end
[12:43:11.995] [bmv2] [D] [thread 16897] [458.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:43:11.995] [bmv2] [D] [thread 16897] [459.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:43:28.374] [bmv2] [D] [thread 16892] [460.0] [cxt 0] Processing packet received on port 10
[12:43:28.374] [bmv2] [D] [thread 16892] [460.0] [cxt 0] Parser 'parser': start
[12:43:28.374] [bmv2] [D] [thread 16892] [460.0] [cxt 0] Parser 'parser' entering state 'start'
[12:43:28.374] [bmv2] [D] [thread 16892] [460.0] [cxt 0] Extracting header 'ethernet'
[12:43:28.374] [bmv2] [D] [thread 16892] [460.0] [cxt 0] Parser state 'start': key is 86dd
[12:43:28.374] [bmv2] [T] [thread 16892] [460.0] [cxt 0] Bytes parsed: 14
[12:43:28.374] [bmv2] [D] [thread 16892] [460.0] [cxt 0] Parser 'parser': end
[12:43:28.374] [bmv2] [D] [thread 16892] [460.0] [cxt 0] Pipeline 'ingress': start
[12:43:28.374] [bmv2] [T] [thread 16892] [460.0] [cxt 0] Applying table 'tbl_resist171'
[12:43:28.374] [bmv2] [D] [thread 16892] [460.0] [cxt 0] Looking up key:

[12:43:28.374] [bmv2] [D] [thread 16892] [460.0] [cxt 0] Table 'tbl_resist171': miss
[12:43:28.374] [bmv2] [D] [thread 16892] [460.0] [cxt 0] Action entry is resist171 - 
[12:43:28.374] [bmv2] [T] [thread 16892] [460.0] [cxt 0] Action resist171
[12:43:28.374] [bmv2] [T] [thread 16892] [460.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:43:28.374] [bmv2] [T] [thread 16892] [460.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:43:28.374] [bmv2] [T] [thread 16892] [460.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:43:28.374] [bmv2] [T] [thread 16892] [460.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:43:28.374] [bmv2] [T] [thread 16892] [460.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:43:28.374] [bmv2] [T] [thread 16892] [460.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:43:28.374] [bmv2] [D] [thread 16892] [460.0] [cxt 0] Pipeline 'ingress': end
[12:43:28.374] [bmv2] [D] [thread 16892] [460.0] [cxt 0] Egress port is 0
[12:43:28.374] [bmv2] [D] [thread 16893] [460.0] [cxt 0] Pipeline 'egress': start
[12:43:28.374] [bmv2] [T] [thread 16893] [460.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:43:28.374] [bmv2] [T] [thread 16893] [460.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:43:28.374] [bmv2] [D] [thread 16893] [460.0] [cxt 0] Pipeline 'egress': end
[12:43:28.374] [bmv2] [D] [thread 16893] [460.0] [cxt 0] Deparser 'deparser': start
[12:43:28.374] [bmv2] [T] [thread 16893] [460.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:43:28.374] [bmv2] [D] [thread 16893] [460.0] [cxt 0] Deparsing header 'ethernet'
[12:43:28.374] [bmv2] [D] [thread 16893] [460.0] [cxt 0] Deparser 'deparser': end
[12:43:28.375] [bmv2] [D] [thread 16897] [460.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:43:28.378] [bmv2] [D] [thread 16892] [461.0] [cxt 0] Processing packet received on port 11
[12:43:28.378] [bmv2] [D] [thread 16892] [461.0] [cxt 0] Parser 'parser': start
[12:43:28.378] [bmv2] [D] [thread 16892] [461.0] [cxt 0] Parser 'parser' entering state 'start'
[12:43:28.378] [bmv2] [D] [thread 16892] [461.0] [cxt 0] Extracting header 'ethernet'
[12:43:28.378] [bmv2] [D] [thread 16892] [461.0] [cxt 0] Parser state 'start': key is 86dd
[12:43:28.378] [bmv2] [T] [thread 16892] [461.0] [cxt 0] Bytes parsed: 14
[12:43:28.378] [bmv2] [D] [thread 16892] [461.0] [cxt 0] Parser 'parser': end
[12:43:28.378] [bmv2] [D] [thread 16892] [461.0] [cxt 0] Pipeline 'ingress': start
[12:43:28.378] [bmv2] [T] [thread 16892] [461.0] [cxt 0] Applying table 'tbl_resist171'
[12:43:28.378] [bmv2] [D] [thread 16892] [461.0] [cxt 0] Looking up key:

[12:43:28.378] [bmv2] [D] [thread 16892] [461.0] [cxt 0] Table 'tbl_resist171': miss
[12:43:28.378] [bmv2] [D] [thread 16892] [461.0] [cxt 0] Action entry is resist171 - 
[12:43:28.378] [bmv2] [T] [thread 16892] [461.0] [cxt 0] Action resist171
[12:43:28.378] [bmv2] [T] [thread 16892] [461.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:43:28.378] [bmv2] [T] [thread 16892] [461.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:43:28.379] [bmv2] [T] [thread 16892] [461.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:43:28.379] [bmv2] [T] [thread 16892] [461.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:43:28.379] [bmv2] [T] [thread 16892] [461.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:43:28.379] [bmv2] [T] [thread 16892] [461.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:43:28.379] [bmv2] [D] [thread 16892] [461.0] [cxt 0] Pipeline 'ingress': end
[12:43:28.379] [bmv2] [D] [thread 16892] [461.0] [cxt 0] Egress port is 0
[12:43:28.379] [bmv2] [D] [thread 16893] [461.0] [cxt 0] Pipeline 'egress': start
[12:43:28.379] [bmv2] [T] [thread 16893] [461.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:43:28.379] [bmv2] [T] [thread 16893] [461.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:43:28.379] [bmv2] [D] [thread 16893] [461.0] [cxt 0] Pipeline 'egress': end
[12:43:28.379] [bmv2] [D] [thread 16893] [461.0] [cxt 0] Deparser 'deparser': start
[12:43:28.379] [bmv2] [T] [thread 16893] [461.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:43:28.379] [bmv2] [D] [thread 16893] [461.0] [cxt 0] Deparsing header 'ethernet'
[12:43:28.379] [bmv2] [D] [thread 16893] [461.0] [cxt 0] Deparser 'deparser': end
[12:43:28.380] [bmv2] [D] [thread 16897] [461.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:43:28.380] [bmv2] [D] [thread 16892] [462.0] [cxt 0] Processing packet received on port 32
[12:43:28.380] [bmv2] [D] [thread 16892] [462.0] [cxt 0] Parser 'parser': start
[12:43:28.380] [bmv2] [D] [thread 16892] [462.0] [cxt 0] Parser 'parser' entering state 'start'
[12:43:28.380] [bmv2] [D] [thread 16892] [462.0] [cxt 0] Extracting header 'ethernet'
[12:43:28.380] [bmv2] [D] [thread 16892] [462.0] [cxt 0] Parser state 'start': key is 86dd
[12:43:28.380] [bmv2] [T] [thread 16892] [462.0] [cxt 0] Bytes parsed: 14
[12:43:28.380] [bmv2] [D] [thread 16892] [462.0] [cxt 0] Parser 'parser': end
[12:43:28.381] [bmv2] [D] [thread 16892] [462.0] [cxt 0] Pipeline 'ingress': start
[12:43:28.381] [bmv2] [T] [thread 16892] [462.0] [cxt 0] Applying table 'tbl_resist171'
[12:43:28.381] [bmv2] [D] [thread 16892] [462.0] [cxt 0] Looking up key:

[12:43:28.381] [bmv2] [D] [thread 16892] [462.0] [cxt 0] Table 'tbl_resist171': miss
[12:43:28.381] [bmv2] [D] [thread 16892] [462.0] [cxt 0] Action entry is resist171 - 
[12:43:28.381] [bmv2] [T] [thread 16892] [462.0] [cxt 0] Action resist171
[12:43:28.381] [bmv2] [T] [thread 16892] [462.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:43:28.381] [bmv2] [T] [thread 16892] [462.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:43:28.381] [bmv2] [T] [thread 16892] [462.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:43:28.381] [bmv2] [T] [thread 16892] [462.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:43:28.381] [bmv2] [T] [thread 16892] [462.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:43:28.381] [bmv2] [T] [thread 16892] [462.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:43:28.381] [bmv2] [D] [thread 16892] [462.0] [cxt 0] Pipeline 'ingress': end
[12:43:28.381] [bmv2] [D] [thread 16892] [462.0] [cxt 0] Egress port is 0
[12:43:28.381] [bmv2] [D] [thread 16893] [462.0] [cxt 0] Pipeline 'egress': start
[12:43:28.381] [bmv2] [T] [thread 16893] [462.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:43:28.381] [bmv2] [T] [thread 16893] [462.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:43:28.381] [bmv2] [D] [thread 16893] [462.0] [cxt 0] Pipeline 'egress': end
[12:43:28.381] [bmv2] [D] [thread 16893] [462.0] [cxt 0] Deparser 'deparser': start
[12:43:28.381] [bmv2] [T] [thread 16893] [462.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:43:28.381] [bmv2] [D] [thread 16893] [462.0] [cxt 0] Deparsing header 'ethernet'
[12:43:28.381] [bmv2] [D] [thread 16893] [462.0] [cxt 0] Deparser 'deparser': end
[12:43:28.381] [bmv2] [D] [thread 16892] [463.0] [cxt 0] Processing packet received on port 46
[12:43:28.381] [bmv2] [D] [thread 16892] [463.0] [cxt 0] Parser 'parser': start
[12:43:28.381] [bmv2] [D] [thread 16892] [463.0] [cxt 0] Parser 'parser' entering state 'start'
[12:43:28.381] [bmv2] [D] [thread 16892] [463.0] [cxt 0] Extracting header 'ethernet'
[12:43:28.381] [bmv2] [D] [thread 16892] [463.0] [cxt 0] Parser state 'start': key is 86dd
[12:43:28.381] [bmv2] [T] [thread 16892] [463.0] [cxt 0] Bytes parsed: 14
[12:43:28.381] [bmv2] [D] [thread 16892] [463.0] [cxt 0] Parser 'parser': end
[12:43:28.381] [bmv2] [D] [thread 16892] [463.0] [cxt 0] Pipeline 'ingress': start
[12:43:28.381] [bmv2] [T] [thread 16892] [463.0] [cxt 0] Applying table 'tbl_resist171'
[12:43:28.381] [bmv2] [D] [thread 16892] [463.0] [cxt 0] Looking up key:

[12:43:28.381] [bmv2] [D] [thread 16892] [463.0] [cxt 0] Table 'tbl_resist171': miss
[12:43:28.381] [bmv2] [D] [thread 16892] [463.0] [cxt 0] Action entry is resist171 - 
[12:43:28.381] [bmv2] [T] [thread 16892] [463.0] [cxt 0] Action resist171
[12:43:28.381] [bmv2] [T] [thread 16892] [463.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:43:28.381] [bmv2] [T] [thread 16892] [463.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:43:28.381] [bmv2] [T] [thread 16892] [463.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:43:28.381] [bmv2] [T] [thread 16892] [463.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:43:28.381] [bmv2] [T] [thread 16892] [463.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:43:28.381] [bmv2] [T] [thread 16892] [463.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:43:28.382] [bmv2] [D] [thread 16892] [463.0] [cxt 0] Pipeline 'ingress': end
[12:43:28.382] [bmv2] [D] [thread 16892] [463.0] [cxt 0] Egress port is 0
[12:43:28.382] [bmv2] [D] [thread 16893] [463.0] [cxt 0] Pipeline 'egress': start
[12:43:28.382] [bmv2] [T] [thread 16893] [463.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:43:28.382] [bmv2] [T] [thread 16893] [463.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:43:28.382] [bmv2] [D] [thread 16893] [463.0] [cxt 0] Pipeline 'egress': end
[12:43:28.382] [bmv2] [D] [thread 16893] [463.0] [cxt 0] Deparser 'deparser': start
[12:43:28.382] [bmv2] [T] [thread 16893] [463.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:43:28.382] [bmv2] [D] [thread 16893] [463.0] [cxt 0] Deparsing header 'ethernet'
[12:43:28.382] [bmv2] [D] [thread 16893] [463.0] [cxt 0] Deparser 'deparser': end
[12:43:28.382] [bmv2] [D] [thread 16897] [462.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:43:28.382] [bmv2] [D] [thread 16897] [463.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:44:33.909] [bmv2] [D] [thread 16892] [464.0] [cxt 0] Processing packet received on port 37
[12:44:33.909] [bmv2] [D] [thread 16892] [464.0] [cxt 0] Parser 'parser': start
[12:44:33.909] [bmv2] [D] [thread 16892] [464.0] [cxt 0] Parser 'parser' entering state 'start'
[12:44:33.909] [bmv2] [D] [thread 16892] [464.0] [cxt 0] Extracting header 'ethernet'
[12:44:33.909] [bmv2] [D] [thread 16892] [464.0] [cxt 0] Parser state 'start': key is 86dd
[12:44:33.909] [bmv2] [T] [thread 16892] [464.0] [cxt 0] Bytes parsed: 14
[12:44:33.909] [bmv2] [D] [thread 16892] [464.0] [cxt 0] Parser 'parser': end
[12:44:33.909] [bmv2] [D] [thread 16892] [464.0] [cxt 0] Pipeline 'ingress': start
[12:44:33.909] [bmv2] [T] [thread 16892] [464.0] [cxt 0] Applying table 'tbl_resist171'
[12:44:33.909] [bmv2] [D] [thread 16892] [464.0] [cxt 0] Looking up key:

[12:44:33.909] [bmv2] [D] [thread 16892] [464.0] [cxt 0] Table 'tbl_resist171': miss
[12:44:33.909] [bmv2] [D] [thread 16892] [464.0] [cxt 0] Action entry is resist171 - 
[12:44:33.909] [bmv2] [T] [thread 16892] [464.0] [cxt 0] Action resist171
[12:44:33.909] [bmv2] [T] [thread 16892] [464.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:44:33.909] [bmv2] [T] [thread 16892] [464.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:44:33.909] [bmv2] [T] [thread 16892] [464.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:44:33.909] [bmv2] [T] [thread 16892] [464.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:44:33.909] [bmv2] [T] [thread 16892] [464.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:44:33.909] [bmv2] [T] [thread 16892] [464.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:44:33.909] [bmv2] [D] [thread 16892] [464.0] [cxt 0] Pipeline 'ingress': end
[12:44:33.909] [bmv2] [D] [thread 16892] [464.0] [cxt 0] Egress port is 0
[12:44:33.909] [bmv2] [D] [thread 16893] [464.0] [cxt 0] Pipeline 'egress': start
[12:44:33.909] [bmv2] [T] [thread 16893] [464.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:44:33.909] [bmv2] [T] [thread 16893] [464.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:44:33.909] [bmv2] [D] [thread 16893] [464.0] [cxt 0] Pipeline 'egress': end
[12:44:33.909] [bmv2] [D] [thread 16893] [464.0] [cxt 0] Deparser 'deparser': start
[12:44:33.909] [bmv2] [T] [thread 16893] [464.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:44:33.909] [bmv2] [D] [thread 16893] [464.0] [cxt 0] Deparsing header 'ethernet'
[12:44:33.909] [bmv2] [D] [thread 16893] [464.0] [cxt 0] Deparser 'deparser': end
[12:44:33.910] [bmv2] [D] [thread 16897] [464.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:45:06.679] [bmv2] [D] [thread 16892] [465.0] [cxt 0] Processing packet received on port 29
[12:45:06.679] [bmv2] [D] [thread 16892] [465.0] [cxt 0] Parser 'parser': start
[12:45:06.679] [bmv2] [D] [thread 16892] [465.0] [cxt 0] Parser 'parser' entering state 'start'
[12:45:06.679] [bmv2] [D] [thread 16892] [465.0] [cxt 0] Extracting header 'ethernet'
[12:45:06.679] [bmv2] [D] [thread 16892] [465.0] [cxt 0] Parser state 'start': key is 86dd
[12:45:06.679] [bmv2] [T] [thread 16892] [465.0] [cxt 0] Bytes parsed: 14
[12:45:06.679] [bmv2] [D] [thread 16892] [465.0] [cxt 0] Parser 'parser': end
[12:45:06.679] [bmv2] [D] [thread 16892] [465.0] [cxt 0] Pipeline 'ingress': start
[12:45:06.679] [bmv2] [T] [thread 16892] [465.0] [cxt 0] Applying table 'tbl_resist171'
[12:45:06.679] [bmv2] [D] [thread 16892] [465.0] [cxt 0] Looking up key:

[12:45:06.679] [bmv2] [D] [thread 16892] [465.0] [cxt 0] Table 'tbl_resist171': miss
[12:45:06.679] [bmv2] [D] [thread 16892] [465.0] [cxt 0] Action entry is resist171 - 
[12:45:06.679] [bmv2] [T] [thread 16892] [465.0] [cxt 0] Action resist171
[12:45:06.679] [bmv2] [T] [thread 16892] [465.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:45:06.679] [bmv2] [T] [thread 16892] [465.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:45:06.679] [bmv2] [T] [thread 16892] [465.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:45:06.679] [bmv2] [T] [thread 16892] [465.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:45:06.679] [bmv2] [T] [thread 16892] [465.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:45:06.679] [bmv2] [T] [thread 16892] [465.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:45:06.679] [bmv2] [D] [thread 16892] [465.0] [cxt 0] Pipeline 'ingress': end
[12:45:06.679] [bmv2] [D] [thread 16892] [465.0] [cxt 0] Egress port is 0
[12:45:06.681] [bmv2] [D] [thread 16893] [465.0] [cxt 0] Pipeline 'egress': start
[12:45:06.681] [bmv2] [T] [thread 16893] [465.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:45:06.681] [bmv2] [T] [thread 16893] [465.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:45:06.681] [bmv2] [D] [thread 16893] [465.0] [cxt 0] Pipeline 'egress': end
[12:45:06.681] [bmv2] [D] [thread 16893] [465.0] [cxt 0] Deparser 'deparser': start
[12:45:06.681] [bmv2] [T] [thread 16893] [465.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:45:06.681] [bmv2] [D] [thread 16893] [465.0] [cxt 0] Deparsing header 'ethernet'
[12:45:06.681] [bmv2] [D] [thread 16893] [465.0] [cxt 0] Deparser 'deparser': end
[12:45:06.681] [bmv2] [D] [thread 16897] [465.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:45:23.064] [bmv2] [D] [thread 16892] [466.0] [cxt 0] Processing packet received on port 51
[12:45:23.064] [bmv2] [D] [thread 16892] [466.0] [cxt 0] Parser 'parser': start
[12:45:23.064] [bmv2] [D] [thread 16892] [466.0] [cxt 0] Parser 'parser' entering state 'start'
[12:45:23.064] [bmv2] [D] [thread 16892] [466.0] [cxt 0] Extracting header 'ethernet'
[12:45:23.064] [bmv2] [D] [thread 16892] [466.0] [cxt 0] Parser state 'start': key is 86dd
[12:45:23.064] [bmv2] [T] [thread 16892] [466.0] [cxt 0] Bytes parsed: 14
[12:45:23.064] [bmv2] [D] [thread 16892] [466.0] [cxt 0] Parser 'parser': end
[12:45:23.064] [bmv2] [D] [thread 16892] [466.0] [cxt 0] Pipeline 'ingress': start
[12:45:23.064] [bmv2] [T] [thread 16892] [466.0] [cxt 0] Applying table 'tbl_resist171'
[12:45:23.064] [bmv2] [D] [thread 16892] [466.0] [cxt 0] Looking up key:

[12:45:23.064] [bmv2] [D] [thread 16892] [466.0] [cxt 0] Table 'tbl_resist171': miss
[12:45:23.064] [bmv2] [D] [thread 16892] [466.0] [cxt 0] Action entry is resist171 - 
[12:45:23.064] [bmv2] [T] [thread 16892] [466.0] [cxt 0] Action resist171
[12:45:23.064] [bmv2] [T] [thread 16892] [466.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:45:23.064] [bmv2] [T] [thread 16892] [466.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:45:23.064] [bmv2] [T] [thread 16892] [466.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:45:23.064] [bmv2] [T] [thread 16892] [466.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:45:23.064] [bmv2] [T] [thread 16892] [466.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:45:23.064] [bmv2] [T] [thread 16892] [466.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:45:23.064] [bmv2] [D] [thread 16892] [466.0] [cxt 0] Pipeline 'ingress': end
[12:45:23.064] [bmv2] [D] [thread 16892] [466.0] [cxt 0] Egress port is 0
[12:45:23.064] [bmv2] [D] [thread 16893] [466.0] [cxt 0] Pipeline 'egress': start
[12:45:23.064] [bmv2] [T] [thread 16893] [466.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:45:23.064] [bmv2] [T] [thread 16893] [466.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:45:23.064] [bmv2] [D] [thread 16893] [466.0] [cxt 0] Pipeline 'egress': end
[12:45:23.064] [bmv2] [D] [thread 16893] [466.0] [cxt 0] Deparser 'deparser': start
[12:45:23.064] [bmv2] [T] [thread 16893] [466.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:45:23.064] [bmv2] [D] [thread 16893] [466.0] [cxt 0] Deparsing header 'ethernet'
[12:45:23.064] [bmv2] [D] [thread 16893] [466.0] [cxt 0] Deparser 'deparser': end
[12:45:23.064] [bmv2] [D] [thread 16897] [466.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:50:50.743] [bmv2] [D] [thread 16892] [467.0] [cxt 0] Processing packet received on port 16
[12:50:50.743] [bmv2] [D] [thread 16892] [467.0] [cxt 0] Parser 'parser': start
[12:50:50.743] [bmv2] [D] [thread 16892] [467.0] [cxt 0] Parser 'parser' entering state 'start'
[12:50:50.743] [bmv2] [D] [thread 16892] [467.0] [cxt 0] Extracting header 'ethernet'
[12:50:50.743] [bmv2] [D] [thread 16892] [467.0] [cxt 0] Parser state 'start': key is 86dd
[12:50:50.743] [bmv2] [T] [thread 16892] [467.0] [cxt 0] Bytes parsed: 14
[12:50:50.743] [bmv2] [D] [thread 16892] [467.0] [cxt 0] Parser 'parser': end
[12:50:50.743] [bmv2] [D] [thread 16892] [467.0] [cxt 0] Pipeline 'ingress': start
[12:50:50.743] [bmv2] [T] [thread 16892] [467.0] [cxt 0] Applying table 'tbl_resist171'
[12:50:50.743] [bmv2] [D] [thread 16892] [467.0] [cxt 0] Looking up key:

[12:50:50.743] [bmv2] [D] [thread 16892] [467.0] [cxt 0] Table 'tbl_resist171': miss
[12:50:50.743] [bmv2] [D] [thread 16892] [467.0] [cxt 0] Action entry is resist171 - 
[12:50:50.743] [bmv2] [T] [thread 16892] [467.0] [cxt 0] Action resist171
[12:50:50.743] [bmv2] [T] [thread 16892] [467.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:50:50.743] [bmv2] [T] [thread 16892] [467.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:50:50.743] [bmv2] [T] [thread 16892] [467.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:50:50.743] [bmv2] [T] [thread 16892] [467.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:50:50.743] [bmv2] [T] [thread 16892] [467.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:50:50.743] [bmv2] [T] [thread 16892] [467.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:50:50.743] [bmv2] [D] [thread 16892] [467.0] [cxt 0] Pipeline 'ingress': end
[12:50:50.743] [bmv2] [D] [thread 16892] [467.0] [cxt 0] Egress port is 0
[12:50:50.744] [bmv2] [D] [thread 16893] [467.0] [cxt 0] Pipeline 'egress': start
[12:50:50.744] [bmv2] [T] [thread 16893] [467.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:50:50.744] [bmv2] [T] [thread 16893] [467.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:50:50.744] [bmv2] [D] [thread 16893] [467.0] [cxt 0] Pipeline 'egress': end
[12:50:50.744] [bmv2] [D] [thread 16893] [467.0] [cxt 0] Deparser 'deparser': start
[12:50:50.744] [bmv2] [T] [thread 16893] [467.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:50:50.744] [bmv2] [D] [thread 16893] [467.0] [cxt 0] Deparsing header 'ethernet'
[12:50:50.744] [bmv2] [D] [thread 16893] [467.0] [cxt 0] Deparser 'deparser': end
[12:50:50.751] [bmv2] [D] [thread 16897] [467.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:51:39.892] [bmv2] [D] [thread 16892] [468.0] [cxt 0] Processing packet received on port 28
[12:51:39.892] [bmv2] [D] [thread 16892] [468.0] [cxt 0] Parser 'parser': start
[12:51:39.892] [bmv2] [D] [thread 16892] [468.0] [cxt 0] Parser 'parser' entering state 'start'
[12:51:39.892] [bmv2] [D] [thread 16892] [468.0] [cxt 0] Extracting header 'ethernet'
[12:51:39.892] [bmv2] [D] [thread 16892] [468.0] [cxt 0] Parser state 'start': key is 86dd
[12:51:39.892] [bmv2] [T] [thread 16892] [468.0] [cxt 0] Bytes parsed: 14
[12:51:39.892] [bmv2] [D] [thread 16892] [468.0] [cxt 0] Parser 'parser': end
[12:51:39.892] [bmv2] [D] [thread 16892] [468.0] [cxt 0] Pipeline 'ingress': start
[12:51:39.892] [bmv2] [T] [thread 16892] [468.0] [cxt 0] Applying table 'tbl_resist171'
[12:51:39.892] [bmv2] [D] [thread 16892] [468.0] [cxt 0] Looking up key:

[12:51:39.892] [bmv2] [D] [thread 16892] [468.0] [cxt 0] Table 'tbl_resist171': miss
[12:51:39.892] [bmv2] [D] [thread 16892] [468.0] [cxt 0] Action entry is resist171 - 
[12:51:39.892] [bmv2] [T] [thread 16892] [468.0] [cxt 0] Action resist171
[12:51:39.892] [bmv2] [T] [thread 16892] [468.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:51:39.892] [bmv2] [T] [thread 16892] [468.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:51:39.892] [bmv2] [T] [thread 16892] [468.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:51:39.892] [bmv2] [T] [thread 16892] [468.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:51:39.892] [bmv2] [T] [thread 16892] [468.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:51:39.892] [bmv2] [T] [thread 16892] [468.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:51:39.892] [bmv2] [D] [thread 16892] [468.0] [cxt 0] Pipeline 'ingress': end
[12:51:39.892] [bmv2] [D] [thread 16892] [468.0] [cxt 0] Egress port is 0
[12:51:39.892] [bmv2] [D] [thread 16893] [468.0] [cxt 0] Pipeline 'egress': start
[12:51:39.892] [bmv2] [T] [thread 16893] [468.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:51:39.892] [bmv2] [T] [thread 16893] [468.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:51:39.892] [bmv2] [D] [thread 16893] [468.0] [cxt 0] Pipeline 'egress': end
[12:51:39.892] [bmv2] [D] [thread 16893] [468.0] [cxt 0] Deparser 'deparser': start
[12:51:39.892] [bmv2] [T] [thread 16893] [468.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:51:39.892] [bmv2] [D] [thread 16893] [468.0] [cxt 0] Deparsing header 'ethernet'
[12:51:39.892] [bmv2] [D] [thread 16893] [468.0] [cxt 0] Deparser 'deparser': end
[12:51:39.893] [bmv2] [D] [thread 16897] [468.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:53:34.611] [bmv2] [D] [thread 16892] [469.0] [cxt 0] Processing packet received on port 40
[12:53:34.611] [bmv2] [D] [thread 16892] [469.0] [cxt 0] Parser 'parser': start
[12:53:34.611] [bmv2] [D] [thread 16892] [469.0] [cxt 0] Parser 'parser' entering state 'start'
[12:53:34.611] [bmv2] [D] [thread 16892] [469.0] [cxt 0] Extracting header 'ethernet'
[12:53:34.612] [bmv2] [D] [thread 16892] [469.0] [cxt 0] Parser state 'start': key is 86dd
[12:53:34.612] [bmv2] [T] [thread 16892] [469.0] [cxt 0] Bytes parsed: 14
[12:53:34.612] [bmv2] [D] [thread 16892] [469.0] [cxt 0] Parser 'parser': end
[12:53:34.612] [bmv2] [D] [thread 16892] [469.0] [cxt 0] Pipeline 'ingress': start
[12:53:34.612] [bmv2] [T] [thread 16892] [469.0] [cxt 0] Applying table 'tbl_resist171'
[12:53:34.612] [bmv2] [D] [thread 16892] [469.0] [cxt 0] Looking up key:

[12:53:34.612] [bmv2] [D] [thread 16892] [469.0] [cxt 0] Table 'tbl_resist171': miss
[12:53:34.612] [bmv2] [D] [thread 16892] [469.0] [cxt 0] Action entry is resist171 - 
[12:53:34.612] [bmv2] [T] [thread 16892] [469.0] [cxt 0] Action resist171
[12:53:34.612] [bmv2] [T] [thread 16892] [469.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:53:34.612] [bmv2] [T] [thread 16892] [469.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:53:34.612] [bmv2] [T] [thread 16892] [469.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:53:34.612] [bmv2] [T] [thread 16892] [469.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:53:34.612] [bmv2] [T] [thread 16892] [469.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:53:34.612] [bmv2] [T] [thread 16892] [469.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:53:34.612] [bmv2] [D] [thread 16892] [469.0] [cxt 0] Pipeline 'ingress': end
[12:53:34.612] [bmv2] [D] [thread 16892] [469.0] [cxt 0] Egress port is 0
[12:53:34.612] [bmv2] [D] [thread 16893] [469.0] [cxt 0] Pipeline 'egress': start
[12:53:34.612] [bmv2] [T] [thread 16893] [469.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:53:34.612] [bmv2] [T] [thread 16893] [469.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:53:34.612] [bmv2] [D] [thread 16893] [469.0] [cxt 0] Pipeline 'egress': end
[12:53:34.612] [bmv2] [D] [thread 16893] [469.0] [cxt 0] Deparser 'deparser': start
[12:53:34.612] [bmv2] [T] [thread 16893] [469.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:53:34.612] [bmv2] [D] [thread 16893] [469.0] [cxt 0] Deparsing header 'ethernet'
[12:53:34.612] [bmv2] [D] [thread 16893] [469.0] [cxt 0] Deparser 'deparser': end
[12:53:34.613] [bmv2] [D] [thread 16897] [469.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:53:50.968] [bmv2] [D] [thread 16892] [470.0] [cxt 0] Processing packet received on port 19
[12:53:50.968] [bmv2] [D] [thread 16892] [470.0] [cxt 0] Parser 'parser': start
[12:53:50.968] [bmv2] [D] [thread 16892] [470.0] [cxt 0] Parser 'parser' entering state 'start'
[12:53:50.968] [bmv2] [D] [thread 16892] [470.0] [cxt 0] Extracting header 'ethernet'
[12:53:50.968] [bmv2] [D] [thread 16892] [470.0] [cxt 0] Parser state 'start': key is 86dd
[12:53:50.968] [bmv2] [T] [thread 16892] [470.0] [cxt 0] Bytes parsed: 14
[12:53:50.968] [bmv2] [D] [thread 16892] [470.0] [cxt 0] Parser 'parser': end
[12:53:50.968] [bmv2] [D] [thread 16892] [470.0] [cxt 0] Pipeline 'ingress': start
[12:53:50.968] [bmv2] [T] [thread 16892] [470.0] [cxt 0] Applying table 'tbl_resist171'
[12:53:50.968] [bmv2] [D] [thread 16892] [470.0] [cxt 0] Looking up key:

[12:53:50.968] [bmv2] [D] [thread 16892] [470.0] [cxt 0] Table 'tbl_resist171': miss
[12:53:50.968] [bmv2] [D] [thread 16892] [470.0] [cxt 0] Action entry is resist171 - 
[12:53:50.968] [bmv2] [T] [thread 16892] [470.0] [cxt 0] Action resist171
[12:53:50.968] [bmv2] [T] [thread 16892] [470.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:53:50.968] [bmv2] [T] [thread 16892] [470.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:53:50.968] [bmv2] [T] [thread 16892] [470.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:53:50.968] [bmv2] [T] [thread 16892] [470.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:53:50.968] [bmv2] [T] [thread 16892] [470.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:53:50.968] [bmv2] [T] [thread 16892] [470.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:53:50.968] [bmv2] [D] [thread 16892] [470.0] [cxt 0] Pipeline 'ingress': end
[12:53:50.968] [bmv2] [D] [thread 16892] [470.0] [cxt 0] Egress port is 0
[12:53:50.969] [bmv2] [D] [thread 16893] [470.0] [cxt 0] Pipeline 'egress': start
[12:53:50.969] [bmv2] [T] [thread 16893] [470.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:53:50.969] [bmv2] [T] [thread 16893] [470.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:53:50.969] [bmv2] [D] [thread 16893] [470.0] [cxt 0] Pipeline 'egress': end
[12:53:50.969] [bmv2] [D] [thread 16893] [470.0] [cxt 0] Deparser 'deparser': start
[12:53:50.969] [bmv2] [T] [thread 16893] [470.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:53:50.969] [bmv2] [D] [thread 16893] [470.0] [cxt 0] Deparsing header 'ethernet'
[12:53:50.969] [bmv2] [D] [thread 16893] [470.0] [cxt 0] Deparser 'deparser': end
[12:53:50.970] [bmv2] [D] [thread 16897] [470.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:54:56.500] [bmv2] [D] [thread 16892] [471.0] [cxt 0] Processing packet received on port 20
[12:54:56.500] [bmv2] [D] [thread 16892] [471.0] [cxt 0] Parser 'parser': start
[12:54:56.500] [bmv2] [D] [thread 16892] [471.0] [cxt 0] Parser 'parser' entering state 'start'
[12:54:56.500] [bmv2] [D] [thread 16892] [471.0] [cxt 0] Extracting header 'ethernet'
[12:54:56.500] [bmv2] [D] [thread 16892] [471.0] [cxt 0] Parser state 'start': key is 86dd
[12:54:56.500] [bmv2] [T] [thread 16892] [471.0] [cxt 0] Bytes parsed: 14
[12:54:56.500] [bmv2] [D] [thread 16892] [471.0] [cxt 0] Parser 'parser': end
[12:54:56.500] [bmv2] [D] [thread 16892] [471.0] [cxt 0] Pipeline 'ingress': start
[12:54:56.500] [bmv2] [T] [thread 16892] [471.0] [cxt 0] Applying table 'tbl_resist171'
[12:54:56.500] [bmv2] [D] [thread 16892] [471.0] [cxt 0] Looking up key:

[12:54:56.500] [bmv2] [D] [thread 16892] [471.0] [cxt 0] Table 'tbl_resist171': miss
[12:54:56.500] [bmv2] [D] [thread 16892] [471.0] [cxt 0] Action entry is resist171 - 
[12:54:56.500] [bmv2] [T] [thread 16892] [471.0] [cxt 0] Action resist171
[12:54:56.500] [bmv2] [T] [thread 16892] [471.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:54:56.500] [bmv2] [T] [thread 16892] [471.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:54:56.500] [bmv2] [T] [thread 16892] [471.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:54:56.500] [bmv2] [T] [thread 16892] [471.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:54:56.500] [bmv2] [T] [thread 16892] [471.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:54:56.500] [bmv2] [T] [thread 16892] [471.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:54:56.500] [bmv2] [D] [thread 16892] [471.0] [cxt 0] Pipeline 'ingress': end
[12:54:56.500] [bmv2] [D] [thread 16892] [471.0] [cxt 0] Egress port is 0
[12:54:56.500] [bmv2] [D] [thread 16892] [472.0] [cxt 0] Processing packet received on port 21
[12:54:56.500] [bmv2] [D] [thread 16892] [472.0] [cxt 0] Parser 'parser': start
[12:54:56.500] [bmv2] [D] [thread 16892] [472.0] [cxt 0] Parser 'parser' entering state 'start'
[12:54:56.500] [bmv2] [D] [thread 16892] [472.0] [cxt 0] Extracting header 'ethernet'
[12:54:56.500] [bmv2] [D] [thread 16892] [472.0] [cxt 0] Parser state 'start': key is 86dd
[12:54:56.500] [bmv2] [T] [thread 16892] [472.0] [cxt 0] Bytes parsed: 14
[12:54:56.500] [bmv2] [D] [thread 16892] [472.0] [cxt 0] Parser 'parser': end
[12:54:56.500] [bmv2] [D] [thread 16892] [472.0] [cxt 0] Pipeline 'ingress': start
[12:54:56.500] [bmv2] [T] [thread 16892] [472.0] [cxt 0] Applying table 'tbl_resist171'
[12:54:56.500] [bmv2] [D] [thread 16892] [472.0] [cxt 0] Looking up key:

[12:54:56.500] [bmv2] [D] [thread 16892] [472.0] [cxt 0] Table 'tbl_resist171': miss
[12:54:56.500] [bmv2] [D] [thread 16892] [472.0] [cxt 0] Action entry is resist171 - 
[12:54:56.500] [bmv2] [T] [thread 16892] [472.0] [cxt 0] Action resist171
[12:54:56.500] [bmv2] [T] [thread 16892] [472.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:54:56.500] [bmv2] [T] [thread 16892] [472.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:54:56.500] [bmv2] [T] [thread 16892] [472.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:54:56.500] [bmv2] [T] [thread 16892] [472.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:54:56.500] [bmv2] [T] [thread 16892] [472.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:54:56.500] [bmv2] [T] [thread 16892] [472.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:54:56.500] [bmv2] [D] [thread 16892] [472.0] [cxt 0] Pipeline 'ingress': end
[12:54:56.500] [bmv2] [D] [thread 16892] [472.0] [cxt 0] Egress port is 0
[12:54:56.500] [bmv2] [D] [thread 16893] [471.0] [cxt 0] Pipeline 'egress': start
[12:54:56.500] [bmv2] [T] [thread 16893] [471.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:54:56.500] [bmv2] [T] [thread 16893] [471.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:54:56.500] [bmv2] [D] [thread 16893] [471.0] [cxt 0] Pipeline 'egress': end
[12:54:56.500] [bmv2] [D] [thread 16893] [471.0] [cxt 0] Deparser 'deparser': start
[12:54:56.500] [bmv2] [T] [thread 16893] [471.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:54:56.500] [bmv2] [D] [thread 16893] [471.0] [cxt 0] Deparsing header 'ethernet'
[12:54:56.500] [bmv2] [D] [thread 16893] [471.0] [cxt 0] Deparser 'deparser': end
[12:54:56.500] [bmv2] [D] [thread 16893] [472.0] [cxt 0] Pipeline 'egress': start
[12:54:56.500] [bmv2] [T] [thread 16893] [472.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:54:56.500] [bmv2] [T] [thread 16893] [472.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:54:56.500] [bmv2] [D] [thread 16893] [472.0] [cxt 0] Pipeline 'egress': end
[12:54:56.500] [bmv2] [D] [thread 16893] [472.0] [cxt 0] Deparser 'deparser': start
[12:54:56.500] [bmv2] [T] [thread 16893] [472.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:54:56.500] [bmv2] [D] [thread 16893] [472.0] [cxt 0] Deparsing header 'ethernet'
[12:54:56.500] [bmv2] [D] [thread 16893] [472.0] [cxt 0] Deparser 'deparser': end
[12:54:56.500] [bmv2] [D] [thread 16897] [471.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:54:56.500] [bmv2] [D] [thread 16897] [472.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:55:12.896] [bmv2] [D] [thread 16892] [473.0] [cxt 0] Processing packet received on port 27
[12:55:12.896] [bmv2] [D] [thread 16892] [473.0] [cxt 0] Parser 'parser': start
[12:55:12.896] [bmv2] [D] [thread 16892] [473.0] [cxt 0] Parser 'parser' entering state 'start'
[12:55:12.896] [bmv2] [D] [thread 16892] [473.0] [cxt 0] Extracting header 'ethernet'
[12:55:12.896] [bmv2] [D] [thread 16892] [473.0] [cxt 0] Parser state 'start': key is 86dd
[12:55:12.896] [bmv2] [T] [thread 16892] [473.0] [cxt 0] Bytes parsed: 14
[12:55:12.896] [bmv2] [D] [thread 16892] [473.0] [cxt 0] Parser 'parser': end
[12:55:12.896] [bmv2] [D] [thread 16892] [473.0] [cxt 0] Pipeline 'ingress': start
[12:55:12.896] [bmv2] [T] [thread 16892] [473.0] [cxt 0] Applying table 'tbl_resist171'
[12:55:12.896] [bmv2] [D] [thread 16892] [473.0] [cxt 0] Looking up key:

[12:55:12.896] [bmv2] [D] [thread 16892] [473.0] [cxt 0] Table 'tbl_resist171': miss
[12:55:12.896] [bmv2] [D] [thread 16892] [473.0] [cxt 0] Action entry is resist171 - 
[12:55:12.897] [bmv2] [T] [thread 16892] [473.0] [cxt 0] Action resist171
[12:55:12.897] [bmv2] [T] [thread 16892] [473.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:55:12.897] [bmv2] [T] [thread 16892] [473.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:55:12.897] [bmv2] [T] [thread 16892] [473.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:55:12.897] [bmv2] [T] [thread 16892] [473.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:55:12.897] [bmv2] [T] [thread 16892] [473.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:55:12.897] [bmv2] [T] [thread 16892] [473.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:55:12.897] [bmv2] [D] [thread 16892] [473.0] [cxt 0] Pipeline 'ingress': end
[12:55:12.897] [bmv2] [D] [thread 16892] [473.0] [cxt 0] Egress port is 0
[12:55:12.897] [bmv2] [D] [thread 16892] [474.0] [cxt 0] Processing packet received on port 30
[12:55:12.897] [bmv2] [D] [thread 16892] [474.0] [cxt 0] Parser 'parser': start
[12:55:12.897] [bmv2] [D] [thread 16892] [474.0] [cxt 0] Parser 'parser' entering state 'start'
[12:55:12.897] [bmv2] [D] [thread 16892] [474.0] [cxt 0] Extracting header 'ethernet'
[12:55:12.897] [bmv2] [D] [thread 16892] [474.0] [cxt 0] Parser state 'start': key is 86dd
[12:55:12.897] [bmv2] [T] [thread 16892] [474.0] [cxt 0] Bytes parsed: 14
[12:55:12.897] [bmv2] [D] [thread 16892] [474.0] [cxt 0] Parser 'parser': end
[12:55:12.897] [bmv2] [D] [thread 16892] [474.0] [cxt 0] Pipeline 'ingress': start
[12:55:12.897] [bmv2] [T] [thread 16892] [474.0] [cxt 0] Applying table 'tbl_resist171'
[12:55:12.897] [bmv2] [D] [thread 16892] [474.0] [cxt 0] Looking up key:

[12:55:12.897] [bmv2] [D] [thread 16892] [474.0] [cxt 0] Table 'tbl_resist171': miss
[12:55:12.897] [bmv2] [D] [thread 16892] [474.0] [cxt 0] Action entry is resist171 - 
[12:55:12.897] [bmv2] [T] [thread 16892] [474.0] [cxt 0] Action resist171
[12:55:12.897] [bmv2] [T] [thread 16892] [474.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:55:12.897] [bmv2] [T] [thread 16892] [474.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:55:12.897] [bmv2] [T] [thread 16892] [474.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:55:12.897] [bmv2] [T] [thread 16892] [474.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:55:12.897] [bmv2] [T] [thread 16892] [474.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:55:12.897] [bmv2] [T] [thread 16892] [474.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:55:12.897] [bmv2] [D] [thread 16892] [474.0] [cxt 0] Pipeline 'ingress': end
[12:55:12.897] [bmv2] [D] [thread 16892] [474.0] [cxt 0] Egress port is 0
[12:55:12.897] [bmv2] [D] [thread 16892] [475.0] [cxt 0] Processing packet received on port 36
[12:55:12.897] [bmv2] [D] [thread 16892] [475.0] [cxt 0] Parser 'parser': start
[12:55:12.897] [bmv2] [D] [thread 16892] [475.0] [cxt 0] Parser 'parser' entering state 'start'
[12:55:12.897] [bmv2] [D] [thread 16892] [475.0] [cxt 0] Extracting header 'ethernet'
[12:55:12.897] [bmv2] [D] [thread 16892] [475.0] [cxt 0] Parser state 'start': key is 86dd
[12:55:12.897] [bmv2] [T] [thread 16892] [475.0] [cxt 0] Bytes parsed: 14
[12:55:12.897] [bmv2] [D] [thread 16892] [475.0] [cxt 0] Parser 'parser': end
[12:55:12.897] [bmv2] [D] [thread 16892] [475.0] [cxt 0] Pipeline 'ingress': start
[12:55:12.897] [bmv2] [T] [thread 16892] [475.0] [cxt 0] Applying table 'tbl_resist171'
[12:55:12.897] [bmv2] [D] [thread 16892] [475.0] [cxt 0] Looking up key:

[12:55:12.897] [bmv2] [D] [thread 16892] [475.0] [cxt 0] Table 'tbl_resist171': miss
[12:55:12.897] [bmv2] [D] [thread 16892] [475.0] [cxt 0] Action entry is resist171 - 
[12:55:12.897] [bmv2] [T] [thread 16892] [475.0] [cxt 0] Action resist171
[12:55:12.897] [bmv2] [T] [thread 16892] [475.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:55:12.897] [bmv2] [T] [thread 16892] [475.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:55:12.897] [bmv2] [T] [thread 16892] [475.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:55:12.897] [bmv2] [T] [thread 16892] [475.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:55:12.897] [bmv2] [T] [thread 16892] [475.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:55:12.897] [bmv2] [T] [thread 16892] [475.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:55:12.897] [bmv2] [D] [thread 16892] [475.0] [cxt 0] Pipeline 'ingress': end
[12:55:12.897] [bmv2] [D] [thread 16892] [475.0] [cxt 0] Egress port is 0
[12:55:12.897] [bmv2] [D] [thread 16893] [473.0] [cxt 0] Pipeline 'egress': start
[12:55:12.897] [bmv2] [T] [thread 16893] [473.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:55:12.897] [bmv2] [T] [thread 16893] [473.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:55:12.897] [bmv2] [D] [thread 16893] [473.0] [cxt 0] Pipeline 'egress': end
[12:55:12.897] [bmv2] [D] [thread 16893] [473.0] [cxt 0] Deparser 'deparser': start
[12:55:12.897] [bmv2] [T] [thread 16893] [473.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:55:12.897] [bmv2] [D] [thread 16893] [473.0] [cxt 0] Deparsing header 'ethernet'
[12:55:12.897] [bmv2] [D] [thread 16893] [473.0] [cxt 0] Deparser 'deparser': end
[12:55:12.897] [bmv2] [D] [thread 16893] [474.0] [cxt 0] Pipeline 'egress': start
[12:55:12.897] [bmv2] [T] [thread 16893] [474.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:55:12.897] [bmv2] [T] [thread 16893] [474.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:55:12.897] [bmv2] [D] [thread 16893] [474.0] [cxt 0] Pipeline 'egress': end
[12:55:12.897] [bmv2] [D] [thread 16893] [474.0] [cxt 0] Deparser 'deparser': start
[12:55:12.897] [bmv2] [T] [thread 16893] [474.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:55:12.897] [bmv2] [D] [thread 16893] [474.0] [cxt 0] Deparsing header 'ethernet'
[12:55:12.897] [bmv2] [D] [thread 16893] [474.0] [cxt 0] Deparser 'deparser': end
[12:55:12.897] [bmv2] [D] [thread 16893] [475.0] [cxt 0] Pipeline 'egress': start
[12:55:12.897] [bmv2] [T] [thread 16893] [475.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:55:12.897] [bmv2] [T] [thread 16893] [475.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:55:12.897] [bmv2] [D] [thread 16893] [475.0] [cxt 0] Pipeline 'egress': end
[12:55:12.897] [bmv2] [D] [thread 16893] [475.0] [cxt 0] Deparser 'deparser': start
[12:55:12.897] [bmv2] [T] [thread 16893] [475.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:55:12.897] [bmv2] [D] [thread 16893] [475.0] [cxt 0] Deparsing header 'ethernet'
[12:55:12.897] [bmv2] [D] [thread 16893] [475.0] [cxt 0] Deparser 'deparser': end
[12:55:12.897] [bmv2] [D] [thread 16897] [473.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:55:12.897] [bmv2] [D] [thread 16897] [474.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:55:12.897] [bmv2] [D] [thread 16897] [475.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:55:45.656] [bmv2] [D] [thread 16892] [476.0] [cxt 0] Processing packet received on port 3
[12:55:45.656] [bmv2] [D] [thread 16892] [476.0] [cxt 0] Parser 'parser': start
[12:55:45.656] [bmv2] [D] [thread 16892] [476.0] [cxt 0] Parser 'parser' entering state 'start'
[12:55:45.656] [bmv2] [D] [thread 16892] [476.0] [cxt 0] Extracting header 'ethernet'
[12:55:45.656] [bmv2] [D] [thread 16892] [476.0] [cxt 0] Parser state 'start': key is 86dd
[12:55:45.656] [bmv2] [T] [thread 16892] [476.0] [cxt 0] Bytes parsed: 14
[12:55:45.656] [bmv2] [D] [thread 16892] [476.0] [cxt 0] Parser 'parser': end
[12:55:45.656] [bmv2] [D] [thread 16892] [476.0] [cxt 0] Pipeline 'ingress': start
[12:55:45.656] [bmv2] [T] [thread 16892] [476.0] [cxt 0] Applying table 'tbl_resist171'
[12:55:45.656] [bmv2] [D] [thread 16892] [476.0] [cxt 0] Looking up key:

[12:55:45.656] [bmv2] [D] [thread 16892] [476.0] [cxt 0] Table 'tbl_resist171': miss
[12:55:45.656] [bmv2] [D] [thread 16892] [476.0] [cxt 0] Action entry is resist171 - 
[12:55:45.656] [bmv2] [T] [thread 16892] [476.0] [cxt 0] Action resist171
[12:55:45.656] [bmv2] [T] [thread 16892] [476.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:55:45.656] [bmv2] [T] [thread 16892] [476.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:55:45.656] [bmv2] [T] [thread 16892] [476.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:55:45.656] [bmv2] [T] [thread 16892] [476.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:55:45.656] [bmv2] [T] [thread 16892] [476.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:55:45.656] [bmv2] [T] [thread 16892] [476.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:55:45.656] [bmv2] [D] [thread 16892] [476.0] [cxt 0] Pipeline 'ingress': end
[12:55:45.656] [bmv2] [D] [thread 16892] [476.0] [cxt 0] Egress port is 0
[12:55:45.656] [bmv2] [D] [thread 16893] [476.0] [cxt 0] Pipeline 'egress': start
[12:55:45.656] [bmv2] [T] [thread 16893] [476.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:55:45.656] [bmv2] [T] [thread 16893] [476.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:55:45.656] [bmv2] [D] [thread 16893] [476.0] [cxt 0] Pipeline 'egress': end
[12:55:45.656] [bmv2] [D] [thread 16893] [476.0] [cxt 0] Deparser 'deparser': start
[12:55:45.656] [bmv2] [T] [thread 16893] [476.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:55:45.656] [bmv2] [D] [thread 16893] [476.0] [cxt 0] Deparsing header 'ethernet'
[12:55:45.656] [bmv2] [D] [thread 16893] [476.0] [cxt 0] Deparser 'deparser': end
[12:55:45.656] [bmv2] [D] [thread 16897] [476.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:56:02.073] [bmv2] [D] [thread 16892] [477.0] [cxt 0] Processing packet received on port 47
[12:56:02.073] [bmv2] [D] [thread 16892] [477.0] [cxt 0] Parser 'parser': start
[12:56:02.073] [bmv2] [D] [thread 16892] [477.0] [cxt 0] Parser 'parser' entering state 'start'
[12:56:02.073] [bmv2] [D] [thread 16892] [477.0] [cxt 0] Extracting header 'ethernet'
[12:56:02.074] [bmv2] [D] [thread 16892] [477.0] [cxt 0] Parser state 'start': key is 86dd
[12:56:02.074] [bmv2] [T] [thread 16892] [477.0] [cxt 0] Bytes parsed: 14
[12:56:02.074] [bmv2] [D] [thread 16892] [477.0] [cxt 0] Parser 'parser': end
[12:56:02.074] [bmv2] [D] [thread 16892] [477.0] [cxt 0] Pipeline 'ingress': start
[12:56:02.074] [bmv2] [T] [thread 16892] [477.0] [cxt 0] Applying table 'tbl_resist171'
[12:56:02.074] [bmv2] [D] [thread 16892] [477.0] [cxt 0] Looking up key:

[12:56:02.074] [bmv2] [D] [thread 16892] [477.0] [cxt 0] Table 'tbl_resist171': miss
[12:56:02.074] [bmv2] [D] [thread 16892] [477.0] [cxt 0] Action entry is resist171 - 
[12:56:02.074] [bmv2] [T] [thread 16892] [477.0] [cxt 0] Action resist171
[12:56:02.074] [bmv2] [T] [thread 16892] [477.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:56:02.074] [bmv2] [T] [thread 16892] [477.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:56:02.074] [bmv2] [T] [thread 16892] [477.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:56:02.074] [bmv2] [T] [thread 16892] [477.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:56:02.074] [bmv2] [T] [thread 16892] [477.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:56:02.074] [bmv2] [T] [thread 16892] [477.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:56:02.074] [bmv2] [D] [thread 16892] [477.0] [cxt 0] Pipeline 'ingress': end
[12:56:02.074] [bmv2] [D] [thread 16892] [477.0] [cxt 0] Egress port is 0
[12:56:02.074] [bmv2] [D] [thread 16893] [477.0] [cxt 0] Pipeline 'egress': start
[12:56:02.074] [bmv2] [T] [thread 16893] [477.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:56:02.074] [bmv2] [T] [thread 16893] [477.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:56:02.074] [bmv2] [D] [thread 16893] [477.0] [cxt 0] Pipeline 'egress': end
[12:56:02.074] [bmv2] [D] [thread 16893] [477.0] [cxt 0] Deparser 'deparser': start
[12:56:02.074] [bmv2] [T] [thread 16893] [477.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:56:02.074] [bmv2] [D] [thread 16893] [477.0] [cxt 0] Deparsing header 'ethernet'
[12:56:02.074] [bmv2] [D] [thread 16893] [477.0] [cxt 0] Deparser 'deparser': end
[12:56:02.074] [bmv2] [D] [thread 16897] [477.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:56:34.820] [bmv2] [D] [thread 16892] [478.0] [cxt 0] Processing packet received on port 50
[12:56:34.820] [bmv2] [D] [thread 16892] [478.0] [cxt 0] Parser 'parser': start
[12:56:34.820] [bmv2] [D] [thread 16892] [478.0] [cxt 0] Parser 'parser' entering state 'start'
[12:56:34.820] [bmv2] [D] [thread 16892] [478.0] [cxt 0] Extracting header 'ethernet'
[12:56:34.820] [bmv2] [D] [thread 16892] [478.0] [cxt 0] Parser state 'start': key is 86dd
[12:56:34.820] [bmv2] [T] [thread 16892] [478.0] [cxt 0] Bytes parsed: 14
[12:56:34.820] [bmv2] [D] [thread 16892] [478.0] [cxt 0] Parser 'parser': end
[12:56:34.820] [bmv2] [D] [thread 16892] [478.0] [cxt 0] Pipeline 'ingress': start
[12:56:34.820] [bmv2] [T] [thread 16892] [478.0] [cxt 0] Applying table 'tbl_resist171'
[12:56:34.820] [bmv2] [D] [thread 16892] [478.0] [cxt 0] Looking up key:

[12:56:34.820] [bmv2] [D] [thread 16892] [478.0] [cxt 0] Table 'tbl_resist171': miss
[12:56:34.820] [bmv2] [D] [thread 16892] [478.0] [cxt 0] Action entry is resist171 - 
[12:56:34.820] [bmv2] [T] [thread 16892] [478.0] [cxt 0] Action resist171
[12:56:34.820] [bmv2] [T] [thread 16892] [478.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:56:34.820] [bmv2] [T] [thread 16892] [478.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:56:34.820] [bmv2] [T] [thread 16892] [478.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:56:34.820] [bmv2] [T] [thread 16892] [478.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:56:34.820] [bmv2] [T] [thread 16892] [478.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:56:34.820] [bmv2] [T] [thread 16892] [478.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:56:34.820] [bmv2] [D] [thread 16892] [478.0] [cxt 0] Pipeline 'ingress': end
[12:56:34.820] [bmv2] [D] [thread 16892] [478.0] [cxt 0] Egress port is 0
[12:56:34.820] [bmv2] [D] [thread 16893] [478.0] [cxt 0] Pipeline 'egress': start
[12:56:34.820] [bmv2] [T] [thread 16893] [478.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:56:34.820] [bmv2] [T] [thread 16893] [478.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:56:34.820] [bmv2] [D] [thread 16893] [478.0] [cxt 0] Pipeline 'egress': end
[12:56:34.820] [bmv2] [D] [thread 16893] [478.0] [cxt 0] Deparser 'deparser': start
[12:56:34.820] [bmv2] [T] [thread 16893] [478.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:56:34.820] [bmv2] [D] [thread 16893] [478.0] [cxt 0] Deparsing header 'ethernet'
[12:56:34.820] [bmv2] [D] [thread 16893] [478.0] [cxt 0] Deparser 'deparser': end
[12:56:34.833] [bmv2] [D] [thread 16897] [478.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:57:07.585] [bmv2] [D] [thread 16892] [479.0] [cxt 0] Processing packet received on port 31
[12:57:07.585] [bmv2] [D] [thread 16892] [479.0] [cxt 0] Parser 'parser': start
[12:57:07.585] [bmv2] [D] [thread 16892] [479.0] [cxt 0] Parser 'parser' entering state 'start'
[12:57:07.585] [bmv2] [D] [thread 16892] [479.0] [cxt 0] Extracting header 'ethernet'
[12:57:07.585] [bmv2] [D] [thread 16892] [479.0] [cxt 0] Parser state 'start': key is 86dd
[12:57:07.585] [bmv2] [T] [thread 16892] [479.0] [cxt 0] Bytes parsed: 14
[12:57:07.585] [bmv2] [D] [thread 16892] [479.0] [cxt 0] Parser 'parser': end
[12:57:07.585] [bmv2] [D] [thread 16892] [479.0] [cxt 0] Pipeline 'ingress': start
[12:57:07.585] [bmv2] [T] [thread 16892] [479.0] [cxt 0] Applying table 'tbl_resist171'
[12:57:07.585] [bmv2] [D] [thread 16892] [479.0] [cxt 0] Looking up key:

[12:57:07.585] [bmv2] [D] [thread 16892] [479.0] [cxt 0] Table 'tbl_resist171': miss
[12:57:07.585] [bmv2] [D] [thread 16892] [479.0] [cxt 0] Action entry is resist171 - 
[12:57:07.585] [bmv2] [T] [thread 16892] [479.0] [cxt 0] Action resist171
[12:57:07.585] [bmv2] [T] [thread 16892] [479.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:57:07.585] [bmv2] [T] [thread 16892] [479.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:57:07.585] [bmv2] [T] [thread 16892] [479.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:57:07.585] [bmv2] [T] [thread 16892] [479.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:57:07.585] [bmv2] [T] [thread 16892] [479.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:57:07.585] [bmv2] [T] [thread 16892] [479.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:57:07.585] [bmv2] [D] [thread 16892] [479.0] [cxt 0] Pipeline 'ingress': end
[12:57:07.585] [bmv2] [D] [thread 16892] [479.0] [cxt 0] Egress port is 0
[12:57:07.587] [bmv2] [D] [thread 16892] [480.0] [cxt 0] Processing packet received on port 34
[12:57:07.587] [bmv2] [D] [thread 16892] [480.0] [cxt 0] Parser 'parser': start
[12:57:07.587] [bmv2] [D] [thread 16892] [480.0] [cxt 0] Parser 'parser' entering state 'start'
[12:57:07.587] [bmv2] [D] [thread 16892] [480.0] [cxt 0] Extracting header 'ethernet'
[12:57:07.587] [bmv2] [D] [thread 16892] [480.0] [cxt 0] Parser state 'start': key is 86dd
[12:57:07.587] [bmv2] [T] [thread 16892] [480.0] [cxt 0] Bytes parsed: 14
[12:57:07.587] [bmv2] [D] [thread 16892] [480.0] [cxt 0] Parser 'parser': end
[12:57:07.587] [bmv2] [D] [thread 16892] [480.0] [cxt 0] Pipeline 'ingress': start
[12:57:07.587] [bmv2] [T] [thread 16892] [480.0] [cxt 0] Applying table 'tbl_resist171'
[12:57:07.587] [bmv2] [D] [thread 16892] [480.0] [cxt 0] Looking up key:

[12:57:07.587] [bmv2] [D] [thread 16892] [480.0] [cxt 0] Table 'tbl_resist171': miss
[12:57:07.587] [bmv2] [D] [thread 16892] [480.0] [cxt 0] Action entry is resist171 - 
[12:57:07.587] [bmv2] [T] [thread 16892] [480.0] [cxt 0] Action resist171
[12:57:07.587] [bmv2] [T] [thread 16892] [480.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:57:07.587] [bmv2] [T] [thread 16892] [480.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:57:07.587] [bmv2] [T] [thread 16892] [480.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:57:07.587] [bmv2] [T] [thread 16892] [480.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:57:07.587] [bmv2] [T] [thread 16892] [480.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:57:07.587] [bmv2] [D] [thread 16893] [479.0] [cxt 0] Pipeline 'egress': start
[12:57:07.587] [bmv2] [T] [thread 16893] [479.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:57:07.587] [bmv2] [T] [thread 16893] [479.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:57:07.587] [bmv2] [D] [thread 16893] [479.0] [cxt 0] Pipeline 'egress': end
[12:57:07.587] [bmv2] [D] [thread 16893] [479.0] [cxt 0] Deparser 'deparser': start
[12:57:07.587] [bmv2] [T] [thread 16893] [479.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:57:07.587] [bmv2] [D] [thread 16893] [479.0] [cxt 0] Deparsing header 'ethernet'
[12:57:07.587] [bmv2] [D] [thread 16893] [479.0] [cxt 0] Deparser 'deparser': end
[12:57:07.587] [bmv2] [D] [thread 16897] [479.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:57:07.587] [bmv2] [T] [thread 16892] [480.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:57:07.588] [bmv2] [D] [thread 16892] [480.0] [cxt 0] Pipeline 'ingress': end
[12:57:07.588] [bmv2] [D] [thread 16892] [480.0] [cxt 0] Egress port is 0
[12:57:07.588] [bmv2] [D] [thread 16892] [481.0] [cxt 0] Processing packet received on port 41
[12:57:07.588] [bmv2] [D] [thread 16892] [481.0] [cxt 0] Parser 'parser': start
[12:57:07.588] [bmv2] [D] [thread 16892] [481.0] [cxt 0] Parser 'parser' entering state 'start'
[12:57:07.588] [bmv2] [D] [thread 16892] [481.0] [cxt 0] Extracting header 'ethernet'
[12:57:07.588] [bmv2] [D] [thread 16892] [481.0] [cxt 0] Parser state 'start': key is 86dd
[12:57:07.588] [bmv2] [T] [thread 16892] [481.0] [cxt 0] Bytes parsed: 14
[12:57:07.588] [bmv2] [D] [thread 16892] [481.0] [cxt 0] Parser 'parser': end
[12:57:07.588] [bmv2] [D] [thread 16892] [481.0] [cxt 0] Pipeline 'ingress': start
[12:57:07.588] [bmv2] [T] [thread 16892] [481.0] [cxt 0] Applying table 'tbl_resist171'
[12:57:07.588] [bmv2] [D] [thread 16892] [481.0] [cxt 0] Looking up key:

[12:57:07.588] [bmv2] [D] [thread 16892] [481.0] [cxt 0] Table 'tbl_resist171': miss
[12:57:07.588] [bmv2] [D] [thread 16892] [481.0] [cxt 0] Action entry is resist171 - 
[12:57:07.588] [bmv2] [T] [thread 16892] [481.0] [cxt 0] Action resist171
[12:57:07.588] [bmv2] [T] [thread 16892] [481.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:57:07.588] [bmv2] [T] [thread 16892] [481.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:57:07.588] [bmv2] [T] [thread 16892] [481.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:57:07.588] [bmv2] [T] [thread 16892] [481.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:57:07.588] [bmv2] [T] [thread 16892] [481.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:57:07.588] [bmv2] [T] [thread 16892] [481.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:57:07.588] [bmv2] [D] [thread 16892] [481.0] [cxt 0] Pipeline 'ingress': end
[12:57:07.588] [bmv2] [D] [thread 16892] [481.0] [cxt 0] Egress port is 0
[12:57:07.588] [bmv2] [D] [thread 16893] [480.0] [cxt 0] Pipeline 'egress': start
[12:57:07.588] [bmv2] [T] [thread 16893] [480.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:57:07.588] [bmv2] [T] [thread 16893] [480.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:57:07.588] [bmv2] [D] [thread 16893] [480.0] [cxt 0] Pipeline 'egress': end
[12:57:07.588] [bmv2] [D] [thread 16893] [480.0] [cxt 0] Deparser 'deparser': start
[12:57:07.588] [bmv2] [T] [thread 16893] [480.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:57:07.588] [bmv2] [D] [thread 16893] [480.0] [cxt 0] Deparsing header 'ethernet'
[12:57:07.588] [bmv2] [D] [thread 16893] [480.0] [cxt 0] Deparser 'deparser': end
[12:57:07.588] [bmv2] [D] [thread 16893] [481.0] [cxt 0] Pipeline 'egress': start
[12:57:07.588] [bmv2] [T] [thread 16893] [481.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:57:07.588] [bmv2] [T] [thread 16893] [481.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:57:07.588] [bmv2] [D] [thread 16893] [481.0] [cxt 0] Pipeline 'egress': end
[12:57:07.588] [bmv2] [D] [thread 16893] [481.0] [cxt 0] Deparser 'deparser': start
[12:57:07.588] [bmv2] [T] [thread 16893] [481.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:57:07.588] [bmv2] [D] [thread 16893] [481.0] [cxt 0] Deparsing header 'ethernet'
[12:57:07.588] [bmv2] [D] [thread 16893] [481.0] [cxt 0] Deparser 'deparser': end
[12:57:07.588] [bmv2] [D] [thread 16897] [480.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:57:07.588] [bmv2] [D] [thread 16897] [481.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:57:23.967] [bmv2] [D] [thread 16892] [482.0] [cxt 0] Processing packet received on port 24
[12:57:23.967] [bmv2] [D] [thread 16892] [482.0] [cxt 0] Parser 'parser': start
[12:57:23.967] [bmv2] [D] [thread 16892] [482.0] [cxt 0] Parser 'parser' entering state 'start'
[12:57:23.967] [bmv2] [D] [thread 16892] [482.0] [cxt 0] Extracting header 'ethernet'
[12:57:23.967] [bmv2] [D] [thread 16892] [482.0] [cxt 0] Parser state 'start': key is 86dd
[12:57:23.967] [bmv2] [T] [thread 16892] [482.0] [cxt 0] Bytes parsed: 14
[12:57:23.967] [bmv2] [D] [thread 16892] [482.0] [cxt 0] Parser 'parser': end
[12:57:23.967] [bmv2] [D] [thread 16892] [482.0] [cxt 0] Pipeline 'ingress': start
[12:57:23.967] [bmv2] [T] [thread 16892] [482.0] [cxt 0] Applying table 'tbl_resist171'
[12:57:23.967] [bmv2] [D] [thread 16892] [482.0] [cxt 0] Looking up key:

[12:57:23.967] [bmv2] [D] [thread 16892] [482.0] [cxt 0] Table 'tbl_resist171': miss
[12:57:23.967] [bmv2] [D] [thread 16892] [482.0] [cxt 0] Action entry is resist171 - 
[12:57:23.967] [bmv2] [T] [thread 16892] [482.0] [cxt 0] Action resist171
[12:57:23.967] [bmv2] [T] [thread 16892] [482.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:57:23.967] [bmv2] [T] [thread 16892] [482.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:57:23.967] [bmv2] [T] [thread 16892] [482.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:57:23.967] [bmv2] [T] [thread 16892] [482.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:57:23.967] [bmv2] [T] [thread 16892] [482.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:57:23.967] [bmv2] [T] [thread 16892] [482.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:57:23.967] [bmv2] [D] [thread 16892] [482.0] [cxt 0] Pipeline 'ingress': end
[12:57:23.967] [bmv2] [D] [thread 16892] [482.0] [cxt 0] Egress port is 0
[12:57:23.968] [bmv2] [D] [thread 16893] [482.0] [cxt 0] Pipeline 'egress': start
[12:57:23.968] [bmv2] [T] [thread 16893] [482.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:57:23.968] [bmv2] [T] [thread 16893] [482.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:57:23.968] [bmv2] [D] [thread 16893] [482.0] [cxt 0] Pipeline 'egress': end
[12:57:23.968] [bmv2] [D] [thread 16893] [482.0] [cxt 0] Deparser 'deparser': start
[12:57:23.968] [bmv2] [T] [thread 16893] [482.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:57:23.968] [bmv2] [D] [thread 16893] [482.0] [cxt 0] Deparsing header 'ethernet'
[12:57:23.968] [bmv2] [D] [thread 16893] [482.0] [cxt 0] Deparser 'deparser': end
[12:57:23.970] [bmv2] [D] [thread 16897] [482.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:57:40.343] [bmv2] [D] [thread 16892] [483.0] [cxt 0] Processing packet received on port 5
[12:57:40.343] [bmv2] [D] [thread 16892] [483.0] [cxt 0] Parser 'parser': start
[12:57:40.343] [bmv2] [D] [thread 16892] [483.0] [cxt 0] Parser 'parser' entering state 'start'
[12:57:40.343] [bmv2] [D] [thread 16892] [483.0] [cxt 0] Extracting header 'ethernet'
[12:57:40.343] [bmv2] [D] [thread 16892] [483.0] [cxt 0] Parser state 'start': key is 86dd
[12:57:40.343] [bmv2] [T] [thread 16892] [483.0] [cxt 0] Bytes parsed: 14
[12:57:40.343] [bmv2] [D] [thread 16892] [483.0] [cxt 0] Parser 'parser': end
[12:57:40.343] [bmv2] [D] [thread 16892] [483.0] [cxt 0] Pipeline 'ingress': start
[12:57:40.343] [bmv2] [T] [thread 16892] [483.0] [cxt 0] Applying table 'tbl_resist171'
[12:57:40.343] [bmv2] [D] [thread 16892] [483.0] [cxt 0] Looking up key:

[12:57:40.343] [bmv2] [D] [thread 16892] [483.0] [cxt 0] Table 'tbl_resist171': miss
[12:57:40.343] [bmv2] [D] [thread 16892] [483.0] [cxt 0] Action entry is resist171 - 
[12:57:40.343] [bmv2] [T] [thread 16892] [483.0] [cxt 0] Action resist171
[12:57:40.343] [bmv2] [T] [thread 16892] [483.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:57:40.343] [bmv2] [T] [thread 16892] [483.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:57:40.343] [bmv2] [T] [thread 16892] [483.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:57:40.344] [bmv2] [T] [thread 16892] [483.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:57:40.344] [bmv2] [T] [thread 16892] [483.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:57:40.344] [bmv2] [T] [thread 16892] [483.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:57:40.344] [bmv2] [D] [thread 16892] [483.0] [cxt 0] Pipeline 'ingress': end
[12:57:40.344] [bmv2] [D] [thread 16892] [483.0] [cxt 0] Egress port is 0
[12:57:40.344] [bmv2] [D] [thread 16892] [484.0] [cxt 0] Processing packet received on port 14
[12:57:40.344] [bmv2] [D] [thread 16892] [484.0] [cxt 0] Parser 'parser': start
[12:57:40.344] [bmv2] [D] [thread 16892] [484.0] [cxt 0] Parser 'parser' entering state 'start'
[12:57:40.344] [bmv2] [D] [thread 16892] [484.0] [cxt 0] Extracting header 'ethernet'
[12:57:40.344] [bmv2] [D] [thread 16892] [484.0] [cxt 0] Parser state 'start': key is 86dd
[12:57:40.344] [bmv2] [T] [thread 16892] [484.0] [cxt 0] Bytes parsed: 14
[12:57:40.344] [bmv2] [D] [thread 16892] [484.0] [cxt 0] Parser 'parser': end
[12:57:40.344] [bmv2] [D] [thread 16892] [484.0] [cxt 0] Pipeline 'ingress': start
[12:57:40.344] [bmv2] [T] [thread 16892] [484.0] [cxt 0] Applying table 'tbl_resist171'
[12:57:40.344] [bmv2] [D] [thread 16892] [484.0] [cxt 0] Looking up key:

[12:57:40.344] [bmv2] [D] [thread 16892] [484.0] [cxt 0] Table 'tbl_resist171': miss
[12:57:40.344] [bmv2] [D] [thread 16892] [484.0] [cxt 0] Action entry is resist171 - 
[12:57:40.344] [bmv2] [T] [thread 16892] [484.0] [cxt 0] Action resist171
[12:57:40.344] [bmv2] [T] [thread 16892] [484.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:57:40.344] [bmv2] [T] [thread 16892] [484.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:57:40.344] [bmv2] [T] [thread 16892] [484.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:57:40.344] [bmv2] [T] [thread 16892] [484.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:57:40.344] [bmv2] [T] [thread 16892] [484.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:57:40.344] [bmv2] [T] [thread 16892] [484.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:57:40.344] [bmv2] [D] [thread 16892] [484.0] [cxt 0] Pipeline 'ingress': end
[12:57:40.344] [bmv2] [D] [thread 16892] [484.0] [cxt 0] Egress port is 0
[12:57:40.344] [bmv2] [D] [thread 16893] [483.0] [cxt 0] Pipeline 'egress': start
[12:57:40.344] [bmv2] [T] [thread 16893] [483.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:57:40.344] [bmv2] [T] [thread 16893] [483.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:57:40.344] [bmv2] [D] [thread 16893] [483.0] [cxt 0] Pipeline 'egress': end
[12:57:40.344] [bmv2] [D] [thread 16893] [483.0] [cxt 0] Deparser 'deparser': start
[12:57:40.344] [bmv2] [T] [thread 16893] [483.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:57:40.344] [bmv2] [D] [thread 16893] [483.0] [cxt 0] Deparsing header 'ethernet'
[12:57:40.344] [bmv2] [D] [thread 16893] [483.0] [cxt 0] Deparser 'deparser': end
[12:57:40.345] [bmv2] [D] [thread 16893] [484.0] [cxt 0] Pipeline 'egress': start
[12:57:40.345] [bmv2] [T] [thread 16893] [484.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:57:40.345] [bmv2] [T] [thread 16893] [484.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:57:40.345] [bmv2] [D] [thread 16893] [484.0] [cxt 0] Pipeline 'egress': end
[12:57:40.345] [bmv2] [D] [thread 16893] [484.0] [cxt 0] Deparser 'deparser': start
[12:57:40.345] [bmv2] [T] [thread 16893] [484.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:57:40.345] [bmv2] [D] [thread 16893] [484.0] [cxt 0] Deparsing header 'ethernet'
[12:57:40.345] [bmv2] [D] [thread 16893] [484.0] [cxt 0] Deparser 'deparser': end
[12:57:40.345] [bmv2] [D] [thread 16897] [483.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:57:40.345] [bmv2] [D] [thread 16897] [484.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:57:56.726] [bmv2] [D] [thread 16892] [485.0] [cxt 0] Processing packet received on port 18
[12:57:56.726] [bmv2] [D] [thread 16892] [485.0] [cxt 0] Parser 'parser': start
[12:57:56.726] [bmv2] [D] [thread 16892] [485.0] [cxt 0] Parser 'parser' entering state 'start'
[12:57:56.726] [bmv2] [D] [thread 16892] [485.0] [cxt 0] Extracting header 'ethernet'
[12:57:56.726] [bmv2] [D] [thread 16892] [485.0] [cxt 0] Parser state 'start': key is 86dd
[12:57:56.726] [bmv2] [T] [thread 16892] [485.0] [cxt 0] Bytes parsed: 14
[12:57:56.726] [bmv2] [D] [thread 16892] [485.0] [cxt 0] Parser 'parser': end
[12:57:56.726] [bmv2] [D] [thread 16892] [485.0] [cxt 0] Pipeline 'ingress': start
[12:57:56.726] [bmv2] [T] [thread 16892] [485.0] [cxt 0] Applying table 'tbl_resist171'
[12:57:56.726] [bmv2] [D] [thread 16892] [485.0] [cxt 0] Looking up key:

[12:57:56.726] [bmv2] [D] [thread 16892] [485.0] [cxt 0] Table 'tbl_resist171': miss
[12:57:56.726] [bmv2] [D] [thread 16892] [485.0] [cxt 0] Action entry is resist171 - 
[12:57:56.726] [bmv2] [T] [thread 16892] [485.0] [cxt 0] Action resist171
[12:57:56.726] [bmv2] [T] [thread 16892] [485.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:57:56.726] [bmv2] [T] [thread 16892] [485.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:57:56.726] [bmv2] [T] [thread 16892] [485.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:57:56.726] [bmv2] [T] [thread 16892] [485.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:57:56.726] [bmv2] [T] [thread 16892] [485.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:57:56.726] [bmv2] [T] [thread 16892] [485.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:57:56.726] [bmv2] [D] [thread 16892] [485.0] [cxt 0] Pipeline 'ingress': end
[12:57:56.726] [bmv2] [D] [thread 16892] [485.0] [cxt 0] Egress port is 0
[12:57:56.726] [bmv2] [D] [thread 16892] [486.0] [cxt 0] Processing packet received on port 43
[12:57:56.726] [bmv2] [D] [thread 16892] [486.0] [cxt 0] Parser 'parser': start
[12:57:56.726] [bmv2] [D] [thread 16892] [486.0] [cxt 0] Parser 'parser' entering state 'start'
[12:57:56.726] [bmv2] [D] [thread 16892] [486.0] [cxt 0] Extracting header 'ethernet'
[12:57:56.726] [bmv2] [D] [thread 16892] [486.0] [cxt 0] Parser state 'start': key is 86dd
[12:57:56.726] [bmv2] [T] [thread 16892] [486.0] [cxt 0] Bytes parsed: 14
[12:57:56.726] [bmv2] [D] [thread 16892] [486.0] [cxt 0] Parser 'parser': end
[12:57:56.726] [bmv2] [D] [thread 16892] [486.0] [cxt 0] Pipeline 'ingress': start
[12:57:56.726] [bmv2] [T] [thread 16892] [486.0] [cxt 0] Applying table 'tbl_resist171'
[12:57:56.726] [bmv2] [D] [thread 16892] [486.0] [cxt 0] Looking up key:

[12:57:56.726] [bmv2] [D] [thread 16892] [486.0] [cxt 0] Table 'tbl_resist171': miss
[12:57:56.727] [bmv2] [D] [thread 16892] [486.0] [cxt 0] Action entry is resist171 - 
[12:57:56.727] [bmv2] [T] [thread 16892] [486.0] [cxt 0] Action resist171
[12:57:56.727] [bmv2] [T] [thread 16892] [486.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:57:56.727] [bmv2] [T] [thread 16892] [486.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:57:56.727] [bmv2] [T] [thread 16892] [486.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:57:56.727] [bmv2] [T] [thread 16892] [486.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:57:56.727] [bmv2] [T] [thread 16892] [486.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:57:56.727] [bmv2] [T] [thread 16892] [486.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:57:56.727] [bmv2] [D] [thread 16892] [486.0] [cxt 0] Pipeline 'ingress': end
[12:57:56.727] [bmv2] [D] [thread 16892] [486.0] [cxt 0] Egress port is 0
[12:57:56.727] [bmv2] [D] [thread 16893] [485.0] [cxt 0] Pipeline 'egress': start
[12:57:56.727] [bmv2] [T] [thread 16893] [485.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:57:56.727] [bmv2] [T] [thread 16893] [485.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:57:56.727] [bmv2] [D] [thread 16893] [485.0] [cxt 0] Pipeline 'egress': end
[12:57:56.727] [bmv2] [D] [thread 16893] [485.0] [cxt 0] Deparser 'deparser': start
[12:57:56.727] [bmv2] [T] [thread 16893] [485.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:57:56.727] [bmv2] [D] [thread 16893] [485.0] [cxt 0] Deparsing header 'ethernet'
[12:57:56.727] [bmv2] [D] [thread 16893] [485.0] [cxt 0] Deparser 'deparser': end
[12:57:56.727] [bmv2] [D] [thread 16893] [486.0] [cxt 0] Pipeline 'egress': start
[12:57:56.727] [bmv2] [T] [thread 16893] [486.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:57:56.727] [bmv2] [T] [thread 16893] [486.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:57:56.727] [bmv2] [D] [thread 16893] [486.0] [cxt 0] Pipeline 'egress': end
[12:57:56.727] [bmv2] [D] [thread 16893] [486.0] [cxt 0] Deparser 'deparser': start
[12:57:56.727] [bmv2] [T] [thread 16893] [486.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:57:56.727] [bmv2] [D] [thread 16893] [486.0] [cxt 0] Deparsing header 'ethernet'
[12:57:56.727] [bmv2] [D] [thread 16893] [486.0] [cxt 0] Deparser 'deparser': end
[12:57:56.727] [bmv2] [D] [thread 16897] [485.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:57:56.727] [bmv2] [D] [thread 16897] [486.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:58:13.110] [bmv2] [D] [thread 16892] [487.0] [cxt 0] Processing packet received on port 39
[12:58:13.110] [bmv2] [D] [thread 16892] [487.0] [cxt 0] Parser 'parser': start
[12:58:13.110] [bmv2] [D] [thread 16892] [487.0] [cxt 0] Parser 'parser' entering state 'start'
[12:58:13.110] [bmv2] [D] [thread 16892] [487.0] [cxt 0] Extracting header 'ethernet'
[12:58:13.110] [bmv2] [D] [thread 16892] [487.0] [cxt 0] Parser state 'start': key is 86dd
[12:58:13.110] [bmv2] [T] [thread 16892] [487.0] [cxt 0] Bytes parsed: 14
[12:58:13.110] [bmv2] [D] [thread 16892] [487.0] [cxt 0] Parser 'parser': end
[12:58:13.110] [bmv2] [D] [thread 16892] [487.0] [cxt 0] Pipeline 'ingress': start
[12:58:13.110] [bmv2] [T] [thread 16892] [487.0] [cxt 0] Applying table 'tbl_resist171'
[12:58:13.110] [bmv2] [D] [thread 16892] [487.0] [cxt 0] Looking up key:

[12:58:13.110] [bmv2] [D] [thread 16892] [487.0] [cxt 0] Table 'tbl_resist171': miss
[12:58:13.110] [bmv2] [D] [thread 16892] [487.0] [cxt 0] Action entry is resist171 - 
[12:58:13.110] [bmv2] [T] [thread 16892] [487.0] [cxt 0] Action resist171
[12:58:13.110] [bmv2] [T] [thread 16892] [487.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:58:13.110] [bmv2] [T] [thread 16892] [487.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:58:13.110] [bmv2] [T] [thread 16892] [487.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:58:13.110] [bmv2] [T] [thread 16892] [487.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:58:13.110] [bmv2] [T] [thread 16892] [487.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:58:13.110] [bmv2] [T] [thread 16892] [487.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:58:13.110] [bmv2] [D] [thread 16892] [487.0] [cxt 0] Pipeline 'ingress': end
[12:58:13.110] [bmv2] [D] [thread 16892] [487.0] [cxt 0] Egress port is 0
[12:58:13.110] [bmv2] [D] [thread 16892] [488.0] [cxt 0] Processing packet received on port 48
[12:58:13.110] [bmv2] [D] [thread 16892] [488.0] [cxt 0] Parser 'parser': start
[12:58:13.110] [bmv2] [D] [thread 16892] [488.0] [cxt 0] Parser 'parser' entering state 'start'
[12:58:13.110] [bmv2] [D] [thread 16892] [488.0] [cxt 0] Extracting header 'ethernet'
[12:58:13.110] [bmv2] [D] [thread 16892] [488.0] [cxt 0] Parser state 'start': key is 86dd
[12:58:13.110] [bmv2] [T] [thread 16892] [488.0] [cxt 0] Bytes parsed: 14
[12:58:13.110] [bmv2] [D] [thread 16892] [488.0] [cxt 0] Parser 'parser': end
[12:58:13.110] [bmv2] [D] [thread 16892] [488.0] [cxt 0] Pipeline 'ingress': start
[12:58:13.110] [bmv2] [T] [thread 16892] [488.0] [cxt 0] Applying table 'tbl_resist171'
[12:58:13.110] [bmv2] [D] [thread 16892] [488.0] [cxt 0] Looking up key:

[12:58:13.110] [bmv2] [D] [thread 16892] [488.0] [cxt 0] Table 'tbl_resist171': miss
[12:58:13.110] [bmv2] [D] [thread 16892] [488.0] [cxt 0] Action entry is resist171 - 
[12:58:13.110] [bmv2] [T] [thread 16892] [488.0] [cxt 0] Action resist171
[12:58:13.110] [bmv2] [T] [thread 16892] [488.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:58:13.110] [bmv2] [T] [thread 16892] [488.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:58:13.110] [bmv2] [T] [thread 16892] [488.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:58:13.110] [bmv2] [T] [thread 16892] [488.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:58:13.110] [bmv2] [T] [thread 16892] [488.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:58:13.110] [bmv2] [T] [thread 16892] [488.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:58:13.110] [bmv2] [D] [thread 16892] [488.0] [cxt 0] Pipeline 'ingress': end
[12:58:13.110] [bmv2] [D] [thread 16892] [488.0] [cxt 0] Egress port is 0
[12:58:13.110] [bmv2] [D] [thread 16893] [487.0] [cxt 0] Pipeline 'egress': start
[12:58:13.110] [bmv2] [T] [thread 16893] [487.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:58:13.110] [bmv2] [T] [thread 16893] [487.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:58:13.110] [bmv2] [D] [thread 16893] [487.0] [cxt 0] Pipeline 'egress': end
[12:58:13.110] [bmv2] [D] [thread 16893] [487.0] [cxt 0] Deparser 'deparser': start
[12:58:13.110] [bmv2] [T] [thread 16893] [487.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:58:13.110] [bmv2] [D] [thread 16893] [487.0] [cxt 0] Deparsing header 'ethernet'
[12:58:13.110] [bmv2] [D] [thread 16893] [487.0] [cxt 0] Deparser 'deparser': end
[12:58:13.110] [bmv2] [D] [thread 16893] [488.0] [cxt 0] Pipeline 'egress': start
[12:58:13.110] [bmv2] [T] [thread 16893] [488.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:58:13.110] [bmv2] [T] [thread 16893] [488.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:58:13.110] [bmv2] [D] [thread 16893] [488.0] [cxt 0] Pipeline 'egress': end
[12:58:13.110] [bmv2] [D] [thread 16893] [488.0] [cxt 0] Deparser 'deparser': start
[12:58:13.110] [bmv2] [T] [thread 16893] [488.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:58:13.110] [bmv2] [D] [thread 16893] [488.0] [cxt 0] Deparsing header 'ethernet'
[12:58:13.110] [bmv2] [D] [thread 16893] [488.0] [cxt 0] Deparser 'deparser': end
[12:58:13.111] [bmv2] [D] [thread 16897] [487.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:58:13.111] [bmv2] [D] [thread 16897] [488.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:58:13.114] [bmv2] [D] [thread 16892] [489.0] [cxt 0] Processing packet received on port 1
[12:58:13.114] [bmv2] [D] [thread 16892] [489.0] [cxt 0] Parser 'parser': start
[12:58:13.114] [bmv2] [D] [thread 16892] [489.0] [cxt 0] Parser 'parser' entering state 'start'
[12:58:13.114] [bmv2] [D] [thread 16892] [489.0] [cxt 0] Extracting header 'ethernet'
[12:58:13.114] [bmv2] [D] [thread 16892] [489.0] [cxt 0] Parser state 'start': key is 86dd
[12:58:13.114] [bmv2] [T] [thread 16892] [489.0] [cxt 0] Bytes parsed: 14
[12:58:13.114] [bmv2] [D] [thread 16892] [489.0] [cxt 0] Parser 'parser': end
[12:58:13.114] [bmv2] [D] [thread 16892] [489.0] [cxt 0] Pipeline 'ingress': start
[12:58:13.114] [bmv2] [T] [thread 16892] [489.0] [cxt 0] Applying table 'tbl_resist171'
[12:58:13.114] [bmv2] [D] [thread 16892] [489.0] [cxt 0] Looking up key:

[12:58:13.114] [bmv2] [D] [thread 16892] [489.0] [cxt 0] Table 'tbl_resist171': miss
[12:58:13.114] [bmv2] [D] [thread 16892] [489.0] [cxt 0] Action entry is resist171 - 
[12:58:13.114] [bmv2] [T] [thread 16892] [489.0] [cxt 0] Action resist171
[12:58:13.114] [bmv2] [T] [thread 16892] [489.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:58:13.114] [bmv2] [T] [thread 16892] [489.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:58:13.114] [bmv2] [T] [thread 16892] [489.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:58:13.114] [bmv2] [T] [thread 16892] [489.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:58:13.114] [bmv2] [T] [thread 16892] [489.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:58:13.115] [bmv2] [T] [thread 16892] [489.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:58:13.115] [bmv2] [D] [thread 16892] [489.0] [cxt 0] Pipeline 'ingress': end
[12:58:13.115] [bmv2] [D] [thread 16892] [489.0] [cxt 0] Egress port is 0
[12:58:13.115] [bmv2] [D] [thread 16892] [490.0] [cxt 0] Processing packet received on port 9
[12:58:13.115] [bmv2] [D] [thread 16892] [490.0] [cxt 0] Parser 'parser': start
[12:58:13.115] [bmv2] [D] [thread 16892] [490.0] [cxt 0] Parser 'parser' entering state 'start'
[12:58:13.115] [bmv2] [D] [thread 16892] [490.0] [cxt 0] Extracting header 'ethernet'
[12:58:13.115] [bmv2] [D] [thread 16892] [490.0] [cxt 0] Parser state 'start': key is 86dd
[12:58:13.115] [bmv2] [T] [thread 16892] [490.0] [cxt 0] Bytes parsed: 14
[12:58:13.115] [bmv2] [D] [thread 16892] [490.0] [cxt 0] Parser 'parser': end
[12:58:13.115] [bmv2] [D] [thread 16892] [490.0] [cxt 0] Pipeline 'ingress': start
[12:58:13.115] [bmv2] [T] [thread 16892] [490.0] [cxt 0] Applying table 'tbl_resist171'
[12:58:13.115] [bmv2] [D] [thread 16892] [490.0] [cxt 0] Looking up key:

[12:58:13.115] [bmv2] [D] [thread 16892] [490.0] [cxt 0] Table 'tbl_resist171': miss
[12:58:13.115] [bmv2] [D] [thread 16892] [490.0] [cxt 0] Action entry is resist171 - 
[12:58:13.115] [bmv2] [T] [thread 16892] [490.0] [cxt 0] Action resist171
[12:58:13.115] [bmv2] [T] [thread 16892] [490.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:58:13.115] [bmv2] [T] [thread 16892] [490.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:58:13.115] [bmv2] [T] [thread 16892] [490.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:58:13.115] [bmv2] [T] [thread 16892] [490.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:58:13.115] [bmv2] [T] [thread 16892] [490.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:58:13.115] [bmv2] [T] [thread 16892] [490.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:58:13.115] [bmv2] [D] [thread 16892] [490.0] [cxt 0] Pipeline 'ingress': end
[12:58:13.115] [bmv2] [D] [thread 16892] [490.0] [cxt 0] Egress port is 0
[12:58:13.115] [bmv2] [D] [thread 16893] [489.0] [cxt 0] Pipeline 'egress': start
[12:58:13.115] [bmv2] [T] [thread 16893] [489.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:58:13.115] [bmv2] [T] [thread 16893] [489.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:58:13.115] [bmv2] [D] [thread 16893] [489.0] [cxt 0] Pipeline 'egress': end
[12:58:13.115] [bmv2] [D] [thread 16893] [489.0] [cxt 0] Deparser 'deparser': start
[12:58:13.115] [bmv2] [T] [thread 16893] [489.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:58:13.115] [bmv2] [D] [thread 16893] [489.0] [cxt 0] Deparsing header 'ethernet'
[12:58:13.115] [bmv2] [D] [thread 16893] [489.0] [cxt 0] Deparser 'deparser': end
[12:58:13.115] [bmv2] [D] [thread 16893] [490.0] [cxt 0] Pipeline 'egress': start
[12:58:13.115] [bmv2] [T] [thread 16893] [490.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:58:13.115] [bmv2] [T] [thread 16893] [490.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:58:13.115] [bmv2] [D] [thread 16893] [490.0] [cxt 0] Pipeline 'egress': end
[12:58:13.115] [bmv2] [D] [thread 16893] [490.0] [cxt 0] Deparser 'deparser': start
[12:58:13.115] [bmv2] [T] [thread 16893] [490.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:58:13.115] [bmv2] [D] [thread 16893] [490.0] [cxt 0] Deparsing header 'ethernet'
[12:58:13.115] [bmv2] [D] [thread 16893] [490.0] [cxt 0] Deparser 'deparser': end
[12:58:13.115] [bmv2] [D] [thread 16897] [489.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:58:13.115] [bmv2] [D] [thread 16897] [490.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:58:45.879] [bmv2] [D] [thread 16892] [491.0] [cxt 0] Processing packet received on port 13
[12:58:45.879] [bmv2] [D] [thread 16892] [491.0] [cxt 0] Parser 'parser': start
[12:58:45.879] [bmv2] [D] [thread 16892] [491.0] [cxt 0] Parser 'parser' entering state 'start'
[12:58:45.879] [bmv2] [D] [thread 16892] [491.0] [cxt 0] Extracting header 'ethernet'
[12:58:45.879] [bmv2] [D] [thread 16892] [491.0] [cxt 0] Parser state 'start': key is 86dd
[12:58:45.879] [bmv2] [T] [thread 16892] [491.0] [cxt 0] Bytes parsed: 14
[12:58:45.879] [bmv2] [D] [thread 16892] [491.0] [cxt 0] Parser 'parser': end
[12:58:45.879] [bmv2] [D] [thread 16892] [491.0] [cxt 0] Pipeline 'ingress': start
[12:58:45.879] [bmv2] [T] [thread 16892] [491.0] [cxt 0] Applying table 'tbl_resist171'
[12:58:45.879] [bmv2] [D] [thread 16892] [491.0] [cxt 0] Looking up key:

[12:58:45.879] [bmv2] [D] [thread 16892] [491.0] [cxt 0] Table 'tbl_resist171': miss
[12:58:45.879] [bmv2] [D] [thread 16892] [491.0] [cxt 0] Action entry is resist171 - 
[12:58:45.879] [bmv2] [T] [thread 16892] [491.0] [cxt 0] Action resist171
[12:58:45.879] [bmv2] [T] [thread 16892] [491.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:58:45.879] [bmv2] [T] [thread 16892] [491.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:58:45.879] [bmv2] [T] [thread 16892] [491.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:58:45.879] [bmv2] [T] [thread 16892] [491.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:58:45.879] [bmv2] [T] [thread 16892] [491.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:58:45.879] [bmv2] [T] [thread 16892] [491.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:58:45.879] [bmv2] [D] [thread 16892] [491.0] [cxt 0] Pipeline 'ingress': end
[12:58:45.879] [bmv2] [D] [thread 16892] [491.0] [cxt 0] Egress port is 0
[12:58:45.879] [bmv2] [D] [thread 16893] [491.0] [cxt 0] Pipeline 'egress': start
[12:58:45.879] [bmv2] [T] [thread 16893] [491.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:58:45.879] [bmv2] [T] [thread 16893] [491.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:58:45.879] [bmv2] [D] [thread 16893] [491.0] [cxt 0] Pipeline 'egress': end
[12:58:45.879] [bmv2] [D] [thread 16893] [491.0] [cxt 0] Deparser 'deparser': start
[12:58:45.879] [bmv2] [T] [thread 16893] [491.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:58:45.879] [bmv2] [D] [thread 16893] [491.0] [cxt 0] Deparsing header 'ethernet'
[12:58:45.879] [bmv2] [D] [thread 16893] [491.0] [cxt 0] Deparser 'deparser': end
[12:58:45.879] [bmv2] [D] [thread 16897] [491.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:58:45.879] [bmv2] [D] [thread 16892] [492.0] [cxt 0] Processing packet received on port 6
[12:58:45.879] [bmv2] [D] [thread 16892] [492.0] [cxt 0] Parser 'parser': start
[12:58:45.879] [bmv2] [D] [thread 16892] [492.0] [cxt 0] Parser 'parser' entering state 'start'
[12:58:45.879] [bmv2] [D] [thread 16892] [492.0] [cxt 0] Extracting header 'ethernet'
[12:58:45.879] [bmv2] [D] [thread 16892] [492.0] [cxt 0] Parser state 'start': key is 86dd
[12:58:45.880] [bmv2] [T] [thread 16892] [492.0] [cxt 0] Bytes parsed: 14
[12:58:45.880] [bmv2] [D] [thread 16892] [492.0] [cxt 0] Parser 'parser': end
[12:58:45.880] [bmv2] [D] [thread 16892] [492.0] [cxt 0] Pipeline 'ingress': start
[12:58:45.880] [bmv2] [T] [thread 16892] [492.0] [cxt 0] Applying table 'tbl_resist171'
[12:58:45.880] [bmv2] [D] [thread 16892] [492.0] [cxt 0] Looking up key:

[12:58:45.880] [bmv2] [D] [thread 16892] [492.0] [cxt 0] Table 'tbl_resist171': miss
[12:58:45.880] [bmv2] [D] [thread 16892] [492.0] [cxt 0] Action entry is resist171 - 
[12:58:45.880] [bmv2] [T] [thread 16892] [492.0] [cxt 0] Action resist171
[12:58:45.880] [bmv2] [T] [thread 16892] [492.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:58:45.880] [bmv2] [T] [thread 16892] [492.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:58:45.880] [bmv2] [T] [thread 16892] [492.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:58:45.880] [bmv2] [T] [thread 16892] [492.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:58:45.880] [bmv2] [T] [thread 16892] [492.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:58:45.880] [bmv2] [T] [thread 16892] [492.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:58:45.880] [bmv2] [D] [thread 16892] [492.0] [cxt 0] Pipeline 'ingress': end
[12:58:45.880] [bmv2] [D] [thread 16892] [492.0] [cxt 0] Egress port is 0
[12:58:45.880] [bmv2] [D] [thread 16892] [493.0] [cxt 0] Processing packet received on port 15
[12:58:45.880] [bmv2] [D] [thread 16892] [493.0] [cxt 0] Parser 'parser': start
[12:58:45.880] [bmv2] [D] [thread 16892] [493.0] [cxt 0] Parser 'parser' entering state 'start'
[12:58:45.880] [bmv2] [D] [thread 16892] [493.0] [cxt 0] Extracting header 'ethernet'
[12:58:45.880] [bmv2] [D] [thread 16892] [493.0] [cxt 0] Parser state 'start': key is 86dd
[12:58:45.880] [bmv2] [T] [thread 16892] [493.0] [cxt 0] Bytes parsed: 14
[12:58:45.880] [bmv2] [D] [thread 16892] [493.0] [cxt 0] Parser 'parser': end
[12:58:45.880] [bmv2] [D] [thread 16892] [493.0] [cxt 0] Pipeline 'ingress': start
[12:58:45.880] [bmv2] [T] [thread 16892] [493.0] [cxt 0] Applying table 'tbl_resist171'
[12:58:45.880] [bmv2] [D] [thread 16892] [493.0] [cxt 0] Looking up key:

[12:58:45.880] [bmv2] [D] [thread 16892] [493.0] [cxt 0] Table 'tbl_resist171': miss
[12:58:45.880] [bmv2] [D] [thread 16892] [493.0] [cxt 0] Action entry is resist171 - 
[12:58:45.880] [bmv2] [T] [thread 16892] [493.0] [cxt 0] Action resist171
[12:58:45.880] [bmv2] [T] [thread 16892] [493.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:58:45.880] [bmv2] [T] [thread 16892] [493.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:58:45.880] [bmv2] [T] [thread 16892] [493.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:58:45.880] [bmv2] [T] [thread 16892] [493.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:58:45.880] [bmv2] [T] [thread 16892] [493.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:58:45.880] [bmv2] [T] [thread 16892] [493.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:58:45.880] [bmv2] [D] [thread 16892] [493.0] [cxt 0] Pipeline 'ingress': end
[12:58:45.880] [bmv2] [D] [thread 16892] [493.0] [cxt 0] Egress port is 0
[12:58:45.880] [bmv2] [D] [thread 16893] [492.0] [cxt 0] Pipeline 'egress': start
[12:58:45.880] [bmv2] [T] [thread 16893] [492.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:58:45.880] [bmv2] [T] [thread 16893] [492.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:58:45.880] [bmv2] [D] [thread 16893] [492.0] [cxt 0] Pipeline 'egress': end
[12:58:45.880] [bmv2] [D] [thread 16893] [492.0] [cxt 0] Deparser 'deparser': start
[12:58:45.880] [bmv2] [T] [thread 16893] [492.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:58:45.880] [bmv2] [D] [thread 16893] [492.0] [cxt 0] Deparsing header 'ethernet'
[12:58:45.880] [bmv2] [D] [thread 16893] [492.0] [cxt 0] Deparser 'deparser': end
[12:58:45.880] [bmv2] [D] [thread 16893] [493.0] [cxt 0] Pipeline 'egress': start
[12:58:45.880] [bmv2] [T] [thread 16893] [493.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:58:45.880] [bmv2] [T] [thread 16893] [493.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:58:45.880] [bmv2] [D] [thread 16893] [493.0] [cxt 0] Pipeline 'egress': end
[12:58:45.880] [bmv2] [D] [thread 16893] [493.0] [cxt 0] Deparser 'deparser': start
[12:58:45.880] [bmv2] [T] [thread 16893] [493.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:58:45.880] [bmv2] [D] [thread 16893] [493.0] [cxt 0] Deparsing header 'ethernet'
[12:58:45.880] [bmv2] [D] [thread 16893] [493.0] [cxt 0] Deparser 'deparser': end
[12:58:45.880] [bmv2] [D] [thread 16897] [492.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:58:45.880] [bmv2] [D] [thread 16897] [493.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:58:45.883] [bmv2] [D] [thread 16892] [494.0] [cxt 0] Processing packet received on port 8
[12:58:45.883] [bmv2] [D] [thread 16892] [494.0] [cxt 0] Parser 'parser': start
[12:58:45.883] [bmv2] [D] [thread 16892] [494.0] [cxt 0] Parser 'parser' entering state 'start'
[12:58:45.883] [bmv2] [D] [thread 16892] [494.0] [cxt 0] Extracting header 'ethernet'
[12:58:45.883] [bmv2] [D] [thread 16892] [494.0] [cxt 0] Parser state 'start': key is 86dd
[12:58:45.883] [bmv2] [T] [thread 16892] [494.0] [cxt 0] Bytes parsed: 14
[12:58:45.883] [bmv2] [D] [thread 16892] [494.0] [cxt 0] Parser 'parser': end
[12:58:45.883] [bmv2] [D] [thread 16892] [494.0] [cxt 0] Pipeline 'ingress': start
[12:58:45.883] [bmv2] [T] [thread 16892] [494.0] [cxt 0] Applying table 'tbl_resist171'
[12:58:45.883] [bmv2] [D] [thread 16892] [494.0] [cxt 0] Looking up key:

[12:58:45.883] [bmv2] [D] [thread 16892] [494.0] [cxt 0] Table 'tbl_resist171': miss
[12:58:45.883] [bmv2] [D] [thread 16892] [494.0] [cxt 0] Action entry is resist171 - 
[12:58:45.883] [bmv2] [T] [thread 16892] [494.0] [cxt 0] Action resist171
[12:58:45.883] [bmv2] [T] [thread 16892] [494.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:58:45.883] [bmv2] [T] [thread 16892] [494.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:58:45.883] [bmv2] [T] [thread 16892] [494.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:58:45.883] [bmv2] [T] [thread 16892] [494.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:58:45.883] [bmv2] [T] [thread 16892] [494.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:58:45.883] [bmv2] [T] [thread 16892] [494.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:58:45.883] [bmv2] [D] [thread 16892] [494.0] [cxt 0] Pipeline 'ingress': end
[12:58:45.883] [bmv2] [D] [thread 16892] [494.0] [cxt 0] Egress port is 0
[12:58:45.883] [bmv2] [D] [thread 16892] [495.0] [cxt 0] Processing packet received on port 23
[12:58:45.883] [bmv2] [D] [thread 16892] [495.0] [cxt 0] Parser 'parser': start
[12:58:45.883] [bmv2] [D] [thread 16892] [495.0] [cxt 0] Parser 'parser' entering state 'start'
[12:58:45.883] [bmv2] [D] [thread 16892] [495.0] [cxt 0] Extracting header 'ethernet'
[12:58:45.883] [bmv2] [D] [thread 16892] [495.0] [cxt 0] Parser state 'start': key is 86dd
[12:58:45.883] [bmv2] [T] [thread 16892] [495.0] [cxt 0] Bytes parsed: 14
[12:58:45.883] [bmv2] [D] [thread 16892] [495.0] [cxt 0] Parser 'parser': end
[12:58:45.883] [bmv2] [D] [thread 16892] [495.0] [cxt 0] Pipeline 'ingress': start
[12:58:45.883] [bmv2] [T] [thread 16892] [495.0] [cxt 0] Applying table 'tbl_resist171'
[12:58:45.883] [bmv2] [D] [thread 16892] [495.0] [cxt 0] Looking up key:

[12:58:45.883] [bmv2] [D] [thread 16892] [495.0] [cxt 0] Table 'tbl_resist171': miss
[12:58:45.883] [bmv2] [D] [thread 16892] [495.0] [cxt 0] Action entry is resist171 - 
[12:58:45.883] [bmv2] [T] [thread 16892] [495.0] [cxt 0] Action resist171
[12:58:45.883] [bmv2] [T] [thread 16892] [495.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:58:45.883] [bmv2] [T] [thread 16892] [495.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:58:45.883] [bmv2] [T] [thread 16892] [495.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:58:45.883] [bmv2] [T] [thread 16892] [495.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:58:45.883] [bmv2] [T] [thread 16892] [495.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:58:45.883] [bmv2] [T] [thread 16892] [495.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:58:45.883] [bmv2] [D] [thread 16892] [495.0] [cxt 0] Pipeline 'ingress': end
[12:58:45.883] [bmv2] [D] [thread 16892] [495.0] [cxt 0] Egress port is 0
[12:58:45.883] [bmv2] [D] [thread 16892] [496.0] [cxt 0] Processing packet received on port 42
[12:58:45.883] [bmv2] [D] [thread 16892] [496.0] [cxt 0] Parser 'parser': start
[12:58:45.883] [bmv2] [D] [thread 16892] [496.0] [cxt 0] Parser 'parser' entering state 'start'
[12:58:45.883] [bmv2] [D] [thread 16892] [496.0] [cxt 0] Extracting header 'ethernet'
[12:58:45.883] [bmv2] [D] [thread 16892] [496.0] [cxt 0] Parser state 'start': key is 86dd
[12:58:45.883] [bmv2] [T] [thread 16892] [496.0] [cxt 0] Bytes parsed: 14
[12:58:45.883] [bmv2] [D] [thread 16892] [496.0] [cxt 0] Parser 'parser': end
[12:58:45.883] [bmv2] [D] [thread 16892] [496.0] [cxt 0] Pipeline 'ingress': start
[12:58:45.883] [bmv2] [T] [thread 16892] [496.0] [cxt 0] Applying table 'tbl_resist171'
[12:58:45.883] [bmv2] [D] [thread 16892] [496.0] [cxt 0] Looking up key:

[12:58:45.883] [bmv2] [D] [thread 16892] [496.0] [cxt 0] Table 'tbl_resist171': miss
[12:58:45.883] [bmv2] [D] [thread 16892] [496.0] [cxt 0] Action entry is resist171 - 
[12:58:45.883] [bmv2] [T] [thread 16892] [496.0] [cxt 0] Action resist171
[12:58:45.883] [bmv2] [T] [thread 16892] [496.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[12:58:45.883] [bmv2] [T] [thread 16892] [496.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[12:58:45.883] [bmv2] [T] [thread 16892] [496.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[12:58:45.883] [bmv2] [T] [thread 16892] [496.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[12:58:45.883] [bmv2] [T] [thread 16892] [496.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[12:58:45.883] [bmv2] [T] [thread 16892] [496.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[12:58:45.883] [bmv2] [D] [thread 16892] [496.0] [cxt 0] Pipeline 'ingress': end
[12:58:45.883] [bmv2] [D] [thread 16892] [496.0] [cxt 0] Egress port is 0
[12:58:45.883] [bmv2] [D] [thread 16893] [494.0] [cxt 0] Pipeline 'egress': start
[12:58:45.883] [bmv2] [T] [thread 16893] [494.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:58:45.883] [bmv2] [T] [thread 16893] [494.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:58:45.883] [bmv2] [D] [thread 16893] [494.0] [cxt 0] Pipeline 'egress': end
[12:58:45.883] [bmv2] [D] [thread 16893] [494.0] [cxt 0] Deparser 'deparser': start
[12:58:45.883] [bmv2] [T] [thread 16893] [494.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:58:45.883] [bmv2] [D] [thread 16893] [494.0] [cxt 0] Deparsing header 'ethernet'
[12:58:45.883] [bmv2] [D] [thread 16893] [494.0] [cxt 0] Deparser 'deparser': end
[12:58:45.883] [bmv2] [D] [thread 16893] [495.0] [cxt 0] Pipeline 'egress': start
[12:58:45.883] [bmv2] [T] [thread 16893] [495.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:58:45.883] [bmv2] [T] [thread 16893] [495.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:58:45.883] [bmv2] [D] [thread 16893] [495.0] [cxt 0] Pipeline 'egress': end
[12:58:45.883] [bmv2] [D] [thread 16893] [495.0] [cxt 0] Deparser 'deparser': start
[12:58:45.883] [bmv2] [T] [thread 16893] [495.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:58:45.883] [bmv2] [D] [thread 16893] [495.0] [cxt 0] Deparsing header 'ethernet'
[12:58:45.883] [bmv2] [D] [thread 16893] [495.0] [cxt 0] Deparser 'deparser': end
[12:58:45.883] [bmv2] [D] [thread 16893] [496.0] [cxt 0] Pipeline 'egress': start
[12:58:45.883] [bmv2] [T] [thread 16893] [496.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[12:58:45.883] [bmv2] [T] [thread 16893] [496.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[12:58:45.883] [bmv2] [D] [thread 16893] [496.0] [cxt 0] Pipeline 'egress': end
[12:58:45.883] [bmv2] [D] [thread 16893] [496.0] [cxt 0] Deparser 'deparser': start
[12:58:45.883] [bmv2] [T] [thread 16893] [496.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[12:58:45.883] [bmv2] [D] [thread 16893] [496.0] [cxt 0] Deparsing header 'ethernet'
[12:58:45.883] [bmv2] [D] [thread 16893] [496.0] [cxt 0] Deparser 'deparser': end
[12:58:45.883] [bmv2] [D] [thread 16897] [494.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:58:45.883] [bmv2] [D] [thread 16897] [495.0] [cxt 0] Transmitting packet of size 70 out of port 0
[12:58:45.883] [bmv2] [D] [thread 16897] [496.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:00:56.951] [bmv2] [D] [thread 16892] [497.0] [cxt 0] Processing packet received on port 17
[13:00:56.954] [bmv2] [D] [thread 16892] [497.0] [cxt 0] Parser 'parser': start
[13:00:56.954] [bmv2] [D] [thread 16892] [497.0] [cxt 0] Parser 'parser' entering state 'start'
[13:00:56.954] [bmv2] [D] [thread 16892] [497.0] [cxt 0] Extracting header 'ethernet'
[13:00:56.954] [bmv2] [D] [thread 16892] [497.0] [cxt 0] Parser state 'start': key is 86dd
[13:00:56.954] [bmv2] [T] [thread 16892] [497.0] [cxt 0] Bytes parsed: 14
[13:00:56.954] [bmv2] [D] [thread 16892] [497.0] [cxt 0] Parser 'parser': end
[13:00:56.954] [bmv2] [D] [thread 16892] [497.0] [cxt 0] Pipeline 'ingress': start
[13:00:56.954] [bmv2] [T] [thread 16892] [497.0] [cxt 0] Applying table 'tbl_resist171'
[13:00:56.954] [bmv2] [D] [thread 16892] [497.0] [cxt 0] Looking up key:

[13:00:56.954] [bmv2] [D] [thread 16892] [497.0] [cxt 0] Table 'tbl_resist171': miss
[13:00:56.954] [bmv2] [D] [thread 16892] [497.0] [cxt 0] Action entry is resist171 - 
[13:00:56.954] [bmv2] [T] [thread 16892] [497.0] [cxt 0] Action resist171
[13:00:56.954] [bmv2] [T] [thread 16892] [497.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:00:56.954] [bmv2] [T] [thread 16892] [497.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:00:56.954] [bmv2] [T] [thread 16892] [497.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:00:56.954] [bmv2] [T] [thread 16892] [497.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:00:56.954] [bmv2] [T] [thread 16892] [497.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:00:56.954] [bmv2] [T] [thread 16892] [497.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:00:56.954] [bmv2] [D] [thread 16892] [497.0] [cxt 0] Pipeline 'ingress': end
[13:00:56.954] [bmv2] [D] [thread 16892] [497.0] [cxt 0] Egress port is 0
[13:00:56.954] [bmv2] [D] [thread 16893] [497.0] [cxt 0] Pipeline 'egress': start
[13:00:56.954] [bmv2] [T] [thread 16893] [497.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:00:56.954] [bmv2] [T] [thread 16893] [497.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:00:56.954] [bmv2] [D] [thread 16893] [497.0] [cxt 0] Pipeline 'egress': end
[13:00:56.954] [bmv2] [D] [thread 16893] [497.0] [cxt 0] Deparser 'deparser': start
[13:00:56.954] [bmv2] [T] [thread 16893] [497.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:00:56.954] [bmv2] [D] [thread 16893] [497.0] [cxt 0] Deparsing header 'ethernet'
[13:00:56.954] [bmv2] [D] [thread 16893] [497.0] [cxt 0] Deparser 'deparser': end
[13:00:56.954] [bmv2] [D] [thread 16897] [497.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:00:56.954] [bmv2] [D] [thread 16892] [498.0] [cxt 0] Processing packet received on port 38
[13:00:56.954] [bmv2] [D] [thread 16892] [498.0] [cxt 0] Parser 'parser': start
[13:00:56.954] [bmv2] [D] [thread 16892] [498.0] [cxt 0] Parser 'parser' entering state 'start'
[13:00:56.954] [bmv2] [D] [thread 16892] [498.0] [cxt 0] Extracting header 'ethernet'
[13:00:56.954] [bmv2] [D] [thread 16892] [498.0] [cxt 0] Parser state 'start': key is 86dd
[13:00:56.954] [bmv2] [T] [thread 16892] [498.0] [cxt 0] Bytes parsed: 14
[13:00:56.954] [bmv2] [D] [thread 16892] [498.0] [cxt 0] Parser 'parser': end
[13:00:56.954] [bmv2] [D] [thread 16892] [498.0] [cxt 0] Pipeline 'ingress': start
[13:00:56.954] [bmv2] [T] [thread 16892] [498.0] [cxt 0] Applying table 'tbl_resist171'
[13:00:56.954] [bmv2] [D] [thread 16892] [498.0] [cxt 0] Looking up key:

[13:00:56.954] [bmv2] [D] [thread 16892] [498.0] [cxt 0] Table 'tbl_resist171': miss
[13:00:56.954] [bmv2] [D] [thread 16892] [498.0] [cxt 0] Action entry is resist171 - 
[13:00:56.954] [bmv2] [T] [thread 16892] [498.0] [cxt 0] Action resist171
[13:00:56.954] [bmv2] [T] [thread 16892] [498.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:00:56.954] [bmv2] [T] [thread 16892] [498.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:00:56.954] [bmv2] [T] [thread 16892] [498.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:00:56.954] [bmv2] [T] [thread 16892] [498.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:00:56.954] [bmv2] [T] [thread 16892] [498.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:00:56.954] [bmv2] [T] [thread 16892] [498.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:00:56.954] [bmv2] [D] [thread 16892] [498.0] [cxt 0] Pipeline 'ingress': end
[13:00:56.954] [bmv2] [D] [thread 16892] [498.0] [cxt 0] Egress port is 0
[13:00:56.955] [bmv2] [D] [thread 16893] [498.0] [cxt 0] Pipeline 'egress': start
[13:00:56.955] [bmv2] [T] [thread 16893] [498.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:00:56.955] [bmv2] [T] [thread 16893] [498.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:00:56.955] [bmv2] [D] [thread 16893] [498.0] [cxt 0] Pipeline 'egress': end
[13:00:56.955] [bmv2] [D] [thread 16893] [498.0] [cxt 0] Deparser 'deparser': start
[13:00:56.955] [bmv2] [T] [thread 16893] [498.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:00:56.955] [bmv2] [D] [thread 16893] [498.0] [cxt 0] Deparsing header 'ethernet'
[13:00:56.955] [bmv2] [D] [thread 16893] [498.0] [cxt 0] Deparser 'deparser': end
[13:00:56.955] [bmv2] [D] [thread 16897] [498.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:00:56.955] [bmv2] [D] [thread 16892] [499.0] [cxt 0] Processing packet received on port 7
[13:00:56.955] [bmv2] [D] [thread 16892] [499.0] [cxt 0] Parser 'parser': start
[13:00:56.955] [bmv2] [D] [thread 16892] [499.0] [cxt 0] Parser 'parser' entering state 'start'
[13:00:56.955] [bmv2] [D] [thread 16892] [499.0] [cxt 0] Extracting header 'ethernet'
[13:00:56.955] [bmv2] [D] [thread 16892] [499.0] [cxt 0] Parser state 'start': key is 86dd
[13:00:56.955] [bmv2] [T] [thread 16892] [499.0] [cxt 0] Bytes parsed: 14
[13:00:56.955] [bmv2] [D] [thread 16892] [499.0] [cxt 0] Parser 'parser': end
[13:00:56.955] [bmv2] [D] [thread 16892] [499.0] [cxt 0] Pipeline 'ingress': start
[13:00:56.955] [bmv2] [T] [thread 16892] [499.0] [cxt 0] Applying table 'tbl_resist171'
[13:00:56.955] [bmv2] [D] [thread 16892] [499.0] [cxt 0] Looking up key:

[13:00:56.955] [bmv2] [D] [thread 16892] [499.0] [cxt 0] Table 'tbl_resist171': miss
[13:00:56.955] [bmv2] [D] [thread 16892] [499.0] [cxt 0] Action entry is resist171 - 
[13:00:56.955] [bmv2] [T] [thread 16892] [499.0] [cxt 0] Action resist171
[13:00:56.955] [bmv2] [T] [thread 16892] [499.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:00:56.955] [bmv2] [T] [thread 16892] [499.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:00:56.955] [bmv2] [T] [thread 16892] [499.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:00:56.955] [bmv2] [T] [thread 16892] [499.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:00:56.955] [bmv2] [T] [thread 16892] [499.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:00:56.955] [bmv2] [T] [thread 16892] [499.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:00:56.955] [bmv2] [D] [thread 16892] [499.0] [cxt 0] Pipeline 'ingress': end
[13:00:56.955] [bmv2] [D] [thread 16892] [499.0] [cxt 0] Egress port is 0
[13:00:56.955] [bmv2] [D] [thread 16893] [499.0] [cxt 0] Pipeline 'egress': start
[13:00:56.955] [bmv2] [T] [thread 16893] [499.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:00:56.955] [bmv2] [T] [thread 16893] [499.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:00:56.955] [bmv2] [D] [thread 16893] [499.0] [cxt 0] Pipeline 'egress': end
[13:00:56.955] [bmv2] [D] [thread 16893] [499.0] [cxt 0] Deparser 'deparser': start
[13:00:56.955] [bmv2] [T] [thread 16893] [499.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:00:56.955] [bmv2] [D] [thread 16893] [499.0] [cxt 0] Deparsing header 'ethernet'
[13:00:56.955] [bmv2] [D] [thread 16893] [499.0] [cxt 0] Deparser 'deparser': end
[13:00:56.955] [bmv2] [D] [thread 16897] [499.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:00:56.955] [bmv2] [D] [thread 16892] [500.0] [cxt 0] Processing packet received on port 33
[13:00:56.955] [bmv2] [D] [thread 16892] [500.0] [cxt 0] Parser 'parser': start
[13:00:56.955] [bmv2] [D] [thread 16892] [500.0] [cxt 0] Parser 'parser' entering state 'start'
[13:00:56.955] [bmv2] [D] [thread 16892] [500.0] [cxt 0] Extracting header 'ethernet'
[13:00:56.955] [bmv2] [D] [thread 16892] [500.0] [cxt 0] Parser state 'start': key is 86dd
[13:00:56.955] [bmv2] [T] [thread 16892] [500.0] [cxt 0] Bytes parsed: 14
[13:00:56.955] [bmv2] [D] [thread 16892] [500.0] [cxt 0] Parser 'parser': end
[13:00:56.955] [bmv2] [D] [thread 16892] [500.0] [cxt 0] Pipeline 'ingress': start
[13:00:56.955] [bmv2] [T] [thread 16892] [500.0] [cxt 0] Applying table 'tbl_resist171'
[13:00:56.955] [bmv2] [D] [thread 16892] [500.0] [cxt 0] Looking up key:

[13:00:56.955] [bmv2] [D] [thread 16892] [500.0] [cxt 0] Table 'tbl_resist171': miss
[13:00:56.955] [bmv2] [D] [thread 16892] [500.0] [cxt 0] Action entry is resist171 - 
[13:00:56.955] [bmv2] [T] [thread 16892] [500.0] [cxt 0] Action resist171
[13:00:56.955] [bmv2] [T] [thread 16892] [500.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:00:56.955] [bmv2] [T] [thread 16892] [500.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:00:56.955] [bmv2] [T] [thread 16892] [500.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:00:56.955] [bmv2] [T] [thread 16892] [500.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:00:56.955] [bmv2] [T] [thread 16892] [500.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:00:56.955] [bmv2] [T] [thread 16892] [500.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:00:56.955] [bmv2] [D] [thread 16892] [500.0] [cxt 0] Pipeline 'ingress': end
[13:00:56.955] [bmv2] [D] [thread 16892] [500.0] [cxt 0] Egress port is 0
[13:00:56.955] [bmv2] [D] [thread 16893] [500.0] [cxt 0] Pipeline 'egress': start
[13:00:56.955] [bmv2] [T] [thread 16893] [500.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:00:56.955] [bmv2] [T] [thread 16893] [500.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:00:56.955] [bmv2] [D] [thread 16893] [500.0] [cxt 0] Pipeline 'egress': end
[13:00:56.955] [bmv2] [D] [thread 16893] [500.0] [cxt 0] Deparser 'deparser': start
[13:00:56.955] [bmv2] [T] [thread 16893] [500.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:00:56.955] [bmv2] [D] [thread 16893] [500.0] [cxt 0] Deparsing header 'ethernet'
[13:00:56.955] [bmv2] [D] [thread 16893] [500.0] [cxt 0] Deparser 'deparser': end
[13:00:56.955] [bmv2] [D] [thread 16897] [500.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:00:56.955] [bmv2] [D] [thread 16892] [501.0] [cxt 0] Processing packet received on port 35
[13:00:56.955] [bmv2] [D] [thread 16892] [501.0] [cxt 0] Parser 'parser': start
[13:00:56.955] [bmv2] [D] [thread 16892] [501.0] [cxt 0] Parser 'parser' entering state 'start'
[13:00:56.955] [bmv2] [D] [thread 16892] [501.0] [cxt 0] Extracting header 'ethernet'
[13:00:56.955] [bmv2] [D] [thread 16892] [501.0] [cxt 0] Parser state 'start': key is 86dd
[13:00:56.955] [bmv2] [T] [thread 16892] [501.0] [cxt 0] Bytes parsed: 14
[13:00:56.955] [bmv2] [D] [thread 16892] [501.0] [cxt 0] Parser 'parser': end
[13:00:56.955] [bmv2] [D] [thread 16892] [501.0] [cxt 0] Pipeline 'ingress': start
[13:00:56.955] [bmv2] [T] [thread 16892] [501.0] [cxt 0] Applying table 'tbl_resist171'
[13:00:56.955] [bmv2] [D] [thread 16892] [501.0] [cxt 0] Looking up key:

[13:00:56.955] [bmv2] [D] [thread 16892] [501.0] [cxt 0] Table 'tbl_resist171': miss
[13:00:56.955] [bmv2] [D] [thread 16892] [501.0] [cxt 0] Action entry is resist171 - 
[13:00:56.955] [bmv2] [T] [thread 16892] [501.0] [cxt 0] Action resist171
[13:00:56.955] [bmv2] [T] [thread 16892] [501.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:00:56.955] [bmv2] [T] [thread 16892] [501.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:00:56.955] [bmv2] [T] [thread 16892] [501.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:00:56.955] [bmv2] [T] [thread 16892] [501.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:00:56.955] [bmv2] [T] [thread 16892] [501.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:00:56.955] [bmv2] [T] [thread 16892] [501.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:00:56.955] [bmv2] [D] [thread 16892] [501.0] [cxt 0] Pipeline 'ingress': end
[13:00:56.955] [bmv2] [D] [thread 16892] [501.0] [cxt 0] Egress port is 0
[13:00:56.955] [bmv2] [D] [thread 16893] [501.0] [cxt 0] Pipeline 'egress': start
[13:00:56.955] [bmv2] [T] [thread 16893] [501.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:00:56.955] [bmv2] [T] [thread 16893] [501.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:00:56.955] [bmv2] [D] [thread 16893] [501.0] [cxt 0] Pipeline 'egress': end
[13:00:56.955] [bmv2] [D] [thread 16893] [501.0] [cxt 0] Deparser 'deparser': start
[13:00:56.955] [bmv2] [T] [thread 16893] [501.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:00:56.955] [bmv2] [D] [thread 16893] [501.0] [cxt 0] Deparsing header 'ethernet'
[13:00:56.955] [bmv2] [D] [thread 16893] [501.0] [cxt 0] Deparser 'deparser': end
[13:00:56.955] [bmv2] [D] [thread 16897] [501.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:00:56.955] [bmv2] [D] [thread 16892] [502.0] [cxt 0] Processing packet received on port 45
[13:00:56.955] [bmv2] [D] [thread 16892] [502.0] [cxt 0] Parser 'parser': start
[13:00:56.955] [bmv2] [D] [thread 16892] [502.0] [cxt 0] Parser 'parser' entering state 'start'
[13:00:56.955] [bmv2] [D] [thread 16892] [502.0] [cxt 0] Extracting header 'ethernet'
[13:00:56.955] [bmv2] [D] [thread 16892] [502.0] [cxt 0] Parser state 'start': key is 86dd
[13:00:56.955] [bmv2] [T] [thread 16892] [502.0] [cxt 0] Bytes parsed: 14
[13:00:56.955] [bmv2] [D] [thread 16892] [502.0] [cxt 0] Parser 'parser': end
[13:00:56.955] [bmv2] [D] [thread 16892] [502.0] [cxt 0] Pipeline 'ingress': start
[13:00:56.955] [bmv2] [T] [thread 16892] [502.0] [cxt 0] Applying table 'tbl_resist171'
[13:00:56.955] [bmv2] [D] [thread 16892] [502.0] [cxt 0] Looking up key:

[13:00:56.955] [bmv2] [D] [thread 16892] [502.0] [cxt 0] Table 'tbl_resist171': miss
[13:00:56.955] [bmv2] [D] [thread 16892] [502.0] [cxt 0] Action entry is resist171 - 
[13:00:56.955] [bmv2] [T] [thread 16892] [502.0] [cxt 0] Action resist171
[13:00:56.955] [bmv2] [T] [thread 16892] [502.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:00:56.955] [bmv2] [T] [thread 16892] [502.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:00:56.955] [bmv2] [T] [thread 16892] [502.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:00:56.955] [bmv2] [T] [thread 16892] [502.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:00:56.955] [bmv2] [T] [thread 16892] [502.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:00:56.955] [bmv2] [T] [thread 16892] [502.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:00:56.955] [bmv2] [D] [thread 16892] [502.0] [cxt 0] Pipeline 'ingress': end
[13:00:56.955] [bmv2] [D] [thread 16892] [502.0] [cxt 0] Egress port is 0
[13:00:56.955] [bmv2] [D] [thread 16893] [502.0] [cxt 0] Pipeline 'egress': start
[13:00:56.955] [bmv2] [T] [thread 16893] [502.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:00:56.955] [bmv2] [T] [thread 16893] [502.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:00:56.955] [bmv2] [D] [thread 16893] [502.0] [cxt 0] Pipeline 'egress': end
[13:00:56.955] [bmv2] [D] [thread 16893] [502.0] [cxt 0] Deparser 'deparser': start
[13:00:56.955] [bmv2] [T] [thread 16893] [502.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:00:56.955] [bmv2] [D] [thread 16893] [502.0] [cxt 0] Deparsing header 'ethernet'
[13:00:56.955] [bmv2] [D] [thread 16893] [502.0] [cxt 0] Deparser 'deparser': end
[13:00:56.955] [bmv2] [D] [thread 16897] [502.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:00:56.956] [bmv2] [D] [thread 16892] [503.0] [cxt 0] Processing packet received on port 3
[13:00:56.956] [bmv2] [D] [thread 16892] [503.0] [cxt 0] Parser 'parser': start
[13:00:56.956] [bmv2] [D] [thread 16892] [503.0] [cxt 0] Parser 'parser' entering state 'start'
[13:00:56.956] [bmv2] [D] [thread 16892] [503.0] [cxt 0] Extracting header 'ethernet'
[13:00:56.956] [bmv2] [D] [thread 16892] [503.0] [cxt 0] Parser state 'start': key is 86dd
[13:00:56.956] [bmv2] [T] [thread 16892] [503.0] [cxt 0] Bytes parsed: 14
[13:00:56.956] [bmv2] [D] [thread 16892] [503.0] [cxt 0] Parser 'parser': end
[13:00:56.956] [bmv2] [D] [thread 16892] [503.0] [cxt 0] Pipeline 'ingress': start
[13:00:56.956] [bmv2] [T] [thread 16892] [503.0] [cxt 0] Applying table 'tbl_resist171'
[13:00:56.957] [bmv2] [D] [thread 16892] [503.0] [cxt 0] Looking up key:

[13:00:56.957] [bmv2] [D] [thread 16892] [503.0] [cxt 0] Table 'tbl_resist171': miss
[13:00:56.957] [bmv2] [D] [thread 16892] [503.0] [cxt 0] Action entry is resist171 - 
[13:00:56.957] [bmv2] [T] [thread 16892] [503.0] [cxt 0] Action resist171
[13:00:56.957] [bmv2] [T] [thread 16892] [503.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:00:56.957] [bmv2] [T] [thread 16892] [503.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:00:56.957] [bmv2] [T] [thread 16892] [503.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:00:56.957] [bmv2] [T] [thread 16892] [503.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:00:56.957] [bmv2] [T] [thread 16892] [503.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:00:56.957] [bmv2] [T] [thread 16892] [503.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:00:56.957] [bmv2] [D] [thread 16892] [503.0] [cxt 0] Pipeline 'ingress': end
[13:00:56.957] [bmv2] [D] [thread 16892] [503.0] [cxt 0] Egress port is 0
[13:00:56.958] [bmv2] [D] [thread 16893] [503.0] [cxt 0] Pipeline 'egress': start
[13:00:56.958] [bmv2] [T] [thread 16893] [503.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:00:56.958] [bmv2] [T] [thread 16893] [503.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:00:56.958] [bmv2] [D] [thread 16893] [503.0] [cxt 0] Pipeline 'egress': end
[13:00:56.958] [bmv2] [D] [thread 16893] [503.0] [cxt 0] Deparser 'deparser': start
[13:00:56.958] [bmv2] [T] [thread 16893] [503.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:00:56.958] [bmv2] [D] [thread 16893] [503.0] [cxt 0] Deparsing header 'ethernet'
[13:00:56.958] [bmv2] [D] [thread 16893] [503.0] [cxt 0] Deparser 'deparser': end
[13:00:56.958] [bmv2] [D] [thread 16897] [503.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:00:56.958] [bmv2] [D] [thread 16892] [504.0] [cxt 0] Processing packet received on port 4
[13:00:56.958] [bmv2] [D] [thread 16892] [504.0] [cxt 0] Parser 'parser': start
[13:00:56.958] [bmv2] [D] [thread 16892] [504.0] [cxt 0] Parser 'parser' entering state 'start'
[13:00:56.958] [bmv2] [D] [thread 16892] [504.0] [cxt 0] Extracting header 'ethernet'
[13:00:56.958] [bmv2] [D] [thread 16892] [504.0] [cxt 0] Parser state 'start': key is 86dd
[13:00:56.958] [bmv2] [T] [thread 16892] [504.0] [cxt 0] Bytes parsed: 14
[13:00:56.958] [bmv2] [D] [thread 16892] [504.0] [cxt 0] Parser 'parser': end
[13:00:56.958] [bmv2] [D] [thread 16892] [504.0] [cxt 0] Pipeline 'ingress': start
[13:00:56.958] [bmv2] [T] [thread 16892] [504.0] [cxt 0] Applying table 'tbl_resist171'
[13:00:56.958] [bmv2] [D] [thread 16892] [504.0] [cxt 0] Looking up key:

[13:00:56.959] [bmv2] [D] [thread 16892] [504.0] [cxt 0] Table 'tbl_resist171': miss
[13:00:56.959] [bmv2] [D] [thread 16892] [504.0] [cxt 0] Action entry is resist171 - 
[13:00:56.959] [bmv2] [T] [thread 16892] [504.0] [cxt 0] Action resist171
[13:00:56.959] [bmv2] [T] [thread 16892] [504.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:00:56.959] [bmv2] [T] [thread 16892] [504.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:00:56.959] [bmv2] [T] [thread 16892] [504.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:00:56.959] [bmv2] [T] [thread 16892] [504.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:00:56.959] [bmv2] [T] [thread 16892] [504.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:00:56.959] [bmv2] [T] [thread 16892] [504.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:00:56.959] [bmv2] [D] [thread 16892] [504.0] [cxt 0] Pipeline 'ingress': end
[13:00:56.959] [bmv2] [D] [thread 16892] [504.0] [cxt 0] Egress port is 0
[13:00:56.959] [bmv2] [D] [thread 16893] [504.0] [cxt 0] Pipeline 'egress': start
[13:00:56.959] [bmv2] [T] [thread 16893] [504.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:00:56.959] [bmv2] [T] [thread 16893] [504.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:00:56.959] [bmv2] [D] [thread 16893] [504.0] [cxt 0] Pipeline 'egress': end
[13:00:56.959] [bmv2] [D] [thread 16893] [504.0] [cxt 0] Deparser 'deparser': start
[13:00:56.959] [bmv2] [T] [thread 16893] [504.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:00:56.959] [bmv2] [D] [thread 16893] [504.0] [cxt 0] Deparsing header 'ethernet'
[13:00:56.959] [bmv2] [D] [thread 16893] [504.0] [cxt 0] Deparser 'deparser': end
[13:00:56.959] [bmv2] [D] [thread 16897] [504.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:00:56.959] [bmv2] [D] [thread 16892] [505.0] [cxt 0] Processing packet received on port 12
[13:00:56.959] [bmv2] [D] [thread 16892] [505.0] [cxt 0] Parser 'parser': start
[13:00:56.959] [bmv2] [D] [thread 16892] [505.0] [cxt 0] Parser 'parser' entering state 'start'
[13:00:56.959] [bmv2] [D] [thread 16892] [505.0] [cxt 0] Extracting header 'ethernet'
[13:00:56.959] [bmv2] [D] [thread 16892] [505.0] [cxt 0] Parser state 'start': key is 86dd
[13:00:56.959] [bmv2] [T] [thread 16892] [505.0] [cxt 0] Bytes parsed: 14
[13:00:56.959] [bmv2] [D] [thread 16892] [505.0] [cxt 0] Parser 'parser': end
[13:00:56.959] [bmv2] [D] [thread 16892] [505.0] [cxt 0] Pipeline 'ingress': start
[13:00:56.959] [bmv2] [T] [thread 16892] [505.0] [cxt 0] Applying table 'tbl_resist171'
[13:00:56.959] [bmv2] [D] [thread 16892] [505.0] [cxt 0] Looking up key:

[13:00:56.959] [bmv2] [D] [thread 16892] [505.0] [cxt 0] Table 'tbl_resist171': miss
[13:00:56.959] [bmv2] [D] [thread 16892] [505.0] [cxt 0] Action entry is resist171 - 
[13:00:56.959] [bmv2] [T] [thread 16892] [505.0] [cxt 0] Action resist171
[13:00:56.959] [bmv2] [T] [thread 16892] [505.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:00:56.959] [bmv2] [T] [thread 16892] [505.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:00:56.959] [bmv2] [T] [thread 16892] [505.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:00:56.959] [bmv2] [T] [thread 16892] [505.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:00:56.959] [bmv2] [T] [thread 16892] [505.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:00:56.959] [bmv2] [T] [thread 16892] [505.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:00:56.959] [bmv2] [D] [thread 16892] [505.0] [cxt 0] Pipeline 'ingress': end
[13:00:56.959] [bmv2] [D] [thread 16892] [505.0] [cxt 0] Egress port is 0
[13:00:56.959] [bmv2] [D] [thread 16893] [505.0] [cxt 0] Pipeline 'egress': start
[13:00:56.959] [bmv2] [T] [thread 16893] [505.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:00:56.959] [bmv2] [T] [thread 16893] [505.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:00:56.959] [bmv2] [D] [thread 16893] [505.0] [cxt 0] Pipeline 'egress': end
[13:00:56.959] [bmv2] [D] [thread 16893] [505.0] [cxt 0] Deparser 'deparser': start
[13:00:56.959] [bmv2] [T] [thread 16893] [505.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:00:56.959] [bmv2] [D] [thread 16893] [505.0] [cxt 0] Deparsing header 'ethernet'
[13:00:56.960] [bmv2] [D] [thread 16893] [505.0] [cxt 0] Deparser 'deparser': end
[13:00:56.960] [bmv2] [D] [thread 16897] [505.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:00:56.960] [bmv2] [D] [thread 16892] [506.0] [cxt 0] Processing packet received on port 44
[13:00:56.960] [bmv2] [D] [thread 16892] [506.0] [cxt 0] Parser 'parser': start
[13:00:56.960] [bmv2] [D] [thread 16892] [506.0] [cxt 0] Parser 'parser' entering state 'start'
[13:00:56.960] [bmv2] [D] [thread 16892] [506.0] [cxt 0] Extracting header 'ethernet'
[13:00:56.960] [bmv2] [D] [thread 16892] [506.0] [cxt 0] Parser state 'start': key is 86dd
[13:00:56.960] [bmv2] [T] [thread 16892] [506.0] [cxt 0] Bytes parsed: 14
[13:00:56.960] [bmv2] [D] [thread 16892] [506.0] [cxt 0] Parser 'parser': end
[13:00:56.960] [bmv2] [D] [thread 16892] [506.0] [cxt 0] Pipeline 'ingress': start
[13:00:56.960] [bmv2] [T] [thread 16892] [506.0] [cxt 0] Applying table 'tbl_resist171'
[13:00:56.960] [bmv2] [D] [thread 16892] [506.0] [cxt 0] Looking up key:

[13:00:56.960] [bmv2] [D] [thread 16892] [506.0] [cxt 0] Table 'tbl_resist171': miss
[13:00:56.960] [bmv2] [D] [thread 16892] [506.0] [cxt 0] Action entry is resist171 - 
[13:00:56.960] [bmv2] [T] [thread 16892] [506.0] [cxt 0] Action resist171
[13:00:56.960] [bmv2] [T] [thread 16892] [506.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:00:56.960] [bmv2] [T] [thread 16892] [506.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:00:56.960] [bmv2] [T] [thread 16892] [506.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:00:56.960] [bmv2] [T] [thread 16892] [506.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:00:56.960] [bmv2] [T] [thread 16892] [506.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:00:56.960] [bmv2] [T] [thread 16892] [506.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:00:56.960] [bmv2] [D] [thread 16892] [506.0] [cxt 0] Pipeline 'ingress': end
[13:00:56.960] [bmv2] [D] [thread 16892] [506.0] [cxt 0] Egress port is 0
[13:00:56.960] [bmv2] [D] [thread 16893] [506.0] [cxt 0] Pipeline 'egress': start
[13:00:56.960] [bmv2] [T] [thread 16893] [506.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:00:56.960] [bmv2] [T] [thread 16893] [506.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:00:56.960] [bmv2] [D] [thread 16893] [506.0] [cxt 0] Pipeline 'egress': end
[13:00:56.960] [bmv2] [D] [thread 16893] [506.0] [cxt 0] Deparser 'deparser': start
[13:00:56.960] [bmv2] [T] [thread 16893] [506.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:00:56.960] [bmv2] [D] [thread 16893] [506.0] [cxt 0] Deparsing header 'ethernet'
[13:00:56.960] [bmv2] [D] [thread 16893] [506.0] [cxt 0] Deparser 'deparser': end
[13:00:56.960] [bmv2] [D] [thread 16897] [506.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:03:08.024] [bmv2] [D] [thread 16892] [507.0] [cxt 0] Processing packet received on port 46
[13:03:08.024] [bmv2] [D] [thread 16892] [507.0] [cxt 0] Parser 'parser': start
[13:03:08.024] [bmv2] [D] [thread 16892] [507.0] [cxt 0] Parser 'parser' entering state 'start'
[13:03:08.024] [bmv2] [D] [thread 16892] [507.0] [cxt 0] Extracting header 'ethernet'
[13:03:08.024] [bmv2] [D] [thread 16892] [507.0] [cxt 0] Parser state 'start': key is 86dd
[13:03:08.024] [bmv2] [T] [thread 16892] [507.0] [cxt 0] Bytes parsed: 14
[13:03:08.024] [bmv2] [D] [thread 16892] [507.0] [cxt 0] Parser 'parser': end
[13:03:08.024] [bmv2] [D] [thread 16892] [507.0] [cxt 0] Pipeline 'ingress': start
[13:03:08.024] [bmv2] [T] [thread 16892] [507.0] [cxt 0] Applying table 'tbl_resist171'
[13:03:08.024] [bmv2] [D] [thread 16892] [507.0] [cxt 0] Looking up key:

[13:03:08.024] [bmv2] [D] [thread 16892] [507.0] [cxt 0] Table 'tbl_resist171': miss
[13:03:08.024] [bmv2] [D] [thread 16892] [507.0] [cxt 0] Action entry is resist171 - 
[13:03:08.024] [bmv2] [T] [thread 16892] [507.0] [cxt 0] Action resist171
[13:03:08.024] [bmv2] [T] [thread 16892] [507.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:03:08.024] [bmv2] [T] [thread 16892] [507.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:03:08.024] [bmv2] [T] [thread 16892] [507.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:03:08.024] [bmv2] [T] [thread 16892] [507.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:03:08.024] [bmv2] [T] [thread 16892] [507.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:03:08.024] [bmv2] [T] [thread 16892] [507.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:03:08.024] [bmv2] [D] [thread 16892] [507.0] [cxt 0] Pipeline 'ingress': end
[13:03:08.024] [bmv2] [D] [thread 16892] [507.0] [cxt 0] Egress port is 0
[13:03:08.024] [bmv2] [D] [thread 16893] [507.0] [cxt 0] Pipeline 'egress': start
[13:03:08.024] [bmv2] [T] [thread 16893] [507.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:03:08.024] [bmv2] [T] [thread 16893] [507.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:03:08.024] [bmv2] [D] [thread 16893] [507.0] [cxt 0] Pipeline 'egress': end
[13:03:08.024] [bmv2] [D] [thread 16893] [507.0] [cxt 0] Deparser 'deparser': start
[13:03:08.024] [bmv2] [T] [thread 16893] [507.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:03:08.024] [bmv2] [D] [thread 16893] [507.0] [cxt 0] Deparsing header 'ethernet'
[13:03:08.024] [bmv2] [D] [thread 16893] [507.0] [cxt 0] Deparser 'deparser': end
[13:03:08.024] [bmv2] [D] [thread 16897] [507.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:03:08.025] [bmv2] [D] [thread 16892] [508.0] [cxt 0] Processing packet received on port 22
[13:03:08.025] [bmv2] [D] [thread 16892] [508.0] [cxt 0] Parser 'parser': start
[13:03:08.025] [bmv2] [D] [thread 16892] [508.0] [cxt 0] Parser 'parser' entering state 'start'
[13:03:08.025] [bmv2] [D] [thread 16892] [508.0] [cxt 0] Extracting header 'ethernet'
[13:03:08.025] [bmv2] [D] [thread 16892] [508.0] [cxt 0] Parser state 'start': key is 86dd
[13:03:08.025] [bmv2] [T] [thread 16892] [508.0] [cxt 0] Bytes parsed: 14
[13:03:08.025] [bmv2] [D] [thread 16892] [508.0] [cxt 0] Parser 'parser': end
[13:03:08.025] [bmv2] [D] [thread 16892] [508.0] [cxt 0] Pipeline 'ingress': start
[13:03:08.025] [bmv2] [T] [thread 16892] [508.0] [cxt 0] Applying table 'tbl_resist171'
[13:03:08.025] [bmv2] [D] [thread 16892] [508.0] [cxt 0] Looking up key:

[13:03:08.025] [bmv2] [D] [thread 16892] [508.0] [cxt 0] Table 'tbl_resist171': miss
[13:03:08.025] [bmv2] [D] [thread 16892] [508.0] [cxt 0] Action entry is resist171 - 
[13:03:08.025] [bmv2] [T] [thread 16892] [508.0] [cxt 0] Action resist171
[13:03:08.025] [bmv2] [T] [thread 16892] [508.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:03:08.025] [bmv2] [T] [thread 16892] [508.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:03:08.025] [bmv2] [T] [thread 16892] [508.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:03:08.025] [bmv2] [T] [thread 16892] [508.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:03:08.025] [bmv2] [T] [thread 16892] [508.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:03:08.025] [bmv2] [T] [thread 16892] [508.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:03:08.025] [bmv2] [D] [thread 16892] [508.0] [cxt 0] Pipeline 'ingress': end
[13:03:08.025] [bmv2] [D] [thread 16892] [508.0] [cxt 0] Egress port is 0
[13:03:08.025] [bmv2] [D] [thread 16892] [509.0] [cxt 0] Processing packet received on port 25
[13:03:08.025] [bmv2] [D] [thread 16892] [509.0] [cxt 0] Parser 'parser': start
[13:03:08.025] [bmv2] [D] [thread 16892] [509.0] [cxt 0] Parser 'parser' entering state 'start'
[13:03:08.025] [bmv2] [D] [thread 16892] [509.0] [cxt 0] Extracting header 'ethernet'
[13:03:08.025] [bmv2] [D] [thread 16892] [509.0] [cxt 0] Parser state 'start': key is 86dd
[13:03:08.025] [bmv2] [T] [thread 16892] [509.0] [cxt 0] Bytes parsed: 14
[13:03:08.025] [bmv2] [D] [thread 16892] [509.0] [cxt 0] Parser 'parser': end
[13:03:08.025] [bmv2] [D] [thread 16892] [509.0] [cxt 0] Pipeline 'ingress': start
[13:03:08.025] [bmv2] [T] [thread 16892] [509.0] [cxt 0] Applying table 'tbl_resist171'
[13:03:08.025] [bmv2] [D] [thread 16892] [509.0] [cxt 0] Looking up key:

[13:03:08.025] [bmv2] [D] [thread 16892] [509.0] [cxt 0] Table 'tbl_resist171': miss
[13:03:08.025] [bmv2] [D] [thread 16892] [509.0] [cxt 0] Action entry is resist171 - 
[13:03:08.025] [bmv2] [T] [thread 16892] [509.0] [cxt 0] Action resist171
[13:03:08.025] [bmv2] [T] [thread 16892] [509.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:03:08.025] [bmv2] [T] [thread 16892] [509.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:03:08.025] [bmv2] [T] [thread 16892] [509.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:03:08.025] [bmv2] [T] [thread 16892] [509.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:03:08.025] [bmv2] [T] [thread 16892] [509.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:03:08.025] [bmv2] [T] [thread 16892] [509.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:03:08.025] [bmv2] [D] [thread 16892] [509.0] [cxt 0] Pipeline 'ingress': end
[13:03:08.025] [bmv2] [D] [thread 16892] [509.0] [cxt 0] Egress port is 0
[13:03:08.025] [bmv2] [D] [thread 16893] [508.0] [cxt 0] Pipeline 'egress': start
[13:03:08.025] [bmv2] [T] [thread 16893] [508.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:03:08.025] [bmv2] [T] [thread 16893] [508.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:03:08.025] [bmv2] [D] [thread 16893] [508.0] [cxt 0] Pipeline 'egress': end
[13:03:08.025] [bmv2] [D] [thread 16893] [508.0] [cxt 0] Deparser 'deparser': start
[13:03:08.025] [bmv2] [T] [thread 16893] [508.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:03:08.025] [bmv2] [D] [thread 16893] [508.0] [cxt 0] Deparsing header 'ethernet'
[13:03:08.025] [bmv2] [D] [thread 16893] [508.0] [cxt 0] Deparser 'deparser': end
[13:03:08.025] [bmv2] [D] [thread 16893] [509.0] [cxt 0] Pipeline 'egress': start
[13:03:08.025] [bmv2] [T] [thread 16893] [509.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:03:08.025] [bmv2] [T] [thread 16893] [509.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:03:08.025] [bmv2] [D] [thread 16893] [509.0] [cxt 0] Pipeline 'egress': end
[13:03:08.025] [bmv2] [D] [thread 16893] [509.0] [cxt 0] Deparser 'deparser': start
[13:03:08.025] [bmv2] [T] [thread 16893] [509.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:03:08.025] [bmv2] [D] [thread 16893] [509.0] [cxt 0] Deparsing header 'ethernet'
[13:03:08.025] [bmv2] [D] [thread 16893] [509.0] [cxt 0] Deparser 'deparser': end
[13:03:08.025] [bmv2] [D] [thread 16897] [508.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:03:08.025] [bmv2] [D] [thread 16897] [509.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:03:08.031] [bmv2] [D] [thread 16892] [510.0] [cxt 0] Processing packet received on port 11
[13:03:08.031] [bmv2] [D] [thread 16892] [510.0] [cxt 0] Parser 'parser': start
[13:03:08.031] [bmv2] [D] [thread 16892] [510.0] [cxt 0] Parser 'parser' entering state 'start'
[13:03:08.031] [bmv2] [D] [thread 16892] [510.0] [cxt 0] Extracting header 'ethernet'
[13:03:08.031] [bmv2] [D] [thread 16892] [510.0] [cxt 0] Parser state 'start': key is 86dd
[13:03:08.031] [bmv2] [T] [thread 16892] [510.0] [cxt 0] Bytes parsed: 14
[13:03:08.031] [bmv2] [D] [thread 16892] [510.0] [cxt 0] Parser 'parser': end
[13:03:08.031] [bmv2] [D] [thread 16892] [510.0] [cxt 0] Pipeline 'ingress': start
[13:03:08.031] [bmv2] [T] [thread 16892] [510.0] [cxt 0] Applying table 'tbl_resist171'
[13:03:08.031] [bmv2] [D] [thread 16892] [510.0] [cxt 0] Looking up key:

[13:03:08.031] [bmv2] [D] [thread 16892] [510.0] [cxt 0] Table 'tbl_resist171': miss
[13:03:08.031] [bmv2] [D] [thread 16892] [510.0] [cxt 0] Action entry is resist171 - 
[13:03:08.031] [bmv2] [T] [thread 16892] [510.0] [cxt 0] Action resist171
[13:03:08.031] [bmv2] [T] [thread 16892] [510.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:03:08.031] [bmv2] [T] [thread 16892] [510.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:03:08.031] [bmv2] [T] [thread 16892] [510.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:03:08.031] [bmv2] [T] [thread 16892] [510.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:03:08.031] [bmv2] [T] [thread 16892] [510.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:03:08.031] [bmv2] [T] [thread 16892] [510.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:03:08.031] [bmv2] [D] [thread 16892] [510.0] [cxt 0] Pipeline 'ingress': end
[13:03:08.031] [bmv2] [D] [thread 16892] [510.0] [cxt 0] Egress port is 0
[13:03:08.031] [bmv2] [D] [thread 16892] [511.0] [cxt 0] Processing packet received on port 26
[13:03:08.031] [bmv2] [D] [thread 16892] [511.0] [cxt 0] Parser 'parser': start
[13:03:08.031] [bmv2] [D] [thread 16892] [511.0] [cxt 0] Parser 'parser' entering state 'start'
[13:03:08.031] [bmv2] [D] [thread 16892] [511.0] [cxt 0] Extracting header 'ethernet'
[13:03:08.031] [bmv2] [D] [thread 16892] [511.0] [cxt 0] Parser state 'start': key is 86dd
[13:03:08.031] [bmv2] [T] [thread 16892] [511.0] [cxt 0] Bytes parsed: 14
[13:03:08.031] [bmv2] [D] [thread 16892] [511.0] [cxt 0] Parser 'parser': end
[13:03:08.031] [bmv2] [D] [thread 16892] [511.0] [cxt 0] Pipeline 'ingress': start
[13:03:08.031] [bmv2] [T] [thread 16892] [511.0] [cxt 0] Applying table 'tbl_resist171'
[13:03:08.031] [bmv2] [D] [thread 16892] [511.0] [cxt 0] Looking up key:

[13:03:08.031] [bmv2] [D] [thread 16892] [511.0] [cxt 0] Table 'tbl_resist171': miss
[13:03:08.031] [bmv2] [D] [thread 16892] [511.0] [cxt 0] Action entry is resist171 - 
[13:03:08.031] [bmv2] [T] [thread 16892] [511.0] [cxt 0] Action resist171
[13:03:08.031] [bmv2] [T] [thread 16892] [511.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:03:08.031] [bmv2] [T] [thread 16892] [511.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:03:08.031] [bmv2] [T] [thread 16892] [511.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:03:08.031] [bmv2] [T] [thread 16892] [511.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:03:08.031] [bmv2] [T] [thread 16892] [511.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:03:08.031] [bmv2] [T] [thread 16892] [511.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:03:08.031] [bmv2] [D] [thread 16892] [511.0] [cxt 0] Pipeline 'ingress': end
[13:03:08.031] [bmv2] [D] [thread 16892] [511.0] [cxt 0] Egress port is 0
[13:03:08.031] [bmv2] [D] [thread 16893] [510.0] [cxt 0] Pipeline 'egress': start
[13:03:08.031] [bmv2] [T] [thread 16893] [510.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:03:08.031] [bmv2] [T] [thread 16893] [510.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:03:08.031] [bmv2] [D] [thread 16893] [510.0] [cxt 0] Pipeline 'egress': end
[13:03:08.031] [bmv2] [D] [thread 16893] [510.0] [cxt 0] Deparser 'deparser': start
[13:03:08.031] [bmv2] [T] [thread 16893] [510.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:03:08.031] [bmv2] [D] [thread 16893] [510.0] [cxt 0] Deparsing header 'ethernet'
[13:03:08.031] [bmv2] [D] [thread 16893] [510.0] [cxt 0] Deparser 'deparser': end
[13:03:08.031] [bmv2] [D] [thread 16893] [511.0] [cxt 0] Pipeline 'egress': start
[13:03:08.031] [bmv2] [T] [thread 16893] [511.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:03:08.031] [bmv2] [T] [thread 16893] [511.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:03:08.031] [bmv2] [D] [thread 16893] [511.0] [cxt 0] Pipeline 'egress': end
[13:03:08.031] [bmv2] [D] [thread 16893] [511.0] [cxt 0] Deparser 'deparser': start
[13:03:08.031] [bmv2] [T] [thread 16893] [511.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:03:08.031] [bmv2] [D] [thread 16893] [511.0] [cxt 0] Deparsing header 'ethernet'
[13:03:08.031] [bmv2] [D] [thread 16893] [511.0] [cxt 0] Deparser 'deparser': end
[13:03:08.031] [bmv2] [D] [thread 16897] [510.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:03:08.031] [bmv2] [D] [thread 16897] [511.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:05:19.116] [bmv2] [D] [thread 16892] [512.0] [cxt 0] Processing packet received on port 10
[13:05:19.116] [bmv2] [D] [thread 16892] [512.0] [cxt 0] Parser 'parser': start
[13:05:19.116] [bmv2] [D] [thread 16892] [512.0] [cxt 0] Parser 'parser' entering state 'start'
[13:05:19.116] [bmv2] [D] [thread 16892] [512.0] [cxt 0] Extracting header 'ethernet'
[13:05:19.117] [bmv2] [D] [thread 16892] [512.0] [cxt 0] Parser state 'start': key is 86dd
[13:05:19.117] [bmv2] [T] [thread 16892] [512.0] [cxt 0] Bytes parsed: 14
[13:05:19.117] [bmv2] [D] [thread 16892] [512.0] [cxt 0] Parser 'parser': end
[13:05:19.117] [bmv2] [D] [thread 16892] [512.0] [cxt 0] Pipeline 'ingress': start
[13:05:19.117] [bmv2] [T] [thread 16892] [512.0] [cxt 0] Applying table 'tbl_resist171'
[13:05:19.117] [bmv2] [D] [thread 16892] [512.0] [cxt 0] Looking up key:

[13:05:19.117] [bmv2] [D] [thread 16892] [512.0] [cxt 0] Table 'tbl_resist171': miss
[13:05:19.117] [bmv2] [D] [thread 16892] [512.0] [cxt 0] Action entry is resist171 - 
[13:05:19.117] [bmv2] [T] [thread 16892] [512.0] [cxt 0] Action resist171
[13:05:19.117] [bmv2] [T] [thread 16892] [512.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:05:19.117] [bmv2] [T] [thread 16892] [512.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:05:19.117] [bmv2] [T] [thread 16892] [512.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:05:19.117] [bmv2] [T] [thread 16892] [512.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:05:19.117] [bmv2] [T] [thread 16892] [512.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:05:19.117] [bmv2] [T] [thread 16892] [512.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:05:19.117] [bmv2] [D] [thread 16892] [512.0] [cxt 0] Pipeline 'ingress': end
[13:05:19.117] [bmv2] [D] [thread 16892] [512.0] [cxt 0] Egress port is 0
[13:05:19.117] [bmv2] [D] [thread 16893] [512.0] [cxt 0] Pipeline 'egress': start
[13:05:19.117] [bmv2] [T] [thread 16893] [512.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:05:19.117] [bmv2] [T] [thread 16893] [512.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:05:19.117] [bmv2] [D] [thread 16893] [512.0] [cxt 0] Pipeline 'egress': end
[13:05:19.117] [bmv2] [D] [thread 16893] [512.0] [cxt 0] Deparser 'deparser': start
[13:05:19.117] [bmv2] [T] [thread 16893] [512.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:05:19.117] [bmv2] [D] [thread 16893] [512.0] [cxt 0] Deparsing header 'ethernet'
[13:05:19.117] [bmv2] [D] [thread 16893] [512.0] [cxt 0] Deparser 'deparser': end
[13:05:19.117] [bmv2] [D] [thread 16897] [512.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:05:19.117] [bmv2] [D] [thread 16892] [513.0] [cxt 0] Processing packet received on port 32
[13:05:19.117] [bmv2] [D] [thread 16892] [513.0] [cxt 0] Parser 'parser': start
[13:05:19.117] [bmv2] [D] [thread 16892] [513.0] [cxt 0] Parser 'parser' entering state 'start'
[13:05:19.117] [bmv2] [D] [thread 16892] [513.0] [cxt 0] Extracting header 'ethernet'
[13:05:19.117] [bmv2] [D] [thread 16892] [513.0] [cxt 0] Parser state 'start': key is 86dd
[13:05:19.117] [bmv2] [T] [thread 16892] [513.0] [cxt 0] Bytes parsed: 14
[13:05:19.117] [bmv2] [D] [thread 16892] [513.0] [cxt 0] Parser 'parser': end
[13:05:19.117] [bmv2] [D] [thread 16892] [513.0] [cxt 0] Pipeline 'ingress': start
[13:05:19.117] [bmv2] [T] [thread 16892] [513.0] [cxt 0] Applying table 'tbl_resist171'
[13:05:19.118] [bmv2] [D] [thread 16892] [513.0] [cxt 0] Looking up key:

[13:05:19.118] [bmv2] [D] [thread 16892] [513.0] [cxt 0] Table 'tbl_resist171': miss
[13:05:19.118] [bmv2] [D] [thread 16892] [513.0] [cxt 0] Action entry is resist171 - 
[13:05:19.118] [bmv2] [T] [thread 16892] [513.0] [cxt 0] Action resist171
[13:05:19.118] [bmv2] [T] [thread 16892] [513.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:05:19.118] [bmv2] [T] [thread 16892] [513.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:05:19.118] [bmv2] [T] [thread 16892] [513.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:05:19.118] [bmv2] [T] [thread 16892] [513.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:05:19.118] [bmv2] [T] [thread 16892] [513.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:05:19.118] [bmv2] [T] [thread 16892] [513.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:05:19.118] [bmv2] [D] [thread 16892] [513.0] [cxt 0] Pipeline 'ingress': end
[13:05:19.118] [bmv2] [D] [thread 16892] [513.0] [cxt 0] Egress port is 0
[13:05:19.118] [bmv2] [D] [thread 16893] [513.0] [cxt 0] Pipeline 'egress': start
[13:05:19.118] [bmv2] [T] [thread 16893] [513.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:05:19.118] [bmv2] [T] [thread 16893] [513.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:05:19.118] [bmv2] [D] [thread 16893] [513.0] [cxt 0] Pipeline 'egress': end
[13:05:19.118] [bmv2] [D] [thread 16893] [513.0] [cxt 0] Deparser 'deparser': start
[13:05:19.118] [bmv2] [T] [thread 16893] [513.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:05:19.118] [bmv2] [D] [thread 16893] [513.0] [cxt 0] Deparsing header 'ethernet'
[13:05:19.118] [bmv2] [D] [thread 16893] [513.0] [cxt 0] Deparser 'deparser': end
[13:05:19.118] [bmv2] [D] [thread 16897] [513.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:05:19.118] [bmv2] [D] [thread 16892] [514.0] [cxt 0] Processing packet received on port 37
[13:05:19.118] [bmv2] [D] [thread 16892] [514.0] [cxt 0] Parser 'parser': start
[13:05:19.118] [bmv2] [D] [thread 16892] [514.0] [cxt 0] Parser 'parser' entering state 'start'
[13:05:19.118] [bmv2] [D] [thread 16892] [514.0] [cxt 0] Extracting header 'ethernet'
[13:05:19.118] [bmv2] [D] [thread 16892] [514.0] [cxt 0] Parser state 'start': key is 86dd
[13:05:19.118] [bmv2] [T] [thread 16892] [514.0] [cxt 0] Bytes parsed: 14
[13:05:19.118] [bmv2] [D] [thread 16892] [514.0] [cxt 0] Parser 'parser': end
[13:05:19.118] [bmv2] [D] [thread 16892] [514.0] [cxt 0] Pipeline 'ingress': start
[13:05:19.118] [bmv2] [T] [thread 16892] [514.0] [cxt 0] Applying table 'tbl_resist171'
[13:05:19.118] [bmv2] [D] [thread 16892] [514.0] [cxt 0] Looking up key:

[13:05:19.118] [bmv2] [D] [thread 16892] [514.0] [cxt 0] Table 'tbl_resist171': miss
[13:05:19.118] [bmv2] [D] [thread 16892] [514.0] [cxt 0] Action entry is resist171 - 
[13:05:19.118] [bmv2] [T] [thread 16892] [514.0] [cxt 0] Action resist171
[13:05:19.118] [bmv2] [T] [thread 16892] [514.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:05:19.118] [bmv2] [T] [thread 16892] [514.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:05:19.118] [bmv2] [T] [thread 16892] [514.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:05:19.118] [bmv2] [T] [thread 16892] [514.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:05:19.118] [bmv2] [T] [thread 16892] [514.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:05:19.118] [bmv2] [T] [thread 16892] [514.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:05:19.118] [bmv2] [D] [thread 16892] [514.0] [cxt 0] Pipeline 'ingress': end
[13:05:19.118] [bmv2] [D] [thread 16892] [514.0] [cxt 0] Egress port is 0
[13:05:19.118] [bmv2] [D] [thread 16893] [514.0] [cxt 0] Pipeline 'egress': start
[13:05:19.118] [bmv2] [T] [thread 16893] [514.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:05:19.118] [bmv2] [T] [thread 16893] [514.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:05:19.118] [bmv2] [D] [thread 16893] [514.0] [cxt 0] Pipeline 'egress': end
[13:05:19.119] [bmv2] [D] [thread 16893] [514.0] [cxt 0] Deparser 'deparser': start
[13:05:19.119] [bmv2] [T] [thread 16893] [514.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:05:19.119] [bmv2] [D] [thread 16893] [514.0] [cxt 0] Deparsing header 'ethernet'
[13:05:19.119] [bmv2] [D] [thread 16893] [514.0] [cxt 0] Deparser 'deparser': end
[13:05:19.119] [bmv2] [D] [thread 16897] [514.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:05:19.119] [bmv2] [D] [thread 16892] [515.0] [cxt 0] Processing packet received on port 49
[13:05:19.119] [bmv2] [D] [thread 16892] [515.0] [cxt 0] Parser 'parser': start
[13:05:19.119] [bmv2] [D] [thread 16892] [515.0] [cxt 0] Parser 'parser' entering state 'start'
[13:05:19.119] [bmv2] [D] [thread 16892] [515.0] [cxt 0] Extracting header 'ethernet'
[13:05:19.119] [bmv2] [D] [thread 16892] [515.0] [cxt 0] Parser state 'start': key is 86dd
[13:05:19.119] [bmv2] [T] [thread 16892] [515.0] [cxt 0] Bytes parsed: 14
[13:05:19.119] [bmv2] [D] [thread 16892] [515.0] [cxt 0] Parser 'parser': end
[13:05:19.119] [bmv2] [D] [thread 16892] [515.0] [cxt 0] Pipeline 'ingress': start
[13:05:19.119] [bmv2] [T] [thread 16892] [515.0] [cxt 0] Applying table 'tbl_resist171'
[13:05:19.119] [bmv2] [D] [thread 16892] [515.0] [cxt 0] Looking up key:

[13:05:19.119] [bmv2] [D] [thread 16892] [515.0] [cxt 0] Table 'tbl_resist171': miss
[13:05:19.119] [bmv2] [D] [thread 16892] [515.0] [cxt 0] Action entry is resist171 - 
[13:05:19.119] [bmv2] [T] [thread 16892] [515.0] [cxt 0] Action resist171
[13:05:19.119] [bmv2] [T] [thread 16892] [515.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:05:19.119] [bmv2] [T] [thread 16892] [515.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:05:19.119] [bmv2] [T] [thread 16892] [515.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:05:19.119] [bmv2] [T] [thread 16892] [515.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:05:19.119] [bmv2] [T] [thread 16892] [515.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:05:19.119] [bmv2] [T] [thread 16892] [515.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:05:19.119] [bmv2] [D] [thread 16892] [515.0] [cxt 0] Pipeline 'ingress': end
[13:05:19.119] [bmv2] [D] [thread 16892] [515.0] [cxt 0] Egress port is 0
[13:05:19.119] [bmv2] [D] [thread 16893] [515.0] [cxt 0] Pipeline 'egress': start
[13:05:19.119] [bmv2] [T] [thread 16893] [515.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:05:19.119] [bmv2] [T] [thread 16893] [515.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:05:19.119] [bmv2] [D] [thread 16893] [515.0] [cxt 0] Pipeline 'egress': end
[13:05:19.119] [bmv2] [D] [thread 16893] [515.0] [cxt 0] Deparser 'deparser': start
[13:05:19.119] [bmv2] [T] [thread 16893] [515.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:05:19.119] [bmv2] [D] [thread 16893] [515.0] [cxt 0] Deparsing header 'ethernet'
[13:05:19.119] [bmv2] [D] [thread 16893] [515.0] [cxt 0] Deparser 'deparser': end
[13:05:19.119] [bmv2] [D] [thread 16897] [515.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:07:30.163] [bmv2] [D] [thread 16892] [516.0] [cxt 0] Processing packet received on port 29
[13:07:30.163] [bmv2] [D] [thread 16892] [516.0] [cxt 0] Parser 'parser': start
[13:07:30.163] [bmv2] [D] [thread 16892] [516.0] [cxt 0] Parser 'parser' entering state 'start'
[13:07:30.163] [bmv2] [D] [thread 16892] [516.0] [cxt 0] Extracting header 'ethernet'
[13:07:30.163] [bmv2] [D] [thread 16892] [516.0] [cxt 0] Parser state 'start': key is 86dd
[13:07:30.163] [bmv2] [T] [thread 16892] [516.0] [cxt 0] Bytes parsed: 14
[13:07:30.163] [bmv2] [D] [thread 16892] [516.0] [cxt 0] Parser 'parser': end
[13:07:30.163] [bmv2] [D] [thread 16892] [516.0] [cxt 0] Pipeline 'ingress': start
[13:07:30.163] [bmv2] [T] [thread 16892] [516.0] [cxt 0] Applying table 'tbl_resist171'
[13:07:30.163] [bmv2] [D] [thread 16892] [516.0] [cxt 0] Looking up key:

[13:07:30.163] [bmv2] [D] [thread 16892] [516.0] [cxt 0] Table 'tbl_resist171': miss
[13:07:30.163] [bmv2] [D] [thread 16892] [516.0] [cxt 0] Action entry is resist171 - 
[13:07:30.163] [bmv2] [T] [thread 16892] [516.0] [cxt 0] Action resist171
[13:07:30.163] [bmv2] [T] [thread 16892] [516.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:07:30.163] [bmv2] [T] [thread 16892] [516.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:07:30.163] [bmv2] [T] [thread 16892] [516.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:07:30.163] [bmv2] [T] [thread 16892] [516.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:07:30.163] [bmv2] [T] [thread 16892] [516.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:07:30.163] [bmv2] [T] [thread 16892] [516.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:07:30.163] [bmv2] [D] [thread 16892] [516.0] [cxt 0] Pipeline 'ingress': end
[13:07:30.163] [bmv2] [D] [thread 16892] [516.0] [cxt 0] Egress port is 0
[13:07:30.164] [bmv2] [D] [thread 16892] [517.0] [cxt 0] Processing packet received on port 51
[13:07:30.164] [bmv2] [D] [thread 16892] [517.0] [cxt 0] Parser 'parser': start
[13:07:30.164] [bmv2] [D] [thread 16892] [517.0] [cxt 0] Parser 'parser' entering state 'start'
[13:07:30.164] [bmv2] [D] [thread 16892] [517.0] [cxt 0] Extracting header 'ethernet'
[13:07:30.164] [bmv2] [D] [thread 16892] [517.0] [cxt 0] Parser state 'start': key is 86dd
[13:07:30.164] [bmv2] [T] [thread 16892] [517.0] [cxt 0] Bytes parsed: 14
[13:07:30.164] [bmv2] [D] [thread 16892] [517.0] [cxt 0] Parser 'parser': end
[13:07:30.164] [bmv2] [D] [thread 16892] [517.0] [cxt 0] Pipeline 'ingress': start
[13:07:30.164] [bmv2] [T] [thread 16892] [517.0] [cxt 0] Applying table 'tbl_resist171'
[13:07:30.164] [bmv2] [D] [thread 16892] [517.0] [cxt 0] Looking up key:

[13:07:30.164] [bmv2] [D] [thread 16892] [517.0] [cxt 0] Table 'tbl_resist171': miss
[13:07:30.164] [bmv2] [D] [thread 16892] [517.0] [cxt 0] Action entry is resist171 - 
[13:07:30.164] [bmv2] [T] [thread 16892] [517.0] [cxt 0] Action resist171
[13:07:30.164] [bmv2] [T] [thread 16892] [517.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:07:30.164] [bmv2] [T] [thread 16892] [517.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:07:30.164] [bmv2] [T] [thread 16892] [517.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:07:30.164] [bmv2] [T] [thread 16892] [517.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:07:30.164] [bmv2] [T] [thread 16892] [517.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:07:30.164] [bmv2] [T] [thread 16892] [517.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:07:30.164] [bmv2] [D] [thread 16892] [517.0] [cxt 0] Pipeline 'ingress': end
[13:07:30.164] [bmv2] [D] [thread 16892] [517.0] [cxt 0] Egress port is 0
[13:07:30.164] [bmv2] [D] [thread 16893] [516.0] [cxt 0] Pipeline 'egress': start
[13:07:30.164] [bmv2] [T] [thread 16893] [516.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:07:30.164] [bmv2] [T] [thread 16893] [516.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:07:30.164] [bmv2] [D] [thread 16893] [516.0] [cxt 0] Pipeline 'egress': end
[13:07:30.164] [bmv2] [D] [thread 16893] [516.0] [cxt 0] Deparser 'deparser': start
[13:07:30.164] [bmv2] [T] [thread 16893] [516.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:07:30.164] [bmv2] [D] [thread 16893] [516.0] [cxt 0] Deparsing header 'ethernet'
[13:07:30.164] [bmv2] [D] [thread 16893] [516.0] [cxt 0] Deparser 'deparser': end
[13:07:30.164] [bmv2] [D] [thread 16893] [517.0] [cxt 0] Pipeline 'egress': start
[13:07:30.164] [bmv2] [T] [thread 16893] [517.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:07:30.164] [bmv2] [T] [thread 16893] [517.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:07:30.164] [bmv2] [D] [thread 16893] [517.0] [cxt 0] Pipeline 'egress': end
[13:07:30.164] [bmv2] [D] [thread 16893] [517.0] [cxt 0] Deparser 'deparser': start
[13:07:30.164] [bmv2] [T] [thread 16893] [517.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:07:30.164] [bmv2] [D] [thread 16893] [517.0] [cxt 0] Deparsing header 'ethernet'
[13:07:30.164] [bmv2] [D] [thread 16893] [517.0] [cxt 0] Deparser 'deparser': end
[13:07:30.164] [bmv2] [D] [thread 16897] [516.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:07:30.164] [bmv2] [D] [thread 16897] [517.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:18:25.524] [bmv2] [D] [thread 16892] [518.0] [cxt 0] Processing packet received on port 28
[13:18:25.524] [bmv2] [D] [thread 16892] [518.0] [cxt 0] Parser 'parser': start
[13:18:25.524] [bmv2] [D] [thread 16892] [518.0] [cxt 0] Parser 'parser' entering state 'start'
[13:18:25.524] [bmv2] [D] [thread 16892] [518.0] [cxt 0] Extracting header 'ethernet'
[13:18:25.525] [bmv2] [D] [thread 16892] [518.0] [cxt 0] Parser state 'start': key is 86dd
[13:18:25.525] [bmv2] [T] [thread 16892] [518.0] [cxt 0] Bytes parsed: 14
[13:18:25.525] [bmv2] [D] [thread 16892] [518.0] [cxt 0] Parser 'parser': end
[13:18:25.525] [bmv2] [D] [thread 16892] [518.0] [cxt 0] Pipeline 'ingress': start
[13:18:25.525] [bmv2] [T] [thread 16892] [518.0] [cxt 0] Applying table 'tbl_resist171'
[13:18:25.525] [bmv2] [D] [thread 16892] [518.0] [cxt 0] Looking up key:

[13:18:25.525] [bmv2] [D] [thread 16892] [518.0] [cxt 0] Table 'tbl_resist171': miss
[13:18:25.525] [bmv2] [D] [thread 16892] [518.0] [cxt 0] Action entry is resist171 - 
[13:18:25.525] [bmv2] [T] [thread 16892] [518.0] [cxt 0] Action resist171
[13:18:25.525] [bmv2] [T] [thread 16892] [518.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:18:25.525] [bmv2] [T] [thread 16892] [518.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:18:25.525] [bmv2] [T] [thread 16892] [518.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:18:25.525] [bmv2] [T] [thread 16892] [518.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:18:25.525] [bmv2] [T] [thread 16892] [518.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:18:25.525] [bmv2] [T] [thread 16892] [518.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:18:25.525] [bmv2] [D] [thread 16892] [518.0] [cxt 0] Pipeline 'ingress': end
[13:18:25.525] [bmv2] [D] [thread 16892] [518.0] [cxt 0] Egress port is 0
[13:18:25.525] [bmv2] [D] [thread 16893] [518.0] [cxt 0] Pipeline 'egress': start
[13:18:25.525] [bmv2] [T] [thread 16893] [518.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:18:25.525] [bmv2] [T] [thread 16893] [518.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:18:25.525] [bmv2] [D] [thread 16893] [518.0] [cxt 0] Pipeline 'egress': end
[13:18:25.525] [bmv2] [D] [thread 16893] [518.0] [cxt 0] Deparser 'deparser': start
[13:18:25.525] [bmv2] [T] [thread 16893] [518.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:18:25.525] [bmv2] [D] [thread 16893] [518.0] [cxt 0] Deparsing header 'ethernet'
[13:18:25.525] [bmv2] [D] [thread 16893] [518.0] [cxt 0] Deparser 'deparser': end
[13:18:25.525] [bmv2] [D] [thread 16897] [518.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:20:36.599] [bmv2] [D] [thread 16892] [519.0] [cxt 0] Processing packet received on port 16
[13:20:36.599] [bmv2] [D] [thread 16892] [519.0] [cxt 0] Parser 'parser': start
[13:20:36.599] [bmv2] [D] [thread 16892] [519.0] [cxt 0] Parser 'parser' entering state 'start'
[13:20:36.599] [bmv2] [D] [thread 16892] [519.0] [cxt 0] Extracting header 'ethernet'
[13:20:36.599] [bmv2] [D] [thread 16892] [519.0] [cxt 0] Parser state 'start': key is 86dd
[13:20:36.599] [bmv2] [T] [thread 16892] [519.0] [cxt 0] Bytes parsed: 14
[13:20:36.599] [bmv2] [D] [thread 16892] [519.0] [cxt 0] Parser 'parser': end
[13:20:36.599] [bmv2] [D] [thread 16892] [519.0] [cxt 0] Pipeline 'ingress': start
[13:20:36.599] [bmv2] [T] [thread 16892] [519.0] [cxt 0] Applying table 'tbl_resist171'
[13:20:36.599] [bmv2] [D] [thread 16892] [519.0] [cxt 0] Looking up key:

[13:20:36.599] [bmv2] [D] [thread 16892] [519.0] [cxt 0] Table 'tbl_resist171': miss
[13:20:36.599] [bmv2] [D] [thread 16892] [519.0] [cxt 0] Action entry is resist171 - 
[13:20:36.599] [bmv2] [T] [thread 16892] [519.0] [cxt 0] Action resist171
[13:20:36.599] [bmv2] [T] [thread 16892] [519.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:20:36.599] [bmv2] [T] [thread 16892] [519.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:20:36.599] [bmv2] [T] [thread 16892] [519.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:20:36.599] [bmv2] [T] [thread 16892] [519.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:20:36.599] [bmv2] [T] [thread 16892] [519.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:20:36.599] [bmv2] [T] [thread 16892] [519.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:20:36.599] [bmv2] [D] [thread 16892] [519.0] [cxt 0] Pipeline 'ingress': end
[13:20:36.599] [bmv2] [D] [thread 16892] [519.0] [cxt 0] Egress port is 0
[13:20:36.599] [bmv2] [D] [thread 16893] [519.0] [cxt 0] Pipeline 'egress': start
[13:20:36.599] [bmv2] [T] [thread 16893] [519.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:20:36.599] [bmv2] [T] [thread 16893] [519.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:20:36.599] [bmv2] [D] [thread 16893] [519.0] [cxt 0] Pipeline 'egress': end
[13:20:36.599] [bmv2] [D] [thread 16893] [519.0] [cxt 0] Deparser 'deparser': start
[13:20:36.599] [bmv2] [T] [thread 16893] [519.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:20:36.599] [bmv2] [D] [thread 16893] [519.0] [cxt 0] Deparsing header 'ethernet'
[13:20:36.599] [bmv2] [D] [thread 16893] [519.0] [cxt 0] Deparser 'deparser': end
[13:20:36.599] [bmv2] [D] [thread 16897] [519.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:22:47.689] [bmv2] [D] [thread 16892] [520.0] [cxt 0] Processing packet received on port 40
[13:22:47.689] [bmv2] [D] [thread 16892] [520.0] [cxt 0] Parser 'parser': start
[13:22:47.690] [bmv2] [D] [thread 16892] [520.0] [cxt 0] Parser 'parser' entering state 'start'
[13:22:47.690] [bmv2] [D] [thread 16892] [520.0] [cxt 0] Extracting header 'ethernet'
[13:22:47.690] [bmv2] [D] [thread 16892] [520.0] [cxt 0] Parser state 'start': key is 86dd
[13:22:47.690] [bmv2] [T] [thread 16892] [520.0] [cxt 0] Bytes parsed: 14
[13:22:47.690] [bmv2] [D] [thread 16892] [520.0] [cxt 0] Parser 'parser': end
[13:22:47.690] [bmv2] [D] [thread 16892] [520.0] [cxt 0] Pipeline 'ingress': start
[13:22:47.690] [bmv2] [T] [thread 16892] [520.0] [cxt 0] Applying table 'tbl_resist171'
[13:22:47.690] [bmv2] [D] [thread 16892] [520.0] [cxt 0] Looking up key:

[13:22:47.690] [bmv2] [D] [thread 16892] [520.0] [cxt 0] Table 'tbl_resist171': miss
[13:22:47.690] [bmv2] [D] [thread 16892] [520.0] [cxt 0] Action entry is resist171 - 
[13:22:47.690] [bmv2] [T] [thread 16892] [520.0] [cxt 0] Action resist171
[13:22:47.690] [bmv2] [T] [thread 16892] [520.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:22:47.690] [bmv2] [T] [thread 16892] [520.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:22:47.690] [bmv2] [T] [thread 16892] [520.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:22:47.690] [bmv2] [T] [thread 16892] [520.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:22:47.690] [bmv2] [T] [thread 16892] [520.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:22:47.690] [bmv2] [T] [thread 16892] [520.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:22:47.690] [bmv2] [D] [thread 16892] [520.0] [cxt 0] Pipeline 'ingress': end
[13:22:47.690] [bmv2] [D] [thread 16892] [520.0] [cxt 0] Egress port is 0
[13:22:47.690] [bmv2] [D] [thread 16893] [520.0] [cxt 0] Pipeline 'egress': start
[13:22:47.690] [bmv2] [T] [thread 16893] [520.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:22:47.690] [bmv2] [T] [thread 16893] [520.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:22:47.690] [bmv2] [D] [thread 16893] [520.0] [cxt 0] Pipeline 'egress': end
[13:22:47.690] [bmv2] [D] [thread 16893] [520.0] [cxt 0] Deparser 'deparser': start
[13:22:47.690] [bmv2] [T] [thread 16893] [520.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:22:47.690] [bmv2] [D] [thread 16893] [520.0] [cxt 0] Deparsing header 'ethernet'
[13:22:47.690] [bmv2] [D] [thread 16893] [520.0] [cxt 0] Deparser 'deparser': end
[13:22:47.690] [bmv2] [D] [thread 16897] [520.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:24:58.741] [bmv2] [D] [thread 16892] [521.0] [cxt 0] Processing packet received on port 20
[13:24:58.741] [bmv2] [D] [thread 16892] [521.0] [cxt 0] Parser 'parser': start
[13:24:58.741] [bmv2] [D] [thread 16892] [521.0] [cxt 0] Parser 'parser' entering state 'start'
[13:24:58.741] [bmv2] [D] [thread 16892] [521.0] [cxt 0] Extracting header 'ethernet'
[13:24:58.741] [bmv2] [D] [thread 16892] [521.0] [cxt 0] Parser state 'start': key is 86dd
[13:24:58.741] [bmv2] [T] [thread 16892] [521.0] [cxt 0] Bytes parsed: 14
[13:24:58.741] [bmv2] [D] [thread 16892] [521.0] [cxt 0] Parser 'parser': end
[13:24:58.741] [bmv2] [D] [thread 16892] [521.0] [cxt 0] Pipeline 'ingress': start
[13:24:58.741] [bmv2] [T] [thread 16892] [521.0] [cxt 0] Applying table 'tbl_resist171'
[13:24:58.741] [bmv2] [D] [thread 16892] [521.0] [cxt 0] Looking up key:

[13:24:58.741] [bmv2] [D] [thread 16892] [521.0] [cxt 0] Table 'tbl_resist171': miss
[13:24:58.741] [bmv2] [D] [thread 16892] [521.0] [cxt 0] Action entry is resist171 - 
[13:24:58.741] [bmv2] [T] [thread 16892] [521.0] [cxt 0] Action resist171
[13:24:58.741] [bmv2] [T] [thread 16892] [521.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:24:58.741] [bmv2] [T] [thread 16892] [521.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:24:58.741] [bmv2] [T] [thread 16892] [521.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:24:58.741] [bmv2] [T] [thread 16892] [521.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:24:58.741] [bmv2] [T] [thread 16892] [521.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:24:58.741] [bmv2] [T] [thread 16892] [521.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:24:58.741] [bmv2] [D] [thread 16892] [521.0] [cxt 0] Pipeline 'ingress': end
[13:24:58.741] [bmv2] [D] [thread 16892] [521.0] [cxt 0] Egress port is 0
[13:24:58.741] [bmv2] [D] [thread 16893] [521.0] [cxt 0] Pipeline 'egress': start
[13:24:58.741] [bmv2] [T] [thread 16893] [521.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:24:58.741] [bmv2] [T] [thread 16893] [521.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:24:58.741] [bmv2] [D] [thread 16893] [521.0] [cxt 0] Pipeline 'egress': end
[13:24:58.742] [bmv2] [D] [thread 16893] [521.0] [cxt 0] Deparser 'deparser': start
[13:24:58.742] [bmv2] [T] [thread 16893] [521.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:24:58.742] [bmv2] [D] [thread 16893] [521.0] [cxt 0] Deparsing header 'ethernet'
[13:24:58.742] [bmv2] [D] [thread 16893] [521.0] [cxt 0] Deparser 'deparser': end
[13:24:58.742] [bmv2] [D] [thread 16897] [521.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:24:58.744] [bmv2] [D] [thread 16892] [522.0] [cxt 0] Processing packet received on port 19
[13:24:58.744] [bmv2] [D] [thread 16892] [522.0] [cxt 0] Parser 'parser': start
[13:24:58.744] [bmv2] [D] [thread 16892] [522.0] [cxt 0] Parser 'parser' entering state 'start'
[13:24:58.744] [bmv2] [D] [thread 16892] [522.0] [cxt 0] Extracting header 'ethernet'
[13:24:58.744] [bmv2] [D] [thread 16892] [522.0] [cxt 0] Parser state 'start': key is 86dd
[13:24:58.744] [bmv2] [T] [thread 16892] [522.0] [cxt 0] Bytes parsed: 14
[13:24:58.744] [bmv2] [D] [thread 16892] [522.0] [cxt 0] Parser 'parser': end
[13:24:58.744] [bmv2] [D] [thread 16892] [522.0] [cxt 0] Pipeline 'ingress': start
[13:24:58.744] [bmv2] [T] [thread 16892] [522.0] [cxt 0] Applying table 'tbl_resist171'
[13:24:58.744] [bmv2] [D] [thread 16892] [522.0] [cxt 0] Looking up key:

[13:24:58.744] [bmv2] [D] [thread 16892] [522.0] [cxt 0] Table 'tbl_resist171': miss
[13:24:58.744] [bmv2] [D] [thread 16892] [522.0] [cxt 0] Action entry is resist171 - 
[13:24:58.744] [bmv2] [T] [thread 16892] [522.0] [cxt 0] Action resist171
[13:24:58.744] [bmv2] [T] [thread 16892] [522.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:24:58.744] [bmv2] [T] [thread 16892] [522.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:24:58.744] [bmv2] [T] [thread 16892] [522.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:24:58.744] [bmv2] [T] [thread 16892] [522.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:24:58.745] [bmv2] [T] [thread 16892] [522.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:24:58.745] [bmv2] [T] [thread 16892] [522.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:24:58.745] [bmv2] [D] [thread 16892] [522.0] [cxt 0] Pipeline 'ingress': end
[13:24:58.745] [bmv2] [D] [thread 16892] [522.0] [cxt 0] Egress port is 0
[13:24:58.745] [bmv2] [D] [thread 16893] [522.0] [cxt 0] Pipeline 'egress': start
[13:24:58.745] [bmv2] [T] [thread 16893] [522.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:24:58.745] [bmv2] [T] [thread 16893] [522.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:24:58.745] [bmv2] [D] [thread 16893] [522.0] [cxt 0] Pipeline 'egress': end
[13:24:58.745] [bmv2] [D] [thread 16893] [522.0] [cxt 0] Deparser 'deparser': start
[13:24:58.745] [bmv2] [T] [thread 16893] [522.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:24:58.745] [bmv2] [D] [thread 16893] [522.0] [cxt 0] Deparsing header 'ethernet'
[13:24:58.745] [bmv2] [D] [thread 16893] [522.0] [cxt 0] Deparser 'deparser': end
[13:24:58.745] [bmv2] [D] [thread 16897] [522.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:27:09.813] [bmv2] [D] [thread 16892] [523.0] [cxt 0] Processing packet received on port 21
[13:27:09.813] [bmv2] [D] [thread 16892] [523.0] [cxt 0] Parser 'parser': start
[13:27:09.813] [bmv2] [D] [thread 16892] [523.0] [cxt 0] Parser 'parser' entering state 'start'
[13:27:09.813] [bmv2] [D] [thread 16892] [523.0] [cxt 0] Extracting header 'ethernet'
[13:27:09.813] [bmv2] [D] [thread 16892] [523.0] [cxt 0] Parser state 'start': key is 86dd
[13:27:09.813] [bmv2] [T] [thread 16892] [523.0] [cxt 0] Bytes parsed: 14
[13:27:09.813] [bmv2] [D] [thread 16892] [523.0] [cxt 0] Parser 'parser': end
[13:27:09.813] [bmv2] [D] [thread 16892] [523.0] [cxt 0] Pipeline 'ingress': start
[13:27:09.813] [bmv2] [T] [thread 16892] [523.0] [cxt 0] Applying table 'tbl_resist171'
[13:27:09.813] [bmv2] [D] [thread 16892] [523.0] [cxt 0] Looking up key:

[13:27:09.813] [bmv2] [D] [thread 16892] [523.0] [cxt 0] Table 'tbl_resist171': miss
[13:27:09.813] [bmv2] [D] [thread 16892] [523.0] [cxt 0] Action entry is resist171 - 
[13:27:09.813] [bmv2] [T] [thread 16892] [523.0] [cxt 0] Action resist171
[13:27:09.813] [bmv2] [T] [thread 16892] [523.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:27:09.813] [bmv2] [T] [thread 16892] [523.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:27:09.813] [bmv2] [T] [thread 16892] [523.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:27:09.813] [bmv2] [T] [thread 16892] [523.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:27:09.813] [bmv2] [T] [thread 16892] [523.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:27:09.813] [bmv2] [T] [thread 16892] [523.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:27:09.813] [bmv2] [D] [thread 16892] [523.0] [cxt 0] Pipeline 'ingress': end
[13:27:09.813] [bmv2] [D] [thread 16892] [523.0] [cxt 0] Egress port is 0
[13:27:09.813] [bmv2] [D] [thread 16892] [524.0] [cxt 0] Processing packet received on port 27
[13:27:09.813] [bmv2] [D] [thread 16892] [524.0] [cxt 0] Parser 'parser': start
[13:27:09.813] [bmv2] [D] [thread 16892] [524.0] [cxt 0] Parser 'parser' entering state 'start'
[13:27:09.813] [bmv2] [D] [thread 16892] [524.0] [cxt 0] Extracting header 'ethernet'
[13:27:09.813] [bmv2] [D] [thread 16892] [524.0] [cxt 0] Parser state 'start': key is 86dd
[13:27:09.814] [bmv2] [T] [thread 16892] [524.0] [cxt 0] Bytes parsed: 14
[13:27:09.814] [bmv2] [D] [thread 16892] [524.0] [cxt 0] Parser 'parser': end
[13:27:09.814] [bmv2] [D] [thread 16892] [524.0] [cxt 0] Pipeline 'ingress': start
[13:27:09.814] [bmv2] [T] [thread 16892] [524.0] [cxt 0] Applying table 'tbl_resist171'
[13:27:09.814] [bmv2] [D] [thread 16892] [524.0] [cxt 0] Looking up key:

[13:27:09.814] [bmv2] [D] [thread 16892] [524.0] [cxt 0] Table 'tbl_resist171': miss
[13:27:09.814] [bmv2] [D] [thread 16892] [524.0] [cxt 0] Action entry is resist171 - 
[13:27:09.814] [bmv2] [T] [thread 16892] [524.0] [cxt 0] Action resist171
[13:27:09.814] [bmv2] [T] [thread 16892] [524.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:27:09.814] [bmv2] [T] [thread 16892] [524.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:27:09.814] [bmv2] [T] [thread 16892] [524.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:27:09.814] [bmv2] [T] [thread 16892] [524.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:27:09.814] [bmv2] [T] [thread 16892] [524.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:27:09.814] [bmv2] [T] [thread 16892] [524.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:27:09.814] [bmv2] [D] [thread 16892] [524.0] [cxt 0] Pipeline 'ingress': end
[13:27:09.814] [bmv2] [D] [thread 16892] [524.0] [cxt 0] Egress port is 0
[13:27:09.814] [bmv2] [D] [thread 16892] [525.0] [cxt 0] Processing packet received on port 30
[13:27:09.814] [bmv2] [D] [thread 16892] [525.0] [cxt 0] Parser 'parser': start
[13:27:09.814] [bmv2] [D] [thread 16892] [525.0] [cxt 0] Parser 'parser' entering state 'start'
[13:27:09.814] [bmv2] [D] [thread 16892] [525.0] [cxt 0] Extracting header 'ethernet'
[13:27:09.814] [bmv2] [D] [thread 16892] [525.0] [cxt 0] Parser state 'start': key is 86dd
[13:27:09.814] [bmv2] [T] [thread 16892] [525.0] [cxt 0] Bytes parsed: 14
[13:27:09.814] [bmv2] [D] [thread 16892] [525.0] [cxt 0] Parser 'parser': end
[13:27:09.814] [bmv2] [D] [thread 16892] [525.0] [cxt 0] Pipeline 'ingress': start
[13:27:09.814] [bmv2] [T] [thread 16892] [525.0] [cxt 0] Applying table 'tbl_resist171'
[13:27:09.814] [bmv2] [D] [thread 16892] [525.0] [cxt 0] Looking up key:

[13:27:09.814] [bmv2] [D] [thread 16892] [525.0] [cxt 0] Table 'tbl_resist171': miss
[13:27:09.814] [bmv2] [D] [thread 16892] [525.0] [cxt 0] Action entry is resist171 - 
[13:27:09.814] [bmv2] [T] [thread 16892] [525.0] [cxt 0] Action resist171
[13:27:09.814] [bmv2] [T] [thread 16892] [525.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:27:09.814] [bmv2] [T] [thread 16892] [525.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:27:09.814] [bmv2] [T] [thread 16892] [525.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:27:09.814] [bmv2] [T] [thread 16892] [525.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:27:09.814] [bmv2] [T] [thread 16892] [525.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:27:09.814] [bmv2] [T] [thread 16892] [525.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:27:09.814] [bmv2] [D] [thread 16892] [525.0] [cxt 0] Pipeline 'ingress': end
[13:27:09.814] [bmv2] [D] [thread 16892] [525.0] [cxt 0] Egress port is 0
[13:27:09.816] [bmv2] [D] [thread 16893] [523.0] [cxt 0] Pipeline 'egress': start
[13:27:09.816] [bmv2] [T] [thread 16893] [523.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:27:09.816] [bmv2] [T] [thread 16893] [523.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:27:09.816] [bmv2] [D] [thread 16893] [523.0] [cxt 0] Pipeline 'egress': end
[13:27:09.816] [bmv2] [D] [thread 16893] [523.0] [cxt 0] Deparser 'deparser': start
[13:27:09.816] [bmv2] [T] [thread 16893] [523.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:27:09.816] [bmv2] [D] [thread 16893] [523.0] [cxt 0] Deparsing header 'ethernet'
[13:27:09.816] [bmv2] [D] [thread 16893] [523.0] [cxt 0] Deparser 'deparser': end
[13:27:09.816] [bmv2] [D] [thread 16893] [524.0] [cxt 0] Pipeline 'egress': start
[13:27:09.816] [bmv2] [T] [thread 16893] [524.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:27:09.816] [bmv2] [T] [thread 16893] [524.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:27:09.816] [bmv2] [D] [thread 16893] [524.0] [cxt 0] Pipeline 'egress': end
[13:27:09.816] [bmv2] [D] [thread 16893] [524.0] [cxt 0] Deparser 'deparser': start
[13:27:09.816] [bmv2] [T] [thread 16893] [524.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:27:09.816] [bmv2] [D] [thread 16893] [524.0] [cxt 0] Deparsing header 'ethernet'
[13:27:09.816] [bmv2] [D] [thread 16893] [524.0] [cxt 0] Deparser 'deparser': end
[13:27:09.816] [bmv2] [D] [thread 16893] [525.0] [cxt 0] Pipeline 'egress': start
[13:27:09.816] [bmv2] [T] [thread 16893] [525.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:27:09.816] [bmv2] [T] [thread 16893] [525.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:27:09.816] [bmv2] [D] [thread 16893] [525.0] [cxt 0] Pipeline 'egress': end
[13:27:09.816] [bmv2] [D] [thread 16893] [525.0] [cxt 0] Deparser 'deparser': start
[13:27:09.816] [bmv2] [T] [thread 16893] [525.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:27:09.816] [bmv2] [D] [thread 16897] [523.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:27:09.817] [bmv2] [D] [thread 16897] [524.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:27:09.816] [bmv2] [D] [thread 16893] [525.0] [cxt 0] Deparsing header 'ethernet'
[13:27:09.817] [bmv2] [D] [thread 16893] [525.0] [cxt 0] Deparser 'deparser': end
[13:27:09.818] [bmv2] [D] [thread 16892] [526.0] [cxt 0] Processing packet received on port 36
[13:27:09.818] [bmv2] [D] [thread 16892] [526.0] [cxt 0] Parser 'parser': start
[13:27:09.818] [bmv2] [D] [thread 16892] [526.0] [cxt 0] Parser 'parser' entering state 'start'
[13:27:09.818] [bmv2] [D] [thread 16892] [526.0] [cxt 0] Extracting header 'ethernet'
[13:27:09.818] [bmv2] [D] [thread 16892] [526.0] [cxt 0] Parser state 'start': key is 86dd
[13:27:09.818] [bmv2] [T] [thread 16892] [526.0] [cxt 0] Bytes parsed: 14
[13:27:09.818] [bmv2] [D] [thread 16892] [526.0] [cxt 0] Parser 'parser': end
[13:27:09.818] [bmv2] [D] [thread 16892] [526.0] [cxt 0] Pipeline 'ingress': start
[13:27:09.818] [bmv2] [T] [thread 16892] [526.0] [cxt 0] Applying table 'tbl_resist171'
[13:27:09.818] [bmv2] [D] [thread 16892] [526.0] [cxt 0] Looking up key:

[13:27:09.818] [bmv2] [D] [thread 16892] [526.0] [cxt 0] Table 'tbl_resist171': miss
[13:27:09.818] [bmv2] [D] [thread 16892] [526.0] [cxt 0] Action entry is resist171 - 
[13:27:09.818] [bmv2] [T] [thread 16892] [526.0] [cxt 0] Action resist171
[13:27:09.818] [bmv2] [T] [thread 16892] [526.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:27:09.818] [bmv2] [T] [thread 16892] [526.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:27:09.818] [bmv2] [T] [thread 16892] [526.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:27:09.818] [bmv2] [T] [thread 16892] [526.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:27:09.818] [bmv2] [T] [thread 16892] [526.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:27:09.818] [bmv2] [T] [thread 16892] [526.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:27:09.818] [bmv2] [D] [thread 16892] [526.0] [cxt 0] Pipeline 'ingress': end
[13:27:09.818] [bmv2] [D] [thread 16892] [526.0] [cxt 0] Egress port is 0
[13:27:09.818] [bmv2] [D] [thread 16893] [526.0] [cxt 0] Pipeline 'egress': start
[13:27:09.818] [bmv2] [T] [thread 16893] [526.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:27:09.818] [bmv2] [T] [thread 16893] [526.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:27:09.818] [bmv2] [D] [thread 16893] [526.0] [cxt 0] Pipeline 'egress': end
[13:27:09.818] [bmv2] [D] [thread 16893] [526.0] [cxt 0] Deparser 'deparser': start
[13:27:09.818] [bmv2] [T] [thread 16893] [526.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:27:09.818] [bmv2] [D] [thread 16893] [526.0] [cxt 0] Deparsing header 'ethernet'
[13:27:09.818] [bmv2] [D] [thread 16893] [526.0] [cxt 0] Deparser 'deparser': end
[13:27:09.818] [bmv2] [D] [thread 16897] [525.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:27:09.818] [bmv2] [D] [thread 16897] [526.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:29:20.892] [bmv2] [D] [thread 16892] [527.0] [cxt 0] Processing packet received on port 41
[13:29:20.892] [bmv2] [D] [thread 16892] [527.0] [cxt 0] Parser 'parser': start
[13:29:20.892] [bmv2] [D] [thread 16892] [527.0] [cxt 0] Parser 'parser' entering state 'start'
[13:29:20.892] [bmv2] [D] [thread 16892] [527.0] [cxt 0] Extracting header 'ethernet'
[13:29:20.892] [bmv2] [D] [thread 16892] [527.0] [cxt 0] Parser state 'start': key is 86dd
[13:29:20.892] [bmv2] [T] [thread 16892] [527.0] [cxt 0] Bytes parsed: 14
[13:29:20.892] [bmv2] [D] [thread 16892] [527.0] [cxt 0] Parser 'parser': end
[13:29:20.892] [bmv2] [D] [thread 16892] [527.0] [cxt 0] Pipeline 'ingress': start
[13:29:20.892] [bmv2] [T] [thread 16892] [527.0] [cxt 0] Applying table 'tbl_resist171'
[13:29:20.892] [bmv2] [D] [thread 16892] [527.0] [cxt 0] Looking up key:

[13:29:20.892] [bmv2] [D] [thread 16892] [527.0] [cxt 0] Table 'tbl_resist171': miss
[13:29:20.892] [bmv2] [D] [thread 16892] [527.0] [cxt 0] Action entry is resist171 - 
[13:29:20.892] [bmv2] [T] [thread 16892] [527.0] [cxt 0] Action resist171
[13:29:20.892] [bmv2] [T] [thread 16892] [527.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:29:20.892] [bmv2] [T] [thread 16892] [527.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:29:20.892] [bmv2] [T] [thread 16892] [527.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:29:20.892] [bmv2] [T] [thread 16892] [527.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:29:20.892] [bmv2] [T] [thread 16892] [527.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:29:20.892] [bmv2] [T] [thread 16892] [527.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:29:20.892] [bmv2] [D] [thread 16892] [527.0] [cxt 0] Pipeline 'ingress': end
[13:29:20.892] [bmv2] [D] [thread 16892] [527.0] [cxt 0] Egress port is 0
[13:29:20.893] [bmv2] [D] [thread 16893] [527.0] [cxt 0] Pipeline 'egress': start
[13:29:20.893] [bmv2] [T] [thread 16893] [527.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:29:20.893] [bmv2] [T] [thread 16893] [527.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:29:20.893] [bmv2] [D] [thread 16893] [527.0] [cxt 0] Pipeline 'egress': end
[13:29:20.893] [bmv2] [D] [thread 16893] [527.0] [cxt 0] Deparser 'deparser': start
[13:29:20.893] [bmv2] [T] [thread 16893] [527.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:29:20.893] [bmv2] [D] [thread 16893] [527.0] [cxt 0] Deparsing header 'ethernet'
[13:29:20.893] [bmv2] [D] [thread 16893] [527.0] [cxt 0] Deparser 'deparser': end
[13:29:20.893] [bmv2] [D] [thread 16897] [527.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:29:20.900] [bmv2] [D] [thread 16892] [528.0] [cxt 0] Processing packet received on port 3
[13:29:20.900] [bmv2] [D] [thread 16892] [528.0] [cxt 0] Parser 'parser': start
[13:29:20.900] [bmv2] [D] [thread 16892] [528.0] [cxt 0] Parser 'parser' entering state 'start'
[13:29:20.900] [bmv2] [D] [thread 16892] [528.0] [cxt 0] Extracting header 'ethernet'
[13:29:20.900] [bmv2] [D] [thread 16892] [528.0] [cxt 0] Parser state 'start': key is 86dd
[13:29:20.900] [bmv2] [T] [thread 16892] [528.0] [cxt 0] Bytes parsed: 14
[13:29:20.900] [bmv2] [D] [thread 16892] [528.0] [cxt 0] Parser 'parser': end
[13:29:20.900] [bmv2] [D] [thread 16892] [528.0] [cxt 0] Pipeline 'ingress': start
[13:29:20.900] [bmv2] [T] [thread 16892] [528.0] [cxt 0] Applying table 'tbl_resist171'
[13:29:20.900] [bmv2] [D] [thread 16892] [528.0] [cxt 0] Looking up key:

[13:29:20.900] [bmv2] [D] [thread 16892] [528.0] [cxt 0] Table 'tbl_resist171': miss
[13:29:20.900] [bmv2] [D] [thread 16892] [528.0] [cxt 0] Action entry is resist171 - 
[13:29:20.900] [bmv2] [T] [thread 16892] [528.0] [cxt 0] Action resist171
[13:29:20.900] [bmv2] [T] [thread 16892] [528.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:29:20.900] [bmv2] [T] [thread 16892] [528.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:29:20.900] [bmv2] [T] [thread 16892] [528.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:29:20.900] [bmv2] [T] [thread 16892] [528.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:29:20.900] [bmv2] [T] [thread 16892] [528.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:29:20.900] [bmv2] [T] [thread 16892] [528.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:29:20.900] [bmv2] [D] [thread 16892] [528.0] [cxt 0] Pipeline 'ingress': end
[13:29:20.900] [bmv2] [D] [thread 16892] [528.0] [cxt 0] Egress port is 0
[13:29:20.900] [bmv2] [D] [thread 16893] [528.0] [cxt 0] Pipeline 'egress': start
[13:29:20.900] [bmv2] [T] [thread 16893] [528.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:29:20.900] [bmv2] [T] [thread 16893] [528.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:29:20.900] [bmv2] [D] [thread 16893] [528.0] [cxt 0] Pipeline 'egress': end
[13:29:20.900] [bmv2] [D] [thread 16893] [528.0] [cxt 0] Deparser 'deparser': start
[13:29:20.900] [bmv2] [T] [thread 16893] [528.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:29:20.900] [bmv2] [D] [thread 16893] [528.0] [cxt 0] Deparsing header 'ethernet'
[13:29:20.900] [bmv2] [D] [thread 16893] [528.0] [cxt 0] Deparser 'deparser': end
[13:29:20.900] [bmv2] [D] [thread 16897] [528.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:29:20.903] [bmv2] [D] [thread 16892] [529.0] [cxt 0] Processing packet received on port 47
[13:29:20.903] [bmv2] [D] [thread 16892] [529.0] [cxt 0] Parser 'parser': start
[13:29:20.903] [bmv2] [D] [thread 16892] [529.0] [cxt 0] Parser 'parser' entering state 'start'
[13:29:20.903] [bmv2] [D] [thread 16892] [529.0] [cxt 0] Extracting header 'ethernet'
[13:29:20.903] [bmv2] [D] [thread 16892] [529.0] [cxt 0] Parser state 'start': key is 86dd
[13:29:20.905] [bmv2] [T] [thread 16892] [529.0] [cxt 0] Bytes parsed: 14
[13:29:20.905] [bmv2] [D] [thread 16892] [529.0] [cxt 0] Parser 'parser': end
[13:29:20.905] [bmv2] [D] [thread 16892] [529.0] [cxt 0] Pipeline 'ingress': start
[13:29:20.905] [bmv2] [T] [thread 16892] [529.0] [cxt 0] Applying table 'tbl_resist171'
[13:29:20.905] [bmv2] [D] [thread 16892] [529.0] [cxt 0] Looking up key:

[13:29:20.905] [bmv2] [D] [thread 16892] [529.0] [cxt 0] Table 'tbl_resist171': miss
[13:29:20.906] [bmv2] [D] [thread 16892] [529.0] [cxt 0] Action entry is resist171 - 
[13:29:20.906] [bmv2] [T] [thread 16892] [529.0] [cxt 0] Action resist171
[13:29:20.906] [bmv2] [T] [thread 16892] [529.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:29:20.906] [bmv2] [T] [thread 16892] [529.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:29:20.906] [bmv2] [T] [thread 16892] [529.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:29:20.906] [bmv2] [T] [thread 16892] [529.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:29:20.906] [bmv2] [T] [thread 16892] [529.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:29:20.906] [bmv2] [T] [thread 16892] [529.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:29:20.906] [bmv2] [D] [thread 16892] [529.0] [cxt 0] Pipeline 'ingress': end
[13:29:20.906] [bmv2] [D] [thread 16892] [529.0] [cxt 0] Egress port is 0
[13:29:20.906] [bmv2] [D] [thread 16893] [529.0] [cxt 0] Pipeline 'egress': start
[13:29:20.906] [bmv2] [T] [thread 16893] [529.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:29:20.906] [bmv2] [T] [thread 16893] [529.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:29:20.906] [bmv2] [D] [thread 16893] [529.0] [cxt 0] Pipeline 'egress': end
[13:29:20.906] [bmv2] [D] [thread 16893] [529.0] [cxt 0] Deparser 'deparser': start
[13:29:20.906] [bmv2] [T] [thread 16893] [529.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:29:20.906] [bmv2] [D] [thread 16893] [529.0] [cxt 0] Deparsing header 'ethernet'
[13:29:20.906] [bmv2] [D] [thread 16893] [529.0] [cxt 0] Deparser 'deparser': end
[13:29:20.906] [bmv2] [D] [thread 16897] [529.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:31:31.962] [bmv2] [D] [thread 16892] [530.0] [cxt 0] Processing packet received on port 31
[13:31:31.962] [bmv2] [D] [thread 16892] [530.0] [cxt 0] Parser 'parser': start
[13:31:31.962] [bmv2] [D] [thread 16892] [530.0] [cxt 0] Parser 'parser' entering state 'start'
[13:31:31.962] [bmv2] [D] [thread 16892] [530.0] [cxt 0] Extracting header 'ethernet'
[13:31:31.962] [bmv2] [D] [thread 16892] [530.0] [cxt 0] Parser state 'start': key is 86dd
[13:31:31.962] [bmv2] [T] [thread 16892] [530.0] [cxt 0] Bytes parsed: 14
[13:31:31.962] [bmv2] [D] [thread 16892] [530.0] [cxt 0] Parser 'parser': end
[13:31:31.962] [bmv2] [D] [thread 16892] [530.0] [cxt 0] Pipeline 'ingress': start
[13:31:31.962] [bmv2] [T] [thread 16892] [530.0] [cxt 0] Applying table 'tbl_resist171'
[13:31:31.962] [bmv2] [D] [thread 16892] [530.0] [cxt 0] Looking up key:

[13:31:31.962] [bmv2] [D] [thread 16892] [530.0] [cxt 0] Table 'tbl_resist171': miss
[13:31:31.962] [bmv2] [D] [thread 16892] [530.0] [cxt 0] Action entry is resist171 - 
[13:31:31.962] [bmv2] [T] [thread 16892] [530.0] [cxt 0] Action resist171
[13:31:31.962] [bmv2] [T] [thread 16892] [530.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:31:31.962] [bmv2] [T] [thread 16892] [530.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:31:31.962] [bmv2] [T] [thread 16892] [530.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:31:31.962] [bmv2] [T] [thread 16892] [530.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:31:31.962] [bmv2] [T] [thread 16892] [530.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:31:31.962] [bmv2] [T] [thread 16892] [530.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:31:31.962] [bmv2] [D] [thread 16892] [530.0] [cxt 0] Pipeline 'ingress': end
[13:31:31.962] [bmv2] [D] [thread 16892] [530.0] [cxt 0] Egress port is 0
[13:31:31.963] [bmv2] [D] [thread 16892] [531.0] [cxt 0] Processing packet received on port 34
[13:31:31.963] [bmv2] [D] [thread 16892] [531.0] [cxt 0] Parser 'parser': start
[13:31:31.963] [bmv2] [D] [thread 16892] [531.0] [cxt 0] Parser 'parser' entering state 'start'
[13:31:31.963] [bmv2] [D] [thread 16892] [531.0] [cxt 0] Extracting header 'ethernet'
[13:31:31.963] [bmv2] [D] [thread 16892] [531.0] [cxt 0] Parser state 'start': key is 86dd
[13:31:31.963] [bmv2] [T] [thread 16892] [531.0] [cxt 0] Bytes parsed: 14
[13:31:31.963] [bmv2] [D] [thread 16892] [531.0] [cxt 0] Parser 'parser': end
[13:31:31.963] [bmv2] [D] [thread 16892] [531.0] [cxt 0] Pipeline 'ingress': start
[13:31:31.963] [bmv2] [T] [thread 16892] [531.0] [cxt 0] Applying table 'tbl_resist171'
[13:31:31.963] [bmv2] [D] [thread 16892] [531.0] [cxt 0] Looking up key:

[13:31:31.963] [bmv2] [D] [thread 16892] [531.0] [cxt 0] Table 'tbl_resist171': miss
[13:31:31.963] [bmv2] [D] [thread 16892] [531.0] [cxt 0] Action entry is resist171 - 
[13:31:31.963] [bmv2] [T] [thread 16892] [531.0] [cxt 0] Action resist171
[13:31:31.963] [bmv2] [T] [thread 16892] [531.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:31:31.963] [bmv2] [T] [thread 16892] [531.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:31:31.963] [bmv2] [T] [thread 16892] [531.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:31:31.963] [bmv2] [T] [thread 16892] [531.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:31:31.963] [bmv2] [T] [thread 16892] [531.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:31:31.963] [bmv2] [T] [thread 16892] [531.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:31:31.963] [bmv2] [D] [thread 16892] [531.0] [cxt 0] Pipeline 'ingress': end
[13:31:31.963] [bmv2] [D] [thread 16892] [531.0] [cxt 0] Egress port is 0
[13:31:31.966] [bmv2] [D] [thread 16892] [532.0] [cxt 0] Processing packet received on port 39
[13:31:31.966] [bmv2] [D] [thread 16892] [532.0] [cxt 0] Parser 'parser': start
[13:31:31.966] [bmv2] [D] [thread 16892] [532.0] [cxt 0] Parser 'parser' entering state 'start'
[13:31:31.966] [bmv2] [D] [thread 16892] [532.0] [cxt 0] Extracting header 'ethernet'
[13:31:31.966] [bmv2] [D] [thread 16892] [532.0] [cxt 0] Parser state 'start': key is 86dd
[13:31:31.967] [bmv2] [T] [thread 16892] [532.0] [cxt 0] Bytes parsed: 14
[13:31:31.967] [bmv2] [D] [thread 16892] [532.0] [cxt 0] Parser 'parser': end
[13:31:31.967] [bmv2] [D] [thread 16892] [532.0] [cxt 0] Pipeline 'ingress': start
[13:31:31.967] [bmv2] [T] [thread 16892] [532.0] [cxt 0] Applying table 'tbl_resist171'
[13:31:31.967] [bmv2] [D] [thread 16892] [532.0] [cxt 0] Looking up key:

[13:31:31.967] [bmv2] [D] [thread 16892] [532.0] [cxt 0] Table 'tbl_resist171': miss
[13:31:31.967] [bmv2] [D] [thread 16892] [532.0] [cxt 0] Action entry is resist171 - 
[13:31:31.967] [bmv2] [T] [thread 16892] [532.0] [cxt 0] Action resist171
[13:31:31.967] [bmv2] [T] [thread 16892] [532.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:31:31.967] [bmv2] [T] [thread 16892] [532.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:31:31.967] [bmv2] [T] [thread 16892] [532.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:31:31.967] [bmv2] [T] [thread 16892] [532.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:31:31.967] [bmv2] [T] [thread 16892] [532.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:31:31.967] [bmv2] [T] [thread 16892] [532.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:31:31.967] [bmv2] [D] [thread 16892] [532.0] [cxt 0] Pipeline 'ingress': end
[13:31:31.968] [bmv2] [D] [thread 16892] [532.0] [cxt 0] Egress port is 0
[13:31:31.968] [bmv2] [D] [thread 16892] [533.0] [cxt 0] Processing packet received on port 50
[13:31:31.968] [bmv2] [D] [thread 16892] [533.0] [cxt 0] Parser 'parser': start
[13:31:31.968] [bmv2] [D] [thread 16892] [533.0] [cxt 0] Parser 'parser' entering state 'start'
[13:31:31.968] [bmv2] [D] [thread 16892] [533.0] [cxt 0] Extracting header 'ethernet'
[13:31:31.968] [bmv2] [D] [thread 16892] [533.0] [cxt 0] Parser state 'start': key is 86dd
[13:31:31.968] [bmv2] [T] [thread 16892] [533.0] [cxt 0] Bytes parsed: 14
[13:31:31.968] [bmv2] [D] [thread 16892] [533.0] [cxt 0] Parser 'parser': end
[13:31:31.968] [bmv2] [D] [thread 16892] [533.0] [cxt 0] Pipeline 'ingress': start
[13:31:31.968] [bmv2] [T] [thread 16892] [533.0] [cxt 0] Applying table 'tbl_resist171'
[13:31:31.968] [bmv2] [D] [thread 16892] [533.0] [cxt 0] Looking up key:

[13:31:31.968] [bmv2] [D] [thread 16892] [533.0] [cxt 0] Table 'tbl_resist171': miss
[13:31:31.968] [bmv2] [D] [thread 16892] [533.0] [cxt 0] Action entry is resist171 - 
[13:31:31.968] [bmv2] [T] [thread 16892] [533.0] [cxt 0] Action resist171
[13:31:31.968] [bmv2] [T] [thread 16892] [533.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:31:31.968] [bmv2] [T] [thread 16892] [533.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:31:31.968] [bmv2] [T] [thread 16892] [533.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:31:31.968] [bmv2] [T] [thread 16892] [533.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:31:31.968] [bmv2] [T] [thread 16892] [533.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:31:31.968] [bmv2] [T] [thread 16892] [533.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:31:31.968] [bmv2] [D] [thread 16892] [533.0] [cxt 0] Pipeline 'ingress': end
[13:31:31.968] [bmv2] [D] [thread 16892] [533.0] [cxt 0] Egress port is 0
[13:31:31.964] [bmv2] [D] [thread 16893] [530.0] [cxt 0] Pipeline 'egress': start
[13:31:31.968] [bmv2] [T] [thread 16893] [530.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:31:31.968] [bmv2] [T] [thread 16893] [530.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:31:31.968] [bmv2] [D] [thread 16893] [530.0] [cxt 0] Pipeline 'egress': end
[13:31:31.968] [bmv2] [D] [thread 16893] [530.0] [cxt 0] Deparser 'deparser': start
[13:31:31.968] [bmv2] [T] [thread 16893] [530.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:31:31.968] [bmv2] [D] [thread 16893] [530.0] [cxt 0] Deparsing header 'ethernet'
[13:31:31.968] [bmv2] [D] [thread 16893] [530.0] [cxt 0] Deparser 'deparser': end
[13:31:31.968] [bmv2] [D] [thread 16893] [531.0] [cxt 0] Pipeline 'egress': start
[13:31:31.969] [bmv2] [T] [thread 16893] [531.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:31:31.969] [bmv2] [T] [thread 16893] [531.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:31:31.969] [bmv2] [D] [thread 16893] [531.0] [cxt 0] Pipeline 'egress': end
[13:31:31.969] [bmv2] [D] [thread 16893] [531.0] [cxt 0] Deparser 'deparser': start
[13:31:31.969] [bmv2] [T] [thread 16893] [531.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:31:31.969] [bmv2] [D] [thread 16893] [531.0] [cxt 0] Deparsing header 'ethernet'
[13:31:31.969] [bmv2] [D] [thread 16893] [531.0] [cxt 0] Deparser 'deparser': end
[13:31:31.969] [bmv2] [D] [thread 16893] [532.0] [cxt 0] Pipeline 'egress': start
[13:31:31.969] [bmv2] [T] [thread 16893] [532.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:31:31.969] [bmv2] [T] [thread 16893] [532.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:31:31.969] [bmv2] [D] [thread 16893] [532.0] [cxt 0] Pipeline 'egress': end
[13:31:31.969] [bmv2] [D] [thread 16893] [532.0] [cxt 0] Deparser 'deparser': start
[13:31:31.969] [bmv2] [T] [thread 16893] [532.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:31:31.969] [bmv2] [D] [thread 16893] [532.0] [cxt 0] Deparsing header 'ethernet'
[13:31:31.969] [bmv2] [D] [thread 16893] [532.0] [cxt 0] Deparser 'deparser': end
[13:31:31.969] [bmv2] [D] [thread 16893] [533.0] [cxt 0] Pipeline 'egress': start
[13:31:31.969] [bmv2] [T] [thread 16893] [533.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:31:31.969] [bmv2] [T] [thread 16893] [533.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:31:31.969] [bmv2] [D] [thread 16893] [533.0] [cxt 0] Pipeline 'egress': end
[13:31:31.969] [bmv2] [D] [thread 16893] [533.0] [cxt 0] Deparser 'deparser': start
[13:31:31.969] [bmv2] [T] [thread 16893] [533.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:31:31.969] [bmv2] [D] [thread 16893] [533.0] [cxt 0] Deparsing header 'ethernet'
[13:31:31.969] [bmv2] [D] [thread 16893] [533.0] [cxt 0] Deparser 'deparser': end
[13:31:31.969] [bmv2] [D] [thread 16897] [530.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:31:31.969] [bmv2] [D] [thread 16897] [531.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:31:31.969] [bmv2] [D] [thread 16897] [532.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:31:31.969] [bmv2] [D] [thread 16897] [533.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:33:43.036] [bmv2] [D] [thread 16892] [534.0] [cxt 0] Processing packet received on port 1
[13:33:43.036] [bmv2] [D] [thread 16892] [534.0] [cxt 0] Parser 'parser': start
[13:33:43.037] [bmv2] [D] [thread 16892] [534.0] [cxt 0] Parser 'parser' entering state 'start'
[13:33:43.037] [bmv2] [D] [thread 16892] [534.0] [cxt 0] Extracting header 'ethernet'
[13:33:43.037] [bmv2] [D] [thread 16892] [534.0] [cxt 0] Parser state 'start': key is 86dd
[13:33:43.037] [bmv2] [T] [thread 16892] [534.0] [cxt 0] Bytes parsed: 14
[13:33:43.037] [bmv2] [D] [thread 16892] [534.0] [cxt 0] Parser 'parser': end
[13:33:43.037] [bmv2] [D] [thread 16892] [534.0] [cxt 0] Pipeline 'ingress': start
[13:33:43.037] [bmv2] [T] [thread 16892] [534.0] [cxt 0] Applying table 'tbl_resist171'
[13:33:43.037] [bmv2] [D] [thread 16892] [534.0] [cxt 0] Looking up key:

[13:33:43.037] [bmv2] [D] [thread 16892] [534.0] [cxt 0] Table 'tbl_resist171': miss
[13:33:43.037] [bmv2] [D] [thread 16892] [534.0] [cxt 0] Action entry is resist171 - 
[13:33:43.037] [bmv2] [T] [thread 16892] [534.0] [cxt 0] Action resist171
[13:33:43.037] [bmv2] [T] [thread 16892] [534.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:33:43.037] [bmv2] [T] [thread 16892] [534.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:33:43.037] [bmv2] [T] [thread 16892] [534.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:33:43.037] [bmv2] [T] [thread 16892] [534.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:33:43.037] [bmv2] [T] [thread 16892] [534.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:33:43.037] [bmv2] [T] [thread 16892] [534.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:33:43.037] [bmv2] [D] [thread 16892] [534.0] [cxt 0] Pipeline 'ingress': end
[13:33:43.037] [bmv2] [D] [thread 16892] [534.0] [cxt 0] Egress port is 0
[13:33:43.038] [bmv2] [D] [thread 16893] [534.0] [cxt 0] Pipeline 'egress': start
[13:33:43.039] [bmv2] [T] [thread 16893] [534.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:33:43.039] [bmv2] [T] [thread 16893] [534.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:33:43.039] [bmv2] [D] [thread 16893] [534.0] [cxt 0] Pipeline 'egress': end
[13:33:43.039] [bmv2] [D] [thread 16893] [534.0] [cxt 0] Deparser 'deparser': start
[13:33:43.039] [bmv2] [T] [thread 16893] [534.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:33:43.039] [bmv2] [D] [thread 16893] [534.0] [cxt 0] Deparsing header 'ethernet'
[13:33:43.039] [bmv2] [D] [thread 16893] [534.0] [cxt 0] Deparser 'deparser': end
[13:33:43.039] [bmv2] [D] [thread 16897] [534.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:33:43.040] [bmv2] [D] [thread 16892] [535.0] [cxt 0] Processing packet received on port 5
[13:33:43.040] [bmv2] [D] [thread 16892] [535.0] [cxt 0] Parser 'parser': start
[13:33:43.040] [bmv2] [D] [thread 16892] [535.0] [cxt 0] Parser 'parser' entering state 'start'
[13:33:43.040] [bmv2] [D] [thread 16892] [535.0] [cxt 0] Extracting header 'ethernet'
[13:33:43.040] [bmv2] [D] [thread 16892] [535.0] [cxt 0] Parser state 'start': key is 86dd
[13:33:43.040] [bmv2] [T] [thread 16892] [535.0] [cxt 0] Bytes parsed: 14
[13:33:43.040] [bmv2] [D] [thread 16892] [535.0] [cxt 0] Parser 'parser': end
[13:33:43.040] [bmv2] [D] [thread 16892] [535.0] [cxt 0] Pipeline 'ingress': start
[13:33:43.040] [bmv2] [T] [thread 16892] [535.0] [cxt 0] Applying table 'tbl_resist171'
[13:33:43.040] [bmv2] [D] [thread 16892] [535.0] [cxt 0] Looking up key:

[13:33:43.040] [bmv2] [D] [thread 16892] [535.0] [cxt 0] Table 'tbl_resist171': miss
[13:33:43.040] [bmv2] [D] [thread 16892] [535.0] [cxt 0] Action entry is resist171 - 
[13:33:43.040] [bmv2] [T] [thread 16892] [535.0] [cxt 0] Action resist171
[13:33:43.040] [bmv2] [T] [thread 16892] [535.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:33:43.040] [bmv2] [T] [thread 16892] [535.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:33:43.040] [bmv2] [T] [thread 16892] [535.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:33:43.040] [bmv2] [T] [thread 16892] [535.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:33:43.040] [bmv2] [T] [thread 16892] [535.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:33:43.040] [bmv2] [T] [thread 16892] [535.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:33:43.040] [bmv2] [D] [thread 16892] [535.0] [cxt 0] Pipeline 'ingress': end
[13:33:43.040] [bmv2] [D] [thread 16892] [535.0] [cxt 0] Egress port is 0
[13:33:43.040] [bmv2] [D] [thread 16892] [536.0] [cxt 0] Processing packet received on port 6
[13:33:43.040] [bmv2] [D] [thread 16892] [536.0] [cxt 0] Parser 'parser': start
[13:33:43.040] [bmv2] [D] [thread 16892] [536.0] [cxt 0] Parser 'parser' entering state 'start'
[13:33:43.040] [bmv2] [D] [thread 16892] [536.0] [cxt 0] Extracting header 'ethernet'
[13:33:43.040] [bmv2] [D] [thread 16892] [536.0] [cxt 0] Parser state 'start': key is 86dd
[13:33:43.040] [bmv2] [T] [thread 16892] [536.0] [cxt 0] Bytes parsed: 14
[13:33:43.040] [bmv2] [D] [thread 16892] [536.0] [cxt 0] Parser 'parser': end
[13:33:43.040] [bmv2] [D] [thread 16892] [536.0] [cxt 0] Pipeline 'ingress': start
[13:33:43.040] [bmv2] [T] [thread 16892] [536.0] [cxt 0] Applying table 'tbl_resist171'
[13:33:43.040] [bmv2] [D] [thread 16892] [536.0] [cxt 0] Looking up key:

[13:33:43.040] [bmv2] [D] [thread 16892] [536.0] [cxt 0] Table 'tbl_resist171': miss
[13:33:43.040] [bmv2] [D] [thread 16892] [536.0] [cxt 0] Action entry is resist171 - 
[13:33:43.040] [bmv2] [T] [thread 16892] [536.0] [cxt 0] Action resist171
[13:33:43.040] [bmv2] [T] [thread 16892] [536.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:33:43.040] [bmv2] [T] [thread 16892] [536.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:33:43.040] [bmv2] [T] [thread 16892] [536.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:33:43.040] [bmv2] [T] [thread 16892] [536.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:33:43.040] [bmv2] [T] [thread 16892] [536.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:33:43.040] [bmv2] [T] [thread 16892] [536.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:33:43.040] [bmv2] [D] [thread 16892] [536.0] [cxt 0] Pipeline 'ingress': end
[13:33:43.040] [bmv2] [D] [thread 16892] [536.0] [cxt 0] Egress port is 0
[13:33:43.040] [bmv2] [D] [thread 16892] [537.0] [cxt 0] Processing packet received on port 9
[13:33:43.041] [bmv2] [D] [thread 16892] [537.0] [cxt 0] Parser 'parser': start
[13:33:43.041] [bmv2] [D] [thread 16892] [537.0] [cxt 0] Parser 'parser' entering state 'start'
[13:33:43.041] [bmv2] [D] [thread 16892] [537.0] [cxt 0] Extracting header 'ethernet'
[13:33:43.041] [bmv2] [D] [thread 16892] [537.0] [cxt 0] Parser state 'start': key is 86dd
[13:33:43.041] [bmv2] [T] [thread 16892] [537.0] [cxt 0] Bytes parsed: 14
[13:33:43.041] [bmv2] [D] [thread 16892] [537.0] [cxt 0] Parser 'parser': end
[13:33:43.041] [bmv2] [D] [thread 16892] [537.0] [cxt 0] Pipeline 'ingress': start
[13:33:43.041] [bmv2] [T] [thread 16892] [537.0] [cxt 0] Applying table 'tbl_resist171'
[13:33:43.041] [bmv2] [D] [thread 16892] [537.0] [cxt 0] Looking up key:

[13:33:43.041] [bmv2] [D] [thread 16892] [537.0] [cxt 0] Table 'tbl_resist171': miss
[13:33:43.041] [bmv2] [D] [thread 16892] [537.0] [cxt 0] Action entry is resist171 - 
[13:33:43.041] [bmv2] [T] [thread 16892] [537.0] [cxt 0] Action resist171
[13:33:43.041] [bmv2] [T] [thread 16892] [537.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:33:43.041] [bmv2] [T] [thread 16892] [537.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:33:43.041] [bmv2] [T] [thread 16892] [537.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:33:43.041] [bmv2] [T] [thread 16892] [537.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:33:43.041] [bmv2] [T] [thread 16892] [537.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:33:43.041] [bmv2] [T] [thread 16892] [537.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:33:43.041] [bmv2] [D] [thread 16892] [537.0] [cxt 0] Pipeline 'ingress': end
[13:33:43.041] [bmv2] [D] [thread 16892] [537.0] [cxt 0] Egress port is 0
[13:33:43.041] [bmv2] [D] [thread 16892] [538.0] [cxt 0] Processing packet received on port 14
[13:33:43.041] [bmv2] [D] [thread 16892] [538.0] [cxt 0] Parser 'parser': start
[13:33:43.041] [bmv2] [D] [thread 16892] [538.0] [cxt 0] Parser 'parser' entering state 'start'
[13:33:43.041] [bmv2] [D] [thread 16892] [538.0] [cxt 0] Extracting header 'ethernet'
[13:33:43.041] [bmv2] [D] [thread 16892] [538.0] [cxt 0] Parser state 'start': key is 86dd
[13:33:43.041] [bmv2] [T] [thread 16892] [538.0] [cxt 0] Bytes parsed: 14
[13:33:43.041] [bmv2] [D] [thread 16892] [538.0] [cxt 0] Parser 'parser': end
[13:33:43.041] [bmv2] [D] [thread 16892] [538.0] [cxt 0] Pipeline 'ingress': start
[13:33:43.041] [bmv2] [T] [thread 16892] [538.0] [cxt 0] Applying table 'tbl_resist171'
[13:33:43.041] [bmv2] [D] [thread 16892] [538.0] [cxt 0] Looking up key:

[13:33:43.041] [bmv2] [D] [thread 16892] [538.0] [cxt 0] Table 'tbl_resist171': miss
[13:33:43.041] [bmv2] [D] [thread 16892] [538.0] [cxt 0] Action entry is resist171 - 
[13:33:43.041] [bmv2] [T] [thread 16892] [538.0] [cxt 0] Action resist171
[13:33:43.041] [bmv2] [T] [thread 16892] [538.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:33:43.041] [bmv2] [T] [thread 16892] [538.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:33:43.041] [bmv2] [T] [thread 16892] [538.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:33:43.041] [bmv2] [T] [thread 16892] [538.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:33:43.041] [bmv2] [T] [thread 16892] [538.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:33:43.041] [bmv2] [T] [thread 16892] [538.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:33:43.041] [bmv2] [D] [thread 16892] [538.0] [cxt 0] Pipeline 'ingress': end
[13:33:43.041] [bmv2] [D] [thread 16892] [538.0] [cxt 0] Egress port is 0
[13:33:43.041] [bmv2] [D] [thread 16892] [539.0] [cxt 0] Processing packet received on port 18
[13:33:43.041] [bmv2] [D] [thread 16892] [539.0] [cxt 0] Parser 'parser': start
[13:33:43.041] [bmv2] [D] [thread 16892] [539.0] [cxt 0] Parser 'parser' entering state 'start'
[13:33:43.041] [bmv2] [D] [thread 16892] [539.0] [cxt 0] Extracting header 'ethernet'
[13:33:43.041] [bmv2] [D] [thread 16892] [539.0] [cxt 0] Parser state 'start': key is 86dd
[13:33:43.041] [bmv2] [T] [thread 16892] [539.0] [cxt 0] Bytes parsed: 14
[13:33:43.041] [bmv2] [D] [thread 16892] [539.0] [cxt 0] Parser 'parser': end
[13:33:43.041] [bmv2] [D] [thread 16892] [539.0] [cxt 0] Pipeline 'ingress': start
[13:33:43.041] [bmv2] [T] [thread 16892] [539.0] [cxt 0] Applying table 'tbl_resist171'
[13:33:43.041] [bmv2] [D] [thread 16892] [539.0] [cxt 0] Looking up key:

[13:33:43.041] [bmv2] [D] [thread 16892] [539.0] [cxt 0] Table 'tbl_resist171': miss
[13:33:43.041] [bmv2] [D] [thread 16892] [539.0] [cxt 0] Action entry is resist171 - 
[13:33:43.041] [bmv2] [T] [thread 16892] [539.0] [cxt 0] Action resist171
[13:33:43.041] [bmv2] [T] [thread 16892] [539.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:33:43.041] [bmv2] [T] [thread 16892] [539.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:33:43.041] [bmv2] [T] [thread 16892] [539.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:33:43.041] [bmv2] [T] [thread 16892] [539.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:33:43.041] [bmv2] [T] [thread 16892] [539.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:33:43.041] [bmv2] [T] [thread 16892] [539.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:33:43.041] [bmv2] [D] [thread 16892] [539.0] [cxt 0] Pipeline 'ingress': end
[13:33:43.042] [bmv2] [D] [thread 16892] [539.0] [cxt 0] Egress port is 0
[13:33:43.042] [bmv2] [D] [thread 16892] [540.0] [cxt 0] Processing packet received on port 23
[13:33:43.042] [bmv2] [D] [thread 16892] [540.0] [cxt 0] Parser 'parser': start
[13:33:43.042] [bmv2] [D] [thread 16892] [540.0] [cxt 0] Parser 'parser' entering state 'start'
[13:33:43.042] [bmv2] [D] [thread 16892] [540.0] [cxt 0] Extracting header 'ethernet'
[13:33:43.042] [bmv2] [D] [thread 16892] [540.0] [cxt 0] Parser state 'start': key is 86dd
[13:33:43.042] [bmv2] [T] [thread 16892] [540.0] [cxt 0] Bytes parsed: 14
[13:33:43.042] [bmv2] [D] [thread 16892] [540.0] [cxt 0] Parser 'parser': end
[13:33:43.042] [bmv2] [D] [thread 16892] [540.0] [cxt 0] Pipeline 'ingress': start
[13:33:43.042] [bmv2] [T] [thread 16892] [540.0] [cxt 0] Applying table 'tbl_resist171'
[13:33:43.042] [bmv2] [D] [thread 16892] [540.0] [cxt 0] Looking up key:

[13:33:43.042] [bmv2] [D] [thread 16892] [540.0] [cxt 0] Table 'tbl_resist171': miss
[13:33:43.042] [bmv2] [D] [thread 16892] [540.0] [cxt 0] Action entry is resist171 - 
[13:33:43.042] [bmv2] [T] [thread 16892] [540.0] [cxt 0] Action resist171
[13:33:43.042] [bmv2] [T] [thread 16892] [540.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:33:43.042] [bmv2] [T] [thread 16892] [540.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:33:43.042] [bmv2] [T] [thread 16892] [540.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:33:43.042] [bmv2] [T] [thread 16892] [540.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:33:43.042] [bmv2] [T] [thread 16892] [540.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:33:43.042] [bmv2] [T] [thread 16892] [540.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:33:43.042] [bmv2] [D] [thread 16892] [540.0] [cxt 0] Pipeline 'ingress': end
[13:33:43.042] [bmv2] [D] [thread 16892] [540.0] [cxt 0] Egress port is 0
[13:33:43.042] [bmv2] [D] [thread 16893] [535.0] [cxt 0] Pipeline 'egress': start
[13:33:43.042] [bmv2] [T] [thread 16893] [535.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:33:43.042] [bmv2] [T] [thread 16893] [535.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:33:43.042] [bmv2] [D] [thread 16893] [535.0] [cxt 0] Pipeline 'egress': end
[13:33:43.042] [bmv2] [D] [thread 16893] [535.0] [cxt 0] Deparser 'deparser': start
[13:33:43.042] [bmv2] [T] [thread 16893] [535.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:33:43.042] [bmv2] [D] [thread 16893] [535.0] [cxt 0] Deparsing header 'ethernet'
[13:33:43.042] [bmv2] [D] [thread 16893] [535.0] [cxt 0] Deparser 'deparser': end
[13:33:43.042] [bmv2] [D] [thread 16893] [536.0] [cxt 0] Pipeline 'egress': start
[13:33:43.042] [bmv2] [T] [thread 16893] [536.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:33:43.042] [bmv2] [T] [thread 16893] [536.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:33:43.042] [bmv2] [D] [thread 16893] [536.0] [cxt 0] Pipeline 'egress': end
[13:33:43.042] [bmv2] [D] [thread 16893] [536.0] [cxt 0] Deparser 'deparser': start
[13:33:43.042] [bmv2] [T] [thread 16893] [536.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:33:43.042] [bmv2] [D] [thread 16893] [536.0] [cxt 0] Deparsing header 'ethernet'
[13:33:43.042] [bmv2] [D] [thread 16893] [536.0] [cxt 0] Deparser 'deparser': end
[13:33:43.042] [bmv2] [D] [thread 16893] [537.0] [cxt 0] Pipeline 'egress': start
[13:33:43.042] [bmv2] [T] [thread 16893] [537.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:33:43.042] [bmv2] [T] [thread 16893] [537.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:33:43.042] [bmv2] [D] [thread 16893] [537.0] [cxt 0] Pipeline 'egress': end
[13:33:43.042] [bmv2] [D] [thread 16893] [537.0] [cxt 0] Deparser 'deparser': start
[13:33:43.042] [bmv2] [T] [thread 16893] [537.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:33:43.042] [bmv2] [D] [thread 16893] [537.0] [cxt 0] Deparsing header 'ethernet'
[13:33:43.042] [bmv2] [D] [thread 16893] [537.0] [cxt 0] Deparser 'deparser': end
[13:33:43.042] [bmv2] [D] [thread 16893] [538.0] [cxt 0] Pipeline 'egress': start
[13:33:43.042] [bmv2] [T] [thread 16893] [538.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:33:43.042] [bmv2] [T] [thread 16893] [538.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:33:43.042] [bmv2] [D] [thread 16893] [538.0] [cxt 0] Pipeline 'egress': end
[13:33:43.042] [bmv2] [D] [thread 16893] [538.0] [cxt 0] Deparser 'deparser': start
[13:33:43.042] [bmv2] [T] [thread 16893] [538.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:33:43.042] [bmv2] [D] [thread 16893] [538.0] [cxt 0] Deparsing header 'ethernet'
[13:33:43.042] [bmv2] [D] [thread 16893] [538.0] [cxt 0] Deparser 'deparser': end
[13:33:43.042] [bmv2] [D] [thread 16893] [539.0] [cxt 0] Pipeline 'egress': start
[13:33:43.042] [bmv2] [T] [thread 16893] [539.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:33:43.042] [bmv2] [T] [thread 16893] [539.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:33:43.042] [bmv2] [D] [thread 16893] [539.0] [cxt 0] Pipeline 'egress': end
[13:33:43.042] [bmv2] [D] [thread 16893] [539.0] [cxt 0] Deparser 'deparser': start
[13:33:43.042] [bmv2] [T] [thread 16893] [539.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:33:43.042] [bmv2] [D] [thread 16893] [539.0] [cxt 0] Deparsing header 'ethernet'
[13:33:43.042] [bmv2] [D] [thread 16893] [539.0] [cxt 0] Deparser 'deparser': end
[13:33:43.042] [bmv2] [D] [thread 16893] [540.0] [cxt 0] Pipeline 'egress': start
[13:33:43.042] [bmv2] [T] [thread 16893] [540.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:33:43.042] [bmv2] [T] [thread 16893] [540.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:33:43.042] [bmv2] [D] [thread 16893] [540.0] [cxt 0] Pipeline 'egress': end
[13:33:43.042] [bmv2] [D] [thread 16893] [540.0] [cxt 0] Deparser 'deparser': start
[13:33:43.042] [bmv2] [T] [thread 16893] [540.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:33:43.042] [bmv2] [D] [thread 16893] [540.0] [cxt 0] Deparsing header 'ethernet'
[13:33:43.042] [bmv2] [D] [thread 16893] [540.0] [cxt 0] Deparser 'deparser': end
[13:33:43.042] [bmv2] [D] [thread 16897] [535.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:33:43.042] [bmv2] [D] [thread 16897] [536.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:33:43.042] [bmv2] [D] [thread 16897] [537.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:33:43.043] [bmv2] [D] [thread 16897] [538.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:33:43.043] [bmv2] [D] [thread 16897] [539.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:33:43.043] [bmv2] [D] [thread 16897] [540.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:33:43.045] [bmv2] [D] [thread 16892] [541.0] [cxt 0] Processing packet received on port 24
[13:33:43.046] [bmv2] [D] [thread 16892] [541.0] [cxt 0] Parser 'parser': start
[13:33:43.046] [bmv2] [D] [thread 16892] [541.0] [cxt 0] Parser 'parser' entering state 'start'
[13:33:43.046] [bmv2] [D] [thread 16892] [541.0] [cxt 0] Extracting header 'ethernet'
[13:33:43.046] [bmv2] [D] [thread 16892] [541.0] [cxt 0] Parser state 'start': key is 86dd
[13:33:43.046] [bmv2] [T] [thread 16892] [541.0] [cxt 0] Bytes parsed: 14
[13:33:43.046] [bmv2] [D] [thread 16892] [541.0] [cxt 0] Parser 'parser': end
[13:33:43.046] [bmv2] [D] [thread 16892] [541.0] [cxt 0] Pipeline 'ingress': start
[13:33:43.046] [bmv2] [T] [thread 16892] [541.0] [cxt 0] Applying table 'tbl_resist171'
[13:33:43.046] [bmv2] [D] [thread 16892] [541.0] [cxt 0] Looking up key:

[13:33:43.046] [bmv2] [D] [thread 16892] [541.0] [cxt 0] Table 'tbl_resist171': miss
[13:33:43.046] [bmv2] [D] [thread 16892] [541.0] [cxt 0] Action entry is resist171 - 
[13:33:43.046] [bmv2] [T] [thread 16892] [541.0] [cxt 0] Action resist171
[13:33:43.046] [bmv2] [T] [thread 16892] [541.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:33:43.046] [bmv2] [T] [thread 16892] [541.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:33:43.046] [bmv2] [T] [thread 16892] [541.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:33:43.046] [bmv2] [T] [thread 16892] [541.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:33:43.046] [bmv2] [T] [thread 16892] [541.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:33:43.046] [bmv2] [T] [thread 16892] [541.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:33:43.046] [bmv2] [D] [thread 16892] [541.0] [cxt 0] Pipeline 'ingress': end
[13:33:43.046] [bmv2] [D] [thread 16892] [541.0] [cxt 0] Egress port is 0
[13:33:43.046] [bmv2] [D] [thread 16893] [541.0] [cxt 0] Pipeline 'egress': start
[13:33:43.046] [bmv2] [T] [thread 16893] [541.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:33:43.046] [bmv2] [T] [thread 16893] [541.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:33:43.046] [bmv2] [D] [thread 16893] [541.0] [cxt 0] Pipeline 'egress': end
[13:33:43.046] [bmv2] [D] [thread 16893] [541.0] [cxt 0] Deparser 'deparser': start
[13:33:43.046] [bmv2] [T] [thread 16893] [541.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:33:43.046] [bmv2] [D] [thread 16893] [541.0] [cxt 0] Deparsing header 'ethernet'
[13:33:43.046] [bmv2] [D] [thread 16893] [541.0] [cxt 0] Deparser 'deparser': end
[13:33:43.046] [bmv2] [D] [thread 16897] [541.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:33:43.046] [bmv2] [D] [thread 16892] [542.0] [cxt 0] Processing packet received on port 43
[13:33:43.046] [bmv2] [D] [thread 16892] [542.0] [cxt 0] Parser 'parser': start
[13:33:43.047] [bmv2] [D] [thread 16892] [542.0] [cxt 0] Parser 'parser' entering state 'start'
[13:33:43.047] [bmv2] [D] [thread 16892] [542.0] [cxt 0] Extracting header 'ethernet'
[13:33:43.047] [bmv2] [D] [thread 16892] [542.0] [cxt 0] Parser state 'start': key is 86dd
[13:33:43.047] [bmv2] [T] [thread 16892] [542.0] [cxt 0] Bytes parsed: 14
[13:33:43.047] [bmv2] [D] [thread 16892] [542.0] [cxt 0] Parser 'parser': end
[13:33:43.047] [bmv2] [D] [thread 16892] [542.0] [cxt 0] Pipeline 'ingress': start
[13:33:43.047] [bmv2] [T] [thread 16892] [542.0] [cxt 0] Applying table 'tbl_resist171'
[13:33:43.047] [bmv2] [D] [thread 16892] [542.0] [cxt 0] Looking up key:

[13:33:43.047] [bmv2] [D] [thread 16892] [542.0] [cxt 0] Table 'tbl_resist171': miss
[13:33:43.047] [bmv2] [D] [thread 16892] [542.0] [cxt 0] Action entry is resist171 - 
[13:33:43.047] [bmv2] [T] [thread 16892] [542.0] [cxt 0] Action resist171
[13:33:43.047] [bmv2] [T] [thread 16892] [542.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:33:43.047] [bmv2] [T] [thread 16892] [542.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:33:43.047] [bmv2] [T] [thread 16892] [542.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:33:43.047] [bmv2] [T] [thread 16892] [542.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:33:43.047] [bmv2] [T] [thread 16892] [542.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:33:43.047] [bmv2] [T] [thread 16892] [542.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:33:43.047] [bmv2] [D] [thread 16892] [542.0] [cxt 0] Pipeline 'ingress': end
[13:33:43.047] [bmv2] [D] [thread 16892] [542.0] [cxt 0] Egress port is 0
[13:33:43.047] [bmv2] [D] [thread 16893] [542.0] [cxt 0] Pipeline 'egress': start
[13:33:43.047] [bmv2] [T] [thread 16893] [542.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:33:43.047] [bmv2] [T] [thread 16893] [542.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:33:43.047] [bmv2] [D] [thread 16893] [542.0] [cxt 0] Pipeline 'egress': end
[13:33:43.047] [bmv2] [D] [thread 16893] [542.0] [cxt 0] Deparser 'deparser': start
[13:33:43.047] [bmv2] [T] [thread 16893] [542.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:33:43.047] [bmv2] [D] [thread 16893] [542.0] [cxt 0] Deparsing header 'ethernet'
[13:33:43.047] [bmv2] [D] [thread 16893] [542.0] [cxt 0] Deparser 'deparser': end
[13:33:43.047] [bmv2] [D] [thread 16897] [542.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:33:43.047] [bmv2] [D] [thread 16892] [543.0] [cxt 0] Processing packet received on port 48
[13:33:43.047] [bmv2] [D] [thread 16892] [543.0] [cxt 0] Parser 'parser': start
[13:33:43.047] [bmv2] [D] [thread 16892] [543.0] [cxt 0] Parser 'parser' entering state 'start'
[13:33:43.047] [bmv2] [D] [thread 16892] [543.0] [cxt 0] Extracting header 'ethernet'
[13:33:43.047] [bmv2] [D] [thread 16892] [543.0] [cxt 0] Parser state 'start': key is 86dd
[13:33:43.047] [bmv2] [T] [thread 16892] [543.0] [cxt 0] Bytes parsed: 14
[13:33:43.047] [bmv2] [D] [thread 16892] [543.0] [cxt 0] Parser 'parser': end
[13:33:43.047] [bmv2] [D] [thread 16892] [543.0] [cxt 0] Pipeline 'ingress': start
[13:33:43.047] [bmv2] [T] [thread 16892] [543.0] [cxt 0] Applying table 'tbl_resist171'
[13:33:43.047] [bmv2] [D] [thread 16892] [543.0] [cxt 0] Looking up key:

[13:33:43.047] [bmv2] [D] [thread 16892] [543.0] [cxt 0] Table 'tbl_resist171': miss
[13:33:43.047] [bmv2] [D] [thread 16892] [543.0] [cxt 0] Action entry is resist171 - 
[13:33:43.047] [bmv2] [T] [thread 16892] [543.0] [cxt 0] Action resist171
[13:33:43.047] [bmv2] [T] [thread 16892] [543.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:33:43.047] [bmv2] [T] [thread 16892] [543.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:33:43.047] [bmv2] [T] [thread 16892] [543.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:33:43.047] [bmv2] [T] [thread 16892] [543.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:33:43.047] [bmv2] [T] [thread 16892] [543.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:33:43.047] [bmv2] [T] [thread 16892] [543.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:33:43.047] [bmv2] [D] [thread 16892] [543.0] [cxt 0] Pipeline 'ingress': end
[13:33:43.047] [bmv2] [D] [thread 16892] [543.0] [cxt 0] Egress port is 0
[13:33:43.047] [bmv2] [D] [thread 16893] [543.0] [cxt 0] Pipeline 'egress': start
[13:33:43.047] [bmv2] [T] [thread 16893] [543.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:33:43.047] [bmv2] [T] [thread 16893] [543.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:33:43.047] [bmv2] [D] [thread 16893] [543.0] [cxt 0] Pipeline 'egress': end
[13:33:43.047] [bmv2] [D] [thread 16893] [543.0] [cxt 0] Deparser 'deparser': start
[13:33:43.047] [bmv2] [T] [thread 16893] [543.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:33:43.047] [bmv2] [D] [thread 16893] [543.0] [cxt 0] Deparsing header 'ethernet'
[13:33:43.047] [bmv2] [D] [thread 16893] [543.0] [cxt 0] Deparser 'deparser': end
[13:33:43.048] [bmv2] [D] [thread 16897] [543.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:35:54.108] [bmv2] [D] [thread 16892] [544.0] [cxt 0] Processing packet received on port 13
[13:35:54.108] [bmv2] [D] [thread 16892] [544.0] [cxt 0] Parser 'parser': start
[13:35:54.109] [bmv2] [D] [thread 16892] [544.0] [cxt 0] Parser 'parser' entering state 'start'
[13:35:54.109] [bmv2] [D] [thread 16892] [544.0] [cxt 0] Extracting header 'ethernet'
[13:35:54.109] [bmv2] [D] [thread 16892] [544.0] [cxt 0] Parser state 'start': key is 86dd
[13:35:54.109] [bmv2] [T] [thread 16892] [544.0] [cxt 0] Bytes parsed: 14
[13:35:54.109] [bmv2] [D] [thread 16892] [544.0] [cxt 0] Parser 'parser': end
[13:35:54.109] [bmv2] [D] [thread 16892] [544.0] [cxt 0] Pipeline 'ingress': start
[13:35:54.109] [bmv2] [T] [thread 16892] [544.0] [cxt 0] Applying table 'tbl_resist171'
[13:35:54.109] [bmv2] [D] [thread 16892] [544.0] [cxt 0] Looking up key:

[13:35:54.109] [bmv2] [D] [thread 16892] [544.0] [cxt 0] Table 'tbl_resist171': miss
[13:35:54.109] [bmv2] [D] [thread 16892] [544.0] [cxt 0] Action entry is resist171 - 
[13:35:54.109] [bmv2] [T] [thread 16892] [544.0] [cxt 0] Action resist171
[13:35:54.109] [bmv2] [T] [thread 16892] [544.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:35:54.109] [bmv2] [T] [thread 16892] [544.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:35:54.109] [bmv2] [T] [thread 16892] [544.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:35:54.109] [bmv2] [T] [thread 16892] [544.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:35:54.109] [bmv2] [T] [thread 16892] [544.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:35:54.109] [bmv2] [T] [thread 16892] [544.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:35:54.109] [bmv2] [D] [thread 16892] [544.0] [cxt 0] Pipeline 'ingress': end
[13:35:54.109] [bmv2] [D] [thread 16892] [544.0] [cxt 0] Egress port is 0
[13:35:54.109] [bmv2] [D] [thread 16892] [545.0] [cxt 0] Processing packet received on port 15
[13:35:54.109] [bmv2] [D] [thread 16892] [545.0] [cxt 0] Parser 'parser': start
[13:35:54.109] [bmv2] [D] [thread 16892] [545.0] [cxt 0] Parser 'parser' entering state 'start'
[13:35:54.109] [bmv2] [D] [thread 16892] [545.0] [cxt 0] Extracting header 'ethernet'
[13:35:54.109] [bmv2] [D] [thread 16892] [545.0] [cxt 0] Parser state 'start': key is 86dd
[13:35:54.109] [bmv2] [T] [thread 16892] [545.0] [cxt 0] Bytes parsed: 14
[13:35:54.109] [bmv2] [D] [thread 16892] [545.0] [cxt 0] Parser 'parser': end
[13:35:54.109] [bmv2] [D] [thread 16892] [545.0] [cxt 0] Pipeline 'ingress': start
[13:35:54.109] [bmv2] [T] [thread 16892] [545.0] [cxt 0] Applying table 'tbl_resist171'
[13:35:54.109] [bmv2] [D] [thread 16892] [545.0] [cxt 0] Looking up key:

[13:35:54.109] [bmv2] [D] [thread 16892] [545.0] [cxt 0] Table 'tbl_resist171': miss
[13:35:54.109] [bmv2] [D] [thread 16892] [545.0] [cxt 0] Action entry is resist171 - 
[13:35:54.109] [bmv2] [T] [thread 16892] [545.0] [cxt 0] Action resist171
[13:35:54.110] [bmv2] [T] [thread 16892] [545.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:35:54.110] [bmv2] [T] [thread 16892] [545.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:35:54.110] [bmv2] [T] [thread 16892] [545.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:35:54.110] [bmv2] [T] [thread 16892] [545.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:35:54.110] [bmv2] [T] [thread 16892] [545.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:35:54.110] [bmv2] [T] [thread 16892] [545.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:35:54.110] [bmv2] [D] [thread 16892] [545.0] [cxt 0] Pipeline 'ingress': end
[13:35:54.110] [bmv2] [D] [thread 16892] [545.0] [cxt 0] Egress port is 0
[13:35:54.110] [bmv2] [D] [thread 16892] [546.0] [cxt 0] Processing packet received on port 8
[13:35:54.110] [bmv2] [D] [thread 16892] [546.0] [cxt 0] Parser 'parser': start
[13:35:54.110] [bmv2] [D] [thread 16892] [546.0] [cxt 0] Parser 'parser' entering state 'start'
[13:35:54.110] [bmv2] [D] [thread 16892] [546.0] [cxt 0] Extracting header 'ethernet'
[13:35:54.110] [bmv2] [D] [thread 16892] [546.0] [cxt 0] Parser state 'start': key is 86dd
[13:35:54.110] [bmv2] [T] [thread 16892] [546.0] [cxt 0] Bytes parsed: 14
[13:35:54.110] [bmv2] [D] [thread 16892] [546.0] [cxt 0] Parser 'parser': end
[13:35:54.110] [bmv2] [D] [thread 16892] [546.0] [cxt 0] Pipeline 'ingress': start
[13:35:54.110] [bmv2] [T] [thread 16892] [546.0] [cxt 0] Applying table 'tbl_resist171'
[13:35:54.110] [bmv2] [D] [thread 16892] [546.0] [cxt 0] Looking up key:

[13:35:54.110] [bmv2] [D] [thread 16892] [546.0] [cxt 0] Table 'tbl_resist171': miss
[13:35:54.110] [bmv2] [D] [thread 16892] [546.0] [cxt 0] Action entry is resist171 - 
[13:35:54.110] [bmv2] [T] [thread 16892] [546.0] [cxt 0] Action resist171
[13:35:54.110] [bmv2] [T] [thread 16892] [546.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:35:54.110] [bmv2] [T] [thread 16892] [546.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:35:54.110] [bmv2] [T] [thread 16892] [546.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:35:54.110] [bmv2] [T] [thread 16892] [546.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:35:54.110] [bmv2] [T] [thread 16892] [546.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:35:54.110] [bmv2] [T] [thread 16892] [546.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:35:54.110] [bmv2] [D] [thread 16892] [546.0] [cxt 0] Pipeline 'ingress': end
[13:35:54.110] [bmv2] [D] [thread 16892] [546.0] [cxt 0] Egress port is 0
[13:35:54.110] [bmv2] [D] [thread 16892] [547.0] [cxt 0] Processing packet received on port 42
[13:35:54.110] [bmv2] [D] [thread 16892] [547.0] [cxt 0] Parser 'parser': start
[13:35:54.110] [bmv2] [D] [thread 16892] [547.0] [cxt 0] Parser 'parser' entering state 'start'
[13:35:54.110] [bmv2] [D] [thread 16892] [547.0] [cxt 0] Extracting header 'ethernet'
[13:35:54.110] [bmv2] [D] [thread 16892] [547.0] [cxt 0] Parser state 'start': key is 86dd
[13:35:54.110] [bmv2] [T] [thread 16892] [547.0] [cxt 0] Bytes parsed: 14
[13:35:54.110] [bmv2] [D] [thread 16892] [547.0] [cxt 0] Parser 'parser': end
[13:35:54.110] [bmv2] [D] [thread 16892] [547.0] [cxt 0] Pipeline 'ingress': start
[13:35:54.110] [bmv2] [T] [thread 16892] [547.0] [cxt 0] Applying table 'tbl_resist171'
[13:35:54.110] [bmv2] [D] [thread 16892] [547.0] [cxt 0] Looking up key:

[13:35:54.110] [bmv2] [D] [thread 16892] [547.0] [cxt 0] Table 'tbl_resist171': miss
[13:35:54.110] [bmv2] [D] [thread 16892] [547.0] [cxt 0] Action entry is resist171 - 
[13:35:54.110] [bmv2] [T] [thread 16892] [547.0] [cxt 0] Action resist171
[13:35:54.110] [bmv2] [T] [thread 16892] [547.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:35:54.110] [bmv2] [T] [thread 16892] [547.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:35:54.110] [bmv2] [T] [thread 16892] [547.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:35:54.110] [bmv2] [T] [thread 16892] [547.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:35:54.110] [bmv2] [T] [thread 16892] [547.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:35:54.110] [bmv2] [T] [thread 16892] [547.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:35:54.110] [bmv2] [D] [thread 16892] [547.0] [cxt 0] Pipeline 'ingress': end
[13:35:54.110] [bmv2] [D] [thread 16892] [547.0] [cxt 0] Egress port is 0
[13:35:54.110] [bmv2] [D] [thread 16892] [548.0] [cxt 0] Processing packet received on port 44
[13:35:54.110] [bmv2] [D] [thread 16892] [548.0] [cxt 0] Parser 'parser': start
[13:35:54.110] [bmv2] [D] [thread 16892] [548.0] [cxt 0] Parser 'parser' entering state 'start'
[13:35:54.110] [bmv2] [D] [thread 16892] [548.0] [cxt 0] Extracting header 'ethernet'
[13:35:54.111] [bmv2] [D] [thread 16892] [548.0] [cxt 0] Parser state 'start': key is 86dd
[13:35:54.111] [bmv2] [T] [thread 16892] [548.0] [cxt 0] Bytes parsed: 14
[13:35:54.111] [bmv2] [D] [thread 16892] [548.0] [cxt 0] Parser 'parser': end
[13:35:54.111] [bmv2] [D] [thread 16892] [548.0] [cxt 0] Pipeline 'ingress': start
[13:35:54.111] [bmv2] [T] [thread 16892] [548.0] [cxt 0] Applying table 'tbl_resist171'
[13:35:54.111] [bmv2] [D] [thread 16892] [548.0] [cxt 0] Looking up key:

[13:35:54.111] [bmv2] [D] [thread 16892] [548.0] [cxt 0] Table 'tbl_resist171': miss
[13:35:54.111] [bmv2] [D] [thread 16892] [548.0] [cxt 0] Action entry is resist171 - 
[13:35:54.111] [bmv2] [T] [thread 16892] [548.0] [cxt 0] Action resist171
[13:35:54.111] [bmv2] [T] [thread 16892] [548.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:35:54.111] [bmv2] [T] [thread 16892] [548.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:35:54.111] [bmv2] [T] [thread 16892] [548.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:35:54.111] [bmv2] [T] [thread 16892] [548.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:35:54.111] [bmv2] [T] [thread 16892] [548.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:35:54.111] [bmv2] [T] [thread 16892] [548.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:35:54.111] [bmv2] [D] [thread 16892] [548.0] [cxt 0] Pipeline 'ingress': end
[13:35:54.111] [bmv2] [D] [thread 16892] [548.0] [cxt 0] Egress port is 0
[13:35:54.111] [bmv2] [D] [thread 16893] [544.0] [cxt 0] Pipeline 'egress': start
[13:35:54.111] [bmv2] [T] [thread 16893] [544.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:35:54.111] [bmv2] [T] [thread 16893] [544.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:35:54.111] [bmv2] [D] [thread 16893] [544.0] [cxt 0] Pipeline 'egress': end
[13:35:54.111] [bmv2] [D] [thread 16893] [544.0] [cxt 0] Deparser 'deparser': start
[13:35:54.111] [bmv2] [T] [thread 16893] [544.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:35:54.111] [bmv2] [D] [thread 16893] [544.0] [cxt 0] Deparsing header 'ethernet'
[13:35:54.111] [bmv2] [D] [thread 16893] [544.0] [cxt 0] Deparser 'deparser': end
[13:35:54.111] [bmv2] [D] [thread 16893] [545.0] [cxt 0] Pipeline 'egress': start
[13:35:54.111] [bmv2] [T] [thread 16893] [545.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:35:54.111] [bmv2] [T] [thread 16893] [545.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:35:54.111] [bmv2] [D] [thread 16893] [545.0] [cxt 0] Pipeline 'egress': end
[13:35:54.111] [bmv2] [D] [thread 16893] [545.0] [cxt 0] Deparser 'deparser': start
[13:35:54.111] [bmv2] [T] [thread 16893] [545.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:35:54.111] [bmv2] [D] [thread 16893] [545.0] [cxt 0] Deparsing header 'ethernet'
[13:35:54.111] [bmv2] [D] [thread 16893] [545.0] [cxt 0] Deparser 'deparser': end
[13:35:54.111] [bmv2] [D] [thread 16893] [546.0] [cxt 0] Pipeline 'egress': start
[13:35:54.111] [bmv2] [T] [thread 16893] [546.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:35:54.111] [bmv2] [T] [thread 16893] [546.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:35:54.111] [bmv2] [D] [thread 16893] [546.0] [cxt 0] Pipeline 'egress': end
[13:35:54.111] [bmv2] [D] [thread 16893] [546.0] [cxt 0] Deparser 'deparser': start
[13:35:54.111] [bmv2] [T] [thread 16893] [546.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:35:54.111] [bmv2] [D] [thread 16893] [546.0] [cxt 0] Deparsing header 'ethernet'
[13:35:54.111] [bmv2] [D] [thread 16893] [546.0] [cxt 0] Deparser 'deparser': end
[13:35:54.111] [bmv2] [D] [thread 16893] [547.0] [cxt 0] Pipeline 'egress': start
[13:35:54.111] [bmv2] [T] [thread 16893] [547.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:35:54.111] [bmv2] [T] [thread 16893] [547.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:35:54.111] [bmv2] [D] [thread 16893] [547.0] [cxt 0] Pipeline 'egress': end
[13:35:54.111] [bmv2] [D] [thread 16893] [547.0] [cxt 0] Deparser 'deparser': start
[13:35:54.111] [bmv2] [T] [thread 16893] [547.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:35:54.111] [bmv2] [D] [thread 16893] [547.0] [cxt 0] Deparsing header 'ethernet'
[13:35:54.111] [bmv2] [D] [thread 16893] [547.0] [cxt 0] Deparser 'deparser': end
[13:35:54.111] [bmv2] [D] [thread 16893] [548.0] [cxt 0] Pipeline 'egress': start
[13:35:54.111] [bmv2] [T] [thread 16893] [548.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:35:54.111] [bmv2] [T] [thread 16893] [548.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:35:54.111] [bmv2] [D] [thread 16893] [548.0] [cxt 0] Pipeline 'egress': end
[13:35:54.111] [bmv2] [D] [thread 16893] [548.0] [cxt 0] Deparser 'deparser': start
[13:35:54.111] [bmv2] [T] [thread 16893] [548.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:35:54.111] [bmv2] [D] [thread 16893] [548.0] [cxt 0] Deparsing header 'ethernet'
[13:35:54.112] [bmv2] [D] [thread 16893] [548.0] [cxt 0] Deparser 'deparser': end
[13:35:54.112] [bmv2] [D] [thread 16897] [544.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:35:54.112] [bmv2] [D] [thread 16897] [545.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:35:54.112] [bmv2] [D] [thread 16897] [546.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:35:54.112] [bmv2] [D] [thread 16897] [547.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:35:54.112] [bmv2] [D] [thread 16897] [548.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:38:05.186] [bmv2] [D] [thread 16892] [549.0] [cxt 0] Processing packet received on port 3
[13:38:05.187] [bmv2] [D] [thread 16892] [549.0] [cxt 0] Parser 'parser': start
[13:38:05.187] [bmv2] [D] [thread 16892] [549.0] [cxt 0] Parser 'parser' entering state 'start'
[13:38:05.187] [bmv2] [D] [thread 16892] [549.0] [cxt 0] Extracting header 'ethernet'
[13:38:05.187] [bmv2] [D] [thread 16892] [549.0] [cxt 0] Parser state 'start': key is 86dd
[13:38:05.187] [bmv2] [T] [thread 16892] [549.0] [cxt 0] Bytes parsed: 14
[13:38:05.187] [bmv2] [D] [thread 16892] [549.0] [cxt 0] Parser 'parser': end
[13:38:05.187] [bmv2] [D] [thread 16892] [549.0] [cxt 0] Pipeline 'ingress': start
[13:38:05.187] [bmv2] [T] [thread 16892] [549.0] [cxt 0] Applying table 'tbl_resist171'
[13:38:05.187] [bmv2] [D] [thread 16892] [549.0] [cxt 0] Looking up key:

[13:38:05.187] [bmv2] [D] [thread 16892] [549.0] [cxt 0] Table 'tbl_resist171': miss
[13:38:05.187] [bmv2] [D] [thread 16892] [549.0] [cxt 0] Action entry is resist171 - 
[13:38:05.187] [bmv2] [T] [thread 16892] [549.0] [cxt 0] Action resist171
[13:38:05.187] [bmv2] [T] [thread 16892] [549.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:38:05.187] [bmv2] [T] [thread 16892] [549.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:38:05.187] [bmv2] [T] [thread 16892] [549.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:38:05.187] [bmv2] [T] [thread 16892] [549.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:38:05.187] [bmv2] [T] [thread 16892] [549.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:38:05.187] [bmv2] [T] [thread 16892] [549.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:38:05.187] [bmv2] [D] [thread 16892] [549.0] [cxt 0] Pipeline 'ingress': end
[13:38:05.187] [bmv2] [D] [thread 16892] [549.0] [cxt 0] Egress port is 0
[13:38:05.187] [bmv2] [D] [thread 16892] [550.0] [cxt 0] Processing packet received on port 7
[13:38:05.187] [bmv2] [D] [thread 16892] [550.0] [cxt 0] Parser 'parser': start
[13:38:05.187] [bmv2] [D] [thread 16892] [550.0] [cxt 0] Parser 'parser' entering state 'start'
[13:38:05.187] [bmv2] [D] [thread 16892] [550.0] [cxt 0] Extracting header 'ethernet'
[13:38:05.187] [bmv2] [D] [thread 16892] [550.0] [cxt 0] Parser state 'start': key is 86dd
[13:38:05.187] [bmv2] [T] [thread 16892] [550.0] [cxt 0] Bytes parsed: 14
[13:38:05.187] [bmv2] [D] [thread 16892] [550.0] [cxt 0] Parser 'parser': end
[13:38:05.187] [bmv2] [D] [thread 16892] [550.0] [cxt 0] Pipeline 'ingress': start
[13:38:05.187] [bmv2] [T] [thread 16892] [550.0] [cxt 0] Applying table 'tbl_resist171'
[13:38:05.187] [bmv2] [D] [thread 16892] [550.0] [cxt 0] Looking up key:

[13:38:05.187] [bmv2] [D] [thread 16892] [550.0] [cxt 0] Table 'tbl_resist171': miss
[13:38:05.187] [bmv2] [D] [thread 16892] [550.0] [cxt 0] Action entry is resist171 - 
[13:38:05.187] [bmv2] [T] [thread 16892] [550.0] [cxt 0] Action resist171
[13:38:05.187] [bmv2] [T] [thread 16892] [550.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:38:05.187] [bmv2] [T] [thread 16892] [550.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:38:05.187] [bmv2] [T] [thread 16892] [550.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:38:05.187] [bmv2] [T] [thread 16892] [550.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:38:05.187] [bmv2] [T] [thread 16892] [550.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:38:05.187] [bmv2] [T] [thread 16892] [550.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:38:05.187] [bmv2] [D] [thread 16892] [550.0] [cxt 0] Pipeline 'ingress': end
[13:38:05.187] [bmv2] [D] [thread 16892] [550.0] [cxt 0] Egress port is 0
[13:38:05.187] [bmv2] [D] [thread 16892] [551.0] [cxt 0] Processing packet received on port 17
[13:38:05.187] [bmv2] [D] [thread 16892] [551.0] [cxt 0] Parser 'parser': start
[13:38:05.187] [bmv2] [D] [thread 16892] [551.0] [cxt 0] Parser 'parser' entering state 'start'
[13:38:05.187] [bmv2] [D] [thread 16892] [551.0] [cxt 0] Extracting header 'ethernet'
[13:38:05.187] [bmv2] [D] [thread 16892] [551.0] [cxt 0] Parser state 'start': key is 86dd
[13:38:05.187] [bmv2] [T] [thread 16892] [551.0] [cxt 0] Bytes parsed: 14
[13:38:05.187] [bmv2] [D] [thread 16892] [551.0] [cxt 0] Parser 'parser': end
[13:38:05.188] [bmv2] [D] [thread 16892] [551.0] [cxt 0] Pipeline 'ingress': start
[13:38:05.188] [bmv2] [T] [thread 16892] [551.0] [cxt 0] Applying table 'tbl_resist171'
[13:38:05.188] [bmv2] [D] [thread 16892] [551.0] [cxt 0] Looking up key:

[13:38:05.188] [bmv2] [D] [thread 16892] [551.0] [cxt 0] Table 'tbl_resist171': miss
[13:38:05.188] [bmv2] [D] [thread 16892] [551.0] [cxt 0] Action entry is resist171 - 
[13:38:05.188] [bmv2] [T] [thread 16892] [551.0] [cxt 0] Action resist171
[13:38:05.188] [bmv2] [T] [thread 16892] [551.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:38:05.188] [bmv2] [T] [thread 16892] [551.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:38:05.188] [bmv2] [T] [thread 16892] [551.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:38:05.188] [bmv2] [T] [thread 16892] [551.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:38:05.188] [bmv2] [T] [thread 16892] [551.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:38:05.188] [bmv2] [T] [thread 16892] [551.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:38:05.188] [bmv2] [D] [thread 16892] [551.0] [cxt 0] Pipeline 'ingress': end
[13:38:05.188] [bmv2] [D] [thread 16892] [551.0] [cxt 0] Egress port is 0
[13:38:05.188] [bmv2] [D] [thread 16892] [552.0] [cxt 0] Processing packet received on port 33
[13:38:05.188] [bmv2] [D] [thread 16892] [552.0] [cxt 0] Parser 'parser': start
[13:38:05.188] [bmv2] [D] [thread 16892] [552.0] [cxt 0] Parser 'parser' entering state 'start'
[13:38:05.188] [bmv2] [D] [thread 16892] [552.0] [cxt 0] Extracting header 'ethernet'
[13:38:05.188] [bmv2] [D] [thread 16892] [552.0] [cxt 0] Parser state 'start': key is 86dd
[13:38:05.188] [bmv2] [T] [thread 16892] [552.0] [cxt 0] Bytes parsed: 14
[13:38:05.188] [bmv2] [D] [thread 16892] [552.0] [cxt 0] Parser 'parser': end
[13:38:05.188] [bmv2] [D] [thread 16892] [552.0] [cxt 0] Pipeline 'ingress': start
[13:38:05.188] [bmv2] [T] [thread 16892] [552.0] [cxt 0] Applying table 'tbl_resist171'
[13:38:05.188] [bmv2] [D] [thread 16892] [552.0] [cxt 0] Looking up key:

[13:38:05.188] [bmv2] [D] [thread 16892] [552.0] [cxt 0] Table 'tbl_resist171': miss
[13:38:05.188] [bmv2] [D] [thread 16892] [552.0] [cxt 0] Action entry is resist171 - 
[13:38:05.188] [bmv2] [T] [thread 16892] [552.0] [cxt 0] Action resist171
[13:38:05.188] [bmv2] [T] [thread 16892] [552.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:38:05.188] [bmv2] [T] [thread 16892] [552.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:38:05.188] [bmv2] [T] [thread 16892] [552.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:38:05.188] [bmv2] [T] [thread 16892] [552.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:38:05.188] [bmv2] [T] [thread 16892] [552.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:38:05.188] [bmv2] [T] [thread 16892] [552.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:38:05.188] [bmv2] [D] [thread 16892] [552.0] [cxt 0] Pipeline 'ingress': end
[13:38:05.188] [bmv2] [D] [thread 16892] [552.0] [cxt 0] Egress port is 0
[13:38:05.188] [bmv2] [D] [thread 16892] [553.0] [cxt 0] Processing packet received on port 35
[13:38:05.188] [bmv2] [D] [thread 16892] [553.0] [cxt 0] Parser 'parser': start
[13:38:05.188] [bmv2] [D] [thread 16892] [553.0] [cxt 0] Parser 'parser' entering state 'start'
[13:38:05.188] [bmv2] [D] [thread 16892] [553.0] [cxt 0] Extracting header 'ethernet'
[13:38:05.188] [bmv2] [D] [thread 16892] [553.0] [cxt 0] Parser state 'start': key is 86dd
[13:38:05.188] [bmv2] [T] [thread 16892] [553.0] [cxt 0] Bytes parsed: 14
[13:38:05.188] [bmv2] [D] [thread 16892] [553.0] [cxt 0] Parser 'parser': end
[13:38:05.188] [bmv2] [D] [thread 16892] [553.0] [cxt 0] Pipeline 'ingress': start
[13:38:05.188] [bmv2] [T] [thread 16892] [553.0] [cxt 0] Applying table 'tbl_resist171'
[13:38:05.188] [bmv2] [D] [thread 16892] [553.0] [cxt 0] Looking up key:

[13:38:05.188] [bmv2] [D] [thread 16892] [553.0] [cxt 0] Table 'tbl_resist171': miss
[13:38:05.188] [bmv2] [D] [thread 16892] [553.0] [cxt 0] Action entry is resist171 - 
[13:38:05.188] [bmv2] [T] [thread 16892] [553.0] [cxt 0] Action resist171
[13:38:05.188] [bmv2] [T] [thread 16892] [553.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:38:05.188] [bmv2] [T] [thread 16892] [553.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:38:05.188] [bmv2] [T] [thread 16892] [553.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:38:05.188] [bmv2] [T] [thread 16892] [553.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:38:05.188] [bmv2] [T] [thread 16892] [553.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:38:05.188] [bmv2] [T] [thread 16892] [553.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:38:05.188] [bmv2] [D] [thread 16892] [553.0] [cxt 0] Pipeline 'ingress': end
[13:38:05.188] [bmv2] [D] [thread 16892] [553.0] [cxt 0] Egress port is 0
[13:38:05.188] [bmv2] [D] [thread 16892] [554.0] [cxt 0] Processing packet received on port 38
[13:38:05.188] [bmv2] [D] [thread 16892] [554.0] [cxt 0] Parser 'parser': start
[13:38:05.188] [bmv2] [D] [thread 16892] [554.0] [cxt 0] Parser 'parser' entering state 'start'
[13:38:05.188] [bmv2] [D] [thread 16892] [554.0] [cxt 0] Extracting header 'ethernet'
[13:38:05.188] [bmv2] [D] [thread 16892] [554.0] [cxt 0] Parser state 'start': key is 86dd
[13:38:05.188] [bmv2] [T] [thread 16892] [554.0] [cxt 0] Bytes parsed: 14
[13:38:05.188] [bmv2] [D] [thread 16892] [554.0] [cxt 0] Parser 'parser': end
[13:38:05.188] [bmv2] [D] [thread 16892] [554.0] [cxt 0] Pipeline 'ingress': start
[13:38:05.188] [bmv2] [T] [thread 16892] [554.0] [cxt 0] Applying table 'tbl_resist171'
[13:38:05.188] [bmv2] [D] [thread 16892] [554.0] [cxt 0] Looking up key:

[13:38:05.189] [bmv2] [D] [thread 16892] [554.0] [cxt 0] Table 'tbl_resist171': miss
[13:38:05.189] [bmv2] [D] [thread 16892] [554.0] [cxt 0] Action entry is resist171 - 
[13:38:05.189] [bmv2] [T] [thread 16892] [554.0] [cxt 0] Action resist171
[13:38:05.189] [bmv2] [T] [thread 16892] [554.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:38:05.189] [bmv2] [T] [thread 16892] [554.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:38:05.189] [bmv2] [T] [thread 16892] [554.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:38:05.189] [bmv2] [T] [thread 16892] [554.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:38:05.189] [bmv2] [T] [thread 16892] [554.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:38:05.189] [bmv2] [T] [thread 16892] [554.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:38:05.189] [bmv2] [D] [thread 16892] [554.0] [cxt 0] Pipeline 'ingress': end
[13:38:05.189] [bmv2] [D] [thread 16892] [554.0] [cxt 0] Egress port is 0
[13:38:05.189] [bmv2] [D] [thread 16892] [555.0] [cxt 0] Processing packet received on port 45
[13:38:05.189] [bmv2] [D] [thread 16892] [555.0] [cxt 0] Parser 'parser': start
[13:38:05.189] [bmv2] [D] [thread 16892] [555.0] [cxt 0] Parser 'parser' entering state 'start'
[13:38:05.189] [bmv2] [D] [thread 16892] [555.0] [cxt 0] Extracting header 'ethernet'
[13:38:05.189] [bmv2] [D] [thread 16892] [555.0] [cxt 0] Parser state 'start': key is 86dd
[13:38:05.189] [bmv2] [T] [thread 16892] [555.0] [cxt 0] Bytes parsed: 14
[13:38:05.189] [bmv2] [D] [thread 16892] [555.0] [cxt 0] Parser 'parser': end
[13:38:05.189] [bmv2] [D] [thread 16892] [555.0] [cxt 0] Pipeline 'ingress': start
[13:38:05.189] [bmv2] [T] [thread 16892] [555.0] [cxt 0] Applying table 'tbl_resist171'
[13:38:05.189] [bmv2] [D] [thread 16892] [555.0] [cxt 0] Looking up key:

[13:38:05.189] [bmv2] [D] [thread 16892] [555.0] [cxt 0] Table 'tbl_resist171': miss
[13:38:05.189] [bmv2] [D] [thread 16892] [555.0] [cxt 0] Action entry is resist171 - 
[13:38:05.189] [bmv2] [T] [thread 16892] [555.0] [cxt 0] Action resist171
[13:38:05.189] [bmv2] [T] [thread 16892] [555.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:38:05.189] [bmv2] [T] [thread 16892] [555.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:38:05.189] [bmv2] [T] [thread 16892] [555.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:38:05.189] [bmv2] [T] [thread 16892] [555.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:38:05.189] [bmv2] [T] [thread 16892] [555.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:38:05.189] [bmv2] [T] [thread 16892] [555.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:38:05.189] [bmv2] [D] [thread 16892] [555.0] [cxt 0] Pipeline 'ingress': end
[13:38:05.189] [bmv2] [D] [thread 16892] [555.0] [cxt 0] Egress port is 0
[13:38:05.189] [bmv2] [D] [thread 16893] [549.0] [cxt 0] Pipeline 'egress': start
[13:38:05.189] [bmv2] [T] [thread 16893] [549.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:38:05.189] [bmv2] [T] [thread 16893] [549.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:38:05.189] [bmv2] [D] [thread 16893] [549.0] [cxt 0] Pipeline 'egress': end
[13:38:05.189] [bmv2] [D] [thread 16893] [549.0] [cxt 0] Deparser 'deparser': start
[13:38:05.189] [bmv2] [T] [thread 16893] [549.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:38:05.189] [bmv2] [D] [thread 16893] [549.0] [cxt 0] Deparsing header 'ethernet'
[13:38:05.189] [bmv2] [D] [thread 16893] [549.0] [cxt 0] Deparser 'deparser': end
[13:38:05.189] [bmv2] [D] [thread 16893] [550.0] [cxt 0] Pipeline 'egress': start
[13:38:05.189] [bmv2] [T] [thread 16893] [550.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:38:05.189] [bmv2] [T] [thread 16893] [550.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:38:05.189] [bmv2] [D] [thread 16893] [550.0] [cxt 0] Pipeline 'egress': end
[13:38:05.189] [bmv2] [D] [thread 16893] [550.0] [cxt 0] Deparser 'deparser': start
[13:38:05.189] [bmv2] [T] [thread 16893] [550.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:38:05.189] [bmv2] [D] [thread 16893] [550.0] [cxt 0] Deparsing header 'ethernet'
[13:38:05.189] [bmv2] [D] [thread 16893] [550.0] [cxt 0] Deparser 'deparser': end
[13:38:05.189] [bmv2] [D] [thread 16893] [551.0] [cxt 0] Pipeline 'egress': start
[13:38:05.189] [bmv2] [T] [thread 16893] [551.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:38:05.189] [bmv2] [T] [thread 16893] [551.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:38:05.190] [bmv2] [D] [thread 16893] [551.0] [cxt 0] Pipeline 'egress': end
[13:38:05.190] [bmv2] [D] [thread 16893] [551.0] [cxt 0] Deparser 'deparser': start
[13:38:05.190] [bmv2] [T] [thread 16893] [551.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:38:05.190] [bmv2] [D] [thread 16893] [551.0] [cxt 0] Deparsing header 'ethernet'
[13:38:05.190] [bmv2] [D] [thread 16893] [551.0] [cxt 0] Deparser 'deparser': end
[13:38:05.190] [bmv2] [D] [thread 16893] [552.0] [cxt 0] Pipeline 'egress': start
[13:38:05.190] [bmv2] [T] [thread 16893] [552.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:38:05.190] [bmv2] [T] [thread 16893] [552.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:38:05.190] [bmv2] [D] [thread 16893] [552.0] [cxt 0] Pipeline 'egress': end
[13:38:05.190] [bmv2] [D] [thread 16893] [552.0] [cxt 0] Deparser 'deparser': start
[13:38:05.190] [bmv2] [T] [thread 16893] [552.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:38:05.190] [bmv2] [D] [thread 16893] [552.0] [cxt 0] Deparsing header 'ethernet'
[13:38:05.190] [bmv2] [D] [thread 16893] [552.0] [cxt 0] Deparser 'deparser': end
[13:38:05.190] [bmv2] [D] [thread 16893] [553.0] [cxt 0] Pipeline 'egress': start
[13:38:05.190] [bmv2] [T] [thread 16893] [553.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:38:05.190] [bmv2] [T] [thread 16893] [553.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:38:05.190] [bmv2] [D] [thread 16893] [553.0] [cxt 0] Pipeline 'egress': end
[13:38:05.190] [bmv2] [D] [thread 16893] [553.0] [cxt 0] Deparser 'deparser': start
[13:38:05.190] [bmv2] [T] [thread 16893] [553.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:38:05.190] [bmv2] [D] [thread 16893] [553.0] [cxt 0] Deparsing header 'ethernet'
[13:38:05.190] [bmv2] [D] [thread 16893] [553.0] [cxt 0] Deparser 'deparser': end
[13:38:05.190] [bmv2] [D] [thread 16893] [554.0] [cxt 0] Pipeline 'egress': start
[13:38:05.190] [bmv2] [T] [thread 16893] [554.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:38:05.190] [bmv2] [T] [thread 16893] [554.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:38:05.190] [bmv2] [D] [thread 16893] [554.0] [cxt 0] Pipeline 'egress': end
[13:38:05.190] [bmv2] [D] [thread 16893] [554.0] [cxt 0] Deparser 'deparser': start
[13:38:05.190] [bmv2] [T] [thread 16893] [554.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:38:05.190] [bmv2] [D] [thread 16893] [554.0] [cxt 0] Deparsing header 'ethernet'
[13:38:05.190] [bmv2] [D] [thread 16893] [554.0] [cxt 0] Deparser 'deparser': end
[13:38:05.190] [bmv2] [D] [thread 16893] [555.0] [cxt 0] Pipeline 'egress': start
[13:38:05.190] [bmv2] [T] [thread 16893] [555.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:38:05.190] [bmv2] [T] [thread 16893] [555.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:38:05.190] [bmv2] [D] [thread 16893] [555.0] [cxt 0] Pipeline 'egress': end
[13:38:05.190] [bmv2] [D] [thread 16893] [555.0] [cxt 0] Deparser 'deparser': start
[13:38:05.190] [bmv2] [T] [thread 16893] [555.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:38:05.190] [bmv2] [D] [thread 16893] [555.0] [cxt 0] Deparsing header 'ethernet'
[13:38:05.190] [bmv2] [D] [thread 16893] [555.0] [cxt 0] Deparser 'deparser': end
[13:38:05.190] [bmv2] [D] [thread 16897] [549.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:38:05.190] [bmv2] [D] [thread 16897] [550.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:38:05.190] [bmv2] [D] [thread 16897] [551.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:38:05.190] [bmv2] [D] [thread 16897] [552.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:38:05.190] [bmv2] [D] [thread 16897] [553.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:38:05.190] [bmv2] [D] [thread 16897] [554.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:38:05.190] [bmv2] [D] [thread 16897] [555.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:40:16.249] [bmv2] [D] [thread 16892] [556.0] [cxt 0] Processing packet received on port 4
[13:40:16.249] [bmv2] [D] [thread 16892] [556.0] [cxt 0] Parser 'parser': start
[13:40:16.249] [bmv2] [D] [thread 16892] [556.0] [cxt 0] Parser 'parser' entering state 'start'
[13:40:16.249] [bmv2] [D] [thread 16892] [556.0] [cxt 0] Extracting header 'ethernet'
[13:40:16.250] [bmv2] [D] [thread 16892] [556.0] [cxt 0] Parser state 'start': key is 86dd
[13:40:16.250] [bmv2] [T] [thread 16892] [556.0] [cxt 0] Bytes parsed: 14
[13:40:16.250] [bmv2] [D] [thread 16892] [556.0] [cxt 0] Parser 'parser': end
[13:40:16.250] [bmv2] [D] [thread 16892] [556.0] [cxt 0] Pipeline 'ingress': start
[13:40:16.250] [bmv2] [T] [thread 16892] [556.0] [cxt 0] Applying table 'tbl_resist171'
[13:40:16.250] [bmv2] [D] [thread 16892] [556.0] [cxt 0] Looking up key:

[13:40:16.250] [bmv2] [D] [thread 16892] [556.0] [cxt 0] Table 'tbl_resist171': miss
[13:40:16.250] [bmv2] [D] [thread 16892] [556.0] [cxt 0] Action entry is resist171 - 
[13:40:16.250] [bmv2] [T] [thread 16892] [556.0] [cxt 0] Action resist171
[13:40:16.250] [bmv2] [T] [thread 16892] [556.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:40:16.250] [bmv2] [T] [thread 16892] [556.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:40:16.250] [bmv2] [T] [thread 16892] [556.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:40:16.250] [bmv2] [T] [thread 16892] [556.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:40:16.250] [bmv2] [T] [thread 16892] [556.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:40:16.250] [bmv2] [T] [thread 16892] [556.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:40:16.250] [bmv2] [D] [thread 16892] [556.0] [cxt 0] Pipeline 'ingress': end
[13:40:16.250] [bmv2] [D] [thread 16892] [556.0] [cxt 0] Egress port is 0
[13:40:16.250] [bmv2] [D] [thread 16892] [557.0] [cxt 0] Processing packet received on port 12
[13:40:16.250] [bmv2] [D] [thread 16892] [557.0] [cxt 0] Parser 'parser': start
[13:40:16.250] [bmv2] [D] [thread 16892] [557.0] [cxt 0] Parser 'parser' entering state 'start'
[13:40:16.250] [bmv2] [D] [thread 16892] [557.0] [cxt 0] Extracting header 'ethernet'
[13:40:16.250] [bmv2] [D] [thread 16892] [557.0] [cxt 0] Parser state 'start': key is 86dd
[13:40:16.250] [bmv2] [T] [thread 16892] [557.0] [cxt 0] Bytes parsed: 14
[13:40:16.251] [bmv2] [D] [thread 16892] [557.0] [cxt 0] Parser 'parser': end
[13:40:16.251] [bmv2] [D] [thread 16892] [557.0] [cxt 0] Pipeline 'ingress': start
[13:40:16.251] [bmv2] [T] [thread 16892] [557.0] [cxt 0] Applying table 'tbl_resist171'
[13:40:16.251] [bmv2] [D] [thread 16892] [557.0] [cxt 0] Looking up key:

[13:40:16.251] [bmv2] [D] [thread 16892] [557.0] [cxt 0] Table 'tbl_resist171': miss
[13:40:16.251] [bmv2] [D] [thread 16892] [557.0] [cxt 0] Action entry is resist171 - 
[13:40:16.251] [bmv2] [T] [thread 16892] [557.0] [cxt 0] Action resist171
[13:40:16.251] [bmv2] [T] [thread 16892] [557.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:40:16.251] [bmv2] [T] [thread 16892] [557.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:40:16.251] [bmv2] [T] [thread 16892] [557.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:40:16.251] [bmv2] [T] [thread 16892] [557.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:40:16.251] [bmv2] [T] [thread 16892] [557.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:40:16.251] [bmv2] [T] [thread 16892] [557.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:40:16.251] [bmv2] [D] [thread 16892] [557.0] [cxt 0] Pipeline 'ingress': end
[13:40:16.251] [bmv2] [D] [thread 16892] [557.0] [cxt 0] Egress port is 0
[13:40:16.251] [bmv2] [D] [thread 16893] [556.0] [cxt 0] Pipeline 'egress': start
[13:40:16.251] [bmv2] [T] [thread 16893] [556.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:40:16.251] [bmv2] [T] [thread 16893] [556.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:40:16.251] [bmv2] [D] [thread 16893] [556.0] [cxt 0] Pipeline 'egress': end
[13:40:16.251] [bmv2] [D] [thread 16893] [556.0] [cxt 0] Deparser 'deparser': start
[13:40:16.251] [bmv2] [T] [thread 16893] [556.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:40:16.251] [bmv2] [D] [thread 16893] [556.0] [cxt 0] Deparsing header 'ethernet'
[13:40:16.251] [bmv2] [D] [thread 16893] [556.0] [cxt 0] Deparser 'deparser': end
[13:40:16.251] [bmv2] [D] [thread 16893] [557.0] [cxt 0] Pipeline 'egress': start
[13:40:16.251] [bmv2] [T] [thread 16893] [557.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:40:16.251] [bmv2] [T] [thread 16893] [557.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:40:16.251] [bmv2] [D] [thread 16893] [557.0] [cxt 0] Pipeline 'egress': end
[13:40:16.251] [bmv2] [D] [thread 16893] [557.0] [cxt 0] Deparser 'deparser': start
[13:40:16.251] [bmv2] [T] [thread 16893] [557.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:40:16.251] [bmv2] [D] [thread 16893] [557.0] [cxt 0] Deparsing header 'ethernet'
[13:40:16.251] [bmv2] [D] [thread 16893] [557.0] [cxt 0] Deparser 'deparser': end
[13:40:16.251] [bmv2] [D] [thread 16897] [556.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:40:16.251] [bmv2] [D] [thread 16897] [557.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:40:16.251] [bmv2] [D] [thread 16892] [558.0] [cxt 0] Processing packet received on port 25
[13:40:16.252] [bmv2] [D] [thread 16892] [558.0] [cxt 0] Parser 'parser': start
[13:40:16.252] [bmv2] [D] [thread 16892] [558.0] [cxt 0] Parser 'parser' entering state 'start'
[13:40:16.252] [bmv2] [D] [thread 16892] [558.0] [cxt 0] Extracting header 'ethernet'
[13:40:16.252] [bmv2] [D] [thread 16892] [558.0] [cxt 0] Parser state 'start': key is 86dd
[13:40:16.252] [bmv2] [T] [thread 16892] [558.0] [cxt 0] Bytes parsed: 14
[13:40:16.252] [bmv2] [D] [thread 16892] [558.0] [cxt 0] Parser 'parser': end
[13:40:16.252] [bmv2] [D] [thread 16892] [558.0] [cxt 0] Pipeline 'ingress': start
[13:40:16.252] [bmv2] [T] [thread 16892] [558.0] [cxt 0] Applying table 'tbl_resist171'
[13:40:16.252] [bmv2] [D] [thread 16892] [558.0] [cxt 0] Looking up key:

[13:40:16.252] [bmv2] [D] [thread 16892] [558.0] [cxt 0] Table 'tbl_resist171': miss
[13:40:16.252] [bmv2] [D] [thread 16892] [558.0] [cxt 0] Action entry is resist171 - 
[13:40:16.252] [bmv2] [T] [thread 16892] [558.0] [cxt 0] Action resist171
[13:40:16.252] [bmv2] [T] [thread 16892] [558.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:40:16.253] [bmv2] [T] [thread 16892] [558.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:40:16.253] [bmv2] [T] [thread 16892] [558.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:40:16.253] [bmv2] [T] [thread 16892] [558.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:40:16.253] [bmv2] [T] [thread 16892] [558.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:40:16.253] [bmv2] [T] [thread 16892] [558.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:40:16.253] [bmv2] [D] [thread 16892] [558.0] [cxt 0] Pipeline 'ingress': end
[13:40:16.253] [bmv2] [D] [thread 16892] [558.0] [cxt 0] Egress port is 0
[13:40:16.254] [bmv2] [D] [thread 16893] [558.0] [cxt 0] Pipeline 'egress': start
[13:40:16.254] [bmv2] [T] [thread 16893] [558.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:40:16.254] [bmv2] [T] [thread 16893] [558.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:40:16.254] [bmv2] [D] [thread 16893] [558.0] [cxt 0] Pipeline 'egress': end
[13:40:16.254] [bmv2] [D] [thread 16893] [558.0] [cxt 0] Deparser 'deparser': start
[13:40:16.254] [bmv2] [T] [thread 16893] [558.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:40:16.254] [bmv2] [D] [thread 16893] [558.0] [cxt 0] Deparsing header 'ethernet'
[13:40:16.254] [bmv2] [D] [thread 16893] [558.0] [cxt 0] Deparser 'deparser': end
[13:40:16.254] [bmv2] [D] [thread 16892] [559.0] [cxt 0] Processing packet received on port 46
[13:40:16.254] [bmv2] [D] [thread 16892] [559.0] [cxt 0] Parser 'parser': start
[13:40:16.254] [bmv2] [D] [thread 16892] [559.0] [cxt 0] Parser 'parser' entering state 'start'
[13:40:16.254] [bmv2] [D] [thread 16892] [559.0] [cxt 0] Extracting header 'ethernet'
[13:40:16.254] [bmv2] [D] [thread 16892] [559.0] [cxt 0] Parser state 'start': key is 86dd
[13:40:16.254] [bmv2] [T] [thread 16892] [559.0] [cxt 0] Bytes parsed: 14
[13:40:16.254] [bmv2] [D] [thread 16892] [559.0] [cxt 0] Parser 'parser': end
[13:40:16.254] [bmv2] [D] [thread 16892] [559.0] [cxt 0] Pipeline 'ingress': start
[13:40:16.254] [bmv2] [T] [thread 16892] [559.0] [cxt 0] Applying table 'tbl_resist171'
[13:40:16.255] [bmv2] [D] [thread 16892] [559.0] [cxt 0] Looking up key:

[13:40:16.255] [bmv2] [D] [thread 16892] [559.0] [cxt 0] Table 'tbl_resist171': miss
[13:40:16.256] [bmv2] [D] [thread 16897] [558.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:40:16.256] [bmv2] [D] [thread 16892] [559.0] [cxt 0] Action entry is resist171 - 
[13:40:16.256] [bmv2] [T] [thread 16892] [559.0] [cxt 0] Action resist171
[13:40:16.256] [bmv2] [T] [thread 16892] [559.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:40:16.256] [bmv2] [T] [thread 16892] [559.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:40:16.256] [bmv2] [T] [thread 16892] [559.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:40:16.256] [bmv2] [T] [thread 16892] [559.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:40:16.256] [bmv2] [T] [thread 16892] [559.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:40:16.256] [bmv2] [T] [thread 16892] [559.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:40:16.256] [bmv2] [D] [thread 16892] [559.0] [cxt 0] Pipeline 'ingress': end
[13:40:16.256] [bmv2] [D] [thread 16892] [559.0] [cxt 0] Egress port is 0
[13:40:16.256] [bmv2] [D] [thread 16893] [559.0] [cxt 0] Pipeline 'egress': start
[13:40:16.256] [bmv2] [T] [thread 16893] [559.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:40:16.256] [bmv2] [T] [thread 16893] [559.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:40:16.257] [bmv2] [D] [thread 16893] [559.0] [cxt 0] Pipeline 'egress': end
[13:40:16.257] [bmv2] [D] [thread 16893] [559.0] [cxt 0] Deparser 'deparser': start
[13:40:16.257] [bmv2] [T] [thread 16893] [559.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:40:16.257] [bmv2] [D] [thread 16893] [559.0] [cxt 0] Deparsing header 'ethernet'
[13:40:16.257] [bmv2] [D] [thread 16893] [559.0] [cxt 0] Deparser 'deparser': end
[13:40:16.257] [bmv2] [D] [thread 16897] [559.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:42:27.329] [bmv2] [D] [thread 16892] [560.0] [cxt 0] Processing packet received on port 22
[13:42:27.329] [bmv2] [D] [thread 16892] [560.0] [cxt 0] Parser 'parser': start
[13:42:27.329] [bmv2] [D] [thread 16892] [560.0] [cxt 0] Parser 'parser' entering state 'start'
[13:42:27.329] [bmv2] [D] [thread 16892] [560.0] [cxt 0] Extracting header 'ethernet'
[13:42:27.329] [bmv2] [D] [thread 16892] [560.0] [cxt 0] Parser state 'start': key is 86dd
[13:42:27.329] [bmv2] [T] [thread 16892] [560.0] [cxt 0] Bytes parsed: 14
[13:42:27.329] [bmv2] [D] [thread 16892] [560.0] [cxt 0] Parser 'parser': end
[13:42:27.329] [bmv2] [D] [thread 16892] [560.0] [cxt 0] Pipeline 'ingress': start
[13:42:27.329] [bmv2] [T] [thread 16892] [560.0] [cxt 0] Applying table 'tbl_resist171'
[13:42:27.329] [bmv2] [D] [thread 16892] [560.0] [cxt 0] Looking up key:

[13:42:27.329] [bmv2] [D] [thread 16892] [560.0] [cxt 0] Table 'tbl_resist171': miss
[13:42:27.329] [bmv2] [D] [thread 16892] [560.0] [cxt 0] Action entry is resist171 - 
[13:42:27.329] [bmv2] [T] [thread 16892] [560.0] [cxt 0] Action resist171
[13:42:27.329] [bmv2] [T] [thread 16892] [560.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:42:27.329] [bmv2] [T] [thread 16892] [560.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:42:27.329] [bmv2] [T] [thread 16892] [560.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:42:27.329] [bmv2] [T] [thread 16892] [560.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:42:27.329] [bmv2] [T] [thread 16892] [560.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:42:27.329] [bmv2] [T] [thread 16892] [560.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:42:27.329] [bmv2] [D] [thread 16892] [560.0] [cxt 0] Pipeline 'ingress': end
[13:42:27.329] [bmv2] [D] [thread 16892] [560.0] [cxt 0] Egress port is 0
[13:42:27.329] [bmv2] [D] [thread 16892] [561.0] [cxt 0] Processing packet received on port 26
[13:42:27.329] [bmv2] [D] [thread 16892] [561.0] [cxt 0] Parser 'parser': start
[13:42:27.329] [bmv2] [D] [thread 16892] [561.0] [cxt 0] Parser 'parser' entering state 'start'
[13:42:27.329] [bmv2] [D] [thread 16892] [561.0] [cxt 0] Extracting header 'ethernet'
[13:42:27.329] [bmv2] [D] [thread 16892] [561.0] [cxt 0] Parser state 'start': key is 86dd
[13:42:27.329] [bmv2] [T] [thread 16892] [561.0] [cxt 0] Bytes parsed: 14
[13:42:27.329] [bmv2] [D] [thread 16892] [561.0] [cxt 0] Parser 'parser': end
[13:42:27.329] [bmv2] [D] [thread 16892] [561.0] [cxt 0] Pipeline 'ingress': start
[13:42:27.329] [bmv2] [T] [thread 16892] [561.0] [cxt 0] Applying table 'tbl_resist171'
[13:42:27.329] [bmv2] [D] [thread 16892] [561.0] [cxt 0] Looking up key:

[13:42:27.329] [bmv2] [D] [thread 16892] [561.0] [cxt 0] Table 'tbl_resist171': miss
[13:42:27.329] [bmv2] [D] [thread 16892] [561.0] [cxt 0] Action entry is resist171 - 
[13:42:27.329] [bmv2] [T] [thread 16892] [561.0] [cxt 0] Action resist171
[13:42:27.329] [bmv2] [T] [thread 16892] [561.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:42:27.329] [bmv2] [T] [thread 16892] [561.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:42:27.329] [bmv2] [T] [thread 16892] [561.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:42:27.329] [bmv2] [T] [thread 16892] [561.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:42:27.329] [bmv2] [T] [thread 16892] [561.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:42:27.329] [bmv2] [T] [thread 16892] [561.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:42:27.329] [bmv2] [D] [thread 16892] [561.0] [cxt 0] Pipeline 'ingress': end
[13:42:27.330] [bmv2] [D] [thread 16892] [561.0] [cxt 0] Egress port is 0
[13:42:27.330] [bmv2] [D] [thread 16893] [560.0] [cxt 0] Pipeline 'egress': start
[13:42:27.330] [bmv2] [T] [thread 16893] [560.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:42:27.330] [bmv2] [T] [thread 16893] [560.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:42:27.330] [bmv2] [D] [thread 16893] [560.0] [cxt 0] Pipeline 'egress': end
[13:42:27.330] [bmv2] [D] [thread 16893] [560.0] [cxt 0] Deparser 'deparser': start
[13:42:27.330] [bmv2] [T] [thread 16893] [560.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:42:27.330] [bmv2] [D] [thread 16893] [560.0] [cxt 0] Deparsing header 'ethernet'
[13:42:27.330] [bmv2] [D] [thread 16893] [560.0] [cxt 0] Deparser 'deparser': end
[13:42:27.330] [bmv2] [D] [thread 16893] [561.0] [cxt 0] Pipeline 'egress': start
[13:42:27.330] [bmv2] [T] [thread 16893] [561.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:42:27.330] [bmv2] [T] [thread 16893] [561.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:42:27.330] [bmv2] [D] [thread 16893] [561.0] [cxt 0] Pipeline 'egress': end
[13:42:27.330] [bmv2] [D] [thread 16893] [561.0] [cxt 0] Deparser 'deparser': start
[13:42:27.330] [bmv2] [T] [thread 16893] [561.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:42:27.330] [bmv2] [D] [thread 16897] [560.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:42:27.330] [bmv2] [D] [thread 16893] [561.0] [cxt 0] Deparsing header 'ethernet'
[13:42:27.330] [bmv2] [D] [thread 16893] [561.0] [cxt 0] Deparser 'deparser': end
[13:42:27.330] [bmv2] [D] [thread 16897] [561.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:44:38.405] [bmv2] [D] [thread 16892] [562.0] [cxt 0] Processing packet received on port 10
[13:44:38.405] [bmv2] [D] [thread 16892] [562.0] [cxt 0] Parser 'parser': start
[13:44:38.405] [bmv2] [D] [thread 16892] [562.0] [cxt 0] Parser 'parser' entering state 'start'
[13:44:38.405] [bmv2] [D] [thread 16892] [562.0] [cxt 0] Extracting header 'ethernet'
[13:44:38.405] [bmv2] [D] [thread 16892] [562.0] [cxt 0] Parser state 'start': key is 86dd
[13:44:38.405] [bmv2] [T] [thread 16892] [562.0] [cxt 0] Bytes parsed: 14
[13:44:38.405] [bmv2] [D] [thread 16892] [562.0] [cxt 0] Parser 'parser': end
[13:44:38.405] [bmv2] [D] [thread 16892] [562.0] [cxt 0] Pipeline 'ingress': start
[13:44:38.405] [bmv2] [T] [thread 16892] [562.0] [cxt 0] Applying table 'tbl_resist171'
[13:44:38.405] [bmv2] [D] [thread 16892] [562.0] [cxt 0] Looking up key:

[13:44:38.405] [bmv2] [D] [thread 16892] [562.0] [cxt 0] Table 'tbl_resist171': miss
[13:44:38.405] [bmv2] [D] [thread 16892] [562.0] [cxt 0] Action entry is resist171 - 
[13:44:38.405] [bmv2] [T] [thread 16892] [562.0] [cxt 0] Action resist171
[13:44:38.405] [bmv2] [T] [thread 16892] [562.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:44:38.405] [bmv2] [T] [thread 16892] [562.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:44:38.405] [bmv2] [T] [thread 16892] [562.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:44:38.405] [bmv2] [T] [thread 16892] [562.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:44:38.405] [bmv2] [T] [thread 16892] [562.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:44:38.405] [bmv2] [T] [thread 16892] [562.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:44:38.405] [bmv2] [D] [thread 16892] [562.0] [cxt 0] Pipeline 'ingress': end
[13:44:38.405] [bmv2] [D] [thread 16892] [562.0] [cxt 0] Egress port is 0
[13:44:38.405] [bmv2] [D] [thread 16892] [563.0] [cxt 0] Processing packet received on port 11
[13:44:38.405] [bmv2] [D] [thread 16892] [563.0] [cxt 0] Parser 'parser': start
[13:44:38.406] [bmv2] [D] [thread 16892] [563.0] [cxt 0] Parser 'parser' entering state 'start'
[13:44:38.406] [bmv2] [D] [thread 16892] [563.0] [cxt 0] Extracting header 'ethernet'
[13:44:38.406] [bmv2] [D] [thread 16893] [562.0] [cxt 0] Pipeline 'egress': start
[13:44:38.406] [bmv2] [T] [thread 16893] [562.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:44:38.406] [bmv2] [T] [thread 16893] [562.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:44:38.406] [bmv2] [D] [thread 16893] [562.0] [cxt 0] Pipeline 'egress': end
[13:44:38.406] [bmv2] [D] [thread 16893] [562.0] [cxt 0] Deparser 'deparser': start
[13:44:38.406] [bmv2] [T] [thread 16893] [562.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:44:38.406] [bmv2] [D] [thread 16893] [562.0] [cxt 0] Deparsing header 'ethernet'
[13:44:38.406] [bmv2] [D] [thread 16893] [562.0] [cxt 0] Deparser 'deparser': end
[13:44:38.406] [bmv2] [D] [thread 16897] [562.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:44:38.406] [bmv2] [D] [thread 16892] [563.0] [cxt 0] Parser state 'start': key is 86dd
[13:44:38.406] [bmv2] [T] [thread 16892] [563.0] [cxt 0] Bytes parsed: 14
[13:44:38.406] [bmv2] [D] [thread 16892] [563.0] [cxt 0] Parser 'parser': end
[13:44:38.406] [bmv2] [D] [thread 16892] [563.0] [cxt 0] Pipeline 'ingress': start
[13:44:38.406] [bmv2] [T] [thread 16892] [563.0] [cxt 0] Applying table 'tbl_resist171'
[13:44:38.406] [bmv2] [D] [thread 16892] [563.0] [cxt 0] Looking up key:

[13:44:38.406] [bmv2] [D] [thread 16892] [563.0] [cxt 0] Table 'tbl_resist171': miss
[13:44:38.406] [bmv2] [D] [thread 16892] [563.0] [cxt 0] Action entry is resist171 - 
[13:44:38.406] [bmv2] [T] [thread 16892] [563.0] [cxt 0] Action resist171
[13:44:38.406] [bmv2] [T] [thread 16892] [563.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:44:38.406] [bmv2] [T] [thread 16892] [563.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:44:38.406] [bmv2] [T] [thread 16892] [563.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:44:38.406] [bmv2] [T] [thread 16892] [563.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:44:38.406] [bmv2] [T] [thread 16892] [563.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:44:38.406] [bmv2] [T] [thread 16892] [563.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:44:38.406] [bmv2] [D] [thread 16892] [563.0] [cxt 0] Pipeline 'ingress': end
[13:44:38.406] [bmv2] [D] [thread 16892] [563.0] [cxt 0] Egress port is 0
[13:44:38.407] [bmv2] [D] [thread 16893] [563.0] [cxt 0] Pipeline 'egress': start
[13:44:38.407] [bmv2] [D] [thread 16892] [564.0] [cxt 0] Processing packet received on port 49
[13:44:38.407] [bmv2] [D] [thread 16892] [564.0] [cxt 0] Parser 'parser': start
[13:44:38.407] [bmv2] [D] [thread 16892] [564.0] [cxt 0] Parser 'parser' entering state 'start'
[13:44:38.407] [bmv2] [D] [thread 16892] [564.0] [cxt 0] Extracting header 'ethernet'
[13:44:38.407] [bmv2] [D] [thread 16892] [564.0] [cxt 0] Parser state 'start': key is 86dd
[13:44:38.407] [bmv2] [T] [thread 16892] [564.0] [cxt 0] Bytes parsed: 14
[13:44:38.407] [bmv2] [D] [thread 16892] [564.0] [cxt 0] Parser 'parser': end
[13:44:38.407] [bmv2] [D] [thread 16892] [564.0] [cxt 0] Pipeline 'ingress': start
[13:44:38.407] [bmv2] [T] [thread 16892] [564.0] [cxt 0] Applying table 'tbl_resist171'
[13:44:38.407] [bmv2] [D] [thread 16892] [564.0] [cxt 0] Looking up key:

[13:44:38.407] [bmv2] [D] [thread 16892] [564.0] [cxt 0] Table 'tbl_resist171': miss
[13:44:38.407] [bmv2] [D] [thread 16892] [564.0] [cxt 0] Action entry is resist171 - 
[13:44:38.407] [bmv2] [T] [thread 16892] [564.0] [cxt 0] Action resist171
[13:44:38.407] [bmv2] [T] [thread 16892] [564.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:44:38.407] [bmv2] [T] [thread 16892] [564.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:44:38.408] [bmv2] [T] [thread 16892] [564.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:44:38.408] [bmv2] [T] [thread 16892] [564.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:44:38.408] [bmv2] [T] [thread 16892] [564.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:44:38.408] [bmv2] [T] [thread 16892] [564.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:44:38.408] [bmv2] [D] [thread 16892] [564.0] [cxt 0] Pipeline 'ingress': end
[13:44:38.408] [bmv2] [D] [thread 16892] [564.0] [cxt 0] Egress port is 0
[13:44:38.408] [bmv2] [T] [thread 16893] [563.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:44:38.408] [bmv2] [T] [thread 16893] [563.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:44:38.408] [bmv2] [D] [thread 16893] [563.0] [cxt 0] Pipeline 'egress': end
[13:44:38.408] [bmv2] [D] [thread 16893] [563.0] [cxt 0] Deparser 'deparser': start
[13:44:38.408] [bmv2] [T] [thread 16893] [563.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:44:38.408] [bmv2] [D] [thread 16893] [563.0] [cxt 0] Deparsing header 'ethernet'
[13:44:38.408] [bmv2] [D] [thread 16893] [563.0] [cxt 0] Deparser 'deparser': end
[13:44:38.408] [bmv2] [D] [thread 16893] [564.0] [cxt 0] Pipeline 'egress': start
[13:44:38.408] [bmv2] [T] [thread 16893] [564.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:44:38.408] [bmv2] [T] [thread 16893] [564.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:44:38.408] [bmv2] [D] [thread 16893] [564.0] [cxt 0] Pipeline 'egress': end
[13:44:38.408] [bmv2] [D] [thread 16893] [564.0] [cxt 0] Deparser 'deparser': start
[13:44:38.408] [bmv2] [T] [thread 16893] [564.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:44:38.408] [bmv2] [D] [thread 16893] [564.0] [cxt 0] Deparsing header 'ethernet'
[13:44:38.408] [bmv2] [D] [thread 16893] [564.0] [cxt 0] Deparser 'deparser': end
[13:44:38.408] [bmv2] [D] [thread 16897] [563.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:44:38.408] [bmv2] [D] [thread 16897] [564.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:46:49.470] [bmv2] [D] [thread 16892] [565.0] [cxt 0] Processing packet received on port 32
[13:46:49.470] [bmv2] [D] [thread 16892] [565.0] [cxt 0] Parser 'parser': start
[13:46:49.470] [bmv2] [D] [thread 16892] [565.0] [cxt 0] Parser 'parser' entering state 'start'
[13:46:49.470] [bmv2] [D] [thread 16892] [565.0] [cxt 0] Extracting header 'ethernet'
[13:46:49.470] [bmv2] [D] [thread 16892] [565.0] [cxt 0] Parser state 'start': key is 86dd
[13:46:49.470] [bmv2] [T] [thread 16892] [565.0] [cxt 0] Bytes parsed: 14
[13:46:49.470] [bmv2] [D] [thread 16892] [565.0] [cxt 0] Parser 'parser': end
[13:46:49.470] [bmv2] [D] [thread 16892] [565.0] [cxt 0] Pipeline 'ingress': start
[13:46:49.470] [bmv2] [T] [thread 16892] [565.0] [cxt 0] Applying table 'tbl_resist171'
[13:46:49.470] [bmv2] [D] [thread 16892] [565.0] [cxt 0] Looking up key:

[13:46:49.470] [bmv2] [D] [thread 16892] [565.0] [cxt 0] Table 'tbl_resist171': miss
[13:46:49.470] [bmv2] [D] [thread 16892] [565.0] [cxt 0] Action entry is resist171 - 
[13:46:49.470] [bmv2] [T] [thread 16892] [565.0] [cxt 0] Action resist171
[13:46:49.470] [bmv2] [T] [thread 16892] [565.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:46:49.470] [bmv2] [T] [thread 16892] [565.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:46:49.470] [bmv2] [T] [thread 16892] [565.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:46:49.470] [bmv2] [T] [thread 16892] [565.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:46:49.470] [bmv2] [T] [thread 16892] [565.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:46:49.470] [bmv2] [T] [thread 16892] [565.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:46:49.470] [bmv2] [D] [thread 16892] [565.0] [cxt 0] Pipeline 'ingress': end
[13:46:49.470] [bmv2] [D] [thread 16892] [565.0] [cxt 0] Egress port is 0
[13:46:49.470] [bmv2] [D] [thread 16892] [566.0] [cxt 0] Processing packet received on port 37
[13:46:49.470] [bmv2] [D] [thread 16892] [566.0] [cxt 0] Parser 'parser': start
[13:46:49.470] [bmv2] [D] [thread 16892] [566.0] [cxt 0] Parser 'parser' entering state 'start'
[13:46:49.470] [bmv2] [D] [thread 16892] [566.0] [cxt 0] Extracting header 'ethernet'
[13:46:49.471] [bmv2] [D] [thread 16892] [566.0] [cxt 0] Parser state 'start': key is 86dd
[13:46:49.471] [bmv2] [T] [thread 16892] [566.0] [cxt 0] Bytes parsed: 14
[13:46:49.471] [bmv2] [D] [thread 16892] [566.0] [cxt 0] Parser 'parser': end
[13:46:49.471] [bmv2] [D] [thread 16892] [566.0] [cxt 0] Pipeline 'ingress': start
[13:46:49.471] [bmv2] [T] [thread 16892] [566.0] [cxt 0] Applying table 'tbl_resist171'
[13:46:49.471] [bmv2] [D] [thread 16892] [566.0] [cxt 0] Looking up key:

[13:46:49.471] [bmv2] [D] [thread 16892] [566.0] [cxt 0] Table 'tbl_resist171': miss
[13:46:49.471] [bmv2] [D] [thread 16892] [566.0] [cxt 0] Action entry is resist171 - 
[13:46:49.471] [bmv2] [T] [thread 16892] [566.0] [cxt 0] Action resist171
[13:46:49.471] [bmv2] [T] [thread 16892] [566.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:46:49.471] [bmv2] [T] [thread 16892] [566.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:46:49.471] [bmv2] [T] [thread 16892] [566.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:46:49.471] [bmv2] [T] [thread 16892] [566.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:46:49.471] [bmv2] [T] [thread 16892] [566.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:46:49.471] [bmv2] [T] [thread 16892] [566.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:46:49.471] [bmv2] [D] [thread 16892] [566.0] [cxt 0] Pipeline 'ingress': end
[13:46:49.471] [bmv2] [D] [thread 16892] [566.0] [cxt 0] Egress port is 0
[13:46:49.471] [bmv2] [D] [thread 16893] [565.0] [cxt 0] Pipeline 'egress': start
[13:46:49.471] [bmv2] [T] [thread 16893] [565.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:46:49.471] [bmv2] [T] [thread 16893] [565.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:46:49.471] [bmv2] [D] [thread 16893] [565.0] [cxt 0] Pipeline 'egress': end
[13:46:49.471] [bmv2] [D] [thread 16893] [565.0] [cxt 0] Deparser 'deparser': start
[13:46:49.471] [bmv2] [T] [thread 16893] [565.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:46:49.472] [bmv2] [D] [thread 16893] [565.0] [cxt 0] Deparsing header 'ethernet'
[13:46:49.472] [bmv2] [D] [thread 16893] [565.0] [cxt 0] Deparser 'deparser': end
[13:46:49.472] [bmv2] [D] [thread 16893] [566.0] [cxt 0] Pipeline 'egress': start
[13:46:49.472] [bmv2] [T] [thread 16893] [566.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:46:49.472] [bmv2] [T] [thread 16893] [566.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:46:49.472] [bmv2] [D] [thread 16893] [566.0] [cxt 0] Pipeline 'egress': end
[13:46:49.472] [bmv2] [D] [thread 16893] [566.0] [cxt 0] Deparser 'deparser': start
[13:46:49.472] [bmv2] [T] [thread 16893] [566.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:46:49.472] [bmv2] [D] [thread 16893] [566.0] [cxt 0] Deparsing header 'ethernet'
[13:46:49.472] [bmv2] [D] [thread 16893] [566.0] [cxt 0] Deparser 'deparser': end
[13:46:49.472] [bmv2] [D] [thread 16897] [565.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:46:49.472] [bmv2] [D] [thread 16897] [566.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:51:11.616] [bmv2] [D] [thread 16892] [567.0] [cxt 0] Processing packet received on port 51
[13:51:11.616] [bmv2] [D] [thread 16892] [567.0] [cxt 0] Parser 'parser': start
[13:51:11.616] [bmv2] [D] [thread 16892] [567.0] [cxt 0] Parser 'parser' entering state 'start'
[13:51:11.616] [bmv2] [D] [thread 16892] [567.0] [cxt 0] Extracting header 'ethernet'
[13:51:11.616] [bmv2] [D] [thread 16892] [567.0] [cxt 0] Parser state 'start': key is 86dd
[13:51:11.616] [bmv2] [T] [thread 16892] [567.0] [cxt 0] Bytes parsed: 14
[13:51:11.616] [bmv2] [D] [thread 16892] [567.0] [cxt 0] Parser 'parser': end
[13:51:11.616] [bmv2] [D] [thread 16892] [567.0] [cxt 0] Pipeline 'ingress': start
[13:51:11.616] [bmv2] [T] [thread 16892] [567.0] [cxt 0] Applying table 'tbl_resist171'
[13:51:11.616] [bmv2] [D] [thread 16892] [567.0] [cxt 0] Looking up key:

[13:51:11.616] [bmv2] [D] [thread 16892] [567.0] [cxt 0] Table 'tbl_resist171': miss
[13:51:11.616] [bmv2] [D] [thread 16892] [567.0] [cxt 0] Action entry is resist171 - 
[13:51:11.616] [bmv2] [T] [thread 16892] [567.0] [cxt 0] Action resist171
[13:51:11.616] [bmv2] [T] [thread 16892] [567.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:51:11.616] [bmv2] [T] [thread 16892] [567.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:51:11.616] [bmv2] [T] [thread 16892] [567.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:51:11.616] [bmv2] [T] [thread 16892] [567.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:51:11.617] [bmv2] [T] [thread 16892] [567.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:51:11.617] [bmv2] [T] [thread 16892] [567.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:51:11.617] [bmv2] [D] [thread 16892] [567.0] [cxt 0] Pipeline 'ingress': end
[13:51:11.617] [bmv2] [D] [thread 16892] [567.0] [cxt 0] Egress port is 0
[13:51:11.617] [bmv2] [D] [thread 16893] [567.0] [cxt 0] Pipeline 'egress': start
[13:51:11.617] [bmv2] [T] [thread 16893] [567.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:51:11.617] [bmv2] [T] [thread 16893] [567.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:51:11.617] [bmv2] [D] [thread 16893] [567.0] [cxt 0] Pipeline 'egress': end
[13:51:11.617] [bmv2] [D] [thread 16893] [567.0] [cxt 0] Deparser 'deparser': start
[13:51:11.617] [bmv2] [T] [thread 16893] [567.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:51:11.617] [bmv2] [D] [thread 16893] [567.0] [cxt 0] Deparsing header 'ethernet'
[13:51:11.617] [bmv2] [D] [thread 16893] [567.0] [cxt 0] Deparser 'deparser': end
[13:51:11.617] [bmv2] [D] [thread 16897] [567.0] [cxt 0] Transmitting packet of size 70 out of port 0
[13:53:22.684] [bmv2] [D] [thread 16892] [568.0] [cxt 0] Processing packet received on port 29
[13:53:22.685] [bmv2] [D] [thread 16892] [568.0] [cxt 0] Parser 'parser': start
[13:53:22.685] [bmv2] [D] [thread 16892] [568.0] [cxt 0] Parser 'parser' entering state 'start'
[13:53:22.685] [bmv2] [D] [thread 16892] [568.0] [cxt 0] Extracting header 'ethernet'
[13:53:22.685] [bmv2] [D] [thread 16892] [568.0] [cxt 0] Parser state 'start': key is 86dd
[13:53:22.685] [bmv2] [T] [thread 16892] [568.0] [cxt 0] Bytes parsed: 14
[13:53:22.685] [bmv2] [D] [thread 16892] [568.0] [cxt 0] Parser 'parser': end
[13:53:22.685] [bmv2] [D] [thread 16892] [568.0] [cxt 0] Pipeline 'ingress': start
[13:53:22.685] [bmv2] [T] [thread 16892] [568.0] [cxt 0] Applying table 'tbl_resist171'
[13:53:22.685] [bmv2] [D] [thread 16892] [568.0] [cxt 0] Looking up key:

[13:53:22.685] [bmv2] [D] [thread 16892] [568.0] [cxt 0] Table 'tbl_resist171': miss
[13:53:22.685] [bmv2] [D] [thread 16892] [568.0] [cxt 0] Action entry is resist171 - 
[13:53:22.685] [bmv2] [T] [thread 16892] [568.0] [cxt 0] Action resist171
[13:53:22.685] [bmv2] [T] [thread 16892] [568.0] [cxt 0] resist.p4(171) Primitive simulateFailure.read(meta.simulateFailure, 0)
[13:53:22.685] [bmv2] [T] [thread 16892] [568.0] [cxt 0] Read register 'simulateFailure' at index 0 read value 0
[13:53:22.685] [bmv2] [T] [thread 16892] [568.0] [cxt 0] resist.p4(172) Condition "meta.simulateFailure == 1" (node_3) is false
[13:53:22.685] [bmv2] [T] [thread 16892] [568.0] [cxt 0] resist.p4(174) Condition "hdr.resist.type == 12" (node_5) is false
[13:53:22.685] [bmv2] [T] [thread 16892] [568.0] [cxt 0] resist.p4(177) Condition "hdr.resist.type == 10" (node_8) is false
[13:53:22.685] [bmv2] [T] [thread 16892] [568.0] [cxt 0] resist.p4(183) Condition "hdr.resist.isValid()" (node_11) is false
[13:53:22.685] [bmv2] [D] [thread 16892] [568.0] [cxt 0] Pipeline 'ingress': end
[13:53:22.685] [bmv2] [D] [thread 16892] [568.0] [cxt 0] Egress port is 0
[13:53:22.685] [bmv2] [D] [thread 16893] [568.0] [cxt 0] Pipeline 'egress': start
[13:53:22.685] [bmv2] [T] [thread 16893] [568.0] [cxt 0] resist.p4(249) Condition "standard_metadata.instance_type == 2" (node_33) is false
[13:53:22.685] [bmv2] [T] [thread 16893] [568.0] [cxt 0] resist.p4(255) Condition "hdr.resist.isValid() && hdr.resist.type==7" (node_37) is false
[13:53:22.685] [bmv2] [D] [thread 16893] [568.0] [cxt 0] Pipeline 'egress': end
[13:53:22.685] [bmv2] [D] [thread 16893] [568.0] [cxt 0] Deparser 'deparser': start
[13:53:22.685] [bmv2] [T] [thread 16893] [568.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[13:53:22.685] [bmv2] [D] [thread 16893] [568.0] [cxt 0] Deparsing header 'ethernet'
[13:53:22.686] [bmv2] [D] [thread 16893] [568.0] [cxt 0] Deparser 'deparser': end
[13:53:22.686] [bmv2] [D] [thread 16897] [568.0] [cxt 0] Transmitting packet of size 70 out of port 0
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
