
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003413                       # Number of seconds simulated
sim_ticks                                  3413179194                       # Number of ticks simulated
final_tick                               574944216870                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  59871                       # Simulator instruction rate (inst/s)
host_op_rate                                    78647                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  97110                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893648                       # Number of bytes of host memory used
host_seconds                                 35147.64                       # Real time elapsed on the host
sim_insts                                  2104329981                       # Number of instructions simulated
sim_ops                                    2764257248                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       221056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       102400                       # Number of bytes read from this memory
system.physmem.bytes_read::total               334848                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11392                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        93184                       # Number of bytes written to this memory
system.physmem.bytes_written::total             93184                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1727                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          800                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2616                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             728                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  728                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1650075                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64765425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1687576                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     30001355                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                98104430                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1650075                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1687576                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3337651                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27301233                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27301233                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27301233                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1650075                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64765425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1687576                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     30001355                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              125405663                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8185083                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2854017                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2487895                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189018                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1428061                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1382212                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200275                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5693                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3497157                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15859696                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2854017                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582487                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3357454                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         875876                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        365822                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1720129                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91486                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7906139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.311913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.290728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4548685     57.53%     57.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601024      7.60%     65.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293216      3.71%     68.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          222558      2.82%     71.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          180502      2.28%     73.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158265      2.00%     75.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54541      0.69%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          196184      2.48%     79.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1651164     20.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7906139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.348685                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.937634                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3620523                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       342525                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3243952                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16267                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        682871                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312976                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2844                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17729585                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4414                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        682871                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3772252                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         159196                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41501                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3107160                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       143152                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17167759                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70822                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        59936                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22739725                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78166190                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78166190                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903412                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7836277                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2134                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1133                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           364699                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2625960                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       596051                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7498                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       135994                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16142841                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2138                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13774108                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18573                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4657299                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12628969                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          101                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7906139                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.742204                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.861872                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2850189     36.05%     36.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1691246     21.39%     57.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       821910     10.40%     67.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       993571     12.57%     80.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       757250      9.58%     89.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477209      6.04%     96.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       207368      2.62%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60092      0.76%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        47304      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7906139                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58572     72.75%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12632     15.69%     88.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9307     11.56%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10806091     78.45%     78.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109537      0.80%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2358341     17.12%     96.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       499143      3.62%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13774108                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.682831                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80511                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005845                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35553434                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20802390                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13290787                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13854619                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22619                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       737881                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          117                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156293                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        682871                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          96751                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7217                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16144980                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62514                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2625960                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       596051                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1123                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3876                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           40                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          117                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        94889                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       112199                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207088                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13471944                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2256933                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302159                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2742491                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017281                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            485558                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.645914                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13316187                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13290787                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7996092                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19696007                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.623782                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405975                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370183                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4774906                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2037                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187259                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7223268                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.574105                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.291227                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3388731     46.91%     46.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532454     21.22%     68.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838593     11.61%     79.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305491      4.23%     83.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       260065      3.60%     87.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       114936      1.59%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       279123      3.86%     93.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        76608      1.06%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       427267      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7223268                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370183                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928957                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       427267                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22940986                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32973941                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3542                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 278944                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.818508                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.818508                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.221735                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.221735                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62375657                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17440863                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18291052                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2034                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8185083                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3065391                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2496311                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       203661                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1242794                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1188223                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          326523                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8911                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3151975                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16734657                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3065391                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1514746                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3505404                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1097676                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        471126                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1547095                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        88608                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8019576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.585033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.373776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4514172     56.29%     56.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          245017      3.06%     59.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          253350      3.16%     62.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          403623      5.03%     67.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          189527      2.36%     69.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          268769      3.35%     73.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          180328      2.25%     75.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          133957      1.67%     77.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1830833     22.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8019576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374509                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.044531                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3321150                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       427741                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3352823                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27967                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        889891                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       520657                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1157                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19986138                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4279                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        889891                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3488963                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          98611                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       115235                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3210888                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       215984                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19261161                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           38                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        124192                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        64555                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26972899                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     89777363                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     89777363                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16411690                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10561204                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3300                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1685                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           573286                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1794577                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       925785                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         9982                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       350106                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18049070                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14315163                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25131                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6248540                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19278914                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8019576                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.785027                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.926902                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2781896     34.69%     34.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1726921     21.53%     56.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1155779     14.41%     70.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       766838      9.56%     80.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       693071      8.64%     88.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       391979      4.89%     93.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       351174      4.38%     98.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        78397      0.98%     99.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73521      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8019576                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         107573     77.75%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15670     11.33%     89.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15114     10.92%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11950709     83.48%     83.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       190369      1.33%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1614      0.01%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1418960      9.91%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       753511      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14315163                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.748933                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             138357                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009665                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36813390                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24301039                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13906557                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14453520                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        20382                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       720816                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          119                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       246217                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        889891                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57492                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12293                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18052391                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        43388                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1794577                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       925785                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1677                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10290                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          119                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       121434                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       115769                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       237203                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14056841                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1324604                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       258322                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2052602                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1998411                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            727998                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.717373                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13917309                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13906557                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9123569                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25935367                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.699012                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351781                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9562879                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11773432                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6278990                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3291                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       205415                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7129685                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.651326                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.171824                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2733821     38.34%     38.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2018153     28.31%     66.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       799883     11.22%     77.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       401881      5.64%     83.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       371306      5.21%     88.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       169214      2.37%     91.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       185305      2.60%     93.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94230      1.32%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       355892      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7129685                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9562879                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11773432                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1753329                       # Number of memory references committed
system.switch_cpus1.commit.loads              1073761                       # Number of loads committed
system.switch_cpus1.commit.membars               1639                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1699839                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10606108                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       242639                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       355892                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24826046                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36995686                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3534                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 165507                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9562879                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11773432                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9562879                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.855922                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.855922                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.168330                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.168330                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        63104929                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19289156                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18400975                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3278                       # number of misc regfile writes
system.l20.replacements                          1771                       # number of replacements
system.l20.tagsinuse                      4095.329806                       # Cycle average of tags in use
system.l20.total_refs                          156624                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5867                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.695756                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           74.263198                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    38.420465                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   900.870737                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3081.775406                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.018131                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009380                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.219939                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.752387                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999836                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3694                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3698                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             915                       # number of Writeback hits
system.l20.Writeback_hits::total                  915                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3718                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3722                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3718                       # number of overall hits
system.l20.overall_hits::total                   3722                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1727                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1771                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1727                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1771                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1727                       # number of overall misses
system.l20.overall_misses::total                 1771                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5367109                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    175525513                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      180892622                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5367109                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    175525513                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       180892622                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5367109                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    175525513                       # number of overall miss cycles
system.l20.overall_miss_latency::total      180892622                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           48                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5421                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5469                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          915                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              915                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           48                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5445                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5493                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           48                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5445                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5493                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.916667                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.318576                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.323825                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.916667                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.317172                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.322410                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.916667                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.317172                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.322410                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 121979.750000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 101636.081644                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 102141.514399                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 121979.750000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 101636.081644                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 102141.514399                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 121979.750000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 101636.081644                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 102141.514399                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 278                       # number of writebacks
system.l20.writebacks::total                      278                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1727                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1771                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1727                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1771                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1727                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1771                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5037703                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    162554497                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    167592200                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5037703                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    162554497                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    167592200                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5037703                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    162554497                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    167592200                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.916667                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.318576                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.323825                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.916667                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.317172                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.322410                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.916667                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.317172                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.322410                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 114493.250000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94125.360162                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 94631.394692                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 114493.250000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 94125.360162                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 94631.394692                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 114493.250000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 94125.360162                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 94631.394692                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           846                       # number of replacements
system.l21.tagsinuse                      4094.138193                       # Cycle average of tags in use
system.l21.total_refs                          318937                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4940                       # Sample count of references to valid blocks.
system.l21.avg_refs                         64.562146                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           88.103623                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    41.963130                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   399.311843                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3564.759598                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.021510                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.010245                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.097488                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.870303                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999545                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3438                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3440                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1029                       # number of Writeback hits
system.l21.Writeback_hits::total                 1029                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3490                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3492                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3490                       # number of overall hits
system.l21.overall_hits::total                   3492                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          800                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  845                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          800                       # number of demand (read+write) misses
system.l21.demand_misses::total                   845                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          800                       # number of overall misses
system.l21.overall_misses::total                  845                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      6861992                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     85599460                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       92461452                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      6861992                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     85599460                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        92461452                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      6861992                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     85599460                       # number of overall miss cycles
system.l21.overall_miss_latency::total       92461452                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4238                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4285                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1029                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1029                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4290                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4337                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4290                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4337                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.957447                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.188768                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.197200                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.957447                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.186480                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.194835                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.957447                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.186480                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.194835                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 152488.711111                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 106999.325000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 109421.836686                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 152488.711111                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 106999.325000                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 109421.836686                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 152488.711111                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 106999.325000                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 109421.836686                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 450                       # number of writebacks
system.l21.writebacks::total                      450                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          800                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             845                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          800                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              845                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          800                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             845                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      6519014                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     79451905                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     85970919                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      6519014                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     79451905                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     85970919                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      6519014                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     79451905                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     85970919                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.957447                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.188768                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.197200                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.957447                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.186480                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.194835                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.957447                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.186480                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.194835                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 144866.977778                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 99314.881250                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 101740.732544                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 144866.977778                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 99314.881250                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 101740.732544                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 144866.977778                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 99314.881250                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 101740.732544                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               557.080650                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001752592                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   566                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1769880.904594                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.348192                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   514.732458                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067866                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.824892                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.892757                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1720071                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1720071                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1720071                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1720071                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1720071                       # number of overall hits
system.cpu0.icache.overall_hits::total        1720071                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           58                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           58                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           58                       # number of overall misses
system.cpu0.icache.overall_misses::total           58                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6957991                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6957991                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6957991                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6957991                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6957991                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6957991                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1720129                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1720129                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1720129                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1720129                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1720129                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1720129                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 119965.362069                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 119965.362069                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 119965.362069                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 119965.362069                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 119965.362069                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 119965.362069                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5594202                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5594202                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5594202                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5594202                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5594202                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5594202                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 116545.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 116545.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 116545.875000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 116545.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 116545.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 116545.875000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5445                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249890                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5701                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39159.777232                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.050833                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.949167                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785355                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214645                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055454                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055454                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1104                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1104                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1017                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1017                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493038                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493038                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493038                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493038                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17321                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17321                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17393                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17393                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17393                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17393                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1172624782                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1172624782                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2332896                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2332896                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1174957678                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1174957678                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1174957678                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1174957678                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2072775                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2072775                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2510431                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2510431                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2510431                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2510431                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008356                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008356                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006928                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006928                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006928                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006928                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 67699.600600                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67699.600600                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32401.333333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32401.333333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 67553.480021                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67553.480021                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 67553.480021                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67553.480021                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          915                       # number of writebacks
system.cpu0.dcache.writebacks::total              915                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11900                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11900                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11948                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11948                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11948                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11948                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5421                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5421                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5445                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5445                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5445                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5445                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    205725438                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    205725438                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       525419                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       525419                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    206250857                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    206250857                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    206250857                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    206250857                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002169                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002169                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002169                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002169                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 37949.721085                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 37949.721085                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 21892.458333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21892.458333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 37878.945271                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 37878.945271                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 37878.945271                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 37878.945271                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               505.934189                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086323057                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2134229.974460                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.934189                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.070407                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.810792                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1547031                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1547031                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1547031                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1547031                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1547031                       # number of overall hits
system.cpu1.icache.overall_hits::total        1547031                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           64                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           64                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           64                       # number of overall misses
system.cpu1.icache.overall_misses::total           64                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      9798909                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      9798909                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      9798909                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      9798909                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      9798909                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      9798909                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1547095                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1547095                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1547095                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1547095                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1547095                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1547095                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 153107.953125                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 153107.953125                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 153107.953125                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 153107.953125                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 153107.953125                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 153107.953125                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7071910                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7071910                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7071910                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7071910                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7071910                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7071910                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 150466.170213                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 150466.170213                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 150466.170213                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 150466.170213                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 150466.170213                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 150466.170213                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4290                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166171039                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4546                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36553.242191                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.305115                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.694885                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.872286                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.127714                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1037084                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1037084                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       676097                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        676097                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1641                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1641                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1639                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1639                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1713181                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1713181                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1713181                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1713181                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10618                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10618                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          165                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10783                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10783                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10783                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10783                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    498466543                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    498466543                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5356003                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5356003                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    503822546                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    503822546                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    503822546                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    503822546                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1047702                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1047702                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       676262                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       676262                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1641                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1641                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1639                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1639                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1723964                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1723964                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1723964                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1723964                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010135                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010135                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000244                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000244                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006255                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006255                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006255                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006255                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 46945.426917                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 46945.426917                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32460.624242                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32460.624242                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 46723.782435                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 46723.782435                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 46723.782435                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46723.782435                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1029                       # number of writebacks
system.cpu1.dcache.writebacks::total             1029                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6380                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6380                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6493                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6493                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6493                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6493                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4238                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4238                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4290                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4290                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4290                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4290                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    113683740                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    113683740                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1162891                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1162891                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    114846631                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    114846631                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    114846631                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    114846631                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004045                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004045                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002488                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002488                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002488                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002488                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 26824.856064                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 26824.856064                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22363.288462                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22363.288462                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 26770.776457                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26770.776457                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 26770.776457                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26770.776457                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
