Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May  8 15:50:23 2024
| Host         : LAPTOP-ADPEJ7RL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file IP2SOC_Top_control_sets_placed.rpt
| Design       : IP2SOC_Top
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   185 |
| Unused register locations in slices containing registers |   974 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           96 |
|      2 |            2 |
|      3 |            4 |
|      4 |           11 |
|      5 |            7 |
|      6 |            6 |
|      7 |            7 |
|     10 |            6 |
|     11 |           11 |
|     14 |            1 |
|     15 |            2 |
|    16+ |           32 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              96 |           46 |
| No           | No                    | Yes                    |             840 |          315 |
| No           | Yes                   | No                     |              32 |           32 |
| Yes          | No                    | No                     |            1048 |          973 |
| Yes          | No                    | Yes                    |             802 |          296 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+------------------------------+---------------------------------------+------------------+----------------+
|              Clock Signal              |         Enable Signal        |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------------------------------+------------------------------+---------------------------------------+------------------+----------------+
|  U_SCPU/U_RF/rf_reg[0][11]_LDC_i_1_n_3 |                              | U_SCPU/U_RF/rf_reg[0][11]_LDC_i_2_n_3 |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][10]_LDC_i_1_n_3 |                              | U_SCPU/U_RF/rf_reg[0][10]_LDC_i_2_n_3 |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][0]_LDC_i_1_n_3  |                              | U_SCPU/U_RF/rf_reg[0][0]_LDC_i_2_n_3  |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][12]_LDC_i_1_n_3 |                              | U_SCPU/U_RF/rf_reg[0][12]_LDC_i_2_n_3 |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][13]_LDC_i_1_n_3 |                              | U_SCPU/U_RF/rf_reg[0][13]_LDC_i_2_n_3 |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][14]_LDC_i_1_n_3 |                              | U_SCPU/U_RF/rf_reg[0][14]_LDC_i_2_n_3 |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][23]_LDC_i_1_n_3 |                              | U_SCPU/U_RF/rf_reg[0][23]_LDC_i_2_n_3 |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][24]_LDC_i_1_n_3 |                              | U_SCPU/U_RF/rf_reg[0][24]_LDC_i_2_n_3 |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][25]_LDC_i_1_n_3 |                              | U_SCPU/U_RF/rf_reg[0][25]_LDC_i_2_n_3 |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][16]_LDC_i_1_n_3 |                              | U_SCPU/U_RF/rf_reg[0][16]_LDC_i_2_n_3 |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][17]_LDC_i_1_n_3 |                              | U_SCPU/U_RF/rf_reg[0][17]_LDC_i_2_n_3 |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][1]_LDC_i_1_n_3  |                              | U_SCPU/U_RF/rf_reg[0][1]_LDC_i_2_n_3  |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][20]_LDC_i_1_n_3 |                              | U_SCPU/U_RF/rf_reg[0][20]_LDC_i_2_n_3 |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][22]_LDC_i_1_n_3 |                              | U_SCPU/U_RF/rf_reg[0][22]_LDC_i_2_n_3 |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][15]_LDC_i_1_n_3 |                              | U_SCPU/U_RF/rf_reg[0][15]_LDC_i_2_n_3 |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][18]_LDC_i_1_n_3 |                              | U_SCPU/U_RF/rf_reg[0][18]_LDC_i_2_n_3 |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][19]_LDC_i_1_n_3 |                              | U_SCPU/U_RF/rf_reg[0][19]_LDC_i_2_n_3 |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][21]_LDC_i_1_n_3 |                              | U_SCPU/U_RF/rf_reg[0][21]_LDC_i_2_n_3 |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][6]_LDC_i_1_n_3  |                              | U_SCPU/U_RF/rf_reg[0][6]_LDC_i_2_n_3  |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][5]_LDC_i_1_n_3  |                              | U_SCPU/U_RF/rf_reg[0][5]_LDC_i_2_n_3  |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][7]_LDC_i_1_n_3  |                              | U_SCPU/U_RF/rf_reg[0][7]_LDC_i_2_n_3  |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][27]_LDC_i_1_n_3 |                              | U_SCPU/U_RF/rf_reg[0][27]_LDC_i_2_n_3 |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][2]_LDC_i_1_n_3  |                              | U_SCPU/U_RF/rf_reg[0][2]_LDC_i_2_n_3  |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][8]_LDC_i_1_n_3  |                              | U_SCPU/U_RF/rf_reg[0][8]_LDC_i_2_n_3  |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][30]_LDC_i_1_n_3 |                              | U_SCPU/U_RF/rf_reg[0][30]_LDC_i_2_n_3 |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][29]_LDC_i_1_n_3 |                              | U_SCPU/U_RF/rf_reg[0][29]_LDC_i_2_n_3 |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][31]_LDC_i_1_n_3 |                              | U_SCPU/U_RF/rf_reg[0][31]_LDC_i_2_n_3 |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][3]_LDC_i_1_n_3  |                              | U_SCPU/U_RF/rf_reg[0][3]_LDC_i_2_n_3  |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][4]_LDC_i_1_n_3  |                              | U_SCPU/U_RF/rf_reg[0][4]_LDC_i_2_n_3  |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][26]_LDC_i_1_n_3 |                              | U_SCPU/U_RF/rf_reg[0][26]_LDC_i_2_n_3 |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][28]_LDC_i_1_n_3 |                              | U_SCPU/U_RF/rf_reg[0][28]_LDC_i_2_n_3 |                1 |              1 |
|  U_SCPU/U_RF/rf_reg[0][9]_LDC_i_1_n_3  |                              | U_SCPU/U_RF/rf_reg[0][9]_LDC_i_2_n_3  |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][28]_LDC_i_2_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][27]_LDC_i_1_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][2]_LDC_i_1_n_3  |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][8]_LDC_i_1_n_3  |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][8]_LDC_i_2_n_3  |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][26]_LDC_i_2_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][30]_LDC_i_1_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][31]_LDC_i_2_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][29]_LDC_i_1_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][2]_LDC_i_2_n_3  |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][31]_LDC_i_1_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][3]_LDC_i_1_n_3  |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][3]_LDC_i_2_n_3  |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][4]_LDC_i_1_n_3  |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][29]_LDC_i_2_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][26]_LDC_i_1_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][28]_LDC_i_1_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][30]_LDC_i_2_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][11]_LDC_i_1_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][10]_LDC_i_1_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][11]_LDC_i_2_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][27]_LDC_i_2_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][0]_LDC_i_2_n_3  |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][0]_LDC_i_1_n_3  |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][12]_LDC_i_1_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][12]_LDC_i_2_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][13]_LDC_i_1_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][13]_LDC_i_2_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][10]_LDC_i_2_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][9]_LDC_i_1_n_3  |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][9]_LDC_i_2_n_3  |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][14]_LDC_i_1_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][22]_LDC_i_2_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][23]_LDC_i_1_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][23]_LDC_i_2_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][18]_LDC_i_2_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][24]_LDC_i_1_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][24]_LDC_i_2_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][15]_LDC_i_2_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][16]_LDC_i_2_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][25]_LDC_i_1_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][25]_LDC_i_2_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][16]_LDC_i_1_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][20]_LDC_i_2_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][21]_LDC_i_2_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][19]_LDC_i_2_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][17]_LDC_i_1_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][14]_LDC_i_2_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][1]_LDC_i_1_n_3  |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][20]_LDC_i_1_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][22]_LDC_i_1_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][15]_LDC_i_1_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][18]_LDC_i_1_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][17]_LDC_i_2_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][1]_LDC_i_2_n_3  |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][19]_LDC_i_1_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][21]_LDC_i_1_n_3 |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][4]_LDC_i_2_n_3  |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][6]_LDC_i_1_n_3  |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][5]_LDC_i_1_n_3  |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][6]_LDC_i_2_n_3  |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][7]_LDC_i_1_n_3  |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][7]_LDC_i_2_n_3  |                1 |              1 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf_reg[0][5]_LDC_i_2_n_3  |                1 |              1 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_4  | U_SCPU/U_RF/rf[31][20]_i_1_n_3        |                1 |              2 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_13 | U_SCPU/U_RF/rf[17][6]_i_1_n_3         |                1 |              2 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_9  | U_SCPU/U_RF/rf[22][24]_i_1_n_3        |                1 |              3 |
|  U_7SEG/seg7_clk                       |                              | U_7SEG/rst                            |                1 |              3 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_10 | U_SCPU/U_RF/rf[22][24]_i_1_n_3        |                1 |              3 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_1  | U_SCPU/U_RF/rf[17][6]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[66]_3  | U_SCPU/U_RF/rf[23][3]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_4  | U_SCPU/U_RF/rf[31][27]_i_2_n_3        |                1 |              4 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_5  | U_SCPU/U_RF/rf[31][27]_i_2_n_3        |                2 |              4 |
|  Clk_CPU_BUFG                          |                              | U_7SEG/rst                            |                2 |              4 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[66]_0  | U_SCPU/U_RF/rf[22][24]_i_1_n_3        |                3 |              4 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_12 | U_SCPU/U_RF/rf[17][6]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[66]_1  | U_SCPU/U_RF/rf[22][24]_i_1_n_3        |                1 |              4 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_13 | U_SCPU/U_RF/rf[22][24]_i_1_n_3        |                1 |              4 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_2  | U_SCPU/U_RF/rf[22][24]_i_1_n_3        |                1 |              4 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_6  | U_SCPU/U_RF/rf[31][27]_i_2_n_3        |                3 |              4 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_1  | U_SCPU/U_RF/rf[22][24]_i_1_n_3        |                1 |              4 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_7  | U_SCPU/U_RF/rf[31][27]_i_2_n_3        |                4 |              5 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_7  | U_SCPU/U_RF/rf[31][20]_i_1_n_3        |                4 |              5 |
|  Clk_CPU_BUFG                          | U_SCPU/ID_EX/write_enable0   | U_7SEG/rst                            |                4 |              5 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_12 | U_SCPU/U_RF/rf[22][24]_i_1_n_3        |                1 |              5 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[66]_5  | U_SCPU/U_RF/rf[31][27]_i_2_n_3        |                1 |              5 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_0  | U_SCPU/U_RF/rf[31][20]_i_1_n_3        |                3 |              5 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_0  | U_SCPU/U_RF/rf[31][27]_i_2_n_3        |                2 |              5 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_2  | U_SCPU/U_RF/rf[17][6]_i_1_n_3         |                3 |              6 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[66]_5  | U_SCPU/U_RF/rf[31][20]_i_1_n_3        |                2 |              6 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_6  | U_SCPU/U_RF/rf[31][20]_i_1_n_3        |                4 |              6 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_9  | U_SCPU/U_RF/rf[17][6]_i_1_n_3         |                4 |              6 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_10 | U_SCPU/U_RF/rf[17][6]_i_1_n_3         |                2 |              6 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_3  | U_SCPU/U_RF/rf[31][27]_i_2_n_3        |                4 |              6 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[66]_1  | U_SCPU/U_RF/AR[0]                     |                1 |              7 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[66]_1  | U_SCPU/U_RF/rf[17][6]_i_1_n_3         |                2 |              7 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_8  | U_SCPU/U_RF/rf[17][6]_i_1_n_3         |                2 |              7 |
|  Clk_CPU_BUFG                          | U_SCPU/ID_EX/write_enable0   | U_SCPU/U_RF/rstn[0]                   |                3 |              7 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_5  | U_SCPU/U_RF/rf[31][20]_i_1_n_3        |                4 |              7 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[66]_0  | U_SCPU/U_RF/rf[31][27]_i_2_n_3        |                1 |              7 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_3  | U_SCPU/U_RF/rf[31][20]_i_1_n_3        |                3 |              7 |
|  Clk_CPU_BUFG                          | U_SCPU/ID_EX/write_enable0   | U_SCPU/EX_MEM/AR[0]                   |                5 |             10 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_8  | U_SCPU/U_RF/rf[22][24]_i_1_n_3        |                2 |             10 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_14 | U_SCPU/U_RF/rf[22][24]_i_1_n_3        |                2 |             10 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[66]_4  | U_SCPU/U_RF/rf[31][27]_i_2_n_3        |                5 |             10 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[66]_9  | U_SCPU/U_RF/rf[22][24]_i_1_n_3        |                3 |             10 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[66]_6  | U_SCPU/U_RF/rf[22][24]_i_1_n_3        |                3 |             10 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[66]_8  | U_SCPU/U_RF/AR[0]                     |                3 |             11 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[66]_7  | U_SCPU/U_RF/AR[0]                     |                4 |             11 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[65]_1  | U_SCPU/U_RF/AR[0]                     |                5 |             11 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[64]_0  | U_SCPU/U_RF/AR[0]                     |                3 |             11 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[66]_3  | U_SCPU/U_RF/rf[31][27]_i_2_n_3        |                4 |             11 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[65]_0  | U_SCPU/U_RF/AR[0]                     |                6 |             11 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[65]_3  | U_SCPU/U_RF/rf[22][24]_i_1_n_3        |                2 |             11 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[65]_2  | U_SCPU/U_RF/rf[22][24]_i_1_n_3        |                3 |             11 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_11 | U_SCPU/U_RF/rf[22][24]_i_1_n_3        |                3 |             11 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[66]_2  | U_SCPU/U_RF/rf[22][24]_i_1_n_3        |                3 |             11 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[68]_0  | U_SCPU/U_RF/rf[22][24]_i_1_n_3        |               10 |             11 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[66]_1  | U_SCPU/U_RF/rstn[0]                   |                3 |             14 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_8  | U_SCPU/U_RF/rf[23][3]_i_1_n_3         |                3 |             15 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/EX_MEM/AR[0]                   |                4 |             15 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[66]_3  | U_SCPU/U_RF/rf[31][20]_i_1_n_3        |                9 |             17 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[66]_0  | U_SCPU/U_RF/rf[23][3]_i_1_n_3         |                5 |             21 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[65]_1  | U_SCPU/U_RF/rstn[0]                   |               13 |             21 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[66]_8  | U_SCPU/U_RF/rstn[0]                   |                5 |             21 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[65]_3  | U_SCPU/U_RF/rf[23][3]_i_1_n_3         |                5 |             21 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[68]_0  | U_SCPU/U_RF/rf[17][6]_i_1_n_3         |               15 |             21 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[65]_2  | U_SCPU/U_RF/rf[23][3]_i_1_n_3         |                5 |             21 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_11 | U_SCPU/U_RF/rf[17][6]_i_1_n_3         |                6 |             21 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[66]_7  | U_SCPU/U_RF/rstn[0]                   |                9 |             21 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[66]_2  | U_SCPU/U_RF/rf[17][6]_i_1_n_3         |                7 |             21 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[64]_0  | U_SCPU/U_RF/rstn[0]                   |                6 |             21 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[65]_0  | U_SCPU/U_RF/rstn[0]                   |               10 |             21 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[66]_4  | U_SCPU/U_RF/rf[31][20]_i_1_n_3        |               17 |             22 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[66]_6  | U_SCPU/U_RF/rf[17][6]_i_1_n_3         |                4 |             22 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[66]_9  | U_SCPU/U_RF/rf[23][3]_i_1_n_3         |                5 |             22 |
| ~Clk_CPU_BUFG                          | U_SCPU/MEM_WB/out_reg[71]_14 | U_SCPU/U_RF/rf[23][3]_i_1_n_3         |                5 |             22 |
|  Clk_CPU_BUFG                          | U_SCPU/ID_EX/write_enable0   | U_SCPU/U_RF/AR[0]                     |                7 |             24 |
|  clk_IBUF_BUFG                         |                              | U_SCPU/IF_ID/AR[0]                    |                7 |             26 |
|  n_0_6222_BUFG                         |                              |                                       |               15 |             32 |
|  n_2_9028_BUFG                         |                              |                                       |               17 |             32 |
|  n_1_9229_BUFG                         |                              |                                       |               14 |             32 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/AR[0]                     |               12 |             40 |
|  Clk_CPU_BUFG                          |                              | U_SCPU/IF_ID/AR[0]                    |               15 |             41 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf[31][20]_i_1_n_3        |               17 |             49 |
|  clk_IBUF_BUFG                         |                              | U_7SEG/rst                            |               30 |             54 |
|  Clk_CPU_BUFG                          | U_SCPU/ID_EX/write_enable0   | U_SCPU/IF_ID/AR[0]                    |               13 |             59 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf[31][27]_i_2_n_3        |               17 |             65 |
|  Clk_CPU_BUFG                          |                              | U_SCPU/EX_MEM/AR[0]                   |               41 |            101 |
|  Clk_CPU_BUFG                          |                              | U_SCPU/MEM_WB/rstn                    |               29 |            126 |
|  Clk_CPU_BUFG                          |                              | U_SCPU/ID_EX/rstn                     |               40 |            126 |
| ~Clk_CPU_BUFG                          |                              | U_SCPU/U_RF/rf[31][21]_i_2_n_3        |               36 |            126 |
|  Clk_CPU_BUFG                          | U_SCPU/EX_MEM/E[0]           |                                       |              973 |           1048 |
+----------------------------------------+------------------------------+---------------------------------------+------------------+----------------+


