#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Aug 27 16:37:48 2024
# Process ID: 1802262
# Current directory: /home/epsilon/work/boxlambda/gw/dfx
# Command line: vivado -mode gui
# Log file: /home/epsilon/work/boxlambda/gw/dfx/vivado.log
# Journal file: /home/epsilon/work/boxlambda/gw/dfx/vivado.jou
# Running On: asustuf, OS: Linux, CPU Frequency: 3804.001 MHz, CPU Physical cores: 6, Host memory: 16615 MB
#-----------------------------------------------------------
start_gui
set part "xc7a100ticsg324-1L"
create_project -in_memory -part $part
add_files -norecurse /home/epsilon/work/boxlambda/build/arty-a7-100/gw/projects/dfx_test/project.runs/synth_1/boxlambda_top.dcp
add_files -fileset constrs_1 -norecurse /home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc
add_files -norecurse /home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/rm0_j1b/project.runs/synth_1/rm0.dcp
set_property SCOPED_TO_CELLS {boxlambda_soc_inst/rm0_inst} [get_files /home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/rm0_j1b/project.runs/synth_1/rm0.dcp]
link_design -mode default -reconfig_partitions {boxlambda_soc_inst/rm0_inst} -part $part -top boxlambda_top
write_checkpoint -force ./Checkpoint/boxlambda_top_link_rm0_j1b.dcp
startgroup
create_pblock pblock_rm0_inst
resize_pblock pblock_rm0_inst -add {SLICE_X6Y0:SLICE_X47Y49 DSP48_X0Y0:DSP48_X0Y19 RAMB18_X0Y0:RAMB18_X0Y19 RAMB36_X0Y0:RAMB36_X0Y9}
add_cells_to_pblock pblock_rm0_inst [get_cells [list boxlambda_soc_inst/rm0_inst]] -clear_locs
endgroup
set_property RESET_AFTER_RECONFIG 1 [get_pblocks pblock_rm0_inst]
set_property SNAPPING_MODE ON [get_pblocks pblock_rm0_inst]
opt_design
place_design
route_design
write_xdc ./top_boxlambda_rm0_pblock.xdc
write_xdc -force ./top_boxlambda_rm0_pblock.xdc
write_checkpoint ./Checkpoint/boxlambda_top_route_design.dcp
report_utilization boxlambda_top_utilization.rpt
report_utilization -f boxlambda_top_utilization.rpt
report_utilization -f ./boxlambda_top_utilization.rpt
report_utilization -file ./boxlambda_top_utilization.rpt
report_timing_summary -file boxlambda_top_timing_summary.rpt
check_timing -verbose -name timing_1
write_checkpoint -cell boxlambda_soc_inst/rm0_inst ./Checkpoint/rm0_j1b_route_design.dcp
update_design -cell boxlambda_soc_inst/rm0_inst -black_box
lock_design -level routing
write_checkpoint ./Checkpoint/static_route_design.dcp
close_project
create_project -in_memory $part
add_files ./Checkpoint/static_route_design.dcp
add_files -norecurse /home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/rm0_stub/project.runs/synth_1/rm0.dcp
link_design -mode default -reconfig_partitions {boxlambda_soc_inst/rm0_inst} -part $part -top top
link_design -mode default -reconfig_partitions {boxlambda_soc_inst/rm0_inst} -part $part -top boxlambda_top
opt_design 
place_design 
route_design
write_checkpoint -cell boxlambda_soc_inst/rm0_inst ./Checkpoint/rm0_stub_route_design.dcp
close_project
create_project -in_memory -part $part
open_checkpoint ./Checkpoint/boxlambda_top_route_design.dcp
write_bitstream -force -file Bitstreams/Config_rm0_j1b.bit
write_bitstream -force -file Bitstreams/Config_rm0_j1b.bit
close_project
create_project -in_memory -part $part
add_files ./Checkpoint/static_route_design.dcp
add_files -norecurse /home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/rm0_stub/project.runs/synth_1/rm0.dcp
set_property SCOPED_TO_CELLS {boxlambda_soc_inst/rm0_inst} [get_files /home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/rm0_stub/project.runs/synth_1/rm0.dcp]
link_design -mode default -reconfig_partitions {boxlamba_soc_inst/rm0_inst} -part $part -top boxlambda_top
close_project
create_project -in_memory -part $part
add_files ./Checkpoint/static_route_design.dcp
add_files -norecurse /home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/rm0_stub/project.runs/synth_1/rm0.dcp
set_property SCOPED_TO_CELLS {boxlambda_soc_inst/rm0_inst} [get_files /home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/rm0_stub/project.runs/synth_1/rm0.dcp]
link_design -mode default -reconfig_partitions {boxlambda_soc_inst/rm0_inst} -part $part -top boxlambda_top
opt_design 
place_design 
route_design
write_checkpoint ./Checkpoint/boxlambda_top_route_design_w_rm0_stub.dcp
write_checkpoint -force -cell boxlambda_soc_inst/rm0_inst ./Checkpoint/rm0_stub_route_design.dcp
close_project
pr_verify ./Checkpoint/boxlambda_top_route_design.dcp ./Checkpoint/boxlambda_top_route_design_w_rm0_stub.dcp
close_project
open_checkpoint ./Checkpoint/boxlambda_top_route_design_w_rm0_stub.dcp
write_bitstream -force -file ./Bitstreams/Config_rm0_stub.bit
close_project
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/epsilon/work/boxlambda/gw/dfx/Bitstreams/Config_rm0_j1b.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
