/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 344 224)
	(text "port_register_bank" (rect 5 0 118 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 139 24 156)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "in[31..0]" (rect 0 0 49 19)(font "Intel Clear" (font_size 8)))
		(text "in[31..0]" (rect 21 27 70 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "input_port0[31..0]" (rect 0 0 109 19)(font "Intel Clear" (font_size 8)))
		(text "input_port0[31..0]" (rect 21 91 130 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "clk" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "clk" (rect 21 123 37 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 112)
		(input)
		(text "input_port1[31..0]" (rect 0 0 109 19)(font "Intel Clear" (font_size 8)))
		(text "input_port1[31..0]" (rect 21 107 130 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "in_sel[5..0]" (rect 0 0 64 19)(font "Intel Clear" (font_size 8)))
		(text "in_sel[5..0]" (rect 21 43 85 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "outa_sel[5..0]" (rect 0 0 80 19)(font "Intel Clear" (font_size 8)))
		(text "outa_sel[5..0]" (rect 21 59 101 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "outb_sel[5..0]" (rect 0 0 81 19)(font "Intel Clear" (font_size 8)))
		(text "outb_sel[5..0]" (rect 21 75 102 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 280 32)
		(output)
		(text "outa[31..0]" (rect 0 0 64 19)(font "Intel Clear" (font_size 8)))
		(text "outa[31..0]" (rect 195 27 259 46)(font "Intel Clear" (font_size 8)))
		(line (pt 280 32)(pt 264 32)(line_width 3))
	)
	(port
		(pt 280 48)
		(output)
		(text "outb[31..0]" (rect 0 0 66 19)(font "Intel Clear" (font_size 8)))
		(text "outb[31..0]" (rect 193 43 259 62)(font "Intel Clear" (font_size 8)))
		(line (pt 280 48)(pt 264 48)(line_width 3))
	)
	(port
		(pt 280 64)
		(output)
		(text "output_port0[31..0]" (rect 0 0 118 19)(font "Intel Clear" (font_size 8)))
		(text "output_port0[31..0]" (rect 141 59 259 78)(font "Intel Clear" (font_size 8)))
		(line (pt 280 64)(pt 264 64)(line_width 3))
	)
	(port
		(pt 280 80)
		(output)
		(text "output_port1[31..0]" (rect 0 0 118 19)(font "Intel Clear" (font_size 8)))
		(text "output_port1[31..0]" (rect 141 75 259 94)(font "Intel Clear" (font_size 8)))
		(line (pt 280 80)(pt 264 80)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 264 144))
	)
)
