Analysis & Synthesis report for my8051
Sat Apr 25 03:34:28 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Logic Cells Representing Combinational Loops
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for rom:rom|altsyncram:altsyncram_component|altsyncram_6lc1:auto_generated
 17. Source assignments for ram:ram|data:data|altsyncram:altsyncram_component|altsyncram_ali1:auto_generated
 18. Source assignments for ram:ram|xdata:xdata|altsyncram:altsyncram_component|altsyncram_eoi1:auto_generated
 19. Parameter Settings for User Entity Instance: rom:rom|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: ram:ram
 21. Parameter Settings for User Entity Instance: ram:ram|data:data|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: ram:ram|xdata:xdata|altsyncram:altsyncram_component
 23. Parameter Settings for Inferred Entity Instance: core:core|lpm_mult:Mult0
 24. altsyncram Parameter Settings by Entity Instance
 25. lpm_mult Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "ram:ram"
 27. Port Connectivity Checks: "rom:rom"
 28. Port Connectivity Checks: "core:core"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 25 03:34:28 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; my8051                                      ;
; Top-level Entity Name              ; my8051                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,414                                       ;
;     Total combinational functions  ; 1,364                                       ;
;     Dedicated logic registers      ; 135                                         ;
; Total registers                    ; 135                                         ;
; Total pins                         ; 10                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 66,560                                      ;
; Embedded Multiplier 9-bit elements ; 1                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; my8051             ; my8051             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------+---------+
; rtl/xdata.v                      ; yes             ; User Wizard-Generated File       ; C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/xdata.v            ;         ;
; rtl/my8051.v                     ; yes             ; User Verilog HDL File            ; C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v           ;         ;
; rtl/instruction.sv               ; yes             ; User SystemVerilog HDL File      ; C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/instruction.sv     ;         ;
; rtl/data.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/data.v             ;         ;
; rtl/core.v                       ; yes             ; User Verilog HDL File            ; C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v             ;         ;
; rtl/ram.v                        ; yes             ; User Verilog HDL File            ; C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v              ;         ;
; software/rom.mif                 ; yes             ; User Memory Initialization File  ; C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/software/rom.mif       ;         ;
; rtl/rom.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/rom.v              ;         ;
; rtl/sfr.v                        ; yes             ; User Verilog HDL File            ; C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf         ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc  ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc            ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc         ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc         ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc          ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc             ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc             ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc           ;         ;
; db/altsyncram_6lc1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/db/altsyncram_6lc1.tdf ;         ;
; db/altsyncram_ali1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/db/altsyncram_ali1.tdf ;         ;
; db/altsyncram_eoi1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/db/altsyncram_eoi1.tdf ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf           ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc        ;         ;
; multcore.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc           ;         ;
; bypassff.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc           ;         ;
; altshift.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc           ;         ;
; db/mult_aat.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/db/mult_aat.tdf        ;         ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,414     ;
;                                             ;           ;
; Total combinational functions               ; 1364      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 859       ;
;     -- 3 input functions                    ; 373       ;
;     -- <=2 input functions                  ; 132       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1213      ;
;     -- arithmetic mode                      ; 151       ;
;                                             ;           ;
; Total registers                             ; 135       ;
;     -- Dedicated logic registers            ; 135       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 10        ;
; Total memory bits                           ; 66560     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 159       ;
; Total fan-out                               ; 5742      ;
; Average fan-out                             ; 3.70      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                   ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                        ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------+-----------------+--------------+
; |my8051                                      ; 1364 (0)            ; 135 (0)                   ; 66560       ; 1            ; 1       ; 0         ; 10   ; 0            ; |my8051                                                                                    ; my8051          ; work         ;
;    |core:core|                               ; 1246 (1246)         ; 101 (101)                 ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |my8051|core:core                                                                          ; core            ; work         ;
;       |lpm_mult:Mult0|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |my8051|core:core|lpm_mult:Mult0                                                           ; lpm_mult        ; work         ;
;          |mult_aat:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |my8051|core:core|lpm_mult:Mult0|mult_aat:auto_generated                                   ; mult_aat        ; work         ;
;    |ram:ram|                                 ; 118 (57)            ; 34 (2)                    ; 33792       ; 0            ; 0       ; 0         ; 0    ; 0            ; |my8051|ram:ram                                                                            ; ram             ; work         ;
;       |data:data|                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |my8051|ram:ram|data:data                                                                  ; data            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |my8051|ram:ram|data:data|altsyncram:altsyncram_component                                  ; altsyncram      ; work         ;
;             |altsyncram_ali1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |my8051|ram:ram|data:data|altsyncram:altsyncram_component|altsyncram_ali1:auto_generated   ; altsyncram_ali1 ; work         ;
;       |sfr:sfr|                              ; 61 (61)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |my8051|ram:ram|sfr:sfr                                                                    ; sfr             ; work         ;
;       |xdata:xdata|                          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |my8051|ram:ram|xdata:xdata                                                                ; xdata           ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |my8051|ram:ram|xdata:xdata|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_eoi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |my8051|ram:ram|xdata:xdata|altsyncram:altsyncram_component|altsyncram_eoi1:auto_generated ; altsyncram_eoi1 ; work         ;
;    |rom:rom|                                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |my8051|rom:rom                                                                            ; rom             ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |my8051|rom:rom|altsyncram:altsyncram_component                                            ; altsyncram      ; work         ;
;          |altsyncram_6lc1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |my8051|rom:rom|altsyncram:altsyncram_component|altsyncram_6lc1:auto_generated             ; altsyncram_6lc1 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------+
; Name                                                                                          ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                 ;
+-----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------+
; ram:ram|data:data|altsyncram:altsyncram_component|altsyncram_ali1:auto_generated|ALTSYNCRAM   ; M9K  ; Single Port ; 128          ; 8            ; --           ; --           ; 1024  ; None                ;
; ram:ram|xdata:xdata|altsyncram:altsyncram_component|altsyncram_eoi1:auto_generated|ALTSYNCRAM ; M9K  ; Single Port ; 4096         ; 8            ; --           ; --           ; 32768 ; None                ;
; rom:rom|altsyncram:altsyncram_component|altsyncram_6lc1:auto_generated|ALTSYNCRAM             ; M9K  ; ROM         ; 4096         ; 8            ; --           ; --           ; 32768 ; ../software/rom.mif ;
+-----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |my8051|ram:ram|data:data   ; rtl/data.v      ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |my8051|ram:ram|xdata:xdata ; rtl/xdata.v     ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |my8051|rom:rom             ; rtl/rom.v       ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                      ;
+-----------------------------------------------------+---------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal       ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------+------------------------+
; ram:ram|sfr:sfr|p0_out_en                           ; ram:ram|sfr:sfr|p0_out_en ; yes                    ;
; ram:ram|rd_data[2]                                  ; ram:ram|rd_data[7]        ; yes                    ;
; ram:ram|rd_data[1]                                  ; ram:ram|rd_data[7]        ; yes                    ;
; ram:ram|rd_data[0]                                  ; ram:ram|rd_data[7]        ; yes                    ;
; ram:ram|rd_data[3]                                  ; ram:ram|rd_data[7]        ; yes                    ;
; ram:ram|rd_data[5]                                  ; ram:ram|rd_data[7]        ; yes                    ;
; ram:ram|rd_data[6]                                  ; ram:ram|rd_data[7]        ; yes                    ;
; ram:ram|rd_data[4]                                  ; ram:ram|rd_data[7]        ; yes                    ;
; ram:ram|rd_data[7]                                  ; ram:ram|rd_data[7]        ; yes                    ;
; ram:ram|address[0]                                  ; ram:ram|address[0]        ; yes                    ;
; ram:ram|address[1]                                  ; ram:ram|address[0]        ; yes                    ;
; ram:ram|address[2]                                  ; ram:ram|address[0]        ; yes                    ;
; ram:ram|address[3]                                  ; ram:ram|address[0]        ; yes                    ;
; ram:ram|address[4]                                  ; ram:ram|address[0]        ; yes                    ;
; ram:ram|address[5]                                  ; ram:ram|address[0]        ; yes                    ;
; ram:ram|address[6]                                  ; ram:ram|address[0]        ; yes                    ;
; ram:ram|sfr:sfr|q[2]                                ; ram:ram|sfr_rd_en         ; yes                    ;
; ram:ram|sfr:sfr|q[1]                                ; ram:ram|sfr_rd_en         ; yes                    ;
; ram:ram|sfr:sfr|q[0]                                ; ram:ram|sfr_rd_en         ; yes                    ;
; ram:ram|sfr:sfr|q[3]                                ; ram:ram|sfr_rd_en         ; yes                    ;
; ram:ram|sfr:sfr|q[5]                                ; ram:ram|sfr_rd_en         ; yes                    ;
; ram:ram|sfr:sfr|q[6]                                ; ram:ram|sfr_rd_en         ; yes                    ;
; ram:ram|sfr:sfr|q[4]                                ; ram:ram|sfr_rd_en         ; yes                    ;
; ram:ram|sfr:sfr|q[7]                                ; ram:ram|sfr_rd_en         ; yes                    ;
; ram:ram|address[7]                                  ; ram:ram|address[0]        ; yes                    ;
; ram:ram|address[8]                                  ; ram:ram|address[0]        ; yes                    ;
; ram:ram|address[9]                                  ; ram:ram|address[0]        ; yes                    ;
; ram:ram|address[10]                                 ; ram:ram|address[0]        ; yes                    ;
; ram:ram|address[11]                                 ; ram:ram|address[0]        ; yes                    ;
; ram:ram|sfr:sfr|p2_out_en                           ; ram:ram|sfr:sfr|p2_out_en ; yes                    ;
; ram:ram|sfr:sfr|p1_out_en                           ; ram:ram|sfr:sfr|p1_out_en ; yes                    ;
; ram:ram|sfr:sfr|p3_out_en                           ; ram:ram|sfr:sfr|p3_out_en ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                           ;                        ;
+-----------------------------------------------------+---------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; core:core|xdata_rd_en                                  ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 135   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 38    ;
; Number of registers using Asynchronous Clear ; 93    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 124   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; core:core|command_flag[0]              ; 1       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |my8051|core:core|dp[14]                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |my8051|core:core|sp[1]                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |my8051|core:core|dp[5]                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |my8051|core:core|b[4]                    ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |my8051|core:core|acc[4]                  ;
; 18:1               ; 2 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; Yes        ; |my8051|core:core|acc[2]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |my8051|core:core|add_a[6]                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |my8051|core:core|ram_wr_data_bit_operate ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |my8051|ram:ram|rd_data[0]                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |my8051|core:core|rom_addr[3]             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |my8051|core:core|rom_addr[13]            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |my8051|core:core|rom_addr[8]             ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |my8051|core:core|Add4                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; No         ; |my8051|core:core|ram_rd_addr_buf[15]     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; No         ; |my8051|core:core|ram_wr_addr_buf[10]     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |my8051|core:core|ram_rd_data_0[7]        ;
; 128:1              ; 8 bits    ; 680 LEs       ; 24 LEs               ; 656 LEs                ; No         ; |my8051|ram:ram|sfr:sfr|Selector2         ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |my8051|core:core|ram_wr_addr_buf[1]      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |my8051|core:core|ram_rd_addr_buf[5]      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |my8051|core:core|ram_rd_addr_buf[1]      ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |my8051|core:core|ram_wr_addr_buf[6]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for rom:rom|altsyncram:altsyncram_component|altsyncram_6lc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram|data:data|altsyncram:altsyncram_component|altsyncram_ali1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram|xdata:xdata|altsyncram:altsyncram_component|altsyncram_eoi1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                  ;
; WIDTH_A                            ; 8                    ; Signed Integer           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 1                    ; Untyped                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; ../software/rom.mif  ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_6lc1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram ;
+------------------+-------+---------------------------+
; Parameter Name   ; Value ; Type                      ;
+------------------+-------+---------------------------+
; XDATA_ADDR_WIDTH ; 12    ; Signed Integer            ;
+------------------+-------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram|data:data|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                     ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_ali1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram|xdata:xdata|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                       ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_eoi1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:core|lpm_mult:Mult0           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_aat     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 3                                                   ;
; Entity Instance                           ; rom:rom|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                 ;
;     -- WIDTH_A                            ; 8                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; ram:ram|data:data|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                         ;
;     -- WIDTH_A                            ; 8                                                   ;
;     -- NUMWORDS_A                         ; 128                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; ram:ram|xdata:xdata|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                         ;
;     -- WIDTH_A                            ; 8                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
+-------------------------------------------+-----------------------------------------------------+


+------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                   ;
+---------------------------------------+--------------------------+
; Name                                  ; Value                    ;
+---------------------------------------+--------------------------+
; Number of entity instances            ; 1                        ;
; Entity Instance                       ; core:core|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                        ;
;     -- LPM_WIDTHB                     ; 8                        ;
;     -- LPM_WIDTHP                     ; 16                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
+---------------------------------------+--------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "ram:ram"              ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; p1   ; Bidir ; Info     ; Explicitly unconnected ;
; p2   ; Bidir ; Info     ; Explicitly unconnected ;
; p3   ; Bidir ; Info     ; Explicitly unconnected ;
+------+-------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom"                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core"                                                                                      ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; rom_addr[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 10                          ;
; cycloneiii_ff         ; 135                         ;
;     CLR               ; 1                           ;
;     ENA               ; 32                          ;
;     ENA CLR           ; 54                          ;
;     ENA CLR SLD       ; 38                          ;
;     plain             ; 10                          ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 1364                        ;
;     arith             ; 151                         ;
;         2 data inputs ; 46                          ;
;         3 data inputs ; 105                         ;
;     normal            ; 1213                        ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 81                          ;
;         3 data inputs ; 268                         ;
;         4 data inputs ; 859                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 21.50                       ;
; Average LUT depth     ; 12.12                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Apr 25 03:33:50 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off my8051 -c my8051
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/xdata.v
    Info (12023): Found entity 1: xdata File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/xdata.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/my8051.v
    Info (12023): Found entity 1: my8051 File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file rtl/instruction.sv
Info (12021): Found 1 design units, including 1 entities, in source file rtl/data.v
    Info (12023): Found entity 1: data File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/data.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core.v
    Info (12023): Found entity 1: core File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ram.v
    Info (12023): Found entity 1: ram File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rom.v
    Info (12023): Found entity 1: rom File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sfr.v
    Info (12023): Found entity 1: sfr File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 1
Info (12127): Elaborating entity "my8051" for the top level hierarchy
Info (12128): Elaborating entity "core" for hierarchy "core:core" File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v Line: 52
Warning (10036): Verilog HDL or VHDL warning at core.v(128): object "data_rd_internal" assigned a value but never read File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v Line: 128
Info (12128): Elaborating entity "rom" for hierarchy "rom:rom" File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v Line: 58
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:rom|altsyncram:altsyncram_component" File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "rom:rom|altsyncram:altsyncram_component" File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/rom.v Line: 81
Info (12133): Instantiated megafunction "rom:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../software/rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6lc1.tdf
    Info (12023): Found entity 1: altsyncram_6lc1 File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/db/altsyncram_6lc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6lc1" for hierarchy "rom:rom|altsyncram:altsyncram_component|altsyncram_6lc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram" File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v Line: 75
Warning (10240): Verilog HDL Always Construct warning at ram.v(63): inferring latch(es) for variable "address", which holds its previous value in one or more paths through the always construct File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 63
Warning (10240): Verilog HDL Always Construct warning at ram.v(124): inferring latch(es) for variable "rd_data", which holds its previous value in one or more paths through the always construct File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 124
Info (10041): Inferred latch for "rd_data[0]" at ram.v(126) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 126
Info (10041): Inferred latch for "rd_data[1]" at ram.v(126) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 126
Info (10041): Inferred latch for "rd_data[2]" at ram.v(126) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 126
Info (10041): Inferred latch for "rd_data[3]" at ram.v(126) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 126
Info (10041): Inferred latch for "rd_data[4]" at ram.v(126) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 126
Info (10041): Inferred latch for "rd_data[5]" at ram.v(126) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 126
Info (10041): Inferred latch for "rd_data[6]" at ram.v(126) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 126
Info (10041): Inferred latch for "rd_data[7]" at ram.v(126) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 126
Info (10041): Inferred latch for "address[0]" at ram.v(65) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 65
Info (10041): Inferred latch for "address[1]" at ram.v(65) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 65
Info (10041): Inferred latch for "address[2]" at ram.v(65) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 65
Info (10041): Inferred latch for "address[3]" at ram.v(65) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 65
Info (10041): Inferred latch for "address[4]" at ram.v(65) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 65
Info (10041): Inferred latch for "address[5]" at ram.v(65) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 65
Info (10041): Inferred latch for "address[6]" at ram.v(65) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 65
Info (10041): Inferred latch for "address[7]" at ram.v(65) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 65
Info (10041): Inferred latch for "address[8]" at ram.v(65) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 65
Info (10041): Inferred latch for "address[9]" at ram.v(65) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 65
Info (10041): Inferred latch for "address[10]" at ram.v(65) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 65
Info (10041): Inferred latch for "address[11]" at ram.v(65) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 65
Info (12128): Elaborating entity "data" for hierarchy "ram:ram|data:data" File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 96
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:ram|data:data|altsyncram:altsyncram_component" File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/data.v Line: 88
Info (12130): Elaborated megafunction instantiation "ram:ram|data:data|altsyncram:altsyncram_component" File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/data.v Line: 88
Info (12133): Instantiated megafunction "ram:ram|data:data|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/data.v Line: 88
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ali1.tdf
    Info (12023): Found entity 1: altsyncram_ali1 File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/db/altsyncram_ali1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ali1" for hierarchy "ram:ram|data:data|altsyncram:altsyncram_component|altsyncram_ali1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sfr" for hierarchy "ram:ram|sfr:sfr" File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 109
Warning (10240): Verilog HDL Always Construct warning at sfr.v(37): inferring latch(es) for variable "p3_out_en", which holds its previous value in one or more paths through the always construct File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 37
Warning (10240): Verilog HDL Always Construct warning at sfr.v(37): inferring latch(es) for variable "p2_out_en", which holds its previous value in one or more paths through the always construct File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 37
Warning (10240): Verilog HDL Always Construct warning at sfr.v(37): inferring latch(es) for variable "p1_out_en", which holds its previous value in one or more paths through the always construct File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 37
Warning (10240): Verilog HDL Always Construct warning at sfr.v(37): inferring latch(es) for variable "p0_out_en", which holds its previous value in one or more paths through the always construct File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 37
Warning (10240): Verilog HDL Always Construct warning at sfr.v(69): inferring latch(es) for variable "q", which holds its previous value in one or more paths through the always construct File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 69
Info (10041): Inferred latch for "q[0]" at sfr.v(69) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 69
Info (10041): Inferred latch for "q[1]" at sfr.v(69) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 69
Info (10041): Inferred latch for "q[2]" at sfr.v(69) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 69
Info (10041): Inferred latch for "q[3]" at sfr.v(69) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 69
Info (10041): Inferred latch for "q[4]" at sfr.v(69) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 69
Info (10041): Inferred latch for "q[5]" at sfr.v(69) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 69
Info (10041): Inferred latch for "q[6]" at sfr.v(69) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 69
Info (10041): Inferred latch for "q[7]" at sfr.v(69) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 69
Info (10041): Inferred latch for "p0_out_en" at sfr.v(45) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 45
Info (10041): Inferred latch for "p1_out_en" at sfr.v(45) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 45
Info (10041): Inferred latch for "p2_out_en" at sfr.v(45) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 45
Info (10041): Inferred latch for "p3_out_en" at sfr.v(45) File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 45
Info (12128): Elaborating entity "xdata" for hierarchy "ram:ram|xdata:xdata" File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 118
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:ram|xdata:xdata|altsyncram:altsyncram_component" File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/xdata.v Line: 88
Info (12130): Elaborated megafunction instantiation "ram:ram|xdata:xdata|altsyncram:altsyncram_component" File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/xdata.v Line: 88
Info (12133): Instantiated megafunction "ram:ram|xdata:xdata|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/xdata.v Line: 88
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eoi1.tdf
    Info (12023): Found entity 1: altsyncram_eoi1 File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/db/altsyncram_eoi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_eoi1" for hierarchy "ram:ram|xdata:xdata|altsyncram:altsyncram_component|altsyncram_eoi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "core:core|Mult0" File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v Line: 684
Info (12130): Elaborated megafunction instantiation "core:core|lpm_mult:Mult0" File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v Line: 684
Info (12133): Instantiated megafunction "core:core|lpm_mult:Mult0" with the following parameter: File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v Line: 684
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_aat.tdf
    Info (12023): Found entity 1: mult_aat File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/db/mult_aat.tdf Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:ram|sfr:sfr|p2[2]" to the node "ram:ram|sfr:sfr|Selector5" into an OR gate File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:ram|sfr:sfr|p1[2]" to the node "ram:ram|sfr:sfr|Selector5" into an OR gate File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 22
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:ram|sfr:sfr|p3[2]" to the node "ram:ram|sfr:sfr|Selector5" into an OR gate File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 24
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:ram|sfr:sfr|p1[1]" to the node "ram:ram|sfr:sfr|Selector6" into an OR gate File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 22
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:ram|sfr:sfr|p2[1]" to the node "ram:ram|sfr:sfr|Selector6" into an OR gate File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:ram|sfr:sfr|p3[1]" to the node "ram:ram|sfr:sfr|Selector6" into an OR gate File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 24
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:ram|sfr:sfr|p2[0]" to the node "ram:ram|sfr:sfr|Selector7" into an OR gate File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:ram|sfr:sfr|p1[0]" to the node "ram:ram|sfr:sfr|Selector7" into an OR gate File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 22
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:ram|sfr:sfr|p3[0]" to the node "ram:ram|sfr:sfr|Selector7" into an OR gate File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 24
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:ram|sfr:sfr|p1[3]" to the node "ram:ram|sfr:sfr|Selector4" into an OR gate File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 22
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:ram|sfr:sfr|p2[3]" to the node "ram:ram|sfr:sfr|Selector4" into an OR gate File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:ram|sfr:sfr|p3[3]" to the node "ram:ram|sfr:sfr|Selector4" into an OR gate File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 24
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:ram|sfr:sfr|p2[5]" to the node "ram:ram|sfr:sfr|Selector2" into an OR gate File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:ram|sfr:sfr|p1[5]" to the node "ram:ram|sfr:sfr|Selector2" into an OR gate File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 22
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:ram|sfr:sfr|p3[5]" to the node "ram:ram|sfr:sfr|Selector2" into an OR gate File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 24
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:ram|sfr:sfr|p1[6]" to the node "ram:ram|sfr:sfr|Selector1" into an OR gate File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 22
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:ram|sfr:sfr|p2[6]" to the node "ram:ram|sfr:sfr|Selector1" into an OR gate File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:ram|sfr:sfr|p3[6]" to the node "ram:ram|sfr:sfr|Selector1" into an OR gate File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 24
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:ram|sfr:sfr|p1[4]" to the node "ram:ram|sfr:sfr|Selector3" into an OR gate File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 22
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:ram|sfr:sfr|p2[4]" to the node "ram:ram|sfr:sfr|Selector3" into an OR gate File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:ram|sfr:sfr|p3[4]" to the node "ram:ram|sfr:sfr|Selector3" into an OR gate File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 24
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:ram|sfr:sfr|p2[7]" to the node "ram:ram|sfr:sfr|Selector0" into an OR gate File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:ram|sfr:sfr|p1[7]" to the node "ram:ram|sfr:sfr|Selector0" into an OR gate File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 22
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:ram|sfr:sfr|p3[7]" to the node "ram:ram|sfr:sfr|Selector0" into an OR gate File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 24
Warning (13012): Latch ram:ram|sfr:sfr|p0_out_en has unsafe behavior File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ram:ram|sfr_rd_en File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 54
Warning (13012): Latch ram:ram|rd_data[2] has unsafe behavior File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|data_rd_en File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v Line: 28
Warning (13012): Latch ram:ram|rd_data[1] has unsafe behavior File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|data_rd_en File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v Line: 28
Warning (13012): Latch ram:ram|rd_data[0] has unsafe behavior File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|data_rd_en File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v Line: 28
Warning (13012): Latch ram:ram|rd_data[3] has unsafe behavior File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|data_rd_en File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v Line: 28
Warning (13012): Latch ram:ram|rd_data[5] has unsafe behavior File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|data_rd_en File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v Line: 28
Warning (13012): Latch ram:ram|rd_data[6] has unsafe behavior File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|data_rd_en File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v Line: 28
Warning (13012): Latch ram:ram|rd_data[4] has unsafe behavior File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|data_rd_en File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v Line: 28
Warning (13012): Latch ram:ram|rd_data[7] has unsafe behavior File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|data_rd_en File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v Line: 28
Warning (13012): Latch ram:ram|address[0] has unsafe behavior File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v Line: 7
Warning (13012): Latch ram:ram|address[1] has unsafe behavior File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pipeline1[1] File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v Line: 227
Warning (13012): Latch ram:ram|address[2] has unsafe behavior File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pipeline1[2] File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v Line: 227
Warning (13012): Latch ram:ram|address[3] has unsafe behavior File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v Line: 7
Warning (13012): Latch ram:ram|address[4] has unsafe behavior File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v Line: 7
Warning (13012): Latch ram:ram|address[5] has unsafe behavior File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:rom|altsyncram:altsyncram_component|altsyncram_6lc1:auto_generated|q_a[5] File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/db/altsyncram_6lc1.tdf Line: 31
Warning (13012): Latch ram:ram|address[6] has unsafe behavior File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:rom|altsyncram:altsyncram_component|altsyncram_6lc1:auto_generated|q_a[6] File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/db/altsyncram_6lc1.tdf Line: 31
Warning (13012): Latch ram:ram|address[7] has unsafe behavior File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v Line: 7
Warning (13012): Latch ram:ram|address[8] has unsafe behavior File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v Line: 7
Warning (13012): Latch ram:ram|address[9] has unsafe behavior File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v Line: 7
Warning (13012): Latch ram:ram|address[10] has unsafe behavior File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v Line: 7
Warning (13012): Latch ram:ram|address[11] has unsafe behavior File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v Line: 7
Warning (13012): Latch ram:ram|sfr:sfr|p2_out_en has unsafe behavior File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ram:ram|sfr_rd_en File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 54
Warning (13012): Latch ram:ram|sfr:sfr|p1_out_en has unsafe behavior File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ram:ram|sfr_rd_en File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 54
Warning (13012): Latch ram:ram|sfr:sfr|p3_out_en has unsafe behavior File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ram:ram|sfr_rd_en File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v Line: 54
Info (13000): Registers with preset signals will power-up high File: C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v Line: 237
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1474 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 1439 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 4776 megabytes
    Info: Processing ended: Sat Apr 25 03:34:28 2020
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:56


