// Seed: 1631117310
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37#(
        .id_38(+1'b0),
        .id_39(id_40 <-> id_41),
        .id_42(1),
        .id_43(id_44),
        .id_45(id_46),
        .id_47(id_48),
        .id_49(-1),
        .id_50(1),
        .id_51(id_52),
        .id_53(1),
        .id_54(1),
        .id_55(id_56),
        .id_57(id_58 !== 1)
    ),
    id_59,
    id_60,
    id_61,
    id_62,
    id_63,
    id_64,
    id_65,
    id_66,
    id_67,
    id_68,
    id_69,
    id_70,
    id_71,
    id_72,
    id_73,
    id_74,
    id_75,
    id_76,
    id_77,
    id_78,
    id_79,
    id_80
);
  output wire id_59;
  inout wire id_58;
  input wire id_57;
  inout wire id_56;
  input wire id_55;
  output wire id_54;
  inout wire id_53;
  output wire id_52;
  output wire id_51;
  input wire id_50;
  inout wire id_49;
  inout wire id_48;
  output wire id_47;
  inout wire id_46;
  output wire id_45;
  input wire id_44;
  input wire id_43;
  input wire id_42;
  inout wire id_41;
  inout wire id_40;
  inout wire id_39;
  output wire id_38;
  output wire id_37;
  inout wire id_36;
  output wire id_35;
  inout wire id_34;
  input wire id_33;
  inout wire id_32;
  input wire id_31;
  input wire id_30;
  inout wire id_29;
  output wire id_28;
  input wire id_27;
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_5 = id_4;
  logic id_6;
  assign id_6 = 1'h0;
  logic id_7;
  bit id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_6,
      id_7,
      id_5,
      id_6,
      id_6,
      id_5,
      id_6,
      id_6,
      id_5,
      id_7,
      id_2,
      id_3,
      id_6,
      id_2,
      id_6,
      id_3,
      id_5,
      id_2,
      id_1,
      id_6,
      id_6,
      id_7,
      id_4,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_4,
      id_5,
      id_5,
      id_7,
      id_7,
      id_5,
      id_6,
      id_1,
      id_6,
      id_5,
      id_5,
      id_4,
      id_6,
      id_5,
      id_5,
      id_6,
      id_2,
      id_5,
      id_7,
      id_4,
      id_6,
      id_1,
      id_5,
      id_6,
      id_6,
      id_5,
      id_3,
      id_6,
      id_5
  );
  final id_11 = (-1);
endmodule
