<profile>

<section name = "Vitis HLS Report for 'mmult_fpga'" level="0">
<item name = "Date">Thu Oct 17 03:36:17 2024
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">mmult_fpga</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.867 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">300891, 300891, 2.006 ms, 2.006 ms, 300822, 300822, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_execution_fu_124">execution, 300821, 300821, 2.006 ms, 2.006 ms, 300821, 300821, none</column>
<column name="grp_read3_fu_131">read3, 133192, 133192, 0.888 ms, 0.888 ms, 133192, 133192, none</column>
<column name="grp_write_r_fu_145">write_r, 133191, 133191, 0.888 ms, 0.888 ms, 133191, 133191, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>
</profile>
