

================================================================
== Vitis HLS Report for 'getinstream_Pipeline_VITIS_LOOP_48_1'
================================================================
* Date:           Thu Dec 14 14:20:41 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        userdma_upsb_1204_refine
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.613 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_48_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    209|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     140|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     140|    281|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln67_fu_194_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln886_fu_220_p2               |         +|   0|  0|  39|          32|           1|
    |count_4_fu_214_p2                 |         +|   0|  0|  39|          32|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1065_fu_189_p2             |      icmp|   0|  0|  18|          33|          33|
    |icmp_ln1073_fu_252_p2             |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln72_fu_236_p2               |      icmp|   0|  0|  16|          28|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln1065_fu_200_p3           |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 209|         194|          75|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |count_fu_72                       |   9|          2|   32|         64|
    |empty_fu_76                       |   9|          2|   32|         64|
    |inStreamTop_TDATA_blk_n           |   9|          2|    1|          2|
    |inbuf_blk_n                       |   9|          2|    1|          2|
    |incount47_blk_n                   |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  72|         16|   70|        140|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |count_4_reg_297                   |  32|   0|   32|          0|
    |count_fu_72                       |  32|   0|   32|          0|
    |empty_fu_76                       |  32|   0|   32|          0|
    |icmp_ln1065_reg_292               |   1|   0|    1|          0|
    |icmp_ln1073_reg_306               |   1|   0|    1|          0|
    |icmp_ln72_reg_302                 |   1|   0|    1|          0|
    |trunc_ln293_reg_287               |   4|   0|    4|          0|
    |width_count                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 140|   0|  140|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  getinstream_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  getinstream_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  getinstream_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  getinstream_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  getinstream_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  getinstream_Pipeline_VITIS_LOOP_48_1|  return value|
|inStreamTop_TVALID        |   in|    1|        axis|                  inStreamTop_V_data_V|       pointer|
|inStreamTop_TDATA         |   in|   32|        axis|                  inStreamTop_V_data_V|       pointer|
|inbuf_din                 |  out|   33|     ap_fifo|                                 inbuf|       pointer|
|inbuf_num_data_valid      |   in|    8|     ap_fifo|                                 inbuf|       pointer|
|inbuf_fifo_cap            |   in|    8|     ap_fifo|                                 inbuf|       pointer|
|inbuf_full_n              |   in|    1|     ap_fifo|                                 inbuf|       pointer|
|inbuf_write               |  out|    1|     ap_fifo|                                 inbuf|       pointer|
|incount47_din             |  out|   32|     ap_fifo|                             incount47|       pointer|
|incount47_num_data_valid  |   in|    4|     ap_fifo|                             incount47|       pointer|
|incount47_fifo_cap        |   in|    4|     ap_fifo|                             incount47|       pointer|
|incount47_full_n          |   in|    1|     ap_fifo|                             incount47|       pointer|
|incount47_write           |  out|    1|     ap_fifo|                             incount47|       pointer|
|in_len_V_load             |   in|   32|     ap_none|                         in_len_V_load|        scalar|
|inStreamTop_TREADY        |  out|    1|        axis|                  inStreamTop_V_last_V|       pointer|
|inStreamTop_TLAST         |   in|    1|        axis|                  inStreamTop_V_last_V|       pointer|
|inStreamTop_TKEEP         |   in|    4|        axis|                  inStreamTop_V_keep_V|       pointer|
|inStreamTop_TSTRB         |   in|    4|        axis|                  inStreamTop_V_strb_V|       pointer|
|inStreamTop_TUSER         |   in|    7|        axis|                  inStreamTop_V_user_V|       pointer|
|sub_i_i52                 |   in|   33|     ap_none|                             sub_i_i52|        scalar|
|in_s2m_len                |   in|   32|     ap_none|                            in_s2m_len|        scalar|
|tmp_user_V_out            |  out|    4|      ap_vld|                        tmp_user_V_out|       pointer|
|tmp_user_V_out_ap_vld     |  out|    1|      ap_vld|                        tmp_user_V_out|       pointer|
|icmp_ln1065_out           |  out|    1|      ap_vld|                       icmp_ln1065_out|       pointer|
|icmp_ln1065_out_ap_vld    |  out|    1|      ap_vld|                       icmp_ln1065_out|       pointer|
+--------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%count = alloca i32 1"   --->   Operation 5 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStreamTop_V_data_V, i4 %inStreamTop_V_keep_V, i4 %inStreamTop_V_strb_V, i7 %inStreamTop_V_user_V, i1 %inStreamTop_V_last_V, void @empty_10, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inbuf, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %incount47, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_s2m_len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_s2m_len"   --->   Operation 10 'read' 'in_s2m_len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sub_i_i52_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %sub_i_i52"   --->   Operation 11 'read' 'sub_i_i52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_len_V_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_len_V_load"   --->   Operation 12 'read' 'in_len_V_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %in_len_V_load_read, i32 %empty"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %count"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %do.body_ifconv"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.61>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%count_3 = load i32 %count" [userdma.cpp:70]   --->   Operation 16 'load' 'count_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty"   --->   Operation 17 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [userdma.cpp:49]   --->   Operation 18 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [userdma.cpp:43]   --->   Operation 19 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty_59 = read i48 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i7P0A.i1P0A, i32 %inStreamTop_V_data_V, i4 %inStreamTop_V_keep_V, i4 %inStreamTop_V_strb_V, i7 %inStreamTop_V_user_V, i1 %inStreamTop_V_last_V"   --->   Operation 20 'read' 'empty_59' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i48 %empty_59"   --->   Operation 21 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i48 %empty_59"   --->   Operation 22 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i48 %empty_59"   --->   Operation 23 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln293 = trunc i7 %tmp_user_V"   --->   Operation 24 'trunc' 'trunc_ln293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 %tmp_last_V, i32 %tmp_data_V" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 25 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (3.52ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %inbuf, i33 %p_0" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 26 'write' 'write_ln174' <Predicate = true> <Delay = 3.52> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 128> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%width_count_load = load i32 %width_count" [userdma.cpp:61]   --->   Operation 27 'load' 'width_count_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1065 = sext i32 %width_count_load"   --->   Operation 28 'sext' 'sext_ln1065' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.48ns)   --->   "%icmp_ln1065 = icmp_eq  i33 %sext_ln1065, i33 %sub_i_i52_read"   --->   Operation 29 'icmp' 'icmp_ln1065' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (2.55ns)   --->   "%add_ln67 = add i32 %width_count_load, i32 1" [userdma.cpp:67]   --->   Operation 30 'add' 'add_ln67' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.69ns)   --->   "%select_ln1065 = select i1 %icmp_ln1065, i32 0, i32 %add_ln67"   --->   Operation 31 'select' 'select_ln1065' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln65 = store i32 %select_ln1065, i32 %width_count" [userdma.cpp:65]   --->   Operation 32 'store' 'store_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.55ns)   --->   "%count_4 = add i32 %count_3, i32 1" [userdma.cpp:70]   --->   Operation 33 'add' 'count_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (2.55ns)   --->   "%add_ln886 = add i32 %p_load, i32 1"   --->   Operation 34 'add' 'add_ln886' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %count_4, i32 4, i32 31" [userdma.cpp:72]   --->   Operation 35 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.46ns)   --->   "%icmp_ln72 = icmp_sgt  i28 %tmp, i28 0" [userdma.cpp:72]   --->   Operation 36 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %do.body_ifconv.do.cond_crit_edge, void %if.then36" [userdma.cpp:72]   --->   Operation 37 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln72 = store i32 %count_4, i32 %count" [userdma.cpp:72]   --->   Operation 38 'store' 'store_ln72' <Predicate = (!icmp_ln72)> <Delay = 1.58>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln72 = br void %do.cond" [userdma.cpp:72]   --->   Operation 39 'br' 'br_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln75 = store i32 0, i32 %count" [userdma.cpp:75]   --->   Operation 40 'store' 'store_ln75' <Predicate = (icmp_ln72)> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln1073 = icmp_ult  i32 %add_ln886, i32 %in_s2m_len_read"   --->   Operation 41 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln1073, void %do.end.exitStub, void %do.cond.do.body_ifconv_crit_edge" [userdma.cpp:76]   --->   Operation 42 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln76 = store i32 %add_ln886, i32 %empty" [userdma.cpp:76]   --->   Operation 43 'store' 'store_ln76' <Predicate = (icmp_ln1073)> <Delay = 1.58>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln76 = br void %do.body_ifconv" [userdma.cpp:76]   --->   Operation 44 'br' 'br_ln76' <Predicate = (icmp_ln1073)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.54>
ST_3 : Operation 45 [1/1] (3.54ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %incount47, i32 %count_4" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 45 'write' 'write_ln174' <Predicate = (icmp_ln72)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln75 = br void %do.cond" [userdma.cpp:75]   --->   Operation 46 'br' 'br_ln75' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln293 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %tmp_user_V_out, i4 %trunc_ln293"   --->   Operation 47 'write' 'write_ln293' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln1065 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %icmp_ln1065_out, i1 %icmp_ln1065"   --->   Operation 48 'write' 'write_ln1065' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (!icmp_ln1073)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_len_V_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inStreamTop_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sub_i_i52]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_s2m_len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ incount47]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tmp_user_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ icmp_ln1065_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ width_count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
count              (alloca        ) [ 0110]
empty              (alloca        ) [ 0110]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
in_s2m_len_read    (read          ) [ 0110]
sub_i_i52_read     (read          ) [ 0110]
in_len_V_load_read (read          ) [ 0000]
store_ln0          (store         ) [ 0000]
store_ln0          (store         ) [ 0000]
br_ln0             (br            ) [ 0000]
count_3            (load          ) [ 0000]
p_load             (load          ) [ 0000]
specpipeline_ln49  (specpipeline  ) [ 0000]
specloopname_ln43  (specloopname  ) [ 0000]
empty_59           (read          ) [ 0000]
tmp_data_V         (extractvalue  ) [ 0000]
tmp_user_V         (extractvalue  ) [ 0000]
tmp_last_V         (extractvalue  ) [ 0000]
trunc_ln293        (trunc         ) [ 0101]
p_0                (bitconcatenate) [ 0000]
write_ln174        (write         ) [ 0000]
width_count_load   (load          ) [ 0000]
sext_ln1065        (sext          ) [ 0000]
icmp_ln1065        (icmp          ) [ 0101]
add_ln67           (add           ) [ 0000]
select_ln1065      (select        ) [ 0000]
store_ln65         (store         ) [ 0000]
count_4            (add           ) [ 0101]
add_ln886          (add           ) [ 0000]
tmp                (partselect    ) [ 0000]
icmp_ln72          (icmp          ) [ 0111]
br_ln72            (br            ) [ 0000]
store_ln72         (store         ) [ 0000]
br_ln72            (br            ) [ 0000]
store_ln75         (store         ) [ 0000]
icmp_ln1073        (icmp          ) [ 0111]
br_ln76            (br            ) [ 0000]
store_ln76         (store         ) [ 0000]
br_ln76            (br            ) [ 0000]
write_ln174        (write         ) [ 0000]
br_ln75            (br            ) [ 0000]
write_ln293        (write         ) [ 0000]
write_ln1065       (write         ) [ 0000]
ret_ln0            (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_len_V_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_len_V_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStreamTop_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStreamTop_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStreamTop_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStreamTop_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStreamTop_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inbuf">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuf"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sub_i_i52">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_i_i52"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_s2m_len">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s2m_len"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="incount47">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="incount47"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tmp_user_V_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_user_V_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="icmp_ln1065_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln1065_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="width_count">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_count"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i33"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i7P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i33P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="count_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="empty_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="in_s2m_len_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_s2m_len_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sub_i_i52_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="33" slack="0"/>
<pin id="88" dir="0" index="1" bw="33" slack="0"/>
<pin id="89" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_i_i52_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="in_len_V_load_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_len_V_load_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="empty_59_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="48" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="0" index="3" bw="4" slack="0"/>
<pin id="103" dir="0" index="4" bw="7" slack="0"/>
<pin id="104" dir="0" index="5" bw="1" slack="0"/>
<pin id="105" dir="1" index="6" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_59/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln174_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="33" slack="0"/>
<pin id="115" dir="0" index="2" bw="33" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="write_ln174_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="32" slack="1"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln293_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="1"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln293/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="write_ln1065_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="1" slack="1"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1065/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln0_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="count_3_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_3/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_data_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="48" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_user_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="48" slack="0"/>
<pin id="162" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_last_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="48" slack="0"/>
<pin id="166" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="trunc_ln293_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="0"/>
<pin id="170" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln293/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_0_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="33" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="width_count_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="width_count_load/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="sext_ln1065_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1065/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln1065_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="33" slack="0"/>
<pin id="191" dir="0" index="1" bw="33" slack="1"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln67_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="select_ln1065_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1065/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln65_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="count_4_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_4/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln886_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln886/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="28" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="4" slack="0"/>
<pin id="230" dir="0" index="3" bw="6" slack="0"/>
<pin id="231" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln72_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="28" slack="0"/>
<pin id="238" dir="0" index="1" bw="28" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln72_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="1"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln75_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="1"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln1073_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1073/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln76_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="1"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/2 "/>
</bind>
</comp>

<comp id="262" class="1005" name="count_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="270" class="1005" name="empty_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="277" class="1005" name="in_s2m_len_read_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_s2m_len_read "/>
</bind>
</comp>

<comp id="282" class="1005" name="sub_i_i52_read_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="33" slack="1"/>
<pin id="284" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i52_read "/>
</bind>
</comp>

<comp id="287" class="1005" name="trunc_ln293_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="1"/>
<pin id="289" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln293 "/>
</bind>
</comp>

<comp id="292" class="1005" name="icmp_ln1065_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1065 "/>
</bind>
</comp>

<comp id="297" class="1005" name="count_4_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_4 "/>
</bind>
</comp>

<comp id="302" class="1005" name="icmp_ln72_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln72 "/>
</bind>
</comp>

<comp id="306" class="1005" name="icmp_ln1073_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1073 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="42" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="44" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="42" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="106"><net_src comp="52" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="98" pin=5"/></net>

<net id="117"><net_src comp="56" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="66" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="68" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="70" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="92" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="159"><net_src comp="98" pin="6"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="98" pin="6"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="98" pin="6"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="160" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="54" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="164" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="156" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="180"><net_src comp="172" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="181" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="189" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="194" pin="2"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="150" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="153" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="58" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="214" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="60" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="62" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="240"><net_src comp="226" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="64" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="214" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="32" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="220" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="220" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="72" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="273"><net_src comp="76" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="276"><net_src comp="270" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="280"><net_src comp="80" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="285"><net_src comp="86" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="290"><net_src comp="168" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="295"><net_src comp="189" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="300"><net_src comp="214" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="305"><net_src comp="236" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="252" pin="2"/><net_sink comp="306" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inStreamTop_V_data_V | {}
	Port: inStreamTop_V_keep_V | {}
	Port: inStreamTop_V_strb_V | {}
	Port: inStreamTop_V_user_V | {}
	Port: inStreamTop_V_last_V | {}
	Port: inbuf | {2 }
	Port: incount47 | {3 }
	Port: tmp_user_V_out | {3 }
	Port: icmp_ln1065_out | {3 }
	Port: width_count | {2 }
 - Input state : 
	Port: getinstream_Pipeline_VITIS_LOOP_48_1 : in_len_V_load | {1 }
	Port: getinstream_Pipeline_VITIS_LOOP_48_1 : inStreamTop_V_data_V | {2 }
	Port: getinstream_Pipeline_VITIS_LOOP_48_1 : inStreamTop_V_keep_V | {2 }
	Port: getinstream_Pipeline_VITIS_LOOP_48_1 : inStreamTop_V_strb_V | {2 }
	Port: getinstream_Pipeline_VITIS_LOOP_48_1 : inStreamTop_V_user_V | {2 }
	Port: getinstream_Pipeline_VITIS_LOOP_48_1 : inStreamTop_V_last_V | {2 }
	Port: getinstream_Pipeline_VITIS_LOOP_48_1 : inbuf | {}
	Port: getinstream_Pipeline_VITIS_LOOP_48_1 : sub_i_i52 | {1 }
	Port: getinstream_Pipeline_VITIS_LOOP_48_1 : in_s2m_len | {1 }
	Port: getinstream_Pipeline_VITIS_LOOP_48_1 : incount47 | {}
	Port: getinstream_Pipeline_VITIS_LOOP_48_1 : width_count | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		trunc_ln293 : 1
		p_0 : 1
		write_ln174 : 2
		sext_ln1065 : 1
		icmp_ln1065 : 2
		add_ln67 : 1
		select_ln1065 : 3
		store_ln65 : 4
		count_4 : 1
		add_ln886 : 1
		tmp : 2
		icmp_ln72 : 3
		br_ln72 : 4
		store_ln72 : 2
		icmp_ln1073 : 2
		br_ln76 : 3
		store_ln76 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln67_fu_194        |    0    |    39   |
|    add   |         count_4_fu_214        |    0    |    39   |
|          |        add_ln886_fu_220       |    0    |    39   |
|----------|-------------------------------|---------|---------|
|          |       icmp_ln1065_fu_189      |    0    |    18   |
|   icmp   |        icmp_ln72_fu_236       |    0    |    16   |
|          |       icmp_ln1073_fu_252      |    0    |    18   |
|----------|-------------------------------|---------|---------|
|  select  |      select_ln1065_fu_200     |    0    |    32   |
|----------|-------------------------------|---------|---------|
|          |   in_s2m_len_read_read_fu_80  |    0    |    0    |
|   read   |   sub_i_i52_read_read_fu_86   |    0    |    0    |
|          | in_len_V_load_read_read_fu_92 |    0    |    0    |
|          |      empty_59_read_fu_98      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    write_ln174_write_fu_112   |    0    |    0    |
|   write  |    write_ln174_write_fu_119   |    0    |    0    |
|          |    write_ln293_write_fu_126   |    0    |    0    |
|          |   write_ln1065_write_fu_133   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       tmp_data_V_fu_156       |    0    |    0    |
|extractvalue|       tmp_user_V_fu_160       |    0    |    0    |
|          |       tmp_last_V_fu_164       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln293_fu_168      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|           p_0_fu_172          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |       sext_ln1065_fu_185      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|           tmp_fu_226          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   201   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    count_4_reg_297    |   32   |
|     count_reg_262     |   32   |
|     empty_reg_270     |   32   |
|  icmp_ln1065_reg_292  |    1   |
|  icmp_ln1073_reg_306  |    1   |
|   icmp_ln72_reg_302   |    1   |
|in_s2m_len_read_reg_277|   32   |
| sub_i_i52_read_reg_282|   33   |
|  trunc_ln293_reg_287  |    4   |
+-----------------------+--------+
|         Total         |   168  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   201  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   168  |    -   |
+-----------+--------+--------+
|   Total   |   168  |   201  |
+-----------+--------+--------+
