
Projet_Proto.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e6c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08004ffc  08004ffc  00014ffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800507c  0800507c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800507c  0800507c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800507c  0800507c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800507c  0800507c  0001507c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005080  08005080  00015080  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005084  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000198  20000070  080050f4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000208  080050f4  00020208  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000106fa  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002175  00000000  00000000  0003079a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cf0  00000000  00000000  00032910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c28  00000000  00000000  00033600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001534e  00000000  00000000  00034228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010265  00000000  00000000  00049576  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000864a4  00000000  00000000  000597db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000dfc7f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000039dc  00000000  00000000  000dfcd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004fe4 	.word	0x08004fe4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004fe4 	.word	0x08004fe4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b082      	sub	sp, #8
 8000274:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000276:	f000 fc55 	bl	8000b24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800027a:	f000 f871 	bl	8000360 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800027e:	f000 f997 	bl	80005b0 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000282:	f000 f8c5 	bl	8000410 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000286:	f000 f95b 	bl	8000540 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 800028a:	f000 f931 	bl	80004f0 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
  //HAL_UART_Transmit(&huart2, (uint8_t *)" UART pOLLING METHOD\r\n", sizeof(" UART pOLLING METHOD\r\n"), 300);
  //HAL_UART_Transmit(&huart2, (uint8_t *)"UART INTERUpT\r\n", sizeof("UART INTERUpT\r\n"), 300);
  HAL_TIM_Base_Start(&htim2);
 800028e:	482c      	ldr	r0, [pc, #176]	; (8000340 <main+0xd0>)
 8000290:	f002 fb4c 	bl	800292c <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim16);
 8000294:	482b      	ldr	r0, [pc, #172]	; (8000344 <main+0xd4>)
 8000296:	f002 fb49 	bl	800292c <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 800029a:	2100      	movs	r1, #0
 800029c:	4828      	ldr	r0, [pc, #160]	; (8000340 <main+0xd0>)
 800029e:	f002 fbf3 	bl	8002a88 <HAL_TIM_IC_Start_IT>
  int f_test = 40000;
 80002a2:	f649 4340 	movw	r3, #40000	; 0x9c40
 80002a6:	607b      	str	r3, [r7, #4]
  timer_val = __HAL_TIM_GET_COUNTER(&htim16);
 80002a8:	4b26      	ldr	r3, [pc, #152]	; (8000344 <main+0xd4>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002ae:	b29a      	uxth	r2, r3
 80002b0:	4b25      	ldr	r3, [pc, #148]	; (8000348 <main+0xd8>)
 80002b2:	801a      	strh	r2, [r3, #0]
//			  ALLUME_LED = 1;
//		  }
	  }
	  */
	  //HAL_GPIO_WritePin(LD3_GPIO_Port,LD3_Pin,GPIO_PIN_SET);
	  HAL_GPIO_TogglePin(LED_1_GPIO_Port, LED_1_Pin);
 80002b4:	2140      	movs	r1, #64	; 0x40
 80002b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002ba:	f000 ffcf 	bl	800125c <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 80002be:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002c2:	f000 fc95 	bl	8000bf0 <HAL_Delay>
	  HAL_GPIO_TogglePin(LED_2_GPIO_Port, LED_2_Pin);
 80002c6:	2180      	movs	r1, #128	; 0x80
 80002c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002cc:	f000 ffc6 	bl	800125c <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 80002d0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002d4:	f000 fc8c 	bl	8000bf0 <HAL_Delay>
	  HAL_GPIO_TogglePin(LED_3_GPIO_Port, LED_3_Pin);
 80002d8:	2101      	movs	r1, #1
 80002da:	481c      	ldr	r0, [pc, #112]	; (800034c <main+0xdc>)
 80002dc:	f000 ffbe 	bl	800125c <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 80002e0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002e4:	f000 fc84 	bl	8000bf0 <HAL_Delay>
	  HAL_GPIO_TogglePin(LED_4_GPIO_Port, LED_4_Pin);
 80002e8:	2102      	movs	r1, #2
 80002ea:	4818      	ldr	r0, [pc, #96]	; (800034c <main+0xdc>)
 80002ec:	f000 ffb6 	bl	800125c <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 80002f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80002f4:	f000 fc7c 	bl	8000bf0 <HAL_Delay>
	  if(Frequency < 10000)
 80002f8:	4b15      	ldr	r3, [pc, #84]	; (8000350 <main+0xe0>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f242 720f 	movw	r2, #9999	; 0x270f
 8000300:	4293      	cmp	r3, r2
 8000302:	d80a      	bhi.n	800031a <main+0xaa>
	  {
		  if(ALLUME_LED == 1)
 8000304:	4b13      	ldr	r3, [pc, #76]	; (8000354 <main+0xe4>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	2b01      	cmp	r3, #1
 800030a:	d106      	bne.n	800031a <main+0xaa>
		  {
			  ALLUME_LED = 0;
 800030c:	4b11      	ldr	r3, [pc, #68]	; (8000354 <main+0xe4>)
 800030e:	2200      	movs	r2, #0
 8000310:	601a      	str	r2, [r3, #0]
			  HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000312:	2108      	movs	r1, #8
 8000314:	480d      	ldr	r0, [pc, #52]	; (800034c <main+0xdc>)
 8000316:	f000 ffa1 	bl	800125c <HAL_GPIO_TogglePin>
	  UART_SendNumber(timer_val);
	  HAL_Delay(1000);
	  UART_SendText("\r\n");
	  */

	  UART_SendText("Frequency ");
 800031a:	480f      	ldr	r0, [pc, #60]	; (8000358 <main+0xe8>)
 800031c:	f000 f9ba 	bl	8000694 <UART_SendText>
	  //HAL_Delay(500);
	  UART_SendNumber(Frequency);
 8000320:	4b0b      	ldr	r3, [pc, #44]	; (8000350 <main+0xe0>)
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	4618      	mov	r0, r3
 8000326:	f000 f9db 	bl	80006e0 <UART_SendNumber>
	  //HAL_Delay(500);
	  UART_SendText("\r\n");
 800032a:	480c      	ldr	r0, [pc, #48]	; (800035c <main+0xec>)
 800032c:	f000 f9b2 	bl	8000694 <UART_SendText>
	  //HAL_Delay(500);
	  HAL_Delay(300);
 8000330:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000334:	f000 fc5c 	bl	8000bf0 <HAL_Delay>
	  Frequency = 0;
 8000338:	4b05      	ldr	r3, [pc, #20]	; (8000350 <main+0xe0>)
 800033a:	2200      	movs	r2, #0
 800033c:	601a      	str	r2, [r3, #0]
	  HAL_GPIO_TogglePin(LED_1_GPIO_Port, LED_1_Pin);
 800033e:	e7b9      	b.n	80002b4 <main+0x44>
 8000340:	200000d8 	.word	0x200000d8
 8000344:	200001a8 	.word	0x200001a8
 8000348:	200000a8 	.word	0x200000a8
 800034c:	48000400 	.word	0x48000400
 8000350:	20000098 	.word	0x20000098
 8000354:	200000a4 	.word	0x200000a4
 8000358:	08004ffc 	.word	0x08004ffc
 800035c:	08005008 	.word	0x08005008

08000360 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b09c      	sub	sp, #112	; 0x70
 8000364:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000366:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800036a:	2228      	movs	r2, #40	; 0x28
 800036c:	2100      	movs	r1, #0
 800036e:	4618      	mov	r0, r3
 8000370:	f004 fa02 	bl	8004778 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000374:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000378:	2200      	movs	r2, #0
 800037a:	601a      	str	r2, [r3, #0]
 800037c:	605a      	str	r2, [r3, #4]
 800037e:	609a      	str	r2, [r3, #8]
 8000380:	60da      	str	r2, [r3, #12]
 8000382:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000384:	1d3b      	adds	r3, r7, #4
 8000386:	2230      	movs	r2, #48	; 0x30
 8000388:	2100      	movs	r1, #0
 800038a:	4618      	mov	r0, r3
 800038c:	f004 f9f4 	bl	8004778 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000390:	2302      	movs	r3, #2
 8000392:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000394:	2301      	movs	r3, #1
 8000396:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000398:	2310      	movs	r3, #16
 800039a:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800039c:	2300      	movs	r3, #0
 800039e:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003a0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80003a4:	4618      	mov	r0, r3
 80003a6:	f000 ff73 	bl	8001290 <HAL_RCC_OscConfig>
 80003aa:	4603      	mov	r3, r0
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d001      	beq.n	80003b4 <SystemClock_Config+0x54>
  {
    Error_Handler();
 80003b0:	f000 fa38 	bl	8000824 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003b4:	230f      	movs	r3, #15
 80003b6:	637b      	str	r3, [r7, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80003b8:	2300      	movs	r3, #0
 80003ba:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003bc:	2300      	movs	r3, #0
 80003be:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003c0:	2300      	movs	r3, #0
 80003c2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003c4:	2300      	movs	r3, #0
 80003c6:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80003c8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80003cc:	2100      	movs	r1, #0
 80003ce:	4618      	mov	r0, r3
 80003d0:	f001 fe66 	bl	80020a0 <HAL_RCC_ClockConfig>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d001      	beq.n	80003de <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80003da:	f000 fa23 	bl	8000824 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM16;
 80003de:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80003e2:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Tim16ClockSelection = RCC_TIM16CLK_HCLK;
 80003e4:	2300      	movs	r3, #0
 80003e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003e8:	1d3b      	adds	r3, r7, #4
 80003ea:	4618      	mov	r0, r3
 80003ec:	f002 f8c2 	bl	8002574 <HAL_RCCEx_PeriphCLKConfig>
 80003f0:	4603      	mov	r3, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d001      	beq.n	80003fa <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80003f6:	f000 fa15 	bl	8000824 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_1);
 80003fa:	2200      	movs	r2, #0
 80003fc:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 8000400:	2000      	movs	r0, #0
 8000402:	f001 ffc9 	bl	8002398 <HAL_RCC_MCOConfig>
}
 8000406:	bf00      	nop
 8000408:	3770      	adds	r7, #112	; 0x70
 800040a:	46bd      	mov	sp, r7
 800040c:	bd80      	pop	{r7, pc}
	...

08000410 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	b08c      	sub	sp, #48	; 0x30
 8000414:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000416:	f107 0320 	add.w	r3, r7, #32
 800041a:	2200      	movs	r2, #0
 800041c:	601a      	str	r2, [r3, #0]
 800041e:	605a      	str	r2, [r3, #4]
 8000420:	609a      	str	r2, [r3, #8]
 8000422:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000424:	f107 0314 	add.w	r3, r7, #20
 8000428:	2200      	movs	r2, #0
 800042a:	601a      	str	r2, [r3, #0]
 800042c:	605a      	str	r2, [r3, #4]
 800042e:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000430:	1d3b      	adds	r3, r7, #4
 8000432:	2200      	movs	r2, #0
 8000434:	601a      	str	r2, [r3, #0]
 8000436:	605a      	str	r2, [r3, #4]
 8000438:	609a      	str	r2, [r3, #8]
 800043a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800043c:	4b2b      	ldr	r3, [pc, #172]	; (80004ec <MX_TIM2_Init+0xdc>)
 800043e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000442:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000444:	4b29      	ldr	r3, [pc, #164]	; (80004ec <MX_TIM2_Init+0xdc>)
 8000446:	2200      	movs	r2, #0
 8000448:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800044a:	4b28      	ldr	r3, [pc, #160]	; (80004ec <MX_TIM2_Init+0xdc>)
 800044c:	2200      	movs	r2, #0
 800044e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000450:	4b26      	ldr	r3, [pc, #152]	; (80004ec <MX_TIM2_Init+0xdc>)
 8000452:	f04f 32ff 	mov.w	r2, #4294967295
 8000456:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000458:	4b24      	ldr	r3, [pc, #144]	; (80004ec <MX_TIM2_Init+0xdc>)
 800045a:	2200      	movs	r2, #0
 800045c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800045e:	4b23      	ldr	r3, [pc, #140]	; (80004ec <MX_TIM2_Init+0xdc>)
 8000460:	2200      	movs	r2, #0
 8000462:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000464:	4821      	ldr	r0, [pc, #132]	; (80004ec <MX_TIM2_Init+0xdc>)
 8000466:	f002 fa09 	bl	800287c <HAL_TIM_Base_Init>
 800046a:	4603      	mov	r3, r0
 800046c:	2b00      	cmp	r3, #0
 800046e:	d001      	beq.n	8000474 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 8000470:	f000 f9d8 	bl	8000824 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000474:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000478:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800047a:	f107 0320 	add.w	r3, r7, #32
 800047e:	4619      	mov	r1, r3
 8000480:	481a      	ldr	r0, [pc, #104]	; (80004ec <MX_TIM2_Init+0xdc>)
 8000482:	f002 fdea 	bl	800305a <HAL_TIM_ConfigClockSource>
 8000486:	4603      	mov	r3, r0
 8000488:	2b00      	cmp	r3, #0
 800048a:	d001      	beq.n	8000490 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 800048c:	f000 f9ca 	bl	8000824 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000490:	4816      	ldr	r0, [pc, #88]	; (80004ec <MX_TIM2_Init+0xdc>)
 8000492:	f002 fa97 	bl	80029c4 <HAL_TIM_IC_Init>
 8000496:	4603      	mov	r3, r0
 8000498:	2b00      	cmp	r3, #0
 800049a:	d001      	beq.n	80004a0 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 800049c:	f000 f9c2 	bl	8000824 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004a0:	2300      	movs	r3, #0
 80004a2:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004a4:	2300      	movs	r3, #0
 80004a6:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80004a8:	f107 0314 	add.w	r3, r7, #20
 80004ac:	4619      	mov	r1, r3
 80004ae:	480f      	ldr	r0, [pc, #60]	; (80004ec <MX_TIM2_Init+0xdc>)
 80004b0:	f003 f942 	bl	8003738 <HAL_TIMEx_MasterConfigSynchronization>
 80004b4:	4603      	mov	r3, r0
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 80004ba:	f000 f9b3 	bl	8000824 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80004be:	2300      	movs	r3, #0
 80004c0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80004c2:	2301      	movs	r3, #1
 80004c4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80004c6:	2300      	movs	r3, #0
 80004c8:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80004ca:	2300      	movs	r3, #0
 80004cc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80004ce:	1d3b      	adds	r3, r7, #4
 80004d0:	2200      	movs	r2, #0
 80004d2:	4619      	mov	r1, r3
 80004d4:	4805      	ldr	r0, [pc, #20]	; (80004ec <MX_TIM2_Init+0xdc>)
 80004d6:	f002 fd24 	bl	8002f22 <HAL_TIM_IC_ConfigChannel>
 80004da:	4603      	mov	r3, r0
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d001      	beq.n	80004e4 <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 80004e0:	f000 f9a0 	bl	8000824 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80004e4:	bf00      	nop
 80004e6:	3730      	adds	r7, #48	; 0x30
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bd80      	pop	{r7, pc}
 80004ec:	200000d8 	.word	0x200000d8

080004f0 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80004f4:	4b10      	ldr	r3, [pc, #64]	; (8000538 <MX_TIM16_Init+0x48>)
 80004f6:	4a11      	ldr	r2, [pc, #68]	; (800053c <MX_TIM16_Init+0x4c>)
 80004f8:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 8000-1;
 80004fa:	4b0f      	ldr	r3, [pc, #60]	; (8000538 <MX_TIM16_Init+0x48>)
 80004fc:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000500:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000502:	4b0d      	ldr	r3, [pc, #52]	; (8000538 <MX_TIM16_Init+0x48>)
 8000504:	2200      	movs	r2, #0
 8000506:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65536 - 1;
 8000508:	4b0b      	ldr	r3, [pc, #44]	; (8000538 <MX_TIM16_Init+0x48>)
 800050a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800050e:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000510:	4b09      	ldr	r3, [pc, #36]	; (8000538 <MX_TIM16_Init+0x48>)
 8000512:	2200      	movs	r2, #0
 8000514:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000516:	4b08      	ldr	r3, [pc, #32]	; (8000538 <MX_TIM16_Init+0x48>)
 8000518:	2200      	movs	r2, #0
 800051a:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800051c:	4b06      	ldr	r3, [pc, #24]	; (8000538 <MX_TIM16_Init+0x48>)
 800051e:	2200      	movs	r2, #0
 8000520:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000522:	4805      	ldr	r0, [pc, #20]	; (8000538 <MX_TIM16_Init+0x48>)
 8000524:	f002 f9aa 	bl	800287c <HAL_TIM_Base_Init>
 8000528:	4603      	mov	r3, r0
 800052a:	2b00      	cmp	r3, #0
 800052c:	d001      	beq.n	8000532 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 800052e:	f000 f979 	bl	8000824 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8000532:	bf00      	nop
 8000534:	bd80      	pop	{r7, pc}
 8000536:	bf00      	nop
 8000538:	200001a8 	.word	0x200001a8
 800053c:	40014400 	.word	0x40014400

08000540 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000544:	4b17      	ldr	r3, [pc, #92]	; (80005a4 <MX_USART2_UART_Init+0x64>)
 8000546:	4a18      	ldr	r2, [pc, #96]	; (80005a8 <MX_USART2_UART_Init+0x68>)
 8000548:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800054a:	4b16      	ldr	r3, [pc, #88]	; (80005a4 <MX_USART2_UART_Init+0x64>)
 800054c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000550:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000552:	4b14      	ldr	r3, [pc, #80]	; (80005a4 <MX_USART2_UART_Init+0x64>)
 8000554:	2200      	movs	r2, #0
 8000556:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000558:	4b12      	ldr	r3, [pc, #72]	; (80005a4 <MX_USART2_UART_Init+0x64>)
 800055a:	2200      	movs	r2, #0
 800055c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800055e:	4b11      	ldr	r3, [pc, #68]	; (80005a4 <MX_USART2_UART_Init+0x64>)
 8000560:	2200      	movs	r2, #0
 8000562:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000564:	4b0f      	ldr	r3, [pc, #60]	; (80005a4 <MX_USART2_UART_Init+0x64>)
 8000566:	220c      	movs	r2, #12
 8000568:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800056a:	4b0e      	ldr	r3, [pc, #56]	; (80005a4 <MX_USART2_UART_Init+0x64>)
 800056c:	2200      	movs	r2, #0
 800056e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000570:	4b0c      	ldr	r3, [pc, #48]	; (80005a4 <MX_USART2_UART_Init+0x64>)
 8000572:	2200      	movs	r2, #0
 8000574:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000576:	4b0b      	ldr	r3, [pc, #44]	; (80005a4 <MX_USART2_UART_Init+0x64>)
 8000578:	2200      	movs	r2, #0
 800057a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800057c:	4b09      	ldr	r3, [pc, #36]	; (80005a4 <MX_USART2_UART_Init+0x64>)
 800057e:	2200      	movs	r2, #0
 8000580:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000582:	4808      	ldr	r0, [pc, #32]	; (80005a4 <MX_USART2_UART_Init+0x64>)
 8000584:	f003 f95c 	bl	8003840 <HAL_UART_Init>
 8000588:	4603      	mov	r3, r0
 800058a:	2b00      	cmp	r3, #0
 800058c:	d001      	beq.n	8000592 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800058e:	f000 f949 	bl	8000824 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  USART1->CR1 |= (USART_CR1_TE | USART_CR1_RXNEIE | USART_CR1_RE | USART_CR1_UE);
 8000592:	4b06      	ldr	r3, [pc, #24]	; (80005ac <MX_USART2_UART_Init+0x6c>)
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	4a05      	ldr	r2, [pc, #20]	; (80005ac <MX_USART2_UART_Init+0x6c>)
 8000598:	f043 032d 	orr.w	r3, r3, #45	; 0x2d
 800059c:	6013      	str	r3, [r2, #0]
  /* USER CODE END USART2_Init 2 */

}
 800059e:	bf00      	nop
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	20000124 	.word	0x20000124
 80005a8:	40004400 	.word	0x40004400
 80005ac:	40013800 	.word	0x40013800

080005b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b088      	sub	sp, #32
 80005b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b6:	f107 030c 	add.w	r3, r7, #12
 80005ba:	2200      	movs	r2, #0
 80005bc:	601a      	str	r2, [r3, #0]
 80005be:	605a      	str	r2, [r3, #4]
 80005c0:	609a      	str	r2, [r3, #8]
 80005c2:	60da      	str	r2, [r3, #12]
 80005c4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005c6:	4b31      	ldr	r3, [pc, #196]	; (800068c <MX_GPIO_Init+0xdc>)
 80005c8:	695b      	ldr	r3, [r3, #20]
 80005ca:	4a30      	ldr	r2, [pc, #192]	; (800068c <MX_GPIO_Init+0xdc>)
 80005cc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80005d0:	6153      	str	r3, [r2, #20]
 80005d2:	4b2e      	ldr	r3, [pc, #184]	; (800068c <MX_GPIO_Init+0xdc>)
 80005d4:	695b      	ldr	r3, [r3, #20]
 80005d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80005da:	60bb      	str	r3, [r7, #8]
 80005dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005de:	4b2b      	ldr	r3, [pc, #172]	; (800068c <MX_GPIO_Init+0xdc>)
 80005e0:	695b      	ldr	r3, [r3, #20]
 80005e2:	4a2a      	ldr	r2, [pc, #168]	; (800068c <MX_GPIO_Init+0xdc>)
 80005e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005e8:	6153      	str	r3, [r2, #20]
 80005ea:	4b28      	ldr	r3, [pc, #160]	; (800068c <MX_GPIO_Init+0xdc>)
 80005ec:	695b      	ldr	r3, [r3, #20]
 80005ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005f2:	607b      	str	r3, [r7, #4]
 80005f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005f6:	4b25      	ldr	r3, [pc, #148]	; (800068c <MX_GPIO_Init+0xdc>)
 80005f8:	695b      	ldr	r3, [r3, #20]
 80005fa:	4a24      	ldr	r2, [pc, #144]	; (800068c <MX_GPIO_Init+0xdc>)
 80005fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000600:	6153      	str	r3, [r2, #20]
 8000602:	4b22      	ldr	r3, [pc, #136]	; (800068c <MX_GPIO_Init+0xdc>)
 8000604:	695b      	ldr	r3, [r3, #20]
 8000606:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800060a:	603b      	str	r3, [r7, #0]
 800060c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_1_Pin|LED_2_Pin, GPIO_PIN_RESET);
 800060e:	2200      	movs	r2, #0
 8000610:	21c0      	movs	r1, #192	; 0xc0
 8000612:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000616:	f000 fe09 	bl	800122c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_3_Pin|LED_4_Pin|LD3_Pin, GPIO_PIN_RESET);
 800061a:	2200      	movs	r2, #0
 800061c:	210b      	movs	r1, #11
 800061e:	481c      	ldr	r0, [pc, #112]	; (8000690 <MX_GPIO_Init+0xe0>)
 8000620:	f000 fe04 	bl	800122c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_1_Pin LED_2_Pin */
  GPIO_InitStruct.Pin = LED_1_Pin|LED_2_Pin;
 8000624:	23c0      	movs	r3, #192	; 0xc0
 8000626:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000628:	2301      	movs	r3, #1
 800062a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062c:	2300      	movs	r3, #0
 800062e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000630:	2300      	movs	r3, #0
 8000632:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000634:	f107 030c 	add.w	r3, r7, #12
 8000638:	4619      	mov	r1, r3
 800063a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800063e:	f000 fc83 	bl	8000f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_3_Pin LED_4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LED_3_Pin|LED_4_Pin|LD3_Pin;
 8000642:	230b      	movs	r3, #11
 8000644:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000646:	2301      	movs	r3, #1
 8000648:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064a:	2300      	movs	r3, #0
 800064c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800064e:	2300      	movs	r3, #0
 8000650:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000652:	f107 030c 	add.w	r3, r7, #12
 8000656:	4619      	mov	r1, r3
 8000658:	480d      	ldr	r0, [pc, #52]	; (8000690 <MX_GPIO_Init+0xe0>)
 800065a:	f000 fc75 	bl	8000f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800065e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000662:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000664:	2302      	movs	r3, #2
 8000666:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000668:	2300      	movs	r3, #0
 800066a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800066c:	2300      	movs	r3, #0
 800066e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000670:	2300      	movs	r3, #0
 8000672:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000674:	f107 030c 	add.w	r3, r7, #12
 8000678:	4619      	mov	r1, r3
 800067a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800067e:	f000 fc63 	bl	8000f48 <HAL_GPIO_Init>

}
 8000682:	bf00      	nop
 8000684:	3720      	adds	r7, #32
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	40021000 	.word	0x40021000
 8000690:	48000400 	.word	0x48000400

08000694 <UART_SendText>:

/* USER CODE BEGIN 4 */
void UART_SendText(volatile char* s)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b084      	sub	sp, #16
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
	uint16_t i = 0;
 800069c:	2300      	movs	r3, #0
 800069e:	81fb      	strh	r3, [r7, #14]
	uint16_t size = 0;
 80006a0:	2300      	movs	r3, #0
 80006a2:	81bb      	strh	r3, [r7, #12]
	while(s[i])
 80006a4:	e005      	b.n	80006b2 <UART_SendText+0x1e>
	{
		size++;
 80006a6:	89bb      	ldrh	r3, [r7, #12]
 80006a8:	3301      	adds	r3, #1
 80006aa:	81bb      	strh	r3, [r7, #12]
		i++;
 80006ac:	89fb      	ldrh	r3, [r7, #14]
 80006ae:	3301      	adds	r3, #1
 80006b0:	81fb      	strh	r3, [r7, #14]
	while(s[i])
 80006b2:	89fb      	ldrh	r3, [r7, #14]
 80006b4:	687a      	ldr	r2, [r7, #4]
 80006b6:	4413      	add	r3, r2
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	b2db      	uxtb	r3, r3
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d1f2      	bne.n	80006a6 <UART_SendText+0x12>
	}
	size++; // '\0'
 80006c0:	89bb      	ldrh	r3, [r7, #12]
 80006c2:	3301      	adds	r3, #1
 80006c4:	81bb      	strh	r3, [r7, #12]
	HAL_UART_Transmit(&huart2, (uint8_t *)s, size, 300);
 80006c6:	89ba      	ldrh	r2, [r7, #12]
 80006c8:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80006cc:	6879      	ldr	r1, [r7, #4]
 80006ce:	4803      	ldr	r0, [pc, #12]	; (80006dc <UART_SendText+0x48>)
 80006d0:	f003 f904 	bl	80038dc <HAL_UART_Transmit>
}
 80006d4:	bf00      	nop
 80006d6:	3710      	adds	r7, #16
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	20000124 	.word	0x20000124

080006e0 <UART_SendNumber>:

void UART_SendNumber(uint32_t x)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b09c      	sub	sp, #112	; 0x70
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
	char temp[100];
	sprintf(temp, "%d", x);
 80006e8:	f107 030c 	add.w	r3, r7, #12
 80006ec:	687a      	ldr	r2, [r7, #4]
 80006ee:	4906      	ldr	r1, [pc, #24]	; (8000708 <UART_SendNumber+0x28>)
 80006f0:	4618      	mov	r0, r3
 80006f2:	f004 f849 	bl	8004788 <siprintf>
	UART_SendText(temp);
 80006f6:	f107 030c 	add.w	r3, r7, #12
 80006fa:	4618      	mov	r0, r3
 80006fc:	f7ff ffca 	bl	8000694 <UART_SendText>
	  {
		HAL_UART_Transmit(&huart2, (uint8_t *)value[--i], sizeof(char), 300);

	  }
	  */
}
 8000700:	bf00      	nop
 8000702:	3770      	adds	r7, #112	; 0x70
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}
 8000708:	0800500c 	.word	0x0800500c

0800070c <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b082      	sub	sp, #8
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]


		  if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if interrput source is channel 1
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	7f1b      	ldrb	r3, [r3, #28]
 8000718:	2b01      	cmp	r3, #1
 800071a:	d16a      	bne.n	80007f2 <HAL_TIM_IC_CaptureCallback+0xe6>
		   {
		    if (Is_First_Captured==0)  // is the first value captured ?
 800071c:	4b37      	ldr	r3, [pc, #220]	; (80007fc <HAL_TIM_IC_CaptureCallback+0xf0>)
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d10a      	bne.n	800073a <HAL_TIM_IC_CaptureCallback+0x2e>
		    {
		     IC_Value1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // capture the first value
 8000724:	2100      	movs	r1, #0
 8000726:	6878      	ldr	r0, [r7, #4]
 8000728:	f002 fd60 	bl	80031ec <HAL_TIM_ReadCapturedValue>
 800072c:	4603      	mov	r3, r0
 800072e:	4a34      	ldr	r2, [pc, #208]	; (8000800 <HAL_TIM_IC_CaptureCallback+0xf4>)
 8000730:	6013      	str	r3, [r2, #0]
		     Is_First_Captured =1;  // set the first value captured as true
 8000732:	4b32      	ldr	r3, [pc, #200]	; (80007fc <HAL_TIM_IC_CaptureCallback+0xf0>)
 8000734:	2201      	movs	r2, #1
 8000736:	701a      	strb	r2, [r3, #0]
				  		  }
				  	  }
		     }
		    }
		   }
}
 8000738:	e05b      	b.n	80007f2 <HAL_TIM_IC_CaptureCallback+0xe6>
		    else if (Is_First_Captured)  // if the first is captured
 800073a:	4b30      	ldr	r3, [pc, #192]	; (80007fc <HAL_TIM_IC_CaptureCallback+0xf0>)
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d057      	beq.n	80007f2 <HAL_TIM_IC_CaptureCallback+0xe6>
		     IC_Value2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // capture second value
 8000742:	2100      	movs	r1, #0
 8000744:	6878      	ldr	r0, [r7, #4]
 8000746:	f002 fd51 	bl	80031ec <HAL_TIM_ReadCapturedValue>
 800074a:	4603      	mov	r3, r0
 800074c:	4a2d      	ldr	r2, [pc, #180]	; (8000804 <HAL_TIM_IC_CaptureCallback+0xf8>)
 800074e:	6013      	str	r3, [r2, #0]
		     if (IC_Value2 > IC_Value1)
 8000750:	4b2c      	ldr	r3, [pc, #176]	; (8000804 <HAL_TIM_IC_CaptureCallback+0xf8>)
 8000752:	681a      	ldr	r2, [r3, #0]
 8000754:	4b2a      	ldr	r3, [pc, #168]	; (8000800 <HAL_TIM_IC_CaptureCallback+0xf4>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	429a      	cmp	r2, r3
 800075a:	d907      	bls.n	800076c <HAL_TIM_IC_CaptureCallback+0x60>
		      Difference = IC_Value2-IC_Value1;   // calculate the difference
 800075c:	4b29      	ldr	r3, [pc, #164]	; (8000804 <HAL_TIM_IC_CaptureCallback+0xf8>)
 800075e:	681a      	ldr	r2, [r3, #0]
 8000760:	4b27      	ldr	r3, [pc, #156]	; (8000800 <HAL_TIM_IC_CaptureCallback+0xf4>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	1ad3      	subs	r3, r2, r3
 8000766:	4a28      	ldr	r2, [pc, #160]	; (8000808 <HAL_TIM_IC_CaptureCallback+0xfc>)
 8000768:	6013      	str	r3, [r2, #0]
 800076a:	e011      	b.n	8000790 <HAL_TIM_IC_CaptureCallback+0x84>
		     else if (IC_Value2 < IC_Value1)
 800076c:	4b25      	ldr	r3, [pc, #148]	; (8000804 <HAL_TIM_IC_CaptureCallback+0xf8>)
 800076e:	681a      	ldr	r2, [r3, #0]
 8000770:	4b23      	ldr	r3, [pc, #140]	; (8000800 <HAL_TIM_IC_CaptureCallback+0xf4>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	429a      	cmp	r2, r3
 8000776:	d209      	bcs.n	800078c <HAL_TIM_IC_CaptureCallback+0x80>
		      Difference = ((0xffff-IC_Value1)+IC_Value2) +1;
 8000778:	4b22      	ldr	r3, [pc, #136]	; (8000804 <HAL_TIM_IC_CaptureCallback+0xf8>)
 800077a:	681a      	ldr	r2, [r3, #0]
 800077c:	4b20      	ldr	r3, [pc, #128]	; (8000800 <HAL_TIM_IC_CaptureCallback+0xf4>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	1ad3      	subs	r3, r2, r3
 8000782:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8000786:	4a20      	ldr	r2, [pc, #128]	; (8000808 <HAL_TIM_IC_CaptureCallback+0xfc>)
 8000788:	6013      	str	r3, [r2, #0]
 800078a:	e001      	b.n	8000790 <HAL_TIM_IC_CaptureCallback+0x84>
		      Error_Handler();
 800078c:	f000 f84a 	bl	8000824 <Error_Handler>
		     Frequency = HAL_RCC_GetPCLK1Freq()/Difference;  // calculate frequency
 8000790:	f001 feac 	bl	80024ec <HAL_RCC_GetPCLK1Freq>
 8000794:	4602      	mov	r2, r0
 8000796:	4b1c      	ldr	r3, [pc, #112]	; (8000808 <HAL_TIM_IC_CaptureCallback+0xfc>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	fbb2 f3f3 	udiv	r3, r2, r3
 800079e:	4a1b      	ldr	r2, [pc, #108]	; (800080c <HAL_TIM_IC_CaptureCallback+0x100>)
 80007a0:	6013      	str	r3, [r2, #0]
		     Is_First_Captured = 0;  // reset the first captured
 80007a2:	4b16      	ldr	r3, [pc, #88]	; (80007fc <HAL_TIM_IC_CaptureCallback+0xf0>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	701a      	strb	r2, [r3, #0]
		     if(__HAL_TIM_GET_COUNTER(&htim16) - timer_val >= 1000)
 80007a8:	4b19      	ldr	r3, [pc, #100]	; (8000810 <HAL_TIM_IC_CaptureCallback+0x104>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80007ae:	4a19      	ldr	r2, [pc, #100]	; (8000814 <HAL_TIM_IC_CaptureCallback+0x108>)
 80007b0:	8812      	ldrh	r2, [r2, #0]
 80007b2:	1a9b      	subs	r3, r3, r2
 80007b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80007b8:	d31b      	bcc.n	80007f2 <HAL_TIM_IC_CaptureCallback+0xe6>
				  test += 1;
 80007ba:	4b17      	ldr	r3, [pc, #92]	; (8000818 <HAL_TIM_IC_CaptureCallback+0x10c>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	3301      	adds	r3, #1
 80007c0:	4a15      	ldr	r2, [pc, #84]	; (8000818 <HAL_TIM_IC_CaptureCallback+0x10c>)
 80007c2:	6013      	str	r3, [r2, #0]
				  timer_val = __HAL_TIM_GET_COUNTER(&htim16);
 80007c4:	4b12      	ldr	r3, [pc, #72]	; (8000810 <HAL_TIM_IC_CaptureCallback+0x104>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80007ca:	b29a      	uxth	r2, r3
 80007cc:	4b11      	ldr	r3, [pc, #68]	; (8000814 <HAL_TIM_IC_CaptureCallback+0x108>)
 80007ce:	801a      	strh	r2, [r3, #0]
				  if(Frequency < 10000)
 80007d0:	4b0e      	ldr	r3, [pc, #56]	; (800080c <HAL_TIM_IC_CaptureCallback+0x100>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	f242 720f 	movw	r2, #9999	; 0x270f
 80007d8:	4293      	cmp	r3, r2
 80007da:	d80a      	bhi.n	80007f2 <HAL_TIM_IC_CaptureCallback+0xe6>
				  		  if(ALLUME_LED == 0)
 80007dc:	4b0f      	ldr	r3, [pc, #60]	; (800081c <HAL_TIM_IC_CaptureCallback+0x110>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d106      	bne.n	80007f2 <HAL_TIM_IC_CaptureCallback+0xe6>
				  			  ALLUME_LED = 1;
 80007e4:	4b0d      	ldr	r3, [pc, #52]	; (800081c <HAL_TIM_IC_CaptureCallback+0x110>)
 80007e6:	2201      	movs	r2, #1
 80007e8:	601a      	str	r2, [r3, #0]
				  			  HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 80007ea:	2108      	movs	r1, #8
 80007ec:	480c      	ldr	r0, [pc, #48]	; (8000820 <HAL_TIM_IC_CaptureCallback+0x114>)
 80007ee:	f000 fd35 	bl	800125c <HAL_GPIO_TogglePin>
}
 80007f2:	bf00      	nop
 80007f4:	3708      	adds	r7, #8
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	200000a0 	.word	0x200000a0
 8000800:	2000008c 	.word	0x2000008c
 8000804:	20000090 	.word	0x20000090
 8000808:	20000094 	.word	0x20000094
 800080c:	20000098 	.word	0x20000098
 8000810:	200001a8 	.word	0x200001a8
 8000814:	200000a8 	.word	0x200000a8
 8000818:	2000009c 	.word	0x2000009c
 800081c:	200000a4 	.word	0x200000a4
 8000820:	48000400 	.word	0x48000400

08000824 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000828:	b672      	cpsid	i
}
 800082a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800082c:	e7fe      	b.n	800082c <Error_Handler+0x8>
	...

08000830 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000830:	b480      	push	{r7}
 8000832:	b083      	sub	sp, #12
 8000834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000836:	4b0f      	ldr	r3, [pc, #60]	; (8000874 <HAL_MspInit+0x44>)
 8000838:	699b      	ldr	r3, [r3, #24]
 800083a:	4a0e      	ldr	r2, [pc, #56]	; (8000874 <HAL_MspInit+0x44>)
 800083c:	f043 0301 	orr.w	r3, r3, #1
 8000840:	6193      	str	r3, [r2, #24]
 8000842:	4b0c      	ldr	r3, [pc, #48]	; (8000874 <HAL_MspInit+0x44>)
 8000844:	699b      	ldr	r3, [r3, #24]
 8000846:	f003 0301 	and.w	r3, r3, #1
 800084a:	607b      	str	r3, [r7, #4]
 800084c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800084e:	4b09      	ldr	r3, [pc, #36]	; (8000874 <HAL_MspInit+0x44>)
 8000850:	69db      	ldr	r3, [r3, #28]
 8000852:	4a08      	ldr	r2, [pc, #32]	; (8000874 <HAL_MspInit+0x44>)
 8000854:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000858:	61d3      	str	r3, [r2, #28]
 800085a:	4b06      	ldr	r3, [pc, #24]	; (8000874 <HAL_MspInit+0x44>)
 800085c:	69db      	ldr	r3, [r3, #28]
 800085e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000862:	603b      	str	r3, [r7, #0]
 8000864:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000866:	bf00      	nop
 8000868:	370c      	adds	r7, #12
 800086a:	46bd      	mov	sp, r7
 800086c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000870:	4770      	bx	lr
 8000872:	bf00      	nop
 8000874:	40021000 	.word	0x40021000

08000878 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b08a      	sub	sp, #40	; 0x28
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000880:	f107 0314 	add.w	r3, r7, #20
 8000884:	2200      	movs	r2, #0
 8000886:	601a      	str	r2, [r3, #0]
 8000888:	605a      	str	r2, [r3, #4]
 800088a:	609a      	str	r2, [r3, #8]
 800088c:	60da      	str	r2, [r3, #12]
 800088e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000898:	d131      	bne.n	80008fe <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800089a:	4b23      	ldr	r3, [pc, #140]	; (8000928 <HAL_TIM_Base_MspInit+0xb0>)
 800089c:	69db      	ldr	r3, [r3, #28]
 800089e:	4a22      	ldr	r2, [pc, #136]	; (8000928 <HAL_TIM_Base_MspInit+0xb0>)
 80008a0:	f043 0301 	orr.w	r3, r3, #1
 80008a4:	61d3      	str	r3, [r2, #28]
 80008a6:	4b20      	ldr	r3, [pc, #128]	; (8000928 <HAL_TIM_Base_MspInit+0xb0>)
 80008a8:	69db      	ldr	r3, [r3, #28]
 80008aa:	f003 0301 	and.w	r3, r3, #1
 80008ae:	613b      	str	r3, [r7, #16]
 80008b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b2:	4b1d      	ldr	r3, [pc, #116]	; (8000928 <HAL_TIM_Base_MspInit+0xb0>)
 80008b4:	695b      	ldr	r3, [r3, #20]
 80008b6:	4a1c      	ldr	r2, [pc, #112]	; (8000928 <HAL_TIM_Base_MspInit+0xb0>)
 80008b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008bc:	6153      	str	r3, [r2, #20]
 80008be:	4b1a      	ldr	r3, [pc, #104]	; (8000928 <HAL_TIM_Base_MspInit+0xb0>)
 80008c0:	695b      	ldr	r3, [r3, #20]
 80008c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008c6:	60fb      	str	r3, [r7, #12]
 80008c8:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80008ca:	2301      	movs	r3, #1
 80008cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ce:	2302      	movs	r3, #2
 80008d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d2:	2300      	movs	r3, #0
 80008d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d6:	2300      	movs	r3, #0
 80008d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80008da:	2301      	movs	r3, #1
 80008dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008de:	f107 0314 	add.w	r3, r7, #20
 80008e2:	4619      	mov	r1, r3
 80008e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008e8:	f000 fb2e 	bl	8000f48 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80008ec:	2200      	movs	r2, #0
 80008ee:	2100      	movs	r1, #0
 80008f0:	201c      	movs	r0, #28
 80008f2:	f000 fa7c 	bl	8000dee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80008f6:	201c      	movs	r0, #28
 80008f8:	f000 fa95 	bl	8000e26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80008fc:	e010      	b.n	8000920 <HAL_TIM_Base_MspInit+0xa8>
  else if(htim_base->Instance==TIM16)
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	4a0a      	ldr	r2, [pc, #40]	; (800092c <HAL_TIM_Base_MspInit+0xb4>)
 8000904:	4293      	cmp	r3, r2
 8000906:	d10b      	bne.n	8000920 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000908:	4b07      	ldr	r3, [pc, #28]	; (8000928 <HAL_TIM_Base_MspInit+0xb0>)
 800090a:	699b      	ldr	r3, [r3, #24]
 800090c:	4a06      	ldr	r2, [pc, #24]	; (8000928 <HAL_TIM_Base_MspInit+0xb0>)
 800090e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000912:	6193      	str	r3, [r2, #24]
 8000914:	4b04      	ldr	r3, [pc, #16]	; (8000928 <HAL_TIM_Base_MspInit+0xb0>)
 8000916:	699b      	ldr	r3, [r3, #24]
 8000918:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800091c:	60bb      	str	r3, [r7, #8]
 800091e:	68bb      	ldr	r3, [r7, #8]
}
 8000920:	bf00      	nop
 8000922:	3728      	adds	r7, #40	; 0x28
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	40021000 	.word	0x40021000
 800092c:	40014400 	.word	0x40014400

08000930 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b08a      	sub	sp, #40	; 0x28
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000938:	f107 0314 	add.w	r3, r7, #20
 800093c:	2200      	movs	r2, #0
 800093e:	601a      	str	r2, [r3, #0]
 8000940:	605a      	str	r2, [r3, #4]
 8000942:	609a      	str	r2, [r3, #8]
 8000944:	60da      	str	r2, [r3, #12]
 8000946:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	4a1b      	ldr	r2, [pc, #108]	; (80009bc <HAL_UART_MspInit+0x8c>)
 800094e:	4293      	cmp	r3, r2
 8000950:	d130      	bne.n	80009b4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000952:	4b1b      	ldr	r3, [pc, #108]	; (80009c0 <HAL_UART_MspInit+0x90>)
 8000954:	69db      	ldr	r3, [r3, #28]
 8000956:	4a1a      	ldr	r2, [pc, #104]	; (80009c0 <HAL_UART_MspInit+0x90>)
 8000958:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800095c:	61d3      	str	r3, [r2, #28]
 800095e:	4b18      	ldr	r3, [pc, #96]	; (80009c0 <HAL_UART_MspInit+0x90>)
 8000960:	69db      	ldr	r3, [r3, #28]
 8000962:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000966:	613b      	str	r3, [r7, #16]
 8000968:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800096a:	4b15      	ldr	r3, [pc, #84]	; (80009c0 <HAL_UART_MspInit+0x90>)
 800096c:	695b      	ldr	r3, [r3, #20]
 800096e:	4a14      	ldr	r2, [pc, #80]	; (80009c0 <HAL_UART_MspInit+0x90>)
 8000970:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000974:	6153      	str	r3, [r2, #20]
 8000976:	4b12      	ldr	r3, [pc, #72]	; (80009c0 <HAL_UART_MspInit+0x90>)
 8000978:	695b      	ldr	r3, [r3, #20]
 800097a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800097e:	60fb      	str	r3, [r7, #12]
 8000980:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000982:	230c      	movs	r3, #12
 8000984:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000986:	2302      	movs	r3, #2
 8000988:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098a:	2300      	movs	r3, #0
 800098c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800098e:	2303      	movs	r3, #3
 8000990:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000992:	2307      	movs	r3, #7
 8000994:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000996:	f107 0314 	add.w	r3, r7, #20
 800099a:	4619      	mov	r1, r3
 800099c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009a0:	f000 fad2 	bl	8000f48 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80009a4:	2200      	movs	r2, #0
 80009a6:	2100      	movs	r1, #0
 80009a8:	2026      	movs	r0, #38	; 0x26
 80009aa:	f000 fa20 	bl	8000dee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80009ae:	2026      	movs	r0, #38	; 0x26
 80009b0:	f000 fa39 	bl	8000e26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80009b4:	bf00      	nop
 80009b6:	3728      	adds	r7, #40	; 0x28
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	40004400 	.word	0x40004400
 80009c0:	40021000 	.word	0x40021000

080009c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009c8:	e7fe      	b.n	80009c8 <NMI_Handler+0x4>

080009ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009ca:	b480      	push	{r7}
 80009cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009ce:	e7fe      	b.n	80009ce <HardFault_Handler+0x4>

080009d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009d4:	e7fe      	b.n	80009d4 <MemManage_Handler+0x4>

080009d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009d6:	b480      	push	{r7}
 80009d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009da:	e7fe      	b.n	80009da <BusFault_Handler+0x4>

080009dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009e0:	e7fe      	b.n	80009e0 <UsageFault_Handler+0x4>

080009e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009e2:	b480      	push	{r7}
 80009e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009e6:	bf00      	nop
 80009e8:	46bd      	mov	sp, r7
 80009ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ee:	4770      	bx	lr

080009f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009f0:	b480      	push	{r7}
 80009f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009f4:	bf00      	nop
 80009f6:	46bd      	mov	sp, r7
 80009f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fc:	4770      	bx	lr

080009fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009fe:	b480      	push	{r7}
 8000a00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a02:	bf00      	nop
 8000a04:	46bd      	mov	sp, r7
 8000a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0a:	4770      	bx	lr

08000a0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a10:	f000 f8ce 	bl	8000bb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a14:	bf00      	nop
 8000a16:	bd80      	pop	{r7, pc}

08000a18 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000a1c:	4802      	ldr	r0, [pc, #8]	; (8000a28 <TIM2_IRQHandler+0x10>)
 8000a1e:	f002 f961 	bl	8002ce4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000a22:	bf00      	nop
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	200000d8 	.word	0x200000d8

08000a2c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	 char ch;
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000a30:	4802      	ldr	r0, [pc, #8]	; (8000a3c <USART2_IRQHandler+0x10>)
 8000a32:	f002 ffe7 	bl	8003a04 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000a36:	bf00      	nop
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	20000124 	.word	0x20000124

08000a40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b086      	sub	sp, #24
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a48:	4a14      	ldr	r2, [pc, #80]	; (8000a9c <_sbrk+0x5c>)
 8000a4a:	4b15      	ldr	r3, [pc, #84]	; (8000aa0 <_sbrk+0x60>)
 8000a4c:	1ad3      	subs	r3, r2, r3
 8000a4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a50:	697b      	ldr	r3, [r7, #20]
 8000a52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a54:	4b13      	ldr	r3, [pc, #76]	; (8000aa4 <_sbrk+0x64>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d102      	bne.n	8000a62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a5c:	4b11      	ldr	r3, [pc, #68]	; (8000aa4 <_sbrk+0x64>)
 8000a5e:	4a12      	ldr	r2, [pc, #72]	; (8000aa8 <_sbrk+0x68>)
 8000a60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a62:	4b10      	ldr	r3, [pc, #64]	; (8000aa4 <_sbrk+0x64>)
 8000a64:	681a      	ldr	r2, [r3, #0]
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	4413      	add	r3, r2
 8000a6a:	693a      	ldr	r2, [r7, #16]
 8000a6c:	429a      	cmp	r2, r3
 8000a6e:	d207      	bcs.n	8000a80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a70:	f003 fe58 	bl	8004724 <__errno>
 8000a74:	4603      	mov	r3, r0
 8000a76:	220c      	movs	r2, #12
 8000a78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a7e:	e009      	b.n	8000a94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a80:	4b08      	ldr	r3, [pc, #32]	; (8000aa4 <_sbrk+0x64>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a86:	4b07      	ldr	r3, [pc, #28]	; (8000aa4 <_sbrk+0x64>)
 8000a88:	681a      	ldr	r2, [r3, #0]
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	4413      	add	r3, r2
 8000a8e:	4a05      	ldr	r2, [pc, #20]	; (8000aa4 <_sbrk+0x64>)
 8000a90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a92:	68fb      	ldr	r3, [r7, #12]
}
 8000a94:	4618      	mov	r0, r3
 8000a96:	3718      	adds	r7, #24
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	20004000 	.word	0x20004000
 8000aa0:	00000400 	.word	0x00000400
 8000aa4:	200000ac 	.word	0x200000ac
 8000aa8:	20000208 	.word	0x20000208

08000aac <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ab0:	4b06      	ldr	r3, [pc, #24]	; (8000acc <SystemInit+0x20>)
 8000ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ab6:	4a05      	ldr	r2, [pc, #20]	; (8000acc <SystemInit+0x20>)
 8000ab8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000abc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ac0:	bf00      	nop
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop
 8000acc:	e000ed00 	.word	0xe000ed00

08000ad0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000ad0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b08 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ad4:	480d      	ldr	r0, [pc, #52]	; (8000b0c <LoopForever+0x6>)
  ldr r1, =_edata
 8000ad6:	490e      	ldr	r1, [pc, #56]	; (8000b10 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ad8:	4a0e      	ldr	r2, [pc, #56]	; (8000b14 <LoopForever+0xe>)
  movs r3, #0
 8000ada:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000adc:	e002      	b.n	8000ae4 <LoopCopyDataInit>

08000ade <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ade:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ae0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ae2:	3304      	adds	r3, #4

08000ae4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ae4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ae6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ae8:	d3f9      	bcc.n	8000ade <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aea:	4a0b      	ldr	r2, [pc, #44]	; (8000b18 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000aec:	4c0b      	ldr	r4, [pc, #44]	; (8000b1c <LoopForever+0x16>)
  movs r3, #0
 8000aee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000af0:	e001      	b.n	8000af6 <LoopFillZerobss>

08000af2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000af2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000af4:	3204      	adds	r2, #4

08000af6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000af6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000af8:	d3fb      	bcc.n	8000af2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000afa:	f7ff ffd7 	bl	8000aac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000afe:	f003 fe17 	bl	8004730 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b02:	f7ff fbb5 	bl	8000270 <main>

08000b06 <LoopForever>:

LoopForever:
    b LoopForever
 8000b06:	e7fe      	b.n	8000b06 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000b08:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000b0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b10:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000b14:	08005084 	.word	0x08005084
  ldr r2, =_sbss
 8000b18:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000b1c:	20000208 	.word	0x20000208

08000b20 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b20:	e7fe      	b.n	8000b20 <ADC1_IRQHandler>
	...

08000b24 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b28:	4b08      	ldr	r3, [pc, #32]	; (8000b4c <HAL_Init+0x28>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a07      	ldr	r2, [pc, #28]	; (8000b4c <HAL_Init+0x28>)
 8000b2e:	f043 0310 	orr.w	r3, r3, #16
 8000b32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b34:	2003      	movs	r0, #3
 8000b36:	f000 f94f 	bl	8000dd8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b3a:	200f      	movs	r0, #15
 8000b3c:	f000 f808 	bl	8000b50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b40:	f7ff fe76 	bl	8000830 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b44:	2300      	movs	r3, #0
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	40022000 	.word	0x40022000

08000b50 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b58:	4b12      	ldr	r3, [pc, #72]	; (8000ba4 <HAL_InitTick+0x54>)
 8000b5a:	681a      	ldr	r2, [r3, #0]
 8000b5c:	4b12      	ldr	r3, [pc, #72]	; (8000ba8 <HAL_InitTick+0x58>)
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	4619      	mov	r1, r3
 8000b62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b66:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f000 f967 	bl	8000e42 <HAL_SYSTICK_Config>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	e00e      	b.n	8000b9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	2b0f      	cmp	r3, #15
 8000b82:	d80a      	bhi.n	8000b9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b84:	2200      	movs	r2, #0
 8000b86:	6879      	ldr	r1, [r7, #4]
 8000b88:	f04f 30ff 	mov.w	r0, #4294967295
 8000b8c:	f000 f92f 	bl	8000dee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b90:	4a06      	ldr	r2, [pc, #24]	; (8000bac <HAL_InitTick+0x5c>)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000b96:	2300      	movs	r3, #0
 8000b98:	e000      	b.n	8000b9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b9a:	2301      	movs	r3, #1
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	3708      	adds	r7, #8
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	20000000 	.word	0x20000000
 8000ba8:	20000008 	.word	0x20000008
 8000bac:	20000004 	.word	0x20000004

08000bb0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bb4:	4b06      	ldr	r3, [pc, #24]	; (8000bd0 <HAL_IncTick+0x20>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	461a      	mov	r2, r3
 8000bba:	4b06      	ldr	r3, [pc, #24]	; (8000bd4 <HAL_IncTick+0x24>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4413      	add	r3, r2
 8000bc0:	4a04      	ldr	r2, [pc, #16]	; (8000bd4 <HAL_IncTick+0x24>)
 8000bc2:	6013      	str	r3, [r2, #0]
}
 8000bc4:	bf00      	nop
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	20000008 	.word	0x20000008
 8000bd4:	200001f4 	.word	0x200001f4

08000bd8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  return uwTick;  
 8000bdc:	4b03      	ldr	r3, [pc, #12]	; (8000bec <HAL_GetTick+0x14>)
 8000bde:	681b      	ldr	r3, [r3, #0]
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop
 8000bec:	200001f4 	.word	0x200001f4

08000bf0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b084      	sub	sp, #16
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bf8:	f7ff ffee 	bl	8000bd8 <HAL_GetTick>
 8000bfc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c08:	d005      	beq.n	8000c16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c0a:	4b0a      	ldr	r3, [pc, #40]	; (8000c34 <HAL_Delay+0x44>)
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	461a      	mov	r2, r3
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	4413      	add	r3, r2
 8000c14:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000c16:	bf00      	nop
 8000c18:	f7ff ffde 	bl	8000bd8 <HAL_GetTick>
 8000c1c:	4602      	mov	r2, r0
 8000c1e:	68bb      	ldr	r3, [r7, #8]
 8000c20:	1ad3      	subs	r3, r2, r3
 8000c22:	68fa      	ldr	r2, [r7, #12]
 8000c24:	429a      	cmp	r2, r3
 8000c26:	d8f7      	bhi.n	8000c18 <HAL_Delay+0x28>
  {
  }
}
 8000c28:	bf00      	nop
 8000c2a:	bf00      	nop
 8000c2c:	3710      	adds	r7, #16
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	20000008 	.word	0x20000008

08000c38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b085      	sub	sp, #20
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	f003 0307 	and.w	r3, r3, #7
 8000c46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c48:	4b0c      	ldr	r3, [pc, #48]	; (8000c7c <__NVIC_SetPriorityGrouping+0x44>)
 8000c4a:	68db      	ldr	r3, [r3, #12]
 8000c4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c4e:	68ba      	ldr	r2, [r7, #8]
 8000c50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c54:	4013      	ands	r3, r2
 8000c56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c5c:	68bb      	ldr	r3, [r7, #8]
 8000c5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c6a:	4a04      	ldr	r2, [pc, #16]	; (8000c7c <__NVIC_SetPriorityGrouping+0x44>)
 8000c6c:	68bb      	ldr	r3, [r7, #8]
 8000c6e:	60d3      	str	r3, [r2, #12]
}
 8000c70:	bf00      	nop
 8000c72:	3714      	adds	r7, #20
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr
 8000c7c:	e000ed00 	.word	0xe000ed00

08000c80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c84:	4b04      	ldr	r3, [pc, #16]	; (8000c98 <__NVIC_GetPriorityGrouping+0x18>)
 8000c86:	68db      	ldr	r3, [r3, #12]
 8000c88:	0a1b      	lsrs	r3, r3, #8
 8000c8a:	f003 0307 	and.w	r3, r3, #7
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	4770      	bx	lr
 8000c98:	e000ed00 	.word	0xe000ed00

08000c9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b083      	sub	sp, #12
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	db0b      	blt.n	8000cc6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cae:	79fb      	ldrb	r3, [r7, #7]
 8000cb0:	f003 021f 	and.w	r2, r3, #31
 8000cb4:	4907      	ldr	r1, [pc, #28]	; (8000cd4 <__NVIC_EnableIRQ+0x38>)
 8000cb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cba:	095b      	lsrs	r3, r3, #5
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	fa00 f202 	lsl.w	r2, r0, r2
 8000cc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000cc6:	bf00      	nop
 8000cc8:	370c      	adds	r7, #12
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	e000e100 	.word	0xe000e100

08000cd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b083      	sub	sp, #12
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	4603      	mov	r3, r0
 8000ce0:	6039      	str	r1, [r7, #0]
 8000ce2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ce4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	db0a      	blt.n	8000d02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	b2da      	uxtb	r2, r3
 8000cf0:	490c      	ldr	r1, [pc, #48]	; (8000d24 <__NVIC_SetPriority+0x4c>)
 8000cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cf6:	0112      	lsls	r2, r2, #4
 8000cf8:	b2d2      	uxtb	r2, r2
 8000cfa:	440b      	add	r3, r1
 8000cfc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d00:	e00a      	b.n	8000d18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	b2da      	uxtb	r2, r3
 8000d06:	4908      	ldr	r1, [pc, #32]	; (8000d28 <__NVIC_SetPriority+0x50>)
 8000d08:	79fb      	ldrb	r3, [r7, #7]
 8000d0a:	f003 030f 	and.w	r3, r3, #15
 8000d0e:	3b04      	subs	r3, #4
 8000d10:	0112      	lsls	r2, r2, #4
 8000d12:	b2d2      	uxtb	r2, r2
 8000d14:	440b      	add	r3, r1
 8000d16:	761a      	strb	r2, [r3, #24]
}
 8000d18:	bf00      	nop
 8000d1a:	370c      	adds	r7, #12
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr
 8000d24:	e000e100 	.word	0xe000e100
 8000d28:	e000ed00 	.word	0xe000ed00

08000d2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b089      	sub	sp, #36	; 0x24
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	60f8      	str	r0, [r7, #12]
 8000d34:	60b9      	str	r1, [r7, #8]
 8000d36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	f003 0307 	and.w	r3, r3, #7
 8000d3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d40:	69fb      	ldr	r3, [r7, #28]
 8000d42:	f1c3 0307 	rsb	r3, r3, #7
 8000d46:	2b04      	cmp	r3, #4
 8000d48:	bf28      	it	cs
 8000d4a:	2304      	movcs	r3, #4
 8000d4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d4e:	69fb      	ldr	r3, [r7, #28]
 8000d50:	3304      	adds	r3, #4
 8000d52:	2b06      	cmp	r3, #6
 8000d54:	d902      	bls.n	8000d5c <NVIC_EncodePriority+0x30>
 8000d56:	69fb      	ldr	r3, [r7, #28]
 8000d58:	3b03      	subs	r3, #3
 8000d5a:	e000      	b.n	8000d5e <NVIC_EncodePriority+0x32>
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d60:	f04f 32ff 	mov.w	r2, #4294967295
 8000d64:	69bb      	ldr	r3, [r7, #24]
 8000d66:	fa02 f303 	lsl.w	r3, r2, r3
 8000d6a:	43da      	mvns	r2, r3
 8000d6c:	68bb      	ldr	r3, [r7, #8]
 8000d6e:	401a      	ands	r2, r3
 8000d70:	697b      	ldr	r3, [r7, #20]
 8000d72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d74:	f04f 31ff 	mov.w	r1, #4294967295
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d7e:	43d9      	mvns	r1, r3
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d84:	4313      	orrs	r3, r2
         );
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	3724      	adds	r7, #36	; 0x24
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr
	...

08000d94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	3b01      	subs	r3, #1
 8000da0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000da4:	d301      	bcc.n	8000daa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000da6:	2301      	movs	r3, #1
 8000da8:	e00f      	b.n	8000dca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000daa:	4a0a      	ldr	r2, [pc, #40]	; (8000dd4 <SysTick_Config+0x40>)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	3b01      	subs	r3, #1
 8000db0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000db2:	210f      	movs	r1, #15
 8000db4:	f04f 30ff 	mov.w	r0, #4294967295
 8000db8:	f7ff ff8e 	bl	8000cd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dbc:	4b05      	ldr	r3, [pc, #20]	; (8000dd4 <SysTick_Config+0x40>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dc2:	4b04      	ldr	r3, [pc, #16]	; (8000dd4 <SysTick_Config+0x40>)
 8000dc4:	2207      	movs	r2, #7
 8000dc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dc8:	2300      	movs	r3, #0
}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	3708      	adds	r7, #8
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	e000e010 	.word	0xe000e010

08000dd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b082      	sub	sp, #8
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000de0:	6878      	ldr	r0, [r7, #4]
 8000de2:	f7ff ff29 	bl	8000c38 <__NVIC_SetPriorityGrouping>
}
 8000de6:	bf00      	nop
 8000de8:	3708      	adds	r7, #8
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}

08000dee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dee:	b580      	push	{r7, lr}
 8000df0:	b086      	sub	sp, #24
 8000df2:	af00      	add	r7, sp, #0
 8000df4:	4603      	mov	r3, r0
 8000df6:	60b9      	str	r1, [r7, #8]
 8000df8:	607a      	str	r2, [r7, #4]
 8000dfa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e00:	f7ff ff3e 	bl	8000c80 <__NVIC_GetPriorityGrouping>
 8000e04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e06:	687a      	ldr	r2, [r7, #4]
 8000e08:	68b9      	ldr	r1, [r7, #8]
 8000e0a:	6978      	ldr	r0, [r7, #20]
 8000e0c:	f7ff ff8e 	bl	8000d2c <NVIC_EncodePriority>
 8000e10:	4602      	mov	r2, r0
 8000e12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e16:	4611      	mov	r1, r2
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f7ff ff5d 	bl	8000cd8 <__NVIC_SetPriority>
}
 8000e1e:	bf00      	nop
 8000e20:	3718      	adds	r7, #24
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}

08000e26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e26:	b580      	push	{r7, lr}
 8000e28:	b082      	sub	sp, #8
 8000e2a:	af00      	add	r7, sp, #0
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e34:	4618      	mov	r0, r3
 8000e36:	f7ff ff31 	bl	8000c9c <__NVIC_EnableIRQ>
}
 8000e3a:	bf00      	nop
 8000e3c:	3708      	adds	r7, #8
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}

08000e42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e42:	b580      	push	{r7, lr}
 8000e44:	b082      	sub	sp, #8
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e4a:	6878      	ldr	r0, [r7, #4]
 8000e4c:	f7ff ffa2 	bl	8000d94 <SysTick_Config>
 8000e50:	4603      	mov	r3, r0
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	3708      	adds	r7, #8
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}

08000e5a <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000e5a:	b480      	push	{r7}
 8000e5c:	b083      	sub	sp, #12
 8000e5e:	af00      	add	r7, sp, #0
 8000e60:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000e68:	2b02      	cmp	r3, #2
 8000e6a:	d008      	beq.n	8000e7e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	2204      	movs	r2, #4
 8000e70:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	2200      	movs	r2, #0
 8000e76:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	e020      	b.n	8000ec0 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	681a      	ldr	r2, [r3, #0]
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	f022 020e 	bic.w	r2, r2, #14
 8000e8c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	681a      	ldr	r2, [r3, #0]
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f022 0201 	bic.w	r2, r2, #1
 8000e9c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ea6:	2101      	movs	r1, #1
 8000ea8:	fa01 f202 	lsl.w	r2, r1, r2
 8000eac:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	2200      	movs	r2, #0
 8000eba:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8000ebe:	2300      	movs	r3, #0
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	370c      	adds	r7, #12
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eca:	4770      	bx	lr

08000ecc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000ede:	2b02      	cmp	r3, #2
 8000ee0:	d005      	beq.n	8000eee <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	2204      	movs	r2, #4
 8000ee6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000ee8:	2301      	movs	r3, #1
 8000eea:	73fb      	strb	r3, [r7, #15]
 8000eec:	e027      	b.n	8000f3e <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	681a      	ldr	r2, [r3, #0]
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f022 020e 	bic.w	r2, r2, #14
 8000efc:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	681a      	ldr	r2, [r3, #0]
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f022 0201 	bic.w	r2, r2, #1
 8000f0c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f16:	2101      	movs	r1, #1
 8000f18:	fa01 f202 	lsl.w	r2, r1, r2
 8000f1c:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	2201      	movs	r2, #1
 8000f22:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	2200      	movs	r2, #0
 8000f2a:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d003      	beq.n	8000f3e <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f3a:	6878      	ldr	r0, [r7, #4]
 8000f3c:	4798      	blx	r3
    } 
  }
  return status;
 8000f3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	3710      	adds	r7, #16
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}

08000f48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b087      	sub	sp, #28
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f52:	2300      	movs	r3, #0
 8000f54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f56:	e14e      	b.n	80011f6 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	681a      	ldr	r2, [r3, #0]
 8000f5c:	2101      	movs	r1, #1
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	fa01 f303 	lsl.w	r3, r1, r3
 8000f64:	4013      	ands	r3, r2
 8000f66:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	f000 8140 	beq.w	80011f0 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	f003 0303 	and.w	r3, r3, #3
 8000f78:	2b01      	cmp	r3, #1
 8000f7a:	d005      	beq.n	8000f88 <HAL_GPIO_Init+0x40>
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	f003 0303 	and.w	r3, r3, #3
 8000f84:	2b02      	cmp	r3, #2
 8000f86:	d130      	bne.n	8000fea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	689b      	ldr	r3, [r3, #8]
 8000f8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000f8e:	697b      	ldr	r3, [r7, #20]
 8000f90:	005b      	lsls	r3, r3, #1
 8000f92:	2203      	movs	r2, #3
 8000f94:	fa02 f303 	lsl.w	r3, r2, r3
 8000f98:	43db      	mvns	r3, r3
 8000f9a:	693a      	ldr	r2, [r7, #16]
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	68da      	ldr	r2, [r3, #12]
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	005b      	lsls	r3, r3, #1
 8000fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fac:	693a      	ldr	r2, [r7, #16]
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	693a      	ldr	r2, [r7, #16]
 8000fb6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	697b      	ldr	r3, [r7, #20]
 8000fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc6:	43db      	mvns	r3, r3
 8000fc8:	693a      	ldr	r2, [r7, #16]
 8000fca:	4013      	ands	r3, r2
 8000fcc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	091b      	lsrs	r3, r3, #4
 8000fd4:	f003 0201 	and.w	r2, r3, #1
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	fa02 f303 	lsl.w	r3, r2, r3
 8000fde:	693a      	ldr	r2, [r7, #16]
 8000fe0:	4313      	orrs	r3, r2
 8000fe2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	693a      	ldr	r2, [r7, #16]
 8000fe8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	f003 0303 	and.w	r3, r3, #3
 8000ff2:	2b03      	cmp	r3, #3
 8000ff4:	d017      	beq.n	8001026 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	68db      	ldr	r3, [r3, #12]
 8000ffa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	005b      	lsls	r3, r3, #1
 8001000:	2203      	movs	r2, #3
 8001002:	fa02 f303 	lsl.w	r3, r2, r3
 8001006:	43db      	mvns	r3, r3
 8001008:	693a      	ldr	r2, [r7, #16]
 800100a:	4013      	ands	r3, r2
 800100c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	689a      	ldr	r2, [r3, #8]
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	005b      	lsls	r3, r3, #1
 8001016:	fa02 f303 	lsl.w	r3, r2, r3
 800101a:	693a      	ldr	r2, [r7, #16]
 800101c:	4313      	orrs	r3, r2
 800101e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	693a      	ldr	r2, [r7, #16]
 8001024:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	f003 0303 	and.w	r3, r3, #3
 800102e:	2b02      	cmp	r3, #2
 8001030:	d123      	bne.n	800107a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	08da      	lsrs	r2, r3, #3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	3208      	adds	r2, #8
 800103a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800103e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	f003 0307 	and.w	r3, r3, #7
 8001046:	009b      	lsls	r3, r3, #2
 8001048:	220f      	movs	r2, #15
 800104a:	fa02 f303 	lsl.w	r3, r2, r3
 800104e:	43db      	mvns	r3, r3
 8001050:	693a      	ldr	r2, [r7, #16]
 8001052:	4013      	ands	r3, r2
 8001054:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	691a      	ldr	r2, [r3, #16]
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	f003 0307 	and.w	r3, r3, #7
 8001060:	009b      	lsls	r3, r3, #2
 8001062:	fa02 f303 	lsl.w	r3, r2, r3
 8001066:	693a      	ldr	r2, [r7, #16]
 8001068:	4313      	orrs	r3, r2
 800106a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	08da      	lsrs	r2, r3, #3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	3208      	adds	r2, #8
 8001074:	6939      	ldr	r1, [r7, #16]
 8001076:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	005b      	lsls	r3, r3, #1
 8001084:	2203      	movs	r2, #3
 8001086:	fa02 f303 	lsl.w	r3, r2, r3
 800108a:	43db      	mvns	r3, r3
 800108c:	693a      	ldr	r2, [r7, #16]
 800108e:	4013      	ands	r3, r2
 8001090:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	f003 0203 	and.w	r2, r3, #3
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	005b      	lsls	r3, r3, #1
 800109e:	fa02 f303 	lsl.w	r3, r2, r3
 80010a2:	693a      	ldr	r2, [r7, #16]
 80010a4:	4313      	orrs	r3, r2
 80010a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	693a      	ldr	r2, [r7, #16]
 80010ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	f000 809a 	beq.w	80011f0 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010bc:	4b55      	ldr	r3, [pc, #340]	; (8001214 <HAL_GPIO_Init+0x2cc>)
 80010be:	699b      	ldr	r3, [r3, #24]
 80010c0:	4a54      	ldr	r2, [pc, #336]	; (8001214 <HAL_GPIO_Init+0x2cc>)
 80010c2:	f043 0301 	orr.w	r3, r3, #1
 80010c6:	6193      	str	r3, [r2, #24]
 80010c8:	4b52      	ldr	r3, [pc, #328]	; (8001214 <HAL_GPIO_Init+0x2cc>)
 80010ca:	699b      	ldr	r3, [r3, #24]
 80010cc:	f003 0301 	and.w	r3, r3, #1
 80010d0:	60bb      	str	r3, [r7, #8]
 80010d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80010d4:	4a50      	ldr	r2, [pc, #320]	; (8001218 <HAL_GPIO_Init+0x2d0>)
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	089b      	lsrs	r3, r3, #2
 80010da:	3302      	adds	r3, #2
 80010dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80010e2:	697b      	ldr	r3, [r7, #20]
 80010e4:	f003 0303 	and.w	r3, r3, #3
 80010e8:	009b      	lsls	r3, r3, #2
 80010ea:	220f      	movs	r2, #15
 80010ec:	fa02 f303 	lsl.w	r3, r2, r3
 80010f0:	43db      	mvns	r3, r3
 80010f2:	693a      	ldr	r2, [r7, #16]
 80010f4:	4013      	ands	r3, r2
 80010f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80010fe:	d013      	beq.n	8001128 <HAL_GPIO_Init+0x1e0>
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	4a46      	ldr	r2, [pc, #280]	; (800121c <HAL_GPIO_Init+0x2d4>)
 8001104:	4293      	cmp	r3, r2
 8001106:	d00d      	beq.n	8001124 <HAL_GPIO_Init+0x1dc>
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	4a45      	ldr	r2, [pc, #276]	; (8001220 <HAL_GPIO_Init+0x2d8>)
 800110c:	4293      	cmp	r3, r2
 800110e:	d007      	beq.n	8001120 <HAL_GPIO_Init+0x1d8>
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	4a44      	ldr	r2, [pc, #272]	; (8001224 <HAL_GPIO_Init+0x2dc>)
 8001114:	4293      	cmp	r3, r2
 8001116:	d101      	bne.n	800111c <HAL_GPIO_Init+0x1d4>
 8001118:	2303      	movs	r3, #3
 800111a:	e006      	b.n	800112a <HAL_GPIO_Init+0x1e2>
 800111c:	2305      	movs	r3, #5
 800111e:	e004      	b.n	800112a <HAL_GPIO_Init+0x1e2>
 8001120:	2302      	movs	r3, #2
 8001122:	e002      	b.n	800112a <HAL_GPIO_Init+0x1e2>
 8001124:	2301      	movs	r3, #1
 8001126:	e000      	b.n	800112a <HAL_GPIO_Init+0x1e2>
 8001128:	2300      	movs	r3, #0
 800112a:	697a      	ldr	r2, [r7, #20]
 800112c:	f002 0203 	and.w	r2, r2, #3
 8001130:	0092      	lsls	r2, r2, #2
 8001132:	4093      	lsls	r3, r2
 8001134:	693a      	ldr	r2, [r7, #16]
 8001136:	4313      	orrs	r3, r2
 8001138:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800113a:	4937      	ldr	r1, [pc, #220]	; (8001218 <HAL_GPIO_Init+0x2d0>)
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	089b      	lsrs	r3, r3, #2
 8001140:	3302      	adds	r3, #2
 8001142:	693a      	ldr	r2, [r7, #16]
 8001144:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001148:	4b37      	ldr	r3, [pc, #220]	; (8001228 <HAL_GPIO_Init+0x2e0>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	43db      	mvns	r3, r3
 8001152:	693a      	ldr	r2, [r7, #16]
 8001154:	4013      	ands	r3, r2
 8001156:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001160:	2b00      	cmp	r3, #0
 8001162:	d003      	beq.n	800116c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001164:	693a      	ldr	r2, [r7, #16]
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	4313      	orrs	r3, r2
 800116a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800116c:	4a2e      	ldr	r2, [pc, #184]	; (8001228 <HAL_GPIO_Init+0x2e0>)
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001172:	4b2d      	ldr	r3, [pc, #180]	; (8001228 <HAL_GPIO_Init+0x2e0>)
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	43db      	mvns	r3, r3
 800117c:	693a      	ldr	r2, [r7, #16]
 800117e:	4013      	ands	r3, r2
 8001180:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800118a:	2b00      	cmp	r3, #0
 800118c:	d003      	beq.n	8001196 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800118e:	693a      	ldr	r2, [r7, #16]
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	4313      	orrs	r3, r2
 8001194:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001196:	4a24      	ldr	r2, [pc, #144]	; (8001228 <HAL_GPIO_Init+0x2e0>)
 8001198:	693b      	ldr	r3, [r7, #16]
 800119a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800119c:	4b22      	ldr	r3, [pc, #136]	; (8001228 <HAL_GPIO_Init+0x2e0>)
 800119e:	689b      	ldr	r3, [r3, #8]
 80011a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	43db      	mvns	r3, r3
 80011a6:	693a      	ldr	r2, [r7, #16]
 80011a8:	4013      	ands	r3, r2
 80011aa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d003      	beq.n	80011c0 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80011b8:	693a      	ldr	r2, [r7, #16]
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	4313      	orrs	r3, r2
 80011be:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80011c0:	4a19      	ldr	r2, [pc, #100]	; (8001228 <HAL_GPIO_Init+0x2e0>)
 80011c2:	693b      	ldr	r3, [r7, #16]
 80011c4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011c6:	4b18      	ldr	r3, [pc, #96]	; (8001228 <HAL_GPIO_Init+0x2e0>)
 80011c8:	68db      	ldr	r3, [r3, #12]
 80011ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	43db      	mvns	r3, r3
 80011d0:	693a      	ldr	r2, [r7, #16]
 80011d2:	4013      	ands	r3, r2
 80011d4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d003      	beq.n	80011ea <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80011e2:	693a      	ldr	r2, [r7, #16]
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	4313      	orrs	r3, r2
 80011e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80011ea:	4a0f      	ldr	r2, [pc, #60]	; (8001228 <HAL_GPIO_Init+0x2e0>)
 80011ec:	693b      	ldr	r3, [r7, #16]
 80011ee:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	3301      	adds	r3, #1
 80011f4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001200:	2b00      	cmp	r3, #0
 8001202:	f47f aea9 	bne.w	8000f58 <HAL_GPIO_Init+0x10>
  }
}
 8001206:	bf00      	nop
 8001208:	bf00      	nop
 800120a:	371c      	adds	r7, #28
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr
 8001214:	40021000 	.word	0x40021000
 8001218:	40010000 	.word	0x40010000
 800121c:	48000400 	.word	0x48000400
 8001220:	48000800 	.word	0x48000800
 8001224:	48000c00 	.word	0x48000c00
 8001228:	40010400 	.word	0x40010400

0800122c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
 8001234:	460b      	mov	r3, r1
 8001236:	807b      	strh	r3, [r7, #2]
 8001238:	4613      	mov	r3, r2
 800123a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800123c:	787b      	ldrb	r3, [r7, #1]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d003      	beq.n	800124a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001242:	887a      	ldrh	r2, [r7, #2]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001248:	e002      	b.n	8001250 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800124a:	887a      	ldrh	r2, [r7, #2]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001250:	bf00      	nop
 8001252:	370c      	adds	r7, #12
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr

0800125c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800125c:	b480      	push	{r7}
 800125e:	b085      	sub	sp, #20
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	460b      	mov	r3, r1
 8001266:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	695b      	ldr	r3, [r3, #20]
 800126c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800126e:	887a      	ldrh	r2, [r7, #2]
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	4013      	ands	r3, r2
 8001274:	041a      	lsls	r2, r3, #16
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	43d9      	mvns	r1, r3
 800127a:	887b      	ldrh	r3, [r7, #2]
 800127c:	400b      	ands	r3, r1
 800127e:	431a      	orrs	r2, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	619a      	str	r2, [r3, #24]
}
 8001284:	bf00      	nop
 8001286:	3714      	adds	r7, #20
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr

08001290 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8001296:	af00      	add	r7, sp, #0
 8001298:	1d3b      	adds	r3, r7, #4
 800129a:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800129c:	1d3b      	adds	r3, r7, #4
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d102      	bne.n	80012aa <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80012a4:	2301      	movs	r3, #1
 80012a6:	f000 bef4 	b.w	8002092 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012aa:	1d3b      	adds	r3, r7, #4
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f003 0301 	and.w	r3, r3, #1
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	f000 816a 	beq.w	800158e <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80012ba:	4bb3      	ldr	r3, [pc, #716]	; (8001588 <HAL_RCC_OscConfig+0x2f8>)
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	f003 030c 	and.w	r3, r3, #12
 80012c2:	2b04      	cmp	r3, #4
 80012c4:	d00c      	beq.n	80012e0 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80012c6:	4bb0      	ldr	r3, [pc, #704]	; (8001588 <HAL_RCC_OscConfig+0x2f8>)
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	f003 030c 	and.w	r3, r3, #12
 80012ce:	2b08      	cmp	r3, #8
 80012d0:	d159      	bne.n	8001386 <HAL_RCC_OscConfig+0xf6>
 80012d2:	4bad      	ldr	r3, [pc, #692]	; (8001588 <HAL_RCC_OscConfig+0x2f8>)
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012de:	d152      	bne.n	8001386 <HAL_RCC_OscConfig+0xf6>
 80012e0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80012e4:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012e8:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80012ec:	fa93 f3a3 	rbit	r3, r3
 80012f0:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80012f4:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012f8:	fab3 f383 	clz	r3, r3
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	095b      	lsrs	r3, r3, #5
 8001300:	b2db      	uxtb	r3, r3
 8001302:	f043 0301 	orr.w	r3, r3, #1
 8001306:	b2db      	uxtb	r3, r3
 8001308:	2b01      	cmp	r3, #1
 800130a:	d102      	bne.n	8001312 <HAL_RCC_OscConfig+0x82>
 800130c:	4b9e      	ldr	r3, [pc, #632]	; (8001588 <HAL_RCC_OscConfig+0x2f8>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	e015      	b.n	800133e <HAL_RCC_OscConfig+0xae>
 8001312:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001316:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800131a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800131e:	fa93 f3a3 	rbit	r3, r3
 8001322:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001326:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800132a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800132e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001332:	fa93 f3a3 	rbit	r3, r3
 8001336:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800133a:	4b93      	ldr	r3, [pc, #588]	; (8001588 <HAL_RCC_OscConfig+0x2f8>)
 800133c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800133e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001342:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8001346:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800134a:	fa92 f2a2 	rbit	r2, r2
 800134e:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8001352:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8001356:	fab2 f282 	clz	r2, r2
 800135a:	b2d2      	uxtb	r2, r2
 800135c:	f042 0220 	orr.w	r2, r2, #32
 8001360:	b2d2      	uxtb	r2, r2
 8001362:	f002 021f 	and.w	r2, r2, #31
 8001366:	2101      	movs	r1, #1
 8001368:	fa01 f202 	lsl.w	r2, r1, r2
 800136c:	4013      	ands	r3, r2
 800136e:	2b00      	cmp	r3, #0
 8001370:	f000 810c 	beq.w	800158c <HAL_RCC_OscConfig+0x2fc>
 8001374:	1d3b      	adds	r3, r7, #4
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	2b00      	cmp	r3, #0
 800137c:	f040 8106 	bne.w	800158c <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8001380:	2301      	movs	r3, #1
 8001382:	f000 be86 	b.w	8002092 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001386:	1d3b      	adds	r3, r7, #4
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001390:	d106      	bne.n	80013a0 <HAL_RCC_OscConfig+0x110>
 8001392:	4b7d      	ldr	r3, [pc, #500]	; (8001588 <HAL_RCC_OscConfig+0x2f8>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a7c      	ldr	r2, [pc, #496]	; (8001588 <HAL_RCC_OscConfig+0x2f8>)
 8001398:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800139c:	6013      	str	r3, [r2, #0]
 800139e:	e030      	b.n	8001402 <HAL_RCC_OscConfig+0x172>
 80013a0:	1d3b      	adds	r3, r7, #4
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d10c      	bne.n	80013c4 <HAL_RCC_OscConfig+0x134>
 80013aa:	4b77      	ldr	r3, [pc, #476]	; (8001588 <HAL_RCC_OscConfig+0x2f8>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4a76      	ldr	r2, [pc, #472]	; (8001588 <HAL_RCC_OscConfig+0x2f8>)
 80013b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013b4:	6013      	str	r3, [r2, #0]
 80013b6:	4b74      	ldr	r3, [pc, #464]	; (8001588 <HAL_RCC_OscConfig+0x2f8>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4a73      	ldr	r2, [pc, #460]	; (8001588 <HAL_RCC_OscConfig+0x2f8>)
 80013bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013c0:	6013      	str	r3, [r2, #0]
 80013c2:	e01e      	b.n	8001402 <HAL_RCC_OscConfig+0x172>
 80013c4:	1d3b      	adds	r3, r7, #4
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013ce:	d10c      	bne.n	80013ea <HAL_RCC_OscConfig+0x15a>
 80013d0:	4b6d      	ldr	r3, [pc, #436]	; (8001588 <HAL_RCC_OscConfig+0x2f8>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a6c      	ldr	r2, [pc, #432]	; (8001588 <HAL_RCC_OscConfig+0x2f8>)
 80013d6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013da:	6013      	str	r3, [r2, #0]
 80013dc:	4b6a      	ldr	r3, [pc, #424]	; (8001588 <HAL_RCC_OscConfig+0x2f8>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a69      	ldr	r2, [pc, #420]	; (8001588 <HAL_RCC_OscConfig+0x2f8>)
 80013e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013e6:	6013      	str	r3, [r2, #0]
 80013e8:	e00b      	b.n	8001402 <HAL_RCC_OscConfig+0x172>
 80013ea:	4b67      	ldr	r3, [pc, #412]	; (8001588 <HAL_RCC_OscConfig+0x2f8>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4a66      	ldr	r2, [pc, #408]	; (8001588 <HAL_RCC_OscConfig+0x2f8>)
 80013f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013f4:	6013      	str	r3, [r2, #0]
 80013f6:	4b64      	ldr	r3, [pc, #400]	; (8001588 <HAL_RCC_OscConfig+0x2f8>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4a63      	ldr	r2, [pc, #396]	; (8001588 <HAL_RCC_OscConfig+0x2f8>)
 80013fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001400:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001402:	4b61      	ldr	r3, [pc, #388]	; (8001588 <HAL_RCC_OscConfig+0x2f8>)
 8001404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001406:	f023 020f 	bic.w	r2, r3, #15
 800140a:	1d3b      	adds	r3, r7, #4
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	495d      	ldr	r1, [pc, #372]	; (8001588 <HAL_RCC_OscConfig+0x2f8>)
 8001412:	4313      	orrs	r3, r2
 8001414:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001416:	1d3b      	adds	r3, r7, #4
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d059      	beq.n	80014d4 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001420:	f7ff fbda 	bl	8000bd8 <HAL_GetTick>
 8001424:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001428:	e00a      	b.n	8001440 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800142a:	f7ff fbd5 	bl	8000bd8 <HAL_GetTick>
 800142e:	4602      	mov	r2, r0
 8001430:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001434:	1ad3      	subs	r3, r2, r3
 8001436:	2b64      	cmp	r3, #100	; 0x64
 8001438:	d902      	bls.n	8001440 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800143a:	2303      	movs	r3, #3
 800143c:	f000 be29 	b.w	8002092 <HAL_RCC_OscConfig+0xe02>
 8001440:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001444:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001448:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800144c:	fa93 f3a3 	rbit	r3, r3
 8001450:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8001454:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001458:	fab3 f383 	clz	r3, r3
 800145c:	b2db      	uxtb	r3, r3
 800145e:	095b      	lsrs	r3, r3, #5
 8001460:	b2db      	uxtb	r3, r3
 8001462:	f043 0301 	orr.w	r3, r3, #1
 8001466:	b2db      	uxtb	r3, r3
 8001468:	2b01      	cmp	r3, #1
 800146a:	d102      	bne.n	8001472 <HAL_RCC_OscConfig+0x1e2>
 800146c:	4b46      	ldr	r3, [pc, #280]	; (8001588 <HAL_RCC_OscConfig+0x2f8>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	e015      	b.n	800149e <HAL_RCC_OscConfig+0x20e>
 8001472:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001476:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800147a:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 800147e:	fa93 f3a3 	rbit	r3, r3
 8001482:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001486:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800148a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800148e:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8001492:	fa93 f3a3 	rbit	r3, r3
 8001496:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800149a:	4b3b      	ldr	r3, [pc, #236]	; (8001588 <HAL_RCC_OscConfig+0x2f8>)
 800149c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800149e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80014a2:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80014a6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80014aa:	fa92 f2a2 	rbit	r2, r2
 80014ae:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80014b2:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80014b6:	fab2 f282 	clz	r2, r2
 80014ba:	b2d2      	uxtb	r2, r2
 80014bc:	f042 0220 	orr.w	r2, r2, #32
 80014c0:	b2d2      	uxtb	r2, r2
 80014c2:	f002 021f 	and.w	r2, r2, #31
 80014c6:	2101      	movs	r1, #1
 80014c8:	fa01 f202 	lsl.w	r2, r1, r2
 80014cc:	4013      	ands	r3, r2
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d0ab      	beq.n	800142a <HAL_RCC_OscConfig+0x19a>
 80014d2:	e05c      	b.n	800158e <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014d4:	f7ff fb80 	bl	8000bd8 <HAL_GetTick>
 80014d8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014dc:	e00a      	b.n	80014f4 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014de:	f7ff fb7b 	bl	8000bd8 <HAL_GetTick>
 80014e2:	4602      	mov	r2, r0
 80014e4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	2b64      	cmp	r3, #100	; 0x64
 80014ec:	d902      	bls.n	80014f4 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 80014ee:	2303      	movs	r3, #3
 80014f0:	f000 bdcf 	b.w	8002092 <HAL_RCC_OscConfig+0xe02>
 80014f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014f8:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014fc:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001500:	fa93 f3a3 	rbit	r3, r3
 8001504:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8001508:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800150c:	fab3 f383 	clz	r3, r3
 8001510:	b2db      	uxtb	r3, r3
 8001512:	095b      	lsrs	r3, r3, #5
 8001514:	b2db      	uxtb	r3, r3
 8001516:	f043 0301 	orr.w	r3, r3, #1
 800151a:	b2db      	uxtb	r3, r3
 800151c:	2b01      	cmp	r3, #1
 800151e:	d102      	bne.n	8001526 <HAL_RCC_OscConfig+0x296>
 8001520:	4b19      	ldr	r3, [pc, #100]	; (8001588 <HAL_RCC_OscConfig+0x2f8>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	e015      	b.n	8001552 <HAL_RCC_OscConfig+0x2c2>
 8001526:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800152a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800152e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001532:	fa93 f3a3 	rbit	r3, r3
 8001536:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800153a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800153e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001542:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8001546:	fa93 f3a3 	rbit	r3, r3
 800154a:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800154e:	4b0e      	ldr	r3, [pc, #56]	; (8001588 <HAL_RCC_OscConfig+0x2f8>)
 8001550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001552:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001556:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800155a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800155e:	fa92 f2a2 	rbit	r2, r2
 8001562:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8001566:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 800156a:	fab2 f282 	clz	r2, r2
 800156e:	b2d2      	uxtb	r2, r2
 8001570:	f042 0220 	orr.w	r2, r2, #32
 8001574:	b2d2      	uxtb	r2, r2
 8001576:	f002 021f 	and.w	r2, r2, #31
 800157a:	2101      	movs	r1, #1
 800157c:	fa01 f202 	lsl.w	r2, r1, r2
 8001580:	4013      	ands	r3, r2
 8001582:	2b00      	cmp	r3, #0
 8001584:	d1ab      	bne.n	80014de <HAL_RCC_OscConfig+0x24e>
 8001586:	e002      	b.n	800158e <HAL_RCC_OscConfig+0x2fe>
 8001588:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800158c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800158e:	1d3b      	adds	r3, r7, #4
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f003 0302 	and.w	r3, r3, #2
 8001598:	2b00      	cmp	r3, #0
 800159a:	f000 816f 	beq.w	800187c <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800159e:	4bd0      	ldr	r3, [pc, #832]	; (80018e0 <HAL_RCC_OscConfig+0x650>)
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	f003 030c 	and.w	r3, r3, #12
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d00b      	beq.n	80015c2 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80015aa:	4bcd      	ldr	r3, [pc, #820]	; (80018e0 <HAL_RCC_OscConfig+0x650>)
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	f003 030c 	and.w	r3, r3, #12
 80015b2:	2b08      	cmp	r3, #8
 80015b4:	d16c      	bne.n	8001690 <HAL_RCC_OscConfig+0x400>
 80015b6:	4bca      	ldr	r3, [pc, #808]	; (80018e0 <HAL_RCC_OscConfig+0x650>)
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d166      	bne.n	8001690 <HAL_RCC_OscConfig+0x400>
 80015c2:	2302      	movs	r3, #2
 80015c4:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015c8:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80015cc:	fa93 f3a3 	rbit	r3, r3
 80015d0:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80015d4:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015d8:	fab3 f383 	clz	r3, r3
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	095b      	lsrs	r3, r3, #5
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	f043 0301 	orr.w	r3, r3, #1
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	2b01      	cmp	r3, #1
 80015ea:	d102      	bne.n	80015f2 <HAL_RCC_OscConfig+0x362>
 80015ec:	4bbc      	ldr	r3, [pc, #752]	; (80018e0 <HAL_RCC_OscConfig+0x650>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	e013      	b.n	800161a <HAL_RCC_OscConfig+0x38a>
 80015f2:	2302      	movs	r3, #2
 80015f4:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015f8:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80015fc:	fa93 f3a3 	rbit	r3, r3
 8001600:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001604:	2302      	movs	r3, #2
 8001606:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800160a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800160e:	fa93 f3a3 	rbit	r3, r3
 8001612:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8001616:	4bb2      	ldr	r3, [pc, #712]	; (80018e0 <HAL_RCC_OscConfig+0x650>)
 8001618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800161a:	2202      	movs	r2, #2
 800161c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8001620:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001624:	fa92 f2a2 	rbit	r2, r2
 8001628:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800162c:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001630:	fab2 f282 	clz	r2, r2
 8001634:	b2d2      	uxtb	r2, r2
 8001636:	f042 0220 	orr.w	r2, r2, #32
 800163a:	b2d2      	uxtb	r2, r2
 800163c:	f002 021f 	and.w	r2, r2, #31
 8001640:	2101      	movs	r1, #1
 8001642:	fa01 f202 	lsl.w	r2, r1, r2
 8001646:	4013      	ands	r3, r2
 8001648:	2b00      	cmp	r3, #0
 800164a:	d007      	beq.n	800165c <HAL_RCC_OscConfig+0x3cc>
 800164c:	1d3b      	adds	r3, r7, #4
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	691b      	ldr	r3, [r3, #16]
 8001652:	2b01      	cmp	r3, #1
 8001654:	d002      	beq.n	800165c <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8001656:	2301      	movs	r3, #1
 8001658:	f000 bd1b 	b.w	8002092 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800165c:	4ba0      	ldr	r3, [pc, #640]	; (80018e0 <HAL_RCC_OscConfig+0x650>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001664:	1d3b      	adds	r3, r7, #4
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	695b      	ldr	r3, [r3, #20]
 800166a:	21f8      	movs	r1, #248	; 0xf8
 800166c:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001670:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001674:	fa91 f1a1 	rbit	r1, r1
 8001678:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800167c:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8001680:	fab1 f181 	clz	r1, r1
 8001684:	b2c9      	uxtb	r1, r1
 8001686:	408b      	lsls	r3, r1
 8001688:	4995      	ldr	r1, [pc, #596]	; (80018e0 <HAL_RCC_OscConfig+0x650>)
 800168a:	4313      	orrs	r3, r2
 800168c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800168e:	e0f5      	b.n	800187c <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001690:	1d3b      	adds	r3, r7, #4
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	691b      	ldr	r3, [r3, #16]
 8001696:	2b00      	cmp	r3, #0
 8001698:	f000 8085 	beq.w	80017a6 <HAL_RCC_OscConfig+0x516>
 800169c:	2301      	movs	r3, #1
 800169e:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016a2:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80016a6:	fa93 f3a3 	rbit	r3, r3
 80016aa:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80016ae:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016b2:	fab3 f383 	clz	r3, r3
 80016b6:	b2db      	uxtb	r3, r3
 80016b8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80016bc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	461a      	mov	r2, r3
 80016c4:	2301      	movs	r3, #1
 80016c6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c8:	f7ff fa86 	bl	8000bd8 <HAL_GetTick>
 80016cc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016d0:	e00a      	b.n	80016e8 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016d2:	f7ff fa81 	bl	8000bd8 <HAL_GetTick>
 80016d6:	4602      	mov	r2, r0
 80016d8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	2b02      	cmp	r3, #2
 80016e0:	d902      	bls.n	80016e8 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 80016e2:	2303      	movs	r3, #3
 80016e4:	f000 bcd5 	b.w	8002092 <HAL_RCC_OscConfig+0xe02>
 80016e8:	2302      	movs	r3, #2
 80016ea:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ee:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80016f2:	fa93 f3a3 	rbit	r3, r3
 80016f6:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80016fa:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016fe:	fab3 f383 	clz	r3, r3
 8001702:	b2db      	uxtb	r3, r3
 8001704:	095b      	lsrs	r3, r3, #5
 8001706:	b2db      	uxtb	r3, r3
 8001708:	f043 0301 	orr.w	r3, r3, #1
 800170c:	b2db      	uxtb	r3, r3
 800170e:	2b01      	cmp	r3, #1
 8001710:	d102      	bne.n	8001718 <HAL_RCC_OscConfig+0x488>
 8001712:	4b73      	ldr	r3, [pc, #460]	; (80018e0 <HAL_RCC_OscConfig+0x650>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	e013      	b.n	8001740 <HAL_RCC_OscConfig+0x4b0>
 8001718:	2302      	movs	r3, #2
 800171a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800171e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001722:	fa93 f3a3 	rbit	r3, r3
 8001726:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800172a:	2302      	movs	r3, #2
 800172c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001730:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001734:	fa93 f3a3 	rbit	r3, r3
 8001738:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800173c:	4b68      	ldr	r3, [pc, #416]	; (80018e0 <HAL_RCC_OscConfig+0x650>)
 800173e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001740:	2202      	movs	r2, #2
 8001742:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8001746:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800174a:	fa92 f2a2 	rbit	r2, r2
 800174e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8001752:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8001756:	fab2 f282 	clz	r2, r2
 800175a:	b2d2      	uxtb	r2, r2
 800175c:	f042 0220 	orr.w	r2, r2, #32
 8001760:	b2d2      	uxtb	r2, r2
 8001762:	f002 021f 	and.w	r2, r2, #31
 8001766:	2101      	movs	r1, #1
 8001768:	fa01 f202 	lsl.w	r2, r1, r2
 800176c:	4013      	ands	r3, r2
 800176e:	2b00      	cmp	r3, #0
 8001770:	d0af      	beq.n	80016d2 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001772:	4b5b      	ldr	r3, [pc, #364]	; (80018e0 <HAL_RCC_OscConfig+0x650>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800177a:	1d3b      	adds	r3, r7, #4
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	695b      	ldr	r3, [r3, #20]
 8001780:	21f8      	movs	r1, #248	; 0xf8
 8001782:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001786:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800178a:	fa91 f1a1 	rbit	r1, r1
 800178e:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8001792:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001796:	fab1 f181 	clz	r1, r1
 800179a:	b2c9      	uxtb	r1, r1
 800179c:	408b      	lsls	r3, r1
 800179e:	4950      	ldr	r1, [pc, #320]	; (80018e0 <HAL_RCC_OscConfig+0x650>)
 80017a0:	4313      	orrs	r3, r2
 80017a2:	600b      	str	r3, [r1, #0]
 80017a4:	e06a      	b.n	800187c <HAL_RCC_OscConfig+0x5ec>
 80017a6:	2301      	movs	r3, #1
 80017a8:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ac:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80017b0:	fa93 f3a3 	rbit	r3, r3
 80017b4:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80017b8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017bc:	fab3 f383 	clz	r3, r3
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80017c6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	461a      	mov	r2, r3
 80017ce:	2300      	movs	r3, #0
 80017d0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017d2:	f7ff fa01 	bl	8000bd8 <HAL_GetTick>
 80017d6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017da:	e00a      	b.n	80017f2 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017dc:	f7ff f9fc 	bl	8000bd8 <HAL_GetTick>
 80017e0:	4602      	mov	r2, r0
 80017e2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80017e6:	1ad3      	subs	r3, r2, r3
 80017e8:	2b02      	cmp	r3, #2
 80017ea:	d902      	bls.n	80017f2 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80017ec:	2303      	movs	r3, #3
 80017ee:	f000 bc50 	b.w	8002092 <HAL_RCC_OscConfig+0xe02>
 80017f2:	2302      	movs	r3, #2
 80017f4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80017fc:	fa93 f3a3 	rbit	r3, r3
 8001800:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8001804:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001808:	fab3 f383 	clz	r3, r3
 800180c:	b2db      	uxtb	r3, r3
 800180e:	095b      	lsrs	r3, r3, #5
 8001810:	b2db      	uxtb	r3, r3
 8001812:	f043 0301 	orr.w	r3, r3, #1
 8001816:	b2db      	uxtb	r3, r3
 8001818:	2b01      	cmp	r3, #1
 800181a:	d102      	bne.n	8001822 <HAL_RCC_OscConfig+0x592>
 800181c:	4b30      	ldr	r3, [pc, #192]	; (80018e0 <HAL_RCC_OscConfig+0x650>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	e013      	b.n	800184a <HAL_RCC_OscConfig+0x5ba>
 8001822:	2302      	movs	r3, #2
 8001824:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001828:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800182c:	fa93 f3a3 	rbit	r3, r3
 8001830:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001834:	2302      	movs	r3, #2
 8001836:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800183a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800183e:	fa93 f3a3 	rbit	r3, r3
 8001842:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001846:	4b26      	ldr	r3, [pc, #152]	; (80018e0 <HAL_RCC_OscConfig+0x650>)
 8001848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800184a:	2202      	movs	r2, #2
 800184c:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001850:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001854:	fa92 f2a2 	rbit	r2, r2
 8001858:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800185c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001860:	fab2 f282 	clz	r2, r2
 8001864:	b2d2      	uxtb	r2, r2
 8001866:	f042 0220 	orr.w	r2, r2, #32
 800186a:	b2d2      	uxtb	r2, r2
 800186c:	f002 021f 	and.w	r2, r2, #31
 8001870:	2101      	movs	r1, #1
 8001872:	fa01 f202 	lsl.w	r2, r1, r2
 8001876:	4013      	ands	r3, r2
 8001878:	2b00      	cmp	r3, #0
 800187a:	d1af      	bne.n	80017dc <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800187c:	1d3b      	adds	r3, r7, #4
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 0308 	and.w	r3, r3, #8
 8001886:	2b00      	cmp	r3, #0
 8001888:	f000 80da 	beq.w	8001a40 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800188c:	1d3b      	adds	r3, r7, #4
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	699b      	ldr	r3, [r3, #24]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d069      	beq.n	800196a <HAL_RCC_OscConfig+0x6da>
 8001896:	2301      	movs	r3, #1
 8001898:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800189c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80018a0:	fa93 f3a3 	rbit	r3, r3
 80018a4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80018a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018ac:	fab3 f383 	clz	r3, r3
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	461a      	mov	r2, r3
 80018b4:	4b0b      	ldr	r3, [pc, #44]	; (80018e4 <HAL_RCC_OscConfig+0x654>)
 80018b6:	4413      	add	r3, r2
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	461a      	mov	r2, r3
 80018bc:	2301      	movs	r3, #1
 80018be:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018c0:	f7ff f98a 	bl	8000bd8 <HAL_GetTick>
 80018c4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018c8:	e00e      	b.n	80018e8 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018ca:	f7ff f985 	bl	8000bd8 <HAL_GetTick>
 80018ce:	4602      	mov	r2, r0
 80018d0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80018d4:	1ad3      	subs	r3, r2, r3
 80018d6:	2b02      	cmp	r3, #2
 80018d8:	d906      	bls.n	80018e8 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 80018da:	2303      	movs	r3, #3
 80018dc:	e3d9      	b.n	8002092 <HAL_RCC_OscConfig+0xe02>
 80018de:	bf00      	nop
 80018e0:	40021000 	.word	0x40021000
 80018e4:	10908120 	.word	0x10908120
 80018e8:	2302      	movs	r3, #2
 80018ea:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ee:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80018f2:	fa93 f3a3 	rbit	r3, r3
 80018f6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80018fa:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80018fe:	2202      	movs	r2, #2
 8001900:	601a      	str	r2, [r3, #0]
 8001902:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	fa93 f2a3 	rbit	r2, r3
 800190c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001910:	601a      	str	r2, [r3, #0]
 8001912:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001916:	2202      	movs	r2, #2
 8001918:	601a      	str	r2, [r3, #0]
 800191a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	fa93 f2a3 	rbit	r2, r3
 8001924:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001928:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800192a:	4ba5      	ldr	r3, [pc, #660]	; (8001bc0 <HAL_RCC_OscConfig+0x930>)
 800192c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800192e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001932:	2102      	movs	r1, #2
 8001934:	6019      	str	r1, [r3, #0]
 8001936:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	fa93 f1a3 	rbit	r1, r3
 8001940:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001944:	6019      	str	r1, [r3, #0]
  return result;
 8001946:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	fab3 f383 	clz	r3, r3
 8001950:	b2db      	uxtb	r3, r3
 8001952:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001956:	b2db      	uxtb	r3, r3
 8001958:	f003 031f 	and.w	r3, r3, #31
 800195c:	2101      	movs	r1, #1
 800195e:	fa01 f303 	lsl.w	r3, r1, r3
 8001962:	4013      	ands	r3, r2
 8001964:	2b00      	cmp	r3, #0
 8001966:	d0b0      	beq.n	80018ca <HAL_RCC_OscConfig+0x63a>
 8001968:	e06a      	b.n	8001a40 <HAL_RCC_OscConfig+0x7b0>
 800196a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800196e:	2201      	movs	r2, #1
 8001970:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001972:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	fa93 f2a3 	rbit	r2, r3
 800197c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001980:	601a      	str	r2, [r3, #0]
  return result;
 8001982:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001986:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001988:	fab3 f383 	clz	r3, r3
 800198c:	b2db      	uxtb	r3, r3
 800198e:	461a      	mov	r2, r3
 8001990:	4b8c      	ldr	r3, [pc, #560]	; (8001bc4 <HAL_RCC_OscConfig+0x934>)
 8001992:	4413      	add	r3, r2
 8001994:	009b      	lsls	r3, r3, #2
 8001996:	461a      	mov	r2, r3
 8001998:	2300      	movs	r3, #0
 800199a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800199c:	f7ff f91c 	bl	8000bd8 <HAL_GetTick>
 80019a0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019a4:	e009      	b.n	80019ba <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019a6:	f7ff f917 	bl	8000bd8 <HAL_GetTick>
 80019aa:	4602      	mov	r2, r0
 80019ac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	2b02      	cmp	r3, #2
 80019b4:	d901      	bls.n	80019ba <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 80019b6:	2303      	movs	r3, #3
 80019b8:	e36b      	b.n	8002092 <HAL_RCC_OscConfig+0xe02>
 80019ba:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80019be:	2202      	movs	r2, #2
 80019c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019c2:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	fa93 f2a3 	rbit	r2, r3
 80019cc:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80019d0:	601a      	str	r2, [r3, #0]
 80019d2:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80019d6:	2202      	movs	r2, #2
 80019d8:	601a      	str	r2, [r3, #0]
 80019da:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	fa93 f2a3 	rbit	r2, r3
 80019e4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80019e8:	601a      	str	r2, [r3, #0]
 80019ea:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80019ee:	2202      	movs	r2, #2
 80019f0:	601a      	str	r2, [r3, #0]
 80019f2:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	fa93 f2a3 	rbit	r2, r3
 80019fc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001a00:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a02:	4b6f      	ldr	r3, [pc, #444]	; (8001bc0 <HAL_RCC_OscConfig+0x930>)
 8001a04:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a06:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001a0a:	2102      	movs	r1, #2
 8001a0c:	6019      	str	r1, [r3, #0]
 8001a0e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	fa93 f1a3 	rbit	r1, r3
 8001a18:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001a1c:	6019      	str	r1, [r3, #0]
  return result;
 8001a1e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	fab3 f383 	clz	r3, r3
 8001a28:	b2db      	uxtb	r3, r3
 8001a2a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001a2e:	b2db      	uxtb	r3, r3
 8001a30:	f003 031f 	and.w	r3, r3, #31
 8001a34:	2101      	movs	r1, #1
 8001a36:	fa01 f303 	lsl.w	r3, r1, r3
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d1b2      	bne.n	80019a6 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a40:	1d3b      	adds	r3, r7, #4
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 0304 	and.w	r3, r3, #4
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	f000 8158 	beq.w	8001d00 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a50:	2300      	movs	r3, #0
 8001a52:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a56:	4b5a      	ldr	r3, [pc, #360]	; (8001bc0 <HAL_RCC_OscConfig+0x930>)
 8001a58:	69db      	ldr	r3, [r3, #28]
 8001a5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d112      	bne.n	8001a88 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a62:	4b57      	ldr	r3, [pc, #348]	; (8001bc0 <HAL_RCC_OscConfig+0x930>)
 8001a64:	69db      	ldr	r3, [r3, #28]
 8001a66:	4a56      	ldr	r2, [pc, #344]	; (8001bc0 <HAL_RCC_OscConfig+0x930>)
 8001a68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a6c:	61d3      	str	r3, [r2, #28]
 8001a6e:	4b54      	ldr	r3, [pc, #336]	; (8001bc0 <HAL_RCC_OscConfig+0x930>)
 8001a70:	69db      	ldr	r3, [r3, #28]
 8001a72:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001a76:	f107 0308 	add.w	r3, r7, #8
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	f107 0308 	add.w	r3, r7, #8
 8001a80:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001a82:	2301      	movs	r3, #1
 8001a84:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a88:	4b4f      	ldr	r3, [pc, #316]	; (8001bc8 <HAL_RCC_OscConfig+0x938>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d11a      	bne.n	8001aca <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a94:	4b4c      	ldr	r3, [pc, #304]	; (8001bc8 <HAL_RCC_OscConfig+0x938>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a4b      	ldr	r2, [pc, #300]	; (8001bc8 <HAL_RCC_OscConfig+0x938>)
 8001a9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a9e:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001aa0:	f7ff f89a 	bl	8000bd8 <HAL_GetTick>
 8001aa4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aa8:	e009      	b.n	8001abe <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001aaa:	f7ff f895 	bl	8000bd8 <HAL_GetTick>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	2b64      	cmp	r3, #100	; 0x64
 8001ab8:	d901      	bls.n	8001abe <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8001aba:	2303      	movs	r3, #3
 8001abc:	e2e9      	b.n	8002092 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001abe:	4b42      	ldr	r3, [pc, #264]	; (8001bc8 <HAL_RCC_OscConfig+0x938>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d0ef      	beq.n	8001aaa <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001aca:	1d3b      	adds	r3, r7, #4
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d106      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x852>
 8001ad4:	4b3a      	ldr	r3, [pc, #232]	; (8001bc0 <HAL_RCC_OscConfig+0x930>)
 8001ad6:	6a1b      	ldr	r3, [r3, #32]
 8001ad8:	4a39      	ldr	r2, [pc, #228]	; (8001bc0 <HAL_RCC_OscConfig+0x930>)
 8001ada:	f043 0301 	orr.w	r3, r3, #1
 8001ade:	6213      	str	r3, [r2, #32]
 8001ae0:	e02f      	b.n	8001b42 <HAL_RCC_OscConfig+0x8b2>
 8001ae2:	1d3b      	adds	r3, r7, #4
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	68db      	ldr	r3, [r3, #12]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d10c      	bne.n	8001b06 <HAL_RCC_OscConfig+0x876>
 8001aec:	4b34      	ldr	r3, [pc, #208]	; (8001bc0 <HAL_RCC_OscConfig+0x930>)
 8001aee:	6a1b      	ldr	r3, [r3, #32]
 8001af0:	4a33      	ldr	r2, [pc, #204]	; (8001bc0 <HAL_RCC_OscConfig+0x930>)
 8001af2:	f023 0301 	bic.w	r3, r3, #1
 8001af6:	6213      	str	r3, [r2, #32]
 8001af8:	4b31      	ldr	r3, [pc, #196]	; (8001bc0 <HAL_RCC_OscConfig+0x930>)
 8001afa:	6a1b      	ldr	r3, [r3, #32]
 8001afc:	4a30      	ldr	r2, [pc, #192]	; (8001bc0 <HAL_RCC_OscConfig+0x930>)
 8001afe:	f023 0304 	bic.w	r3, r3, #4
 8001b02:	6213      	str	r3, [r2, #32]
 8001b04:	e01d      	b.n	8001b42 <HAL_RCC_OscConfig+0x8b2>
 8001b06:	1d3b      	adds	r3, r7, #4
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	68db      	ldr	r3, [r3, #12]
 8001b0c:	2b05      	cmp	r3, #5
 8001b0e:	d10c      	bne.n	8001b2a <HAL_RCC_OscConfig+0x89a>
 8001b10:	4b2b      	ldr	r3, [pc, #172]	; (8001bc0 <HAL_RCC_OscConfig+0x930>)
 8001b12:	6a1b      	ldr	r3, [r3, #32]
 8001b14:	4a2a      	ldr	r2, [pc, #168]	; (8001bc0 <HAL_RCC_OscConfig+0x930>)
 8001b16:	f043 0304 	orr.w	r3, r3, #4
 8001b1a:	6213      	str	r3, [r2, #32]
 8001b1c:	4b28      	ldr	r3, [pc, #160]	; (8001bc0 <HAL_RCC_OscConfig+0x930>)
 8001b1e:	6a1b      	ldr	r3, [r3, #32]
 8001b20:	4a27      	ldr	r2, [pc, #156]	; (8001bc0 <HAL_RCC_OscConfig+0x930>)
 8001b22:	f043 0301 	orr.w	r3, r3, #1
 8001b26:	6213      	str	r3, [r2, #32]
 8001b28:	e00b      	b.n	8001b42 <HAL_RCC_OscConfig+0x8b2>
 8001b2a:	4b25      	ldr	r3, [pc, #148]	; (8001bc0 <HAL_RCC_OscConfig+0x930>)
 8001b2c:	6a1b      	ldr	r3, [r3, #32]
 8001b2e:	4a24      	ldr	r2, [pc, #144]	; (8001bc0 <HAL_RCC_OscConfig+0x930>)
 8001b30:	f023 0301 	bic.w	r3, r3, #1
 8001b34:	6213      	str	r3, [r2, #32]
 8001b36:	4b22      	ldr	r3, [pc, #136]	; (8001bc0 <HAL_RCC_OscConfig+0x930>)
 8001b38:	6a1b      	ldr	r3, [r3, #32]
 8001b3a:	4a21      	ldr	r2, [pc, #132]	; (8001bc0 <HAL_RCC_OscConfig+0x930>)
 8001b3c:	f023 0304 	bic.w	r3, r3, #4
 8001b40:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b42:	1d3b      	adds	r3, r7, #4
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	68db      	ldr	r3, [r3, #12]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d06b      	beq.n	8001c24 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b4c:	f7ff f844 	bl	8000bd8 <HAL_GetTick>
 8001b50:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b54:	e00b      	b.n	8001b6e <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b56:	f7ff f83f 	bl	8000bd8 <HAL_GetTick>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d901      	bls.n	8001b6e <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8001b6a:	2303      	movs	r3, #3
 8001b6c:	e291      	b.n	8002092 <HAL_RCC_OscConfig+0xe02>
 8001b6e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001b72:	2202      	movs	r2, #2
 8001b74:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b76:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	fa93 f2a3 	rbit	r2, r3
 8001b80:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001b84:	601a      	str	r2, [r3, #0]
 8001b86:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001b8a:	2202      	movs	r2, #2
 8001b8c:	601a      	str	r2, [r3, #0]
 8001b8e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	fa93 f2a3 	rbit	r2, r3
 8001b98:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001b9c:	601a      	str	r2, [r3, #0]
  return result;
 8001b9e:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001ba2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ba4:	fab3 f383 	clz	r3, r3
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	095b      	lsrs	r3, r3, #5
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	f043 0302 	orr.w	r3, r3, #2
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d109      	bne.n	8001bcc <HAL_RCC_OscConfig+0x93c>
 8001bb8:	4b01      	ldr	r3, [pc, #4]	; (8001bc0 <HAL_RCC_OscConfig+0x930>)
 8001bba:	6a1b      	ldr	r3, [r3, #32]
 8001bbc:	e014      	b.n	8001be8 <HAL_RCC_OscConfig+0x958>
 8001bbe:	bf00      	nop
 8001bc0:	40021000 	.word	0x40021000
 8001bc4:	10908120 	.word	0x10908120
 8001bc8:	40007000 	.word	0x40007000
 8001bcc:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001bd0:	2202      	movs	r2, #2
 8001bd2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bd4:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	fa93 f2a3 	rbit	r2, r3
 8001bde:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001be2:	601a      	str	r2, [r3, #0]
 8001be4:	4bbb      	ldr	r3, [pc, #748]	; (8001ed4 <HAL_RCC_OscConfig+0xc44>)
 8001be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001be8:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001bec:	2102      	movs	r1, #2
 8001bee:	6011      	str	r1, [r2, #0]
 8001bf0:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001bf4:	6812      	ldr	r2, [r2, #0]
 8001bf6:	fa92 f1a2 	rbit	r1, r2
 8001bfa:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001bfe:	6011      	str	r1, [r2, #0]
  return result;
 8001c00:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001c04:	6812      	ldr	r2, [r2, #0]
 8001c06:	fab2 f282 	clz	r2, r2
 8001c0a:	b2d2      	uxtb	r2, r2
 8001c0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001c10:	b2d2      	uxtb	r2, r2
 8001c12:	f002 021f 	and.w	r2, r2, #31
 8001c16:	2101      	movs	r1, #1
 8001c18:	fa01 f202 	lsl.w	r2, r1, r2
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d099      	beq.n	8001b56 <HAL_RCC_OscConfig+0x8c6>
 8001c22:	e063      	b.n	8001cec <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c24:	f7fe ffd8 	bl	8000bd8 <HAL_GetTick>
 8001c28:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c2c:	e00b      	b.n	8001c46 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c2e:	f7fe ffd3 	bl	8000bd8 <HAL_GetTick>
 8001c32:	4602      	mov	r2, r0
 8001c34:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001c38:	1ad3      	subs	r3, r2, r3
 8001c3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d901      	bls.n	8001c46 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8001c42:	2303      	movs	r3, #3
 8001c44:	e225      	b.n	8002092 <HAL_RCC_OscConfig+0xe02>
 8001c46:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001c4a:	2202      	movs	r2, #2
 8001c4c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c4e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	fa93 f2a3 	rbit	r2, r3
 8001c58:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001c5c:	601a      	str	r2, [r3, #0]
 8001c5e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001c62:	2202      	movs	r2, #2
 8001c64:	601a      	str	r2, [r3, #0]
 8001c66:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	fa93 f2a3 	rbit	r2, r3
 8001c70:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001c74:	601a      	str	r2, [r3, #0]
  return result;
 8001c76:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001c7a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c7c:	fab3 f383 	clz	r3, r3
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	095b      	lsrs	r3, r3, #5
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	f043 0302 	orr.w	r3, r3, #2
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	2b02      	cmp	r3, #2
 8001c8e:	d102      	bne.n	8001c96 <HAL_RCC_OscConfig+0xa06>
 8001c90:	4b90      	ldr	r3, [pc, #576]	; (8001ed4 <HAL_RCC_OscConfig+0xc44>)
 8001c92:	6a1b      	ldr	r3, [r3, #32]
 8001c94:	e00d      	b.n	8001cb2 <HAL_RCC_OscConfig+0xa22>
 8001c96:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001c9a:	2202      	movs	r2, #2
 8001c9c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c9e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	fa93 f2a3 	rbit	r2, r3
 8001ca8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001cac:	601a      	str	r2, [r3, #0]
 8001cae:	4b89      	ldr	r3, [pc, #548]	; (8001ed4 <HAL_RCC_OscConfig+0xc44>)
 8001cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001cb6:	2102      	movs	r1, #2
 8001cb8:	6011      	str	r1, [r2, #0]
 8001cba:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001cbe:	6812      	ldr	r2, [r2, #0]
 8001cc0:	fa92 f1a2 	rbit	r1, r2
 8001cc4:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001cc8:	6011      	str	r1, [r2, #0]
  return result;
 8001cca:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001cce:	6812      	ldr	r2, [r2, #0]
 8001cd0:	fab2 f282 	clz	r2, r2
 8001cd4:	b2d2      	uxtb	r2, r2
 8001cd6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001cda:	b2d2      	uxtb	r2, r2
 8001cdc:	f002 021f 	and.w	r2, r2, #31
 8001ce0:	2101      	movs	r1, #1
 8001ce2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d1a0      	bne.n	8001c2e <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001cec:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	d105      	bne.n	8001d00 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cf4:	4b77      	ldr	r3, [pc, #476]	; (8001ed4 <HAL_RCC_OscConfig+0xc44>)
 8001cf6:	69db      	ldr	r3, [r3, #28]
 8001cf8:	4a76      	ldr	r2, [pc, #472]	; (8001ed4 <HAL_RCC_OscConfig+0xc44>)
 8001cfa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001cfe:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d00:	1d3b      	adds	r3, r7, #4
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	69db      	ldr	r3, [r3, #28]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	f000 81c2 	beq.w	8002090 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d0c:	4b71      	ldr	r3, [pc, #452]	; (8001ed4 <HAL_RCC_OscConfig+0xc44>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f003 030c 	and.w	r3, r3, #12
 8001d14:	2b08      	cmp	r3, #8
 8001d16:	f000 819c 	beq.w	8002052 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d1a:	1d3b      	adds	r3, r7, #4
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	69db      	ldr	r3, [r3, #28]
 8001d20:	2b02      	cmp	r3, #2
 8001d22:	f040 8114 	bne.w	8001f4e <HAL_RCC_OscConfig+0xcbe>
 8001d26:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001d2a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001d2e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d30:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	fa93 f2a3 	rbit	r2, r3
 8001d3a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001d3e:	601a      	str	r2, [r3, #0]
  return result;
 8001d40:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001d44:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d46:	fab3 f383 	clz	r3, r3
 8001d4a:	b2db      	uxtb	r3, r3
 8001d4c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001d50:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	461a      	mov	r2, r3
 8001d58:	2300      	movs	r3, #0
 8001d5a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d5c:	f7fe ff3c 	bl	8000bd8 <HAL_GetTick>
 8001d60:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d64:	e009      	b.n	8001d7a <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d66:	f7fe ff37 	bl	8000bd8 <HAL_GetTick>
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	2b02      	cmp	r3, #2
 8001d74:	d901      	bls.n	8001d7a <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8001d76:	2303      	movs	r3, #3
 8001d78:	e18b      	b.n	8002092 <HAL_RCC_OscConfig+0xe02>
 8001d7a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001d7e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d82:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d84:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	fa93 f2a3 	rbit	r2, r3
 8001d8e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001d92:	601a      	str	r2, [r3, #0]
  return result;
 8001d94:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001d98:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d9a:	fab3 f383 	clz	r3, r3
 8001d9e:	b2db      	uxtb	r3, r3
 8001da0:	095b      	lsrs	r3, r3, #5
 8001da2:	b2db      	uxtb	r3, r3
 8001da4:	f043 0301 	orr.w	r3, r3, #1
 8001da8:	b2db      	uxtb	r3, r3
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d102      	bne.n	8001db4 <HAL_RCC_OscConfig+0xb24>
 8001dae:	4b49      	ldr	r3, [pc, #292]	; (8001ed4 <HAL_RCC_OscConfig+0xc44>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	e01b      	b.n	8001dec <HAL_RCC_OscConfig+0xb5c>
 8001db4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001db8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001dbc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dbe:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	fa93 f2a3 	rbit	r2, r3
 8001dc8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001dcc:	601a      	str	r2, [r3, #0]
 8001dce:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001dd2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001dd6:	601a      	str	r2, [r3, #0]
 8001dd8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	fa93 f2a3 	rbit	r2, r3
 8001de2:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001de6:	601a      	str	r2, [r3, #0]
 8001de8:	4b3a      	ldr	r3, [pc, #232]	; (8001ed4 <HAL_RCC_OscConfig+0xc44>)
 8001dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dec:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001df0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001df4:	6011      	str	r1, [r2, #0]
 8001df6:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001dfa:	6812      	ldr	r2, [r2, #0]
 8001dfc:	fa92 f1a2 	rbit	r1, r2
 8001e00:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001e04:	6011      	str	r1, [r2, #0]
  return result;
 8001e06:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001e0a:	6812      	ldr	r2, [r2, #0]
 8001e0c:	fab2 f282 	clz	r2, r2
 8001e10:	b2d2      	uxtb	r2, r2
 8001e12:	f042 0220 	orr.w	r2, r2, #32
 8001e16:	b2d2      	uxtb	r2, r2
 8001e18:	f002 021f 	and.w	r2, r2, #31
 8001e1c:	2101      	movs	r1, #1
 8001e1e:	fa01 f202 	lsl.w	r2, r1, r2
 8001e22:	4013      	ands	r3, r2
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d19e      	bne.n	8001d66 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e28:	4b2a      	ldr	r3, [pc, #168]	; (8001ed4 <HAL_RCC_OscConfig+0xc44>)
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001e30:	1d3b      	adds	r3, r7, #4
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001e36:	1d3b      	adds	r3, r7, #4
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	6a1b      	ldr	r3, [r3, #32]
 8001e3c:	430b      	orrs	r3, r1
 8001e3e:	4925      	ldr	r1, [pc, #148]	; (8001ed4 <HAL_RCC_OscConfig+0xc44>)
 8001e40:	4313      	orrs	r3, r2
 8001e42:	604b      	str	r3, [r1, #4]
 8001e44:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001e48:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001e4c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e4e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	fa93 f2a3 	rbit	r2, r3
 8001e58:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001e5c:	601a      	str	r2, [r3, #0]
  return result;
 8001e5e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001e62:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e64:	fab3 f383 	clz	r3, r3
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001e6e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	461a      	mov	r2, r3
 8001e76:	2301      	movs	r3, #1
 8001e78:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e7a:	f7fe fead 	bl	8000bd8 <HAL_GetTick>
 8001e7e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e82:	e009      	b.n	8001e98 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e84:	f7fe fea8 	bl	8000bd8 <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001e8e:	1ad3      	subs	r3, r2, r3
 8001e90:	2b02      	cmp	r3, #2
 8001e92:	d901      	bls.n	8001e98 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8001e94:	2303      	movs	r3, #3
 8001e96:	e0fc      	b.n	8002092 <HAL_RCC_OscConfig+0xe02>
 8001e98:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001e9c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ea0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ea2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	fa93 f2a3 	rbit	r2, r3
 8001eac:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001eb0:	601a      	str	r2, [r3, #0]
  return result;
 8001eb2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001eb6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001eb8:	fab3 f383 	clz	r3, r3
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	095b      	lsrs	r3, r3, #5
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	f043 0301 	orr.w	r3, r3, #1
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	2b01      	cmp	r3, #1
 8001eca:	d105      	bne.n	8001ed8 <HAL_RCC_OscConfig+0xc48>
 8001ecc:	4b01      	ldr	r3, [pc, #4]	; (8001ed4 <HAL_RCC_OscConfig+0xc44>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	e01e      	b.n	8001f10 <HAL_RCC_OscConfig+0xc80>
 8001ed2:	bf00      	nop
 8001ed4:	40021000 	.word	0x40021000
 8001ed8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001edc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ee0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	fa93 f2a3 	rbit	r2, r3
 8001eec:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001ef0:	601a      	str	r2, [r3, #0]
 8001ef2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001ef6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001efa:	601a      	str	r2, [r3, #0]
 8001efc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	fa93 f2a3 	rbit	r2, r3
 8001f06:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001f0a:	601a      	str	r2, [r3, #0]
 8001f0c:	4b63      	ldr	r3, [pc, #396]	; (800209c <HAL_RCC_OscConfig+0xe0c>)
 8001f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f10:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001f14:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001f18:	6011      	str	r1, [r2, #0]
 8001f1a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001f1e:	6812      	ldr	r2, [r2, #0]
 8001f20:	fa92 f1a2 	rbit	r1, r2
 8001f24:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001f28:	6011      	str	r1, [r2, #0]
  return result;
 8001f2a:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001f2e:	6812      	ldr	r2, [r2, #0]
 8001f30:	fab2 f282 	clz	r2, r2
 8001f34:	b2d2      	uxtb	r2, r2
 8001f36:	f042 0220 	orr.w	r2, r2, #32
 8001f3a:	b2d2      	uxtb	r2, r2
 8001f3c:	f002 021f 	and.w	r2, r2, #31
 8001f40:	2101      	movs	r1, #1
 8001f42:	fa01 f202 	lsl.w	r2, r1, r2
 8001f46:	4013      	ands	r3, r2
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d09b      	beq.n	8001e84 <HAL_RCC_OscConfig+0xbf4>
 8001f4c:	e0a0      	b.n	8002090 <HAL_RCC_OscConfig+0xe00>
 8001f4e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f52:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001f56:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f58:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	fa93 f2a3 	rbit	r2, r3
 8001f62:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f66:	601a      	str	r2, [r3, #0]
  return result;
 8001f68:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f6c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f6e:	fab3 f383 	clz	r3, r3
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001f78:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	461a      	mov	r2, r3
 8001f80:	2300      	movs	r3, #0
 8001f82:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f84:	f7fe fe28 	bl	8000bd8 <HAL_GetTick>
 8001f88:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f8c:	e009      	b.n	8001fa2 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f8e:	f7fe fe23 	bl	8000bd8 <HAL_GetTick>
 8001f92:	4602      	mov	r2, r0
 8001f94:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d901      	bls.n	8001fa2 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e077      	b.n	8002092 <HAL_RCC_OscConfig+0xe02>
 8001fa2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001fa6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001faa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fac:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	fa93 f2a3 	rbit	r2, r3
 8001fb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fba:	601a      	str	r2, [r3, #0]
  return result;
 8001fbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fc0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fc2:	fab3 f383 	clz	r3, r3
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	095b      	lsrs	r3, r3, #5
 8001fca:	b2db      	uxtb	r3, r3
 8001fcc:	f043 0301 	orr.w	r3, r3, #1
 8001fd0:	b2db      	uxtb	r3, r3
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d102      	bne.n	8001fdc <HAL_RCC_OscConfig+0xd4c>
 8001fd6:	4b31      	ldr	r3, [pc, #196]	; (800209c <HAL_RCC_OscConfig+0xe0c>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	e01b      	b.n	8002014 <HAL_RCC_OscConfig+0xd84>
 8001fdc:	f107 0320 	add.w	r3, r7, #32
 8001fe0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001fe4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fe6:	f107 0320 	add.w	r3, r7, #32
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	fa93 f2a3 	rbit	r2, r3
 8001ff0:	f107 031c 	add.w	r3, r7, #28
 8001ff4:	601a      	str	r2, [r3, #0]
 8001ff6:	f107 0318 	add.w	r3, r7, #24
 8001ffa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	f107 0318 	add.w	r3, r7, #24
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	fa93 f2a3 	rbit	r2, r3
 800200a:	f107 0314 	add.w	r3, r7, #20
 800200e:	601a      	str	r2, [r3, #0]
 8002010:	4b22      	ldr	r3, [pc, #136]	; (800209c <HAL_RCC_OscConfig+0xe0c>)
 8002012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002014:	f107 0210 	add.w	r2, r7, #16
 8002018:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800201c:	6011      	str	r1, [r2, #0]
 800201e:	f107 0210 	add.w	r2, r7, #16
 8002022:	6812      	ldr	r2, [r2, #0]
 8002024:	fa92 f1a2 	rbit	r1, r2
 8002028:	f107 020c 	add.w	r2, r7, #12
 800202c:	6011      	str	r1, [r2, #0]
  return result;
 800202e:	f107 020c 	add.w	r2, r7, #12
 8002032:	6812      	ldr	r2, [r2, #0]
 8002034:	fab2 f282 	clz	r2, r2
 8002038:	b2d2      	uxtb	r2, r2
 800203a:	f042 0220 	orr.w	r2, r2, #32
 800203e:	b2d2      	uxtb	r2, r2
 8002040:	f002 021f 	and.w	r2, r2, #31
 8002044:	2101      	movs	r1, #1
 8002046:	fa01 f202 	lsl.w	r2, r1, r2
 800204a:	4013      	ands	r3, r2
 800204c:	2b00      	cmp	r3, #0
 800204e:	d19e      	bne.n	8001f8e <HAL_RCC_OscConfig+0xcfe>
 8002050:	e01e      	b.n	8002090 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002052:	1d3b      	adds	r3, r7, #4
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	69db      	ldr	r3, [r3, #28]
 8002058:	2b01      	cmp	r3, #1
 800205a:	d101      	bne.n	8002060 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 800205c:	2301      	movs	r3, #1
 800205e:	e018      	b.n	8002092 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002060:	4b0e      	ldr	r3, [pc, #56]	; (800209c <HAL_RCC_OscConfig+0xe0c>)
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002068:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800206c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002070:	1d3b      	adds	r3, r7, #4
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	6a1b      	ldr	r3, [r3, #32]
 8002076:	429a      	cmp	r2, r3
 8002078:	d108      	bne.n	800208c <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800207a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800207e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002082:	1d3b      	adds	r3, r7, #4
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002088:	429a      	cmp	r2, r3
 800208a:	d001      	beq.n	8002090 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e000      	b.n	8002092 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8002090:	2300      	movs	r3, #0
}
 8002092:	4618      	mov	r0, r3
 8002094:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	40021000 	.word	0x40021000

080020a0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b09e      	sub	sp, #120	; 0x78
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80020aa:	2300      	movs	r3, #0
 80020ac:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d101      	bne.n	80020b8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	e162      	b.n	800237e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80020b8:	4b90      	ldr	r3, [pc, #576]	; (80022fc <HAL_RCC_ClockConfig+0x25c>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0307 	and.w	r3, r3, #7
 80020c0:	683a      	ldr	r2, [r7, #0]
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d910      	bls.n	80020e8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020c6:	4b8d      	ldr	r3, [pc, #564]	; (80022fc <HAL_RCC_ClockConfig+0x25c>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f023 0207 	bic.w	r2, r3, #7
 80020ce:	498b      	ldr	r1, [pc, #556]	; (80022fc <HAL_RCC_ClockConfig+0x25c>)
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020d6:	4b89      	ldr	r3, [pc, #548]	; (80022fc <HAL_RCC_ClockConfig+0x25c>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 0307 	and.w	r3, r3, #7
 80020de:	683a      	ldr	r2, [r7, #0]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d001      	beq.n	80020e8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e14a      	b.n	800237e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 0302 	and.w	r3, r3, #2
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d008      	beq.n	8002106 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020f4:	4b82      	ldr	r3, [pc, #520]	; (8002300 <HAL_RCC_ClockConfig+0x260>)
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	497f      	ldr	r1, [pc, #508]	; (8002300 <HAL_RCC_ClockConfig+0x260>)
 8002102:	4313      	orrs	r3, r2
 8002104:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0301 	and.w	r3, r3, #1
 800210e:	2b00      	cmp	r3, #0
 8002110:	f000 80dc 	beq.w	80022cc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	2b01      	cmp	r3, #1
 800211a:	d13c      	bne.n	8002196 <HAL_RCC_ClockConfig+0xf6>
 800211c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002120:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002122:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002124:	fa93 f3a3 	rbit	r3, r3
 8002128:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800212a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800212c:	fab3 f383 	clz	r3, r3
 8002130:	b2db      	uxtb	r3, r3
 8002132:	095b      	lsrs	r3, r3, #5
 8002134:	b2db      	uxtb	r3, r3
 8002136:	f043 0301 	orr.w	r3, r3, #1
 800213a:	b2db      	uxtb	r3, r3
 800213c:	2b01      	cmp	r3, #1
 800213e:	d102      	bne.n	8002146 <HAL_RCC_ClockConfig+0xa6>
 8002140:	4b6f      	ldr	r3, [pc, #444]	; (8002300 <HAL_RCC_ClockConfig+0x260>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	e00f      	b.n	8002166 <HAL_RCC_ClockConfig+0xc6>
 8002146:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800214a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800214c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800214e:	fa93 f3a3 	rbit	r3, r3
 8002152:	667b      	str	r3, [r7, #100]	; 0x64
 8002154:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002158:	663b      	str	r3, [r7, #96]	; 0x60
 800215a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800215c:	fa93 f3a3 	rbit	r3, r3
 8002160:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002162:	4b67      	ldr	r3, [pc, #412]	; (8002300 <HAL_RCC_ClockConfig+0x260>)
 8002164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002166:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800216a:	65ba      	str	r2, [r7, #88]	; 0x58
 800216c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800216e:	fa92 f2a2 	rbit	r2, r2
 8002172:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002174:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002176:	fab2 f282 	clz	r2, r2
 800217a:	b2d2      	uxtb	r2, r2
 800217c:	f042 0220 	orr.w	r2, r2, #32
 8002180:	b2d2      	uxtb	r2, r2
 8002182:	f002 021f 	and.w	r2, r2, #31
 8002186:	2101      	movs	r1, #1
 8002188:	fa01 f202 	lsl.w	r2, r1, r2
 800218c:	4013      	ands	r3, r2
 800218e:	2b00      	cmp	r3, #0
 8002190:	d17b      	bne.n	800228a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e0f3      	b.n	800237e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	2b02      	cmp	r3, #2
 800219c:	d13c      	bne.n	8002218 <HAL_RCC_ClockConfig+0x178>
 800219e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80021a2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80021a6:	fa93 f3a3 	rbit	r3, r3
 80021aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80021ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021ae:	fab3 f383 	clz	r3, r3
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	095b      	lsrs	r3, r3, #5
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	f043 0301 	orr.w	r3, r3, #1
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d102      	bne.n	80021c8 <HAL_RCC_ClockConfig+0x128>
 80021c2:	4b4f      	ldr	r3, [pc, #316]	; (8002300 <HAL_RCC_ClockConfig+0x260>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	e00f      	b.n	80021e8 <HAL_RCC_ClockConfig+0x148>
 80021c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80021cc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80021d0:	fa93 f3a3 	rbit	r3, r3
 80021d4:	647b      	str	r3, [r7, #68]	; 0x44
 80021d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80021da:	643b      	str	r3, [r7, #64]	; 0x40
 80021dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80021de:	fa93 f3a3 	rbit	r3, r3
 80021e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80021e4:	4b46      	ldr	r3, [pc, #280]	; (8002300 <HAL_RCC_ClockConfig+0x260>)
 80021e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80021ec:	63ba      	str	r2, [r7, #56]	; 0x38
 80021ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80021f0:	fa92 f2a2 	rbit	r2, r2
 80021f4:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80021f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80021f8:	fab2 f282 	clz	r2, r2
 80021fc:	b2d2      	uxtb	r2, r2
 80021fe:	f042 0220 	orr.w	r2, r2, #32
 8002202:	b2d2      	uxtb	r2, r2
 8002204:	f002 021f 	and.w	r2, r2, #31
 8002208:	2101      	movs	r1, #1
 800220a:	fa01 f202 	lsl.w	r2, r1, r2
 800220e:	4013      	ands	r3, r2
 8002210:	2b00      	cmp	r3, #0
 8002212:	d13a      	bne.n	800228a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002214:	2301      	movs	r3, #1
 8002216:	e0b2      	b.n	800237e <HAL_RCC_ClockConfig+0x2de>
 8002218:	2302      	movs	r3, #2
 800221a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800221c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800221e:	fa93 f3a3 	rbit	r3, r3
 8002222:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002226:	fab3 f383 	clz	r3, r3
 800222a:	b2db      	uxtb	r3, r3
 800222c:	095b      	lsrs	r3, r3, #5
 800222e:	b2db      	uxtb	r3, r3
 8002230:	f043 0301 	orr.w	r3, r3, #1
 8002234:	b2db      	uxtb	r3, r3
 8002236:	2b01      	cmp	r3, #1
 8002238:	d102      	bne.n	8002240 <HAL_RCC_ClockConfig+0x1a0>
 800223a:	4b31      	ldr	r3, [pc, #196]	; (8002300 <HAL_RCC_ClockConfig+0x260>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	e00d      	b.n	800225c <HAL_RCC_ClockConfig+0x1bc>
 8002240:	2302      	movs	r3, #2
 8002242:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002246:	fa93 f3a3 	rbit	r3, r3
 800224a:	627b      	str	r3, [r7, #36]	; 0x24
 800224c:	2302      	movs	r3, #2
 800224e:	623b      	str	r3, [r7, #32]
 8002250:	6a3b      	ldr	r3, [r7, #32]
 8002252:	fa93 f3a3 	rbit	r3, r3
 8002256:	61fb      	str	r3, [r7, #28]
 8002258:	4b29      	ldr	r3, [pc, #164]	; (8002300 <HAL_RCC_ClockConfig+0x260>)
 800225a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800225c:	2202      	movs	r2, #2
 800225e:	61ba      	str	r2, [r7, #24]
 8002260:	69ba      	ldr	r2, [r7, #24]
 8002262:	fa92 f2a2 	rbit	r2, r2
 8002266:	617a      	str	r2, [r7, #20]
  return result;
 8002268:	697a      	ldr	r2, [r7, #20]
 800226a:	fab2 f282 	clz	r2, r2
 800226e:	b2d2      	uxtb	r2, r2
 8002270:	f042 0220 	orr.w	r2, r2, #32
 8002274:	b2d2      	uxtb	r2, r2
 8002276:	f002 021f 	and.w	r2, r2, #31
 800227a:	2101      	movs	r1, #1
 800227c:	fa01 f202 	lsl.w	r2, r1, r2
 8002280:	4013      	ands	r3, r2
 8002282:	2b00      	cmp	r3, #0
 8002284:	d101      	bne.n	800228a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	e079      	b.n	800237e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800228a:	4b1d      	ldr	r3, [pc, #116]	; (8002300 <HAL_RCC_ClockConfig+0x260>)
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	f023 0203 	bic.w	r2, r3, #3
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	491a      	ldr	r1, [pc, #104]	; (8002300 <HAL_RCC_ClockConfig+0x260>)
 8002298:	4313      	orrs	r3, r2
 800229a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800229c:	f7fe fc9c 	bl	8000bd8 <HAL_GetTick>
 80022a0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022a2:	e00a      	b.n	80022ba <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022a4:	f7fe fc98 	bl	8000bd8 <HAL_GetTick>
 80022a8:	4602      	mov	r2, r0
 80022aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d901      	bls.n	80022ba <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80022b6:	2303      	movs	r3, #3
 80022b8:	e061      	b.n	800237e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ba:	4b11      	ldr	r3, [pc, #68]	; (8002300 <HAL_RCC_ClockConfig+0x260>)
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f003 020c 	and.w	r2, r3, #12
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d1eb      	bne.n	80022a4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80022cc:	4b0b      	ldr	r3, [pc, #44]	; (80022fc <HAL_RCC_ClockConfig+0x25c>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 0307 	and.w	r3, r3, #7
 80022d4:	683a      	ldr	r2, [r7, #0]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d214      	bcs.n	8002304 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022da:	4b08      	ldr	r3, [pc, #32]	; (80022fc <HAL_RCC_ClockConfig+0x25c>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f023 0207 	bic.w	r2, r3, #7
 80022e2:	4906      	ldr	r1, [pc, #24]	; (80022fc <HAL_RCC_ClockConfig+0x25c>)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ea:	4b04      	ldr	r3, [pc, #16]	; (80022fc <HAL_RCC_ClockConfig+0x25c>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0307 	and.w	r3, r3, #7
 80022f2:	683a      	ldr	r2, [r7, #0]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d005      	beq.n	8002304 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e040      	b.n	800237e <HAL_RCC_ClockConfig+0x2de>
 80022fc:	40022000 	.word	0x40022000
 8002300:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 0304 	and.w	r3, r3, #4
 800230c:	2b00      	cmp	r3, #0
 800230e:	d008      	beq.n	8002322 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002310:	4b1d      	ldr	r3, [pc, #116]	; (8002388 <HAL_RCC_ClockConfig+0x2e8>)
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	491a      	ldr	r1, [pc, #104]	; (8002388 <HAL_RCC_ClockConfig+0x2e8>)
 800231e:	4313      	orrs	r3, r2
 8002320:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f003 0308 	and.w	r3, r3, #8
 800232a:	2b00      	cmp	r3, #0
 800232c:	d009      	beq.n	8002342 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800232e:	4b16      	ldr	r3, [pc, #88]	; (8002388 <HAL_RCC_ClockConfig+0x2e8>)
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	691b      	ldr	r3, [r3, #16]
 800233a:	00db      	lsls	r3, r3, #3
 800233c:	4912      	ldr	r1, [pc, #72]	; (8002388 <HAL_RCC_ClockConfig+0x2e8>)
 800233e:	4313      	orrs	r3, r2
 8002340:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002342:	f000 f85d 	bl	8002400 <HAL_RCC_GetSysClockFreq>
 8002346:	4601      	mov	r1, r0
 8002348:	4b0f      	ldr	r3, [pc, #60]	; (8002388 <HAL_RCC_ClockConfig+0x2e8>)
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002350:	22f0      	movs	r2, #240	; 0xf0
 8002352:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002354:	693a      	ldr	r2, [r7, #16]
 8002356:	fa92 f2a2 	rbit	r2, r2
 800235a:	60fa      	str	r2, [r7, #12]
  return result;
 800235c:	68fa      	ldr	r2, [r7, #12]
 800235e:	fab2 f282 	clz	r2, r2
 8002362:	b2d2      	uxtb	r2, r2
 8002364:	40d3      	lsrs	r3, r2
 8002366:	4a09      	ldr	r2, [pc, #36]	; (800238c <HAL_RCC_ClockConfig+0x2ec>)
 8002368:	5cd3      	ldrb	r3, [r2, r3]
 800236a:	fa21 f303 	lsr.w	r3, r1, r3
 800236e:	4a08      	ldr	r2, [pc, #32]	; (8002390 <HAL_RCC_ClockConfig+0x2f0>)
 8002370:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002372:	4b08      	ldr	r3, [pc, #32]	; (8002394 <HAL_RCC_ClockConfig+0x2f4>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4618      	mov	r0, r3
 8002378:	f7fe fbea 	bl	8000b50 <HAL_InitTick>
  
  return HAL_OK;
 800237c:	2300      	movs	r3, #0
}
 800237e:	4618      	mov	r0, r3
 8002380:	3778      	adds	r7, #120	; 0x78
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	40021000 	.word	0x40021000
 800238c:	08005010 	.word	0x08005010
 8002390:	20000000 	.word	0x20000000
 8002394:	20000004 	.word	0x20000004

08002398 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
  * @retval None
  */
#endif
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b08a      	sub	sp, #40	; 0x28
 800239c:	af00      	add	r7, sp, #0
 800239e:	60f8      	str	r0, [r7, #12]
 80023a0:	60b9      	str	r1, [r7, #8]
 80023a2:	607a      	str	r2, [r7, #4]
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
  
  /* Configure the MCO1 pin in alternate function mode */
  gpio.Mode      = GPIO_MODE_AF_PP;
 80023a4:	2302      	movs	r3, #2
 80023a6:	61bb      	str	r3, [r7, #24]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 80023a8:	2303      	movs	r3, #3
 80023aa:	623b      	str	r3, [r7, #32]
  gpio.Pull      = GPIO_NOPULL;
 80023ac:	2300      	movs	r3, #0
 80023ae:	61fb      	str	r3, [r7, #28]
  gpio.Pin       = MCO1_PIN;
 80023b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023b4:	617b      	str	r3, [r7, #20]
  gpio.Alternate = GPIO_AF0_MCO;
 80023b6:	2300      	movs	r3, #0
 80023b8:	627b      	str	r3, [r7, #36]	; 0x24

  /* MCO1 Clock Enable */
  MCO1_CLK_ENABLE();
 80023ba:	4b10      	ldr	r3, [pc, #64]	; (80023fc <HAL_RCC_MCOConfig+0x64>)
 80023bc:	695b      	ldr	r3, [r3, #20]
 80023be:	4a0f      	ldr	r2, [pc, #60]	; (80023fc <HAL_RCC_MCOConfig+0x64>)
 80023c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023c4:	6153      	str	r3, [r2, #20]
 80023c6:	4b0d      	ldr	r3, [pc, #52]	; (80023fc <HAL_RCC_MCOConfig+0x64>)
 80023c8:	695b      	ldr	r3, [r3, #20]
 80023ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ce:	613b      	str	r3, [r7, #16]
 80023d0:	693b      	ldr	r3, [r7, #16]
  
  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 80023d2:	f107 0314 	add.w	r3, r7, #20
 80023d6:	4619      	mov	r1, r3
 80023d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023dc:	f7fe fdb4 	bl	8000f48 <HAL_GPIO_Init>
  
  /* Configure the MCO clock source */
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 80023e0:	4b06      	ldr	r3, [pc, #24]	; (80023fc <HAL_RCC_MCOConfig+0x64>)
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	f023 42ee 	bic.w	r2, r3, #1996488704	; 0x77000000
 80023e8:	68b9      	ldr	r1, [r7, #8]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	430b      	orrs	r3, r1
 80023ee:	4903      	ldr	r1, [pc, #12]	; (80023fc <HAL_RCC_MCOConfig+0x64>)
 80023f0:	4313      	orrs	r3, r2
 80023f2:	604b      	str	r3, [r1, #4]
}
 80023f4:	bf00      	nop
 80023f6:	3728      	adds	r7, #40	; 0x28
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	40021000 	.word	0x40021000

08002400 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002400:	b480      	push	{r7}
 8002402:	b08b      	sub	sp, #44	; 0x2c
 8002404:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002406:	2300      	movs	r3, #0
 8002408:	61fb      	str	r3, [r7, #28]
 800240a:	2300      	movs	r3, #0
 800240c:	61bb      	str	r3, [r7, #24]
 800240e:	2300      	movs	r3, #0
 8002410:	627b      	str	r3, [r7, #36]	; 0x24
 8002412:	2300      	movs	r3, #0
 8002414:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002416:	2300      	movs	r3, #0
 8002418:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800241a:	4b29      	ldr	r3, [pc, #164]	; (80024c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002420:	69fb      	ldr	r3, [r7, #28]
 8002422:	f003 030c 	and.w	r3, r3, #12
 8002426:	2b04      	cmp	r3, #4
 8002428:	d002      	beq.n	8002430 <HAL_RCC_GetSysClockFreq+0x30>
 800242a:	2b08      	cmp	r3, #8
 800242c:	d003      	beq.n	8002436 <HAL_RCC_GetSysClockFreq+0x36>
 800242e:	e03c      	b.n	80024aa <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002430:	4b24      	ldr	r3, [pc, #144]	; (80024c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002432:	623b      	str	r3, [r7, #32]
      break;
 8002434:	e03c      	b.n	80024b0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800243c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002440:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002442:	68ba      	ldr	r2, [r7, #8]
 8002444:	fa92 f2a2 	rbit	r2, r2
 8002448:	607a      	str	r2, [r7, #4]
  return result;
 800244a:	687a      	ldr	r2, [r7, #4]
 800244c:	fab2 f282 	clz	r2, r2
 8002450:	b2d2      	uxtb	r2, r2
 8002452:	40d3      	lsrs	r3, r2
 8002454:	4a1c      	ldr	r2, [pc, #112]	; (80024c8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002456:	5cd3      	ldrb	r3, [r2, r3]
 8002458:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800245a:	4b19      	ldr	r3, [pc, #100]	; (80024c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800245c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800245e:	f003 030f 	and.w	r3, r3, #15
 8002462:	220f      	movs	r2, #15
 8002464:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002466:	693a      	ldr	r2, [r7, #16]
 8002468:	fa92 f2a2 	rbit	r2, r2
 800246c:	60fa      	str	r2, [r7, #12]
  return result;
 800246e:	68fa      	ldr	r2, [r7, #12]
 8002470:	fab2 f282 	clz	r2, r2
 8002474:	b2d2      	uxtb	r2, r2
 8002476:	40d3      	lsrs	r3, r2
 8002478:	4a14      	ldr	r2, [pc, #80]	; (80024cc <HAL_RCC_GetSysClockFreq+0xcc>)
 800247a:	5cd3      	ldrb	r3, [r2, r3]
 800247c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800247e:	69fb      	ldr	r3, [r7, #28]
 8002480:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002484:	2b00      	cmp	r3, #0
 8002486:	d008      	beq.n	800249a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002488:	4a0e      	ldr	r2, [pc, #56]	; (80024c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800248a:	69bb      	ldr	r3, [r7, #24]
 800248c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	fb02 f303 	mul.w	r3, r2, r3
 8002496:	627b      	str	r3, [r7, #36]	; 0x24
 8002498:	e004      	b.n	80024a4 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	4a0c      	ldr	r2, [pc, #48]	; (80024d0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800249e:	fb02 f303 	mul.w	r3, r2, r3
 80024a2:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80024a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a6:	623b      	str	r3, [r7, #32]
      break;
 80024a8:	e002      	b.n	80024b0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80024aa:	4b06      	ldr	r3, [pc, #24]	; (80024c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 80024ac:	623b      	str	r3, [r7, #32]
      break;
 80024ae:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024b0:	6a3b      	ldr	r3, [r7, #32]
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	372c      	adds	r7, #44	; 0x2c
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr
 80024be:	bf00      	nop
 80024c0:	40021000 	.word	0x40021000
 80024c4:	007a1200 	.word	0x007a1200
 80024c8:	08005028 	.word	0x08005028
 80024cc:	08005038 	.word	0x08005038
 80024d0:	003d0900 	.word	0x003d0900

080024d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024d8:	4b03      	ldr	r3, [pc, #12]	; (80024e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80024da:	681b      	ldr	r3, [r3, #0]
}
 80024dc:	4618      	mov	r0, r3
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	20000000 	.word	0x20000000

080024ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80024f2:	f7ff ffef 	bl	80024d4 <HAL_RCC_GetHCLKFreq>
 80024f6:	4601      	mov	r1, r0
 80024f8:	4b0b      	ldr	r3, [pc, #44]	; (8002528 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002500:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002504:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002506:	687a      	ldr	r2, [r7, #4]
 8002508:	fa92 f2a2 	rbit	r2, r2
 800250c:	603a      	str	r2, [r7, #0]
  return result;
 800250e:	683a      	ldr	r2, [r7, #0]
 8002510:	fab2 f282 	clz	r2, r2
 8002514:	b2d2      	uxtb	r2, r2
 8002516:	40d3      	lsrs	r3, r2
 8002518:	4a04      	ldr	r2, [pc, #16]	; (800252c <HAL_RCC_GetPCLK1Freq+0x40>)
 800251a:	5cd3      	ldrb	r3, [r2, r3]
 800251c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002520:	4618      	mov	r0, r3
 8002522:	3708      	adds	r7, #8
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}
 8002528:	40021000 	.word	0x40021000
 800252c:	08005020 	.word	0x08005020

08002530 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002536:	f7ff ffcd 	bl	80024d4 <HAL_RCC_GetHCLKFreq>
 800253a:	4601      	mov	r1, r0
 800253c:	4b0b      	ldr	r3, [pc, #44]	; (800256c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002544:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002548:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	fa92 f2a2 	rbit	r2, r2
 8002550:	603a      	str	r2, [r7, #0]
  return result;
 8002552:	683a      	ldr	r2, [r7, #0]
 8002554:	fab2 f282 	clz	r2, r2
 8002558:	b2d2      	uxtb	r2, r2
 800255a:	40d3      	lsrs	r3, r2
 800255c:	4a04      	ldr	r2, [pc, #16]	; (8002570 <HAL_RCC_GetPCLK2Freq+0x40>)
 800255e:	5cd3      	ldrb	r3, [r2, r3]
 8002560:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002564:	4618      	mov	r0, r3
 8002566:	3708      	adds	r7, #8
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	40021000 	.word	0x40021000
 8002570:	08005020 	.word	0x08005020

08002574 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b092      	sub	sp, #72	; 0x48
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800257c:	2300      	movs	r3, #0
 800257e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002580:	2300      	movs	r3, #0
 8002582:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002584:	2300      	movs	r3, #0
 8002586:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002592:	2b00      	cmp	r3, #0
 8002594:	f000 80d4 	beq.w	8002740 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002598:	4b4e      	ldr	r3, [pc, #312]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800259a:	69db      	ldr	r3, [r3, #28]
 800259c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d10e      	bne.n	80025c2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025a4:	4b4b      	ldr	r3, [pc, #300]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80025a6:	69db      	ldr	r3, [r3, #28]
 80025a8:	4a4a      	ldr	r2, [pc, #296]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80025aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025ae:	61d3      	str	r3, [r2, #28]
 80025b0:	4b48      	ldr	r3, [pc, #288]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80025b2:	69db      	ldr	r3, [r3, #28]
 80025b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025b8:	60bb      	str	r3, [r7, #8]
 80025ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025bc:	2301      	movs	r3, #1
 80025be:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025c2:	4b45      	ldr	r3, [pc, #276]	; (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d118      	bne.n	8002600 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025ce:	4b42      	ldr	r3, [pc, #264]	; (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a41      	ldr	r2, [pc, #260]	; (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80025d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025d8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025da:	f7fe fafd 	bl	8000bd8 <HAL_GetTick>
 80025de:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025e0:	e008      	b.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025e2:	f7fe faf9 	bl	8000bd8 <HAL_GetTick>
 80025e6:	4602      	mov	r2, r0
 80025e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80025ea:	1ad3      	subs	r3, r2, r3
 80025ec:	2b64      	cmp	r3, #100	; 0x64
 80025ee:	d901      	bls.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e13c      	b.n	800286e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025f4:	4b38      	ldr	r3, [pc, #224]	; (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d0f0      	beq.n	80025e2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002600:	4b34      	ldr	r3, [pc, #208]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002602:	6a1b      	ldr	r3, [r3, #32]
 8002604:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002608:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800260a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800260c:	2b00      	cmp	r3, #0
 800260e:	f000 8084 	beq.w	800271a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800261a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800261c:	429a      	cmp	r2, r3
 800261e:	d07c      	beq.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002620:	4b2c      	ldr	r3, [pc, #176]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002622:	6a1b      	ldr	r3, [r3, #32]
 8002624:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002628:	63fb      	str	r3, [r7, #60]	; 0x3c
 800262a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800262e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002632:	fa93 f3a3 	rbit	r3, r3
 8002636:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800263a:	fab3 f383 	clz	r3, r3
 800263e:	b2db      	uxtb	r3, r3
 8002640:	461a      	mov	r2, r3
 8002642:	4b26      	ldr	r3, [pc, #152]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002644:	4413      	add	r3, r2
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	461a      	mov	r2, r3
 800264a:	2301      	movs	r3, #1
 800264c:	6013      	str	r3, [r2, #0]
 800264e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002652:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002654:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002656:	fa93 f3a3 	rbit	r3, r3
 800265a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800265c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800265e:	fab3 f383 	clz	r3, r3
 8002662:	b2db      	uxtb	r3, r3
 8002664:	461a      	mov	r2, r3
 8002666:	4b1d      	ldr	r3, [pc, #116]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002668:	4413      	add	r3, r2
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	461a      	mov	r2, r3
 800266e:	2300      	movs	r3, #0
 8002670:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002672:	4a18      	ldr	r2, [pc, #96]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002674:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002676:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002678:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800267a:	f003 0301 	and.w	r3, r3, #1
 800267e:	2b00      	cmp	r3, #0
 8002680:	d04b      	beq.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002682:	f7fe faa9 	bl	8000bd8 <HAL_GetTick>
 8002686:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002688:	e00a      	b.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800268a:	f7fe faa5 	bl	8000bd8 <HAL_GetTick>
 800268e:	4602      	mov	r2, r0
 8002690:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002692:	1ad3      	subs	r3, r2, r3
 8002694:	f241 3288 	movw	r2, #5000	; 0x1388
 8002698:	4293      	cmp	r3, r2
 800269a:	d901      	bls.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e0e6      	b.n	800286e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 80026a0:	2302      	movs	r3, #2
 80026a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026a6:	fa93 f3a3 	rbit	r3, r3
 80026aa:	627b      	str	r3, [r7, #36]	; 0x24
 80026ac:	2302      	movs	r3, #2
 80026ae:	623b      	str	r3, [r7, #32]
 80026b0:	6a3b      	ldr	r3, [r7, #32]
 80026b2:	fa93 f3a3 	rbit	r3, r3
 80026b6:	61fb      	str	r3, [r7, #28]
  return result;
 80026b8:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026ba:	fab3 f383 	clz	r3, r3
 80026be:	b2db      	uxtb	r3, r3
 80026c0:	095b      	lsrs	r3, r3, #5
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	f043 0302 	orr.w	r3, r3, #2
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d108      	bne.n	80026e0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80026ce:	4b01      	ldr	r3, [pc, #4]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026d0:	6a1b      	ldr	r3, [r3, #32]
 80026d2:	e00d      	b.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80026d4:	40021000 	.word	0x40021000
 80026d8:	40007000 	.word	0x40007000
 80026dc:	10908100 	.word	0x10908100
 80026e0:	2302      	movs	r3, #2
 80026e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e4:	69bb      	ldr	r3, [r7, #24]
 80026e6:	fa93 f3a3 	rbit	r3, r3
 80026ea:	617b      	str	r3, [r7, #20]
 80026ec:	4b62      	ldr	r3, [pc, #392]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80026ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f0:	2202      	movs	r2, #2
 80026f2:	613a      	str	r2, [r7, #16]
 80026f4:	693a      	ldr	r2, [r7, #16]
 80026f6:	fa92 f2a2 	rbit	r2, r2
 80026fa:	60fa      	str	r2, [r7, #12]
  return result;
 80026fc:	68fa      	ldr	r2, [r7, #12]
 80026fe:	fab2 f282 	clz	r2, r2
 8002702:	b2d2      	uxtb	r2, r2
 8002704:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002708:	b2d2      	uxtb	r2, r2
 800270a:	f002 021f 	and.w	r2, r2, #31
 800270e:	2101      	movs	r1, #1
 8002710:	fa01 f202 	lsl.w	r2, r1, r2
 8002714:	4013      	ands	r3, r2
 8002716:	2b00      	cmp	r3, #0
 8002718:	d0b7      	beq.n	800268a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800271a:	4b57      	ldr	r3, [pc, #348]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800271c:	6a1b      	ldr	r3, [r3, #32]
 800271e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	4954      	ldr	r1, [pc, #336]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002728:	4313      	orrs	r3, r2
 800272a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800272c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002730:	2b01      	cmp	r3, #1
 8002732:	d105      	bne.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002734:	4b50      	ldr	r3, [pc, #320]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002736:	69db      	ldr	r3, [r3, #28]
 8002738:	4a4f      	ldr	r2, [pc, #316]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800273a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800273e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f003 0301 	and.w	r3, r3, #1
 8002748:	2b00      	cmp	r3, #0
 800274a:	d008      	beq.n	800275e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800274c:	4b4a      	ldr	r3, [pc, #296]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800274e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002750:	f023 0203 	bic.w	r2, r3, #3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	4947      	ldr	r1, [pc, #284]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800275a:	4313      	orrs	r3, r2
 800275c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0320 	and.w	r3, r3, #32
 8002766:	2b00      	cmp	r3, #0
 8002768:	d008      	beq.n	800277c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800276a:	4b43      	ldr	r3, [pc, #268]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800276c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276e:	f023 0210 	bic.w	r2, r3, #16
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	68db      	ldr	r3, [r3, #12]
 8002776:	4940      	ldr	r1, [pc, #256]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002778:	4313      	orrs	r3, r2
 800277a:	630b      	str	r3, [r1, #48]	; 0x30
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002784:	2b00      	cmp	r3, #0
 8002786:	d008      	beq.n	800279a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002788:	4b3b      	ldr	r3, [pc, #236]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800278a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800278c:	f023 0220 	bic.w	r2, r3, #32
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	691b      	ldr	r3, [r3, #16]
 8002794:	4938      	ldr	r1, [pc, #224]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002796:	4313      	orrs	r3, r2
 8002798:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d008      	beq.n	80027b8 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80027a6:	4b34      	ldr	r3, [pc, #208]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80027a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027aa:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	695b      	ldr	r3, [r3, #20]
 80027b2:	4931      	ldr	r1, [pc, #196]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80027b4:	4313      	orrs	r3, r2
 80027b6:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d008      	beq.n	80027d6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80027c4:	4b2c      	ldr	r3, [pc, #176]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	69db      	ldr	r3, [r3, #28]
 80027d0:	4929      	ldr	r1, [pc, #164]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80027d2:	4313      	orrs	r3, r2
 80027d4:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d008      	beq.n	80027f4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 80027e2:	4b25      	ldr	r3, [pc, #148]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80027e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027e6:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	699b      	ldr	r3, [r3, #24]
 80027ee:	4922      	ldr	r1, [pc, #136]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80027f0:	4313      	orrs	r3, r2
 80027f2:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d008      	beq.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002800:	4b1d      	ldr	r3, [pc, #116]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002804:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6a1b      	ldr	r3, [r3, #32]
 800280c:	491a      	ldr	r1, [pc, #104]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800280e:	4313      	orrs	r3, r2
 8002810:	630b      	str	r3, [r1, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d008      	beq.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800281e:	4b16      	ldr	r3, [pc, #88]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002822:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800282a:	4913      	ldr	r1, [pc, #76]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800282c:	4313      	orrs	r3, r2
 800282e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d008      	beq.n	800284e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800283c:	4b0e      	ldr	r3, [pc, #56]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800283e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002840:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002848:	490b      	ldr	r1, [pc, #44]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800284a:	4313      	orrs	r3, r2
 800284c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002856:	2b00      	cmp	r3, #0
 8002858:	d008      	beq.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800285a:	4b07      	ldr	r3, [pc, #28]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800285c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800285e:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002866:	4904      	ldr	r1, [pc, #16]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002868:	4313      	orrs	r3, r2
 800286a:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800286c:	2300      	movs	r3, #0
}
 800286e:	4618      	mov	r0, r3
 8002870:	3748      	adds	r7, #72	; 0x48
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	40021000 	.word	0x40021000

0800287c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b082      	sub	sp, #8
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d101      	bne.n	800288e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	e049      	b.n	8002922 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002894:	b2db      	uxtb	r3, r3
 8002896:	2b00      	cmp	r3, #0
 8002898:	d106      	bne.n	80028a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f7fd ffe8 	bl	8000878 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2202      	movs	r2, #2
 80028ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	3304      	adds	r3, #4
 80028b8:	4619      	mov	r1, r3
 80028ba:	4610      	mov	r0, r2
 80028bc:	f000 fd02 	bl	80032c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2201      	movs	r2, #1
 80028c4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2201      	movs	r2, #1
 80028cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2201      	movs	r2, #1
 80028d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2201      	movs	r2, #1
 80028dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2201      	movs	r2, #1
 80028e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2201      	movs	r2, #1
 80028ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2201      	movs	r2, #1
 80028f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2201      	movs	r2, #1
 80028fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2201      	movs	r2, #1
 8002904:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2201      	movs	r2, #1
 800290c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2201      	movs	r2, #1
 8002914:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2201      	movs	r2, #1
 800291c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002920:	2300      	movs	r3, #0
}
 8002922:	4618      	mov	r0, r3
 8002924:	3708      	adds	r7, #8
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
	...

0800292c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800292c:	b480      	push	{r7}
 800292e:	b085      	sub	sp, #20
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800293a:	b2db      	uxtb	r3, r3
 800293c:	2b01      	cmp	r3, #1
 800293e:	d001      	beq.n	8002944 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	e033      	b.n	80029ac <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2202      	movs	r2, #2
 8002948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a19      	ldr	r2, [pc, #100]	; (80029b8 <HAL_TIM_Base_Start+0x8c>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d009      	beq.n	800296a <HAL_TIM_Base_Start+0x3e>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800295e:	d004      	beq.n	800296a <HAL_TIM_Base_Start+0x3e>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a15      	ldr	r2, [pc, #84]	; (80029bc <HAL_TIM_Base_Start+0x90>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d115      	bne.n	8002996 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	689a      	ldr	r2, [r3, #8]
 8002970:	4b13      	ldr	r3, [pc, #76]	; (80029c0 <HAL_TIM_Base_Start+0x94>)
 8002972:	4013      	ands	r3, r2
 8002974:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2b06      	cmp	r3, #6
 800297a:	d015      	beq.n	80029a8 <HAL_TIM_Base_Start+0x7c>
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002982:	d011      	beq.n	80029a8 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f042 0201 	orr.w	r2, r2, #1
 8002992:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002994:	e008      	b.n	80029a8 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f042 0201 	orr.w	r2, r2, #1
 80029a4:	601a      	str	r2, [r3, #0]
 80029a6:	e000      	b.n	80029aa <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029a8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80029aa:	2300      	movs	r3, #0
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3714      	adds	r7, #20
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr
 80029b8:	40012c00 	.word	0x40012c00
 80029bc:	40014000 	.word	0x40014000
 80029c0:	00010007 	.word	0x00010007

080029c4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b082      	sub	sp, #8
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d101      	bne.n	80029d6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e049      	b.n	8002a6a <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d106      	bne.n	80029f0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2200      	movs	r2, #0
 80029e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f000 f841 	bl	8002a72 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2202      	movs	r2, #2
 80029f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	3304      	adds	r3, #4
 8002a00:	4619      	mov	r1, r3
 8002a02:	4610      	mov	r0, r2
 8002a04:	f000 fc5e 	bl	80032c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2201      	movs	r2, #1
 8002a14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2201      	movs	r2, #1
 8002a24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2201      	movs	r2, #1
 8002a34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2201      	movs	r2, #1
 8002a44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2201      	movs	r2, #1
 8002a54:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2201      	movs	r2, #1
 8002a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a68:	2300      	movs	r3, #0
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3708      	adds	r7, #8
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}

08002a72 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8002a72:	b480      	push	{r7}
 8002a74:	b083      	sub	sp, #12
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8002a7a:	bf00      	nop
 8002a7c:	370c      	adds	r7, #12
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr
	...

08002a88 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a92:	2300      	movs	r3, #0
 8002a94:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d104      	bne.n	8002aa6 <HAL_TIM_IC_Start_IT+0x1e>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	e023      	b.n	8002aee <HAL_TIM_IC_Start_IT+0x66>
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	2b04      	cmp	r3, #4
 8002aaa:	d104      	bne.n	8002ab6 <HAL_TIM_IC_Start_IT+0x2e>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002ab2:	b2db      	uxtb	r3, r3
 8002ab4:	e01b      	b.n	8002aee <HAL_TIM_IC_Start_IT+0x66>
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	2b08      	cmp	r3, #8
 8002aba:	d104      	bne.n	8002ac6 <HAL_TIM_IC_Start_IT+0x3e>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	e013      	b.n	8002aee <HAL_TIM_IC_Start_IT+0x66>
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	2b0c      	cmp	r3, #12
 8002aca:	d104      	bne.n	8002ad6 <HAL_TIM_IC_Start_IT+0x4e>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ad2:	b2db      	uxtb	r3, r3
 8002ad4:	e00b      	b.n	8002aee <HAL_TIM_IC_Start_IT+0x66>
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	2b10      	cmp	r3, #16
 8002ada:	d104      	bne.n	8002ae6 <HAL_TIM_IC_Start_IT+0x5e>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	e003      	b.n	8002aee <HAL_TIM_IC_Start_IT+0x66>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d104      	bne.n	8002b00 <HAL_TIM_IC_Start_IT+0x78>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	e013      	b.n	8002b28 <HAL_TIM_IC_Start_IT+0xa0>
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	2b04      	cmp	r3, #4
 8002b04:	d104      	bne.n	8002b10 <HAL_TIM_IC_Start_IT+0x88>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	e00b      	b.n	8002b28 <HAL_TIM_IC_Start_IT+0xa0>
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	2b08      	cmp	r3, #8
 8002b14:	d104      	bne.n	8002b20 <HAL_TIM_IC_Start_IT+0x98>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	e003      	b.n	8002b28 <HAL_TIM_IC_Start_IT+0xa0>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002b2a:	7bbb      	ldrb	r3, [r7, #14]
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	d102      	bne.n	8002b36 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002b30:	7b7b      	ldrb	r3, [r7, #13]
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d001      	beq.n	8002b3a <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e0c9      	b.n	8002cce <HAL_TIM_IC_Start_IT+0x246>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d104      	bne.n	8002b4a <HAL_TIM_IC_Start_IT+0xc2>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2202      	movs	r2, #2
 8002b44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b48:	e023      	b.n	8002b92 <HAL_TIM_IC_Start_IT+0x10a>
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	2b04      	cmp	r3, #4
 8002b4e:	d104      	bne.n	8002b5a <HAL_TIM_IC_Start_IT+0xd2>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2202      	movs	r2, #2
 8002b54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b58:	e01b      	b.n	8002b92 <HAL_TIM_IC_Start_IT+0x10a>
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	2b08      	cmp	r3, #8
 8002b5e:	d104      	bne.n	8002b6a <HAL_TIM_IC_Start_IT+0xe2>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2202      	movs	r2, #2
 8002b64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b68:	e013      	b.n	8002b92 <HAL_TIM_IC_Start_IT+0x10a>
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	2b0c      	cmp	r3, #12
 8002b6e:	d104      	bne.n	8002b7a <HAL_TIM_IC_Start_IT+0xf2>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2202      	movs	r2, #2
 8002b74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002b78:	e00b      	b.n	8002b92 <HAL_TIM_IC_Start_IT+0x10a>
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	2b10      	cmp	r3, #16
 8002b7e:	d104      	bne.n	8002b8a <HAL_TIM_IC_Start_IT+0x102>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2202      	movs	r2, #2
 8002b84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b88:	e003      	b.n	8002b92 <HAL_TIM_IC_Start_IT+0x10a>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2202      	movs	r2, #2
 8002b8e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d104      	bne.n	8002ba2 <HAL_TIM_IC_Start_IT+0x11a>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2202      	movs	r2, #2
 8002b9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ba0:	e013      	b.n	8002bca <HAL_TIM_IC_Start_IT+0x142>
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	2b04      	cmp	r3, #4
 8002ba6:	d104      	bne.n	8002bb2 <HAL_TIM_IC_Start_IT+0x12a>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2202      	movs	r2, #2
 8002bac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002bb0:	e00b      	b.n	8002bca <HAL_TIM_IC_Start_IT+0x142>
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	2b08      	cmp	r3, #8
 8002bb6:	d104      	bne.n	8002bc2 <HAL_TIM_IC_Start_IT+0x13a>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2202      	movs	r2, #2
 8002bbc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002bc0:	e003      	b.n	8002bca <HAL_TIM_IC_Start_IT+0x142>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2202      	movs	r2, #2
 8002bc6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	2b0c      	cmp	r3, #12
 8002bce:	d841      	bhi.n	8002c54 <HAL_TIM_IC_Start_IT+0x1cc>
 8002bd0:	a201      	add	r2, pc, #4	; (adr r2, 8002bd8 <HAL_TIM_IC_Start_IT+0x150>)
 8002bd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bd6:	bf00      	nop
 8002bd8:	08002c0d 	.word	0x08002c0d
 8002bdc:	08002c55 	.word	0x08002c55
 8002be0:	08002c55 	.word	0x08002c55
 8002be4:	08002c55 	.word	0x08002c55
 8002be8:	08002c1f 	.word	0x08002c1f
 8002bec:	08002c55 	.word	0x08002c55
 8002bf0:	08002c55 	.word	0x08002c55
 8002bf4:	08002c55 	.word	0x08002c55
 8002bf8:	08002c31 	.word	0x08002c31
 8002bfc:	08002c55 	.word	0x08002c55
 8002c00:	08002c55 	.word	0x08002c55
 8002c04:	08002c55 	.word	0x08002c55
 8002c08:	08002c43 	.word	0x08002c43
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	68da      	ldr	r2, [r3, #12]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f042 0202 	orr.w	r2, r2, #2
 8002c1a:	60da      	str	r2, [r3, #12]
      break;
 8002c1c:	e01d      	b.n	8002c5a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	68da      	ldr	r2, [r3, #12]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f042 0204 	orr.w	r2, r2, #4
 8002c2c:	60da      	str	r2, [r3, #12]
      break;
 8002c2e:	e014      	b.n	8002c5a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	68da      	ldr	r2, [r3, #12]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f042 0208 	orr.w	r2, r2, #8
 8002c3e:	60da      	str	r2, [r3, #12]
      break;
 8002c40:	e00b      	b.n	8002c5a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	68da      	ldr	r2, [r3, #12]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f042 0210 	orr.w	r2, r2, #16
 8002c50:	60da      	str	r2, [r3, #12]
      break;
 8002c52:	e002      	b.n	8002c5a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	73fb      	strb	r3, [r7, #15]
      break;
 8002c58:	bf00      	nop
  }

  if (status == HAL_OK)
 8002c5a:	7bfb      	ldrb	r3, [r7, #15]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d135      	bne.n	8002ccc <HAL_TIM_IC_Start_IT+0x244>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	2201      	movs	r2, #1
 8002c66:	6839      	ldr	r1, [r7, #0]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f000 fd3f 	bl	80036ec <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a19      	ldr	r2, [pc, #100]	; (8002cd8 <HAL_TIM_IC_Start_IT+0x250>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d009      	beq.n	8002c8c <HAL_TIM_IC_Start_IT+0x204>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c80:	d004      	beq.n	8002c8c <HAL_TIM_IC_Start_IT+0x204>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a15      	ldr	r2, [pc, #84]	; (8002cdc <HAL_TIM_IC_Start_IT+0x254>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d115      	bne.n	8002cb8 <HAL_TIM_IC_Start_IT+0x230>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	689a      	ldr	r2, [r3, #8]
 8002c92:	4b13      	ldr	r3, [pc, #76]	; (8002ce0 <HAL_TIM_IC_Start_IT+0x258>)
 8002c94:	4013      	ands	r3, r2
 8002c96:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c98:	68bb      	ldr	r3, [r7, #8]
 8002c9a:	2b06      	cmp	r3, #6
 8002c9c:	d015      	beq.n	8002cca <HAL_TIM_IC_Start_IT+0x242>
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ca4:	d011      	beq.n	8002cca <HAL_TIM_IC_Start_IT+0x242>
      {
        __HAL_TIM_ENABLE(htim);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f042 0201 	orr.w	r2, r2, #1
 8002cb4:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cb6:	e008      	b.n	8002cca <HAL_TIM_IC_Start_IT+0x242>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f042 0201 	orr.w	r2, r2, #1
 8002cc6:	601a      	str	r2, [r3, #0]
 8002cc8:	e000      	b.n	8002ccc <HAL_TIM_IC_Start_IT+0x244>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cca:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8002ccc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3710      	adds	r7, #16
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	40012c00 	.word	0x40012c00
 8002cdc:	40014000 	.word	0x40014000
 8002ce0:	00010007 	.word	0x00010007

08002ce4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b082      	sub	sp, #8
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	691b      	ldr	r3, [r3, #16]
 8002cf2:	f003 0302 	and.w	r3, r3, #2
 8002cf6:	2b02      	cmp	r3, #2
 8002cf8:	d122      	bne.n	8002d40 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	68db      	ldr	r3, [r3, #12]
 8002d00:	f003 0302 	and.w	r3, r3, #2
 8002d04:	2b02      	cmp	r3, #2
 8002d06:	d11b      	bne.n	8002d40 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f06f 0202 	mvn.w	r2, #2
 8002d10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2201      	movs	r2, #1
 8002d16:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	699b      	ldr	r3, [r3, #24]
 8002d1e:	f003 0303 	and.w	r3, r3, #3
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d003      	beq.n	8002d2e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f7fd fcf0 	bl	800070c <HAL_TIM_IC_CaptureCallback>
 8002d2c:	e005      	b.n	8002d3a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f000 faaa 	bl	8003288 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f000 fab1 	bl	800329c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	691b      	ldr	r3, [r3, #16]
 8002d46:	f003 0304 	and.w	r3, r3, #4
 8002d4a:	2b04      	cmp	r3, #4
 8002d4c:	d122      	bne.n	8002d94 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	68db      	ldr	r3, [r3, #12]
 8002d54:	f003 0304 	and.w	r3, r3, #4
 8002d58:	2b04      	cmp	r3, #4
 8002d5a:	d11b      	bne.n	8002d94 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f06f 0204 	mvn.w	r2, #4
 8002d64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2202      	movs	r2, #2
 8002d6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	699b      	ldr	r3, [r3, #24]
 8002d72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d003      	beq.n	8002d82 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f7fd fcc6 	bl	800070c <HAL_TIM_IC_CaptureCallback>
 8002d80:	e005      	b.n	8002d8e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f000 fa80 	bl	8003288 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	f000 fa87 	bl	800329c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	691b      	ldr	r3, [r3, #16]
 8002d9a:	f003 0308 	and.w	r3, r3, #8
 8002d9e:	2b08      	cmp	r3, #8
 8002da0:	d122      	bne.n	8002de8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	f003 0308 	and.w	r3, r3, #8
 8002dac:	2b08      	cmp	r3, #8
 8002dae:	d11b      	bne.n	8002de8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f06f 0208 	mvn.w	r2, #8
 8002db8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2204      	movs	r2, #4
 8002dbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	69db      	ldr	r3, [r3, #28]
 8002dc6:	f003 0303 	and.w	r3, r3, #3
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d003      	beq.n	8002dd6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f7fd fc9c 	bl	800070c <HAL_TIM_IC_CaptureCallback>
 8002dd4:	e005      	b.n	8002de2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f000 fa56 	bl	8003288 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f000 fa5d 	bl	800329c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2200      	movs	r2, #0
 8002de6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	f003 0310 	and.w	r3, r3, #16
 8002df2:	2b10      	cmp	r3, #16
 8002df4:	d122      	bne.n	8002e3c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	f003 0310 	and.w	r3, r3, #16
 8002e00:	2b10      	cmp	r3, #16
 8002e02:	d11b      	bne.n	8002e3c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f06f 0210 	mvn.w	r2, #16
 8002e0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2208      	movs	r2, #8
 8002e12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	69db      	ldr	r3, [r3, #28]
 8002e1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d003      	beq.n	8002e2a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e22:	6878      	ldr	r0, [r7, #4]
 8002e24:	f7fd fc72 	bl	800070c <HAL_TIM_IC_CaptureCallback>
 8002e28:	e005      	b.n	8002e36 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f000 fa2c 	bl	8003288 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e30:	6878      	ldr	r0, [r7, #4]
 8002e32:	f000 fa33 	bl	800329c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	691b      	ldr	r3, [r3, #16]
 8002e42:	f003 0301 	and.w	r3, r3, #1
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d10e      	bne.n	8002e68 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	f003 0301 	and.w	r3, r3, #1
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d107      	bne.n	8002e68 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f06f 0201 	mvn.w	r2, #1
 8002e60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	f000 fa06 	bl	8003274 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	691b      	ldr	r3, [r3, #16]
 8002e6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e72:	2b80      	cmp	r3, #128	; 0x80
 8002e74:	d10e      	bne.n	8002e94 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e80:	2b80      	cmp	r3, #128	; 0x80
 8002e82:	d107      	bne.n	8002e94 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002e8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f000 fcc2 	bl	8003818 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	691b      	ldr	r3, [r3, #16]
 8002e9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ea2:	d10e      	bne.n	8002ec2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eae:	2b80      	cmp	r3, #128	; 0x80
 8002eb0:	d107      	bne.n	8002ec2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002eba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002ebc:	6878      	ldr	r0, [r7, #4]
 8002ebe:	f000 fcb5 	bl	800382c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	691b      	ldr	r3, [r3, #16]
 8002ec8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ecc:	2b40      	cmp	r3, #64	; 0x40
 8002ece:	d10e      	bne.n	8002eee <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eda:	2b40      	cmp	r3, #64	; 0x40
 8002edc:	d107      	bne.n	8002eee <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002ee6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ee8:	6878      	ldr	r0, [r7, #4]
 8002eea:	f000 f9e1 	bl	80032b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	691b      	ldr	r3, [r3, #16]
 8002ef4:	f003 0320 	and.w	r3, r3, #32
 8002ef8:	2b20      	cmp	r3, #32
 8002efa:	d10e      	bne.n	8002f1a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	68db      	ldr	r3, [r3, #12]
 8002f02:	f003 0320 	and.w	r3, r3, #32
 8002f06:	2b20      	cmp	r3, #32
 8002f08:	d107      	bne.n	8002f1a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f06f 0220 	mvn.w	r2, #32
 8002f12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	f000 fc75 	bl	8003804 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f1a:	bf00      	nop
 8002f1c:	3708      	adds	r7, #8
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}

08002f22 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002f22:	b580      	push	{r7, lr}
 8002f24:	b086      	sub	sp, #24
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	60f8      	str	r0, [r7, #12]
 8002f2a:	60b9      	str	r1, [r7, #8]
 8002f2c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d101      	bne.n	8002f40 <HAL_TIM_IC_ConfigChannel+0x1e>
 8002f3c:	2302      	movs	r3, #2
 8002f3e:	e088      	b.n	8003052 <HAL_TIM_IC_ConfigChannel+0x130>
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2201      	movs	r2, #1
 8002f44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d11b      	bne.n	8002f86 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	6818      	ldr	r0, [r3, #0]
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	6819      	ldr	r1, [r3, #0]
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	685a      	ldr	r2, [r3, #4]
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	68db      	ldr	r3, [r3, #12]
 8002f5e:	f000 fa1f 	bl	80033a0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	699a      	ldr	r2, [r3, #24]
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f022 020c 	bic.w	r2, r2, #12
 8002f70:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	6999      	ldr	r1, [r3, #24]
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	689a      	ldr	r2, [r3, #8]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	430a      	orrs	r2, r1
 8002f82:	619a      	str	r2, [r3, #24]
 8002f84:	e060      	b.n	8003048 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2b04      	cmp	r3, #4
 8002f8a:	d11c      	bne.n	8002fc6 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	6818      	ldr	r0, [r3, #0]
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	6819      	ldr	r1, [r3, #0]
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	685a      	ldr	r2, [r3, #4]
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	f000 fa85 	bl	80034aa <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	699a      	ldr	r2, [r3, #24]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002fae:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	6999      	ldr	r1, [r3, #24]
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	021a      	lsls	r2, r3, #8
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	430a      	orrs	r2, r1
 8002fc2:	619a      	str	r2, [r3, #24]
 8002fc4:	e040      	b.n	8003048 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2b08      	cmp	r3, #8
 8002fca:	d11b      	bne.n	8003004 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	6818      	ldr	r0, [r3, #0]
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	6819      	ldr	r1, [r3, #0]
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	685a      	ldr	r2, [r3, #4]
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	f000 fad2 	bl	8003584 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	69da      	ldr	r2, [r3, #28]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f022 020c 	bic.w	r2, r2, #12
 8002fee:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	69d9      	ldr	r1, [r3, #28]
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	689a      	ldr	r2, [r3, #8]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	430a      	orrs	r2, r1
 8003000:	61da      	str	r2, [r3, #28]
 8003002:	e021      	b.n	8003048 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2b0c      	cmp	r3, #12
 8003008:	d11c      	bne.n	8003044 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	6818      	ldr	r0, [r3, #0]
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	6819      	ldr	r1, [r3, #0]
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	685a      	ldr	r2, [r3, #4]
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	68db      	ldr	r3, [r3, #12]
 800301a:	f000 faef 	bl	80035fc <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	69da      	ldr	r2, [r3, #28]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800302c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	69d9      	ldr	r1, [r3, #28]
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	021a      	lsls	r2, r3, #8
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	430a      	orrs	r2, r1
 8003040:	61da      	str	r2, [r3, #28]
 8003042:	e001      	b.n	8003048 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2200      	movs	r2, #0
 800304c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003050:	7dfb      	ldrb	r3, [r7, #23]
}
 8003052:	4618      	mov	r0, r3
 8003054:	3718      	adds	r7, #24
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}

0800305a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800305a:	b580      	push	{r7, lr}
 800305c:	b084      	sub	sp, #16
 800305e:	af00      	add	r7, sp, #0
 8003060:	6078      	str	r0, [r7, #4]
 8003062:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003064:	2300      	movs	r3, #0
 8003066:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800306e:	2b01      	cmp	r3, #1
 8003070:	d101      	bne.n	8003076 <HAL_TIM_ConfigClockSource+0x1c>
 8003072:	2302      	movs	r3, #2
 8003074:	e0b6      	b.n	80031e4 <HAL_TIM_ConfigClockSource+0x18a>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2201      	movs	r2, #1
 800307a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2202      	movs	r2, #2
 8003082:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003094:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003098:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80030a0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	68ba      	ldr	r2, [r7, #8]
 80030a8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030b2:	d03e      	beq.n	8003132 <HAL_TIM_ConfigClockSource+0xd8>
 80030b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030b8:	f200 8087 	bhi.w	80031ca <HAL_TIM_ConfigClockSource+0x170>
 80030bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030c0:	f000 8086 	beq.w	80031d0 <HAL_TIM_ConfigClockSource+0x176>
 80030c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030c8:	d87f      	bhi.n	80031ca <HAL_TIM_ConfigClockSource+0x170>
 80030ca:	2b70      	cmp	r3, #112	; 0x70
 80030cc:	d01a      	beq.n	8003104 <HAL_TIM_ConfigClockSource+0xaa>
 80030ce:	2b70      	cmp	r3, #112	; 0x70
 80030d0:	d87b      	bhi.n	80031ca <HAL_TIM_ConfigClockSource+0x170>
 80030d2:	2b60      	cmp	r3, #96	; 0x60
 80030d4:	d050      	beq.n	8003178 <HAL_TIM_ConfigClockSource+0x11e>
 80030d6:	2b60      	cmp	r3, #96	; 0x60
 80030d8:	d877      	bhi.n	80031ca <HAL_TIM_ConfigClockSource+0x170>
 80030da:	2b50      	cmp	r3, #80	; 0x50
 80030dc:	d03c      	beq.n	8003158 <HAL_TIM_ConfigClockSource+0xfe>
 80030de:	2b50      	cmp	r3, #80	; 0x50
 80030e0:	d873      	bhi.n	80031ca <HAL_TIM_ConfigClockSource+0x170>
 80030e2:	2b40      	cmp	r3, #64	; 0x40
 80030e4:	d058      	beq.n	8003198 <HAL_TIM_ConfigClockSource+0x13e>
 80030e6:	2b40      	cmp	r3, #64	; 0x40
 80030e8:	d86f      	bhi.n	80031ca <HAL_TIM_ConfigClockSource+0x170>
 80030ea:	2b30      	cmp	r3, #48	; 0x30
 80030ec:	d064      	beq.n	80031b8 <HAL_TIM_ConfigClockSource+0x15e>
 80030ee:	2b30      	cmp	r3, #48	; 0x30
 80030f0:	d86b      	bhi.n	80031ca <HAL_TIM_ConfigClockSource+0x170>
 80030f2:	2b20      	cmp	r3, #32
 80030f4:	d060      	beq.n	80031b8 <HAL_TIM_ConfigClockSource+0x15e>
 80030f6:	2b20      	cmp	r3, #32
 80030f8:	d867      	bhi.n	80031ca <HAL_TIM_ConfigClockSource+0x170>
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d05c      	beq.n	80031b8 <HAL_TIM_ConfigClockSource+0x15e>
 80030fe:	2b10      	cmp	r3, #16
 8003100:	d05a      	beq.n	80031b8 <HAL_TIM_ConfigClockSource+0x15e>
 8003102:	e062      	b.n	80031ca <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6818      	ldr	r0, [r3, #0]
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	6899      	ldr	r1, [r3, #8]
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	685a      	ldr	r2, [r3, #4]
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	f000 faca 	bl	80036ac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003126:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	68ba      	ldr	r2, [r7, #8]
 800312e:	609a      	str	r2, [r3, #8]
      break;
 8003130:	e04f      	b.n	80031d2 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6818      	ldr	r0, [r3, #0]
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	6899      	ldr	r1, [r3, #8]
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	685a      	ldr	r2, [r3, #4]
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	f000 fab3 	bl	80036ac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	689a      	ldr	r2, [r3, #8]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003154:	609a      	str	r2, [r3, #8]
      break;
 8003156:	e03c      	b.n	80031d2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6818      	ldr	r0, [r3, #0]
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	6859      	ldr	r1, [r3, #4]
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	68db      	ldr	r3, [r3, #12]
 8003164:	461a      	mov	r2, r3
 8003166:	f000 f971 	bl	800344c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	2150      	movs	r1, #80	; 0x50
 8003170:	4618      	mov	r0, r3
 8003172:	f000 fa80 	bl	8003676 <TIM_ITRx_SetConfig>
      break;
 8003176:	e02c      	b.n	80031d2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6818      	ldr	r0, [r3, #0]
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	6859      	ldr	r1, [r3, #4]
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	461a      	mov	r2, r3
 8003186:	f000 f9cd 	bl	8003524 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	2160      	movs	r1, #96	; 0x60
 8003190:	4618      	mov	r0, r3
 8003192:	f000 fa70 	bl	8003676 <TIM_ITRx_SetConfig>
      break;
 8003196:	e01c      	b.n	80031d2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6818      	ldr	r0, [r3, #0]
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	6859      	ldr	r1, [r3, #4]
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	68db      	ldr	r3, [r3, #12]
 80031a4:	461a      	mov	r2, r3
 80031a6:	f000 f951 	bl	800344c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	2140      	movs	r1, #64	; 0x40
 80031b0:	4618      	mov	r0, r3
 80031b2:	f000 fa60 	bl	8003676 <TIM_ITRx_SetConfig>
      break;
 80031b6:	e00c      	b.n	80031d2 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4619      	mov	r1, r3
 80031c2:	4610      	mov	r0, r2
 80031c4:	f000 fa57 	bl	8003676 <TIM_ITRx_SetConfig>
      break;
 80031c8:	e003      	b.n	80031d2 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	73fb      	strb	r3, [r7, #15]
      break;
 80031ce:	e000      	b.n	80031d2 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80031d0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2201      	movs	r2, #1
 80031d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2200      	movs	r2, #0
 80031de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80031e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3710      	adds	r7, #16
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}

080031ec <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b085      	sub	sp, #20
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80031f6:	2300      	movs	r3, #0
 80031f8:	60fb      	str	r3, [r7, #12]
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	2b0c      	cmp	r3, #12
 80031fe:	d831      	bhi.n	8003264 <HAL_TIM_ReadCapturedValue+0x78>
 8003200:	a201      	add	r2, pc, #4	; (adr r2, 8003208 <HAL_TIM_ReadCapturedValue+0x1c>)
 8003202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003206:	bf00      	nop
 8003208:	0800323d 	.word	0x0800323d
 800320c:	08003265 	.word	0x08003265
 8003210:	08003265 	.word	0x08003265
 8003214:	08003265 	.word	0x08003265
 8003218:	08003247 	.word	0x08003247
 800321c:	08003265 	.word	0x08003265
 8003220:	08003265 	.word	0x08003265
 8003224:	08003265 	.word	0x08003265
 8003228:	08003251 	.word	0x08003251
 800322c:	08003265 	.word	0x08003265
 8003230:	08003265 	.word	0x08003265
 8003234:	08003265 	.word	0x08003265
 8003238:	0800325b 	.word	0x0800325b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003242:	60fb      	str	r3, [r7, #12]

      break;
 8003244:	e00f      	b.n	8003266 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800324c:	60fb      	str	r3, [r7, #12]

      break;
 800324e:	e00a      	b.n	8003266 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003256:	60fb      	str	r3, [r7, #12]

      break;
 8003258:	e005      	b.n	8003266 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003260:	60fb      	str	r3, [r7, #12]

      break;
 8003262:	e000      	b.n	8003266 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003264:	bf00      	nop
  }

  return tmpreg;
 8003266:	68fb      	ldr	r3, [r7, #12]
}
 8003268:	4618      	mov	r0, r3
 800326a:	3714      	adds	r7, #20
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800327c:	bf00      	nop
 800327e:	370c      	adds	r7, #12
 8003280:	46bd      	mov	sp, r7
 8003282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003286:	4770      	bx	lr

08003288 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003290:	bf00      	nop
 8003292:	370c      	adds	r7, #12
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr

0800329c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80032a4:	bf00      	nop
 80032a6:	370c      	adds	r7, #12
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr

080032b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80032b8:	bf00      	nop
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr

080032c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b085      	sub	sp, #20
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a2e      	ldr	r2, [pc, #184]	; (8003390 <TIM_Base_SetConfig+0xcc>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d003      	beq.n	80032e4 <TIM_Base_SetConfig+0x20>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032e2:	d108      	bne.n	80032f6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	68fa      	ldr	r2, [r7, #12]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	4a25      	ldr	r2, [pc, #148]	; (8003390 <TIM_Base_SetConfig+0xcc>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d00f      	beq.n	800331e <TIM_Base_SetConfig+0x5a>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003304:	d00b      	beq.n	800331e <TIM_Base_SetConfig+0x5a>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	4a22      	ldr	r2, [pc, #136]	; (8003394 <TIM_Base_SetConfig+0xd0>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d007      	beq.n	800331e <TIM_Base_SetConfig+0x5a>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4a21      	ldr	r2, [pc, #132]	; (8003398 <TIM_Base_SetConfig+0xd4>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d003      	beq.n	800331e <TIM_Base_SetConfig+0x5a>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4a20      	ldr	r2, [pc, #128]	; (800339c <TIM_Base_SetConfig+0xd8>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d108      	bne.n	8003330 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003324:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	68fa      	ldr	r2, [r7, #12]
 800332c:	4313      	orrs	r3, r2
 800332e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	695b      	ldr	r3, [r3, #20]
 800333a:	4313      	orrs	r3, r2
 800333c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	68fa      	ldr	r2, [r7, #12]
 8003342:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	689a      	ldr	r2, [r3, #8]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	4a0e      	ldr	r2, [pc, #56]	; (8003390 <TIM_Base_SetConfig+0xcc>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d00b      	beq.n	8003374 <TIM_Base_SetConfig+0xb0>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	4a0d      	ldr	r2, [pc, #52]	; (8003394 <TIM_Base_SetConfig+0xd0>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d007      	beq.n	8003374 <TIM_Base_SetConfig+0xb0>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	4a0c      	ldr	r2, [pc, #48]	; (8003398 <TIM_Base_SetConfig+0xd4>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d003      	beq.n	8003374 <TIM_Base_SetConfig+0xb0>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	4a0b      	ldr	r2, [pc, #44]	; (800339c <TIM_Base_SetConfig+0xd8>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d103      	bne.n	800337c <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	691a      	ldr	r2, [r3, #16]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2201      	movs	r2, #1
 8003380:	615a      	str	r2, [r3, #20]
}
 8003382:	bf00      	nop
 8003384:	3714      	adds	r7, #20
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop
 8003390:	40012c00 	.word	0x40012c00
 8003394:	40014000 	.word	0x40014000
 8003398:	40014400 	.word	0x40014400
 800339c:	40014800 	.word	0x40014800

080033a0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b087      	sub	sp, #28
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	60b9      	str	r1, [r7, #8]
 80033aa:	607a      	str	r2, [r7, #4]
 80033ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	6a1b      	ldr	r3, [r3, #32]
 80033b2:	f023 0201 	bic.w	r2, r3, #1
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	699b      	ldr	r3, [r3, #24]
 80033be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6a1b      	ldr	r3, [r3, #32]
 80033c4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	4a1e      	ldr	r2, [pc, #120]	; (8003444 <TIM_TI1_SetConfig+0xa4>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d007      	beq.n	80033de <TIM_TI1_SetConfig+0x3e>
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033d4:	d003      	beq.n	80033de <TIM_TI1_SetConfig+0x3e>
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	4a1b      	ldr	r2, [pc, #108]	; (8003448 <TIM_TI1_SetConfig+0xa8>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d101      	bne.n	80033e2 <TIM_TI1_SetConfig+0x42>
 80033de:	2301      	movs	r3, #1
 80033e0:	e000      	b.n	80033e4 <TIM_TI1_SetConfig+0x44>
 80033e2:	2300      	movs	r3, #0
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d008      	beq.n	80033fa <TIM_TI1_SetConfig+0x5a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	f023 0303 	bic.w	r3, r3, #3
 80033ee:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80033f0:	697a      	ldr	r2, [r7, #20]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	617b      	str	r3, [r7, #20]
 80033f8:	e003      	b.n	8003402 <TIM_TI1_SetConfig+0x62>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	f043 0301 	orr.w	r3, r3, #1
 8003400:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003408:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	011b      	lsls	r3, r3, #4
 800340e:	b2db      	uxtb	r3, r3
 8003410:	697a      	ldr	r2, [r7, #20]
 8003412:	4313      	orrs	r3, r2
 8003414:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	f023 030a 	bic.w	r3, r3, #10
 800341c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	f003 030a 	and.w	r3, r3, #10
 8003424:	693a      	ldr	r2, [r7, #16]
 8003426:	4313      	orrs	r3, r2
 8003428:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	697a      	ldr	r2, [r7, #20]
 800342e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	693a      	ldr	r2, [r7, #16]
 8003434:	621a      	str	r2, [r3, #32]
}
 8003436:	bf00      	nop
 8003438:	371c      	adds	r7, #28
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr
 8003442:	bf00      	nop
 8003444:	40012c00 	.word	0x40012c00
 8003448:	40014000 	.word	0x40014000

0800344c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800344c:	b480      	push	{r7}
 800344e:	b087      	sub	sp, #28
 8003450:	af00      	add	r7, sp, #0
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	60b9      	str	r1, [r7, #8]
 8003456:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	6a1b      	ldr	r3, [r3, #32]
 800345c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	6a1b      	ldr	r3, [r3, #32]
 8003462:	f023 0201 	bic.w	r2, r3, #1
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	699b      	ldr	r3, [r3, #24]
 800346e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003476:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	011b      	lsls	r3, r3, #4
 800347c:	693a      	ldr	r2, [r7, #16]
 800347e:	4313      	orrs	r3, r2
 8003480:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	f023 030a 	bic.w	r3, r3, #10
 8003488:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800348a:	697a      	ldr	r2, [r7, #20]
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	4313      	orrs	r3, r2
 8003490:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	693a      	ldr	r2, [r7, #16]
 8003496:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	697a      	ldr	r2, [r7, #20]
 800349c:	621a      	str	r2, [r3, #32]
}
 800349e:	bf00      	nop
 80034a0:	371c      	adds	r7, #28
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr

080034aa <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80034aa:	b480      	push	{r7}
 80034ac:	b087      	sub	sp, #28
 80034ae:	af00      	add	r7, sp, #0
 80034b0:	60f8      	str	r0, [r7, #12]
 80034b2:	60b9      	str	r1, [r7, #8]
 80034b4:	607a      	str	r2, [r7, #4]
 80034b6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	6a1b      	ldr	r3, [r3, #32]
 80034bc:	f023 0210 	bic.w	r2, r3, #16
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	699b      	ldr	r3, [r3, #24]
 80034c8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	6a1b      	ldr	r3, [r3, #32]
 80034ce:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034d6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	021b      	lsls	r3, r3, #8
 80034dc:	697a      	ldr	r2, [r7, #20]
 80034de:	4313      	orrs	r3, r2
 80034e0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80034e8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	031b      	lsls	r3, r3, #12
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	697a      	ldr	r2, [r7, #20]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80034fc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	011b      	lsls	r3, r3, #4
 8003502:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8003506:	693a      	ldr	r2, [r7, #16]
 8003508:	4313      	orrs	r3, r2
 800350a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	697a      	ldr	r2, [r7, #20]
 8003510:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	693a      	ldr	r2, [r7, #16]
 8003516:	621a      	str	r2, [r3, #32]
}
 8003518:	bf00      	nop
 800351a:	371c      	adds	r7, #28
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr

08003524 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003524:	b480      	push	{r7}
 8003526:	b087      	sub	sp, #28
 8003528:	af00      	add	r7, sp, #0
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	60b9      	str	r1, [r7, #8]
 800352e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6a1b      	ldr	r3, [r3, #32]
 8003534:	f023 0210 	bic.w	r2, r3, #16
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	699b      	ldr	r3, [r3, #24]
 8003540:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	6a1b      	ldr	r3, [r3, #32]
 8003546:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800354e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	031b      	lsls	r3, r3, #12
 8003554:	697a      	ldr	r2, [r7, #20]
 8003556:	4313      	orrs	r3, r2
 8003558:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003560:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	011b      	lsls	r3, r3, #4
 8003566:	693a      	ldr	r2, [r7, #16]
 8003568:	4313      	orrs	r3, r2
 800356a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	697a      	ldr	r2, [r7, #20]
 8003570:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	693a      	ldr	r2, [r7, #16]
 8003576:	621a      	str	r2, [r3, #32]
}
 8003578:	bf00      	nop
 800357a:	371c      	adds	r7, #28
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr

08003584 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003584:	b480      	push	{r7}
 8003586:	b087      	sub	sp, #28
 8003588:	af00      	add	r7, sp, #0
 800358a:	60f8      	str	r0, [r7, #12]
 800358c:	60b9      	str	r1, [r7, #8]
 800358e:	607a      	str	r2, [r7, #4]
 8003590:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	6a1b      	ldr	r3, [r3, #32]
 8003596:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	69db      	ldr	r3, [r3, #28]
 80035a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6a1b      	ldr	r3, [r3, #32]
 80035a8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	f023 0303 	bic.w	r3, r3, #3
 80035b0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80035b2:	697a      	ldr	r2, [r7, #20]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80035c0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	011b      	lsls	r3, r3, #4
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	697a      	ldr	r2, [r7, #20]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80035d4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	021b      	lsls	r3, r3, #8
 80035da:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80035de:	693a      	ldr	r2, [r7, #16]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	697a      	ldr	r2, [r7, #20]
 80035e8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	693a      	ldr	r2, [r7, #16]
 80035ee:	621a      	str	r2, [r3, #32]
}
 80035f0:	bf00      	nop
 80035f2:	371c      	adds	r7, #28
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr

080035fc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b087      	sub	sp, #28
 8003600:	af00      	add	r7, sp, #0
 8003602:	60f8      	str	r0, [r7, #12]
 8003604:	60b9      	str	r1, [r7, #8]
 8003606:	607a      	str	r2, [r7, #4]
 8003608:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	6a1b      	ldr	r3, [r3, #32]
 800360e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	69db      	ldr	r3, [r3, #28]
 800361a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	6a1b      	ldr	r3, [r3, #32]
 8003620:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003628:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	021b      	lsls	r3, r3, #8
 800362e:	697a      	ldr	r2, [r7, #20]
 8003630:	4313      	orrs	r3, r2
 8003632:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800363a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	031b      	lsls	r3, r3, #12
 8003640:	b29b      	uxth	r3, r3
 8003642:	697a      	ldr	r2, [r7, #20]
 8003644:	4313      	orrs	r3, r2
 8003646:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800364e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	031b      	lsls	r3, r3, #12
 8003654:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8003658:	693a      	ldr	r2, [r7, #16]
 800365a:	4313      	orrs	r3, r2
 800365c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	697a      	ldr	r2, [r7, #20]
 8003662:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	693a      	ldr	r2, [r7, #16]
 8003668:	621a      	str	r2, [r3, #32]
}
 800366a:	bf00      	nop
 800366c:	371c      	adds	r7, #28
 800366e:	46bd      	mov	sp, r7
 8003670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003674:	4770      	bx	lr

08003676 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003676:	b480      	push	{r7}
 8003678:	b085      	sub	sp, #20
 800367a:	af00      	add	r7, sp, #0
 800367c:	6078      	str	r0, [r7, #4]
 800367e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800368c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800368e:	683a      	ldr	r2, [r7, #0]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	4313      	orrs	r3, r2
 8003694:	f043 0307 	orr.w	r3, r3, #7
 8003698:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	68fa      	ldr	r2, [r7, #12]
 800369e:	609a      	str	r2, [r3, #8]
}
 80036a0:	bf00      	nop
 80036a2:	3714      	adds	r7, #20
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr

080036ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b087      	sub	sp, #28
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	60f8      	str	r0, [r7, #12]
 80036b4:	60b9      	str	r1, [r7, #8]
 80036b6:	607a      	str	r2, [r7, #4]
 80036b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80036c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	021a      	lsls	r2, r3, #8
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	431a      	orrs	r2, r3
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	4313      	orrs	r3, r2
 80036d4:	697a      	ldr	r2, [r7, #20]
 80036d6:	4313      	orrs	r3, r2
 80036d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	697a      	ldr	r2, [r7, #20]
 80036de:	609a      	str	r2, [r3, #8]
}
 80036e0:	bf00      	nop
 80036e2:	371c      	adds	r7, #28
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr

080036ec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b087      	sub	sp, #28
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	60f8      	str	r0, [r7, #12]
 80036f4:	60b9      	str	r1, [r7, #8]
 80036f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	f003 031f 	and.w	r3, r3, #31
 80036fe:	2201      	movs	r2, #1
 8003700:	fa02 f303 	lsl.w	r3, r2, r3
 8003704:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	6a1a      	ldr	r2, [r3, #32]
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	43db      	mvns	r3, r3
 800370e:	401a      	ands	r2, r3
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6a1a      	ldr	r2, [r3, #32]
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	f003 031f 	and.w	r3, r3, #31
 800371e:	6879      	ldr	r1, [r7, #4]
 8003720:	fa01 f303 	lsl.w	r3, r1, r3
 8003724:	431a      	orrs	r2, r3
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	621a      	str	r2, [r3, #32]
}
 800372a:	bf00      	nop
 800372c:	371c      	adds	r7, #28
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr
	...

08003738 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003738:	b480      	push	{r7}
 800373a:	b085      	sub	sp, #20
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003748:	2b01      	cmp	r3, #1
 800374a:	d101      	bne.n	8003750 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800374c:	2302      	movs	r3, #2
 800374e:	e04f      	b.n	80037f0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2201      	movs	r2, #1
 8003754:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2202      	movs	r2, #2
 800375c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a21      	ldr	r2, [pc, #132]	; (80037fc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d108      	bne.n	800378c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003780:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	68fa      	ldr	r2, [r7, #12]
 8003788:	4313      	orrs	r3, r2
 800378a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003792:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	68fa      	ldr	r2, [r7, #12]
 800379a:	4313      	orrs	r3, r2
 800379c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	68fa      	ldr	r2, [r7, #12]
 80037a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a14      	ldr	r2, [pc, #80]	; (80037fc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d009      	beq.n	80037c4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037b8:	d004      	beq.n	80037c4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a10      	ldr	r2, [pc, #64]	; (8003800 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d10c      	bne.n	80037de <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80037ca:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	68ba      	ldr	r2, [r7, #8]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	68ba      	ldr	r2, [r7, #8]
 80037dc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2201      	movs	r2, #1
 80037e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80037ee:	2300      	movs	r3, #0
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3714      	adds	r7, #20
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr
 80037fc:	40012c00 	.word	0x40012c00
 8003800:	40014000 	.word	0x40014000

08003804 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800380c:	bf00      	nop
 800380e:	370c      	adds	r7, #12
 8003810:	46bd      	mov	sp, r7
 8003812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003816:	4770      	bx	lr

08003818 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003818:	b480      	push	{r7}
 800381a:	b083      	sub	sp, #12
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003820:	bf00      	nop
 8003822:	370c      	adds	r7, #12
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr

0800382c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800382c:	b480      	push	{r7}
 800382e:	b083      	sub	sp, #12
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003834:	bf00      	nop
 8003836:	370c      	adds	r7, #12
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr

08003840 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d101      	bne.n	8003852 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e040      	b.n	80038d4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003856:	2b00      	cmp	r3, #0
 8003858:	d106      	bne.n	8003868 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f7fd f864 	bl	8000930 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2224      	movs	r2, #36	; 0x24
 800386c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f022 0201 	bic.w	r2, r2, #1
 800387c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800387e:	6878      	ldr	r0, [r7, #4]
 8003880:	f000 fbbe 	bl	8004000 <UART_SetConfig>
 8003884:	4603      	mov	r3, r0
 8003886:	2b01      	cmp	r3, #1
 8003888:	d101      	bne.n	800388e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e022      	b.n	80038d4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003892:	2b00      	cmp	r3, #0
 8003894:	d002      	beq.n	800389c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f000 fce8 	bl	800426c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	685a      	ldr	r2, [r3, #4]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80038aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	689a      	ldr	r2, [r3, #8]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80038ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f042 0201 	orr.w	r2, r2, #1
 80038ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80038cc:	6878      	ldr	r0, [r7, #4]
 80038ce:	f000 fd6f 	bl	80043b0 <UART_CheckIdleState>
 80038d2:	4603      	mov	r3, r0
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	3708      	adds	r7, #8
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}

080038dc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b08a      	sub	sp, #40	; 0x28
 80038e0:	af02      	add	r7, sp, #8
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	60b9      	str	r1, [r7, #8]
 80038e6:	603b      	str	r3, [r7, #0]
 80038e8:	4613      	mov	r3, r2
 80038ea:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80038f0:	2b20      	cmp	r3, #32
 80038f2:	f040 8082 	bne.w	80039fa <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d002      	beq.n	8003902 <HAL_UART_Transmit+0x26>
 80038fc:	88fb      	ldrh	r3, [r7, #6]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d101      	bne.n	8003906 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	e07a      	b.n	80039fc <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800390c:	2b01      	cmp	r3, #1
 800390e:	d101      	bne.n	8003914 <HAL_UART_Transmit+0x38>
 8003910:	2302      	movs	r3, #2
 8003912:	e073      	b.n	80039fc <HAL_UART_Transmit+0x120>
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2201      	movs	r2, #1
 8003918:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2200      	movs	r2, #0
 8003920:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2221      	movs	r2, #33	; 0x21
 8003928:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800392a:	f7fd f955 	bl	8000bd8 <HAL_GetTick>
 800392e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	88fa      	ldrh	r2, [r7, #6]
 8003934:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	88fa      	ldrh	r2, [r7, #6]
 800393c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003948:	d108      	bne.n	800395c <HAL_UART_Transmit+0x80>
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	691b      	ldr	r3, [r3, #16]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d104      	bne.n	800395c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003952:	2300      	movs	r3, #0
 8003954:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	61bb      	str	r3, [r7, #24]
 800395a:	e003      	b.n	8003964 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003960:	2300      	movs	r3, #0
 8003962:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2200      	movs	r2, #0
 8003968:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800396c:	e02d      	b.n	80039ca <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	9300      	str	r3, [sp, #0]
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	2200      	movs	r2, #0
 8003976:	2180      	movs	r1, #128	; 0x80
 8003978:	68f8      	ldr	r0, [r7, #12]
 800397a:	f000 fd62 	bl	8004442 <UART_WaitOnFlagUntilTimeout>
 800397e:	4603      	mov	r3, r0
 8003980:	2b00      	cmp	r3, #0
 8003982:	d001      	beq.n	8003988 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003984:	2303      	movs	r3, #3
 8003986:	e039      	b.n	80039fc <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8003988:	69fb      	ldr	r3, [r7, #28]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d10b      	bne.n	80039a6 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800398e:	69bb      	ldr	r3, [r7, #24]
 8003990:	881a      	ldrh	r2, [r3, #0]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800399a:	b292      	uxth	r2, r2
 800399c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800399e:	69bb      	ldr	r3, [r7, #24]
 80039a0:	3302      	adds	r3, #2
 80039a2:	61bb      	str	r3, [r7, #24]
 80039a4:	e008      	b.n	80039b8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	781a      	ldrb	r2, [r3, #0]
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	b292      	uxth	r2, r2
 80039b0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	3301      	adds	r3, #1
 80039b6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80039be:	b29b      	uxth	r3, r3
 80039c0:	3b01      	subs	r3, #1
 80039c2:	b29a      	uxth	r2, r3
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80039d0:	b29b      	uxth	r3, r3
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d1cb      	bne.n	800396e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	9300      	str	r3, [sp, #0]
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	2200      	movs	r2, #0
 80039de:	2140      	movs	r1, #64	; 0x40
 80039e0:	68f8      	ldr	r0, [r7, #12]
 80039e2:	f000 fd2e 	bl	8004442 <UART_WaitOnFlagUntilTimeout>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d001      	beq.n	80039f0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80039ec:	2303      	movs	r3, #3
 80039ee:	e005      	b.n	80039fc <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2220      	movs	r2, #32
 80039f4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80039f6:	2300      	movs	r3, #0
 80039f8:	e000      	b.n	80039fc <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80039fa:	2302      	movs	r3, #2
  }
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	3720      	adds	r7, #32
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}

08003a04 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b0ba      	sub	sp, #232	; 0xe8
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	69db      	ldr	r3, [r3, #28]
 8003a12:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003a2a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8003a2e:	f640 030f 	movw	r3, #2063	; 0x80f
 8003a32:	4013      	ands	r3, r2
 8003a34:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8003a38:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d115      	bne.n	8003a6c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003a40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a44:	f003 0320 	and.w	r3, r3, #32
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d00f      	beq.n	8003a6c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003a4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a50:	f003 0320 	and.w	r3, r3, #32
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d009      	beq.n	8003a6c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	f000 82a3 	beq.w	8003fa8 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	4798      	blx	r3
      }
      return;
 8003a6a:	e29d      	b.n	8003fa8 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003a6c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	f000 8117 	beq.w	8003ca4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003a76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d106      	bne.n	8003a90 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003a82:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003a86:	4b85      	ldr	r3, [pc, #532]	; (8003c9c <HAL_UART_IRQHandler+0x298>)
 8003a88:	4013      	ands	r3, r2
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	f000 810a 	beq.w	8003ca4 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003a90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a94:	f003 0301 	and.w	r3, r3, #1
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d011      	beq.n	8003ac0 <HAL_UART_IRQHandler+0xbc>
 8003a9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003aa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d00b      	beq.n	8003ac0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	2201      	movs	r2, #1
 8003aae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ab6:	f043 0201 	orr.w	r2, r3, #1
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003ac0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ac4:	f003 0302 	and.w	r3, r3, #2
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d011      	beq.n	8003af0 <HAL_UART_IRQHandler+0xec>
 8003acc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003ad0:	f003 0301 	and.w	r3, r3, #1
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d00b      	beq.n	8003af0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2202      	movs	r2, #2
 8003ade:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ae6:	f043 0204 	orr.w	r2, r3, #4
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003af0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003af4:	f003 0304 	and.w	r3, r3, #4
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d011      	beq.n	8003b20 <HAL_UART_IRQHandler+0x11c>
 8003afc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003b00:	f003 0301 	and.w	r3, r3, #1
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d00b      	beq.n	8003b20 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	2204      	movs	r2, #4
 8003b0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b16:	f043 0202 	orr.w	r2, r3, #2
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003b20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b24:	f003 0308 	and.w	r3, r3, #8
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d017      	beq.n	8003b5c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003b2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b30:	f003 0320 	and.w	r3, r3, #32
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d105      	bne.n	8003b44 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003b38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003b3c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d00b      	beq.n	8003b5c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	2208      	movs	r2, #8
 8003b4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b52:	f043 0208 	orr.w	r2, r3, #8
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003b5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d012      	beq.n	8003b8e <HAL_UART_IRQHandler+0x18a>
 8003b68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b6c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d00c      	beq.n	8003b8e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003b7c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b84:	f043 0220 	orr.w	r2, r3, #32
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	f000 8209 	beq.w	8003fac <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003b9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b9e:	f003 0320 	and.w	r3, r3, #32
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d00d      	beq.n	8003bc2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003ba6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003baa:	f003 0320 	and.w	r3, r3, #32
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d007      	beq.n	8003bc2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d003      	beq.n	8003bc2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003bc8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bd6:	2b40      	cmp	r3, #64	; 0x40
 8003bd8:	d005      	beq.n	8003be6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003bda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003bde:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d04f      	beq.n	8003c86 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f000 fcef 	bl	80045ca <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bf6:	2b40      	cmp	r3, #64	; 0x40
 8003bf8:	d141      	bne.n	8003c7e <HAL_UART_IRQHandler+0x27a>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	3308      	adds	r3, #8
 8003c00:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c04:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003c08:	e853 3f00 	ldrex	r3, [r3]
 8003c0c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003c10:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003c14:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c18:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	3308      	adds	r3, #8
 8003c22:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003c26:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003c2a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c2e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003c32:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003c36:	e841 2300 	strex	r3, r2, [r1]
 8003c3a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003c3e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d1d9      	bne.n	8003bfa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d013      	beq.n	8003c76 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c52:	4a13      	ldr	r2, [pc, #76]	; (8003ca0 <HAL_UART_IRQHandler+0x29c>)
 8003c54:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f7fd f936 	bl	8000ecc <HAL_DMA_Abort_IT>
 8003c60:	4603      	mov	r3, r0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d017      	beq.n	8003c96 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c6c:	687a      	ldr	r2, [r7, #4]
 8003c6e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8003c70:	4610      	mov	r0, r2
 8003c72:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c74:	e00f      	b.n	8003c96 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f000 f9ac 	bl	8003fd4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c7c:	e00b      	b.n	8003c96 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	f000 f9a8 	bl	8003fd4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c84:	e007      	b.n	8003c96 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f000 f9a4 	bl	8003fd4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8003c94:	e18a      	b.n	8003fac <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c96:	bf00      	nop
    return;
 8003c98:	e188      	b.n	8003fac <HAL_UART_IRQHandler+0x5a8>
 8003c9a:	bf00      	nop
 8003c9c:	04000120 	.word	0x04000120
 8003ca0:	08004691 	.word	0x08004691

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	f040 8143 	bne.w	8003f34 <HAL_UART_IRQHandler+0x530>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003cae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003cb2:	f003 0310 	and.w	r3, r3, #16
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	f000 813c 	beq.w	8003f34 <HAL_UART_IRQHandler+0x530>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003cbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003cc0:	f003 0310 	and.w	r3, r3, #16
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	f000 8135 	beq.w	8003f34 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	2210      	movs	r2, #16
 8003cd0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cdc:	2b40      	cmp	r3, #64	; 0x40
 8003cde:	f040 80b1 	bne.w	8003e44 <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003cee:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	f000 815c 	beq.w	8003fb0 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003cfe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003d02:	429a      	cmp	r2, r3
 8003d04:	f080 8154 	bcs.w	8003fb0 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003d0e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d16:	699b      	ldr	r3, [r3, #24]
 8003d18:	2b20      	cmp	r3, #32
 8003d1a:	f000 8085 	beq.w	8003e28 <HAL_UART_IRQHandler+0x424>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d26:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003d2a:	e853 3f00 	ldrex	r3, [r3]
 8003d2e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003d32:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003d36:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d3a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	461a      	mov	r2, r3
 8003d44:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003d48:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003d4c:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d50:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003d54:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003d58:	e841 2300 	strex	r3, r2, [r1]
 8003d5c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003d60:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d1da      	bne.n	8003d1e <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	3308      	adds	r3, #8
 8003d6e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d70:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003d72:	e853 3f00 	ldrex	r3, [r3]
 8003d76:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003d78:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003d7a:	f023 0301 	bic.w	r3, r3, #1
 8003d7e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	3308      	adds	r3, #8
 8003d88:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003d8c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003d90:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d92:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003d94:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003d98:	e841 2300 	strex	r3, r2, [r1]
 8003d9c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003d9e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1e1      	bne.n	8003d68 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	3308      	adds	r3, #8
 8003daa:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dac:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003dae:	e853 3f00 	ldrex	r3, [r3]
 8003db2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003db4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003db6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003dba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	3308      	adds	r3, #8
 8003dc4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003dc8:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003dca:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dcc:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003dce:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003dd0:	e841 2300 	strex	r3, r2, [r1]
 8003dd4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003dd6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d1e3      	bne.n	8003da4 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2220      	movs	r2, #32
 8003de0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2200      	movs	r2, #0
 8003de6:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003df0:	e853 3f00 	ldrex	r3, [r3]
 8003df4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003df6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003df8:	f023 0310 	bic.w	r3, r3, #16
 8003dfc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	461a      	mov	r2, r3
 8003e06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003e0a:	65bb      	str	r3, [r7, #88]	; 0x58
 8003e0c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e0e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003e10:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003e12:	e841 2300 	strex	r3, r2, [r1]
 8003e16:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003e18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d1e4      	bne.n	8003de8 <HAL_UART_IRQHandler+0x3e4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e22:	4618      	mov	r0, r3
 8003e24:	f7fd f819 	bl	8000e5a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	1ad3      	subs	r3, r2, r3
 8003e38:	b29b      	uxth	r3, r3
 8003e3a:	4619      	mov	r1, r3
 8003e3c:	6878      	ldr	r0, [r7, #4]
 8003e3e:	f000 f8d3 	bl	8003fe8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003e42:	e0b5      	b.n	8003fb0 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003e50:	b29b      	uxth	r3, r3
 8003e52:	1ad3      	subs	r3, r2, r3
 8003e54:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003e5e:	b29b      	uxth	r3, r3
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	f000 80a7 	beq.w	8003fb4 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 8003e66:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	f000 80a2 	beq.w	8003fb4 <HAL_UART_IRQHandler+0x5b0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e78:	e853 3f00 	ldrex	r3, [r3]
 8003e7c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003e7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e80:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003e84:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	461a      	mov	r2, r3
 8003e8e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003e92:	647b      	str	r3, [r7, #68]	; 0x44
 8003e94:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e96:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003e98:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003e9a:	e841 2300 	strex	r3, r2, [r1]
 8003e9e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003ea0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d1e4      	bne.n	8003e70 <HAL_UART_IRQHandler+0x46c>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	3308      	adds	r3, #8
 8003eac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb0:	e853 3f00 	ldrex	r3, [r3]
 8003eb4:	623b      	str	r3, [r7, #32]
   return(result);
 8003eb6:	6a3b      	ldr	r3, [r7, #32]
 8003eb8:	f023 0301 	bic.w	r3, r3, #1
 8003ebc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	3308      	adds	r3, #8
 8003ec6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003eca:	633a      	str	r2, [r7, #48]	; 0x30
 8003ecc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ece:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003ed0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ed2:	e841 2300 	strex	r3, r2, [r1]
 8003ed6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d1e3      	bne.n	8003ea6 <HAL_UART_IRQHandler+0x4a2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2220      	movs	r2, #32
 8003ee2:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2200      	movs	r2, #0
 8003eee:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	e853 3f00 	ldrex	r3, [r3]
 8003efc:	60fb      	str	r3, [r7, #12]
   return(result);
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	f023 0310 	bic.w	r3, r3, #16
 8003f04:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	461a      	mov	r2, r3
 8003f0e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003f12:	61fb      	str	r3, [r7, #28]
 8003f14:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f16:	69b9      	ldr	r1, [r7, #24]
 8003f18:	69fa      	ldr	r2, [r7, #28]
 8003f1a:	e841 2300 	strex	r3, r2, [r1]
 8003f1e:	617b      	str	r3, [r7, #20]
   return(result);
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d1e4      	bne.n	8003ef0 <HAL_UART_IRQHandler+0x4ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003f26:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003f2a:	4619      	mov	r1, r3
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f000 f85b 	bl	8003fe8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003f32:	e03f      	b.n	8003fb4 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003f34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f38:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d00e      	beq.n	8003f5e <HAL_UART_IRQHandler+0x55a>
 8003f40:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f44:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d008      	beq.n	8003f5e <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003f54:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003f56:	6878      	ldr	r0, [r7, #4]
 8003f58:	f000 fbda 	bl	8004710 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003f5c:	e02d      	b.n	8003fba <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003f5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d00e      	beq.n	8003f88 <HAL_UART_IRQHandler+0x584>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003f6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d008      	beq.n	8003f88 <HAL_UART_IRQHandler+0x584>
  {
    if (huart->TxISR != NULL)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d01c      	beq.n	8003fb8 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	4798      	blx	r3
    }
    return;
 8003f86:	e017      	b.n	8003fb8 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003f88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d012      	beq.n	8003fba <HAL_UART_IRQHandler+0x5b6>
 8003f94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d00c      	beq.n	8003fba <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f000 fb8b 	bl	80046bc <UART_EndTransmit_IT>
    return;
 8003fa6:	e008      	b.n	8003fba <HAL_UART_IRQHandler+0x5b6>
      return;
 8003fa8:	bf00      	nop
 8003faa:	e006      	b.n	8003fba <HAL_UART_IRQHandler+0x5b6>
    return;
 8003fac:	bf00      	nop
 8003fae:	e004      	b.n	8003fba <HAL_UART_IRQHandler+0x5b6>
      return;
 8003fb0:	bf00      	nop
 8003fb2:	e002      	b.n	8003fba <HAL_UART_IRQHandler+0x5b6>
      return;
 8003fb4:	bf00      	nop
 8003fb6:	e000      	b.n	8003fba <HAL_UART_IRQHandler+0x5b6>
    return;
 8003fb8:	bf00      	nop
  }

}
 8003fba:	37e8      	adds	r7, #232	; 0xe8
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b083      	sub	sp, #12
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003fc8:	bf00      	nop
 8003fca:	370c      	adds	r7, #12
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr

08003fd4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b083      	sub	sp, #12
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003fdc:	bf00      	nop
 8003fde:	370c      	adds	r7, #12
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr

08003fe8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b083      	sub	sp, #12
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
 8003ff0:	460b      	mov	r3, r1
 8003ff2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003ff4:	bf00      	nop
 8003ff6:	370c      	adds	r7, #12
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffe:	4770      	bx	lr

08004000 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b088      	sub	sp, #32
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004008:	2300      	movs	r3, #0
 800400a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	689a      	ldr	r2, [r3, #8]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	691b      	ldr	r3, [r3, #16]
 8004014:	431a      	orrs	r2, r3
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	695b      	ldr	r3, [r3, #20]
 800401a:	431a      	orrs	r2, r3
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	69db      	ldr	r3, [r3, #28]
 8004020:	4313      	orrs	r3, r2
 8004022:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	4b8a      	ldr	r3, [pc, #552]	; (8004254 <UART_SetConfig+0x254>)
 800402c:	4013      	ands	r3, r2
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	6812      	ldr	r2, [r2, #0]
 8004032:	6979      	ldr	r1, [r7, #20]
 8004034:	430b      	orrs	r3, r1
 8004036:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	68da      	ldr	r2, [r3, #12]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	430a      	orrs	r2, r1
 800404c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	699b      	ldr	r3, [r3, #24]
 8004052:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6a1b      	ldr	r3, [r3, #32]
 8004058:	697a      	ldr	r2, [r7, #20]
 800405a:	4313      	orrs	r3, r2
 800405c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	697a      	ldr	r2, [r7, #20]
 800406e:	430a      	orrs	r2, r1
 8004070:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a78      	ldr	r2, [pc, #480]	; (8004258 <UART_SetConfig+0x258>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d120      	bne.n	80040be <UART_SetConfig+0xbe>
 800407c:	4b77      	ldr	r3, [pc, #476]	; (800425c <UART_SetConfig+0x25c>)
 800407e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004080:	f003 0303 	and.w	r3, r3, #3
 8004084:	2b03      	cmp	r3, #3
 8004086:	d817      	bhi.n	80040b8 <UART_SetConfig+0xb8>
 8004088:	a201      	add	r2, pc, #4	; (adr r2, 8004090 <UART_SetConfig+0x90>)
 800408a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800408e:	bf00      	nop
 8004090:	080040a1 	.word	0x080040a1
 8004094:	080040ad 	.word	0x080040ad
 8004098:	080040b3 	.word	0x080040b3
 800409c:	080040a7 	.word	0x080040a7
 80040a0:	2300      	movs	r3, #0
 80040a2:	77fb      	strb	r3, [r7, #31]
 80040a4:	e01d      	b.n	80040e2 <UART_SetConfig+0xe2>
 80040a6:	2302      	movs	r3, #2
 80040a8:	77fb      	strb	r3, [r7, #31]
 80040aa:	e01a      	b.n	80040e2 <UART_SetConfig+0xe2>
 80040ac:	2304      	movs	r3, #4
 80040ae:	77fb      	strb	r3, [r7, #31]
 80040b0:	e017      	b.n	80040e2 <UART_SetConfig+0xe2>
 80040b2:	2308      	movs	r3, #8
 80040b4:	77fb      	strb	r3, [r7, #31]
 80040b6:	e014      	b.n	80040e2 <UART_SetConfig+0xe2>
 80040b8:	2310      	movs	r3, #16
 80040ba:	77fb      	strb	r3, [r7, #31]
 80040bc:	e011      	b.n	80040e2 <UART_SetConfig+0xe2>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a67      	ldr	r2, [pc, #412]	; (8004260 <UART_SetConfig+0x260>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d102      	bne.n	80040ce <UART_SetConfig+0xce>
 80040c8:	2300      	movs	r3, #0
 80040ca:	77fb      	strb	r3, [r7, #31]
 80040cc:	e009      	b.n	80040e2 <UART_SetConfig+0xe2>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a64      	ldr	r2, [pc, #400]	; (8004264 <UART_SetConfig+0x264>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d102      	bne.n	80040de <UART_SetConfig+0xde>
 80040d8:	2300      	movs	r3, #0
 80040da:	77fb      	strb	r3, [r7, #31]
 80040dc:	e001      	b.n	80040e2 <UART_SetConfig+0xe2>
 80040de:	2310      	movs	r3, #16
 80040e0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	69db      	ldr	r3, [r3, #28]
 80040e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040ea:	d15b      	bne.n	80041a4 <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 80040ec:	7ffb      	ldrb	r3, [r7, #31]
 80040ee:	2b08      	cmp	r3, #8
 80040f0:	d827      	bhi.n	8004142 <UART_SetConfig+0x142>
 80040f2:	a201      	add	r2, pc, #4	; (adr r2, 80040f8 <UART_SetConfig+0xf8>)
 80040f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040f8:	0800411d 	.word	0x0800411d
 80040fc:	08004125 	.word	0x08004125
 8004100:	0800412d 	.word	0x0800412d
 8004104:	08004143 	.word	0x08004143
 8004108:	08004133 	.word	0x08004133
 800410c:	08004143 	.word	0x08004143
 8004110:	08004143 	.word	0x08004143
 8004114:	08004143 	.word	0x08004143
 8004118:	0800413b 	.word	0x0800413b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800411c:	f7fe f9e6 	bl	80024ec <HAL_RCC_GetPCLK1Freq>
 8004120:	61b8      	str	r0, [r7, #24]
        break;
 8004122:	e013      	b.n	800414c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004124:	f7fe fa04 	bl	8002530 <HAL_RCC_GetPCLK2Freq>
 8004128:	61b8      	str	r0, [r7, #24]
        break;
 800412a:	e00f      	b.n	800414c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800412c:	4b4e      	ldr	r3, [pc, #312]	; (8004268 <UART_SetConfig+0x268>)
 800412e:	61bb      	str	r3, [r7, #24]
        break;
 8004130:	e00c      	b.n	800414c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004132:	f7fe f965 	bl	8002400 <HAL_RCC_GetSysClockFreq>
 8004136:	61b8      	str	r0, [r7, #24]
        break;
 8004138:	e008      	b.n	800414c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800413a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800413e:	61bb      	str	r3, [r7, #24]
        break;
 8004140:	e004      	b.n	800414c <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8004142:	2300      	movs	r3, #0
 8004144:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	77bb      	strb	r3, [r7, #30]
        break;
 800414a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800414c:	69bb      	ldr	r3, [r7, #24]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d074      	beq.n	800423c <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004152:	69bb      	ldr	r3, [r7, #24]
 8004154:	005a      	lsls	r2, r3, #1
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	085b      	lsrs	r3, r3, #1
 800415c:	441a      	add	r2, r3
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	fbb2 f3f3 	udiv	r3, r2, r3
 8004166:	b29b      	uxth	r3, r3
 8004168:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	2b0f      	cmp	r3, #15
 800416e:	d916      	bls.n	800419e <UART_SetConfig+0x19e>
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004176:	d212      	bcs.n	800419e <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	b29b      	uxth	r3, r3
 800417c:	f023 030f 	bic.w	r3, r3, #15
 8004180:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	085b      	lsrs	r3, r3, #1
 8004186:	b29b      	uxth	r3, r3
 8004188:	f003 0307 	and.w	r3, r3, #7
 800418c:	b29a      	uxth	r2, r3
 800418e:	89fb      	ldrh	r3, [r7, #14]
 8004190:	4313      	orrs	r3, r2
 8004192:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	89fa      	ldrh	r2, [r7, #14]
 800419a:	60da      	str	r2, [r3, #12]
 800419c:	e04e      	b.n	800423c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	77bb      	strb	r3, [r7, #30]
 80041a2:	e04b      	b.n	800423c <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80041a4:	7ffb      	ldrb	r3, [r7, #31]
 80041a6:	2b08      	cmp	r3, #8
 80041a8:	d827      	bhi.n	80041fa <UART_SetConfig+0x1fa>
 80041aa:	a201      	add	r2, pc, #4	; (adr r2, 80041b0 <UART_SetConfig+0x1b0>)
 80041ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041b0:	080041d5 	.word	0x080041d5
 80041b4:	080041dd 	.word	0x080041dd
 80041b8:	080041e5 	.word	0x080041e5
 80041bc:	080041fb 	.word	0x080041fb
 80041c0:	080041eb 	.word	0x080041eb
 80041c4:	080041fb 	.word	0x080041fb
 80041c8:	080041fb 	.word	0x080041fb
 80041cc:	080041fb 	.word	0x080041fb
 80041d0:	080041f3 	.word	0x080041f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041d4:	f7fe f98a 	bl	80024ec <HAL_RCC_GetPCLK1Freq>
 80041d8:	61b8      	str	r0, [r7, #24]
        break;
 80041da:	e013      	b.n	8004204 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80041dc:	f7fe f9a8 	bl	8002530 <HAL_RCC_GetPCLK2Freq>
 80041e0:	61b8      	str	r0, [r7, #24]
        break;
 80041e2:	e00f      	b.n	8004204 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041e4:	4b20      	ldr	r3, [pc, #128]	; (8004268 <UART_SetConfig+0x268>)
 80041e6:	61bb      	str	r3, [r7, #24]
        break;
 80041e8:	e00c      	b.n	8004204 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041ea:	f7fe f909 	bl	8002400 <HAL_RCC_GetSysClockFreq>
 80041ee:	61b8      	str	r0, [r7, #24]
        break;
 80041f0:	e008      	b.n	8004204 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041f6:	61bb      	str	r3, [r7, #24]
        break;
 80041f8:	e004      	b.n	8004204 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80041fa:	2300      	movs	r3, #0
 80041fc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	77bb      	strb	r3, [r7, #30]
        break;
 8004202:	bf00      	nop
    }

    if (pclk != 0U)
 8004204:	69bb      	ldr	r3, [r7, #24]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d018      	beq.n	800423c <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	085a      	lsrs	r2, r3, #1
 8004210:	69bb      	ldr	r3, [r7, #24]
 8004212:	441a      	add	r2, r3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	fbb2 f3f3 	udiv	r3, r2, r3
 800421c:	b29b      	uxth	r3, r3
 800421e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	2b0f      	cmp	r3, #15
 8004224:	d908      	bls.n	8004238 <UART_SetConfig+0x238>
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800422c:	d204      	bcs.n	8004238 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	693a      	ldr	r2, [r7, #16]
 8004234:	60da      	str	r2, [r3, #12]
 8004236:	e001      	b.n	800423c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004248:	7fbb      	ldrb	r3, [r7, #30]
}
 800424a:	4618      	mov	r0, r3
 800424c:	3720      	adds	r7, #32
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
 8004252:	bf00      	nop
 8004254:	efff69f3 	.word	0xefff69f3
 8004258:	40013800 	.word	0x40013800
 800425c:	40021000 	.word	0x40021000
 8004260:	40004400 	.word	0x40004400
 8004264:	40004800 	.word	0x40004800
 8004268:	007a1200 	.word	0x007a1200

0800426c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800426c:	b480      	push	{r7}
 800426e:	b083      	sub	sp, #12
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004278:	f003 0301 	and.w	r3, r3, #1
 800427c:	2b00      	cmp	r3, #0
 800427e:	d00a      	beq.n	8004296 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	430a      	orrs	r2, r1
 8004294:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d00a      	beq.n	80042b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	430a      	orrs	r2, r1
 80042b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042bc:	f003 0304 	and.w	r3, r3, #4
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d00a      	beq.n	80042da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	430a      	orrs	r2, r1
 80042d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042de:	f003 0308 	and.w	r3, r3, #8
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d00a      	beq.n	80042fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	430a      	orrs	r2, r1
 80042fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004300:	f003 0310 	and.w	r3, r3, #16
 8004304:	2b00      	cmp	r3, #0
 8004306:	d00a      	beq.n	800431e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	430a      	orrs	r2, r1
 800431c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004322:	f003 0320 	and.w	r3, r3, #32
 8004326:	2b00      	cmp	r3, #0
 8004328:	d00a      	beq.n	8004340 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	430a      	orrs	r2, r1
 800433e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004344:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004348:	2b00      	cmp	r3, #0
 800434a:	d01a      	beq.n	8004382 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	430a      	orrs	r2, r1
 8004360:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004366:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800436a:	d10a      	bne.n	8004382 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	430a      	orrs	r2, r1
 8004380:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004386:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800438a:	2b00      	cmp	r3, #0
 800438c:	d00a      	beq.n	80043a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	430a      	orrs	r2, r1
 80043a2:	605a      	str	r2, [r3, #4]
  }
}
 80043a4:	bf00      	nop
 80043a6:	370c      	adds	r7, #12
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr

080043b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b086      	sub	sp, #24
 80043b4:	af02      	add	r7, sp, #8
 80043b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80043c0:	f7fc fc0a 	bl	8000bd8 <HAL_GetTick>
 80043c4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f003 0308 	and.w	r3, r3, #8
 80043d0:	2b08      	cmp	r3, #8
 80043d2:	d10e      	bne.n	80043f2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043d4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80043d8:	9300      	str	r3, [sp, #0]
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2200      	movs	r2, #0
 80043de:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f000 f82d 	bl	8004442 <UART_WaitOnFlagUntilTimeout>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d001      	beq.n	80043f2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043ee:	2303      	movs	r3, #3
 80043f0:	e023      	b.n	800443a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f003 0304 	and.w	r3, r3, #4
 80043fc:	2b04      	cmp	r3, #4
 80043fe:	d10e      	bne.n	800441e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004400:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004404:	9300      	str	r3, [sp, #0]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2200      	movs	r2, #0
 800440a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f000 f817 	bl	8004442 <UART_WaitOnFlagUntilTimeout>
 8004414:	4603      	mov	r3, r0
 8004416:	2b00      	cmp	r3, #0
 8004418:	d001      	beq.n	800441e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800441a:	2303      	movs	r3, #3
 800441c:	e00d      	b.n	800443a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2220      	movs	r2, #32
 8004422:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2220      	movs	r2, #32
 8004428:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2200      	movs	r2, #0
 800442e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004438:	2300      	movs	r3, #0
}
 800443a:	4618      	mov	r0, r3
 800443c:	3710      	adds	r7, #16
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}

08004442 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004442:	b580      	push	{r7, lr}
 8004444:	b09c      	sub	sp, #112	; 0x70
 8004446:	af00      	add	r7, sp, #0
 8004448:	60f8      	str	r0, [r7, #12]
 800444a:	60b9      	str	r1, [r7, #8]
 800444c:	603b      	str	r3, [r7, #0]
 800444e:	4613      	mov	r3, r2
 8004450:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004452:	e0a5      	b.n	80045a0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004454:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004456:	f1b3 3fff 	cmp.w	r3, #4294967295
 800445a:	f000 80a1 	beq.w	80045a0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800445e:	f7fc fbbb 	bl	8000bd8 <HAL_GetTick>
 8004462:	4602      	mov	r2, r0
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	1ad3      	subs	r3, r2, r3
 8004468:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800446a:	429a      	cmp	r2, r3
 800446c:	d302      	bcc.n	8004474 <UART_WaitOnFlagUntilTimeout+0x32>
 800446e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004470:	2b00      	cmp	r3, #0
 8004472:	d13e      	bne.n	80044f2 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800447a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800447c:	e853 3f00 	ldrex	r3, [r3]
 8004480:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004482:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004484:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004488:	667b      	str	r3, [r7, #100]	; 0x64
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	461a      	mov	r2, r3
 8004490:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004492:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004494:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004496:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004498:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800449a:	e841 2300 	strex	r3, r2, [r1]
 800449e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80044a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d1e6      	bne.n	8004474 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	3308      	adds	r3, #8
 80044ac:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044b0:	e853 3f00 	ldrex	r3, [r3]
 80044b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80044b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044b8:	f023 0301 	bic.w	r3, r3, #1
 80044bc:	663b      	str	r3, [r7, #96]	; 0x60
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	3308      	adds	r3, #8
 80044c4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80044c6:	64ba      	str	r2, [r7, #72]	; 0x48
 80044c8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80044cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80044ce:	e841 2300 	strex	r3, r2, [r1]
 80044d2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80044d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d1e5      	bne.n	80044a6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2220      	movs	r2, #32
 80044de:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2220      	movs	r2, #32
 80044e4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2200      	movs	r2, #0
 80044ea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80044ee:	2303      	movs	r3, #3
 80044f0:	e067      	b.n	80045c2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f003 0304 	and.w	r3, r3, #4
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d04f      	beq.n	80045a0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	69db      	ldr	r3, [r3, #28]
 8004506:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800450a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800450e:	d147      	bne.n	80045a0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004518:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004522:	e853 3f00 	ldrex	r3, [r3]
 8004526:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800452a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800452e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	461a      	mov	r2, r3
 8004536:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004538:	637b      	str	r3, [r7, #52]	; 0x34
 800453a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800453c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800453e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004540:	e841 2300 	strex	r3, r2, [r1]
 8004544:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004548:	2b00      	cmp	r3, #0
 800454a:	d1e6      	bne.n	800451a <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	3308      	adds	r3, #8
 8004552:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	e853 3f00 	ldrex	r3, [r3]
 800455a:	613b      	str	r3, [r7, #16]
   return(result);
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	f023 0301 	bic.w	r3, r3, #1
 8004562:	66bb      	str	r3, [r7, #104]	; 0x68
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	3308      	adds	r3, #8
 800456a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800456c:	623a      	str	r2, [r7, #32]
 800456e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004570:	69f9      	ldr	r1, [r7, #28]
 8004572:	6a3a      	ldr	r2, [r7, #32]
 8004574:	e841 2300 	strex	r3, r2, [r1]
 8004578:	61bb      	str	r3, [r7, #24]
   return(result);
 800457a:	69bb      	ldr	r3, [r7, #24]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d1e5      	bne.n	800454c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2220      	movs	r2, #32
 8004584:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2220      	movs	r2, #32
 800458a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2220      	movs	r2, #32
 8004590:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2200      	movs	r2, #0
 8004598:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800459c:	2303      	movs	r3, #3
 800459e:	e010      	b.n	80045c2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	69da      	ldr	r2, [r3, #28]
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	4013      	ands	r3, r2
 80045aa:	68ba      	ldr	r2, [r7, #8]
 80045ac:	429a      	cmp	r2, r3
 80045ae:	bf0c      	ite	eq
 80045b0:	2301      	moveq	r3, #1
 80045b2:	2300      	movne	r3, #0
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	461a      	mov	r2, r3
 80045b8:	79fb      	ldrb	r3, [r7, #7]
 80045ba:	429a      	cmp	r2, r3
 80045bc:	f43f af4a 	beq.w	8004454 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80045c0:	2300      	movs	r3, #0
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3770      	adds	r7, #112	; 0x70
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}

080045ca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80045ca:	b480      	push	{r7}
 80045cc:	b095      	sub	sp, #84	; 0x54
 80045ce:	af00      	add	r7, sp, #0
 80045d0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045da:	e853 3f00 	ldrex	r3, [r3]
 80045de:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80045e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045e2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80045e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	461a      	mov	r2, r3
 80045ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80045f0:	643b      	str	r3, [r7, #64]	; 0x40
 80045f2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045f4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80045f6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80045f8:	e841 2300 	strex	r3, r2, [r1]
 80045fc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80045fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004600:	2b00      	cmp	r3, #0
 8004602:	d1e6      	bne.n	80045d2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	3308      	adds	r3, #8
 800460a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800460c:	6a3b      	ldr	r3, [r7, #32]
 800460e:	e853 3f00 	ldrex	r3, [r3]
 8004612:	61fb      	str	r3, [r7, #28]
   return(result);
 8004614:	69fb      	ldr	r3, [r7, #28]
 8004616:	f023 0301 	bic.w	r3, r3, #1
 800461a:	64bb      	str	r3, [r7, #72]	; 0x48
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	3308      	adds	r3, #8
 8004622:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004624:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004626:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004628:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800462a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800462c:	e841 2300 	strex	r3, r2, [r1]
 8004630:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004634:	2b00      	cmp	r3, #0
 8004636:	d1e5      	bne.n	8004604 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800463c:	2b01      	cmp	r3, #1
 800463e:	d118      	bne.n	8004672 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	e853 3f00 	ldrex	r3, [r3]
 800464c:	60bb      	str	r3, [r7, #8]
   return(result);
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	f023 0310 	bic.w	r3, r3, #16
 8004654:	647b      	str	r3, [r7, #68]	; 0x44
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	461a      	mov	r2, r3
 800465c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800465e:	61bb      	str	r3, [r7, #24]
 8004660:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004662:	6979      	ldr	r1, [r7, #20]
 8004664:	69ba      	ldr	r2, [r7, #24]
 8004666:	e841 2300 	strex	r3, r2, [r1]
 800466a:	613b      	str	r3, [r7, #16]
   return(result);
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d1e6      	bne.n	8004640 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2220      	movs	r2, #32
 8004676:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	665a      	str	r2, [r3, #100]	; 0x64
}
 8004684:	bf00      	nop
 8004686:	3754      	adds	r7, #84	; 0x54
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr

08004690 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b084      	sub	sp, #16
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800469c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2200      	movs	r2, #0
 80046a2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2200      	movs	r2, #0
 80046aa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80046ae:	68f8      	ldr	r0, [r7, #12]
 80046b0:	f7ff fc90 	bl	8003fd4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80046b4:	bf00      	nop
 80046b6:	3710      	adds	r7, #16
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}

080046bc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b088      	sub	sp, #32
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	e853 3f00 	ldrex	r3, [r3]
 80046d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80046d8:	61fb      	str	r3, [r7, #28]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	461a      	mov	r2, r3
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	61bb      	str	r3, [r7, #24]
 80046e4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046e6:	6979      	ldr	r1, [r7, #20]
 80046e8:	69ba      	ldr	r2, [r7, #24]
 80046ea:	e841 2300 	strex	r3, r2, [r1]
 80046ee:	613b      	str	r3, [r7, #16]
   return(result);
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d1e6      	bne.n	80046c4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2220      	movs	r2, #32
 80046fa:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004702:	6878      	ldr	r0, [r7, #4]
 8004704:	f7ff fc5c 	bl	8003fc0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004708:	bf00      	nop
 800470a:	3720      	adds	r7, #32
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}

08004710 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004718:	bf00      	nop
 800471a:	370c      	adds	r7, #12
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr

08004724 <__errno>:
 8004724:	4b01      	ldr	r3, [pc, #4]	; (800472c <__errno+0x8>)
 8004726:	6818      	ldr	r0, [r3, #0]
 8004728:	4770      	bx	lr
 800472a:	bf00      	nop
 800472c:	2000000c 	.word	0x2000000c

08004730 <__libc_init_array>:
 8004730:	b570      	push	{r4, r5, r6, lr}
 8004732:	4d0d      	ldr	r5, [pc, #52]	; (8004768 <__libc_init_array+0x38>)
 8004734:	4c0d      	ldr	r4, [pc, #52]	; (800476c <__libc_init_array+0x3c>)
 8004736:	1b64      	subs	r4, r4, r5
 8004738:	10a4      	asrs	r4, r4, #2
 800473a:	2600      	movs	r6, #0
 800473c:	42a6      	cmp	r6, r4
 800473e:	d109      	bne.n	8004754 <__libc_init_array+0x24>
 8004740:	4d0b      	ldr	r5, [pc, #44]	; (8004770 <__libc_init_array+0x40>)
 8004742:	4c0c      	ldr	r4, [pc, #48]	; (8004774 <__libc_init_array+0x44>)
 8004744:	f000 fc4e 	bl	8004fe4 <_init>
 8004748:	1b64      	subs	r4, r4, r5
 800474a:	10a4      	asrs	r4, r4, #2
 800474c:	2600      	movs	r6, #0
 800474e:	42a6      	cmp	r6, r4
 8004750:	d105      	bne.n	800475e <__libc_init_array+0x2e>
 8004752:	bd70      	pop	{r4, r5, r6, pc}
 8004754:	f855 3b04 	ldr.w	r3, [r5], #4
 8004758:	4798      	blx	r3
 800475a:	3601      	adds	r6, #1
 800475c:	e7ee      	b.n	800473c <__libc_init_array+0xc>
 800475e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004762:	4798      	blx	r3
 8004764:	3601      	adds	r6, #1
 8004766:	e7f2      	b.n	800474e <__libc_init_array+0x1e>
 8004768:	0800507c 	.word	0x0800507c
 800476c:	0800507c 	.word	0x0800507c
 8004770:	0800507c 	.word	0x0800507c
 8004774:	08005080 	.word	0x08005080

08004778 <memset>:
 8004778:	4402      	add	r2, r0
 800477a:	4603      	mov	r3, r0
 800477c:	4293      	cmp	r3, r2
 800477e:	d100      	bne.n	8004782 <memset+0xa>
 8004780:	4770      	bx	lr
 8004782:	f803 1b01 	strb.w	r1, [r3], #1
 8004786:	e7f9      	b.n	800477c <memset+0x4>

08004788 <siprintf>:
 8004788:	b40e      	push	{r1, r2, r3}
 800478a:	b500      	push	{lr}
 800478c:	b09c      	sub	sp, #112	; 0x70
 800478e:	ab1d      	add	r3, sp, #116	; 0x74
 8004790:	9002      	str	r0, [sp, #8]
 8004792:	9006      	str	r0, [sp, #24]
 8004794:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004798:	4809      	ldr	r0, [pc, #36]	; (80047c0 <siprintf+0x38>)
 800479a:	9107      	str	r1, [sp, #28]
 800479c:	9104      	str	r1, [sp, #16]
 800479e:	4909      	ldr	r1, [pc, #36]	; (80047c4 <siprintf+0x3c>)
 80047a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80047a4:	9105      	str	r1, [sp, #20]
 80047a6:	6800      	ldr	r0, [r0, #0]
 80047a8:	9301      	str	r3, [sp, #4]
 80047aa:	a902      	add	r1, sp, #8
 80047ac:	f000 f868 	bl	8004880 <_svfiprintf_r>
 80047b0:	9b02      	ldr	r3, [sp, #8]
 80047b2:	2200      	movs	r2, #0
 80047b4:	701a      	strb	r2, [r3, #0]
 80047b6:	b01c      	add	sp, #112	; 0x70
 80047b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80047bc:	b003      	add	sp, #12
 80047be:	4770      	bx	lr
 80047c0:	2000000c 	.word	0x2000000c
 80047c4:	ffff0208 	.word	0xffff0208

080047c8 <__ssputs_r>:
 80047c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047cc:	688e      	ldr	r6, [r1, #8]
 80047ce:	429e      	cmp	r6, r3
 80047d0:	4682      	mov	sl, r0
 80047d2:	460c      	mov	r4, r1
 80047d4:	4690      	mov	r8, r2
 80047d6:	461f      	mov	r7, r3
 80047d8:	d838      	bhi.n	800484c <__ssputs_r+0x84>
 80047da:	898a      	ldrh	r2, [r1, #12]
 80047dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80047e0:	d032      	beq.n	8004848 <__ssputs_r+0x80>
 80047e2:	6825      	ldr	r5, [r4, #0]
 80047e4:	6909      	ldr	r1, [r1, #16]
 80047e6:	eba5 0901 	sub.w	r9, r5, r1
 80047ea:	6965      	ldr	r5, [r4, #20]
 80047ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80047f0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80047f4:	3301      	adds	r3, #1
 80047f6:	444b      	add	r3, r9
 80047f8:	106d      	asrs	r5, r5, #1
 80047fa:	429d      	cmp	r5, r3
 80047fc:	bf38      	it	cc
 80047fe:	461d      	movcc	r5, r3
 8004800:	0553      	lsls	r3, r2, #21
 8004802:	d531      	bpl.n	8004868 <__ssputs_r+0xa0>
 8004804:	4629      	mov	r1, r5
 8004806:	f000 fb47 	bl	8004e98 <_malloc_r>
 800480a:	4606      	mov	r6, r0
 800480c:	b950      	cbnz	r0, 8004824 <__ssputs_r+0x5c>
 800480e:	230c      	movs	r3, #12
 8004810:	f8ca 3000 	str.w	r3, [sl]
 8004814:	89a3      	ldrh	r3, [r4, #12]
 8004816:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800481a:	81a3      	strh	r3, [r4, #12]
 800481c:	f04f 30ff 	mov.w	r0, #4294967295
 8004820:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004824:	6921      	ldr	r1, [r4, #16]
 8004826:	464a      	mov	r2, r9
 8004828:	f000 fabe 	bl	8004da8 <memcpy>
 800482c:	89a3      	ldrh	r3, [r4, #12]
 800482e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004832:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004836:	81a3      	strh	r3, [r4, #12]
 8004838:	6126      	str	r6, [r4, #16]
 800483a:	6165      	str	r5, [r4, #20]
 800483c:	444e      	add	r6, r9
 800483e:	eba5 0509 	sub.w	r5, r5, r9
 8004842:	6026      	str	r6, [r4, #0]
 8004844:	60a5      	str	r5, [r4, #8]
 8004846:	463e      	mov	r6, r7
 8004848:	42be      	cmp	r6, r7
 800484a:	d900      	bls.n	800484e <__ssputs_r+0x86>
 800484c:	463e      	mov	r6, r7
 800484e:	4632      	mov	r2, r6
 8004850:	6820      	ldr	r0, [r4, #0]
 8004852:	4641      	mov	r1, r8
 8004854:	f000 fab6 	bl	8004dc4 <memmove>
 8004858:	68a3      	ldr	r3, [r4, #8]
 800485a:	6822      	ldr	r2, [r4, #0]
 800485c:	1b9b      	subs	r3, r3, r6
 800485e:	4432      	add	r2, r6
 8004860:	60a3      	str	r3, [r4, #8]
 8004862:	6022      	str	r2, [r4, #0]
 8004864:	2000      	movs	r0, #0
 8004866:	e7db      	b.n	8004820 <__ssputs_r+0x58>
 8004868:	462a      	mov	r2, r5
 800486a:	f000 fb6f 	bl	8004f4c <_realloc_r>
 800486e:	4606      	mov	r6, r0
 8004870:	2800      	cmp	r0, #0
 8004872:	d1e1      	bne.n	8004838 <__ssputs_r+0x70>
 8004874:	6921      	ldr	r1, [r4, #16]
 8004876:	4650      	mov	r0, sl
 8004878:	f000 fabe 	bl	8004df8 <_free_r>
 800487c:	e7c7      	b.n	800480e <__ssputs_r+0x46>
	...

08004880 <_svfiprintf_r>:
 8004880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004884:	4698      	mov	r8, r3
 8004886:	898b      	ldrh	r3, [r1, #12]
 8004888:	061b      	lsls	r3, r3, #24
 800488a:	b09d      	sub	sp, #116	; 0x74
 800488c:	4607      	mov	r7, r0
 800488e:	460d      	mov	r5, r1
 8004890:	4614      	mov	r4, r2
 8004892:	d50e      	bpl.n	80048b2 <_svfiprintf_r+0x32>
 8004894:	690b      	ldr	r3, [r1, #16]
 8004896:	b963      	cbnz	r3, 80048b2 <_svfiprintf_r+0x32>
 8004898:	2140      	movs	r1, #64	; 0x40
 800489a:	f000 fafd 	bl	8004e98 <_malloc_r>
 800489e:	6028      	str	r0, [r5, #0]
 80048a0:	6128      	str	r0, [r5, #16]
 80048a2:	b920      	cbnz	r0, 80048ae <_svfiprintf_r+0x2e>
 80048a4:	230c      	movs	r3, #12
 80048a6:	603b      	str	r3, [r7, #0]
 80048a8:	f04f 30ff 	mov.w	r0, #4294967295
 80048ac:	e0d1      	b.n	8004a52 <_svfiprintf_r+0x1d2>
 80048ae:	2340      	movs	r3, #64	; 0x40
 80048b0:	616b      	str	r3, [r5, #20]
 80048b2:	2300      	movs	r3, #0
 80048b4:	9309      	str	r3, [sp, #36]	; 0x24
 80048b6:	2320      	movs	r3, #32
 80048b8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80048bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80048c0:	2330      	movs	r3, #48	; 0x30
 80048c2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004a6c <_svfiprintf_r+0x1ec>
 80048c6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80048ca:	f04f 0901 	mov.w	r9, #1
 80048ce:	4623      	mov	r3, r4
 80048d0:	469a      	mov	sl, r3
 80048d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80048d6:	b10a      	cbz	r2, 80048dc <_svfiprintf_r+0x5c>
 80048d8:	2a25      	cmp	r2, #37	; 0x25
 80048da:	d1f9      	bne.n	80048d0 <_svfiprintf_r+0x50>
 80048dc:	ebba 0b04 	subs.w	fp, sl, r4
 80048e0:	d00b      	beq.n	80048fa <_svfiprintf_r+0x7a>
 80048e2:	465b      	mov	r3, fp
 80048e4:	4622      	mov	r2, r4
 80048e6:	4629      	mov	r1, r5
 80048e8:	4638      	mov	r0, r7
 80048ea:	f7ff ff6d 	bl	80047c8 <__ssputs_r>
 80048ee:	3001      	adds	r0, #1
 80048f0:	f000 80aa 	beq.w	8004a48 <_svfiprintf_r+0x1c8>
 80048f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80048f6:	445a      	add	r2, fp
 80048f8:	9209      	str	r2, [sp, #36]	; 0x24
 80048fa:	f89a 3000 	ldrb.w	r3, [sl]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	f000 80a2 	beq.w	8004a48 <_svfiprintf_r+0x1c8>
 8004904:	2300      	movs	r3, #0
 8004906:	f04f 32ff 	mov.w	r2, #4294967295
 800490a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800490e:	f10a 0a01 	add.w	sl, sl, #1
 8004912:	9304      	str	r3, [sp, #16]
 8004914:	9307      	str	r3, [sp, #28]
 8004916:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800491a:	931a      	str	r3, [sp, #104]	; 0x68
 800491c:	4654      	mov	r4, sl
 800491e:	2205      	movs	r2, #5
 8004920:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004924:	4851      	ldr	r0, [pc, #324]	; (8004a6c <_svfiprintf_r+0x1ec>)
 8004926:	f7fb fc53 	bl	80001d0 <memchr>
 800492a:	9a04      	ldr	r2, [sp, #16]
 800492c:	b9d8      	cbnz	r0, 8004966 <_svfiprintf_r+0xe6>
 800492e:	06d0      	lsls	r0, r2, #27
 8004930:	bf44      	itt	mi
 8004932:	2320      	movmi	r3, #32
 8004934:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004938:	0711      	lsls	r1, r2, #28
 800493a:	bf44      	itt	mi
 800493c:	232b      	movmi	r3, #43	; 0x2b
 800493e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004942:	f89a 3000 	ldrb.w	r3, [sl]
 8004946:	2b2a      	cmp	r3, #42	; 0x2a
 8004948:	d015      	beq.n	8004976 <_svfiprintf_r+0xf6>
 800494a:	9a07      	ldr	r2, [sp, #28]
 800494c:	4654      	mov	r4, sl
 800494e:	2000      	movs	r0, #0
 8004950:	f04f 0c0a 	mov.w	ip, #10
 8004954:	4621      	mov	r1, r4
 8004956:	f811 3b01 	ldrb.w	r3, [r1], #1
 800495a:	3b30      	subs	r3, #48	; 0x30
 800495c:	2b09      	cmp	r3, #9
 800495e:	d94e      	bls.n	80049fe <_svfiprintf_r+0x17e>
 8004960:	b1b0      	cbz	r0, 8004990 <_svfiprintf_r+0x110>
 8004962:	9207      	str	r2, [sp, #28]
 8004964:	e014      	b.n	8004990 <_svfiprintf_r+0x110>
 8004966:	eba0 0308 	sub.w	r3, r0, r8
 800496a:	fa09 f303 	lsl.w	r3, r9, r3
 800496e:	4313      	orrs	r3, r2
 8004970:	9304      	str	r3, [sp, #16]
 8004972:	46a2      	mov	sl, r4
 8004974:	e7d2      	b.n	800491c <_svfiprintf_r+0x9c>
 8004976:	9b03      	ldr	r3, [sp, #12]
 8004978:	1d19      	adds	r1, r3, #4
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	9103      	str	r1, [sp, #12]
 800497e:	2b00      	cmp	r3, #0
 8004980:	bfbb      	ittet	lt
 8004982:	425b      	neglt	r3, r3
 8004984:	f042 0202 	orrlt.w	r2, r2, #2
 8004988:	9307      	strge	r3, [sp, #28]
 800498a:	9307      	strlt	r3, [sp, #28]
 800498c:	bfb8      	it	lt
 800498e:	9204      	strlt	r2, [sp, #16]
 8004990:	7823      	ldrb	r3, [r4, #0]
 8004992:	2b2e      	cmp	r3, #46	; 0x2e
 8004994:	d10c      	bne.n	80049b0 <_svfiprintf_r+0x130>
 8004996:	7863      	ldrb	r3, [r4, #1]
 8004998:	2b2a      	cmp	r3, #42	; 0x2a
 800499a:	d135      	bne.n	8004a08 <_svfiprintf_r+0x188>
 800499c:	9b03      	ldr	r3, [sp, #12]
 800499e:	1d1a      	adds	r2, r3, #4
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	9203      	str	r2, [sp, #12]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	bfb8      	it	lt
 80049a8:	f04f 33ff 	movlt.w	r3, #4294967295
 80049ac:	3402      	adds	r4, #2
 80049ae:	9305      	str	r3, [sp, #20]
 80049b0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004a7c <_svfiprintf_r+0x1fc>
 80049b4:	7821      	ldrb	r1, [r4, #0]
 80049b6:	2203      	movs	r2, #3
 80049b8:	4650      	mov	r0, sl
 80049ba:	f7fb fc09 	bl	80001d0 <memchr>
 80049be:	b140      	cbz	r0, 80049d2 <_svfiprintf_r+0x152>
 80049c0:	2340      	movs	r3, #64	; 0x40
 80049c2:	eba0 000a 	sub.w	r0, r0, sl
 80049c6:	fa03 f000 	lsl.w	r0, r3, r0
 80049ca:	9b04      	ldr	r3, [sp, #16]
 80049cc:	4303      	orrs	r3, r0
 80049ce:	3401      	adds	r4, #1
 80049d0:	9304      	str	r3, [sp, #16]
 80049d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049d6:	4826      	ldr	r0, [pc, #152]	; (8004a70 <_svfiprintf_r+0x1f0>)
 80049d8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80049dc:	2206      	movs	r2, #6
 80049de:	f7fb fbf7 	bl	80001d0 <memchr>
 80049e2:	2800      	cmp	r0, #0
 80049e4:	d038      	beq.n	8004a58 <_svfiprintf_r+0x1d8>
 80049e6:	4b23      	ldr	r3, [pc, #140]	; (8004a74 <_svfiprintf_r+0x1f4>)
 80049e8:	bb1b      	cbnz	r3, 8004a32 <_svfiprintf_r+0x1b2>
 80049ea:	9b03      	ldr	r3, [sp, #12]
 80049ec:	3307      	adds	r3, #7
 80049ee:	f023 0307 	bic.w	r3, r3, #7
 80049f2:	3308      	adds	r3, #8
 80049f4:	9303      	str	r3, [sp, #12]
 80049f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049f8:	4433      	add	r3, r6
 80049fa:	9309      	str	r3, [sp, #36]	; 0x24
 80049fc:	e767      	b.n	80048ce <_svfiprintf_r+0x4e>
 80049fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8004a02:	460c      	mov	r4, r1
 8004a04:	2001      	movs	r0, #1
 8004a06:	e7a5      	b.n	8004954 <_svfiprintf_r+0xd4>
 8004a08:	2300      	movs	r3, #0
 8004a0a:	3401      	adds	r4, #1
 8004a0c:	9305      	str	r3, [sp, #20]
 8004a0e:	4619      	mov	r1, r3
 8004a10:	f04f 0c0a 	mov.w	ip, #10
 8004a14:	4620      	mov	r0, r4
 8004a16:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004a1a:	3a30      	subs	r2, #48	; 0x30
 8004a1c:	2a09      	cmp	r2, #9
 8004a1e:	d903      	bls.n	8004a28 <_svfiprintf_r+0x1a8>
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d0c5      	beq.n	80049b0 <_svfiprintf_r+0x130>
 8004a24:	9105      	str	r1, [sp, #20]
 8004a26:	e7c3      	b.n	80049b0 <_svfiprintf_r+0x130>
 8004a28:	fb0c 2101 	mla	r1, ip, r1, r2
 8004a2c:	4604      	mov	r4, r0
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e7f0      	b.n	8004a14 <_svfiprintf_r+0x194>
 8004a32:	ab03      	add	r3, sp, #12
 8004a34:	9300      	str	r3, [sp, #0]
 8004a36:	462a      	mov	r2, r5
 8004a38:	4b0f      	ldr	r3, [pc, #60]	; (8004a78 <_svfiprintf_r+0x1f8>)
 8004a3a:	a904      	add	r1, sp, #16
 8004a3c:	4638      	mov	r0, r7
 8004a3e:	f3af 8000 	nop.w
 8004a42:	1c42      	adds	r2, r0, #1
 8004a44:	4606      	mov	r6, r0
 8004a46:	d1d6      	bne.n	80049f6 <_svfiprintf_r+0x176>
 8004a48:	89ab      	ldrh	r3, [r5, #12]
 8004a4a:	065b      	lsls	r3, r3, #25
 8004a4c:	f53f af2c 	bmi.w	80048a8 <_svfiprintf_r+0x28>
 8004a50:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004a52:	b01d      	add	sp, #116	; 0x74
 8004a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a58:	ab03      	add	r3, sp, #12
 8004a5a:	9300      	str	r3, [sp, #0]
 8004a5c:	462a      	mov	r2, r5
 8004a5e:	4b06      	ldr	r3, [pc, #24]	; (8004a78 <_svfiprintf_r+0x1f8>)
 8004a60:	a904      	add	r1, sp, #16
 8004a62:	4638      	mov	r0, r7
 8004a64:	f000 f87a 	bl	8004b5c <_printf_i>
 8004a68:	e7eb      	b.n	8004a42 <_svfiprintf_r+0x1c2>
 8004a6a:	bf00      	nop
 8004a6c:	08005048 	.word	0x08005048
 8004a70:	08005052 	.word	0x08005052
 8004a74:	00000000 	.word	0x00000000
 8004a78:	080047c9 	.word	0x080047c9
 8004a7c:	0800504e 	.word	0x0800504e

08004a80 <_printf_common>:
 8004a80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a84:	4616      	mov	r6, r2
 8004a86:	4699      	mov	r9, r3
 8004a88:	688a      	ldr	r2, [r1, #8]
 8004a8a:	690b      	ldr	r3, [r1, #16]
 8004a8c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004a90:	4293      	cmp	r3, r2
 8004a92:	bfb8      	it	lt
 8004a94:	4613      	movlt	r3, r2
 8004a96:	6033      	str	r3, [r6, #0]
 8004a98:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004a9c:	4607      	mov	r7, r0
 8004a9e:	460c      	mov	r4, r1
 8004aa0:	b10a      	cbz	r2, 8004aa6 <_printf_common+0x26>
 8004aa2:	3301      	adds	r3, #1
 8004aa4:	6033      	str	r3, [r6, #0]
 8004aa6:	6823      	ldr	r3, [r4, #0]
 8004aa8:	0699      	lsls	r1, r3, #26
 8004aaa:	bf42      	ittt	mi
 8004aac:	6833      	ldrmi	r3, [r6, #0]
 8004aae:	3302      	addmi	r3, #2
 8004ab0:	6033      	strmi	r3, [r6, #0]
 8004ab2:	6825      	ldr	r5, [r4, #0]
 8004ab4:	f015 0506 	ands.w	r5, r5, #6
 8004ab8:	d106      	bne.n	8004ac8 <_printf_common+0x48>
 8004aba:	f104 0a19 	add.w	sl, r4, #25
 8004abe:	68e3      	ldr	r3, [r4, #12]
 8004ac0:	6832      	ldr	r2, [r6, #0]
 8004ac2:	1a9b      	subs	r3, r3, r2
 8004ac4:	42ab      	cmp	r3, r5
 8004ac6:	dc26      	bgt.n	8004b16 <_printf_common+0x96>
 8004ac8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004acc:	1e13      	subs	r3, r2, #0
 8004ace:	6822      	ldr	r2, [r4, #0]
 8004ad0:	bf18      	it	ne
 8004ad2:	2301      	movne	r3, #1
 8004ad4:	0692      	lsls	r2, r2, #26
 8004ad6:	d42b      	bmi.n	8004b30 <_printf_common+0xb0>
 8004ad8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004adc:	4649      	mov	r1, r9
 8004ade:	4638      	mov	r0, r7
 8004ae0:	47c0      	blx	r8
 8004ae2:	3001      	adds	r0, #1
 8004ae4:	d01e      	beq.n	8004b24 <_printf_common+0xa4>
 8004ae6:	6823      	ldr	r3, [r4, #0]
 8004ae8:	68e5      	ldr	r5, [r4, #12]
 8004aea:	6832      	ldr	r2, [r6, #0]
 8004aec:	f003 0306 	and.w	r3, r3, #6
 8004af0:	2b04      	cmp	r3, #4
 8004af2:	bf08      	it	eq
 8004af4:	1aad      	subeq	r5, r5, r2
 8004af6:	68a3      	ldr	r3, [r4, #8]
 8004af8:	6922      	ldr	r2, [r4, #16]
 8004afa:	bf0c      	ite	eq
 8004afc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004b00:	2500      	movne	r5, #0
 8004b02:	4293      	cmp	r3, r2
 8004b04:	bfc4      	itt	gt
 8004b06:	1a9b      	subgt	r3, r3, r2
 8004b08:	18ed      	addgt	r5, r5, r3
 8004b0a:	2600      	movs	r6, #0
 8004b0c:	341a      	adds	r4, #26
 8004b0e:	42b5      	cmp	r5, r6
 8004b10:	d11a      	bne.n	8004b48 <_printf_common+0xc8>
 8004b12:	2000      	movs	r0, #0
 8004b14:	e008      	b.n	8004b28 <_printf_common+0xa8>
 8004b16:	2301      	movs	r3, #1
 8004b18:	4652      	mov	r2, sl
 8004b1a:	4649      	mov	r1, r9
 8004b1c:	4638      	mov	r0, r7
 8004b1e:	47c0      	blx	r8
 8004b20:	3001      	adds	r0, #1
 8004b22:	d103      	bne.n	8004b2c <_printf_common+0xac>
 8004b24:	f04f 30ff 	mov.w	r0, #4294967295
 8004b28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b2c:	3501      	adds	r5, #1
 8004b2e:	e7c6      	b.n	8004abe <_printf_common+0x3e>
 8004b30:	18e1      	adds	r1, r4, r3
 8004b32:	1c5a      	adds	r2, r3, #1
 8004b34:	2030      	movs	r0, #48	; 0x30
 8004b36:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004b3a:	4422      	add	r2, r4
 8004b3c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004b40:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004b44:	3302      	adds	r3, #2
 8004b46:	e7c7      	b.n	8004ad8 <_printf_common+0x58>
 8004b48:	2301      	movs	r3, #1
 8004b4a:	4622      	mov	r2, r4
 8004b4c:	4649      	mov	r1, r9
 8004b4e:	4638      	mov	r0, r7
 8004b50:	47c0      	blx	r8
 8004b52:	3001      	adds	r0, #1
 8004b54:	d0e6      	beq.n	8004b24 <_printf_common+0xa4>
 8004b56:	3601      	adds	r6, #1
 8004b58:	e7d9      	b.n	8004b0e <_printf_common+0x8e>
	...

08004b5c <_printf_i>:
 8004b5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b60:	460c      	mov	r4, r1
 8004b62:	4691      	mov	r9, r2
 8004b64:	7e27      	ldrb	r7, [r4, #24]
 8004b66:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004b68:	2f78      	cmp	r7, #120	; 0x78
 8004b6a:	4680      	mov	r8, r0
 8004b6c:	469a      	mov	sl, r3
 8004b6e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004b72:	d807      	bhi.n	8004b84 <_printf_i+0x28>
 8004b74:	2f62      	cmp	r7, #98	; 0x62
 8004b76:	d80a      	bhi.n	8004b8e <_printf_i+0x32>
 8004b78:	2f00      	cmp	r7, #0
 8004b7a:	f000 80d8 	beq.w	8004d2e <_printf_i+0x1d2>
 8004b7e:	2f58      	cmp	r7, #88	; 0x58
 8004b80:	f000 80a3 	beq.w	8004cca <_printf_i+0x16e>
 8004b84:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004b88:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004b8c:	e03a      	b.n	8004c04 <_printf_i+0xa8>
 8004b8e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004b92:	2b15      	cmp	r3, #21
 8004b94:	d8f6      	bhi.n	8004b84 <_printf_i+0x28>
 8004b96:	a001      	add	r0, pc, #4	; (adr r0, 8004b9c <_printf_i+0x40>)
 8004b98:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004b9c:	08004bf5 	.word	0x08004bf5
 8004ba0:	08004c09 	.word	0x08004c09
 8004ba4:	08004b85 	.word	0x08004b85
 8004ba8:	08004b85 	.word	0x08004b85
 8004bac:	08004b85 	.word	0x08004b85
 8004bb0:	08004b85 	.word	0x08004b85
 8004bb4:	08004c09 	.word	0x08004c09
 8004bb8:	08004b85 	.word	0x08004b85
 8004bbc:	08004b85 	.word	0x08004b85
 8004bc0:	08004b85 	.word	0x08004b85
 8004bc4:	08004b85 	.word	0x08004b85
 8004bc8:	08004d15 	.word	0x08004d15
 8004bcc:	08004c39 	.word	0x08004c39
 8004bd0:	08004cf7 	.word	0x08004cf7
 8004bd4:	08004b85 	.word	0x08004b85
 8004bd8:	08004b85 	.word	0x08004b85
 8004bdc:	08004d37 	.word	0x08004d37
 8004be0:	08004b85 	.word	0x08004b85
 8004be4:	08004c39 	.word	0x08004c39
 8004be8:	08004b85 	.word	0x08004b85
 8004bec:	08004b85 	.word	0x08004b85
 8004bf0:	08004cff 	.word	0x08004cff
 8004bf4:	680b      	ldr	r3, [r1, #0]
 8004bf6:	1d1a      	adds	r2, r3, #4
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	600a      	str	r2, [r1, #0]
 8004bfc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004c00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004c04:	2301      	movs	r3, #1
 8004c06:	e0a3      	b.n	8004d50 <_printf_i+0x1f4>
 8004c08:	6825      	ldr	r5, [r4, #0]
 8004c0a:	6808      	ldr	r0, [r1, #0]
 8004c0c:	062e      	lsls	r6, r5, #24
 8004c0e:	f100 0304 	add.w	r3, r0, #4
 8004c12:	d50a      	bpl.n	8004c2a <_printf_i+0xce>
 8004c14:	6805      	ldr	r5, [r0, #0]
 8004c16:	600b      	str	r3, [r1, #0]
 8004c18:	2d00      	cmp	r5, #0
 8004c1a:	da03      	bge.n	8004c24 <_printf_i+0xc8>
 8004c1c:	232d      	movs	r3, #45	; 0x2d
 8004c1e:	426d      	negs	r5, r5
 8004c20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c24:	485e      	ldr	r0, [pc, #376]	; (8004da0 <_printf_i+0x244>)
 8004c26:	230a      	movs	r3, #10
 8004c28:	e019      	b.n	8004c5e <_printf_i+0x102>
 8004c2a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004c2e:	6805      	ldr	r5, [r0, #0]
 8004c30:	600b      	str	r3, [r1, #0]
 8004c32:	bf18      	it	ne
 8004c34:	b22d      	sxthne	r5, r5
 8004c36:	e7ef      	b.n	8004c18 <_printf_i+0xbc>
 8004c38:	680b      	ldr	r3, [r1, #0]
 8004c3a:	6825      	ldr	r5, [r4, #0]
 8004c3c:	1d18      	adds	r0, r3, #4
 8004c3e:	6008      	str	r0, [r1, #0]
 8004c40:	0628      	lsls	r0, r5, #24
 8004c42:	d501      	bpl.n	8004c48 <_printf_i+0xec>
 8004c44:	681d      	ldr	r5, [r3, #0]
 8004c46:	e002      	b.n	8004c4e <_printf_i+0xf2>
 8004c48:	0669      	lsls	r1, r5, #25
 8004c4a:	d5fb      	bpl.n	8004c44 <_printf_i+0xe8>
 8004c4c:	881d      	ldrh	r5, [r3, #0]
 8004c4e:	4854      	ldr	r0, [pc, #336]	; (8004da0 <_printf_i+0x244>)
 8004c50:	2f6f      	cmp	r7, #111	; 0x6f
 8004c52:	bf0c      	ite	eq
 8004c54:	2308      	moveq	r3, #8
 8004c56:	230a      	movne	r3, #10
 8004c58:	2100      	movs	r1, #0
 8004c5a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004c5e:	6866      	ldr	r6, [r4, #4]
 8004c60:	60a6      	str	r6, [r4, #8]
 8004c62:	2e00      	cmp	r6, #0
 8004c64:	bfa2      	ittt	ge
 8004c66:	6821      	ldrge	r1, [r4, #0]
 8004c68:	f021 0104 	bicge.w	r1, r1, #4
 8004c6c:	6021      	strge	r1, [r4, #0]
 8004c6e:	b90d      	cbnz	r5, 8004c74 <_printf_i+0x118>
 8004c70:	2e00      	cmp	r6, #0
 8004c72:	d04d      	beq.n	8004d10 <_printf_i+0x1b4>
 8004c74:	4616      	mov	r6, r2
 8004c76:	fbb5 f1f3 	udiv	r1, r5, r3
 8004c7a:	fb03 5711 	mls	r7, r3, r1, r5
 8004c7e:	5dc7      	ldrb	r7, [r0, r7]
 8004c80:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004c84:	462f      	mov	r7, r5
 8004c86:	42bb      	cmp	r3, r7
 8004c88:	460d      	mov	r5, r1
 8004c8a:	d9f4      	bls.n	8004c76 <_printf_i+0x11a>
 8004c8c:	2b08      	cmp	r3, #8
 8004c8e:	d10b      	bne.n	8004ca8 <_printf_i+0x14c>
 8004c90:	6823      	ldr	r3, [r4, #0]
 8004c92:	07df      	lsls	r7, r3, #31
 8004c94:	d508      	bpl.n	8004ca8 <_printf_i+0x14c>
 8004c96:	6923      	ldr	r3, [r4, #16]
 8004c98:	6861      	ldr	r1, [r4, #4]
 8004c9a:	4299      	cmp	r1, r3
 8004c9c:	bfde      	ittt	le
 8004c9e:	2330      	movle	r3, #48	; 0x30
 8004ca0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004ca4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004ca8:	1b92      	subs	r2, r2, r6
 8004caa:	6122      	str	r2, [r4, #16]
 8004cac:	f8cd a000 	str.w	sl, [sp]
 8004cb0:	464b      	mov	r3, r9
 8004cb2:	aa03      	add	r2, sp, #12
 8004cb4:	4621      	mov	r1, r4
 8004cb6:	4640      	mov	r0, r8
 8004cb8:	f7ff fee2 	bl	8004a80 <_printf_common>
 8004cbc:	3001      	adds	r0, #1
 8004cbe:	d14c      	bne.n	8004d5a <_printf_i+0x1fe>
 8004cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8004cc4:	b004      	add	sp, #16
 8004cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cca:	4835      	ldr	r0, [pc, #212]	; (8004da0 <_printf_i+0x244>)
 8004ccc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004cd0:	6823      	ldr	r3, [r4, #0]
 8004cd2:	680e      	ldr	r6, [r1, #0]
 8004cd4:	061f      	lsls	r7, r3, #24
 8004cd6:	f856 5b04 	ldr.w	r5, [r6], #4
 8004cda:	600e      	str	r6, [r1, #0]
 8004cdc:	d514      	bpl.n	8004d08 <_printf_i+0x1ac>
 8004cde:	07d9      	lsls	r1, r3, #31
 8004ce0:	bf44      	itt	mi
 8004ce2:	f043 0320 	orrmi.w	r3, r3, #32
 8004ce6:	6023      	strmi	r3, [r4, #0]
 8004ce8:	b91d      	cbnz	r5, 8004cf2 <_printf_i+0x196>
 8004cea:	6823      	ldr	r3, [r4, #0]
 8004cec:	f023 0320 	bic.w	r3, r3, #32
 8004cf0:	6023      	str	r3, [r4, #0]
 8004cf2:	2310      	movs	r3, #16
 8004cf4:	e7b0      	b.n	8004c58 <_printf_i+0xfc>
 8004cf6:	6823      	ldr	r3, [r4, #0]
 8004cf8:	f043 0320 	orr.w	r3, r3, #32
 8004cfc:	6023      	str	r3, [r4, #0]
 8004cfe:	2378      	movs	r3, #120	; 0x78
 8004d00:	4828      	ldr	r0, [pc, #160]	; (8004da4 <_printf_i+0x248>)
 8004d02:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004d06:	e7e3      	b.n	8004cd0 <_printf_i+0x174>
 8004d08:	065e      	lsls	r6, r3, #25
 8004d0a:	bf48      	it	mi
 8004d0c:	b2ad      	uxthmi	r5, r5
 8004d0e:	e7e6      	b.n	8004cde <_printf_i+0x182>
 8004d10:	4616      	mov	r6, r2
 8004d12:	e7bb      	b.n	8004c8c <_printf_i+0x130>
 8004d14:	680b      	ldr	r3, [r1, #0]
 8004d16:	6826      	ldr	r6, [r4, #0]
 8004d18:	6960      	ldr	r0, [r4, #20]
 8004d1a:	1d1d      	adds	r5, r3, #4
 8004d1c:	600d      	str	r5, [r1, #0]
 8004d1e:	0635      	lsls	r5, r6, #24
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	d501      	bpl.n	8004d28 <_printf_i+0x1cc>
 8004d24:	6018      	str	r0, [r3, #0]
 8004d26:	e002      	b.n	8004d2e <_printf_i+0x1d2>
 8004d28:	0671      	lsls	r1, r6, #25
 8004d2a:	d5fb      	bpl.n	8004d24 <_printf_i+0x1c8>
 8004d2c:	8018      	strh	r0, [r3, #0]
 8004d2e:	2300      	movs	r3, #0
 8004d30:	6123      	str	r3, [r4, #16]
 8004d32:	4616      	mov	r6, r2
 8004d34:	e7ba      	b.n	8004cac <_printf_i+0x150>
 8004d36:	680b      	ldr	r3, [r1, #0]
 8004d38:	1d1a      	adds	r2, r3, #4
 8004d3a:	600a      	str	r2, [r1, #0]
 8004d3c:	681e      	ldr	r6, [r3, #0]
 8004d3e:	6862      	ldr	r2, [r4, #4]
 8004d40:	2100      	movs	r1, #0
 8004d42:	4630      	mov	r0, r6
 8004d44:	f7fb fa44 	bl	80001d0 <memchr>
 8004d48:	b108      	cbz	r0, 8004d4e <_printf_i+0x1f2>
 8004d4a:	1b80      	subs	r0, r0, r6
 8004d4c:	6060      	str	r0, [r4, #4]
 8004d4e:	6863      	ldr	r3, [r4, #4]
 8004d50:	6123      	str	r3, [r4, #16]
 8004d52:	2300      	movs	r3, #0
 8004d54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d58:	e7a8      	b.n	8004cac <_printf_i+0x150>
 8004d5a:	6923      	ldr	r3, [r4, #16]
 8004d5c:	4632      	mov	r2, r6
 8004d5e:	4649      	mov	r1, r9
 8004d60:	4640      	mov	r0, r8
 8004d62:	47d0      	blx	sl
 8004d64:	3001      	adds	r0, #1
 8004d66:	d0ab      	beq.n	8004cc0 <_printf_i+0x164>
 8004d68:	6823      	ldr	r3, [r4, #0]
 8004d6a:	079b      	lsls	r3, r3, #30
 8004d6c:	d413      	bmi.n	8004d96 <_printf_i+0x23a>
 8004d6e:	68e0      	ldr	r0, [r4, #12]
 8004d70:	9b03      	ldr	r3, [sp, #12]
 8004d72:	4298      	cmp	r0, r3
 8004d74:	bfb8      	it	lt
 8004d76:	4618      	movlt	r0, r3
 8004d78:	e7a4      	b.n	8004cc4 <_printf_i+0x168>
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	4632      	mov	r2, r6
 8004d7e:	4649      	mov	r1, r9
 8004d80:	4640      	mov	r0, r8
 8004d82:	47d0      	blx	sl
 8004d84:	3001      	adds	r0, #1
 8004d86:	d09b      	beq.n	8004cc0 <_printf_i+0x164>
 8004d88:	3501      	adds	r5, #1
 8004d8a:	68e3      	ldr	r3, [r4, #12]
 8004d8c:	9903      	ldr	r1, [sp, #12]
 8004d8e:	1a5b      	subs	r3, r3, r1
 8004d90:	42ab      	cmp	r3, r5
 8004d92:	dcf2      	bgt.n	8004d7a <_printf_i+0x21e>
 8004d94:	e7eb      	b.n	8004d6e <_printf_i+0x212>
 8004d96:	2500      	movs	r5, #0
 8004d98:	f104 0619 	add.w	r6, r4, #25
 8004d9c:	e7f5      	b.n	8004d8a <_printf_i+0x22e>
 8004d9e:	bf00      	nop
 8004da0:	08005059 	.word	0x08005059
 8004da4:	0800506a 	.word	0x0800506a

08004da8 <memcpy>:
 8004da8:	440a      	add	r2, r1
 8004daa:	4291      	cmp	r1, r2
 8004dac:	f100 33ff 	add.w	r3, r0, #4294967295
 8004db0:	d100      	bne.n	8004db4 <memcpy+0xc>
 8004db2:	4770      	bx	lr
 8004db4:	b510      	push	{r4, lr}
 8004db6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004dba:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004dbe:	4291      	cmp	r1, r2
 8004dc0:	d1f9      	bne.n	8004db6 <memcpy+0xe>
 8004dc2:	bd10      	pop	{r4, pc}

08004dc4 <memmove>:
 8004dc4:	4288      	cmp	r0, r1
 8004dc6:	b510      	push	{r4, lr}
 8004dc8:	eb01 0402 	add.w	r4, r1, r2
 8004dcc:	d902      	bls.n	8004dd4 <memmove+0x10>
 8004dce:	4284      	cmp	r4, r0
 8004dd0:	4623      	mov	r3, r4
 8004dd2:	d807      	bhi.n	8004de4 <memmove+0x20>
 8004dd4:	1e43      	subs	r3, r0, #1
 8004dd6:	42a1      	cmp	r1, r4
 8004dd8:	d008      	beq.n	8004dec <memmove+0x28>
 8004dda:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004dde:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004de2:	e7f8      	b.n	8004dd6 <memmove+0x12>
 8004de4:	4402      	add	r2, r0
 8004de6:	4601      	mov	r1, r0
 8004de8:	428a      	cmp	r2, r1
 8004dea:	d100      	bne.n	8004dee <memmove+0x2a>
 8004dec:	bd10      	pop	{r4, pc}
 8004dee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004df2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004df6:	e7f7      	b.n	8004de8 <memmove+0x24>

08004df8 <_free_r>:
 8004df8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004dfa:	2900      	cmp	r1, #0
 8004dfc:	d048      	beq.n	8004e90 <_free_r+0x98>
 8004dfe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e02:	9001      	str	r0, [sp, #4]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	f1a1 0404 	sub.w	r4, r1, #4
 8004e0a:	bfb8      	it	lt
 8004e0c:	18e4      	addlt	r4, r4, r3
 8004e0e:	f000 f8d3 	bl	8004fb8 <__malloc_lock>
 8004e12:	4a20      	ldr	r2, [pc, #128]	; (8004e94 <_free_r+0x9c>)
 8004e14:	9801      	ldr	r0, [sp, #4]
 8004e16:	6813      	ldr	r3, [r2, #0]
 8004e18:	4615      	mov	r5, r2
 8004e1a:	b933      	cbnz	r3, 8004e2a <_free_r+0x32>
 8004e1c:	6063      	str	r3, [r4, #4]
 8004e1e:	6014      	str	r4, [r2, #0]
 8004e20:	b003      	add	sp, #12
 8004e22:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004e26:	f000 b8cd 	b.w	8004fc4 <__malloc_unlock>
 8004e2a:	42a3      	cmp	r3, r4
 8004e2c:	d90b      	bls.n	8004e46 <_free_r+0x4e>
 8004e2e:	6821      	ldr	r1, [r4, #0]
 8004e30:	1862      	adds	r2, r4, r1
 8004e32:	4293      	cmp	r3, r2
 8004e34:	bf04      	itt	eq
 8004e36:	681a      	ldreq	r2, [r3, #0]
 8004e38:	685b      	ldreq	r3, [r3, #4]
 8004e3a:	6063      	str	r3, [r4, #4]
 8004e3c:	bf04      	itt	eq
 8004e3e:	1852      	addeq	r2, r2, r1
 8004e40:	6022      	streq	r2, [r4, #0]
 8004e42:	602c      	str	r4, [r5, #0]
 8004e44:	e7ec      	b.n	8004e20 <_free_r+0x28>
 8004e46:	461a      	mov	r2, r3
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	b10b      	cbz	r3, 8004e50 <_free_r+0x58>
 8004e4c:	42a3      	cmp	r3, r4
 8004e4e:	d9fa      	bls.n	8004e46 <_free_r+0x4e>
 8004e50:	6811      	ldr	r1, [r2, #0]
 8004e52:	1855      	adds	r5, r2, r1
 8004e54:	42a5      	cmp	r5, r4
 8004e56:	d10b      	bne.n	8004e70 <_free_r+0x78>
 8004e58:	6824      	ldr	r4, [r4, #0]
 8004e5a:	4421      	add	r1, r4
 8004e5c:	1854      	adds	r4, r2, r1
 8004e5e:	42a3      	cmp	r3, r4
 8004e60:	6011      	str	r1, [r2, #0]
 8004e62:	d1dd      	bne.n	8004e20 <_free_r+0x28>
 8004e64:	681c      	ldr	r4, [r3, #0]
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	6053      	str	r3, [r2, #4]
 8004e6a:	4421      	add	r1, r4
 8004e6c:	6011      	str	r1, [r2, #0]
 8004e6e:	e7d7      	b.n	8004e20 <_free_r+0x28>
 8004e70:	d902      	bls.n	8004e78 <_free_r+0x80>
 8004e72:	230c      	movs	r3, #12
 8004e74:	6003      	str	r3, [r0, #0]
 8004e76:	e7d3      	b.n	8004e20 <_free_r+0x28>
 8004e78:	6825      	ldr	r5, [r4, #0]
 8004e7a:	1961      	adds	r1, r4, r5
 8004e7c:	428b      	cmp	r3, r1
 8004e7e:	bf04      	itt	eq
 8004e80:	6819      	ldreq	r1, [r3, #0]
 8004e82:	685b      	ldreq	r3, [r3, #4]
 8004e84:	6063      	str	r3, [r4, #4]
 8004e86:	bf04      	itt	eq
 8004e88:	1949      	addeq	r1, r1, r5
 8004e8a:	6021      	streq	r1, [r4, #0]
 8004e8c:	6054      	str	r4, [r2, #4]
 8004e8e:	e7c7      	b.n	8004e20 <_free_r+0x28>
 8004e90:	b003      	add	sp, #12
 8004e92:	bd30      	pop	{r4, r5, pc}
 8004e94:	200000b0 	.word	0x200000b0

08004e98 <_malloc_r>:
 8004e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e9a:	1ccd      	adds	r5, r1, #3
 8004e9c:	f025 0503 	bic.w	r5, r5, #3
 8004ea0:	3508      	adds	r5, #8
 8004ea2:	2d0c      	cmp	r5, #12
 8004ea4:	bf38      	it	cc
 8004ea6:	250c      	movcc	r5, #12
 8004ea8:	2d00      	cmp	r5, #0
 8004eaa:	4606      	mov	r6, r0
 8004eac:	db01      	blt.n	8004eb2 <_malloc_r+0x1a>
 8004eae:	42a9      	cmp	r1, r5
 8004eb0:	d903      	bls.n	8004eba <_malloc_r+0x22>
 8004eb2:	230c      	movs	r3, #12
 8004eb4:	6033      	str	r3, [r6, #0]
 8004eb6:	2000      	movs	r0, #0
 8004eb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004eba:	f000 f87d 	bl	8004fb8 <__malloc_lock>
 8004ebe:	4921      	ldr	r1, [pc, #132]	; (8004f44 <_malloc_r+0xac>)
 8004ec0:	680a      	ldr	r2, [r1, #0]
 8004ec2:	4614      	mov	r4, r2
 8004ec4:	b99c      	cbnz	r4, 8004eee <_malloc_r+0x56>
 8004ec6:	4f20      	ldr	r7, [pc, #128]	; (8004f48 <_malloc_r+0xb0>)
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	b923      	cbnz	r3, 8004ed6 <_malloc_r+0x3e>
 8004ecc:	4621      	mov	r1, r4
 8004ece:	4630      	mov	r0, r6
 8004ed0:	f000 f862 	bl	8004f98 <_sbrk_r>
 8004ed4:	6038      	str	r0, [r7, #0]
 8004ed6:	4629      	mov	r1, r5
 8004ed8:	4630      	mov	r0, r6
 8004eda:	f000 f85d 	bl	8004f98 <_sbrk_r>
 8004ede:	1c43      	adds	r3, r0, #1
 8004ee0:	d123      	bne.n	8004f2a <_malloc_r+0x92>
 8004ee2:	230c      	movs	r3, #12
 8004ee4:	6033      	str	r3, [r6, #0]
 8004ee6:	4630      	mov	r0, r6
 8004ee8:	f000 f86c 	bl	8004fc4 <__malloc_unlock>
 8004eec:	e7e3      	b.n	8004eb6 <_malloc_r+0x1e>
 8004eee:	6823      	ldr	r3, [r4, #0]
 8004ef0:	1b5b      	subs	r3, r3, r5
 8004ef2:	d417      	bmi.n	8004f24 <_malloc_r+0x8c>
 8004ef4:	2b0b      	cmp	r3, #11
 8004ef6:	d903      	bls.n	8004f00 <_malloc_r+0x68>
 8004ef8:	6023      	str	r3, [r4, #0]
 8004efa:	441c      	add	r4, r3
 8004efc:	6025      	str	r5, [r4, #0]
 8004efe:	e004      	b.n	8004f0a <_malloc_r+0x72>
 8004f00:	6863      	ldr	r3, [r4, #4]
 8004f02:	42a2      	cmp	r2, r4
 8004f04:	bf0c      	ite	eq
 8004f06:	600b      	streq	r3, [r1, #0]
 8004f08:	6053      	strne	r3, [r2, #4]
 8004f0a:	4630      	mov	r0, r6
 8004f0c:	f000 f85a 	bl	8004fc4 <__malloc_unlock>
 8004f10:	f104 000b 	add.w	r0, r4, #11
 8004f14:	1d23      	adds	r3, r4, #4
 8004f16:	f020 0007 	bic.w	r0, r0, #7
 8004f1a:	1ac2      	subs	r2, r0, r3
 8004f1c:	d0cc      	beq.n	8004eb8 <_malloc_r+0x20>
 8004f1e:	1a1b      	subs	r3, r3, r0
 8004f20:	50a3      	str	r3, [r4, r2]
 8004f22:	e7c9      	b.n	8004eb8 <_malloc_r+0x20>
 8004f24:	4622      	mov	r2, r4
 8004f26:	6864      	ldr	r4, [r4, #4]
 8004f28:	e7cc      	b.n	8004ec4 <_malloc_r+0x2c>
 8004f2a:	1cc4      	adds	r4, r0, #3
 8004f2c:	f024 0403 	bic.w	r4, r4, #3
 8004f30:	42a0      	cmp	r0, r4
 8004f32:	d0e3      	beq.n	8004efc <_malloc_r+0x64>
 8004f34:	1a21      	subs	r1, r4, r0
 8004f36:	4630      	mov	r0, r6
 8004f38:	f000 f82e 	bl	8004f98 <_sbrk_r>
 8004f3c:	3001      	adds	r0, #1
 8004f3e:	d1dd      	bne.n	8004efc <_malloc_r+0x64>
 8004f40:	e7cf      	b.n	8004ee2 <_malloc_r+0x4a>
 8004f42:	bf00      	nop
 8004f44:	200000b0 	.word	0x200000b0
 8004f48:	200000b4 	.word	0x200000b4

08004f4c <_realloc_r>:
 8004f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f4e:	4607      	mov	r7, r0
 8004f50:	4614      	mov	r4, r2
 8004f52:	460e      	mov	r6, r1
 8004f54:	b921      	cbnz	r1, 8004f60 <_realloc_r+0x14>
 8004f56:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004f5a:	4611      	mov	r1, r2
 8004f5c:	f7ff bf9c 	b.w	8004e98 <_malloc_r>
 8004f60:	b922      	cbnz	r2, 8004f6c <_realloc_r+0x20>
 8004f62:	f7ff ff49 	bl	8004df8 <_free_r>
 8004f66:	4625      	mov	r5, r4
 8004f68:	4628      	mov	r0, r5
 8004f6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f6c:	f000 f830 	bl	8004fd0 <_malloc_usable_size_r>
 8004f70:	42a0      	cmp	r0, r4
 8004f72:	d20f      	bcs.n	8004f94 <_realloc_r+0x48>
 8004f74:	4621      	mov	r1, r4
 8004f76:	4638      	mov	r0, r7
 8004f78:	f7ff ff8e 	bl	8004e98 <_malloc_r>
 8004f7c:	4605      	mov	r5, r0
 8004f7e:	2800      	cmp	r0, #0
 8004f80:	d0f2      	beq.n	8004f68 <_realloc_r+0x1c>
 8004f82:	4631      	mov	r1, r6
 8004f84:	4622      	mov	r2, r4
 8004f86:	f7ff ff0f 	bl	8004da8 <memcpy>
 8004f8a:	4631      	mov	r1, r6
 8004f8c:	4638      	mov	r0, r7
 8004f8e:	f7ff ff33 	bl	8004df8 <_free_r>
 8004f92:	e7e9      	b.n	8004f68 <_realloc_r+0x1c>
 8004f94:	4635      	mov	r5, r6
 8004f96:	e7e7      	b.n	8004f68 <_realloc_r+0x1c>

08004f98 <_sbrk_r>:
 8004f98:	b538      	push	{r3, r4, r5, lr}
 8004f9a:	4d06      	ldr	r5, [pc, #24]	; (8004fb4 <_sbrk_r+0x1c>)
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	4604      	mov	r4, r0
 8004fa0:	4608      	mov	r0, r1
 8004fa2:	602b      	str	r3, [r5, #0]
 8004fa4:	f7fb fd4c 	bl	8000a40 <_sbrk>
 8004fa8:	1c43      	adds	r3, r0, #1
 8004faa:	d102      	bne.n	8004fb2 <_sbrk_r+0x1a>
 8004fac:	682b      	ldr	r3, [r5, #0]
 8004fae:	b103      	cbz	r3, 8004fb2 <_sbrk_r+0x1a>
 8004fb0:	6023      	str	r3, [r4, #0]
 8004fb2:	bd38      	pop	{r3, r4, r5, pc}
 8004fb4:	200001f8 	.word	0x200001f8

08004fb8 <__malloc_lock>:
 8004fb8:	4801      	ldr	r0, [pc, #4]	; (8004fc0 <__malloc_lock+0x8>)
 8004fba:	f000 b811 	b.w	8004fe0 <__retarget_lock_acquire_recursive>
 8004fbe:	bf00      	nop
 8004fc0:	20000200 	.word	0x20000200

08004fc4 <__malloc_unlock>:
 8004fc4:	4801      	ldr	r0, [pc, #4]	; (8004fcc <__malloc_unlock+0x8>)
 8004fc6:	f000 b80c 	b.w	8004fe2 <__retarget_lock_release_recursive>
 8004fca:	bf00      	nop
 8004fcc:	20000200 	.word	0x20000200

08004fd0 <_malloc_usable_size_r>:
 8004fd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004fd4:	1f18      	subs	r0, r3, #4
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	bfbc      	itt	lt
 8004fda:	580b      	ldrlt	r3, [r1, r0]
 8004fdc:	18c0      	addlt	r0, r0, r3
 8004fde:	4770      	bx	lr

08004fe0 <__retarget_lock_acquire_recursive>:
 8004fe0:	4770      	bx	lr

08004fe2 <__retarget_lock_release_recursive>:
 8004fe2:	4770      	bx	lr

08004fe4 <_init>:
 8004fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fe6:	bf00      	nop
 8004fe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fea:	bc08      	pop	{r3}
 8004fec:	469e      	mov	lr, r3
 8004fee:	4770      	bx	lr

08004ff0 <_fini>:
 8004ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ff2:	bf00      	nop
 8004ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ff6:	bc08      	pop	{r3}
 8004ff8:	469e      	mov	lr, r3
 8004ffa:	4770      	bx	lr
