Warning (10268): Verilog HDL information at xm23_cpu.v(206): always construct contains both blocking and non-blocking assignments File: F:/Sync/PCs/final_term/Capstone/ECED3900/basic_cpu/xm23_cpu.v Line: 206
Warning (10268): Verilog HDL information at xm23_cpu.v(216): always construct contains both blocking and non-blocking assignments File: F:/Sync/PCs/final_term/Capstone/ECED3900/basic_cpu/xm23_cpu.v Line: 216
Warning (10268): Verilog HDL information at view_data.v(32): always construct contains both blocking and non-blocking assignments File: F:/Sync/PCs/final_term/Capstone/ECED3900/basic_cpu/view_data.v Line: 32
Warning (10268): Verilog HDL information at instruction_decoder.v(40): always construct contains both blocking and non-blocking assignments File: F:/Sync/PCs/final_term/Capstone/ECED3900/basic_cpu/instruction_decoder.v Line: 40
Warning (10268): Verilog HDL information at control_unit.v(112): always construct contains both blocking and non-blocking assignments File: F:/Sync/PCs/final_term/Capstone/ECED3900/basic_cpu/control_unit.v Line: 112
Warning (10268): Verilog HDL information at control_unit.v(144): always construct contains both blocking and non-blocking assignments File: F:/Sync/PCs/final_term/Capstone/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (10268): Verilog HDL information at int_vect_entry.v(41): always construct contains both blocking and non-blocking assignments File: F:/Sync/PCs/final_term/Capstone/ECED3900/basic_cpu/int_vect_entry.v Line: 41
