{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 13:16:36 2013 " "Info: Processing started: Tue Nov 05 13:16:36 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TP3 -c fpga1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TP3 -c fpga1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Y\[0\] S\[4\] 20.500 ns Longest " "Info: Longest tpd from source pin \"Y\[0\]\" to destination pin \"S\[4\]\" is 20.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns Y\[0\] 1 PIN PIN_84 5 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_84; Fanout = 5; PIN Node = 'Y\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[0] } "NODE_NAME" } } { "ADD3.bdf" "" { Schematic "H:/tparc/TP3/exo3/ADD3.bdf" { { 176 176 344 192 "Y\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.900 ns) 5.400 ns add4group:inst\|Add4:inst\|1~1 2 COMB LC1_C24 1 " "Info: 2: + IC(1.600 ns) + CELL(1.900 ns) = 5.400 ns; Loc. = LC1_C24; Fanout = 1; COMB Node = 'add4group:inst\|Add4:inst\|1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { Y[0] add4group:inst|Add4:inst|1~1 } "NODE_NAME" } } { "Add4.gdf" "" { Schematic "G:/l3info/tparc/max2lib/combinatoire/Add4.gdf" { { 400 616 680 472 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.900 ns) 9.100 ns add4group:inst\|Add4:inst\|1~2 3 COMB LC4_C17 1 " "Info: 3: + IC(1.800 ns) + CELL(1.900 ns) = 9.100 ns; Loc. = LC4_C17; Fanout = 1; COMB Node = 'add4group:inst\|Add4:inst\|1~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { add4group:inst|Add4:inst|1~1 add4group:inst|Add4:inst|1~2 } "NODE_NAME" } } { "Add4.gdf" "" { Schematic "G:/l3info/tparc/max2lib/combinatoire/Add4.gdf" { { 400 616 680 472 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 11.600 ns add4group:inst\|Add4:inst\|45 4 COMB LC1_C17 3 " "Info: 4: + IC(0.600 ns) + CELL(1.900 ns) = 11.600 ns; Loc. = LC1_C17; Fanout = 3; COMB Node = 'add4group:inst\|Add4:inst\|45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { add4group:inst|Add4:inst|1~2 add4group:inst|Add4:inst|45 } "NODE_NAME" } } { "Add4.gdf" "" { Schematic "G:/l3info/tparc/max2lib/combinatoire/Add4.gdf" { { 328 696 760 368 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.900 ns) 15.300 ns inst1 5 COMB LC4_C13 1 " "Info: 5: + IC(1.800 ns) + CELL(1.900 ns) = 15.300 ns; Loc. = LC4_C13; Fanout = 1; COMB Node = 'inst1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { add4group:inst|Add4:inst|45 inst1 } "NODE_NAME" } } { "ADD3.bdf" "" { Schematic "H:/tparc/TP3/exo3/ADD3.bdf" { { 280 744 808 320 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(3.900 ns) 20.500 ns S\[4\] 6 PIN PIN_60 0 " "Info: 6: + IC(1.300 ns) + CELL(3.900 ns) = 20.500 ns; Loc. = PIN_60; Fanout = 0; PIN Node = 'S\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { inst1 S[4] } "NODE_NAME" } } { "ADD3.bdf" "" { Schematic "H:/tparc/TP3/exo3/ADD3.bdf" { { 248 872 1048 264 "S\[5..0\]" "" } { 176 784 825 192 "S\[3..0\]" "" } { 288 808 836 304 "S\[4\]" "" } { 328 808 836 344 "S\[5\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.400 ns ( 65.37 % ) " "Info: Total cell delay = 13.400 ns ( 65.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.100 ns ( 34.63 % ) " "Info: Total interconnect delay = 7.100 ns ( 34.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "20.500 ns" { Y[0] add4group:inst|Add4:inst|1~1 add4group:inst|Add4:inst|1~2 add4group:inst|Add4:inst|45 inst1 S[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "20.500 ns" { Y[0] {} Y[0]~out {} add4group:inst|Add4:inst|1~1 {} add4group:inst|Add4:inst|1~2 {} add4group:inst|Add4:inst|45 {} inst1 {} S[4] {} } { 0.000ns 0.000ns 1.600ns 1.800ns 0.600ns 1.800ns 1.300ns } { 0.000ns 1.900ns 1.900ns 1.900ns 1.900ns 1.900ns 3.900ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 13:16:37 2013 " "Info: Processing ended: Tue Nov 05 13:16:37 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
