{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669605277312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669605277312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 11:14:37 2022 " "Processing started: Mon Nov 28 11:14:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669605277312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605277312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW3 -c HW3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW3 -c HW3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605277312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669605277684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669605277684 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HW3.v(76) " "Verilog HDL information at HW3.v(76): always construct contains both blocking and non-blocking assignments" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669605286107 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HW3.v(181) " "Verilog HDL information at HW3.v(181): always construct contains both blocking and non-blocking assignments" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669605286107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3.v 3 3 " "Found 3 design units, including 3 entities, in source file hw3.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW3 " "Found entity 1: HW3" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669605286111 ""} { "Info" "ISGN_ENTITY_NAME" "2 LED_Decoder " "Found entity 2: LED_Decoder" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669605286111 ""} { "Info" "ISGN_ENTITY_NAME" "3 Debounce " "Found entity 3: Debounce" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669605286111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286111 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HW3 " "Elaborating entity \"HW3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669605286149 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 HW3.v(72) " "Verilog HDL assignment warning at HW3.v(72): truncated value with size 32 to match size of target (1)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669605286156 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 HW3.v(91) " "Verilog HDL assignment warning at HW3.v(91): truncated value with size 32 to match size of target (1)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669605286156 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HW3.v(109) " "Verilog HDL assignment warning at HW3.v(109): truncated value with size 32 to match size of target (4)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669605286157 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag HW3.v(129) " "Verilog HDL Always Construct warning at HW3.v(129): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605286157 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW HW3.v(135) " "Verilog HDL Always Construct warning at HW3.v(135): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605286158 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW HW3.v(137) " "Verilog HDL Always Construct warning at HW3.v(137): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605286158 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag HW3.v(137) " "Verilog HDL Always Construct warning at HW3.v(137): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605286158 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A HW3.v(141) " "Verilog HDL Always Construct warning at HW3.v(141): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605286158 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "times HW3.v(141) " "Verilog HDL Always Construct warning at HW3.v(141): variable \"times\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605286158 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW HW3.v(147) " "Verilog HDL Always Construct warning at HW3.v(147): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605286158 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW HW3.v(149) " "Verilog HDL Always Construct warning at HW3.v(149): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605286158 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag HW3.v(149) " "Verilog HDL Always Construct warning at HW3.v(149): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605286158 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NextState HW3.v(126) " "Verilog HDL Always Construct warning at HW3.v(126): inferring latch(es) for variable \"NextState\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669605286158 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "answer HW3.v(159) " "Verilog HDL Always Construct warning at HW3.v(159): variable \"answer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605286158 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "run HW3.v(162) " "Verilog HDL Always Construct warning at HW3.v(162): variable \"run\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605286158 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "guess HW3.v(165) " "Verilog HDL Always Construct warning at HW3.v(165): variable \"guess\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605286158 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A HW3.v(170) " "Verilog HDL Always Construct warning at HW3.v(170): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605286159 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "showA HW3.v(156) " "Verilog HDL Always Construct warning at HW3.v(156): inferring latch(es) for variable \"showA\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669605286159 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "showB HW3.v(156) " "Verilog HDL Always Construct warning at HW3.v(156): inferring latch(es) for variable \"showB\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669605286159 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A HW3.v(181) " "Verilog HDL Always Construct warning at HW3.v(181): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669605286159 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B HW3.v(181) " "Verilog HDL Always Construct warning at HW3.v(181): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669605286159 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "guess HW3.v(181) " "Verilog HDL Always Construct warning at HW3.v(181): inferring latch(es) for variable \"guess\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669605286159 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "answer HW3.v(181) " "Verilog HDL Always Construct warning at HW3.v(181): inferring latch(es) for variable \"answer\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669605286160 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[0\] HW3.v(181) " "Inferred latch for \"answer\[0\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286161 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[1\] HW3.v(181) " "Inferred latch for \"answer\[1\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286161 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[2\] HW3.v(181) " "Inferred latch for \"answer\[2\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286161 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[3\] HW3.v(181) " "Inferred latch for \"answer\[3\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286161 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[4\] HW3.v(181) " "Inferred latch for \"answer\[4\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286161 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[5\] HW3.v(181) " "Inferred latch for \"answer\[5\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286161 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[6\] HW3.v(181) " "Inferred latch for \"answer\[6\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286161 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[7\] HW3.v(181) " "Inferred latch for \"answer\[7\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286161 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[8\] HW3.v(181) " "Inferred latch for \"answer\[8\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286161 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[9\] HW3.v(181) " "Inferred latch for \"answer\[9\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286161 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[10\] HW3.v(181) " "Inferred latch for \"answer\[10\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286161 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[11\] HW3.v(181) " "Inferred latch for \"answer\[11\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286162 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[12\] HW3.v(181) " "Inferred latch for \"answer\[12\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286162 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[13\] HW3.v(181) " "Inferred latch for \"answer\[13\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286162 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[14\] HW3.v(181) " "Inferred latch for \"answer\[14\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286162 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[15\] HW3.v(181) " "Inferred latch for \"answer\[15\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286162 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[0\] HW3.v(181) " "Inferred latch for \"guess\[0\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286162 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[1\] HW3.v(181) " "Inferred latch for \"guess\[1\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286162 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[2\] HW3.v(181) " "Inferred latch for \"guess\[2\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286162 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[3\] HW3.v(181) " "Inferred latch for \"guess\[3\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286162 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[4\] HW3.v(181) " "Inferred latch for \"guess\[4\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286162 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[5\] HW3.v(181) " "Inferred latch for \"guess\[5\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286162 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[6\] HW3.v(181) " "Inferred latch for \"guess\[6\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286162 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[7\] HW3.v(181) " "Inferred latch for \"guess\[7\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286162 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[8\] HW3.v(181) " "Inferred latch for \"guess\[8\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286162 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[9\] HW3.v(181) " "Inferred latch for \"guess\[9\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286162 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[10\] HW3.v(181) " "Inferred latch for \"guess\[10\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286162 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[11\] HW3.v(181) " "Inferred latch for \"guess\[11\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286162 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[12\] HW3.v(181) " "Inferred latch for \"guess\[12\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286162 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[13\] HW3.v(181) " "Inferred latch for \"guess\[13\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286162 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[14\] HW3.v(181) " "Inferred latch for \"guess\[14\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286162 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[15\] HW3.v(181) " "Inferred latch for \"guess\[15\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286163 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] HW3.v(181) " "Inferred latch for \"B\[0\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286163 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] HW3.v(181) " "Inferred latch for \"B\[1\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286163 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] HW3.v(181) " "Inferred latch for \"B\[2\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286163 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] HW3.v(181) " "Inferred latch for \"B\[3\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286163 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] HW3.v(181) " "Inferred latch for \"A\[0\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286163 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] HW3.v(181) " "Inferred latch for \"A\[1\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286163 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] HW3.v(181) " "Inferred latch for \"A\[2\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286163 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] HW3.v(181) " "Inferred latch for \"A\[3\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286163 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "showB\[0\] HW3.v(156) " "Inferred latch for \"showB\[0\]\" at HW3.v(156)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286163 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "showB\[1\] HW3.v(156) " "Inferred latch for \"showB\[1\]\" at HW3.v(156)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286163 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "showB\[2\] HW3.v(156) " "Inferred latch for \"showB\[2\]\" at HW3.v(156)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286163 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "showB\[3\] HW3.v(156) " "Inferred latch for \"showB\[3\]\" at HW3.v(156)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286163 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "showA\[0\] HW3.v(156) " "Inferred latch for \"showA\[0\]\" at HW3.v(156)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286163 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "showA\[1\] HW3.v(156) " "Inferred latch for \"showA\[1\]\" at HW3.v(156)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286163 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "showA\[2\] HW3.v(156) " "Inferred latch for \"showA\[2\]\" at HW3.v(156)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286163 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "showA\[3\] HW3.v(156) " "Inferred latch for \"showA\[3\]\" at HW3.v(156)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286163 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[0\] HW3.v(126) " "Inferred latch for \"NextState\[0\]\" at HW3.v(126)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286163 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[1\] HW3.v(126) " "Inferred latch for \"NextState\[1\]\" at HW3.v(126)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286163 "|HW3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Decoder LED_Decoder:U0 " "Elaborating entity \"LED_Decoder\" for hierarchy \"LED_Decoder:U0\"" {  } { { "HW3.v" "U0" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669605286196 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out HW3.v(226) " "Verilog HDL Always Construct warning at HW3.v(226): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669605286198 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] HW3.v(226) " "Inferred latch for \"out\[0\]\" at HW3.v(226)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286198 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] HW3.v(226) " "Inferred latch for \"out\[1\]\" at HW3.v(226)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286198 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] HW3.v(226) " "Inferred latch for \"out\[2\]\" at HW3.v(226)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286198 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] HW3.v(226) " "Inferred latch for \"out\[3\]\" at HW3.v(226)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286198 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] HW3.v(226) " "Inferred latch for \"out\[4\]\" at HW3.v(226)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286198 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] HW3.v(226) " "Inferred latch for \"out\[5\]\" at HW3.v(226)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286198 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] HW3.v(226) " "Inferred latch for \"out\[6\]\" at HW3.v(226)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605286198 "|HW3|LED_Decoder:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:U8 " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:U8\"" {  } { { "HW3.v" "U8" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669605286206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[2\] " "LATCH primitive \"LED_Decoder:U7\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[1\] " "LATCH primitive \"LED_Decoder:U7\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[0\] " "LATCH primitive \"LED_Decoder:U7\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[4\] " "LATCH primitive \"LED_Decoder:U7\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[5\] " "LATCH primitive \"LED_Decoder:U7\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[6\] " "LATCH primitive \"LED_Decoder:U7\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[3\] " "LATCH primitive \"LED_Decoder:U7\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[2\] " "LATCH primitive \"LED_Decoder:U6\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[1\] " "LATCH primitive \"LED_Decoder:U6\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[0\] " "LATCH primitive \"LED_Decoder:U6\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[4\] " "LATCH primitive \"LED_Decoder:U6\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[5\] " "LATCH primitive \"LED_Decoder:U6\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[6\] " "LATCH primitive \"LED_Decoder:U6\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[3\] " "LATCH primitive \"LED_Decoder:U6\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[2\] " "LATCH primitive \"LED_Decoder:U5\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[1\] " "LATCH primitive \"LED_Decoder:U5\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[0\] " "LATCH primitive \"LED_Decoder:U5\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[4\] " "LATCH primitive \"LED_Decoder:U5\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[5\] " "LATCH primitive \"LED_Decoder:U5\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[6\] " "LATCH primitive \"LED_Decoder:U5\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[3\] " "LATCH primitive \"LED_Decoder:U5\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[2\] " "LATCH primitive \"LED_Decoder:U4\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[1\] " "LATCH primitive \"LED_Decoder:U4\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[0\] " "LATCH primitive \"LED_Decoder:U4\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[4\] " "LATCH primitive \"LED_Decoder:U4\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[5\] " "LATCH primitive \"LED_Decoder:U4\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[6\] " "LATCH primitive \"LED_Decoder:U4\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[3\] " "LATCH primitive \"LED_Decoder:U4\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U3\|out\[2\] " "LATCH primitive \"LED_Decoder:U3\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U3\|out\[4\] " "LATCH primitive \"LED_Decoder:U3\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U3\|out\[5\] " "LATCH primitive \"LED_Decoder:U3\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U3\|out\[6\] " "LATCH primitive \"LED_Decoder:U3\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U3\|out\[3\] " "LATCH primitive \"LED_Decoder:U3\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[2\] " "LATCH primitive \"LED_Decoder:U2\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[1\] " "LATCH primitive \"LED_Decoder:U2\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[0\] " "LATCH primitive \"LED_Decoder:U2\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[4\] " "LATCH primitive \"LED_Decoder:U2\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[5\] " "LATCH primitive \"LED_Decoder:U2\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[6\] " "LATCH primitive \"LED_Decoder:U2\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[3\] " "LATCH primitive \"LED_Decoder:U2\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[2\] " "LATCH primitive \"LED_Decoder:U1\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[1\] " "LATCH primitive \"LED_Decoder:U1\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[0\] " "LATCH primitive \"LED_Decoder:U1\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[4\] " "LATCH primitive \"LED_Decoder:U1\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[5\] " "LATCH primitive \"LED_Decoder:U1\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[6\] " "LATCH primitive \"LED_Decoder:U1\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[2\] " "LATCH primitive \"LED_Decoder:U0\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[1\] " "LATCH primitive \"LED_Decoder:U0\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[0\] " "LATCH primitive \"LED_Decoder:U0\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[4\] " "LATCH primitive \"LED_Decoder:U0\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[5\] " "LATCH primitive \"LED_Decoder:U0\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[6\] " "LATCH primitive \"LED_Decoder:U0\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[3\] " "LATCH primitive \"LED_Decoder:U0\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605286504 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "B\[1\] A\[1\] " "Duplicate LATCH primitive \"B\[1\]\" merged with LATCH primitive \"A\[1\]\"" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669605286873 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "B\[2\] A\[1\] " "Duplicate LATCH primitive \"B\[2\]\" merged with LATCH primitive \"A\[1\]\"" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669605286873 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "A\[2\] A\[1\] " "Duplicate LATCH primitive \"A\[2\]\" merged with LATCH primitive \"A\[1\]\"" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669605286873 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1669605286873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState\[0\] " "Latch NextState\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA NextState\[0\] " "Ports D and ENA on the latch are fed by the same signal NextState\[0\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605286874 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605286874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState\[1\] " "Latch NextState\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605286874 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605286874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[0\] " "Latch guess\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605286874 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605286874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A\[1\] " "Latch A\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605286874 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605286874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[1\] " "Latch guess\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605286874 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605286874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[2\] " "Latch guess\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605286874 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605286874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[3\] " "Latch guess\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605286874 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605286874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[4\] " "Latch guess\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605286874 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605286874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[5\] " "Latch guess\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605286875 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605286875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[6\] " "Latch guess\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605286875 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605286875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[7\] " "Latch guess\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605286875 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605286875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[8\] " "Latch guess\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605286875 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605286875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[9\] " "Latch guess\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605286875 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605286875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[10\] " "Latch guess\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605286875 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605286875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[11\] " "Latch guess\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605286875 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605286875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[12\] " "Latch guess\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605286875 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605286875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[13\] " "Latch guess\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605286875 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605286875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[14\] " "Latch guess\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605286875 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605286875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[15\] " "Latch guess\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605286875 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605286875 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669605286978 "|HW3|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669605286978 "|HW3|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669605286978 "|HW3|HEX6[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669605286978 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669605287059 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/output_files/HW3.map.smsg " "Generated suppressed messages file C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/output_files/HW3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605287361 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669605287483 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669605287483 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669605287544 "|HW3|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669605287544 "|HW3|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669605287544 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "391 " "Implemented 391 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669605287546 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669605287546 ""} { "Info" "ICUT_CUT_TM_LCELLS" "294 " "Implemented 294 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669605287546 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669605287546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669605287565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 11:14:47 2022 " "Processing ended: Mon Nov 28 11:14:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669605287565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669605287565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669605287565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605287565 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1669605288861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669605288861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 11:14:48 2022 " "Processing started: Mon Nov 28 11:14:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669605288861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1669605288861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HW3 -c HW3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HW3 -c HW3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1669605288861 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1669605288952 ""}
{ "Info" "0" "" "Project  = HW3" {  } {  } 0 0 "Project  = HW3" 0 0 "Fitter" 0 0 1669605288953 ""}
{ "Info" "0" "" "Revision = HW3" {  } {  } 0 0 "Revision = HW3" 0 0 "Fitter" 0 0 1669605288953 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1669605289066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1669605289066 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HW3 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"HW3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669605289076 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1669605289124 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1669605289124 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669605289469 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669605289487 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669605289593 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "97 97 " "No exact pin location assignment(s) for 97 pins of 97 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1669605289855 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1669605296559 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 96 global CLKCTRL_G10 " "CLK~inputCLKENA0 with 96 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1669605296935 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1669605296935 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669605296935 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669605296942 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669605296943 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669605296944 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1669605296945 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1669605296945 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669605296946 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "The Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1669605297667 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HW3.sdc " "Synopsys Design Constraints File file not found: 'HW3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1669605297667 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1669605297667 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "NextState\[0\] NextState\[0\] " "Clock target NextState\[0\] of clock NextState\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1669605297670 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1669605297672 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1669605297673 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1669605297673 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669605297711 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1669605297712 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669605297712 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669605297786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669605302979 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1669605303431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:22 " "Fitter placement preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669605324899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669605422277 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669605426468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669605426469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669605428303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1669605432692 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669605432692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1669605436326 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669605436326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669605436331 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.68 " "Total time spent on timing analysis during the Fitter is 1.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1669605437979 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669605438020 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669605438564 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669605438564 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669605439664 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669605443424 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/output_files/HW3.fit.smsg " "Generated suppressed messages file C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/output_files/HW3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669605443842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7985 " "Peak virtual memory: 7985 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669605444552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 11:17:24 2022 " "Processing ended: Mon Nov 28 11:17:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669605444552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:36 " "Elapsed time: 00:02:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669605444552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:15 " "Total CPU time (on all processors): 00:03:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669605444552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669605444552 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1669605445822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669605445822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 11:17:25 2022 " "Processing started: Mon Nov 28 11:17:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669605445822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1669605445822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HW3 -c HW3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off HW3 -c HW3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1669605445822 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1669605446504 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1669605451885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669605452290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 11:17:32 2022 " "Processing ended: Mon Nov 28 11:17:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669605452290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669605452290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669605452290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1669605452290 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1669605452956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1669605453533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669605453533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 11:17:33 2022 " "Processing started: Mon Nov 28 11:17:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669605453533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1669605453533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HW3 -c HW3 " "Command: quartus_sta HW3 -c HW3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1669605453533 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1669605453657 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1669605454177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1669605454177 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1669605454218 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1669605454219 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "The Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1669605454672 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HW3.sdc " "Synopsys Design Constraints File file not found: 'HW3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1669605454702 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669605454702 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Debounce:U9\|out Debounce:U9\|out " "create_clock -period 1.000 -name Debounce:U9\|out Debounce:U9\|out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669605454703 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669605454703 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Debounce:U8\|out Debounce:U8\|out " "create_clock -period 1.000 -name Debounce:U8\|out Debounce:U8\|out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669605454703 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name NextState\[0\] NextState\[0\] " "create_clock -period 1.000 -name NextState\[0\] NextState\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669605454703 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_5HZ CLK_5HZ " "create_clock -period 1.000 -name CLK_5HZ CLK_5HZ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669605454703 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669605454703 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "NextState\[0\] NextState\[0\] " "Clock target NextState\[0\] of clock NextState\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1669605454705 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1669605454706 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669605454717 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1669605454719 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669605454729 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669605454767 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669605454767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.090 " "Worst-case setup slack is -7.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605454769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605454769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.090            -584.527 CLK  " "   -7.090            -584.527 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605454769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.903             -62.642 NextState\[0\]  " "   -3.903             -62.642 NextState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605454769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.880             -11.261 CLK_5HZ  " "   -3.880             -11.261 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605454769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.861            -182.083 Debounce:U9\|out  " "   -3.861            -182.083 Debounce:U9\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605454769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.323              -1.323 Debounce:U8\|out  " "   -1.323              -1.323 Debounce:U8\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605454769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669605454769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605454775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605454775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 Debounce:U9\|out  " "    0.312               0.000 Debounce:U9\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605454775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 CLK  " "    0.389               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605454775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 Debounce:U8\|out  " "    0.405               0.000 Debounce:U8\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605454775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.691               0.000 CLK_5HZ  " "    0.691               0.000 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605454775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.809               0.000 NextState\[0\]  " "    0.809               0.000 NextState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605454775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669605454775 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669605454778 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669605454781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605454784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605454784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -114.380 CLK  " "   -0.724            -114.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605454784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -57.838 Debounce:U9\|out  " "   -0.724             -57.838 Debounce:U9\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605454784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -3.310 CLK_5HZ  " "   -0.724              -3.310 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605454784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -1.136 Debounce:U8\|out  " "   -0.724              -1.136 Debounce:U8\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605454784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 NextState\[0\]  " "    0.294               0.000 NextState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605454784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669605454784 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669605454801 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669605454834 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669605456359 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "NextState\[0\] NextState\[0\] " "Clock target NextState\[0\] of clock NextState\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1669605456496 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669605456507 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669605456518 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669605456518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.378 " "Worst-case setup slack is -7.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605456520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605456520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.378            -576.071 CLK  " "   -7.378            -576.071 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605456520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.034            -171.442 Debounce:U9\|out  " "   -4.034            -171.442 Debounce:U9\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605456520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.005             -11.562 CLK_5HZ  " "   -4.005             -11.562 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605456520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.875             -62.503 NextState\[0\]  " "   -3.875             -62.503 NextState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605456520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.248              -1.248 Debounce:U8\|out  " "   -1.248              -1.248 Debounce:U8\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605456520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669605456520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.111 " "Worst-case hold slack is -0.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605456526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605456526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.111              -1.605 CLK  " "   -0.111              -1.605 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605456526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 Debounce:U9\|out  " "    0.429               0.000 Debounce:U9\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605456526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 Debounce:U8\|out  " "    0.474               0.000 Debounce:U8\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605456526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.722               0.000 NextState\[0\]  " "    0.722               0.000 NextState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605456526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.815               0.000 CLK_5HZ  " "    0.815               0.000 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605456526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669605456526 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669605456530 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669605456533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605456535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605456535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -115.150 CLK  " "   -0.724            -115.150 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605456535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -57.991 Debounce:U9\|out  " "   -0.724             -57.991 Debounce:U9\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605456535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -3.319 CLK_5HZ  " "   -0.724              -3.319 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605456535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -1.132 Debounce:U8\|out  " "   -0.724              -1.132 Debounce:U8\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605456535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 NextState\[0\]  " "    0.242               0.000 NextState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605456535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669605456535 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669605456551 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669605456778 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669605457546 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "NextState\[0\] NextState\[0\] " "Clock target NextState\[0\] of clock NextState\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1669605457612 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669605457622 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669605457626 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669605457626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.040 " "Worst-case setup slack is -3.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.040            -221.228 CLK  " "   -3.040            -221.228 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.740              -5.132 CLK_5HZ  " "   -1.740              -5.132 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.526             -23.375 NextState\[0\]  " "   -1.526             -23.375 NextState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.286             -60.234 Debounce:U9\|out  " "   -1.286             -60.234 Debounce:U9\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.117              -0.117 Debounce:U8\|out  " "   -0.117              -0.117 Debounce:U8\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669605457628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.010 " "Worst-case hold slack is 0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 Debounce:U9\|out  " "    0.010               0.000 Debounce:U9\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 CLK  " "    0.103               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 CLK_5HZ  " "    0.208               0.000 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 Debounce:U8\|out  " "    0.219               0.000 Debounce:U8\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 NextState\[0\]  " "    0.341               0.000 NextState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669605457634 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669605457639 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669605457644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.478 " "Worst-case minimum pulse width slack is -0.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.478              -9.996 CLK  " "   -0.478              -9.996 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.046               0.000 Debounce:U9\|out  " "    0.046               0.000 Debounce:U9\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 Debounce:U8\|out  " "    0.100               0.000 Debounce:U8\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 CLK_5HZ  " "    0.153               0.000 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 NextState\[0\]  " "    0.394               0.000 NextState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669605457646 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669605457660 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "NextState\[0\] NextState\[0\] " "Clock target NextState\[0\] of clock NextState\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1669605457813 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669605457824 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669605457827 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669605457827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.733 " "Worst-case setup slack is -2.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.733            -190.253 CLK  " "   -2.733            -190.253 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.596              -4.692 CLK_5HZ  " "   -1.596              -4.692 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.354             -20.684 NextState\[0\]  " "   -1.354             -20.684 NextState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.123             -51.614 Debounce:U9\|out  " "   -1.123             -51.614 Debounce:U9\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069              -0.069 Debounce:U8\|out  " "   -0.069              -0.069 Debounce:U8\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669605457830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.088 " "Worst-case hold slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -1.703 CLK  " "   -0.088              -1.703 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005              -0.068 Debounce:U9\|out  " "   -0.005              -0.068 Debounce:U9\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 CLK_5HZ  " "    0.191               0.000 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 Debounce:U8\|out  " "    0.205               0.000 Debounce:U8\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 NextState\[0\]  " "    0.295               0.000 NextState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669605457836 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669605457839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669605457842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.466 " "Worst-case minimum pulse width slack is -0.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.466             -10.124 CLK  " "   -0.466             -10.124 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061               0.000 Debounce:U9\|out  " "    0.061               0.000 Debounce:U9\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 Debounce:U8\|out  " "    0.095               0.000 Debounce:U8\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 CLK_5HZ  " "    0.160               0.000 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 NextState\[0\]  " "    0.399               0.000 NextState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669605457845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669605457845 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669605459629 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669605459630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5341 " "Peak virtual memory: 5341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669605459695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 11:17:39 2022 " "Processing ended: Mon Nov 28 11:17:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669605459695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669605459695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669605459695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669605459695 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 142 s " "Quartus Prime Full Compilation was successful. 0 errors, 142 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669605460507 ""}
