
*** Running vivado
    with args -log main.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source main.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1522.941 ; gain = 53.828 ; free physical = 2040 ; free virtual = 5984
Command: link_design -top main -part xc7vx485tffg1761-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint '/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.gen/sources_1/ip/system_clk_creator/system_clk_creator.dcp' for cell 'clk_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2052.863 ; gain = 0.000 ; free physical = 1573 ; free virtual = 5574
INFO: [Netlist 29-17] Analyzing 2635 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.gen/sources_1/ip/system_clk_creator/system_clk_creator_board.xdc] for cell 'clk_gen/inst'
Finished Parsing XDC File [/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.gen/sources_1/ip/system_clk_creator/system_clk_creator_board.xdc] for cell 'clk_gen/inst'
Parsing XDC File [/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.gen/sources_1/ip/system_clk_creator/system_clk_creator.xdc] for cell 'clk_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.gen/sources_1/ip/system_clk_creator/system_clk_creator.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.gen/sources_1/ip/system_clk_creator/system_clk_creator.xdc:54]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2926.914 ; gain = 697.711 ; free physical = 930 ; free virtual = 4959
Finished Parsing XDC File [/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.gen/sources_1/ip/system_clk_creator/system_clk_creator.xdc] for cell 'clk_gen/inst'
Parsing XDC File [/home/dracho/Downloads/OneChannelTest/OldSetup_PLLTest/OldSetup_PLLTest.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/dracho/Downloads/OneChannelTest/OldSetup_PLLTest/OldSetup_PLLTest.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2990.945 ; gain = 0.000 ; free physical = 927 ; free virtual = 4957
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1649 instances were transformed.
  OBUFDS => OBUFDS: 113 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1536 instances

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2990.980 ; gain = 1448.227 ; free physical = 927 ; free virtual = 4957
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3062.980 ; gain = 64.031 ; free physical = 909 ; free virtual = 4939

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e5eec606

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3062.980 ; gain = 0.000 ; free physical = 899 ; free virtual = 4929

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1e5eec606

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3339.590 ; gain = 0.000 ; free physical = 565 ; free virtual = 4598

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1e5eec606

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3339.590 ; gain = 0.000 ; free physical = 565 ; free virtual = 4598
Phase 1 Initialization | Checksum: 1e5eec606

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3339.590 ; gain = 0.000 ; free physical = 565 ; free virtual = 4598

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1e5eec606

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3339.590 ; gain = 0.000 ; free physical = 564 ; free virtual = 4597

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1e5eec606

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3339.590 ; gain = 0.000 ; free physical = 561 ; free virtual = 4594
Phase 2 Timer Update And Timing Data Collection | Checksum: 1e5eec606

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3339.590 ; gain = 0.000 ; free physical = 561 ; free virtual = 4594

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e5eec606

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3339.590 ; gain = 0.000 ; free physical = 560 ; free virtual = 4594
Retarget | Checksum: 1e5eec606
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1e5eec606

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3339.590 ; gain = 0.000 ; free physical = 560 ; free virtual = 4594
Constant propagation | Checksum: 1e5eec606
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1e78c1cc1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3339.590 ; gain = 0.000 ; free physical = 560 ; free virtual = 4594
Sweep | Checksum: 1e78c1cc1
INFO: [Opt 31-389] Phase Sweep created 52 cells and removed 1 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG adjustable_clock/r_oddrsettings_reg[2]_BUFG_inst to drive 56 load(s) on clock net adjustable_clock/r_oddrsettings_reg[2]_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 18039678d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3339.590 ; gain = 0.000 ; free physical = 560 ; free virtual = 4594
BUFG optimization | Checksum: 18039678d
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 18039678d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3339.590 ; gain = 0.000 ; free physical = 560 ; free virtual = 4594
Shift Register Optimization | Checksum: 18039678d
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 14c7a3a81

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3339.590 ; gain = 0.000 ; free physical = 568 ; free virtual = 4601
Post Processing Netlist | Checksum: 14c7a3a81
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 119eee89f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3339.590 ; gain = 0.000 ; free physical = 568 ; free virtual = 4601

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3339.590 ; gain = 0.000 ; free physical = 568 ; free virtual = 4601
Phase 9.2 Verifying Netlist Connectivity | Checksum: 119eee89f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3339.590 ; gain = 0.000 ; free physical = 568 ; free virtual = 4601
Phase 9 Finalization | Checksum: 119eee89f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3339.590 ; gain = 0.000 ; free physical = 568 ; free virtual = 4601
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              52  |               1  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 119eee89f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3339.590 ; gain = 0.000 ; free physical = 568 ; free virtual = 4601
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3339.590 ; gain = 0.000 ; free physical = 568 ; free virtual = 4601

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 119eee89f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3339.590 ; gain = 0.000 ; free physical = 567 ; free virtual = 4601

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 119eee89f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3339.590 ; gain = 0.000 ; free physical = 567 ; free virtual = 4601

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3339.590 ; gain = 0.000 ; free physical = 567 ; free virtual = 4601
Ending Netlist Obfuscation Task | Checksum: 119eee89f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3339.590 ; gain = 0.000 ; free physical = 567 ; free virtual = 4601
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3427.633 ; gain = 0.000 ; free physical = 545 ; free virtual = 4581
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3427.633 ; gain = 0.000 ; free physical = 543 ; free virtual = 4579
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3427.633 ; gain = 0.000 ; free physical = 537 ; free virtual = 4573
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3427.633 ; gain = 0.000 ; free physical = 536 ; free virtual = 4573
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3427.633 ; gain = 0.000 ; free physical = 536 ; free virtual = 4573
Wrote Device Cache: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3427.633 ; gain = 0.000 ; free physical = 532 ; free virtual = 4570
Write Physdb Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3427.633 ; gain = 0.000 ; free physical = 531 ; free virtual = 4570
INFO: [Common 17-1381] The checkpoint '/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.runs/impl_1/main_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3427.633 ; gain = 0.000 ; free physical = 514 ; free virtual = 4552
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f505c8ca

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3427.633 ; gain = 0.000 ; free physical = 514 ; free virtual = 4553
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3427.633 ; gain = 0.000 ; free physical = 514 ; free virtual = 4553

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Place 30-1907] IDELAYCTRL_instance_REPLICATED_0 replication was created for IDELAYCTRL_instance IDELAYCTRL
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19b4cc2a3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3427.633 ; gain = 0.000 ; free physical = 510 ; free virtual = 4545

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d8bd20e4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3427.633 ; gain = 0.000 ; free physical = 459 ; free virtual = 4505

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d8bd20e4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3427.633 ; gain = 0.000 ; free physical = 474 ; free virtual = 4521
Phase 1 Placer Initialization | Checksum: 1d8bd20e4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3427.633 ; gain = 0.000 ; free physical = 475 ; free virtual = 4522

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ea26be85

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3427.633 ; gain = 0.000 ; free physical = 469 ; free virtual = 4517

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 21b4c6e61

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3427.633 ; gain = 0.000 ; free physical = 468 ; free virtual = 4516

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 21b4c6e61

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3427.633 ; gain = 0.000 ; free physical = 468 ; free virtual = 4516

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1d9ab93be

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3472.297 ; gain = 44.664 ; free physical = 377 ; free virtual = 3981

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 175 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 1, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 82 nets or LUTs. Breaked 2 LUTs, combined 80 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 8 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net signalgen/memory_idx[1]. Replicated 27 times.
INFO: [Physopt 32-81] Processed net signalgen/memory_idx[2]. Replicated 27 times.
INFO: [Physopt 32-81] Processed net signalgen/memory_idx[3]. Replicated 26 times.
INFO: [Physopt 32-81] Processed net signalgen/memory_idx[4]. Replicated 27 times.
INFO: [Physopt 32-81] Processed net signalgen/uart_data_count_reg_n_0_[1]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net signalgen/uart_data_count_reg_n_0_[2]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net signalgen/uart_data_count_reg_n_0_[3]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net signalgen/uart_data_count_reg_n_0_[4]. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 8 nets. Created 139 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 139 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3472.297 ; gain = 0.000 ; free physical = 652 ; free virtual = 4229
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3472.297 ; gain = 0.000 ; free physical = 652 ; free virtual = 4229

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |             80  |                    82  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |          139  |              0  |                     8  |           0  |           1  |  00:00:06  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          141  |             80  |                    90  |           0  |           9  |  00:00:06  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 12759155d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:34 . Memory (MB): peak = 3475.266 ; gain = 47.633 ; free physical = 652 ; free virtual = 4230
Phase 2.4 Global Placement Core | Checksum: f6031556

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 3475.266 ; gain = 47.633 ; free physical = 629 ; free virtual = 4224
Phase 2 Global Placement | Checksum: f6031556

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 3475.266 ; gain = 47.633 ; free physical = 629 ; free virtual = 4224

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c2923535

Time (s): cpu = 00:01:01 ; elapsed = 00:00:36 . Memory (MB): peak = 3475.266 ; gain = 47.633 ; free physical = 620 ; free virtual = 4223

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1225b93f9

Time (s): cpu = 00:01:11 ; elapsed = 00:00:42 . Memory (MB): peak = 3475.266 ; gain = 47.633 ; free physical = 604 ; free virtual = 4219

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ad76f80c

Time (s): cpu = 00:01:12 ; elapsed = 00:00:42 . Memory (MB): peak = 3475.266 ; gain = 47.633 ; free physical = 604 ; free virtual = 4219

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bf307e9f

Time (s): cpu = 00:01:12 ; elapsed = 00:00:42 . Memory (MB): peak = 3475.266 ; gain = 47.633 ; free physical = 606 ; free virtual = 4221

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1cae471d7

Time (s): cpu = 00:01:20 ; elapsed = 00:00:45 . Memory (MB): peak = 3492.266 ; gain = 64.633 ; free physical = 712 ; free virtual = 4328

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 60b75f9a

Time (s): cpu = 00:01:22 ; elapsed = 00:00:46 . Memory (MB): peak = 3492.266 ; gain = 64.633 ; free physical = 692 ; free virtual = 4308

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 154c9bbbd

Time (s): cpu = 00:01:22 ; elapsed = 00:00:47 . Memory (MB): peak = 3492.266 ; gain = 64.633 ; free physical = 698 ; free virtual = 4314

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 13b292efe

Time (s): cpu = 00:01:22 ; elapsed = 00:00:47 . Memory (MB): peak = 3492.266 ; gain = 64.633 ; free physical = 698 ; free virtual = 4314
Phase 3 Detail Placement | Checksum: 13b292efe

Time (s): cpu = 00:01:22 ; elapsed = 00:00:47 . Memory (MB): peak = 3492.266 ; gain = 64.633 ; free physical = 698 ; free virtual = 4314

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21ce592df

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.113 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2157c13fc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3528.141 ; gain = 0.000 ; free physical = 678 ; free virtual = 4295
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2157c13fc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3528.141 ; gain = 0.000 ; free physical = 678 ; free virtual = 4295
Phase 4.1.1.1 BUFG Insertion | Checksum: 21ce592df

Time (s): cpu = 00:01:32 ; elapsed = 00:00:51 . Memory (MB): peak = 3528.141 ; gain = 100.508 ; free physical = 678 ; free virtual = 4295

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.513. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c51cf794

Time (s): cpu = 00:01:35 ; elapsed = 00:00:54 . Memory (MB): peak = 3528.141 ; gain = 100.508 ; free physical = 678 ; free virtual = 4295

Time (s): cpu = 00:01:35 ; elapsed = 00:00:54 . Memory (MB): peak = 3528.141 ; gain = 100.508 ; free physical = 678 ; free virtual = 4295
Phase 4.1 Post Commit Optimization | Checksum: 1c51cf794

Time (s): cpu = 00:01:35 ; elapsed = 00:00:54 . Memory (MB): peak = 3528.141 ; gain = 100.508 ; free physical = 687 ; free virtual = 4304

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c51cf794

Time (s): cpu = 00:01:35 ; elapsed = 00:00:54 . Memory (MB): peak = 3528.141 ; gain = 100.508 ; free physical = 682 ; free virtual = 4298

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c51cf794

Time (s): cpu = 00:01:36 ; elapsed = 00:00:54 . Memory (MB): peak = 3528.141 ; gain = 100.508 ; free physical = 681 ; free virtual = 4297
Phase 4.3 Placer Reporting | Checksum: 1c51cf794

Time (s): cpu = 00:01:36 ; elapsed = 00:00:54 . Memory (MB): peak = 3528.141 ; gain = 100.508 ; free physical = 681 ; free virtual = 4298

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3528.141 ; gain = 0.000 ; free physical = 681 ; free virtual = 4298

Time (s): cpu = 00:01:36 ; elapsed = 00:00:54 . Memory (MB): peak = 3528.141 ; gain = 100.508 ; free physical = 681 ; free virtual = 4298
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a3cc9928

Time (s): cpu = 00:01:36 ; elapsed = 00:00:54 . Memory (MB): peak = 3528.141 ; gain = 100.508 ; free physical = 681 ; free virtual = 4298
Ending Placer Task | Checksum: c82acc26

Time (s): cpu = 00:01:36 ; elapsed = 00:00:54 . Memory (MB): peak = 3528.141 ; gain = 100.508 ; free physical = 681 ; free virtual = 4298
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:38 ; elapsed = 00:00:55 . Memory (MB): peak = 3528.141 ; gain = 100.508 ; free physical = 681 ; free virtual = 4298
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3528.141 ; gain = 0.000 ; free physical = 685 ; free virtual = 4302
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3528.141 ; gain = 0.000 ; free physical = 676 ; free virtual = 4293
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3528.141 ; gain = 0.000 ; free physical = 678 ; free virtual = 4297
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3528.141 ; gain = 0.000 ; free physical = 670 ; free virtual = 4302
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3528.141 ; gain = 0.000 ; free physical = 670 ; free virtual = 4302
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3528.141 ; gain = 0.000 ; free physical = 671 ; free virtual = 4303
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3528.141 ; gain = 0.000 ; free physical = 667 ; free virtual = 4300
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3528.141 ; gain = 0.000 ; free physical = 668 ; free virtual = 4302
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3528.141 ; gain = 0.000 ; free physical = 668 ; free virtual = 4302
INFO: [Common 17-1381] The checkpoint '/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.runs/impl_1/main_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3552.152 ; gain = 0.000 ; free physical = 699 ; free virtual = 4319
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3552.152 ; gain = 0.000 ; free physical = 679 ; free virtual = 4301
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3552.152 ; gain = 0.000 ; free physical = 666 ; free virtual = 4302
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3552.152 ; gain = 0.000 ; free physical = 666 ; free virtual = 4302
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3552.152 ; gain = 0.000 ; free physical = 666 ; free virtual = 4303
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3552.152 ; gain = 0.000 ; free physical = 666 ; free virtual = 4303
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3552.152 ; gain = 0.000 ; free physical = 665 ; free virtual = 4304
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3552.152 ; gain = 0.000 ; free physical = 665 ; free virtual = 4304
INFO: [Common 17-1381] The checkpoint '/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.runs/impl_1/main_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 32db01da ConstDB: 0 ShapeSum: 954fca4c RouteDB: 0
Post Restoration Checksum: NetGraph: d752a28c | NumContArr: a5c0b63 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 26700a329

Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 3845.156 ; gain = 285.000 ; free physical = 547 ; free virtual = 3799

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 26700a329

Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 3845.156 ; gain = 285.000 ; free physical = 552 ; free virtual = 3804

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 26700a329

Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 3845.156 ; gain = 285.000 ; free physical = 552 ; free virtual = 3804
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 23a8fdbb1

Time (s): cpu = 00:01:19 ; elapsed = 00:00:49 . Memory (MB): peak = 3992.344 ; gain = 432.188 ; free physical = 424 ; free virtual = 3684
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.532  | TNS=0.000  | WHS=-1.770 | THS=-800.062|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000356288 %
  Global Horizontal Routing Utilization  = 0.000803146 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6708
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6707
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 29f5c64b0

Time (s): cpu = 00:01:27 ; elapsed = 00:00:51 . Memory (MB): peak = 4008.406 ; gain = 448.250 ; free physical = 508 ; free virtual = 3769

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 29f5c64b0

Time (s): cpu = 00:01:27 ; elapsed = 00:00:51 . Memory (MB): peak = 4008.406 ; gain = 448.250 ; free physical = 508 ; free virtual = 3769

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 20b0d3983

Time (s): cpu = 00:01:36 ; elapsed = 00:00:54 . Memory (MB): peak = 4008.406 ; gain = 448.250 ; free physical = 511 ; free virtual = 3773
Phase 3 Initial Routing | Checksum: 20b0d3983

Time (s): cpu = 00:01:37 ; elapsed = 00:00:54 . Memory (MB): peak = 4008.406 ; gain = 448.250 ; free physical = 511 ; free virtual = 3773

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1197
 Number of Nodes with overlaps = 246
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.088  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2e1314ac4

Time (s): cpu = 00:01:57 ; elapsed = 00:01:04 . Memory (MB): peak = 4008.406 ; gain = 448.250 ; free physical = 511 ; free virtual = 3773
Phase 4 Rip-up And Reroute | Checksum: 2e1314ac4

Time (s): cpu = 00:01:57 ; elapsed = 00:01:04 . Memory (MB): peak = 4008.406 ; gain = 448.250 ; free physical = 511 ; free virtual = 3773

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2e1314ac4

Time (s): cpu = 00:01:57 ; elapsed = 00:01:04 . Memory (MB): peak = 4008.406 ; gain = 448.250 ; free physical = 511 ; free virtual = 3773

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2e1314ac4

Time (s): cpu = 00:01:57 ; elapsed = 00:01:04 . Memory (MB): peak = 4008.406 ; gain = 448.250 ; free physical = 511 ; free virtual = 3773
Phase 5 Delay and Skew Optimization | Checksum: 2e1314ac4

Time (s): cpu = 00:01:57 ; elapsed = 00:01:04 . Memory (MB): peak = 4008.406 ; gain = 448.250 ; free physical = 511 ; free virtual = 3773

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 379022df7

Time (s): cpu = 00:02:00 ; elapsed = 00:01:05 . Memory (MB): peak = 4008.406 ; gain = 448.250 ; free physical = 503 ; free virtual = 3765
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.098  | TNS=0.000  | WHS=-0.136 | THS=-0.294 |

Phase 6.1 Hold Fix Iter | Checksum: 23108cfe4

Time (s): cpu = 00:02:01 ; elapsed = 00:01:05 . Memory (MB): peak = 4008.406 ; gain = 448.250 ; free physical = 503 ; free virtual = 3764

Phase 6.2 Non Free Resource Hold Fix Iter
Phase 6.2 Non Free Resource Hold Fix Iter | Checksum: 2c1df4d3e

Time (s): cpu = 00:02:01 ; elapsed = 00:01:05 . Memory (MB): peak = 4008.406 ; gain = 448.250 ; free physical = 502 ; free virtual = 3764
Phase 6 Post Hold Fix | Checksum: 2c1df4d3e

Time (s): cpu = 00:02:01 ; elapsed = 00:01:05 . Memory (MB): peak = 4008.406 ; gain = 448.250 ; free physical = 502 ; free virtual = 3764

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.919123 %
  Global Horizontal Routing Utilization  = 0.979381 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2c1df4d3e

Time (s): cpu = 00:02:01 ; elapsed = 00:01:05 . Memory (MB): peak = 4008.406 ; gain = 448.250 ; free physical = 502 ; free virtual = 3764

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2c1df4d3e

Time (s): cpu = 00:02:01 ; elapsed = 00:01:05 . Memory (MB): peak = 4008.406 ; gain = 448.250 ; free physical = 502 ; free virtual = 3764

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2100348b5

Time (s): cpu = 00:02:02 ; elapsed = 00:01:05 . Memory (MB): peak = 4008.406 ; gain = 448.250 ; free physical = 501 ; free virtual = 3763

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 22218d33f

Time (s): cpu = 00:02:05 ; elapsed = 00:01:06 . Memory (MB): peak = 4008.406 ; gain = 448.250 ; free physical = 501 ; free virtual = 3763
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.098  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22218d33f

Time (s): cpu = 00:02:05 ; elapsed = 00:01:06 . Memory (MB): peak = 4008.406 ; gain = 448.250 ; free physical = 501 ; free virtual = 3763
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1907bec22

Time (s): cpu = 00:02:05 ; elapsed = 00:01:07 . Memory (MB): peak = 4008.406 ; gain = 448.250 ; free physical = 501 ; free virtual = 3763
Ending Routing Task | Checksum: 1907bec22

Time (s): cpu = 00:02:05 ; elapsed = 00:01:07 . Memory (MB): peak = 4008.406 ; gain = 448.250 ; free physical = 501 ; free virtual = 3763

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:08 ; elapsed = 00:01:08 . Memory (MB): peak = 4008.406 ; gain = 456.254 ; free physical = 501 ; free virtual = 3763
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file main_bus_skew_routed.rpt -pb main_bus_skew_routed.pb -rpx main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4096.449 ; gain = 0.000 ; free physical = 495 ; free virtual = 3780
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4096.449 ; gain = 0.000 ; free physical = 484 ; free virtual = 3782
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4096.449 ; gain = 0.000 ; free physical = 484 ; free virtual = 3782
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.34 . Memory (MB): peak = 4096.449 ; gain = 0.000 ; free physical = 476 ; free virtual = 3777
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4096.449 ; gain = 0.000 ; free physical = 474 ; free virtual = 3775
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4096.449 ; gain = 0.000 ; free physical = 473 ; free virtual = 3776
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4096.449 ; gain = 0.000 ; free physical = 473 ; free virtual = 3776
INFO: [Common 17-1381] The checkpoint '/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.runs/impl_1/main_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Apr 19 15:47:51 2024...

*** Running vivado
    with args -log main.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source main.tcl -notrace
Command: open_checkpoint main_routed.dcp
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2019.906 ; gain = 0.000 ; free physical = 2050 ; free virtual = 5354
INFO: [Netlist 29-17] Analyzing 2634 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2125.312 ; gain = 2.000 ; free physical = 1958 ; free virtual = 5271
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2853.734 ; gain = 0.000 ; free physical = 1476 ; free virtual = 4781
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2853.734 ; gain = 0.000 ; free physical = 1474 ; free virtual = 4779
Read PlaceDB: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2853.734 ; gain = 0.000 ; free physical = 1463 ; free virtual = 4768
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2853.734 ; gain = 0.000 ; free physical = 1463 ; free virtual = 4768
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2853.734 ; gain = 0.000 ; free physical = 1466 ; free virtual = 4765
Read Physdb Files: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2853.734 ; gain = 0.000 ; free physical = 1466 ; free virtual = 4765
Restored from archive | CPU: 0.780000 secs | Memory: 17.811684 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2853.734 ; gain = 7.938 ; free physical = 1466 ; free virtual = 4765
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2853.734 ; gain = 0.000 ; free physical = 1466 ; free virtual = 4765
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1536 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 1536 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2861.734 ; gain = 1327.484 ; free physical = 1466 ; free virtual = 4765
Command: write_bitstream -force main.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/Xilinx/Vitis_2023.2/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./main.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:49 ; elapsed = 00:00:25 . Memory (MB): peak = 3675.531 ; gain = 813.797 ; free physical = 746 ; free virtual = 4077
INFO: [Common 17-206] Exiting Vivado at Fri Apr 19 15:49:02 2024...
