Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date             : Wed Feb 18 14:16:33 2026
| Host             : RMP-RESEARCH4 running 64-bit Ubuntu 22.04.5 LTS
| Command          : report_power -file Redesign_wrapper_power_routed.rpt -pb Redesign_wrapper_power_summary_routed.pb -rpx Redesign_wrapper_power_routed.rpx
| Design           : Redesign_wrapper
| Device           : xczu9eg-ffvb1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 6.984        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 6.233        |
| Device Static (W)        | 0.751        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 93.2         |
| Junction Temperature (C) | 31.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.502 |        3 |       --- |             --- |
| CLB Logic                |     1.081 |   298767 |       --- |             --- |
|   LUT as Logic           |     0.670 |    84802 |    274080 |           30.94 |
|   LUT as Distributed RAM |     0.289 |    19371 |    144000 |           13.45 |
|   Register               |     0.055 |   145010 |    548160 |           26.45 |
|   CARRY8                 |     0.041 |     3639 |     34260 |           10.62 |
|   LUT as Shift Register  |     0.026 |      975 |    144000 |            0.68 |
|   BUFG                   |    <0.001 |       16 |        32 |           50.00 |
|   Others                 |     0.000 |     3689 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     9308 |    274080 |            3.40 |
| Signals                  |     1.445 |   221728 |       --- |             --- |
| Block RAM                |     0.330 |      362 |       912 |           39.69 |
| DSPs                     |     0.126 |      355 |      2520 |           14.09 |
| PS8                      |     2.748 |        1 |       --- |             --- |
| Static Power             |     0.751 |          |           |                 |
|   PS Static              |     0.102 |          |           |                 |
|   PL Static              |     0.649 |          |           |                 |
| Total                    |     6.984 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     4.305 |       4.073 |      0.232 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.036 |       0.000 |      0.036 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.031 |       0.027 |      0.004 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.191 |       0.000 |      0.191 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.033 |       0.000 |      0.033 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     1.110 |       1.072 |      0.038 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.249 |       0.242 |      0.008 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.190 |       0.189 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.730 |       0.725 |      0.005 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.071 |       0.069 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.626 |       0.592 |      0.034 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------+--------------------------------------------------------+-----------------+
| Clock    | Domain                                                 | Constraint (ns) |
+----------+--------------------------------------------------------+-----------------+
| clk_pl_0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0] |             6.0 |
+----------+--------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| Redesign_wrapper      |     6.233 |
|   Redesign_i          |     6.233 |
|     conv_engine_1     |     3.365 |
|       inst            |     3.365 |
|     smartconnect_0    |     0.023 |
|       inst            |     0.023 |
|     smartconnect_1    |     0.045 |
|       inst            |     0.045 |
|     smartconnect_2    |     0.023 |
|       inst            |     0.023 |
|     smartconnect_3    |     0.012 |
|       inst            |     0.012 |
|     smartconnect_4    |     0.010 |
|       inst            |     0.010 |
|     zynq_ultra_ps_e_0 |     2.755 |
|       inst            |     2.755 |
+-----------------------+-----------+


