
---------- Begin Simulation Statistics ----------
final_tick                                18413191000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  82149                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725100                       # Number of bytes of host memory used
host_op_rate                                   144823                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   325.39                       # Real time elapsed on the host
host_tick_rate                               56587535                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    26730654                       # Number of instructions simulated
sim_ops                                      47124472                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018413                       # Number of seconds simulated
sim_ticks                                 18413191000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  72633775                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 45259525                       # number of cc regfile writes
system.cpu.committedInsts                    26730654                       # Number of Instructions Simulated
system.cpu.committedOps                      47124472                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.377684                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.377684                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    161053                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   102392                       # number of floating regfile writes
system.cpu.idleCycles                          251440                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1870244                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  9966528                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.352027                       # Inst execution rate
system.cpu.iew.exec_refs                      7327002                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     491019                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 8808932                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               9004605                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                187                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             15043                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               673553                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           119690845                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               6835983                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2231212                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              86616645                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 108819                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                193893                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1441309                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                333287                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            273                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       968872                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         901372                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 120993601                       # num instructions consuming a value
system.cpu.iew.wb_count                      85483617                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.569420                       # average fanout of values written-back
system.cpu.iew.wb_producers                  68896196                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.321260                       # insts written-back per cycle
system.cpu.iew.wb_sent                       85918339                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                105739296                       # number of integer regfile reads
system.cpu.int_regfile_writes                77179223                       # number of integer regfile writes
system.cpu.ipc                               0.725856                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.725856                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            263794      0.30%      0.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              79608527     89.60%     89.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                36278      0.04%     89.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                933448      1.05%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 324      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2450      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                27842      0.03%     91.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     91.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 9721      0.01%     91.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2826      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1237      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             150      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              57      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              7400563      8.33%     99.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              483513      0.54%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           51678      0.06%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25433      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               88847857                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  150192                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              291806                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       125558                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             238471                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4465432                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.050259                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 4450632     99.67%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    174      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     82      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   113      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3155      0.07%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1526      0.03%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              6517      0.15%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3233      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               92899303                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          222896358                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     85358059                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         192018982                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  119688632                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  88847857                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2213                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        72566367                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           4452075                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2014                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    116920378                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      36574943                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.429200                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.641283                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            15919825     43.53%     43.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2327550      6.36%     49.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3636214      9.94%     59.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2130625      5.83%     65.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1798476      4.92%     70.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2133539      5.83%     76.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5559825     15.20%     91.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2915657      7.97%     99.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              153232      0.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        36574943                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.412614                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            344097                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           242309                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              9004605                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              673553                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                31213507                       # number of misc regfile reads
system.cpu.numCycles                         36826383                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            3850                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    67                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8058                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         18219                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       179684                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2863                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       359880                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2863                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5970                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3487                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4571                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4191                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4191                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5970                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        28380                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        28380                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  28380                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       873472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       873472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  873472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10161                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10161    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10161                       # Request fanout histogram
system.membus.reqLayer2.occupancy            34665500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           53867000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  18413191000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            163775                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       116031                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6171                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           68065                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16421                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16421                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6427                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       157348                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        19025                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       521051                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                540076                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       806272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     18324032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               19130304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           10583                       # Total snoops (count)
system.tol2bus.snoopTraffic                    223168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           190779                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.015023                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.121643                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 187913     98.50%     98.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2866      1.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             190779                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          298655000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         260663979                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9640500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  18413191000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 3704                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               166331                       # number of demand (read+write) hits
system.l2.demand_hits::total                   170035                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                3704                       # number of overall hits
system.l2.overall_hits::.cpu.data              166331                       # number of overall hits
system.l2.overall_hits::total                  170035                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2723                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7438                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10161                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2723                       # number of overall misses
system.l2.overall_misses::.cpu.data              7438                       # number of overall misses
system.l2.overall_misses::total                 10161                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    223760500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    575747000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        799507500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    223760500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    575747000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       799507500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             6427                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           173769                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               180196                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            6427                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          173769                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              180196                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.423681                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.042804                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.056389                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.423681                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.042804                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.056389                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82174.256335                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77406.157569                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78683.938589                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82174.256335                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77406.157569                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78683.938589                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3487                       # number of writebacks
system.l2.writebacks::total                      3487                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2723                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7438                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10161                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7438                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10161                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    196530500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    501367000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    697897500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    196530500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    501367000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    697897500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.423681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.042804                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056389                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.423681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.042804                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.056389                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72174.256335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67406.157569                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68683.938589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72174.256335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67406.157569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68683.938589                       # average overall mshr miss latency
system.l2.replacements                          10583                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       112544                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           112544                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       112544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       112544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6171                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6171                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6171                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6171                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          338                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           338                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             12230                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12230                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            4191                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4191                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    310631500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     310631500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         16421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.255222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.255222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74118.706753                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74118.706753                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         4191                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4191                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    268721500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    268721500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.255222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.255222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64118.706753                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64118.706753                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           3704                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3704                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2723                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2723                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    223760500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    223760500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         6427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.423681                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.423681                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82174.256335                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82174.256335                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2723                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2723                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    196530500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    196530500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.423681                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.423681                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72174.256335                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72174.256335                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        154101                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            154101                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3247                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3247                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    265115500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    265115500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       157348                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        157348                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.020636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.020636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81649.368648                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81649.368648                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3247                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3247                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    232645500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    232645500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.020636                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.020636                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71649.368648                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71649.368648                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  18413191000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2029.261121                       # Cycle average of tags in use
system.l2.tags.total_refs                      359539                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     12631                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.464809                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     223.112929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       168.761572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1637.386620                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.108942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.082403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.799505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990850                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1696                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    732385                       # Number of tag accesses
system.l2.tags.data_accesses                   732385                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18413191000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      3460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004178970500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          202                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          202                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               26974                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3236                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10161                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3487                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10161                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3487                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    518                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    27                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.12                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10161                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3487                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.678218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.833501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    141.705358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            177     87.62%     87.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            8      3.96%     91.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           14      6.93%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.50%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           202                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.995050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.948308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.294833                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              116     57.43%     57.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      3.47%     60.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               54     26.73%     87.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      8.42%     96.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      3.47%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           202                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   33152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  650304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               223168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     35.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   18413173500                       # Total gap between requests
system.mem_ctrls.avgGap                    1349148.12                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       174272                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       442880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       219712                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 9464519.213426940143                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 24052322.055422116071                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 11932315.262465914711                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2723                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         7438                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3487                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     84428000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    201127500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 482671623250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31005.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27040.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 138420310.65                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       174272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       476032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        650304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       174272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       174272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       223168                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       223168                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2723                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         7438                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          10161                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3487                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3487                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      9464519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     25852770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         35317290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      9464519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      9464519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     12120007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        12120007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     12120007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      9464519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     25852770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        47437296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 9643                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3433                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          565                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          574                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1245                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          231                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          202                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          568                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          626                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          877                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          222                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          649                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          337                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          259                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          125                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          634                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          349                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           52                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           13                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           99                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          106                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           62                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          535                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          109                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               104749250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              48215000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          285555500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10862.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29612.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                7159                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2817                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.24                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.06                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3089                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   270.440919                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   173.708106                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   275.037545                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1077     34.87%     34.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          851     27.55%     62.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          379     12.27%     74.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          253      8.19%     82.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          135      4.37%     87.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           95      3.08%     90.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           69      2.23%     92.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           38      1.23%     93.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          192      6.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3089                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                617152                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             219712                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               33.516841                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               11.932315                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.36                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy        10845660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         5734245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       30009420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       7448940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1453008960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1855621890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   5508036480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    8870705595                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   481.758191                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  14301653000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    614640000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3496898000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        11288340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         5988510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       38841600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      10471320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1453008960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1091551140                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   6151464480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    8762614350                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   475.887876                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  15981893500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    614640000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1816657500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  18413191000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  18413191000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                1441309                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  5469250                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9658879                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            551                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  16826853                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               3178101                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              140535400                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  6225                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1148624                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  52346                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 456276                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31604                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           201235302                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   380555917                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                188414467                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    200178                       # Number of floating rename lookups
system.cpu.rename.committedMaps              66982498                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                134252798                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       8                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   7                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  13899513                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18413191000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18413191000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1621982                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1621982                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1621982                       # number of overall hits
system.cpu.icache.overall_hits::total         1621982                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7563                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7563                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7563                       # number of overall misses
system.cpu.icache.overall_misses::total          7563                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    332828998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    332828998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    332828998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    332828998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1629545                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1629545                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1629545                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1629545                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004641                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004641                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004641                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004641                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44007.536427                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44007.536427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44007.536427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44007.536427                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1099                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.960000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         6171                       # number of writebacks
system.cpu.icache.writebacks::total              6171                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1136                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1136                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1136                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1136                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         6427                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6427                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6427                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6427                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    272882499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    272882499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    272882499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    272882499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003944                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003944                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003944                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003944                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42458.767543                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42458.767543                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42458.767543                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42458.767543                       # average overall mshr miss latency
system.cpu.icache.replacements                   6171                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1621982                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1621982                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7563                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7563                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    332828998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    332828998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1629545                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1629545                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004641                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004641                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44007.536427                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44007.536427                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1136                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1136                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6427                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6427                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    272882499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    272882499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003944                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003944                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42458.767543                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42458.767543                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  18413191000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.840812                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1628409                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6427                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            253.370002                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.840812                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999378                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999378                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13042787                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13042787                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18413191000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       96556                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 5211564                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1221                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 273                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 292817                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  509                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    584                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     6835954                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      491692                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           227                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           253                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18413191000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18413191000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18413191000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1630285                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           893                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18413191000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  3800423                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              11523493                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  16571388                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               3238330                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1441309                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9366538                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 10718                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              151282566                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 44044                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                        143552742                       # The number of ROB reads
system.cpu.rob.writes                       249033218                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      6531234                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6531234                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6533264                       # number of overall hits
system.cpu.dcache.overall_hits::total         6533264                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       585977                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         585977                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       586634                       # number of overall misses
system.cpu.dcache.overall_misses::total        586634                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7374550496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7374550496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7374550496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7374550496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7117211                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7117211                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7119898                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7119898                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.082332                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.082332                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.082394                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.082394                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 12585.051113                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12585.051113                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 12570.956501                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12570.956501                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14317                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          757                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               740                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.347297                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   126.166667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       112544                       # number of writebacks
system.cpu.dcache.writebacks::total            112544                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       412610                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       412610                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       412610                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       412610                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       173367                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       173367                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       173769                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       173769                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2582054497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2582054497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2592813997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2592813997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024359                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024359                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024406                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024406                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14893.575461                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14893.575461                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14921.038833                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14921.038833                       # average overall mshr miss latency
system.cpu.dcache.replacements                 173513                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      6166260                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6166260                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       569551                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        569551                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6892957000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6892957000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6735811                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6735811                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.084556                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.084556                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12102.440343                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12102.440343                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       412605                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       412605                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       156946                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       156946                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2117153000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2117153000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023300                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023300                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13489.690722                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13489.690722                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       364974                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         364974                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        16426                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16426                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    481593496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    481593496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       381400                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       381400                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.043068                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.043068                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 29318.975770                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29318.975770                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16421                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16421                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    464901497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    464901497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.043055                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.043055                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 28311.399854                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28311.399854                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2030                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2030                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          657                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          657                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2687                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2687                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.244511                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.244511                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          402                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          402                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10759500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10759500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.149609                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.149609                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 26764.925373                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 26764.925373                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  18413191000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.750870                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6707033                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            173769                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             38.597408                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.750870                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999027                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999027                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          57132953                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         57132953                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18413191000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  18413191000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                24662212                       # Number of BP lookups
system.cpu.branchPred.condPredicted          24162911                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1449313                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11305674                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11264028                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.631636                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   53985                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            8089                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               5793                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2296                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          396                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        72517743                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1439695                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     26842222                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.755610                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.593005                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        12636691     47.08%     47.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         6509783     24.25%     71.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          487090      1.81%     73.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2543068      9.47%     82.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          907585      3.38%     86.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          200212      0.75%     86.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          438011      1.63%     88.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          206417      0.77%     89.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2913365     10.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     26842222                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             26730654                       # Number of instructions committed
system.cpu.commit.opsCommitted               47124472                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4173777                       # Number of memory references committed
system.cpu.commit.loads                       3793041                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    6602953                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      98711                       # Number of committed floating point instructions.
system.cpu.commit.integer                    46834547                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 32164                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       219961      0.47%      0.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     41801346     88.70%     89.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        36032      0.08%     89.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       850221      1.80%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          199      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     91.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     91.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        26582      0.06%     91.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         9706      0.02%     91.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2796      0.01%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          121      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           51      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      3770094      8.00%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       366420      0.78%     99.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        22947      0.05%     99.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        14316      0.03%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     47124472                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2913365                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  26730654                       # Number of Instructions committed
system.cpu.thread0.numOps                    47124472                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1866886                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      102053843                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    24662212                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11323806                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      33251224                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 2903198                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  762                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4368                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          102                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1629546                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 71719                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           36574943                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.861467                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.408888                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9673294     26.45%     26.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   998726      2.73%     29.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   490913      1.34%     30.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   904115      2.47%     32.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3256960      8.90%     41.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2405797      6.58%     48.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   263290      0.72%     49.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2176367      5.95%     55.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 16405481     44.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             36574943                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.669689                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.771215                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
