{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 13 21:25:17 2020 " "Info: Processing started: Fri Nov 13 21:25:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off xor_gate -c xor_gate --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off xor_gate -c xor_gate --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A Y 7.596 ns Longest " "Info: Longest tpd from source pin \"A\" to destination pin \"Y\" is 7.596 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns A 1 PIN PIN_W17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W17; Fanout = 1; PIN Node = 'A'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "xor_gate.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/XOR/xor_gate.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.724 ns) + CELL(0.154 ns) 4.715 ns Y~0 2 COMB LCCOMB_X2_Y1_N18 1 " "Info: 2: + IC(3.724 ns) + CELL(0.154 ns) = 4.715 ns; Loc. = LCCOMB_X2_Y1_N18; Fanout = 1; COMB Node = 'Y~0'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "3.878 ns" { A Y~0 } "NODE_NAME" } } { "xor_gate.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/XOR/xor_gate.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(2.154 ns) 7.596 ns Y 3 PIN PIN_V21 0 " "Info: 3: + IC(0.727 ns) + CELL(2.154 ns) = 7.596 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'Y'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "2.881 ns" { Y~0 Y } "NODE_NAME" } } { "xor_gate.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/XOR/xor_gate.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.145 ns ( 41.40 % ) " "Info: Total cell delay = 3.145 ns ( 41.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.451 ns ( 58.60 % ) " "Info: Total interconnect delay = 4.451 ns ( 58.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "7.596 ns" { A Y~0 Y } "NODE_NAME" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "7.596 ns" { A {} A~combout {} Y~0 {} Y {} } { 0.000ns 0.000ns 3.724ns 0.727ns } { 0.000ns 0.837ns 0.154ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 13 21:25:17 2020 " "Info: Processing ended: Fri Nov 13 21:25:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
