# Virtual-CPU
Implemented a Pipelined CPU using the Xilinx design package for FPGAs for the R-type, I-type, and J-type instructions using Verilog.
