$date
	Sat Oct 22 23:27:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#397712
b10000 !
1"
#397714
b10000 &
b10000 %
1$
#397715
0"
#397718
b1000 &
b1000 %
#397722
b100 &
b100 %
#397726
b10 &
b10 %
#397730
b1 &
b1 %
1#
#397734
b0 &
0#
b0 %
0$
#1449817
b1011 !
1"
#1449818
b1011 &
b1011 %
1$
#1449819
0"
#1449822
b100010 &
b100010 %
#1449826
b10001 &
b10001 %
#1449830
b110100 &
b110100 %
#1449834
b11010 &
b11010 %
#1449838
b1101 &
b1101 %
#1449842
b101000 &
b101000 %
#1449846
b10100 &
b10100 %
#1449850
b1010 &
b1010 %
#1449854
b101 &
b101 %
#1449858
b10000 &
b10000 %
#1449862
b1000 &
b1000 %
#1449866
b100 &
b100 %
#1449870
b10 &
b10 %
#1449874
b1 &
b1 %
1#
#1449878
b0 &
0#
b0 %
0$
#2455406
b1100 &
b1100 %
1$
b1100 !
1"
#2455407
0"
#2455410
b110 &
b110 %
#2455414
b11 &
b11 %
#2455418
b1010 &
b1010 %
#2455422
b101 &
b101 %
#2455426
b10000 &
b10000 %
#2455430
b1000 &
b1000 %
#2455434
b100 &
b100 %
#2455438
b10 &
b10 %
#2455442
b1 &
b1 %
1#
#2455446
b0 &
0#
b0 %
0$
#4500012
