# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project i2c_fifo_i2c
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of writer_tb.v was successful.
# Compile of clock_generator.v was successful.
# 9 compiles, 0 failed with no errors.
vsim work.write_tb -voptargs=+acc
# vsim work.write_tb -voptargs="+acc" 
# Start time: 22:29:18 on Mar 14,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_controller(fast)".
# Loading work.write_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
add wave -position insertpoint sim:/write_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: admin  Hostname: DESKTOP-A5DHFV4  ProcessID: 2200
#           Attempting to use alternate WLF file "./wlft44wr54".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft44wr54
add wave -position insertpoint sim:/write_tb/dut/i2c/*
add wave -position insertpoint sim:/write_tb/dut/fifo_tx/*
run -all
# ** Note: $finish    : D:/wavelet_training/code/I2C_APB/Testbench/writer_tb.v(248)
#    Time: 53080 ns  Iteration: 0  Instance: /write_tb
# 1
# Break in Module write_tb at D:/wavelet_training/code/I2C_APB/Testbench/writer_tb.v line 248
quit -sim
# End time: 22:30:12 on Mar 14,2024, Elapsed time: 0:00:54
# Errors: 0, Warnings: 2
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of writer_tb.v was successful.
# Compile of clock_generator.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 22:33:04 on Mar 14,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_controller(fast)".
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: admin  Hostname: DESKTOP-A5DHFV4  ProcessID: 2200
#           Attempting to use alternate WLF file "./wlftyvt3kx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyvt3kx
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/converter/*
add wave -position insertpoint sim:/read_tb/dut/fifo_rx/*
run -all
# ** Note: $finish    : D:/wavelet_training/code/I2C_APB/Testbench/read_tb.v(261)
#    Time: 31 us  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at D:/wavelet_training/code/I2C_APB/Testbench/read_tb.v line 261
quit -sim
# End time: 22:35:03 on Mar 14,2024, Elapsed time: 0:01:59
# Errors: 0, Warnings: 2
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of writer_tb.v was successful.
# Compile of clock_generator.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 22:35:10 on Mar 14,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_controller(fast)".
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: admin  Hostname: DESKTOP-A5DHFV4  ProcessID: 2200
#           Attempting to use alternate WLF file "./wlftxmxsdh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxmxsdh
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/converter/*
add wave -position insertpoint sim:/read_tb/dut/fifo_rx/*
run -all
# ** Note: $finish    : D:/wavelet_training/code/I2C_APB/Testbench/read_tb.v(261)
#    Time: 31 us  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at D:/wavelet_training/code/I2C_APB/Testbench/read_tb.v line 261
quit -sim
# End time: 22:36:30 on Mar 14,2024, Elapsed time: 0:01:20
# Errors: 0, Warnings: 2
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of writer_tb.v was successful.
# Compile of clock_generator.v was successful.
# 9 compiles, 0 failed with no errors.
# Load canceled
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of writer_tb.v was successful.
# Compile of clock_generator.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 22:37:33 on Mar 14,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: admin  Hostname: DESKTOP-A5DHFV4  ProcessID: 2200
#           Attempting to use alternate WLF file "./wlftjciad9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjciad9
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/converter/*
add wave -position insertpoint sim:/read_tb/dut/fifo_rx/*
run -all
# ** Note: $finish    : D:/wavelet_training/code/I2C_APB/Testbench/read_tb.v(261)
#    Time: 31 us  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at D:/wavelet_training/code/I2C_APB/Testbench/read_tb.v line 261
quit -sim
# End time: 22:38:06 on Mar 14,2024, Elapsed time: 0:00:33
# Errors: 0, Warnings: 2
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of writer_tb.v was successful.
# Compile of clock_generator.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 22:38:29 on Mar 14,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: admin  Hostname: DESKTOP-A5DHFV4  ProcessID: 2200
#           Attempting to use alternate WLF file "./wlft45816n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft45816n
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/converter/*
add wave -position insertpoint sim:/read_tb/dut/fifo_rx/*
run -all
# ** Note: $finish    : D:/wavelet_training/code/I2C_APB/Testbench/read_tb.v(272)
#    Time: 31030 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at D:/wavelet_training/code/I2C_APB/Testbench/read_tb.v line 272
quit -sim
# End time: 22:40:42 on Mar 14,2024, Elapsed time: 0:02:13
# Errors: 0, Warnings: 2
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of writer_tb.v was successful.
# Compile of clock_generator.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 22:40:48 on Mar 14,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: admin  Hostname: DESKTOP-A5DHFV4  ProcessID: 2200
#           Attempting to use alternate WLF file "./wlft3k92rw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3k92rw
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/converter/*
add wave -position insertpoint sim:/read_tb/dut/fifo_rx/*
run -all
# ** Note: $finish    : D:/wavelet_training/code/I2C_APB/Testbench/read_tb.v(272)
#    Time: 31030 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at D:/wavelet_training/code/I2C_APB/Testbench/read_tb.v line 272
# Causality operation skipped due to absence of debug database file
quit -sim
# End time: 22:45:15 on Mar 14,2024, Elapsed time: 0:04:27
# Errors: 0, Warnings: 3
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of writer_tb.v was successful.
# Compile of clock_generator.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 22:46:20 on Mar 14,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: admin  Hostname: DESKTOP-A5DHFV4  ProcessID: 2200
#           Attempting to use alternate WLF file "./wlftcb1gwg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcb1gwg
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/converter/*
add wave -position insertpoint sim:/read_tb/dut/fifo_rx/*
run -all
# ** Note: $finish    : D:/wavelet_training/code/I2C_APB/Testbench/read_tb.v(350)
#    Time: 31240 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at D:/wavelet_training/code/I2C_APB/Testbench/read_tb.v line 350
quit -sim
# End time: 22:55:44 on Mar 14,2024, Elapsed time: 0:09:24
# Errors: 0, Warnings: 2
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of writer_tb.v was successful.
# Compile of clock_generator.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 22:55:50 on Mar 14,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: admin  Hostname: DESKTOP-A5DHFV4  ProcessID: 2200
#           Attempting to use alternate WLF file "./wlftqq0yx1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqq0yx1
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/converter/*
add wave -position insertpoint sim:/read_tb/dut/fifo_rx/*
run -all
# ** Note: $finish    : D:/wavelet_training/code/I2C_APB/Testbench/read_tb.v(350)
#    Time: 31240 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at D:/wavelet_training/code/I2C_APB/Testbench/read_tb.v line 350
quit -sim
# End time: 23:07:42 on Mar 14,2024, Elapsed time: 0:11:52
# Errors: 0, Warnings: 2
