#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon May 13 21:26:00 2019
# Process ID: 24688
# Current directory: /home/jacoboffersen/Repos/inverter/inverter.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/jacoboffersen/Repos/inverter/inverter.runs/synth_1/top.vds
# Journal file: /home/jacoboffersen/Repos/inverter/inverter.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/ip'.
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24709 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1369.949 ; gain = 87.895 ; free physical = 1699 ; free virtual = 55585
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/jacoboffersen/Repos/inverter/src/top.vhd:17]
INFO: [Synth 8-3491] module 'pwm_dual' declared at '/home/jacoboffersen/Repos/inverter/src/pwm_dual.vhd:16' bound to instance 'pwm_dual0' of component 'pwm_dual' [/home/jacoboffersen/Repos/inverter/src/top.vhd:68]
INFO: [Synth 8-638] synthesizing module 'pwm_dual' [/home/jacoboffersen/Repos/inverter/src/pwm_dual.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'pwm_dual' (1#1) [/home/jacoboffersen/Repos/inverter/src/pwm_dual.vhd:26]
INFO: [Synth 8-3491] module 'pwm_dual' declared at '/home/jacoboffersen/Repos/inverter/src/pwm_dual.vhd:16' bound to instance 'pwm_dual1' of component 'pwm_dual' [/home/jacoboffersen/Repos/inverter/src/top.vhd:79]
INFO: [Synth 8-3491] module 'pwm_dual' declared at '/home/jacoboffersen/Repos/inverter/src/pwm_dual.vhd:16' bound to instance 'pwm_dual2' of component 'pwm_dual' [/home/jacoboffersen/Repos/inverter/src/top.vhd:90]
WARNING: [Synth 8-5640] Port 'done' is missing in component declaration [/home/jacoboffersen/Repos/inverter/src/top.vhd:41]
INFO: [Synth 8-3491] module 'mem_interface' declared at '/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:7' bound to instance 'mem_interface0' of component 'mem_interface' [/home/jacoboffersen/Repos/inverter/src/top.vhd:100]
INFO: [Synth 8-638] synthesizing module 'mem_interface' [/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:16]
WARNING: [Synth 8-5640] Port 'ddr_addr' is missing in component declaration [/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:18]
WARNING: [Synth 8-5640] Port 'ddr_ba' is missing in component declaration [/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:18]
WARNING: [Synth 8-5640] Port 'ddr_cas_n' is missing in component declaration [/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:18]
WARNING: [Synth 8-5640] Port 'ddr_ck_n' is missing in component declaration [/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:18]
WARNING: [Synth 8-5640] Port 'ddr_ck_p' is missing in component declaration [/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:18]
WARNING: [Synth 8-5640] Port 'ddr_cke' is missing in component declaration [/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:18]
WARNING: [Synth 8-5640] Port 'ddr_cs_n' is missing in component declaration [/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:18]
WARNING: [Synth 8-5640] Port 'ddr_dm' is missing in component declaration [/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:18]
WARNING: [Synth 8-5640] Port 'ddr_dq' is missing in component declaration [/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:18]
WARNING: [Synth 8-5640] Port 'ddr_dqs_n' is missing in component declaration [/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:18]
WARNING: [Synth 8-5640] Port 'ddr_dqs_p' is missing in component declaration [/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:18]
WARNING: [Synth 8-5640] Port 'ddr_odt' is missing in component declaration [/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:18]
WARNING: [Synth 8-5640] Port 'ddr_ras_n' is missing in component declaration [/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:18]
WARNING: [Synth 8-5640] Port 'ddr_reset_n' is missing in component declaration [/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:18]
WARNING: [Synth 8-5640] Port 'ddr_we_n' is missing in component declaration [/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:18]
WARNING: [Synth 8-5640] Port 'fixed_io_ddr_vrn' is missing in component declaration [/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:18]
WARNING: [Synth 8-5640] Port 'fixed_io_ddr_vrp' is missing in component declaration [/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:18]
WARNING: [Synth 8-5640] Port 'fixed_io_mio' is missing in component declaration [/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:18]
WARNING: [Synth 8-5640] Port 'fixed_io_ps_clk' is missing in component declaration [/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:18]
WARNING: [Synth 8-5640] Port 'fixed_io_ps_porb' is missing in component declaration [/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:18]
WARNING: [Synth 8-5640] Port 'fixed_io_ps_srstb' is missing in component declaration [/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:18]
INFO: [Synth 8-3491] module 'design_1_wrapper' declared at '/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:14' bound to instance 'design_1_wrapper0' of component 'design_1_wrapper' [/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:129]
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:47]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:81]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/synth/design_1.vhd:51]
INFO: [Synth 8-3491] module 'design_1_axi_bram_ctrl_0_0' declared at '/home/jacoboffersen/Repos/inverter/inverter.runs/synth_1/.Xil/Vivado-24688-jacoboffersen/realtime/design_1_axi_bram_ctrl_0_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0' of component 'design_1_axi_bram_ctrl_0_0' [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/synth/design_1.vhd:610]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [/home/jacoboffersen/Repos/inverter/inverter.runs/synth_1/.Xil/Vivado-24688-jacoboffersen/realtime/design_1_axi_bram_ctrl_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'design_1_axi_smc_0' declared at '/home/jacoboffersen/Repos/inverter/inverter.runs/synth_1/.Xil/Vivado-24688-jacoboffersen/realtime/design_1_axi_smc_0_stub.vhdl:5' bound to instance 'axi_smc' of component 'design_1_axi_smc_0' [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/synth/design_1.vhd:653]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [/home/jacoboffersen/Repos/inverter/inverter.runs/synth_1/.Xil/Vivado-24688-jacoboffersen/realtime/design_1_axi_smc_0_stub.vhdl:141]
INFO: [Synth 8-3491] module 'design_1_axi_timer_0_0' declared at '/home/jacoboffersen/Repos/inverter/inverter.runs/synth_1/.Xil/Vivado-24688-jacoboffersen/realtime/design_1_axi_timer_0_0_stub.vhdl:5' bound to instance 'axi_timer_0' of component 'design_1_axi_timer_0_0' [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/synth/design_1.vhd:786]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [/home/jacoboffersen/Repos/inverter/inverter.runs/synth_1/.Xil/Vivado-24688-jacoboffersen/realtime/design_1_axi_timer_0_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_0' declared at '/home/jacoboffersen/Repos/inverter/inverter.runs/synth_1/.Xil/Vivado-24688-jacoboffersen/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'design_1_blk_mem_gen_0_0' [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/synth/design_1.vhd:815]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [/home/jacoboffersen/Repos/inverter/inverter.runs/synth_1/.Xil/Vivado-24688-jacoboffersen/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at '/home/jacoboffersen/Repos/inverter/inverter.runs/synth_1/.Xil/Vivado-24688-jacoboffersen/realtime/design_1_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/synth/design_1.vhd:833]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/jacoboffersen/Repos/inverter/inverter.runs/synth_1/.Xil/Vivado-24688-jacoboffersen/realtime/design_1_processing_system7_0_0_stub.vhdl:74]
INFO: [Synth 8-3491] module 'design_1_rst_ps7_0_100M_0' declared at '/home/jacoboffersen/Repos/inverter/inverter.runs/synth_1/.Xil/Vivado-24688-jacoboffersen/realtime/design_1_rst_ps7_0_100M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_100M' of component 'design_1_rst_ps7_0_100M_0' [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/synth/design_1.vhd:899]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [/home/jacoboffersen/Repos/inverter/inverter.runs/synth_1/.Xil/Vivado-24688-jacoboffersen/realtime/design_1_rst_ps7_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_xadc_wiz_0_0' declared at '/home/jacoboffersen/Repos/inverter/inverter.runs/synth_1/.Xil/Vivado-24688-jacoboffersen/realtime/design_1_xadc_wiz_0_0_stub.vhdl:5' bound to instance 'xadc_wiz_0' of component 'design_1_xadc_wiz_0_0' [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/synth/design_1.vhd:912]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0' [/home/jacoboffersen/Repos/inverter/inverter.runs/synth_1/.Xil/Vivado-24688-jacoboffersen/realtime/design_1_xadc_wiz_0_0_stub.vhdl:38]
INFO: [Synth 8-256] done synthesizing module 'design_1' (2#1) [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/synth/design_1.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (3#1) [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mem_interface' (4#1) [/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [/home/jacoboffersen/Repos/inverter/src/top.vhd:17]
WARNING: [Synth 8-3917] design top has port row[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port row[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port row[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port row[4] driven by constant 1
WARNING: [Synth 8-3917] design top has port row[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port row[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port row[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port row[0] driven by constant 0
WARNING: [Synth 8-3331] design top has unconnected port red[7]
WARNING: [Synth 8-3331] design top has unconnected port red[5]
WARNING: [Synth 8-3331] design top has unconnected port red[3]
WARNING: [Synth 8-3331] design top has unconnected port red[1]
WARNING: [Synth 8-3331] design top has unconnected port green[7]
WARNING: [Synth 8-3331] design top has unconnected port green[5]
WARNING: [Synth 8-3331] design top has unconnected port green[3]
WARNING: [Synth 8-3331] design top has unconnected port green[1]
WARNING: [Synth 8-3331] design top has unconnected port blue[7]
WARNING: [Synth 8-3331] design top has unconnected port blue[5]
WARNING: [Synth 8-3331] design top has unconnected port blue[3]
WARNING: [Synth 8-3331] design top has unconnected port blue[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.574 ; gain = 134.520 ; free physical = 1710 ; free virtual = 55596
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.574 ; gain = 134.520 ; free physical = 1711 ; free virtual = 55597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.574 ; gain = 134.520 ; free physical = 1711 ; free virtual = 55597
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0'
Finished Parsing XDC File [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0'
Parsing XDC File [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0'
Parsing XDC File [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'mem_interface0/design_1_wrapper0/design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'mem_interface0/design_1_wrapper0/design_1_i/axi_bram_ctrl_0'
Parsing XDC File [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_in_context.xdc] for cell 'mem_interface0/design_1_wrapper0/design_1_i/xadc_wiz_0'
Finished Parsing XDC File [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_in_context.xdc] for cell 'mem_interface0/design_1_wrapper0/design_1_i/xadc_wiz_0'
Parsing XDC File [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'mem_interface0/design_1_wrapper0/design_1_i/axi_smc'
Finished Parsing XDC File [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'mem_interface0/design_1_wrapper0/design_1_i/axi_smc'
Parsing XDC File [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'mem_interface0/design_1_wrapper0/design_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'mem_interface0/design_1_wrapper0/design_1_i/rst_ps7_0_100M'
Parsing XDC File [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0/design_1_axi_timer_0_0_in_context.xdc] for cell 'mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0'
Finished Parsing XDC File [/home/jacoboffersen/Repos/inverter/inverter.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0/design_1_axi_timer_0_0_in_context.xdc] for cell 'mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0'
Parsing XDC File [/home/jacoboffersen/Repos/inverter/src/ZYBO_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/jacoboffersen/Repos/inverter/src/ZYBO_Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/jacoboffersen/Repos/inverter/src/ZYBO_Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/jacoboffersen/Repos/inverter/src/ZYBO_Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/jacoboffersen/Repos/inverter/src/ZYBO_Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/jacoboffersen/Repos/inverter/src/ZYBO_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/jacoboffersen/Repos/inverter/src/ZYBO_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/jacoboffersen/Repos/inverter/src/ZYBO_Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/jacoboffersen/Repos/inverter/src/ZYBO_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/jacoboffersen/Repos/inverter/src/ZYBO_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/jacoboffersen/Repos/inverter/src/ZYBO_Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/jacoboffersen/Repos/inverter/src/ZYBO_Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/jacoboffersen/Repos/inverter/src/ZYBO_Master.xdc:30]
Finished Parsing XDC File [/home/jacoboffersen/Repos/inverter/src/ZYBO_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/jacoboffersen/Repos/inverter/src/ZYBO_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jacoboffersen/Repos/inverter/src/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jacoboffersen/Repos/inverter/inverter.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jacoboffersen/Repos/inverter/inverter.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1766.168 ; gain = 0.000 ; free physical = 1572 ; free virtual = 55438
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1766.168 ; gain = 484.113 ; free physical = 1649 ; free virtual = 55516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1766.168 ; gain = 484.113 ; free physical = 1649 ; free virtual = 55516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mem_interface0/design_1_wrapper0/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface0/design_1_wrapper0/design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface0/design_1_wrapper0/design_1_i/xadc_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface0/design_1_wrapper0/design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface0/design_1_wrapper0/design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1766.168 ; gain = 484.113 ; free physical = 1651 ; free virtual = 55518
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mem_interface'
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               11
*
                  iSTATE |                             0010 |                               00
                 iSTATE1 |                             0100 |                               01
                 iSTATE0 |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mem_interface'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1766.168 ; gain = 484.113 ; free physical = 1641 ; free virtual = 55509
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 9     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pwm_dual 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module mem_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element mem_interface0/done_reg was removed.  [/home/jacoboffersen/Repos/inverter/src/mem_interface.vhd:63]
WARNING: [Synth 8-3917] design top has port row[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port row[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port row[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port row[4] driven by constant 1
WARNING: [Synth 8-3917] design top has port row[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port row[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port row[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port row[0] driven by constant 0
WARNING: [Synth 8-3331] design top has unconnected port red[7]
WARNING: [Synth 8-3331] design top has unconnected port red[5]
WARNING: [Synth 8-3331] design top has unconnected port red[3]
WARNING: [Synth 8-3331] design top has unconnected port red[1]
WARNING: [Synth 8-3331] design top has unconnected port green[7]
WARNING: [Synth 8-3331] design top has unconnected port green[5]
WARNING: [Synth 8-3331] design top has unconnected port green[3]
WARNING: [Synth 8-3331] design top has unconnected port green[1]
WARNING: [Synth 8-3331] design top has unconnected port blue[7]
WARNING: [Synth 8-3331] design top has unconnected port blue[5]
WARNING: [Synth 8-3331] design top has unconnected port blue[3]
WARNING: [Synth 8-3331] design top has unconnected port blue[1]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_interface0/addr_reg[0] )
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_interface0/addr_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1766.168 ; gain = 484.113 ; free physical = 1623 ; free virtual = 55492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/FCLK_CLK0' to pin 'mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mem_interface0/design_1_wrapper0/design_1_i/axi_bram_ctrl_0/bram_clk_a' to pin 'mem_interface0/design_1_wrapper0/design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1766.168 ; gain = 484.113 ; free physical = 1499 ; free virtual = 55370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1766.168 ; gain = 484.113 ; free physical = 1486 ; free virtual = 55355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1766.168 ; gain = 484.113 ; free physical = 1486 ; free virtual = 55355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1766.168 ; gain = 484.113 ; free physical = 1486 ; free virtual = 55354
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1766.168 ; gain = 484.113 ; free physical = 1486 ; free virtual = 55354
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1766.168 ; gain = 484.113 ; free physical = 1486 ; free virtual = 55354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1766.168 ; gain = 484.113 ; free physical = 1486 ; free virtual = 55354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1766.168 ; gain = 484.113 ; free physical = 1486 ; free virtual = 55354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1766.168 ; gain = 484.113 ; free physical = 1486 ; free virtual = 55354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_axi_bram_ctrl_0_0      |         1|
|2     |design_1_axi_smc_0              |         1|
|3     |design_1_axi_timer_0_0          |         1|
|4     |design_1_blk_mem_gen_0_0        |         1|
|5     |design_1_processing_system7_0_0 |         1|
|6     |design_1_rst_ps7_0_100M_0       |         1|
|7     |design_1_xadc_wiz_0_0           |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------+------+
|      |Cell                                   |Count |
+------+---------------------------------------+------+
|1     |design_1_axi_bram_ctrl_0_0_bbox_0      |     1|
|2     |design_1_axi_smc_0_bbox_1              |     1|
|3     |design_1_axi_timer_0_0_bbox_2          |     1|
|4     |design_1_blk_mem_gen_0_0_bbox_3        |     1|
|5     |design_1_processing_system7_0_0_bbox_4 |     1|
|6     |design_1_rst_ps7_0_100M_0_bbox_5       |     1|
|7     |design_1_xadc_wiz_0_0_bbox_6           |     1|
|8     |BUFG                                   |     1|
|9     |CARRY4                                 |    21|
|10    |LUT1                                   |    10|
|11    |LUT2                                   |    46|
|12    |LUT3                                   |    22|
|13    |LUT4                                   |    10|
|14    |LUT5                                   |    29|
|15    |LUT6                                   |    87|
|16    |FDRE                                   |   113|
|17    |IBUF                                   |     1|
|18    |OBUF                                   |    20|
|19    |OBUFT                                  |    12|
+------+---------------------------------------+------+

Report Instance Areas: 
+------+----------------------+-----------------+------+
|      |Instance              |Module           |Cells |
+------+----------------------+-----------------+------+
|1     |top                   |                 |  1194|
|2     |  mem_interface0      |mem_interface    |  1022|
|3     |    design_1_wrapper0 |design_1_wrapper |   822|
|4     |      design_1_i      |design_1         |   822|
|5     |  pwm_dual0           |pwm_dual         |    46|
|6     |  pwm_dual1           |pwm_dual_0       |    46|
|7     |  pwm_dual2           |pwm_dual_1       |    46|
+------+----------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1766.168 ; gain = 484.113 ; free physical = 1486 ; free virtual = 55354
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1766.168 ; gain = 134.520 ; free physical = 1545 ; free virtual = 55414
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1766.168 ; gain = 484.113 ; free physical = 1545 ; free virtual = 55414
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 1785.184 ; gain = 514.688 ; free physical = 1542 ; free virtual = 55412
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/jacoboffersen/Repos/inverter/inverter.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1809.195 ; gain = 0.000 ; free physical = 1534 ; free virtual = 55408
INFO: [Common 17-206] Exiting Vivado at Mon May 13 21:26:44 2019...
