[
	{
		"original_line": "      input_expr = vin_val*vin_val;", 
		"bug_line": "      input_expr = vin_val vin_val;",
		"error_description": "Missing multiplication operator (*) between vin_val variables, resulting in two adjacent identifiers without an operator."
	},
	{
		"original_line": "             out_file = $fopen( "%C:r.dat" );", 
		"bug_line": "             out_file = $fopen( "%C:r.dat" ;",
		"error_description": "Missing closing parenthesis for $fopen function call. The opening parenthesis before the filename string remains unclosed, causing a syntax error due to mismatched parentheses."
	},
	{
		"original_line": "         end else begin", 
		"bug_line": "         endelse begin",
		"error_description": "Missing space between 'end' and 'else' merges keywords into invalid token 'endelse'. Verilog-A requires separate keywords for conditional blocks."
	},
	{
		"original_line": "integ_vin_sqd  = idt(input_expr, 0 );", 
		"bug_line": "integ_vin_sqd  = idt(input_expr 0 );",
		"error_description": "Missing comma between function arguments causes invalid syntax for the 'idt' function call."
	},
	{
		"original_line": "      analog begin", 
		"bug_line": "      anlog begin",
		"error_description": "Misspelled keyword 'analog' as 'anlog' - unrecognized block declaration causing syntax error"
	},
	{
		"original_line": "            vin_filter = 0;", 
		"bug_line": "            vin_filter = 0",
		"error_description": "Missing semicolon at the end of the assignment statement. Verilog-A requires all statements to be terminated with semicolons."
	},
	{
		"original_line": "parameter integer mtype = `ABSOLUTE;", 
		"bug_line": "paramter integer mtype = `ABSOLUTE;",
		"error_description": "Misspelled keyword 'parameter' as 'paramter'"
	},
	{
		"original_line": "$fstrobe(out_file,"# Generated by Spectre from module `%M'");", 
		"bug_line": "$fstrobe(out_file,"# Generated by Spectre from module `%M');",
		"error_description": "Unterminated string literal due to missing closing double quote"
	},
	{
		"original_line": "         if (log_to_file) $fclose(out_file);", 
		"bug_line": "         if (log_to_file) $fclose(out_file)",
		"error_description": "Missing semicolon at the end of the $fclose statement, causing a syntax error as all Verilog-A statements must terminate with a semicolon."
	},
	{
		"original_line": "            vin_filter = 0;", 
		"bug_line": "            vin_filter = 0",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as VerilogA requires semicolons to terminate statements."
	},
	{
		"original_line": "         if (log_to_file) begin", 
		"bug_line": "         if (log_to_file begin",
		"error_description": "Missing closing parenthesis ')' in conditional expression. The statement 'if (log_to_file' is incomplete and will cause a syntax error due to unmatched parentheses."
	},
	{
		"original_line": "         @ ( final_step ) begin", 
		"bug_line": "         @ ( final_step  begin",
		"error_description": "Missing closing parenthesis for the event control. The 'begin' keyword is now incorrectly included inside the event control list, causing a syntax error due to mismatched parentheses."
	},
	{
		"original_line": "vout_val = vin_filter;", 
		"bug_line": "vout_val = vin_filter",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "      if (mtype == `RMS) begin", 
		"bug_line": "      if (mtype == `RMS begin",
		"error_description": "Missing closing parenthesis for the condition in the if statement"
	},
	{
		"original_line": "      if (mtype == `RMS)", 
		"bug_line": "      if (mtype == `RMS]",
		"error_description": "Mismatched bracket: Replaced closing parenthesis ')' with invalid bracket ']', causing a syntax error due to unmatched parentheses."
	},
	{
		"original_line": "     if (log_to_file) begin", 
		"bug_line": "     if (log_to_file begin",
		"error_description": "Missing closing parenthesis ')' before 'begin' keyword, causing parenthesis mismatch."
	},
	{
		"original_line": "parameter integer mtype = `ABSOLUTE;", 
		"bug_line": "parameter integer mtype = `ABSOLUTE",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "      if (mtype == `RMS) begin", 
		"bug_line": "      if (mtype == `RMS) begn",
		"error_description": "Misspelled keyword 'begin' as 'begn', causing an undefined keyword syntax error"
	},
	{
		"original_line": "                 vout_val = V(vinter2);       ", 
		"bug_line": "                 vout_val = V(vinter2;       ",
		"error_description": "Missing closing parenthesis in function call"
	},
	{
		"original_line": "   real vin_filter;", 
		"bug_line": "   reel vin_filter;",
		"error_description": "Misspelled keyword 'real' as 'reel' - VerilogA requires correct data type keywords for variable declarations"
	}
]