
---------- Begin Simulation Statistics ----------
final_tick                                  346254000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1195738                       # Simulator instruction rate (inst/s)
host_mem_usage                                 674400                       # Number of bytes of host memory used
host_op_rate                                  1240771                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.18                       # Real time elapsed on the host
host_tick_rate                             1969617142                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      210098                       # Number of instructions simulated
sim_ops                                        218107                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000346                       # Number of seconds simulated
sim_ticks                                   346254000                       # Number of ticks simulated
system.cpu.Branches                             24150                       # Number of branches fetched
system.cpu.committedInsts                      210098                       # Number of instructions committed
system.cpu.committedOps                        218107                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                           692508                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               692507.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads               900427                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              128949                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        18582                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                        2171                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                194324                       # Number of integer alu accesses
system.cpu.num_int_insts                       194324                       # number of integer instructions
system.cpu.num_int_register_reads              347478                       # number of times the integer registers were read
system.cpu.num_int_register_writes             158654                       # number of times the integer registers were written
system.cpu.num_load_insts                       82401                       # Number of load instructions
system.cpu.num_mem_refs                        102378                       # number of memory refs
system.cpu.num_store_insts                      19977                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  40                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 13                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                    114401     52.42%     52.42% # Class of executed instruction
system.cpu.op_class::IntMult                     1460      0.67%     53.08% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     53.08% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                 21      0.01%     53.09% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     53.09% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     53.09% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     53.09% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     53.09% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     53.09% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     53.09% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     53.09% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     53.09% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     53.09% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     53.09% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     53.09% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     53.09% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     53.09% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     53.09% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     53.09% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     53.09% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     53.09% # Class of executed instruction
system.cpu.op_class::MemRead                    82401     37.75%     90.85% # Class of executed instruction
system.cpu.op_class::MemWrite                   19977      9.15%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     218260                       # Class of executed instruction
system.cpu.workload.numSyscalls                    14                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           67                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           661                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    346254000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                437                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::WritebackClean           50                       # Transaction distribution
system.membus.trans_dist::ReadExReq               171                       # Transaction distribution
system.membus.trans_dist::ReadExResp              171                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            331                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           106                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        24384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        17792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   42176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               610                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.029508                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.169365                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     592     97.05%     97.05% # Request fanout histogram
system.membus.snoop_fanout::1                      18      2.95%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 610                       # Request fanout histogram
system.membus.reqLayer0.occupancy              892156                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1655000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1385000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    346254000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          21184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              38912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        21184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          61180521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          51199409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             112379929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     61180521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         61180521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         184835                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               184835                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         184835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         61180521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         51199409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            112564765                       # Total bandwidth to/from this memory (bytes/s)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON       346254000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    346254000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       217650                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           217650                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       217650                       # number of overall hits
system.cpu.icache.overall_hits::total          217650                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          331                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            331                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          331                       # number of overall misses
system.cpu.icache.overall_misses::total           331                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13929000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13929000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13929000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13929000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       217981                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       217981                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       217981                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       217981                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001518                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001518                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001518                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001518                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 42081.570997                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42081.570997                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 42081.570997                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42081.570997                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           50                       # number of writebacks
system.cpu.icache.writebacks::total                50                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          331                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          331                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          331                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          331                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13598000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13598000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13598000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13598000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001518                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001518                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001518                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001518                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41081.570997                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41081.570997                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41081.570997                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41081.570997                       # average overall mshr miss latency
system.cpu.icache.replacements                     50                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       217650                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          217650                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          331                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           331                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13929000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13929000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       217981                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       217981                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001518                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001518                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 42081.570997                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42081.570997                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          331                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          331                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13598000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13598000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001518                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001518                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41081.570997                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41081.570997                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    346254000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           186.529805                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              217981                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               331                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            658.552870                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             41000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   186.529805                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.364316                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.364316                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            436293                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           436293                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    346254000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    346254000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    346254000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    346254000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    346254000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       101321                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           101321                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       101342                       # number of overall hits
system.cpu.dcache.overall_hits::total          101342                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          272                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            272                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          281                       # number of overall misses
system.cpu.dcache.overall_misses::total           281                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     11429500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11429500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     11429500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11429500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       101593                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       101593                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       101623                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       101623                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002677                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002677                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002765                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002765                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42020.220588                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42020.220588                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40674.377224                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40674.377224                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            2                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          270                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          270                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          277                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          277                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     11111500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11111500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     11398500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11398500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002658                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002658                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002726                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002726                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41153.703704                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41153.703704                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41149.819495                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41149.819495                       # average overall mshr miss latency
system.cpu.dcache.replacements                      1                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        81930                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           81930                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          101                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           101                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4232500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4232500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        82031                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        82031                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001231                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001231                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41905.940594                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41905.940594                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           99                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           99                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4085500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4085500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41267.676768                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41267.676768                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        19391                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          19391                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          171                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          171                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7197000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7197000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        19562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        19562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008741                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008741                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42087.719298                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42087.719298                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          171                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          171                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7026000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7026000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008741                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008741                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41087.719298                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41087.719298                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.300000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.300000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       287000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       287000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.233333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.233333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        41000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        41000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          668                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          668                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          668                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          668                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          668                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          668                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    346254000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           206.678820                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              102955                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               277                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            371.678700                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle             89000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   206.678820                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.201835                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.201835                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          276                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.269531                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            206195                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           206195                       # Number of data accesses

---------- End Simulation Statistics   ----------
