


ARM Macro Assembler    Page 1 


    1 00000000         ;interrupt.s
    2 00000000         ; - configura SW1 e SW2 da placa EK-TM4C1294XL
    3 00000000         ; - habilita interrupcoes de SW1 e SW2 da placa EK-TM4C1
                       294XL
    4 00000000         
    5 00000000         ; ------------------------------------------------------
                       -------------------------
    6 00000000                 THUMB                        ; instrucoes do tip
                                                            o Thumb-2
    7 00000000         ; ------------------------------------------------------
                       -------------------------
    8 00000000         ; Declaracoes EQU - Defines
    9 00000000         ; ========================
   10 00000000         ; Definicoes dos Registradores Gerais
   11 00000000 400FE608 
                       SYSCTL_RCGCGPIO_R
                               EQU              0x400FE608
   12 00000000 400FEA08 
                       SYSCTL_PRGPIO_R
                               EQU              0x400FEA08
   13 00000000 E000E104 
                       NVIC_EN1_R
                               EQU              0xE000E104  ;registrador de fon
                                                            tes de interrupcao 
                                                            de 32 a 63
   14 00000000 E000E430 
                       NVIC_PRI12_R
                               EQU              0xE000E430  ;registrador de pri
                                                            oridades para fonte
                                                             de interrupcao de 
                                                            48 a 51
   15 00000000         
   16 00000000         ; ========================
   17 00000000         ; Definicoes dos Ports
   18 00000000         
   19 00000000         ; PORT J
   20 00000000 00000100 
                       GPIO_PORTJ
                               EQU              2_000000100000000
   21 00000000 40060520 
                       GPIO_PORTJ_AHB_LOCK_R
                               EQU              0x40060520
   22 00000000 40060524 
                       GPIO_PORTJ_AHB_CR_R
                               EQU              0x40060524
   23 00000000 40060528 
                       GPIO_PORTJ_AHB_AMSEL_R
                               EQU              0x40060528
   24 00000000 4006052C 
                       GPIO_PORTJ_AHB_PCTL_R
                               EQU              0x4006052C
   25 00000000 40060400 
                       GPIO_PORTJ_AHB_DIR_R
                               EQU              0x40060400
   26 00000000 40060420 
                       GPIO_PORTJ_AHB_AFSEL_R
                               EQU              0x40060420
   27 00000000 4006051C 
                       GPIO_PORTJ_AHB_DEN_R



ARM Macro Assembler    Page 2 


                               EQU              0x4006051C
   28 00000000 40060510 
                       GPIO_PORTJ_AHB_PUR_R
                               EQU              0x40060510
   29 00000000 400603FC 
                       GPIO_PORTJ_AHB_DATA_R
                               EQU              0x400603FC
   30 00000000 40060410 
                       GPIO_PORTJ_AHB_IM_R
                               EQU              0x40060410
   31 00000000 40060404 
                       GPIO_PORTJ_AHB_IS_R
                               EQU              0x40060404
   32 00000000 40060408 
                       GPIO_PORTJ_AHB_IBE_R
                               EQU              0x40060408
   33 00000000 4006040C 
                       GPIO_PORTJ_AHB_IEV_R
                               EQU              0x4006040C
   34 00000000 4006041C 
                       GPIO_PORTJ_AHB_ICR_R
                               EQU              0x4006041C
   35 00000000 40060414 
                       GPIO_PORTJ_AHB_RIS_R
                               EQU              0x40060414
   36 00000000         
   37 00000000         ; ------------------------------------------------------
                       -------------------------
   38 00000000         ; Area de Codigo - Tudo abaixo da diretiva a seguir sera
                        armazenado na memoria de 
   39 00000000         ; codigo
   40 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   41 00000000         
   42 00000000         ; Se alguma funcao do arquivo for chamada em outro arqui
                       vo 
   43 00000000                 EXPORT           SW1_SW2_init
   44 00000000         
   45 00000000         ;-------------------------------------------------------
                       -------------------------
   46 00000000         ; Funcao SW1_SW2_init
   47 00000000         ; Parametro de entrada: Nao tem
   48 00000000         ; Parametro de saida: Nao tem
   49 00000000         SW1_SW2_init
   50 00000000         ;=====================
   51 00000000         ; 1. Ativar o clock para a porta setando o bit correspon
                       dente no registrador RCGCGPIO,
   52 00000000 483F            LDR              R0, =SYSCTL_RCGCGPIO_R
   53 00000002 6801            LDR              R1, [R0]
   54 00000004 F441 7180       ORR              R1, #GPIO_PORTJ ;ativa port J
   55 00000008 6001            STR              R1, [R0]
   56 0000000A         
   57 0000000A         ; verificar no PRGPIO se a porta est� pronta para uso.
                       
   58 0000000A 483E            LDR              R0, =SYSCTL_PRGPIO_R
   59 0000000C         Espera_Porta
   60 0000000C 6801            LDR              R1, [R0]    ;carrega informacao
                                                             do PRGPIO_R
   61 0000000E F44F 7280       MOV              R2, #GPIO_PORTJ ;seleciona o bi



ARM Macro Assembler    Page 3 


                                                            t da porta J
   62 00000012 EA01 0102       AND              R1, R1, R2  ;seleciona apenas o
                                                            s bits das portas r
                                                            eferentes
   63 00000016 4211            TST              R1, R2      ;compara se os bits
                                                             estao iguais
   64 00000018 D0F8            BEQ              Espera_Porta
   65 0000001A         
   66 0000001A         ; 2. Limpar o AMSEL para desabilitar a anal�gica
   67 0000001A 483B            LDR              R0, =GPIO_PORTJ_AHB_AMSEL_R ;Ca
                                                            rrega o R0 com o en
                                                            dere�o do AMSEL p
                                                            ara a porta J
   68 0000001C 6801            LDR              R1, [R0]
   69 0000001E F021 0101       BIC              R1, #2_1    ;PJ0_AMSEL = 0: SW1
                                                             desabilitado porta
                                                             analogica 
   70 00000022 F021 0102       BIC              R1, #2_10   ;PJ1_AMSEL = 0: SW2
                                                             desabilitado porta
                                                             analogica
   71 00000026 6001            STR              R1, [R0]
   72 00000028         
   73 00000028         ; 3. Limpar PCTL para selecionar o GPIO
   74 00000028 4838            LDR              R0, =GPIO_PORTJ_AHB_PCTL_R ;Car
                                                            rega o R0 com o end
                                                            ere�o do PCTL par
                                                            a a porta J
   75 0000002A 6801            LDR              R1, [R0]
   76 0000002C F021 0101       BIC              R1, #2_1    ;PJ0_PCTL = 0: SW1 
                                                            modo GPIO
   77 00000030 F021 0102       BIC              R1, #2_10   ;PJ1_PCTL = 0: SW2 
                                                            modo GPIO
   78 00000034 6001            STR              R1, [R0]
   79 00000036         
   80 00000036         ; 4. DIR para 0: input (BIC), 1: output (ORR)
   81 00000036 4836            LDR              R0, =GPIO_PORTJ_AHB_DIR_R
   82 00000038 6801            LDR              R1, [R0]
   83 0000003A F021 0101       BIC              R1, #2_1    ;PJ0_DIR = 0: SW1 i
                                                            nput
   84 0000003E F021 0102       BIC              R1, #2_10   ;PJ1_DIR = 0: SW2 i
                                                            nput
   85 00000042 6001            STR              R1, [R0]
   86 00000044         
   87 00000044         ; 5. Limpar os bits AFSEL para 0 para selecionar GPIO se
                       m funcao alternativa
   88 00000044 4833            LDR              R0, =GPIO_PORTJ_AHB_AFSEL_R ;Ca
                                                            rrega o endere�o 
                                                            do AFSEL da porta J
                                                            
   89 00000046 6801            LDR              R1, [R0]
   90 00000048 F021 0101       BIC              R1, #2_1    ;PJ0_AFSEL = 0: SW1
                                                             sem funcao alterna
                                                            tiva
   91 0000004C F021 0102       BIC              R1, #2_10   ;PJ1_AFSEL = 0: SW2
                                                             sem funcao alterna
                                                            tiva
   92 00000050 6001            STR              R1, [R0]
   93 00000052         
   94 00000052         ; 6. Setar os bits de DEN para habilitar I/O digital



ARM Macro Assembler    Page 4 


   95 00000052 4831            LDR              R0, =GPIO_PORTJ_AHB_DEN_R
   96 00000054 6801            LDR              R1, [R0]
   97 00000056 F041 0101       ORR              R1, #2_1    ;PJ0_DEN = 1: SW1 m
                                                            odo I/O digital
   98 0000005A F041 0102       ORR              R1, #2_10   ;PJ1_DEN = 1: SW2 m
                                                            odo I/O digital
   99 0000005E 6001            STR              R1, [R0]
  100 00000060         
  101 00000060         ; 7. Para habilitar resistor de pull-up interno, setar P
                       UR para 1
  102 00000060 482E            LDR              R0, =GPIO_PORTJ_AHB_PUR_R
  103 00000062 6801            LDR              R1, [R0]
  104 00000064 F041 0101       ORR              R1, #2_1    ;PJ0_PUR = 1: SW1 c
                                                            om resistor de pull
                                                            -up interno
  105 00000068 F041 0102       ORR              R1, #2_10   ;PJ1_PUR = 1: SW2 c
                                                            om resistor de pull
                                                            -up interno
  106 0000006C 6001            STR              R1, [R0]
  107 0000006E         
  108 0000006E         ; configura interrupcoes
  109 0000006E B500            PUSH             {LR}
  110 00000070 F000 F803       BL               interrupt_config
  111 00000074 F85D EB04       POP              {LR}
  112 00000078         
  113 00000078 4770            BX               LR          ;return
  114 0000007A         
  115 0000007A         ;-------------------------------------------------------
                       -------------------------
  116 0000007A         ; Funcao interrupt_config
  117 0000007A         ; Parametro de entrada: Nao tem
  118 0000007A         ; Parametro de saida: Nao tem
  119 0000007A         interrupt_config
  120 0000007A         
  121 0000007A         ;desabilita as interrupcoes do port J (0:disable, 1:enab
                       le)
  122 0000007A 4829            LDR              R0, =GPIO_PORTJ_AHB_IM_R
  123 0000007C 6801            LDR              R1, [R0]
  124 0000007E F021 0101       BIC              R1, #2_01   ;PJ0_AHB_IM = 0: de
                                                            sabilita interrupco
                                                            es de SW1
  125 00000082 F021 0102       BIC              R1, #2_10   ;PJ1_AHB_IM = 0: de
                                                            sabilita interrupco
                                                            es de SW2
  126 00000086 6001            STR              R1, [R0]
  127 00000088         
  128 00000088         ; configura interrupcao como borda
  129 00000088 4826            LDR              R0, =GPIO_PORTJ_AHB_IS_R
  130 0000008A 6801            LDR              R1, [R0]
  131 0000008C F021 0101       BIC              R1, #2_01   ;PJ0_IS = 0: interr
                                                            upcao de SW1 por bo
                                                            rda
  132 00000090 F021 0102       BIC              R1, #2_10   ;PJ1_IS = 0: interr
                                                            upcao de SW2 por bo
                                                            rda
  133 00000094 6001            STR              R1, [R0]
  134 00000096         
  135 00000096         ; configura interrupcao borda unica
  136 00000096 4824            LDR              R0, =GPIO_PORTJ_AHB_IBE_R



ARM Macro Assembler    Page 5 


  137 00000098 6801            LDR              R1, [R0]
  138 0000009A F021 0101       BIC              R1, #2_01   ;PJ0_IBE = 0: inter
                                                            rupcao de SW1 por b
                                                            orda unica
  139 0000009E F021 0102       BIC              R1, #2_10   ;PJ1_IBE = 0: inter
                                                            rupcao de SW2 por b
                                                            orda unica
  140 000000A2 6001            STR              R1, [R0]
  141 000000A4         
  142 000000A4         ;Configurar borda de descida para J0 e borda de subida p
                       ara J1 no registrador GPIOIEV
  143 000000A4 4821            LDR              R0, =GPIO_PORTJ_AHB_IEV_R
  144 000000A6 6801            LDR              R1, [R0]
  145 000000A8 F021 0101       BIC              R1, #2_01   ;PJ0_IEV = 0: inter
                                                            rupcao de SW1 por b
                                                            orda de descida
  146 000000AC F041 0102       ORR              R1, #2_10   ;PJ1_IEV = 1: inter
                                                            rupcao de SW2 por b
                                                            orda de subida
  147 000000B0 6001            STR              R1, [R0]
  148 000000B2         
  149 000000B2         ;Seta os bits para garantir que a interrupcao sera atend
                       ida limpando o 
  150 000000B2         ; GPIORIS e GPIOMIS, realizando o ACK no registrador
  151 000000B2         ; GPIOICR para ambos os pinos.
  152 000000B2 481F            LDR              R0, =GPIO_PORTJ_AHB_ICR_R
  153 000000B4 6801            LDR              R1, [R0]
  154 000000B6 F041 0101       ORR              R1, #2_01   ;PJ0_ICR = 1: concl
                                                            ui interrupcao para
                                                             SW1 (possibilita n
                                                            ova interrupcao)
  155 000000BA F041 0102       ORR              R1, #2_10   ;PJ1_ICR = 1: concl
                                                            ui interrupcao para
                                                             SW2 (possibilita n
                                                            ova interrupcao)
  156 000000BE 6001            STR              R1, [R0]
  157 000000C0         
  158 000000C0         ; reabilita as interrupcoes do port J  (0:disable, 1:ena
                       ble)
  159 000000C0 4817            LDR              R0, =GPIO_PORTJ_AHB_IM_R
  160 000000C2 6801            LDR              R1, [R0]
  161 000000C4 F041 0101       ORR              R1, #2_01   ;PJ0_IM = 1: habili
                                                            ta interrupcoes de 
                                                            SW1
  162 000000C8 F041 0102       ORR              R1, #2_10   ;PJ1_IM = 1: habili
                                                            ta interrupcoes de 
                                                            SW2
  163 000000CC 6001            STR              R1, [R0]
  164 000000CE         
  165 000000CE         ; ativar a fonte geral de interrupcoes no NVIC
  166 000000CE 4819            LDR              R0, =NVIC_EN1_R ;numero da inte
                                                            rrupcao do port J: 
                                                            51 (Tabela 2-9 pg 1
                                                            16 datasheet)
  167 000000D0 6801            LDR              R1, [R0]
  168 000000D2 F04F 0201       MOV              R2, #2_1
  169 000000D6 EA4F 42C2       LSL              R2, #19     ;numero 51 -> bit 1
                                                            9 do port J
  170 000000DA EA41 0102       ORR              R1, R1, R2  ;NVIC_EN1: bit 19 =



ARM Macro Assembler    Page 6 


                                                             1
  171 000000DE 6001            STR              R1, [R0]
  172 000000E0         
  173 000000E0         ; define a prioridade da fonte de interrupcao
  174 000000E0 4815            LDR              R0, =NVIC_PRI12_R ; PRIX12: con
                                                            figura prioridade d
                                                            a interrupcao do nu
                                                            mero 48 (1a posicao
                                                            ) a 51 (4a posicao)
                                                            
  175 000000E2 6801            LDR              R1, [R0]
  176 000000E4 F04F 0207       MOV              R2, #2_111
  177 000000E8 EA4F 7242       LSL              R2, #29
  178 000000EC EA21 0102       BIC              R1, R2      ;limpa bits 29, 30 
                                                            e 31 do reg PRI12
  179 000000F0 F04F 0305       MOV              R3, #5      ;define a prioridad
                                                            e
  180 000000F4 EA4F 7343       LSL              R3, #29     ;4a posicao do reg 
                                                            PRI12
  181 000000F8 EA41 0103       ORR              R1, R1, R3  ;escreve os bits 29
                                                            , 30 e 31 do reg PR
                                                            I12
  182 000000FC 6001            STR              R1, [R0]
  183 000000FE         
  184 000000FE 4770            BX               LR          ;retorno
  185 00000100         
  186 00000100         ; ------------------------------------------------------
                       -------------------------
  187 00000100         ; fim do arquivo
  188 00000100                 ALIGN                        ; garante que o fim
                                                             da secao esta alin
                                                            hada 
  189 00000100                 END                          ; fim do arquivo
              400FE608 
              400FEA08 
              40060528 
              4006052C 
              40060400 
              40060420 
              4006051C 
              40060510 
              40060410 
              40060404 
              40060408 
              4006040C 
              4006041C 
              E000E104 
              E000E430 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp.sp --apcs=
interwork --depend=.\objects\sw1_and_sw2.d -o.\objects\sw1_and_sw2.o -IC:\Users
\roger\AppData\Local\Arm\Packs\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C129 --pre
define="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 536" --predefine="TM
4C1294NCPDT SETA 1" --list=.\listings\sw1_and_sw2.lst sw1_and_sw2.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 40 in file sw1_and_sw2.s
   Uses
      None
Comment: .text unused
Espera_Porta 0000000C

Symbol: Espera_Porta
   Definitions
      At line 59 in file sw1_and_sw2.s
   Uses
      At line 64 in file sw1_and_sw2.s
Comment: Espera_Porta used once
SW1_SW2_init 00000000

Symbol: SW1_SW2_init
   Definitions
      At line 49 in file sw1_and_sw2.s
   Uses
      At line 43 in file sw1_and_sw2.s
Comment: SW1_SW2_init used once
interrupt_config 0000007A

Symbol: interrupt_config
   Definitions
      At line 119 in file sw1_and_sw2.s
   Uses
      At line 110 in file sw1_and_sw2.s
Comment: interrupt_config used once
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

GPIO_PORTJ 00000100

Symbol: GPIO_PORTJ
   Definitions
      At line 20 in file sw1_and_sw2.s
   Uses
      At line 54 in file sw1_and_sw2.s
      At line 61 in file sw1_and_sw2.s

GPIO_PORTJ_AHB_AFSEL_R 40060420

Symbol: GPIO_PORTJ_AHB_AFSEL_R
   Definitions
      At line 26 in file sw1_and_sw2.s
   Uses
      At line 88 in file sw1_and_sw2.s
Comment: GPIO_PORTJ_AHB_AFSEL_R used once
GPIO_PORTJ_AHB_AMSEL_R 40060528

Symbol: GPIO_PORTJ_AHB_AMSEL_R
   Definitions
      At line 23 in file sw1_and_sw2.s
   Uses
      At line 67 in file sw1_and_sw2.s
Comment: GPIO_PORTJ_AHB_AMSEL_R used once
GPIO_PORTJ_AHB_CR_R 40060524

Symbol: GPIO_PORTJ_AHB_CR_R
   Definitions
      At line 22 in file sw1_and_sw2.s
   Uses
      None
Comment: GPIO_PORTJ_AHB_CR_R unused
GPIO_PORTJ_AHB_DATA_R 400603FC

Symbol: GPIO_PORTJ_AHB_DATA_R
   Definitions
      At line 29 in file sw1_and_sw2.s
   Uses
      None
Comment: GPIO_PORTJ_AHB_DATA_R unused
GPIO_PORTJ_AHB_DEN_R 4006051C

Symbol: GPIO_PORTJ_AHB_DEN_R
   Definitions
      At line 27 in file sw1_and_sw2.s
   Uses
      At line 95 in file sw1_and_sw2.s
Comment: GPIO_PORTJ_AHB_DEN_R used once
GPIO_PORTJ_AHB_DIR_R 40060400

Symbol: GPIO_PORTJ_AHB_DIR_R
   Definitions
      At line 25 in file sw1_and_sw2.s
   Uses
      At line 81 in file sw1_and_sw2.s
Comment: GPIO_PORTJ_AHB_DIR_R used once
GPIO_PORTJ_AHB_IBE_R 40060408




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Symbol: GPIO_PORTJ_AHB_IBE_R
   Definitions
      At line 32 in file sw1_and_sw2.s
   Uses
      At line 136 in file sw1_and_sw2.s
Comment: GPIO_PORTJ_AHB_IBE_R used once
GPIO_PORTJ_AHB_ICR_R 4006041C

Symbol: GPIO_PORTJ_AHB_ICR_R
   Definitions
      At line 34 in file sw1_and_sw2.s
   Uses
      At line 152 in file sw1_and_sw2.s
Comment: GPIO_PORTJ_AHB_ICR_R used once
GPIO_PORTJ_AHB_IEV_R 4006040C

Symbol: GPIO_PORTJ_AHB_IEV_R
   Definitions
      At line 33 in file sw1_and_sw2.s
   Uses
      At line 143 in file sw1_and_sw2.s
Comment: GPIO_PORTJ_AHB_IEV_R used once
GPIO_PORTJ_AHB_IM_R 40060410

Symbol: GPIO_PORTJ_AHB_IM_R
   Definitions
      At line 30 in file sw1_and_sw2.s
   Uses
      At line 122 in file sw1_and_sw2.s
      At line 159 in file sw1_and_sw2.s

GPIO_PORTJ_AHB_IS_R 40060404

Symbol: GPIO_PORTJ_AHB_IS_R
   Definitions
      At line 31 in file sw1_and_sw2.s
   Uses
      At line 129 in file sw1_and_sw2.s
Comment: GPIO_PORTJ_AHB_IS_R used once
GPIO_PORTJ_AHB_LOCK_R 40060520

Symbol: GPIO_PORTJ_AHB_LOCK_R
   Definitions
      At line 21 in file sw1_and_sw2.s
   Uses
      None
Comment: GPIO_PORTJ_AHB_LOCK_R unused
GPIO_PORTJ_AHB_PCTL_R 4006052C

Symbol: GPIO_PORTJ_AHB_PCTL_R
   Definitions
      At line 24 in file sw1_and_sw2.s
   Uses
      At line 74 in file sw1_and_sw2.s
Comment: GPIO_PORTJ_AHB_PCTL_R used once
GPIO_PORTJ_AHB_PUR_R 40060510

Symbol: GPIO_PORTJ_AHB_PUR_R
   Definitions



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      At line 28 in file sw1_and_sw2.s
   Uses
      At line 102 in file sw1_and_sw2.s
Comment: GPIO_PORTJ_AHB_PUR_R used once
GPIO_PORTJ_AHB_RIS_R 40060414

Symbol: GPIO_PORTJ_AHB_RIS_R
   Definitions
      At line 35 in file sw1_and_sw2.s
   Uses
      None
Comment: GPIO_PORTJ_AHB_RIS_R unused
NVIC_EN1_R E000E104

Symbol: NVIC_EN1_R
   Definitions
      At line 13 in file sw1_and_sw2.s
   Uses
      At line 166 in file sw1_and_sw2.s
Comment: NVIC_EN1_R used once
NVIC_PRI12_R E000E430

Symbol: NVIC_PRI12_R
   Definitions
      At line 14 in file sw1_and_sw2.s
   Uses
      At line 174 in file sw1_and_sw2.s
Comment: NVIC_PRI12_R used once
SYSCTL_PRGPIO_R 400FEA08

Symbol: SYSCTL_PRGPIO_R
   Definitions
      At line 12 in file sw1_and_sw2.s
   Uses
      At line 58 in file sw1_and_sw2.s
Comment: SYSCTL_PRGPIO_R used once
SYSCTL_RCGCGPIO_R 400FE608

Symbol: SYSCTL_RCGCGPIO_R
   Definitions
      At line 11 in file sw1_and_sw2.s
   Uses
      At line 52 in file sw1_and_sw2.s
Comment: SYSCTL_RCGCGPIO_R used once
20 symbols
360 symbols in table
