###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         2682   # Number of WRITE/WRITEP commands
num_reads_done                 =       289755   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       250849   # Number of read row buffer hits
num_read_cmds                  =       289755   # Number of READ/READP commands
num_writes_done                =         2682   # Number of read requests issued
num_write_row_hits             =         1591   # Number of write row buffer hits
num_act_cmds                   =        40061   # Number of ACT commands
num_pre_cmds                   =        40033   # Number of PRE commands
num_ondemand_pres              =        23512   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8527836   # Cyles of rank active rank.0
rank_active_cycles.1           =      8148219   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1472164   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1851781   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       260128   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4044   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1417   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1160   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1505   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2471   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5325   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1019   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          151   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          153   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15064   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            9   # Write cmd latency (cycles)
write_latency[80-99]           =           22   # Write cmd latency (cycles)
write_latency[100-119]         =           29   # Write cmd latency (cycles)
write_latency[120-139]         =           43   # Write cmd latency (cycles)
write_latency[140-159]         =           41   # Write cmd latency (cycles)
write_latency[160-179]         =           47   # Write cmd latency (cycles)
write_latency[180-199]         =           38   # Write cmd latency (cycles)
write_latency[200-]            =         2453   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       163825   # Read request latency (cycles)
read_latency[40-59]            =        48583   # Read request latency (cycles)
read_latency[60-79]            =        26645   # Read request latency (cycles)
read_latency[80-99]            =         8369   # Read request latency (cycles)
read_latency[100-119]          =         6582   # Read request latency (cycles)
read_latency[120-139]          =         5540   # Read request latency (cycles)
read_latency[140-159]          =         3193   # Read request latency (cycles)
read_latency[160-179]          =         2686   # Read request latency (cycles)
read_latency[180-199]          =         2175   # Read request latency (cycles)
read_latency[200-]             =        22157   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.33885e+07   # Write energy
read_energy                    =  1.16829e+09   # Read energy
act_energy                     =  1.09607e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  7.06639e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  8.88855e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.32137e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.08449e+09   # Active standby energy rank.1
average_read_latency           =       74.965   # Average read request latency (cycles)
average_interarrival           =      34.1951   # Average request interarrival latency (cycles)
total_energy                   =  1.39973e+10   # Total energy (pJ)
average_power                  =      1399.73   # Average power (mW)
average_bandwidth              =      2.49546   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         9108   # Number of WRITE/WRITEP commands
num_reads_done                 =       360827   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       289565   # Number of read row buffer hits
num_read_cmds                  =       360827   # Number of READ/READP commands
num_writes_done                =         9108   # Number of read requests issued
num_write_row_hits             =         5482   # Number of write row buffer hits
num_act_cmds                   =        75100   # Number of ACT commands
num_pre_cmds                   =        75075   # Number of PRE commands
num_ondemand_pres              =        57175   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8243142   # Cyles of rank active rank.0
rank_active_cycles.1           =      8306868   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1756858   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1693132   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       339043   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3471   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1096   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1033   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1522   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2478   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5330   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          770   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          132   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          139   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14921   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =           18   # Write cmd latency (cycles)
write_latency[80-99]           =           29   # Write cmd latency (cycles)
write_latency[100-119]         =           46   # Write cmd latency (cycles)
write_latency[120-139]         =           51   # Write cmd latency (cycles)
write_latency[140-159]         =           85   # Write cmd latency (cycles)
write_latency[160-179]         =          140   # Write cmd latency (cycles)
write_latency[180-199]         =          170   # Write cmd latency (cycles)
write_latency[200-]            =         8569   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       156732   # Read request latency (cycles)
read_latency[40-59]            =        52875   # Read request latency (cycles)
read_latency[60-79]            =        46650   # Read request latency (cycles)
read_latency[80-99]            =        14613   # Read request latency (cycles)
read_latency[100-119]          =        13127   # Read request latency (cycles)
read_latency[120-139]          =        11222   # Read request latency (cycles)
read_latency[140-159]          =         6094   # Read request latency (cycles)
read_latency[160-179]          =         4713   # Read request latency (cycles)
read_latency[180-199]          =         3850   # Read request latency (cycles)
read_latency[200-]             =        50951   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.54671e+07   # Write energy
read_energy                    =  1.45485e+09   # Read energy
act_energy                     =  2.05474e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  8.43292e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  8.12703e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.14372e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.18349e+09   # Active standby energy rank.1
average_read_latency           =      129.463   # Average read request latency (cycles)
average_interarrival           =      27.0315   # Average request interarrival latency (cycles)
total_energy                   =  1.43936e+10   # Total energy (pJ)
average_power                  =      1439.36   # Average power (mW)
average_bandwidth              =      3.15678   # Average bandwidth
