// CSR Mapp for READER_0
#define BASE_PTR_READER_0_0 960
#define BASE_PTR_READER_0_1 961
#define S_STRIDE_READER_0_0 962
#define T_BOUND_READER_0_0 963
#define T_STRIDE_READER_0_0 964
// CSR Mapp for READER_1
#define BASE_PTR_READER_1_0 965
#define BASE_PTR_READER_1_1 966
#define S_STRIDE_READER_1_0 967
#define T_BOUND_READER_1_0 968
#define T_STRIDE_READER_1_0 969
// CSR Mapp for WRITER_0
#define BASE_PTR_WRITER_0_0 970
#define BASE_PTR_WRITER_0_1 971
#define S_STRIDE_WRITER_0_0 972
#define T_BOUND_WRITER_0_0 973
#define T_STRIDE_WRITER_0_0 974
// Read Only Registers
#define STREAMER_START_CSR 975
#define STREAMER_BUSY_CSR 976
#define STREAMER_PERFORMANCE_COUNTER_CSR 977

// Accelerator Register Addresses
#define ALU_RW_MODE 978
#define ALU_RW_DATALEN 979
#define ALU_RW_START 980
#define ALU_RO_BUSY 981
#define ALU_RO_PERF_COUNT 982
