

================================================================
== Vivado HLS Report for 'dimage_do_image'
================================================================
* Date:           Fri Dec 13 12:54:19 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fractale_hls
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.165|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.16>
ST_1 : Operation 3 [1/1] (3.90ns)   --->   "%val_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %counter)" [fractale_hls/src/image.cpp:45]   --->   Operation 3 'read' 'val_V' <Predicate = true> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = zext i8 %val_V to i64" [fractale_hls/src/image.cpp:45]   --->   Operation 4 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%color_addr = getelementptr [50 x i12]* @color, i64 0, i64 %tmp" [fractale_hls/src/image.cpp:45]   --->   Operation 5 'getelementptr' 'color_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (3.25ns)   --->   "%v_V = load i12* %color_addr, align 2" [fractale_hls/src/image.cpp:45]   --->   Operation 6 'load' 'v_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 50> <ROM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !168"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !172"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %counter), !map !176"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %couleur), !map !180"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str2, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str210, i32 0, i32 0, i1* %clk) nounwind" [fractale_hls/src/image.cpp:8]   --->   Operation 11 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str2, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind" [fractale_hls/src/image.cpp:9]   --->   Operation 12 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %counter, [8 x i8]* @p_str411, i32 0, i32 0, [1 x i8]* @p_str512, i32 0, i32 0, [1 x i8]* @p_str512, [1 x i8]* @p_str512, [1 x i8]* @p_str512, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str512, [1 x i8]* @p_str512) nounwind" [fractale_hls/src/image.cpp:10]   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str2, i32 1, [14 x i8]* @p_str613, [8 x i8]* @p_str714, i32 0, i32 0, i12* %couleur) nounwind" [fractale_hls/src/image.cpp:11]   --->   Operation 14 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDef([7 x i8]* @p_str2, i32 2, [9 x i8]* @p_str815) nounwind" [fractale_hls/src/image.cpp:12]   --->   Operation 15 'specprocessdef' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str916)" [fractale_hls/src/image.cpp:12]   --->   Operation 16 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str512) nounwind" [fractale_hls/src/image.cpp:12]   --->   Operation 17 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_ssdm_reset_v_0 = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind" [fractale_hls/src/image.cpp:12]   --->   Operation 18 'specstatebegin' 'p_ssdm_reset_v_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (3.25ns)   --->   "%v_V = load i12* %color_addr, align 2" [fractale_hls/src/image.cpp:45]   --->   Operation 19 'load' 'v_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 50> <ROM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i12P(i12* %couleur, i12 %v_V)" [fractale_hls/src/image.cpp:45]   --->   Operation 20 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str916, i32 %tmp_1)" [fractale_hls/src/image.cpp:12]   --->   Operation 21 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [fractale_hls/src/image.cpp:45]   --->   Operation 22 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ counter]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ couleur]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ color]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
val_V            (read           ) [ 000]
tmp              (zext           ) [ 000]
color_addr       (getelementptr  ) [ 001]
StgValue_7       (specbitsmap    ) [ 000]
StgValue_8       (specbitsmap    ) [ 000]
StgValue_9       (specbitsmap    ) [ 000]
StgValue_10      (specbitsmap    ) [ 000]
StgValue_11      (specport       ) [ 000]
StgValue_12      (specport       ) [ 000]
StgValue_13      (specinterface  ) [ 000]
StgValue_14      (specport       ) [ 000]
StgValue_15      (specprocessdef ) [ 000]
tmp_1            (specregionbegin) [ 000]
StgValue_17      (specprotocol   ) [ 000]
p_ssdm_reset_v_0 (specstatebegin ) [ 000]
v_V              (load           ) [ 000]
StgValue_20      (write          ) [ 000]
empty            (specregionend  ) [ 000]
StgValue_22      (ret            ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="counter">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="couleur">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="couleur"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="color">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="color"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str210"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str411"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str512"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str613"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str714"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str815"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str916"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i12P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="val_V_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="StgValue_20_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="12" slack="0"/>
<pin id="67" dir="0" index="2" bw="12" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_20/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="color_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="12" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="8" slack="0"/>
<pin id="75" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="color_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_V/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="tmp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="90" class="1005" name="color_addr_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="1"/>
<pin id="92" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="color_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="54" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="78" pin="3"/><net_sink comp="64" pin=2"/></net>

<net id="84"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="58" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="93"><net_src comp="71" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="78" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: couleur | {2 }
 - Input state : 
	Port: dimage::do_image : counter | {1 }
	Port: dimage::do_image : color | {1 2 }
  - Chain level:
	State 1
		color_addr : 1
		v_V : 2
	State 2
		StgValue_20 : 1
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|
| Operation|     Functional Unit     |
|----------|-------------------------|
|   read   |     val_V_read_fu_58    |
|----------|-------------------------|
|   write  | StgValue_20_write_fu_64 |
|----------|-------------------------|
|   zext   |        tmp_fu_85        |
|----------|-------------------------|
|   Total  |                         |
|----------|-------------------------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|color_addr_reg_90|    6   |
+-----------------+--------+
|      Total      |    6   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_78 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.664  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |    6   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |    6   |    9   |
+-----------+--------+--------+--------+
