<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3940" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3940{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3940{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3940{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3940{left:69px;bottom:1079px;letter-spacing:0.16px;}
#t5_3940{left:150px;bottom:1079px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t6_3940{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t7_3940{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t8_3940{left:69px;bottom:979px;letter-spacing:0.13px;}
#t9_3940{left:151px;bottom:979px;letter-spacing:0.15px;word-spacing:0.01px;}
#ta_3940{left:69px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tb_3940{left:69px;bottom:928px;}
#tc_3940{left:95px;bottom:932px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#td_3940{left:95px;bottom:915px;letter-spacing:-0.12px;}
#te_3940{left:69px;bottom:889px;}
#tf_3940{left:95px;bottom:892px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_3940{left:69px;bottom:866px;}
#th_3940{left:95px;bottom:869px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#ti_3940{left:789px;bottom:876px;}
#tj_3940{left:69px;bottom:843px;}
#tk_3940{left:95px;bottom:846px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tl_3940{left:95px;bottom:822px;}
#tm_3940{left:121px;bottom:822px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tn_3940{left:95px;bottom:797px;}
#to_3940{left:121px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tp_3940{left:121px;bottom:781px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_3940{left:121px;bottom:764px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_3940{left:95px;bottom:739px;}
#ts_3940{left:121px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_3940{left:95px;bottom:715px;}
#tu_3940{left:121px;bottom:715px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tv_3940{left:121px;bottom:688px;}
#tw_3940{left:147px;bottom:690px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_3940{left:146px;bottom:674px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_3940{left:146px;bottom:657px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#tz_3940{left:121px;bottom:630px;}
#t10_3940{left:147px;bottom:632px;letter-spacing:-0.13px;word-spacing:-0.3px;}
#t11_3940{left:279px;bottom:632px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t12_3940{left:419px;bottom:632px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t13_3940{left:146px;bottom:616px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t14_3940{left:716px;bottom:622px;}
#t15_3940{left:121px;bottom:589px;}
#t16_3940{left:147px;bottom:591px;letter-spacing:-0.14px;word-spacing:-0.3px;}
#t17_3940{left:69px;bottom:255px;letter-spacing:-0.13px;}
#t18_3940{left:91px;bottom:255px;letter-spacing:-0.12px;word-spacing:-0.38px;}
#t19_3940{left:91px;bottom:238px;letter-spacing:-0.11px;}
#t1a_3940{left:91px;bottom:221px;letter-spacing:-0.11px;word-spacing:-0.1px;}
#t1b_3940{left:91px;bottom:204px;letter-spacing:-0.11px;}
#t1c_3940{left:69px;bottom:183px;letter-spacing:-0.16px;}
#t1d_3940{left:91px;bottom:183px;letter-spacing:-0.12px;}
#t1e_3940{left:91px;bottom:166px;letter-spacing:-0.11px;}
#t1f_3940{left:91px;bottom:149px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t1g_3940{left:301px;bottom:156px;}
#t1h_3940{left:316px;bottom:149px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t1i_3940{left:91px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#t1j_3940{left:621px;bottom:139px;}
#t1k_3940{left:635px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.54px;}
#t1l_3940{left:91px;bottom:116px;letter-spacing:-0.12px;}
#t1m_3940{left:331px;bottom:539px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t1n_3940{left:416px;bottom:539px;letter-spacing:0.13px;word-spacing:-0.05px;}
#t1o_3940{left:81px;bottom:507px;letter-spacing:-0.1px;word-spacing:0.04px;}
#t1p_3940{left:237px;bottom:507px;letter-spacing:-0.14px;}
#t1q_3940{left:81px;bottom:478px;letter-spacing:-0.09px;}
#t1r_3940{left:237px;bottom:478px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1s_3940{left:81px;bottom:449px;}
#t1t_3940{left:237px;bottom:449px;letter-spacing:-0.12px;}
#t1u_3940{left:81px;bottom:420px;letter-spacing:-0.1px;}
#t1v_3940{left:237px;bottom:420px;letter-spacing:-0.11px;}
#t1w_3940{left:81px;bottom:391px;}
#t1x_3940{left:237px;bottom:391px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1y_3940{left:81px;bottom:362px;letter-spacing:-0.09px;}
#t1z_3940{left:237px;bottom:362px;letter-spacing:-0.14px;}
#t20_3940{left:81px;bottom:333px;letter-spacing:-0.13px;}
#t21_3940{left:237px;bottom:333px;letter-spacing:-0.12px;}

.s1_3940{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3940{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3940{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3940{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3940{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3940{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3940{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_3940{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s9_3940{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.sa_3940{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sb_3940{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sc_3940{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3940" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3940Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3940" style="-webkit-user-select: none;"><object width="935" height="1210" data="3940/3940.svg" type="image/svg+xml" id="pdf3940" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3940" class="t s1_3940">25-4 </span><span id="t2_3940" class="t s1_3940">Vol. 3C </span>
<span id="t3_3940" class="t s2_3940">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_3940" class="t s3_3940">25.4 </span><span id="t5_3940" class="t s3_3940">GUEST-STATE AREA </span>
<span id="t6_3940" class="t s4_3940">This section describes fields contained in the guest-state area of the VMCS. VM entries load processor state from </span>
<span id="t7_3940" class="t s4_3940">these fields and VM exits store processor state into these fields. See Section 27.3.2 and Section 28.3 for details. </span>
<span id="t8_3940" class="t s5_3940">25.4.1 </span><span id="t9_3940" class="t s5_3940">Guest Register State </span>
<span id="ta_3940" class="t s4_3940">The following fields in the guest-state area correspond to processor registers: </span>
<span id="tb_3940" class="t s6_3940">• </span><span id="tc_3940" class="t s4_3940">Control registers CR0, CR3, and CR4 (64 bits each; 32 bits on processors that do not support Intel 64 archi- </span>
<span id="td_3940" class="t s4_3940">tecture). </span>
<span id="te_3940" class="t s6_3940">• </span><span id="tf_3940" class="t s4_3940">Debug register DR7 (64 bits; 32 bits on processors that do not support Intel 64 architecture). </span>
<span id="tg_3940" class="t s6_3940">• </span><span id="th_3940" class="t s4_3940">RSP, RIP, and RFLAGS (64 bits each; 32 bits on processors that do not support Intel 64 architecture). </span>
<span id="ti_3940" class="t s7_3940">1 </span>
<span id="tj_3940" class="t s6_3940">• </span><span id="tk_3940" class="t s4_3940">The following fields for each of the registers CS, SS, DS, ES, FS, GS, LDTR, and TR: </span>
<span id="tl_3940" class="t s4_3940">— </span><span id="tm_3940" class="t s4_3940">Selector (16 bits). </span>
<span id="tn_3940" class="t s4_3940">— </span><span id="to_3940" class="t s4_3940">Base address (64 bits; 32 bits on processors that do not support Intel 64 architecture). The base-address </span>
<span id="tp_3940" class="t s4_3940">fields for CS, SS, DS, and ES have only 32 architecturally-defined bits; nevertheless, the corresponding </span>
<span id="tq_3940" class="t s4_3940">VMCS fields have 64 bits on processors that support Intel 64 architecture. </span>
<span id="tr_3940" class="t s4_3940">— </span><span id="ts_3940" class="t s4_3940">Segment limit (32 bits). The limit field is always a measure in bytes. </span>
<span id="tt_3940" class="t s4_3940">— </span><span id="tu_3940" class="t s4_3940">Access rights (32 bits). The format of this field is given in Table 25-2 and detailed as follows: </span>
<span id="tv_3940" class="t s8_3940">• </span><span id="tw_3940" class="t s4_3940">The low 16 bits correspond to bits 23:8 of the upper 32 bits of a 64-bit segment descriptor. While bits </span>
<span id="tx_3940" class="t s4_3940">19:16 of code-segment and data-segment descriptors correspond to the upper 4 bits of the segment </span>
<span id="ty_3940" class="t s4_3940">limit, the corresponding bits (bits 11:8) are reserved in this VMCS field. </span>
<span id="tz_3940" class="t s8_3940">• </span><span id="t10_3940" class="t s4_3940">Bit 16 indicates an </span><span id="t11_3940" class="t s9_3940">unusable segment</span><span id="t12_3940" class="t s4_3940">. Attempts to use such a segment fault except in 64-bit mode. </span>
<span id="t13_3940" class="t s4_3940">In general, a segment register is unusable if it has been loaded with a null selector. </span>
<span id="t14_3940" class="t s7_3940">2 </span>
<span id="t15_3940" class="t s8_3940">• </span><span id="t16_3940" class="t s4_3940">Bits 31:17 are reserved. </span>
<span id="t17_3940" class="t sa_3940">1. </span><span id="t18_3940" class="t sa_3940">This chapter uses the notation RAX, RIP, RSP, RFLAGS, etc. for processor registers because most processors that support VMX oper- </span>
<span id="t19_3940" class="t sa_3940">ation also support Intel 64 architecture. For processors that do not support Intel 64 architecture, this notation refers to the 32-bit </span>
<span id="t1a_3940" class="t sa_3940">forms of those registers (EAX, EIP, ESP, EFLAGS, etc.). In a few places, notation such as EAX is used to refer specifically to lower 32 </span>
<span id="t1b_3940" class="t sa_3940">bits of the indicated register. </span>
<span id="t1c_3940" class="t sa_3940">2. </span><span id="t1d_3940" class="t sa_3940">There are a few exceptions to this statement. For example, a segment with a non-null selector may be unusable following a task </span>
<span id="t1e_3940" class="t sa_3940">switch that fails after its commit point; see “Interrupt 10—Invalid TSS Exception (#TS)” in Section 6.14, “Exception and Interrupt </span>
<span id="t1f_3940" class="t sa_3940">Handling in 64-bit Mode,” of the Intel </span>
<span id="t1g_3940" class="t s7_3940">® </span>
<span id="t1h_3940" class="t sa_3940">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A. In contrast, the TR reg- </span>
<span id="t1i_3940" class="t sa_3940">ister is usable after processor reset despite having a null selector; see Table 11-1 in the Intel </span>
<span id="t1j_3940" class="t s7_3940">® </span>
<span id="t1k_3940" class="t sa_3940">64 and IA-32 Architectures Software </span>
<span id="t1l_3940" class="t sa_3940">Developer’s Manual, Volume 3A. </span>
<span id="t1m_3940" class="t sb_3940">Table 25-2. </span><span id="t1n_3940" class="t sb_3940">Format of Access Rights </span>
<span id="t1o_3940" class="t sc_3940">Bit Position(s) </span><span id="t1p_3940" class="t sc_3940">Field </span>
<span id="t1q_3940" class="t sa_3940">3:0 </span><span id="t1r_3940" class="t sa_3940">Segment type </span>
<span id="t1s_3940" class="t sa_3940">4 </span><span id="t1t_3940" class="t sa_3940">S — Descriptor type (0 = system; 1 = code or data) </span>
<span id="t1u_3940" class="t sa_3940">6:5 </span><span id="t1v_3940" class="t sa_3940">DPL — Descriptor privilege level </span>
<span id="t1w_3940" class="t sa_3940">7 </span><span id="t1x_3940" class="t sa_3940">P — Segment present </span>
<span id="t1y_3940" class="t sa_3940">11:8 </span><span id="t1z_3940" class="t sa_3940">Reserved </span>
<span id="t20_3940" class="t sa_3940">12 </span><span id="t21_3940" class="t sa_3940">AVL — Available for use by system software </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
