// Seed: 2497766305
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    output tri1 id_2,
    output uwire id_3,
    input tri1 id_4,
    input wor id_5,
    input wor id_6,
    output wor id_7,
    output tri0 id_8,
    output supply1 id_9
);
  tri  id_11 = 1;
  wire id_12;
  assign id_11 = 1'd0;
  and (id_9, id_12, id_0, id_14, id_6, id_11, id_5, id_13, id_4, id_1);
  wire id_13;
  tri  id_14 = 1'd0;
  module_0(
      id_13, id_11, id_13, id_13, id_14, id_12
  );
  always @(posedge 1) id_3 = 1;
endmodule
