//
// File created by:  irun
// Do not modify this file
//
-uvmhome
/stec/apps/mentor/questa_sim_10.3c/questasim/verilog_src/uvm-1.1d
-sv_lib
/stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/lib/libuvmpli.so
-assert_count_traces
-NOWARN
COVSEC
-INPUT
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/scripts/assert_opt.tcl
-SVSEED
random
-assert_logging_error_off
-COVERAGE
functional
-COVOVERWRITE
-COVTEST
apb_uart_rx_tx
-INPUT
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/scripts/run_batch.tcl
-MESSAGES
