# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name dp_mem_1_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_1_0_0_val \
    op interface \
    ports { dp_mem_1_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name dp_mem_2_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_2_0_0_val \
    op interface \
    ports { dp_mem_2_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name dp_mem_3_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_3_0_0_val \
    op interface \
    ports { dp_mem_3_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name dp_mem_4_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_0_0_val \
    op interface \
    ports { dp_mem_4_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name dp_mem_5_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_0_0_val \
    op interface \
    ports { dp_mem_5_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name dp_mem_6_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_0_0_val \
    op interface \
    ports { dp_mem_6_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name dp_mem_7_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_0_0_val \
    op interface \
    ports { dp_mem_7_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name dp_mem_8_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_8_0_0_val \
    op interface \
    ports { dp_mem_8_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name dp_mem_9_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_9_0_0_val \
    op interface \
    ports { dp_mem_9_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name dp_mem_10_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_10_0_0_val \
    op interface \
    ports { dp_mem_10_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name dp_mem_11_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_11_0_0_val \
    op interface \
    ports { dp_mem_11_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name dp_mem_12_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_12_0_0_val \
    op interface \
    ports { dp_mem_12_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name dp_mem_13_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_13_0_0_val \
    op interface \
    ports { dp_mem_13_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name dp_mem_14_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_14_0_0_val \
    op interface \
    ports { dp_mem_14_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name dp_mem_15_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_15_0_0_val \
    op interface \
    ports { dp_mem_15_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name dp_mem_16_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_16_0_0_val \
    op interface \
    ports { dp_mem_16_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name dp_mem_17_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_17_0_0_val \
    op interface \
    ports { dp_mem_17_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name dp_mem_18_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_18_0_0_val \
    op interface \
    ports { dp_mem_18_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name dp_mem_19_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_19_0_0_val \
    op interface \
    ports { dp_mem_19_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name dp_mem_20_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_20_0_0_val \
    op interface \
    ports { dp_mem_20_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name dp_mem_21_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_21_0_0_val \
    op interface \
    ports { dp_mem_21_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name dp_mem_22_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_22_0_0_val \
    op interface \
    ports { dp_mem_22_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name dp_mem_23_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_23_0_0_val \
    op interface \
    ports { dp_mem_23_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name dp_mem_24_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_24_0_0_val \
    op interface \
    ports { dp_mem_24_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name dp_mem_25_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_25_0_0_val \
    op interface \
    ports { dp_mem_25_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name dp_mem_26_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_26_0_0_val \
    op interface \
    ports { dp_mem_26_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name dp_mem_27_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_27_0_0_val \
    op interface \
    ports { dp_mem_27_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name dp_mem_28_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_28_0_0_val \
    op interface \
    ports { dp_mem_28_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name dp_mem_29_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_29_0_0_val \
    op interface \
    ports { dp_mem_29_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name dp_mem_30_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_30_0_0_val \
    op interface \
    ports { dp_mem_30_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name dp_mem_31_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_31_0_0_val \
    op interface \
    ports { dp_mem_31_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name dp_mem_32_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_32_0_0_val \
    op interface \
    ports { dp_mem_32_0_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name p_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read \
    op interface \
    ports { p_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name p_read1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read1 \
    op interface \
    ports { p_read1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name p_read2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read2 \
    op interface \
    ports { p_read2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name p_read3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read3 \
    op interface \
    ports { p_read3 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name p_read4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read4 \
    op interface \
    ports { p_read4 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name p_read5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read5 \
    op interface \
    ports { p_read5 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name p_read6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read6 \
    op interface \
    ports { p_read6 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name p_read7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read7 \
    op interface \
    ports { p_read7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name p_read8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read8 \
    op interface \
    ports { p_read8 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name p_read9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read9 \
    op interface \
    ports { p_read9 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name p_read10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read10 \
    op interface \
    ports { p_read10 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name p_read11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read11 \
    op interface \
    ports { p_read11 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name p_read12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read12 \
    op interface \
    ports { p_read12 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name p_read13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read13 \
    op interface \
    ports { p_read13 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name p_read14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read14 \
    op interface \
    ports { p_read14 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name p_read15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read15 \
    op interface \
    ports { p_read15 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name p_read16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read16 \
    op interface \
    ports { p_read16 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name p_read17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read17 \
    op interface \
    ports { p_read17 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name p_read18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read18 \
    op interface \
    ports { p_read18 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name p_read19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read19 \
    op interface \
    ports { p_read19 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name p_read20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read20 \
    op interface \
    ports { p_read20 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name p_read21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read21 \
    op interface \
    ports { p_read21 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name p_read22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read22 \
    op interface \
    ports { p_read22 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name p_read23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read23 \
    op interface \
    ports { p_read23 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name p_read24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read24 \
    op interface \
    ports { p_read24 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name p_read25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read25 \
    op interface \
    ports { p_read25 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name p_read26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read26 \
    op interface \
    ports { p_read26 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name p_read27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read27 \
    op interface \
    ports { p_read27 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name p_read28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read28 \
    op interface \
    ports { p_read28 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name p_read29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read29 \
    op interface \
    ports { p_read29 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name p_read30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read30 \
    op interface \
    ports { p_read30 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name p_read31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read31 \
    op interface \
    ports { p_read31 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name p_read32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read32 \
    op interface \
    ports { p_read32 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name p_read103 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read103 \
    op interface \
    ports { p_read103 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name p_read104 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read104 \
    op interface \
    ports { p_read104 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name p_read105 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read105 \
    op interface \
    ports { p_read105 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name p_read106 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read106 \
    op interface \
    ports { p_read106 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name p_read107 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read107 \
    op interface \
    ports { p_read107 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name p_read108 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read108 \
    op interface \
    ports { p_read108 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name p_read109 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read109 \
    op interface \
    ports { p_read109 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name p_read110 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read110 \
    op interface \
    ports { p_read110 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name p_read111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read111 \
    op interface \
    ports { p_read111 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name p_read112 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read112 \
    op interface \
    ports { p_read112 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name p_read113 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read113 \
    op interface \
    ports { p_read113 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name p_read114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read114 \
    op interface \
    ports { p_read114 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name p_read115 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read115 \
    op interface \
    ports { p_read115 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name p_read116 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read116 \
    op interface \
    ports { p_read116 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name p_read117 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read117 \
    op interface \
    ports { p_read117 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name p_read118 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read118 \
    op interface \
    ports { p_read118 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name p_read119 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read119 \
    op interface \
    ports { p_read119 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name p_read120 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read120 \
    op interface \
    ports { p_read120 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name p_read121 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read121 \
    op interface \
    ports { p_read121 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name p_read122 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read122 \
    op interface \
    ports { p_read122 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name p_read123 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read123 \
    op interface \
    ports { p_read123 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name p_read124 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read124 \
    op interface \
    ports { p_read124 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name p_read125 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read125 \
    op interface \
    ports { p_read125 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name p_read126 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read126 \
    op interface \
    ports { p_read126 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name p_read127 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read127 \
    op interface \
    ports { p_read127 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name p_read128 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read128 \
    op interface \
    ports { p_read128 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name p_read129 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read129 \
    op interface \
    ports { p_read129 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name p_read130 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read130 \
    op interface \
    ports { p_read130 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name p_read131 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read131 \
    op interface \
    ports { p_read131 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name p_read132 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read132 \
    op interface \
    ports { p_read132 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name p_read133 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read133 \
    op interface \
    ports { p_read133 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name p_read134 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read134 \
    op interface \
    ports { p_read134 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name p_read135 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read135 \
    op interface \
    ports { p_read135 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name p_read136 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read136 \
    op interface \
    ports { p_read136 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name p_read137 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read137 \
    op interface \
    ports { p_read137 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name p_read138 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read138 \
    op interface \
    ports { p_read138 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name p_read139 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read139 \
    op interface \
    ports { p_read139 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name p_read140 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read140 \
    op interface \
    ports { p_read140 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name p_read141 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read141 \
    op interface \
    ports { p_read141 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name p_read142 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read142 \
    op interface \
    ports { p_read142 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name p_read143 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read143 \
    op interface \
    ports { p_read143 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 128 \
    name p_read144 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read144 \
    op interface \
    ports { p_read144 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 129 \
    name p_read145 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read145 \
    op interface \
    ports { p_read145 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 130 \
    name p_read146 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read146 \
    op interface \
    ports { p_read146 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 131 \
    name p_read147 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read147 \
    op interface \
    ports { p_read147 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 132 \
    name p_read148 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read148 \
    op interface \
    ports { p_read148 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 133 \
    name p_read149 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read149 \
    op interface \
    ports { p_read149 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 134 \
    name p_read150 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read150 \
    op interface \
    ports { p_read150 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 135 \
    name p_read151 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read151 \
    op interface \
    ports { p_read151 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 136 \
    name p_read152 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read152 \
    op interface \
    ports { p_read152 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 137 \
    name p_read153 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read153 \
    op interface \
    ports { p_read153 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 138 \
    name p_read154 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read154 \
    op interface \
    ports { p_read154 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 139 \
    name p_read155 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read155 \
    op interface \
    ports { p_read155 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 140 \
    name p_read156 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read156 \
    op interface \
    ports { p_read156 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 141 \
    name p_read157 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read157 \
    op interface \
    ports { p_read157 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 142 \
    name p_read158 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read158 \
    op interface \
    ports { p_read158 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 143 \
    name p_read159 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read159 \
    op interface \
    ports { p_read159 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 144 \
    name p_read160 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read160 \
    op interface \
    ports { p_read160 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 145 \
    name p_read161 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read161 \
    op interface \
    ports { p_read161 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 146 \
    name p_read162 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read162 \
    op interface \
    ports { p_read162 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 147 \
    name p_read163 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read163 \
    op interface \
    ports { p_read163 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 148 \
    name p_read164 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read164 \
    op interface \
    ports { p_read164 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 149 \
    name p_read165 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read165 \
    op interface \
    ports { p_read165 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 150 \
    name pe_offset_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_0_val \
    op interface \
    ports { pe_offset_0_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 151 \
    name pe_offset_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_1_val \
    op interface \
    ports { pe_offset_1_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 152 \
    name pe_offset_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_2_val \
    op interface \
    ports { pe_offset_2_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 153 \
    name pe_offset_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_3_val \
    op interface \
    ports { pe_offset_3_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 154 \
    name pe_offset_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_4_val \
    op interface \
    ports { pe_offset_4_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 155 \
    name pe_offset_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_5_val \
    op interface \
    ports { pe_offset_5_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 156 \
    name pe_offset_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_6_val \
    op interface \
    ports { pe_offset_6_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 157 \
    name pe_offset_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_7_val \
    op interface \
    ports { pe_offset_7_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 158 \
    name pe_offset_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_8_val \
    op interface \
    ports { pe_offset_8_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 159 \
    name pe_offset_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_9_val \
    op interface \
    ports { pe_offset_9_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 160 \
    name pe_offset_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_10_val \
    op interface \
    ports { pe_offset_10_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 161 \
    name pe_offset_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_11_val \
    op interface \
    ports { pe_offset_11_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 162 \
    name pe_offset_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_12_val \
    op interface \
    ports { pe_offset_12_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 163 \
    name pe_offset_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_13_val \
    op interface \
    ports { pe_offset_13_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 164 \
    name pe_offset_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_14_val \
    op interface \
    ports { pe_offset_14_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 165 \
    name pe_offset_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_15_val \
    op interface \
    ports { pe_offset_15_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 166 \
    name pe_offset_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_16_val \
    op interface \
    ports { pe_offset_16_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 167 \
    name pe_offset_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_17_val \
    op interface \
    ports { pe_offset_17_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 168 \
    name pe_offset_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_18_val \
    op interface \
    ports { pe_offset_18_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 169 \
    name pe_offset_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_19_val \
    op interface \
    ports { pe_offset_19_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 170 \
    name pe_offset_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_20_val \
    op interface \
    ports { pe_offset_20_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 171 \
    name pe_offset_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_21_val \
    op interface \
    ports { pe_offset_21_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 172 \
    name pe_offset_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_22_val \
    op interface \
    ports { pe_offset_22_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 173 \
    name pe_offset_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_23_val \
    op interface \
    ports { pe_offset_23_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 174 \
    name pe_offset_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_24_val \
    op interface \
    ports { pe_offset_24_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 175 \
    name pe_offset_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_25_val \
    op interface \
    ports { pe_offset_25_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 176 \
    name pe_offset_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_26_val \
    op interface \
    ports { pe_offset_26_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 177 \
    name pe_offset_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_27_val \
    op interface \
    ports { pe_offset_27_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 178 \
    name pe_offset_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_28_val \
    op interface \
    ports { pe_offset_28_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 179 \
    name pe_offset_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_29_val \
    op interface \
    ports { pe_offset_29_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 180 \
    name pe_offset_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_30_val \
    op interface \
    ports { pe_offset_30_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 181 \
    name pe_offset_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_offset_31_val \
    op interface \
    ports { pe_offset_31_val { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 182 \
    name chunk_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_chunk_offset \
    op interface \
    ports { chunk_offset { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 183 \
    name predicate_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_0_val \
    op interface \
    ports { predicate_0_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 184 \
    name predicate_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_1_val \
    op interface \
    ports { predicate_1_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 185 \
    name predicate_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_2_val \
    op interface \
    ports { predicate_2_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 186 \
    name predicate_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_3_val \
    op interface \
    ports { predicate_3_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 187 \
    name predicate_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_4_val \
    op interface \
    ports { predicate_4_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 188 \
    name predicate_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_5_val \
    op interface \
    ports { predicate_5_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 189 \
    name predicate_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_6_val \
    op interface \
    ports { predicate_6_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 190 \
    name predicate_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_7_val \
    op interface \
    ports { predicate_7_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 191 \
    name predicate_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_8_val \
    op interface \
    ports { predicate_8_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 192 \
    name predicate_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_9_val \
    op interface \
    ports { predicate_9_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 193 \
    name predicate_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_10_val \
    op interface \
    ports { predicate_10_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 194 \
    name predicate_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_11_val \
    op interface \
    ports { predicate_11_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 195 \
    name predicate_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_12_val \
    op interface \
    ports { predicate_12_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 196 \
    name predicate_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_13_val \
    op interface \
    ports { predicate_13_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 197 \
    name predicate_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_14_val \
    op interface \
    ports { predicate_14_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 198 \
    name predicate_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_15_val \
    op interface \
    ports { predicate_15_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 199 \
    name predicate_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_16_val \
    op interface \
    ports { predicate_16_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 200 \
    name predicate_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_17_val \
    op interface \
    ports { predicate_17_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 201 \
    name predicate_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_18_val \
    op interface \
    ports { predicate_18_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 202 \
    name predicate_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_19_val \
    op interface \
    ports { predicate_19_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 203 \
    name predicate_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_20_val \
    op interface \
    ports { predicate_20_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 204 \
    name predicate_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_21_val \
    op interface \
    ports { predicate_21_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 205 \
    name predicate_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_22_val \
    op interface \
    ports { predicate_22_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 206 \
    name predicate_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_23_val \
    op interface \
    ports { predicate_23_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 207 \
    name predicate_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_24_val \
    op interface \
    ports { predicate_24_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 208 \
    name predicate_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_25_val \
    op interface \
    ports { predicate_25_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 209 \
    name predicate_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_26_val \
    op interface \
    ports { predicate_26_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 210 \
    name predicate_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_27_val \
    op interface \
    ports { predicate_27_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 211 \
    name predicate_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_28_val \
    op interface \
    ports { predicate_28_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 212 \
    name predicate_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_29_val \
    op interface \
    ports { predicate_29_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 213 \
    name predicate_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_30_val \
    op interface \
    ports { predicate_30_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 214 \
    name predicate_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_predicate_31_val \
    op interface \
    ports { predicate_31_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 215 \
    name query_len \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_len \
    op interface \
    ports { query_len { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 216 \
    name ref_len \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_len \
    op interface \
    ports { ref_len { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_ready { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


