<stg><name>big_mult_v3small</name>


<trans_list>

<trans id="105" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.preheader167.preheader:0  %a_V_read = call i46 @_ssdm_op_Read.ap_auto.i46(i46 %a_V)

]]></Node>
<StgValue><ssdm name="a_V_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
.preheader167.preheader:1  br label %.preheader167

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="56" op_0_bw="56" op_1_bw="0">
<![CDATA[
.preheader167:0  %pp_V_2_s = phi i56 [ undef, %.preheader167.preheader ], [ %pp_2_V_1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="pp_V_2_s"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="56" op_0_bw="56" op_1_bw="0">
<![CDATA[
.preheader167:1  %pp_V_1_s = phi i56 [ undef, %.preheader167.preheader ], [ %pp_2_V_3, %_ifconv ]

]]></Node>
<StgValue><ssdm name="pp_V_1_s"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="56" op_0_bw="56" op_1_bw="0">
<![CDATA[
.preheader167:2  %pps_0_V = phi i56 [ undef, %.preheader167.preheader ], [ %pp_2_V_5, %_ifconv ]

]]></Node>
<StgValue><ssdm name="pps_0_V"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader167:3  %i = phi i2 [ 0, %.preheader167.preheader ], [ %i_4, %_ifconv ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader167:4  %exitcond1 = icmp eq i2 %i, -1

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader167:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader167:6  %i_4 = add i2 %i, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader167:7  br i1 %exitcond1, label %arrayctor.loop1.preheader.preheader, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:0  %tmp_s = icmp eq i2 %i, -2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="2" op_3_bw="2">
<![CDATA[
_ifconv:1  %Lo_assign = call i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2(i2 %i, i2 0, i2 %i)

]]></Node>
<StgValue><ssdm name="Lo_assign"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2  %tmp_56 = add i6 %Lo_assign, 16

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:3  %Ui = select i1 %tmp_s, i6 -19, i6 %tmp_56

]]></Node>
<StgValue><ssdm name="Ui"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:4  %tmp = icmp ugt i6 %Lo_assign, %Ui

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="46" op_0_bw="46" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:5  %tmp_721 = call i46 @llvm.part.select.i46(i46 %a_V_read, i32 45, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_721"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:6  %tmp_722 = sub i6 %Lo_assign, %Ui

]]></Node>
<StgValue><ssdm name="tmp_722"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:7  %tmp_723 = sub i6 -19, %Lo_assign

]]></Node>
<StgValue><ssdm name="tmp_723"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:8  %tmp_724 = sub i6 %Ui, %Lo_assign

]]></Node>
<StgValue><ssdm name="tmp_724"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:9  %tmp_725 = select i1 %tmp, i6 %tmp_722, i6 %tmp_724

]]></Node>
<StgValue><ssdm name="tmp_725"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="46" op_0_bw="1" op_1_bw="46" op_2_bw="46">
<![CDATA[
_ifconv:10  %tmp_726 = select i1 %tmp, i46 %tmp_721, i46 %a_V_read

]]></Node>
<StgValue><ssdm name="tmp_726"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:11  %tmp_727 = select i1 %tmp, i6 %tmp_723, i6 %Lo_assign

]]></Node>
<StgValue><ssdm name="tmp_727"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:12  %tmp_728 = sub i6 -19, %tmp_725

]]></Node>
<StgValue><ssdm name="tmp_728"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="46" op_0_bw="6">
<![CDATA[
_ifconv:13  %tmp_729 = zext i6 %tmp_727 to i46

]]></Node>
<StgValue><ssdm name="tmp_729"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="46" op_0_bw="6">
<![CDATA[
_ifconv:14  %tmp_730 = zext i6 %tmp_728 to i46

]]></Node>
<StgValue><ssdm name="tmp_730"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ifconv:15  %tmp_731 = lshr i46 %tmp_726, %tmp_729

]]></Node>
<StgValue><ssdm name="tmp_731"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ifconv:16  %tmp_732 = lshr i46 -1, %tmp_730

]]></Node>
<StgValue><ssdm name="tmp_732"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ifconv:17  %p_Result_60 = and i46 %tmp_731, %tmp_732

]]></Node>
<StgValue><ssdm name="p_Result_60"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader.preheader:0  br label %arrayctor.loop1.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="56" op_0_bw="46">
<![CDATA[
_ifconv:18  %tmp_57 = zext i46 %p_Result_60 to i56

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ifconv:19  %pp_0_V = mul i56 %tmp_57, 396564993198

]]></Node>
<StgValue><ssdm name="pp_0_V"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:20  %sel_tmp = icmp eq i2 %i, 1

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="56" op_0_bw="1" op_1_bw="56" op_2_bw="56">
<![CDATA[
_ifconv:21  %pp_2_V = select i1 %sel_tmp, i56 %pp_V_2_s, i56 %pp_0_V

]]></Node>
<StgValue><ssdm name="pp_2_V"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:22  %sel_tmp2 = icmp eq i2 %i, 0

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="56" op_0_bw="1" op_1_bw="56" op_2_bw="56">
<![CDATA[
_ifconv:23  %pp_2_V_1 = select i1 %sel_tmp2, i56 %pp_V_2_s, i56 %pp_2_V

]]></Node>
<StgValue><ssdm name="pp_2_V_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="56" op_0_bw="1" op_1_bw="56" op_2_bw="56">
<![CDATA[
_ifconv:24  %pp_2_V_2 = select i1 %sel_tmp, i56 %pp_0_V, i56 %pp_V_1_s

]]></Node>
<StgValue><ssdm name="pp_2_V_2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="56" op_0_bw="1" op_1_bw="56" op_2_bw="56">
<![CDATA[
_ifconv:25  %pp_2_V_3 = select i1 %sel_tmp2, i56 %pp_V_1_s, i56 %pp_2_V_2

]]></Node>
<StgValue><ssdm name="pp_2_V_3"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="56" op_0_bw="1" op_1_bw="56" op_2_bw="56">
<![CDATA[
_ifconv:26  %pp_2_V_5 = select i1 %sel_tmp2, i56 %pp_0_V, i56 %pps_0_V

]]></Node>
<StgValue><ssdm name="pp_2_V_5"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:27  br label %.preheader167

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="56" op_0_bw="56" op_1_bw="0">
<![CDATA[
arrayctor.loop1.preheader:0  %pps_V_1_s = phi i56 [ %pps_2_V_1, %_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ undef, %arrayctor.loop1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="pps_V_1_s"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="56" op_0_bw="56" op_1_bw="0">
<![CDATA[
arrayctor.loop1.preheader:1  %pps_V_2_s = phi i56 [ %pps_2_V_2, %_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ undef, %arrayctor.loop1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="pps_V_2_s"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
arrayctor.loop1.preheader:2  %i_1 = phi i2 [ %i_3, %_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ 1, %arrayctor.loop1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1.preheader:3  %exitcond2 = icmp eq i2 %i_1, -1

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop1.preheader:4  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1.preheader:5  br i1 %exitcond2, label %.preheader.preheader, label %_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:0  %cond = icmp eq i2 %i_1, 1

]]></Node>
<StgValue><ssdm name="cond"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="39" op_0_bw="39" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:1  %tmp_642 = call i39 @_ssdm_op_PartSelect.i39.i56.i32.i32(i56 %pps_0_V, i32 17, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_642"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="39" op_0_bw="39" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:2  %tmp_643 = call i39 @_ssdm_op_PartSelect.i39.i56.i32.i32(i56 %pps_V_1_s, i32 17, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_643"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:3  %p_v = select i1 %cond, i39 %tmp_642, i39 %tmp_643

]]></Node>
<StgValue><ssdm name="p_v"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="56" op_0_bw="39">
<![CDATA[
_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:4  %r_V = zext i39 %p_v to i56

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="56" op_0_bw="1" op_1_bw="56" op_2_bw="56">
<![CDATA[
_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:5  %pp_V_load_1_phi = select i1 %cond, i56 %pp_V_1_s, i56 %pp_V_2_s

]]></Node>
<StgValue><ssdm name="pp_V_load_1_phi"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:6  %pps_1_V = add i56 %r_V, %pp_V_load_1_phi

]]></Node>
<StgValue><ssdm name="pps_1_V"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="56" op_0_bw="1" op_1_bw="56" op_2_bw="56">
<![CDATA[
_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:7  %pps_2_V_1 = select i1 %cond, i56 %pps_1_V, i56 %pps_V_1_s

]]></Node>
<StgValue><ssdm name="pps_2_V_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="56" op_0_bw="1" op_1_bw="56" op_2_bw="56">
<![CDATA[
_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:8  %pps_2_V_2 = select i1 %cond, i56 %pps_V_2_s, i56 %pps_1_V

]]></Node>
<StgValue><ssdm name="pps_2_V_2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:9  %i_3 = add i2 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:10  br label %arrayctor.loop1.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="85" op_0_bw="85" op_1_bw="0">
<![CDATA[
.preheader:0  %p_Val2_s = phi i85 [ %p_Result_59, %._crit_edge168 ], [ undef, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:1  %i_2 = phi i2 [ %tmp_61, %._crit_edge168 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:2  %exitcond = icmp eq i2 %i_2, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:4  %tmp_61 = add i2 %i_2, 1

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %0, label %._crit_edge168

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="2">
<![CDATA[
._crit_edge168:0  %tmp_735 = trunc i2 %i_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_735"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
._crit_edge168:1  %Li = call i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2(i1 %tmp_735, i2 0, i2 %i_2)

]]></Node>
<StgValue><ssdm name="Li"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="5">
<![CDATA[
._crit_edge168:2  %Li_cast1 = zext i5 %Li to i6

]]></Node>
<StgValue><ssdm name="Li_cast1"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge168:3  %Li_cast = zext i5 %Li to i32

]]></Node>
<StgValue><ssdm name="Li_cast"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge168:4  %Ui_1 = add i6 16, %Li_cast1

]]></Node>
<StgValue><ssdm name="Ui_1"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge168:5  %Ui_1_cast = zext i6 %Ui_1 to i32

]]></Node>
<StgValue><ssdm name="Ui_1_cast"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge168:6  %cond1 = icmp eq i2 %i_2, 0

]]></Node>
<StgValue><ssdm name="cond1"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="56">
<![CDATA[
._crit_edge168:7  %tmp_736 = trunc i56 %pps_0_V to i17

]]></Node>
<StgValue><ssdm name="tmp_736"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="56">
<![CDATA[
._crit_edge168:8  %tmp_737 = trunc i56 %pps_V_1_s to i17

]]></Node>
<StgValue><ssdm name="tmp_737"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge168:9  %tmp_738 = select i1 %cond1, i17 %tmp_736, i17 %tmp_737

]]></Node>
<StgValue><ssdm name="tmp_738"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="85" op_0_bw="17">
<![CDATA[
._crit_edge168:10  %tmp_V = zext i17 %tmp_738 to i85

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge168:11  %tmp_739 = icmp ugt i32 %Li_cast, %Ui_1_cast

]]></Node>
<StgValue><ssdm name="tmp_739"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="5">
<![CDATA[
._crit_edge168:12  %tmp_740 = zext i5 %Li to i7

]]></Node>
<StgValue><ssdm name="tmp_740"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge168:13  %tmp_741 = zext i6 %Ui_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_741"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge168:14  %tmp_742 = sub i7 -44, %tmp_740

]]></Node>
<StgValue><ssdm name="tmp_742"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge168:15  %tmp_743 = select i1 %tmp_739, i7 %tmp_740, i7 %tmp_741

]]></Node>
<StgValue><ssdm name="tmp_743"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge168:16  %tmp_744 = select i1 %tmp_739, i7 %tmp_741, i7 %tmp_740

]]></Node>
<StgValue><ssdm name="tmp_744"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge168:17  %tmp_745 = select i1 %tmp_739, i7 %tmp_742, i7 %tmp_740

]]></Node>
<StgValue><ssdm name="tmp_745"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge168:18  %tmp_746 = sub i7 -44, %tmp_743

]]></Node>
<StgValue><ssdm name="tmp_746"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="85" op_0_bw="7">
<![CDATA[
._crit_edge168:19  %tmp_747 = zext i7 %tmp_745 to i85

]]></Node>
<StgValue><ssdm name="tmp_747"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="85" op_0_bw="7">
<![CDATA[
._crit_edge168:20  %tmp_748 = zext i7 %tmp_744 to i85

]]></Node>
<StgValue><ssdm name="tmp_748"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="85" op_0_bw="7">
<![CDATA[
._crit_edge168:21  %tmp_749 = zext i7 %tmp_746 to i85

]]></Node>
<StgValue><ssdm name="tmp_749"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
._crit_edge168:22  %tmp_750 = shl i85 %tmp_V, %tmp_747

]]></Node>
<StgValue><ssdm name="tmp_750"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="85" op_0_bw="85" op_1_bw="85" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge168:23  %tmp_751 = call i85 @llvm.part.select.i85(i85 %tmp_750, i32 84, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_751"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="85" op_0_bw="1" op_1_bw="85" op_2_bw="85">
<![CDATA[
._crit_edge168:24  %tmp_752 = select i1 %tmp_739, i85 %tmp_751, i85 %tmp_750

]]></Node>
<StgValue><ssdm name="tmp_752"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
._crit_edge168:25  %tmp_753 = shl i85 -1, %tmp_748

]]></Node>
<StgValue><ssdm name="tmp_753"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
._crit_edge168:26  %tmp_754 = lshr i85 -1, %tmp_749

]]></Node>
<StgValue><ssdm name="tmp_754"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
._crit_edge168:27  %p_demorgan = and i85 %tmp_753, %tmp_754

]]></Node>
<StgValue><ssdm name="p_demorgan"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
._crit_edge168:28  %tmp_755 = xor i85 %p_demorgan, -1

]]></Node>
<StgValue><ssdm name="tmp_755"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
._crit_edge168:29  %tmp_756 = and i85 %p_Val2_s, %tmp_755

]]></Node>
<StgValue><ssdm name="tmp_756"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
._crit_edge168:30  %tmp_757 = and i85 %tmp_752, %p_demorgan

]]></Node>
<StgValue><ssdm name="tmp_757"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
._crit_edge168:31  %p_Result_59 = or i85 %tmp_756, %tmp_757

]]></Node>
<StgValue><ssdm name="p_Result_59"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge168:32  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="51" op_0_bw="56">
<![CDATA[
:0  %tmp_734 = trunc i56 %pps_V_2_s to i51

]]></Node>
<StgValue><ssdm name="tmp_734"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="85" op_0_bw="85" op_1_bw="85" op_2_bw="51" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %p_Result_s = call i85 @llvm.part.set.i85.i51(i85 %p_Val2_s, i51 %tmp_734, i32 34, i32 84)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="85">
<![CDATA[
:2  ret i85 %p_Result_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
