// Seed: 3111261856
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_9 :
  assert property (@(posedge id_6) id_5)
  else $unsigned(84);
  ;
  genvar id_10, id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52
);
  input wire id_52;
  output wire id_51;
  output wire id_50;
  inout wire id_49;
  inout wire id_48;
  inout wire id_47;
  input wire id_46;
  input wire id_45;
  inout wire id_44;
  input wire id_43;
  output reg id_42;
  output wire id_41;
  input wire id_40;
  inout wire id_39;
  inout wire id_38;
  output wire id_37;
  module_0 modCall_1 (
      id_35,
      id_23,
      id_14,
      id_30,
      id_6,
      id_11,
      id_38,
      id_27
  );
  inout wire id_36;
  inout wire id_35;
  inout wire id_34;
  output wire id_33;
  output wire id_32;
  input wire id_31;
  inout wire id_30;
  inout wire id_29;
  inout wire id_28;
  input wire id_27;
  inout wire id_26;
  inout wire id_25;
  inout wire id_24;
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout reg id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_11;
  initial begin : LABEL_0
    id_42 <= id_28;
    if (1) begin : LABEL_1
      id_10 <= !id_19;
    end else $unsigned(24);
    ;
  end
  parameter id_53 = 1;
endmodule
