{"vcs1":{"timestamp_begin":1680372206.413363344, "rt":1.33, "ut":0.27, "st":0.15}}
{"vcselab":{"timestamp_begin":1680372207.772670771, "rt":1.56, "ut":0.22, "st":0.08}}
{"link":{"timestamp_begin":1680372209.352926669, "rt":0.44, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680372206.106283828}
{"VCS_COMP_START_TIME": 1680372206.106283828}
{"VCS_COMP_END_TIME": 1680372210.782819577}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340048}}
{"stitch_vcselab": {"peak_mem": 239076}}
