#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Apr  4 22:46:47 2022
# Process ID: 3398753
# Current directory: /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/synth_1
# Command line: vivado -log soc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc.tcl
# Log file: /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/synth_1/soc.vds
# Journal file: /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source soc.tcl -notrace
Command: synth_design -top soc -part xc7s50csga324-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off -keep_equivalent_registers
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3398942
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2548.793 ; gain = 0.000 ; free physical = 1057 ; free virtual = 16346
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/soc.v:9]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/synth_1/.Xil/Vivado-3398753-uberbertha/realtime/clk_gen_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/synth_1/.Xil/Vivado-3398753-uberbertha/realtime/clk_gen_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'program_memory' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/synth_1/.Xil/Vivado-3398753-uberbertha/realtime/program_memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'program_memory' (2#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/synth_1/.Xil/Vivado-3398753-uberbertha/realtime/program_memory_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/synth_1/.Xil/Vivado-3398753-uberbertha/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (3#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/synth_1/.Xil/Vivado-3398753-uberbertha/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'call_stack' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/synth_1/.Xil/Vivado-3398753-uberbertha/realtime/call_stack_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'call_stack' (4#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/synth_1/.Xil/Vivado-3398753-uberbertha/realtime/call_stack_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'main_memory' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/synth_1/.Xil/Vivado-3398753-uberbertha/realtime/main_memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main_memory' (5#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/synth_1/.Xil/Vivado-3398753-uberbertha/realtime/main_memory_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'memory_io' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/memory_io/memory_io.v:9]
INFO: [Synth 8-6155] done synthesizing module 'memory_io' (6#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/memory_io/memory_io.v:9]
INFO: [Synth 8-6157] synthesizing module 'interrupt_controller' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/interrupt_controller/interrupt_controller.v:9]
INFO: [Synth 8-6155] done synthesizing module 'interrupt_controller' (7#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/interrupt_controller/interrupt_controller.v:9]
INFO: [Synth 8-6157] synthesizing module 'hazard_control_unit' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/hazard_control_unit/hazard_control_unit.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hazard_control_unit' (8#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/hazard_control_unit/hazard_control_unit.v:9]
WARNING: [Synth 8-689] width (4) of port connection 'control_state' does not match port width (3) of module 'hazard_control_unit' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/soc.v:190]
INFO: [Synth 8-6157] synthesizing module 'datapath' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/datapath.v:9]
INFO: [Synth 8-6157] synthesizing module 'register_file' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/register_file/register_file.v:9]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (9#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/register_file/register_file.v:9]
INFO: [Synth 8-6157] synthesizing module 'inst_word_sel_mux' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/fetch/inst_word_sel_mux/inst_word_sel_mux.v:9]
INFO: [Synth 8-6155] done synthesizing module 'inst_word_sel_mux' (10#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/fetch/inst_word_sel_mux/inst_word_sel_mux.v:9]
INFO: [Synth 8-6157] synthesizing module 'fetch' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/fetch/fetch.v:9]
INFO: [Synth 8-6157] synthesizing module 'prog_cntr_input_sel_mux' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/fetch/prog_cntr_load_sel_mux/prog_cntr_input_sel_mux.v:9]
INFO: [Synth 8-6155] done synthesizing module 'prog_cntr_input_sel_mux' (11#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/fetch/prog_cntr_load_sel_mux/prog_cntr_input_sel_mux.v:9]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/fetch/program_counter/program_counter.v:12]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (12#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/fetch/program_counter/program_counter.v:12]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (13#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/fetch/fetch.v:9]
INFO: [Synth 8-6157] synthesizing module 'if_id' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/registers/if_id/if_id.v:15]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (14#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/registers/if_id/if_id.v:15]
INFO: [Synth 8-6157] synthesizing module 'decode' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/decode/decode.v:9]
INFO: [Synth 8-6157] synthesizing module 'decode_logic' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/decode/decode_logic/decode_logic.v:9]
INFO: [Synth 8-6155] done synthesizing module 'decode_logic' (15#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/decode/decode_logic/decode_logic.v:9]
INFO: [Synth 8-6157] synthesizing module 'branch_resolution_logic' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/decode/branch_resolution_logic/branch_resolution_logic.v:9]
INFO: [Synth 8-6155] done synthesizing module 'branch_resolution_logic' (16#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/decode/branch_resolution_logic/branch_resolution_logic.v:9]
INFO: [Synth 8-6157] synthesizing module 'alu_forwarding_logic' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/decode/alu_forwarding_logic/alu_forwarding_logic.v:9]
INFO: [Synth 8-6155] done synthesizing module 'alu_forwarding_logic' (17#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/decode/alu_forwarding_logic/alu_forwarding_logic.v:9]
INFO: [Synth 8-6157] synthesizing module 'id_ex_data_input_mux' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/decode/id_ex_data_input_mux/id_ex_data_input_mux.v:9]
INFO: [Synth 8-6155] done synthesizing module 'id_ex_data_input_mux' (18#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/decode/id_ex_data_input_mux/id_ex_data_input_mux.v:9]
INFO: [Synth 8-6155] done synthesizing module 'decode' (19#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/decode/decode.v:9]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/registers/id_ex/id_ex.v:8]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (20#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/registers/id_ex/id_ex.v:8]
INFO: [Synth 8-6157] synthesizing module 'execute' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/execute/execute.v:9]
INFO: [Synth 8-6157] synthesizing module 'alu_input_mux' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/execute/alu_input_mux/alu_input_mux.v:9]
INFO: [Synth 8-6155] done synthesizing module 'alu_input_mux' (21#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/execute/alu_input_mux/alu_input_mux.v:9]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/execute/alu/alu.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/execute/alu/adder/adder.v:16]
INFO: [Synth 8-6155] done synthesizing module 'adder' (22#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/execute/alu/adder/adder.v:16]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/execute/alu/multiplier/multiplier.v:14]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (23#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/execute/alu/multiplier/multiplier.v:14]
INFO: [Synth 8-6157] synthesizing module 'bit_shifter' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/execute/alu/bit_shifter/bit_shifter.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bit_shifter' (24#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/execute/alu/bit_shifter/bit_shifter.v:9]
INFO: [Synth 8-6157] synthesizing module 'bitwise_logic_unit' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/execute/alu/bitwise_logic_unit/bitwise_logic_unit.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bitwise_logic_unit' (25#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/execute/alu/bitwise_logic_unit/bitwise_logic_unit.v:9]
INFO: [Synth 8-6155] done synthesizing module 'alu' (26#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/execute/alu/alu.v:3]
INFO: [Synth 8-6157] synthesizing module 'ex_mem_data_input_mux' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/execute/ex_mem_data_input_mux/ex_mem_data_input_mux.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem_data_input_mux' (27#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/execute/ex_mem_data_input_mux/ex_mem_data_input_mux.v:9]
INFO: [Synth 8-6157] synthesizing module 'memory_forwarding_logic' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/execute/memory_forwarding_logic/memory_forwarding_logic.v:9]
INFO: [Synth 8-6155] done synthesizing module 'memory_forwarding_logic' (28#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/execute/memory_forwarding_logic/memory_forwarding_logic.v:9]
INFO: [Synth 8-6157] synthesizing module 'flags_register' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/execute/flags_register/flags_register.v:9]
INFO: [Synth 8-6155] done synthesizing module 'flags_register' (29#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/execute/flags_register/flags_register.v:9]
INFO: [Synth 8-6155] done synthesizing module 'execute' (30#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/execute/execute.v:9]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/registers/ex_mem/ex_mem.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (31#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/registers/ex_mem/ex_mem.v:8]
INFO: [Synth 8-6157] synthesizing module 'memory' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/memory/memory.v:9]
INFO: [Synth 8-6157] synthesizing module 'sfr_sel_mux' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/memory/sfr_sel_mux/sfr_sel_mux.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sfr_sel_mux' (32#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/memory/sfr_sel_mux/sfr_sel_mux.v:9]
INFO: [Synth 8-6157] synthesizing module 'sfr_file' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/memory/sfr_file/sfr_file.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sfr_file' (33#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/memory/sfr_file/sfr_file.v:10]
INFO: [Synth 8-6157] synthesizing module 'mem_str_data_sel_mux' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/memory/mem_str_data_sel_mux/mem_str_data_sel_mux.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mem_str_data_sel_mux' (34#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/memory/mem_str_data_sel_mux/mem_str_data_sel_mux.v:9]
INFO: [Synth 8-6157] synthesizing module 'mem_addr_sel_mux' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/memory/mem_addr_sel_mux/mem_addr_sel_mux.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mem_addr_sel_mux' (35#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/memory/mem_addr_sel_mux/mem_addr_sel_mux.v:9]
INFO: [Synth 8-6157] synthesizing module 'mem_wb_data_input_mux' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/memory/mem_wb_data_input_mux/mem_wb_data_input_mux.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb_data_input_mux' (36#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/memory/mem_wb_data_input_mux/mem_wb_data_input_mux.v:9]
INFO: [Synth 8-6155] done synthesizing module 'memory' (37#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/stages/memory/memory.v:9]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/registers/mem_wb/mem_wb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (38#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/pipeline/registers/mem_wb/mem_wb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (39#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/datapath/datapath.v:9]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/soc.v:230]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/synth_1/.Xil/Vivado-3398753-uberbertha/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (40#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/synth_1/.Xil/Vivado-3398753-uberbertha/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'prog_mem'. This will prevent further optimization [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/soc.v:53]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'logic_analyzer'. This will prevent further optimization [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/soc.v:230]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pipeline'. This will prevent further optimization [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/soc.v:194]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sys_clk_gen'. This will prevent further optimization [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/soc.v:29]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'hazard_unit'. This will prevent further optimization [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/soc.v:172]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'int_controller'. This will prevent further optimization [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/soc.v:145]
INFO: [Synth 8-6155] done synthesizing module 'soc' (41#1) [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/soc.v:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2548.793 ; gain = 0.000 ; free physical = 1549 ; free virtual = 16434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2548.793 ; gain = 0.000 ; free physical = 1551 ; free virtual = 16436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2548.793 ; gain = 0.000 ; free physical = 1551 ; free virtual = 16436
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2548.793 ; gain = 0.000 ; free physical = 1548 ; free virtual = 16432
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/call_stack_1/call_stack/call_stack_in_context.xdc] for cell 'call_stk'
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/call_stack_1/call_stack/call_stack_in_context.xdc] for cell 'call_stk'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/frame_buffer/frame_buffer/frame_buffer_in_context.xdc] for cell 'frame_buf'
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/frame_buffer/frame_buffer/frame_buffer_in_context.xdc] for cell 'frame_buf'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/main_memory/main_memory/main_memory_in_context.xdc] for cell 'main_mem'
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/main_memory/main_memory/main_memory_in_context.xdc] for cell 'main_mem'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen/clk_gen_in_context.xdc] for cell 'sys_clk_gen'
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen/clk_gen_in_context.xdc] for cell 'sys_clk_gen'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/program_memory/program_memory/program_memory_in_context.xdc] for cell 'prog_mem'
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/program_memory/program_memory/program_memory_in_context.xdc] for cell 'prog_mem'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'logic_analyzer'
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'logic_analyzer'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/constrs_1/imports/HdlMicroProcessor.constraints/Arty-S7-50-Master.xdc]
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/constrs_1/imports/HdlMicroProcessor.constraints/Arty-S7-50-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/constrs_1/imports/HdlMicroProcessor.constraints/Arty-S7-50-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2612.590 ; gain = 0.000 ; free physical = 1414 ; free virtual = 16329
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2612.590 ; gain = 0.000 ; free physical = 1414 ; free virtual = 16329
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'logic_analyzer' at clock pin 'clk' is different from the actual clock period '9.677', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2612.590 ; gain = 63.797 ; free physical = 1539 ; free virtual = 16401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2612.590 ; gain = 63.797 ; free physical = 1539 ; free virtual = 16401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk100M. (constraint file  /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen/clk_gen_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk100M. (constraint file  /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen/clk_gen_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for call_stk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for frame_buf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_clk_gen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for prog_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for logic_analyzer. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2612.590 ; gain = 63.797 ; free physical = 1539 ; free virtual = 16401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2612.590 ; gain = 63.797 ; free physical = 1523 ; free virtual = 16390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 5     
	   2 Input   14 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 5     
	               14 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 76    
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 14    
+---Multipliers : 
	                8x8  Multipliers := 1     
+---Muxes : 
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   3 Input   14 Bit        Muxes := 2     
	   8 Input   14 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 113   
	   5 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 4     
	  18 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   5 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 40    
	   3 Input    5 Bit        Muxes := 10    
	   4 Input    5 Bit        Muxes := 7     
	   5 Input    5 Bit        Muxes := 4     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 11    
	   5 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 13    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 10    
	   3 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 1     
	  18 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 56    
	   8 Input    1 Bit        Muxes := 3     
	  18 Input    1 Bit        Muxes := 10    
	   3 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2612.590 ; gain = 63.797 ; free physical = 1246 ; free virtual = 16362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2612.590 ; gain = 63.797 ; free physical = 1164 ; free virtual = 16263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2612.590 ; gain = 63.797 ; free physical = 1135 ; free virtual = 16255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/src/soc/interrupt_controller/interrupt_controller.v:42]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2612.590 ; gain = 63.797 ; free physical = 1155 ; free virtual = 16249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2612.590 ; gain = 63.797 ; free physical = 1155 ; free virtual = 16249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2612.590 ; gain = 63.797 ; free physical = 1154 ; free virtual = 16248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_gen        |         1|
|2     |program_memory |         1|
|3     |frame_buffer   |         1|
|4     |call_stack     |         1|
|5     |main_memory    |         1|
|6     |ila_0          |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |call_stack     |     1|
|2     |clk_gen        |     1|
|3     |frame_buffer   |     1|
|4     |ila            |     1|
|5     |main_memory    |     1|
|6     |program_memory |     1|
|7     |CARRY4         |    41|
|8     |LUT1           |    87|
|9     |LUT2           |   168|
|10    |LUT3           |   169|
|11    |LUT4           |    79|
|12    |LUT5           |   391|
|13    |LUT6           |   698|
|14    |MUXF7          |    84|
|15    |MUXF8          |    17|
|16    |FDRE           |   948|
|17    |IBUF           |     1|
|18    |OBUF           |     4|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2612.590 ; gain = 63.797 ; free physical = 1154 ; free virtual = 16248
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 2612.590 ; gain = 0.000 ; free physical = 1205 ; free virtual = 16299
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2612.590 ; gain = 63.797 ; free physical = 1205 ; free virtual = 16299
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2612.590 ; gain = 0.000 ; free physical = 1293 ; free virtual = 16395
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2612.590 ; gain = 0.000 ; free physical = 1242 ; free virtual = 16332
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 80abb4a0
INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:51 . Memory (MB): peak = 2612.590 ; gain = 64.031 ; free physical = 1382 ; free virtual = 16473
INFO: [Common 17-1381] The checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/synth_1/soc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file soc_utilization_synth.rpt -pb soc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr  4 22:47:53 2022...
