
---------- Begin Simulation Statistics ----------
final_tick                                78435546500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 254900                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702176                       # Number of bytes of host memory used
host_op_rate                                   255400                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   392.31                       # Real time elapsed on the host
host_tick_rate                              199932009                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.078436                       # Number of seconds simulated
sim_ticks                                 78435546500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616827                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2096208                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2104271                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81379                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728875                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                301                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1021                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              720                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4479236                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65346                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.568711                       # CPI: cycles per instruction
system.cpu.discardedOps                        190014                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42613373                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43407468                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001731                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        24909746                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.637466                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        156871093                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       131961347                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        57895                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        132253                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          100                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       304295                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          191                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       609733                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            192                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  78435546500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19375                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        40236                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17650                       # Transaction distribution
system.membus.trans_dist::ReadExReq             54992                       # Transaction distribution
system.membus.trans_dist::ReadExResp            54992                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19375                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       206620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 206620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29338368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29338368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             74367                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   74367    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               74367                       # Request fanout histogram
system.membus.respLayer1.occupancy         1292897250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           797929500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  78435546500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            133398                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       322681                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          321                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39369                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           172042                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          172041                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           443                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       132955                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       913965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                915172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       195584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    150384896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              150580480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           58078                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10300416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           363518                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000812                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028572                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 363224     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    293      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             363518                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1435930500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1372484994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1993500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  78435546500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  150                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               230917                       # number of demand (read+write) hits
system.l2.demand_hits::total                   231067                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 150                       # number of overall hits
system.l2.overall_hits::.cpu.data              230917                       # number of overall hits
system.l2.overall_hits::total                  231067                       # number of overall hits
system.l2.demand_misses::.cpu.inst                293                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              74080                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74373                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               293                       # number of overall misses
system.l2.overall_misses::.cpu.data             74080                       # number of overall misses
system.l2.overall_misses::total                 74373                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     28816000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8817989000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8846805000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     28816000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8817989000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8846805000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           304997                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               305440                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          304997                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              305440                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.661400                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.242888                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.243495                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.661400                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.242888                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.243495                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98348.122867                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 119033.328834                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118951.837360                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98348.122867                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 119033.328834                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118951.837360                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               40236                       # number of writebacks
system.l2.writebacks::total                     40236                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         74074                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74367                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        74074                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74367                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25886000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8076826500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8102712500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25886000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8076826500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8102712500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.661400                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.242868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.243475                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.661400                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.242868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.243475                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 88348.122867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 109037.266787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108955.753224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 88348.122867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 109037.266787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108955.753224                       # average overall mshr miss latency
system.l2.replacements                          58078                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       282445                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           282445                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       282445                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       282445                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          300                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              300                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          300                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          300                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            117050                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                117050                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           54992                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               54992                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6903280000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6903280000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        172042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            172042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.319643                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.319643                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 125532.441082                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125532.441082                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        54992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          54992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6353360000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6353360000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.319643                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.319643                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 115532.441082                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115532.441082                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            150                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                150                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          293                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              293                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     28816000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28816000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.661400                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.661400                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98348.122867                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98348.122867                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          293                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          293                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25886000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25886000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.661400                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.661400                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 88348.122867                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88348.122867                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        113867                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            113867                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        19088                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19088                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1914709000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1914709000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       132955                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        132955                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.143567                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.143567                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100309.566220                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100309.566220                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19082                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19082                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1723466500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1723466500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.143522                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.143522                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90318.965517                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90318.965517                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  78435546500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15831.800464                       # Cycle average of tags in use
system.l2.tags.total_refs                      609627                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74462                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.187089                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      40.423804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        50.626818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15740.749842                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.960739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.966296                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15213                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4951526                       # Number of tag accesses
system.l2.tags.data_accesses                  4951526                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  78435546500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          75008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18962944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19037952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        75008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         75008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10300416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10300416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           74074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               74367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        40236                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              40236                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            956301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         241764670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             242720971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       956301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           956301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      131323315                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            131323315                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      131323315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           956301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        241764670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            374044286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    160944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    296270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009312258750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9855                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9855                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              411304                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151299                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       74367                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40236                       # Number of write requests accepted
system.mem_ctrls.readBursts                    297468                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   160944                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     26                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10032                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11694265500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1487210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17271303000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39316.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58066.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   268028                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  144951                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                297468                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               160944                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   58562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   58699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   59792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   14565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        45384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    646.378283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   533.903228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   345.260853                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          761      1.68%      1.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          862      1.90%      3.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14565     32.09%     35.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1134      2.50%     38.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5120     11.28%     49.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1069      2.36%     51.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3568      7.86%     59.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          535      1.18%     60.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17770     39.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        45384                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9855                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.181025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.866817                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    177.729955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         9853     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9855                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9855                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.328869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.294865                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.128318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9058     91.91%     91.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.07%     91.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               19      0.19%     92.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               21      0.21%     92.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              656      6.66%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               77      0.78%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.05%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9855                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19036288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10298944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19037952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10300416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       242.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       131.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    242.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    131.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   78254119000                       # Total gap between requests
system.mem_ctrls.avgGap                     682827.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        75008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18961280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10298944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 956301.107687188778                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 241743454.927033632994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 131304548.250964254141                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       296296                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       160944                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     46409000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  17224894000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1786793494750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39598.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     58134.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11101957.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            161014140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             85581045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1058533560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          417542580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6191268720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10941386550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      20905451040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39760777635                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        506.922937                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  54202555000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2618980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  21614011500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            163027620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             86651235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1065202320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          422465040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6191268720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10871533050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20964275040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39764423025                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.969414                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  54354507000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2618980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  21462059500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     78435546500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  78435546500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7018403                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7018403                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7018403                       # number of overall hits
system.cpu.icache.overall_hits::total         7018403                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          443                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            443                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          443                       # number of overall misses
system.cpu.icache.overall_misses::total           443                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     31826000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31826000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     31826000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31826000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7018846                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7018846                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7018846                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7018846                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71841.986456                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71841.986456                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71841.986456                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71841.986456                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          321                       # number of writebacks
system.cpu.icache.writebacks::total               321                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          443                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          443                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31383000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31383000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31383000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31383000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70841.986456                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70841.986456                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70841.986456                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70841.986456                       # average overall mshr miss latency
system.cpu.icache.replacements                    321                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7018403                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7018403                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          443                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           443                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     31826000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31826000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7018846                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7018846                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71841.986456                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71841.986456                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31383000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31383000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70841.986456                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70841.986456                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  78435546500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           112.536293                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7018846                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               443                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15843.896163                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   112.536293                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.879190                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.879190                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14038135                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14038135                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  78435546500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  78435546500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  78435546500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51730757                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51730757                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51732021                       # number of overall hits
system.cpu.dcache.overall_hits::total        51732021                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       321351                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         321351                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       328508                       # number of overall misses
system.cpu.dcache.overall_misses::total        328508                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  13478223000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13478223000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  13478223000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13478223000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52052108                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52052108                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52060529                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52060529                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006174                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006174                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006310                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006310                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41942.371426                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41942.371426                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41028.598999                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41028.598999                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       282445                       # number of writebacks
system.cpu.dcache.writebacks::total            282445                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18334                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18334                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18334                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18334                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       303017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       303017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       304997                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       304997                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  11559551000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11559551000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  11736564000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11736564000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005821                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005821                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005859                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005859                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38148.193006                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38148.193006                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38480.916206                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38480.916206                       # average overall mshr miss latency
system.cpu.dcache.replacements                 303972                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40969089                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40969089                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       132933                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        132933                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3451461500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3451461500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41102022                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41102022                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003234                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003234                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25963.917914                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25963.917914                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1958                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1958                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       130975                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       130975                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3167626500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3167626500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003187                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003187                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24184.970414                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24184.970414                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10761668                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10761668                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       188418                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       188418                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  10026761500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10026761500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017207                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017207                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53215.518156                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53215.518156                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16376                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16376                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       172042                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       172042                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8391924500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8391924500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015711                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015711                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48778.347729                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48778.347729                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1264                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1264                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7157                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7157                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.849899                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.849899                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    177013000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    177013000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 89400.505051                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89400.505051                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  78435546500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1000.978658                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52037093                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            304996                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            170.615657                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1000.978658                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.977518                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.977518                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          308                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          523                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         416789836                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        416789836                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  78435546500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  78435546500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
