
---------- Begin Simulation Statistics ----------
simSeconds                                   0.005607                       # Number of seconds simulated (Second)
simTicks                                   5607299500                       # Number of ticks simulated (Tick)
finalTick                                  5607299500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    139.81                       # Real time elapsed on the host (Second)
hostTickRate                                 40107735                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1198760                       # Number of bytes of host memory used (Byte)
simInsts                                     19928450                       # Number of instructions simulated (Count)
simOps                                       35336477                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   142544                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     252753                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         11214600                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        36876020                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       38                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       36484180                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   3151                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1539575                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1781140                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            11112605                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.283135                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.048581                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1221629     10.99%     10.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1252408     11.27%     22.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1069470      9.62%     31.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2885748     25.97%     57.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1709552     15.38%     73.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1426994     12.84%     86.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    786867      7.08%     93.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    338288      3.04%     96.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    421649      3.79%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              11112605                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  569081     95.01%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                   1015      0.17%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     20      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    10      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  18431      3.08%     98.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  4385      0.73%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1098      0.18%     99.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             4905      0.82%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       630635      1.73%      1.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      20848845     57.14%     58.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       521075      1.43%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         55973      0.15%     60.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      1527197      4.19%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           32      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          444      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        18998      0.05%     64.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     64.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        11055      0.03%     64.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        24978      0.07%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          302      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       509595      1.40%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      6119876     16.77%     82.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3120649      8.55%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2062115      5.65%     97.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1032403      2.83%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       36484180                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.253275                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              598945                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.016417                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 74285086                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                33122491                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        31127231                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  10397975                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  5293648                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          5171022                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    31249993                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      5202497                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          36366284                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       8156996                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    117896                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           12300384                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3367071                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      4143388                       # Number of stores executed (Count)
system.cpu.numRate                           3.242762                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             901                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          101995                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    19928450                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      35336477                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.562743                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.562743                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.777009                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.777009                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   56607524                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  24675984                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     2182354                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    3621551                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    10568736                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    6028602                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  18539538                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       18                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        8219880                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4190540                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2588931                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       656854                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 3561066                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1748188                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             47669                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1460865                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1448271                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.991379                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  591715                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                989                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          560045                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             533646                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            26399                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          301                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1507378                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             47400                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     10896887                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.242805                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.125811                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         3110071     28.54%     28.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          834621      7.66%     36.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2044967     18.77%     54.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1128205     10.35%     65.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          615329      5.65%     70.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           98960      0.91%     71.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           64527      0.59%     72.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          317627      2.91%     75.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2682580     24.62%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     10896887                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             19928450                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               35336477                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    12069539                       # Number of memory references committed (Count)
system.cpu.commit.loads                       7978510                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3283692                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                    5154398                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    32657360                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                563369                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       589130      1.67%      1.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     20030633     56.69%     58.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       516165      1.46%     59.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        53994      0.15%     59.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      1513865      4.28%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          326      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        18662      0.05%     64.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     64.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        10720      0.03%     64.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        24821      0.07%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           90      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       508494      1.44%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      5941599     16.81%     82.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      3058838      8.66%     91.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2036911      5.76%     97.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1032191      2.92%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     35336477                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2682580                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        8024134                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           8024134                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       8024134                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          8024134                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        29665                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           29665                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        29665                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          29665                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1576555997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1576555997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1576555997                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1576555997                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      8053799                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       8053799                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      8053799                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      8053799                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.003683                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.003683                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.003683                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.003683                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 53145.322670                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 53145.322670                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 53145.322670                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 53145.322670                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        18011                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          531                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          371                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      48.547170                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          531                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         6265                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              6265                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        20669                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         20669                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        20669                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        20669                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         8996                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         8996                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         8996                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         8996                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    588511997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    588511997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    588511997                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    588511997                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001117                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001117                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001117                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001117                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 65419.297132                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 65419.297132                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 65419.297132                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 65419.297132                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                   8484                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      3935799                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         3935799                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        26971                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         26971                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1438827500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1438827500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      3962770                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      3962770                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.006806                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.006806                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 53347.206259                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 53347.206259                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        19690                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        19690                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         7281                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         7281                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    459463000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    459463000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001837                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001837                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 63104.381266                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 63104.381266                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      4088335                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4088335                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         2694                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         2694                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    137728497                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    137728497                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4091029                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4091029                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000659                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000659                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 51124.163697                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 51124.163697                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          979                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          979                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         1715                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         1715                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    129048997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    129048997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000419                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000419                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 75247.228571                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 75247.228571                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5607299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           509.491138                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              8033130                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               8996                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             892.966874                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              168000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   509.491138                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.995100                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.995100                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           48                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          106                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          348                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           64439388                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          64439388                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5607299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  3807043                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                746606                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   6423474                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 86492                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  48990                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1436066                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  2625                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               37421618                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3916                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            3893574                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       21151074                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     3561066                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2573632                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       7150279                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  103204                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 2374                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         14622                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles          140                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   3823476                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 17181                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           11112605                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.392109                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.479767                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  4486465     40.37%     40.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1099298      9.89%     50.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   108968      0.98%     51.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   157104      1.41%     52.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1131975     10.19%     62.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   117722      1.06%     63.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   595384      5.36%     69.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   107700      0.97%     70.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3307989     29.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             11112605                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.317538                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.886030                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        3821727                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3821727                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3821727                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3821727                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1749                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1749                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1749                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1749                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    129791000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    129791000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    129791000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    129791000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3823476                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3823476                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3823476                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3823476                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000457                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000457                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000457                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000457                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 74208.690680                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 74208.690680                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 74208.690680                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 74208.690680                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          241                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      60.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          425                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           425                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          425                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          425                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1324                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1324                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1324                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1324                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    102195500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    102195500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    102195500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    102195500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000346                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000346                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000346                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000346                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 77186.933535                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 77186.933535                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 77186.933535                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 77186.933535                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    319                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3821727                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3821727                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1749                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1749                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    129791000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    129791000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3823476                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3823476                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000457                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000457                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 74208.690680                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 74208.690680                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          425                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          425                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1324                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1324                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    102195500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    102195500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000346                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000346                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 77186.933535                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 77186.933535                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5607299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           862.536191                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              3823050                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1323                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2889.682540                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               82000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   862.536191                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.842320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.842320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1004                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           89                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          907                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.980469                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           30589131                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          30589131                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5607299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     48990                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     358771                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    27662                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               36876058                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                23587                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  8219880                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4190540                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    36                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      2681                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    24185                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            535                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          19363                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        34489                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                53852                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 36317858                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                36298253                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  23268278                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  31000134                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.236696                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.750586                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.l2cache.demandHits::cpu.inst             5                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data          1796                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total             1801                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.inst            5                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data         1796                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total            1801                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.inst         1319                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data         7200                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total           8519                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst         1319                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data         7200                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total          8519                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.inst    100150000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data    556069000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total    656219000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst    100150000                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data    556069000                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total    656219000                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.inst         1324                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data         8996                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total        10320                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst         1324                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data         8996                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total        10320                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.inst     0.996224                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.800356                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.825484                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst     0.996224                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.800356                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.825484                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 75928.733889                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 77231.805556                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::total 77030.050475                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 75928.733889                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 77231.805556                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::total 77030.050475                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks         4216                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total             4216                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst         1319                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data         7200                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total         8519                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst         1319                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data         7200                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total         8519                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst     86970000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data    484069000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total    571039000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst     86970000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data    484069000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total    571039000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.inst     0.996224                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.800356                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.825484                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst     0.996224                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.800356                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.825484                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 65936.315390                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 67231.805556                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 67031.224322                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 65936.315390                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 67231.805556                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 67031.224322                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.replacements                  6664                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::writebacks          389                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::total          389                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.ReadExReq.hits::cpu.data           51                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total           51                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data         1664                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total         1664                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data    125923000                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total    125923000                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data         1715                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total         1715                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.970262                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.970262                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data 75674.879808                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 75674.879808                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data         1664                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total         1664                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data    109283000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total    109283000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.970262                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.970262                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 65674.879808                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 65674.879808                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.inst            5                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.data         1745                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total         1750                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.inst         1319                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data         5536                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total         6855                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.inst    100150000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data    430146000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total    530296000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.inst         1324                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data         7281                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total         8605                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.inst     0.996224                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.760335                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.796630                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 75928.733889                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 77699.783237                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 77359.008023                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1319                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data         5536                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total         6855                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     86970000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    374786000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total    461756000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.996224                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.760335                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.796630                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 65936.315390                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 67699.783237                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 67360.466813                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.WritebackDirty.hits::writebacks         6265                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total         6265                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks         6265                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total         6265                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   5607299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         2011.214453                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs               18730                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs              8712                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              2.149908                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick              71500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks    30.156005                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst   200.814096                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data  1780.244352                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.014725                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.098054                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.869260                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.982038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0          133                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2          114                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3         1791                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses             85192                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses            85192                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5607299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     4187867                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  241370                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 1354                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 535                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  99511                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 8967                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    306                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            7978510                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.986021                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             7.620697                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                7954655     99.70%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  834      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 6385      0.08%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  108      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1102      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   88      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  138      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  283      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  275      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  281      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                292      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                419      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1204      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               7684      0.10%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                604      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                301      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1374      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 73      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                129      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                381      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 78      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 14      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 19      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                938      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 20      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 60      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 40      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 21      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 30      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 10      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              670      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1024                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              7978510                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 8168053                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 4143389                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       585                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       359                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5607299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 3826872                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      3532                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5607299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   5607299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  48990                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3858980                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  582962                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           3573                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   6453947                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                164153                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               37240815                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  4248                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  62102                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  20435                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  67068                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             101                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            35384303                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    90462751                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 58124544                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   2216376                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              33286475                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  2097822                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      42                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  24                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    289584                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         45042796                       # The number of ROB reads (Count)
system.cpu.rob.writes                        73904597                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 19928450                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   35336477                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  1033                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                 8604                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          10481                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               4986                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                1715                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               1715                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            8605                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         2966                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port        26476                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    29442                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        84672                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port       976704                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   1061376                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              6664                       # Total snoops (Count)
system.l2bus.snoopTraffic                      269824                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               16984                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.074423                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.262690                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     15721     92.56%     92.56% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                      1262      7.43%     99.99% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         1      0.01%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 2                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 16984                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5607299500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             15826500                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1984500                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            13494000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           19123                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests         8806                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops              1257                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops         1256                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mem_ctrl.avgPriority_writebacks::samples      4216.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1318.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      7184.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.001351535500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           243                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           243                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                22217                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                3956                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         8518                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        4216                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       8518                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      4216                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      16                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.47                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.21                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   8518                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  4216                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     4678                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     2401                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     1315                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       99                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     117                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     123                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     205                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     244                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     248                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     248                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     246                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     251                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     253                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     248                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     251                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     265                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     250                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     255                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     263                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     245                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     246                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     243                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          243                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       34.893004                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      21.280877                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     148.615084                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127            239     98.35%     98.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255            3      1.23%     99.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2304-2431            1      0.41%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            243                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          243                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.242798                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.190224                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.370701                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               120     49.38%     49.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 3      1.23%     50.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                81     33.33%     83.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                23      9.47%     93.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                14      5.76%     99.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 2      0.82%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            243                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1024                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   545152                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                269824                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               97221844.49038258                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               48120133.40824759                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     5607212500                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      440333.95                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        84352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       459776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       268160                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 15043248.537018576637                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 81995976.851245418191                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 47823377.367304883897                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1318                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         7200                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         4216                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     39882750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    227346500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 128387170250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     30260.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     31575.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  30452364.86                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        84352                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       460800                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          545152                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        84352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        84352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       269824                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       269824                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1318                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          7200                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             8518                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         4216                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            4216                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        15043249                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        82178596                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           97221844                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     15043249                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       15043249                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     48120133                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          48120133                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     48120133                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       15043249                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       82178596                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         145341978                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  8502                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 4190                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           708                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           688                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           944                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           565                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           461                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           380                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           411                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           317                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           349                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           457                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          590                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          503                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          405                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          522                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          534                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          668                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           392                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           358                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           550                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           324                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           138                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           123                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           249                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           115                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           187                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          238                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          204                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          293                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          383                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          380                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                107816750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               42510000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           267229250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12681.34                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31431.34                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 6993                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                3687                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             82.25                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         2008                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   403.952191                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   270.571206                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   336.888375                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          380     18.92%     18.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          554     27.59%     46.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          180      8.96%     55.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          269     13.40%     68.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          127      6.32%     75.20% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           74      3.69%     78.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           64      3.19%     82.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           65      3.24%     85.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          295     14.69%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         2008                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 544128                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten              268160                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                97.039225                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                47.823377                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.13                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.37                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                84.15                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5607299500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          7661220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          4060650                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        31944360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       11807640                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 442540800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   1082389530                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1241717280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     2822121480                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    503.294229                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   3216620000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    187200000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   2203479500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          6704460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          3559710                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        28759920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       10064160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 442540800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    785957040                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1491344640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     2768930730                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    493.808246                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   3868315250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    187200000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1551784250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   5607299500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                6854                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          4216                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1579                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1664                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1664                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           6854                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l2cache.mem_side_port::system.mem_ctrl.port        22831                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l2cache.mem_side_port::total        22831                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   22831                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l2cache.mem_side_port::system.mem_ctrl.port       814976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l2cache.mem_side_port::total       814976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   814976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               8518                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     8518    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 8518                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5607299500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            15588500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           22857750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          14313                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         5796                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
