# Router-1x3
Designed and verified a Router 1x3 in Verilog with FSM, synchronizer, FIFO, and register. Verified using SystemVerilog and UVM with constrained-random testing, assertions, and functional coverage. Achieved 100% coverage using Xilinx and QuestaSim.
