INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run tcl -f /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/scripts/test_hls_basic.tcl -work_dir /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Oct 22 17:24:16 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /mnt/Crucial/Xilinx2024/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'jude' on host 'jude' (Linux_x86_64 version 6.8.0-85-generic) on Wed Oct 22 17:24:17 BST 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark'
Sourcing Tcl script '/mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/scripts/test_hls_basic.tcl'
Creating test HLS project...
INFO: [HLS 200-1510] Running: open_project /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/test_hls_project 
INFO: [HLS 200-10] Creating and opening project '/mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/test_hls_project'.
INFO: [HLS 200-1510] Running: set_top deconv_top 
Adding source files...
INFO: [HLS 200-1510] Running: add_files /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/src/deconv_top.cpp -cflags -std=c++14 
INFO: [HLS 200-10] Adding design file '/mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/src/deconv_top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/src/deconv.hpp -cflags -std=c++14 
INFO: [HLS 200-10] Adding design file '/mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/src/deconv.hpp' to the project
INFO: [HLS 200-1510] Running: add_files /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/src/utils.hpp -cflags -std=c++14 
INFO: [HLS 200-10] Adding design file '/mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/src/utils.hpp' to the project
INFO: [HLS 200-1510] Running: add_files /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/generated_configs/deconv_top_K3_S1_H3_W3_CI1_CO3_P2.hpp -cflags -std=c++14 
INFO: [HLS 200-10] Adding design file '/mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/generated_configs/deconv_top_K3_S1_H3_W3_CI1_CO3_P2.hpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/src/deconv_tb.cpp -cflags -std=c++14 -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '/mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/src/deconv_tb.cpp' to the project
Creating test solution...
INFO: [HLS 200-1510] Running: open_solution test_solution 
INFO: [HLS 200-10] Creating and opening solution '/mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/test_hls_project/test_solution'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_ctrl_none deconv_top return 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis deconv_top src 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis deconv_top dst 
INFO: [HLS 200-1510] Running: set_directive_dataflow deconv_top 
Running C simulation...
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../src/deconv_tb.cpp in debug mode
   Compiling ../../../../src/deconv_top.cpp in debug mode
   Generating csim.exe

  68
 324
  72
 328
  68
 324
  72
 328
  68
 324
  72
 328
  68
 324
  72
 328
  68
 324
  72
 328

 132
 388
 136
 392
 132
 388
 136
 392
 132
 388
 136
 392
 132
 388
 136
 392
 132
 388
 136
 392

  68
 324
  72
 328
  68
 324
  72
 328
  68
 324
  72
 328
  68
 324
  72
 328
  68
 324
  72
 328

 132
 388
 136
 392
 132
 388
 136
 392
 132
 388
 136
 392
 132
 388
 136
 392
 132
 388
 136
 392

  68
 324
  72
 328
  68
 324
  72
 328
  68
 324
  72
 328
  68
 324
  72
 328
  68
 324
  72
 328

 132
 388
 136
 392
 132
 388
 136
 392
 132
 388
 136
 392
 132
 388
 136
 392
 132
 388
 136
 392

  68
 324
  72
 328
  68
 324
  72
 328
  68
 324
  72
 328
  68
 324
  72
 328
  68
 324
  72
 328

 132
 388
 136
 392
 132
 388
 136
 392
 132
 388
 136
 392
 132
 388
 136
 392
 132
 388
 136
 392

  68
 324
  72
 328
  68
 324
  72
 328
  68
 324
  72
 328
  68
 324
  72
 328
  68
 324
  72
 328

 132
 388
 136
 392
 132
 388
 136
 392
 132
 388
 136
 392
 132
 388
 136
 392
 132
 388
 136
 392
Output written to deconv_6x6_in1_out2_k4_s2_p2_output_hls.csv
WARNING [HLS SIM]: hls::stream 'wgt' contains leftover data, which may result in RTL simulation hanging.
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 208
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:03; Allocated memory: 0.648 MB.
C simulation completed successfully
Running C synthesis...
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 315.555 MB.
INFO: [HLS 200-10] Analyzing design file 'src/deconv_top.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/deconv_top.cpp:15:42)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/scripts/test_hls_basic.tcl:40:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/deconv_top.cpp:13:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/deconv.hpp:467:37)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file src/deconv_top.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html
WARNING: [HLS 207-5584] there are more than one pragma dataflow in the function scope, ignore the pragma  (src/deconv_top.cpp:13:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.23 seconds. CPU system time: 0.71 seconds. Elapsed time: 3.97 seconds; current allocated memory: 318.887 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,644 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/test_hls_project/test_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 604 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/test_hls_project/test_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 506 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/test_hls_project/test_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 457 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/test_hls_project/test_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 426 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/test_hls_project/test_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 413 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/test_hls_project/test_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/test_hls_project/test_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/test_hls_project/test_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/test_hls_project/test_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/test_hls_project/test_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/test_hls_project/test_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/test_hls_project/test_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/test_hls_project/test_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 348 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/test_hls_project/test_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 365 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/test_hls_project/test_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 384 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/test_hls_project/test_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_394_2' is marked as complete unroll implied by the pipeline pragma (src/deconv.hpp:394:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_398_3' is marked as complete unroll implied by the pipeline pragma (src/deconv.hpp:398:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_380_1' is marked as complete unroll implied by the pipeline pragma (src/deconv.hpp:380:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_298_1' is marked as complete unroll implied by the pipeline pragma (src/deconv.hpp:298:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_1' is marked as complete unroll implied by the pipeline pragma (src/deconv.hpp:95:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_162_1' is marked as complete unroll implied by the pipeline pragma (src/deconv.hpp:162:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_164_2' is marked as complete unroll implied by the pipeline pragma (src/deconv.hpp:164:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_394_2' (src/deconv.hpp:394:21) in function 'deconv_mvu<4u, 1ul, 1ul, ap_uint<8>, ap_uint<4>, ap_uint<16> >' completely with a factor of 1 (src/deconv.hpp:365:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_398_3' (src/deconv.hpp:398:22) in function 'deconv_mvu<4u, 1ul, 1ul, ap_uint<8>, ap_uint<4>, ap_uint<16> >' completely with a factor of 1 (src/deconv.hpp:365:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_380_1' (src/deconv.hpp:380:21) in function 'deconv_mvu<4u, 1ul, 1ul, ap_uint<8>, ap_uint<4>, ap_uint<16> >' completely with a factor of 1 (src/deconv.hpp:365:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_298_1' (src/deconv.hpp:298:20) in function 'deconv_swg<4u, 2u, 6u, 6u, 2u, 1u, hls::vector<ap_uint<4>, 1ul> >' completely with a factor of 3 (src/deconv.hpp:239:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_1' (src/deconv.hpp:95:20) in function 'pad<0u, 6u, 6u, 1u, 1ul, ap_uint<4>, ap_uint<4> >' completely with a factor of 1 (src/deconv.hpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_1' (src/deconv.hpp:162:20) in function 'deconv_weights<4u, 2u, 6u, 6u, 2u, 1u, 1ul, 1ul, ap_uint<8> >' completely with a factor of 1 (src/deconv.hpp:134:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_2' (src/deconv.hpp:164:20) in function 'deconv_weights<4u, 2u, 6u, 6u, 2u, 1u, 1ul, 1ul, ap_uint<8> >' completely with a factor of 1 (src/deconv.hpp:134:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<hls::vector<ap_uint<8>, 1ul>, 1ul>::_S_ref(hls::vector<ap_uint<8>, 1ul> const (&) [1], unsigned long)' into 'std::array<hls::vector<ap_uint<8>, 1ul>, 1ul>::operator[](unsigned long)' (/mnt/Crucial/Xilinx2024/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_uint<8>, 1ul>::_S_ref(ap_uint<8> const (&) [1], unsigned long)' into 'std::array<ap_uint<8>, 1ul>::operator[](unsigned long)' (/mnt/Crucial/Xilinx2024/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<hls::vector<ap_uint<8>, 1ul>, 1ul>::operator[](unsigned long)' into 'void deconv_weights<4u, 2u, 6u, 6u, 2u, 1u, 1ul, 1ul, ap_uint<8> >(ap_uint<8> const (&) [(((2u) * (4u)) * (4u)) * (1u)][1ul][1ul], hls::stream<hls::vector<hls::vector<ap_uint<8>, 1ul>, 1ul>, 0>&)' (src/deconv.hpp:134:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_uint<8>, 1ul>::operator[](unsigned long)' into 'void deconv_weights<4u, 2u, 6u, 6u, 2u, 1u, 1ul, 1ul, ap_uint<8> >(ap_uint<8> const (&) [(((2u) * (4u)) * (4u)) * (1u)][1ul][1ul], hls::stream<hls::vector<hls::vector<ap_uint<8>, 1ul>, 1ul>, 0>&)' (src/deconv.hpp:134:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_uint<4>, 1ul>::_S_ref(ap_uint<4> const (&) [1], unsigned long)' into 'std::array<ap_uint<4>, 1ul>::operator[](unsigned long)' (/mnt/Crucial/Xilinx2024/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_uint<4>, 1ul>::operator[](unsigned long)' into 'void pad<0u, 6u, 6u, 1u, 1ul, ap_uint<4>, ap_uint<4> >(hls::stream<hls::vector<ap_uint<4>, 1ul>, 0>&, hls::stream<hls::vector<ap_uint<4>, 1ul>, 0>&, ap_uint<4>)' (src/deconv.hpp:76:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_uint<16>, 1ul>::_S_ref(ap_uint<16> const (&) [1], unsigned long)' into 'std::array<ap_uint<16>, 1ul>::operator[](unsigned long)' (/mnt/Crucial/Xilinx2024/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<hls::vector<ap_uint<8>, 1ul>, 1ul>::_S_ref(hls::vector<ap_uint<8>, 1ul> const (&) [1], unsigned long)' into 'std::array<hls::vector<ap_uint<8>, 1ul>, 1ul>::operator[](unsigned long) const' (/mnt/Crucial/Xilinx2024/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_uint<8>, 1ul>::_S_ref(ap_uint<8> const (&) [1], unsigned long)' into 'std::array<ap_uint<8>, 1ul>::operator[](unsigned long) const' (/mnt/Crucial/Xilinx2024/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_uint<4>, 1ul>::_S_ref(ap_uint<4> const (&) [1], unsigned long)' into 'std::array<ap_uint<4>, 1ul>::operator[](unsigned long) const' (/mnt/Crucial/Xilinx2024/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_uint<16>, 1ul>::operator[](unsigned long)' into 'void deconv_mvu<4u, 1ul, 1ul, ap_uint<8>, ap_uint<4>, ap_uint<16> >(hls::stream<hls::vector<hls::vector<ap_uint<8>, 1ul>, 1ul>, 0>&, hls::stream<hls::vector<ap_uint<4>, 1ul>, 0>&, hls::stream<hls::vector<ap_uint<16>, 1ul>, 0>&)' (src/deconv.hpp:365:0)
INFO: [HLS 214-178] Inlining function 'std::array<hls::vector<ap_uint<8>, 1ul>, 1ul>::operator[](unsigned long) const' into 'void deconv_mvu<4u, 1ul, 1ul, ap_uint<8>, ap_uint<4>, ap_uint<16> >(hls::stream<hls::vector<hls::vector<ap_uint<8>, 1ul>, 1ul>, 0>&, hls::stream<hls::vector<ap_uint<4>, 1ul>, 0>&, hls::stream<hls::vector<ap_uint<16>, 1ul>, 0>&)' (src/deconv.hpp:365:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_uint<8>, 1ul>::operator[](unsigned long) const' into 'void deconv_mvu<4u, 1ul, 1ul, ap_uint<8>, ap_uint<4>, ap_uint<16> >(hls::stream<hls::vector<hls::vector<ap_uint<8>, 1ul>, 1ul>, 0>&, hls::stream<hls::vector<ap_uint<4>, 1ul>, 0>&, hls::stream<hls::vector<ap_uint<16>, 1ul>, 0>&)' (src/deconv.hpp:365:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_uint<4>, 1ul>::operator[](unsigned long) const' into 'void deconv_mvu<4u, 1ul, 1ul, ap_uint<8>, ap_uint<4>, ap_uint<16> >(hls::stream<hls::vector<hls::vector<ap_uint<8>, 1ul>, 1ul>, 0>&, hls::stream<hls::vector<ap_uint<4>, 1ul>, 0>&, hls::stream<hls::vector<ap_uint<16>, 1ul>, 0>&)' (src/deconv.hpp:365:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL6KERNEL': Complete partitioning on dimension 1. (src/deconv_top.hpp:24:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10deconv_mvuILj4ELm1ELm1E7ap_uintILi8EES0_ILi4EES0_ILi16EEEvRN3hls6streamINS4_6vectorINS6_IT2_XT1_EEEXT0_EEELi0EEERNS5_INS6_IT3_XT1_EEELi0EEERNS5_INS6_IT4_XT0_EEELi0EEEE4accu': Complete partitioning on dimension 1. (src/deconv.hpp:369:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10deconv_swgILj4ELj2ELj6ELj6ELj2ELj1EN3hls6vectorI7ap_uintILi4EELm1EEEEvRNS0_6streamIT5_Li0EEES8_E2wp': Complete partitioning on dimension 1. (src/deconv.hpp:257:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.8 seconds. CPU system time: 0.6 seconds. Elapsed time: 6.79 seconds; current allocated memory: 328.309 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 328.309 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 329.691 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 332.246 MB.
INFO: [XFORM 203-102] Partitioning array 'buf' in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'deconv<4u, 2u, 2u, 6u, 6u, 2u, 1u, 1ul, 1ul, ap_uint<8>, ap_uint<4>, ap_uint<16> >' (src/deconv.hpp:437:1), detected/extracted 5 process function(s): 
	 'deconv_weights<4u, 2u, 6u, 6u, 2u, 1u, 1ul, 1ul, ap_uint<8> >'
	 'pad<0u, 6u, 6u, 1u, 1ul, ap_uint<4>, ap_uint<4> >'
	 'deconv_swg<4u, 2u, 6u, 6u, 2u, 1u, hls::vector<ap_uint<4>, 1ul> >'
	 'deconv_mvu<4u, 1ul, 1ul, ap_uint<8>, ap_uint<4>, ap_uint<16> >'
	 'crop<0u, 10u, 10u, 2u, 1ul, ap_uint<16> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'deconv_top' (src/deconv_top.cpp:6), detected/extracted 1 process function(s): 
	 'deconv<4u, 2u, 2u, 6u, 6u, 2u, 1u, 1ul, 1ul, ap_uint<8>, ap_uint<4>, ap_uint<16> >'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 356.508 MB.
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'buf.0'.
INFO: [ANALYSIS 214-51] Found 'RAW' inter dependency for variable 'buf.0' (distance = 1).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'buf.0'.
INFO: [ANALYSIS 214-51] Found 'RAW' inter dependency for variable 'buf.0' (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 407.008 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'deconv_top' ...
WARNING: [SYN 201-103] Legalizing function name 'deconv_weights<4u, 2u, 6u, 6u, 2u, 1u, 1ul, 1ul, ap_uint<8> >' to 'deconv_weights_4u_2u_6u_6u_2u_1u_1ul_1ul_ap_uint_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'pad<0u, 6u, 6u, 1u, 1ul, ap_uint<4>, ap_uint<4> >' to 'pad_0u_6u_6u_1u_1ul_ap_uint_4_ap_uint_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'deconv_swg<4u, 2u, 6u, 6u, 2u, 1u, vector<ap_uint<4>, 1ul> >' to 'deconv_swg_4u_2u_6u_6u_2u_1u_vector_ap_uint_4_1ul_s'.
WARNING: [SYN 201-103] Legalizing function name 'deconv_mvu<4u, 1ul, 1ul, ap_uint<8>, ap_uint<4>, ap_uint<16> >' to 'deconv_mvu_4u_1ul_1ul_ap_uint_8_ap_uint_4_ap_uint_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'crop<0u, 10u, 10u, 2u, 1ul, ap_uint<16> >' to 'crop_0u_10u_10u_2u_1ul_ap_uint_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'deconv<4u,2u,2u,6u,6u,2u,1u,1ul,1ul,ap_uint,ap_uint<4>,ap_uint<16>>' to 'deconv_4u_2u_2u_6u_6u_2u_1u_1ul_1ul_ap_uint_ap_uint_4_ap_uint_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'deconv_weights_4u_2u_6u_6u_2u_1u_1ul_1ul_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'deconv_weights<4u, 2u, 6u, 6u, 2u, 1u, 1ul, 1ul, ap_uint<8> >'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'deconv_weights<4u, 2u, 6u, 6u, 2u, 1u, 1ul, 1ul, ap_uint<8> >'
WARNING: [HLS 200-871] Estimated clock period (4.798 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'deconv_weights_4u_2u_6u_6u_2u_1u_1ul_1ul_ap_uint_8_s' consists of the following:
	'load' operation 32 bit ('idx_load', src/deconv.hpp:166) on static variable 'idx' [26]  (0.000 ns)
	'sparsemux' operation 7 bit ('zext_ln170_cast', src/deconv.hpp:170) [28]  (0.933 ns)
	fifo write operation ('tmp_1_i', src/deconv.hpp:170) on port 'wgt' (src/deconv.hpp:170) [30]  (1.825 ns)
	multiplexor before 'phi' operation 6 bit ('delta') [103]  (0.837 ns)
	'phi' operation 6 bit ('delta') [103]  (0.000 ns)
	'add' operation 32 bit ('add_ln222', src/deconv.hpp:222) [105]  (1.203 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 407.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 407.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad_0u_6u_6u_1u_1ul_ap_uint_4_ap_uint_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pad<0u, 6u, 6u, 1u, 1ul, ap_uint<4>, ap_uint<4> >'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'pad<0u, 6u, 6u, 1u, 1ul, ap_uint<4>, ap_uint<4> >'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 408.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 408.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'deconv_swg_4u_2u_6u_6u_2u_1u_vector_ap_uint_4_1ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'deconv_swg<4u, 2u, 6u, 6u, 2u, 1u, vector<ap_uint<4>, 1ul> >'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'deconv_swg<4u, 2u, 6u, 6u, 2u, 1u, vector<ap_uint<4>, 1ul> >'
WARNING: [HLS 200-871] Estimated clock period (7.406 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'deconv_swg_4u_2u_6u_6u_2u_1u_vector_ap_uint_4_1ul_s' consists of the following:
	'load' operation 4 bit ('buf_0_load', src/deconv.hpp:300) on array 'buf_0' [52]  (0.790 ns)
	fifo write operation ('tmp_i', src/deconv.hpp:301) on port 'swg' (src/deconv.hpp:301) [54]  (1.825 ns)
	multiplexor before 'phi' operation 4 bit ('phi_ln342', src/deconv.hpp:342) [123]  (0.721 ns)
	'phi' operation 4 bit ('phi_ln342', src/deconv.hpp:342) [123]  (0.000 ns)
	'add' operation 5 bit ('add_ln342', src/deconv.hpp:342) [127]  (0.878 ns)
	multiplexor before 'phi' operation 5 bit ('cp_loc_1_i', src/deconv.hpp:342) with incoming values : ('cp_load', src/deconv.hpp:342) ('add_ln342', src/deconv.hpp:342) [131]  (0.489 ns)
	'phi' operation 5 bit ('cp_loc_1_i', src/deconv.hpp:342) with incoming values : ('cp_load', src/deconv.hpp:342) ('add_ln342', src/deconv.hpp:342) [131]  (0.000 ns)
	'sub' operation 5 bit ('sub_ln346', src/deconv.hpp:346) [132]  (0.878 ns)
	fifo read operation ('src_eff_read', src/deconv.hpp:348) on port 'src_eff' (src/deconv.hpp:348) [136]  (1.825 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 410.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 410.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'deconv_mvu_4u_1ul_1ul_ap_uint_8_ap_uint_4_ap_uint_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln403) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'deconv_mvu<4u, 1ul, 1ul, ap_uint<8>, ap_uint<4>, ap_uint<16> >'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, function 'deconv_mvu<4u, 1ul, 1ul, ap_uint<8>, ap_uint<4>, ap_uint<16> >'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 410.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 410.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_0u_10u_10u_2u_1ul_ap_uint_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop<0u, 10u, 10u, 2u, 1ul, ap_uint<16> >'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'crop<0u, 10u, 10u, 2u, 1ul, ap_uint<16> >'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 410.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 410.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'deconv_4u_2u_2u_6u_6u_2u_1u_1ul_1ul_ap_uint_ap_uint_4_ap_uint_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_deconv_mvu_4u_1ul_1ul_ap_uint_8_ap_uint_4_ap_uint_16_U0 (from deconv_weights_4u_2u_6u_6u_2u_1u_1ul_1ul_ap_uint_8_U0 to deconv_mvu_4u_1ul_1ul_ap_uint_8_ap_uint_4_ap_uint_16_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO wgt (from deconv_weights_4u_2u_6u_6u_2u_1u_1ul_1ul_ap_uint_8_U0 to deconv_mvu_4u_1ul_1ul_ap_uint_8_ap_uint_4_ap_uint_16_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 410.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 410.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'deconv_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 410.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 410.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'deconv_weights_4u_2u_6u_6u_2u_1u_1ul_1ul_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'idx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'd_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ksx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ksy' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sy' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'deconv_weights_4u_2u_6u_6u_2u_1u_1ul_1ul_ap_uint_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 411.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pad_0u_6u_6u_1u_1ul_ap_uint_4_ap_uint_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'h' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'w' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'd' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pad_0u_6u_6u_1u_1ul_ap_uint_4_ap_uint_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 413.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'deconv_swg_4u_2u_6u_6u_2u_1u_vector_ap_uint_4_1ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'void_deconv_swg_stream_vector_0_stream_vector_ap_uint_4_1ul_0_wp' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_deconv_swg_stream_vector_0_stream_vector_ap_uint_4_1ul_0_wp_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_deconv_swg_stream_vector_0_stream_vector_ap_uint_4_1ul_0_wp_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rp' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cp' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'd_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kw' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kh' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sw' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'w_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sh' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'deconv_swg_4u_2u_6u_6u_2u_1u_vector_ap_uint_4_1ul_s'.
INFO: [RTMG 210-278] Implementing memory 'deconv_top_deconv_swg_4u_2u_6u_6u_2u_1u_vector_ap_uint_4_1ul_s_buf_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 414.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'deconv_mvu_4u_1ul_1ul_ap_uint_8_ap_uint_4_ap_uint_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'push' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_deconv_mvu_stream_stream_stream_vector_ap_uint_16_1ul_0_accu' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cnt' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'deconv_mvu_4u_1ul_1ul_ap_uint_8_ap_uint_4_ap_uint_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 417.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop_0u_10u_10u_2u_1ul_ap_uint_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'w_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'd_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop_0u_10u_10u_2u_1ul_ap_uint_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 418.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'deconv_4u_2u_2u_6u_6u_2u_1u_1ul_1ul_ap_uint_ap_uint_4_ap_uint_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-656] Deadlocks can occur since process pad<0u, 6u, 6u, 1u, 1ul, ap_uint<4>, ap_uint<4> > is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [HLS 200-656] Deadlocks can occur since process deconv_swg<4u, 2u, 6u, 6u, 2u, 1u, vector<ap_uint<4>, 1ul> > is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [HLS 200-656] Deadlocks can occur since process deconv_mvu<4u, 1ul, 1ul, ap_uint<8>, ap_uint<4>, ap_uint<16> > is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [HLS 200-656] Deadlocks can occur since process crop<0u, 10u, 10u, 2u, 1ul, ap_uint<16> > is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [HLS 200-656] Deadlocks can occur since process pad<0u, 6u, 6u, 1u, 1ul, ap_uint<4>, ap_uint<4> > is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [HLS 200-633] Setting ap_ctrl_none interface for deconv<4u,2u,2u,6u,6u,2u,1u,1ul,1ul,ap_uint,ap_uint<4>,ap_uint<16>>
WARNING: [RTGEN 206-101] Setting dangling out port 'deconv_4u_2u_2u_6u_6u_2u_1u_1ul_1ul_ap_uint_ap_uint_4_ap_uint_16_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'deconv_4u_2u_2u_6u_6u_2u_1u_1ul_1ul_ap_uint_ap_uint_4_ap_uint_16_s'.
INFO: [RTMG 210-285] Implementing FIFO 'wgt_U(deconv_top_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_eff_U(deconv_top_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'swg_U(deconv_top_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst_eff_U(deconv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 419.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'deconv_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'deconv_top/src' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'deconv_top/dst' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'deconv_top' to 'ap_ctrl_none'.
WARNING: [HLS 200-656] Deadlocks can occur since process pad<0u, 6u, 6u, 1u, 1ul, ap_uint<4>, ap_uint<4> > is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [HLS 200-656] Deadlocks can occur since process pad<0u, 6u, 6u, 1u, 1ul, ap_uint<4>, ap_uint<4> > is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [HLS 200-633] Setting ap_ctrl_none interface for deconv_top
INFO: [RTGEN 206-100] Finished creating RTL model for 'deconv_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 419.938 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 422.434 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 426.160 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for deconv_top.
INFO: [VLOG 209-307] Generating Verilog RTL for deconv_top.
INFO: [HLS 200-789] **** Estimated Fmax: 135.03 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:12; Allocated memory: 111.621 MB.
SUCCESS: C synthesis completed successfully!
Synthesis report generated: /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/test_hls_project/test_solution/syn/report/deconv_top_csynth.rpt
INFO: [HLS 200-1510] Running: close_solution 
INFO: [HLS 200-1510] Running: close_project 
Test completed successfully!
Basic HLS synthesis is working correctly.
You can now run the full synthesis with:
  vitis-run --mode hls --tcl hls_projects/run_all_synthesis.tcl
INFO: [HLS 200-112] Total CPU user time: 11.49 seconds. Total CPU system time: 2.22 seconds. Total elapsed time: 17.88 seconds; peak allocated memory: 426.777 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 18s
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
