#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Feb 22 18:36:39 2023
# Process ID: 30932
# Current directory: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29900 D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vivado\lab3b.xpr
# Log file: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/vivado.log
# Journal file: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado\vivado.jou
# Running On: DESKTOP-GUH0UB4, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 16, Host memory: 17090 MB
#-----------------------------------------------------------
start_gui
open_project D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 1634.426 ; gain = 22.918
update_compile_order -fileset sources_1
file mkdir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/new
close [ open D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/new/toplevel_lab3.vhd w ]
add_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/new/toplevel_lab3.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/new/toplevel_lab3.vhd] -no_script -reset -force -quiet
remove_files  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/new/toplevel_lab3.vhd
file delete -force D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/new/toplevel_lab3.vhd
close [ open D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/new/toplevel_lab3.vhd w ]
add_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/new/toplevel_lab3.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/imports/sources_1/new/toplevel_lab2.vhd] -no_script -reset -force -quiet
remove_files  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/imports/sources_1/new/toplevel_lab2.vhd
file delete -force D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/imports/sources_1/new/toplevel_lab2.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_bd_design {D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd}
Reading block design file <D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd>...
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - axi_iic_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - reset_and_leds
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Successfully read diagram <proc_system> from block design file <D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1884.949 ; gain = 122.926
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dds_compiler:6.0 dds_compiler_0
endgroup
set_property -dict [list CONFIG.DDS_Clock_Rate {125} CONFIG.Parameter_Entry {Hardware_Parameters} CONFIG.Noise_Shaping {Taylor_Series_Corrected} CONFIG.Phase_Width {27} CONFIG.Output_Width {16} CONFIG.Phase_Increment {Streaming} CONFIG.Output_Selection {Cosine} CONFIG.Has_Phase_Out {false} CONFIG.Has_ARESETn {true} CONFIG.Frequency_Resolution {0.4} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.Latency {8} CONFIG.Output_Frequency1 {0} CONFIG.PINC1 {0}] [get_bd_cells dds_compiler_0]
set_property location {4 1219 459} [get_bd_cells dds_compiler_0]
set_property location {3 1219 436} [get_bd_cells dds_compiler_0]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_intf_ports axi_data]
connect_bd_net [get_bd_ports clk_125] [get_bd_pins dds_compiler_0/aclk]
set_property location {3 1243 443} [get_bd_cells dds_compiler_0]
set_property location {4 1484 230} [get_bd_cells axi_iic_0]
set_property location {4 1485 147} [get_bd_cells axi_iic_0]
set_property location {4 1498 134} [get_bd_cells axi_iic_0]
set_property location {1 454 95} [get_bd_cells processing_system7_0]
set_property location {1676 42} [get_bd_intf_ports DDR]
set_property location {3 1153 266} [get_bd_cells reset_and_leds]
set_property location {3 1166 282} [get_bd_cells reset_and_leds]
set_property location {1674 295} [get_bd_intf_ports leds_2bits]
set_property location {1664 272} [get_bd_intf_ports resetn]
set_property location {1672 60} [get_bd_intf_ports FIXED_IO]
set_property location {1 454 82} [get_bd_cells processing_system7_0]
set_property location {1668 50} [get_bd_intf_ports FIXED_IO]
set_property location {3 1164 252} [get_bd_cells reset_and_leds]
set_property location {3 1166 230} [get_bd_cells reset_and_leds]
set_property location {3 1163 281} [get_bd_cells reset_and_leds]
set_property location {3 1161 269} [get_bd_cells reset_and_leds]
set_property location {3 1162 225} [get_bd_cells reset_and_leds]
set_property location {3 1162 229} [get_bd_cells reset_and_leds]
set_property location {4 1461 411} [get_bd_cells dds_compiler_0]
set_property location {4 1495 381} [get_bd_cells dds_compiler_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {4 1164 393} [get_bd_cells axi_gpio_0]
set_property name axi_phase [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO2_WIDTH {1} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS_2 {0} CONFIG.GPIO2_BOARD_INTERFACE {Custom} CONFIG.C_ALL_OUTPUTS {1} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_phase]
connect_bd_net [get_bd_pins axi_phase/gpio_io_o] [get_bd_pins dds_compiler_0/s_axis_phase_tdata]
WARNING: [BD 41-1306] The connection to interface pin </axi_phase/gpio_io_o> is being overridden by the user with net <axi_phase_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </dds_compiler_0/s_axis_phase_tdata> is being overridden by the user with net <axi_phase_gpio_io_o>. This pin will not be connected as a part of interface connection <S_AXIS_PHASE>.
connect_bd_net [get_bd_pins axi_phase/gpio2_io_o] [get_bd_pins dds_compiler_0/s_axis_phase_tvalid]
WARNING: [BD 41-1306] The connection to interface pin </axi_phase/gpio2_io_o> is being overridden by the user with net <axi_phase_gpio2_io_o>. This pin will not be connected as a part of interface connection <GPIO2>.
WARNING: [BD 41-1306] The connection to interface pin </dds_compiler_0/s_axis_phase_tvalid> is being overridden by the user with net <axi_phase_gpio2_io_o>. This pin will not be connected as a part of interface connection <S_AXIS_PHASE>.
connect_bd_net [get_bd_pins reset_and_leds/gpio_io_o] [get_bd_pins dds_compiler_0/aresetn]
WARNING: [BD 41-1306] The connection to interface pin </reset_and_leds/gpio_io_o> is being overridden by the user with net <reset_and_leds_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
delete_bd_objs [get_bd_cells system_ila_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
delete_bd_objs [get_bd_cells ila_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:system_ila:1.1 system_ila_0
endgroup
set_property location {5 1600 729} [get_bd_cells system_ila_0]
set_property location {4 1518 618} [get_bd_cells system_ila_0]
connect_bd_net [get_bd_ports clk_125] [get_bd_pins system_ila_0/clk]
connect_bd_net [get_bd_pins system_ila_0/resetn] [get_bd_pins reset_and_leds/gpio_io_o]
startgroup
set_property -dict [list CONFIG.C_SLOT_0_APC_EN {0} CONFIG.C_DATA_DEPTH {2048} CONFIG.C_EN_STRG_QUAL {1} CONFIG.C_PROBE0_MU_CNT {2} CONFIG.ALL_PROBE_SAME_MU_CNT {2} CONFIG.C_SLOT_0_INTF_TYPE {xilinx.com:interface:axis_rtl:1.0}] [get_bd_cells system_ila_0]
endgroup
connect_bd_net [get_bd_pins system_ila_0/SLOT_0_AXIS_tdata] [get_bd_pins axi_phase/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin </system_ila_0/SLOT_0_AXIS_tdata> is being overridden by the user with net </axi_phase_gpio_io_o>. This pin will not be connected as a part of interface connection <SLOT_0_AXIS>.
connect_bd_net [get_bd_pins system_ila_0/SLOT_0_AXIS_tvalid] [get_bd_pins axi_phase/gpio2_io_o]
WARNING: [BD 41-1306] The connection to interface pin </system_ila_0/SLOT_0_AXIS_tvalid> is being overridden by the user with net </axi_phase_gpio2_io_o>. This pin will not be connected as a part of interface connection <SLOT_0_AXIS>.
startgroup
set_property -dict [list CONFIG.C_SLOT {1} CONFIG.C_NUM_MONITOR_SLOTS {2} CONFIG.C_SLOT_1_INTF_TYPE {xilinx.com:interface:axis_rtl:1.0}] [get_bd_cells system_ila_0]
endgroup
startgroup
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins system_ila_0/SLOT_1_AXIS]
endgroup
set_property location {550 616} [get_bd_intf_ports SLOT_1_AXIS_0]
undo
INFO: [Common 17-17] undo 'set_property location {550 616} [get_bd_intf_ports SLOT_1_AXIS_0]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_intf_pins system_ila_0/SLOT_1_AXIS]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
make_bd_pins_external  [get_bd_cells dds_compiler_0]
make_bd_intf_pins_external  [get_bd_cells dds_compiler_0]
endgroup
set_property name dds_data [get_bd_intf_ports M_AXIS_DATA_0]
set_property location {1754 401} [get_bd_intf_ports dds_data]
undo
INFO: [Common 17-17] undo 'set_property location {1754 401} [get_bd_intf_ports dds_data]'
undo
INFO: [Common 17-17] undo 'set_property name dds_data [get_bd_intf_ports M_AXIS_DATA_0]'
redo
INFO: [Common 17-16] redo 'set_property name dds_data [get_bd_intf_ports M_AXIS_DATA_0]'
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins system_ila_0/SLOT_1_AXIS]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_intf_pins system_ila_0/SLOT_1_AXIS]'
INFO: [Common 17-17] undo 'startgroup'
set_property location {1654 381} [get_bd_intf_ports dds_data]
connect_bd_net [get_bd_pins dds_compiler_0/m_axis_data_tdata] [get_bd_pins system_ila_0/SLOT_1_AXIS_tdata]
WARNING: [BD 41-1306] The connection to interface pin </dds_compiler_0/m_axis_data_tdata> is being overridden by the user with net <dds_compiler_0_m_axis_data_tdata>. This pin will not be connected as a part of interface connection <M_AXIS_DATA>.
WARNING: [BD 41-1306] The connection to interface pin </system_ila_0/SLOT_1_AXIS_tdata> is being overridden by the user with net <dds_compiler_0_m_axis_data_tdata>. This pin will not be connected as a part of interface connection <SLOT_1_AXIS>.
connect_bd_net [get_bd_pins dds_compiler_0/m_axis_data_tvalid] [get_bd_pins system_ila_0/SLOT_1_AXIS_tvalid]
WARNING: [BD 41-1306] The connection to interface pin </dds_compiler_0/m_axis_data_tvalid> is being overridden by the user with net <dds_compiler_0_m_axis_data_tvalid>. This pin will not be connected as a part of interface connection <M_AXIS_DATA>.
WARNING: [BD 41-1306] The connection to interface pin </system_ila_0/SLOT_1_AXIS_tvalid> is being overridden by the user with net <dds_compiler_0_m_axis_data_tvalid>. This pin will not be connected as a part of interface connection <SLOT_1_AXIS>.
set_property location {4 1444 411} [get_bd_cells dds_compiler_0]
set_property location {1692 254} [get_bd_intf_ports leds_2bits]
set_property location {1680 206} [get_bd_intf_ports resetn]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (125 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (125 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_phase/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_phase/S_AXI]
Slave segment '/axi_phase/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4121_0000 [ 64K ]>.
delete_bd_objs [get_bd_intf_nets S_AXIS_PHASE_0_1]
delete_bd_objs [get_bd_intf_ports S_AXIS_PHASE_0]
validate_bd_design
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /axi_iic, whose name 'axi_iic' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /axi_iic manually.
export_ip_user_files -of_objects  [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -no_script -reset -force -quiet
remove_files  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci
file delete -force D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/ip/dds_compiler_0
file delete -force d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/ip/dds_compiler_0
make_wrapper -files [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd] -fileset [get_filesets sources_1] -inst_template
INFO: [BD 41-1662] The design 'proc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /axi_iic, whose name 'axi_iic' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /axi_iic manually.
Wrote  : <D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vivado\lab3b.srcs\sources_1\bd\proc_system\proc_system.bd> 
Wrote  : <D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/ui/bd_828415b8.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/system_ila_0/SLOT_1_AXIS_tdata'(32) to pin '/dds_compiler_0/m_axis_data_tdata'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/synth/proc_system.vhd
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/system_ila_0/SLOT_1_AXIS_tdata'(32) to pin '/dds_compiler_0/m_axis_data_tdata'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/sim/proc_system.vhd
VHDL Output written to : d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/hdl/proc_system_wrapper.vhd
generate_target all [get_files  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd]
INFO: [BD 41-1662] The design 'proc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /axi_iic, whose name 'axi_iic' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /axi_iic manually.
Wrote  : <D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/ui/bd_828415b8.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/system_ila_0/SLOT_1_AXIS_tdata'(32) to pin '/dds_compiler_0/m_axis_data_tdata'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/synth/proc_system.vhd
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/system_ila_0/SLOT_1_AXIS_tdata'(32) to pin '/dds_compiler_0/m_axis_data_tdata'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/sim/proc_system.vhd
VHDL Output written to : d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/hdl/proc_system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_and_leds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_auto_pc_0/proc_system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_compiler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_phase .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_system_ila_0_1/proc_system_system_ila_0_1_ooc.xdc'
Exporting to file d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_system_ila_0_1/bd_0/hw_handoff/proc_system_system_ila_0_1.hwh
Generated Hardware Definition File d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_system_ila_0_1/bd_0/synth/proc_system_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/hw_handoff/proc_system.hwh
Generated Hardware Definition File d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/synth/proc_system.hwdef
generate_target: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2656.602 ; gain = 68.539
catch { config_ip_cache -export [get_ips -all proc_system_axi_iic_0_0] }
catch { config_ip_cache -export [get_ips -all proc_system_xbar_0] }
catch { config_ip_cache -export [get_ips -all proc_system_reset_and_leds_0] }
catch { config_ip_cache -export [get_ips -all proc_system_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all proc_system_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all proc_system_dds_compiler_0_0] }
catch { config_ip_cache -export [get_ips -all proc_system_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all proc_system_system_ila_0_1] }
export_ip_user_files -of_objects [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd]
launch_runs proc_system_axi_iic_0_0_synth_1 proc_system_processing_system7_0_0_synth_1 proc_system_xbar_0_synth_1 proc_system_reset_and_leds_0_synth_1 proc_system_rst_ps7_0_50M_0_synth_1 proc_system_auto_pc_0_synth_1 proc_system_dds_compiler_0_0_synth_1 proc_system_axi_gpio_0_0_synth_1 proc_system_system_ila_0_1_synth_1 -jobs 8
[Wed Feb 22 19:41:53 2023] Launched proc_system_axi_iic_0_0_synth_1, proc_system_processing_system7_0_0_synth_1, proc_system_xbar_0_synth_1, proc_system_reset_and_leds_0_synth_1, proc_system_rst_ps7_0_50M_0_synth_1, proc_system_auto_pc_0_synth_1, proc_system_dds_compiler_0_0_synth_1, proc_system_axi_gpio_0_0_synth_1, proc_system_system_ila_0_1_synth_1...
Run output will be captured here:
proc_system_axi_iic_0_0_synth_1: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/proc_system_axi_iic_0_0_synth_1/runme.log
proc_system_processing_system7_0_0_synth_1: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/proc_system_processing_system7_0_0_synth_1/runme.log
proc_system_xbar_0_synth_1: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/proc_system_xbar_0_synth_1/runme.log
proc_system_reset_and_leds_0_synth_1: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/proc_system_reset_and_leds_0_synth_1/runme.log
proc_system_rst_ps7_0_50M_0_synth_1: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/proc_system_rst_ps7_0_50M_0_synth_1/runme.log
proc_system_auto_pc_0_synth_1: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/proc_system_auto_pc_0_synth_1/runme.log
proc_system_dds_compiler_0_0_synth_1: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/proc_system_dds_compiler_0_0_synth_1/runme.log
proc_system_axi_gpio_0_0_synth_1: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/proc_system_axi_gpio_0_0_synth_1/runme.log
proc_system_system_ila_0_1_synth_1: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/proc_system_system_ila_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd] -directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.ip_user_files/sim_scripts -ip_user_files_dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.ip_user_files -ipstatic_source_dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/modelsim} {questa=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/questa} {riviera=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/riviera} {activehdl=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property location {-60 573} [get_bd_ports clk_125]
set_property location {-63 585} [get_bd_ports clk_125]
set_property location {-50 596} [get_bd_ports clk_125]
make_wrapper -files [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd] -fileset [get_filesets sources_1] -inst_template
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3a/vivado/vivado.srcs/sim_1/new/tb_dds_compiler.vhd
update_compile_order -fileset sim_1
delete_bd_objs [get_bd_nets dds_compiler_0_m_axis_data_tvalid]
delete_bd_objs [get_bd_nets dds_compiler_0_m_axis_data_tdata]
save_bd_design
Wrote  : <D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vivado\lab3b.srcs\sources_1\bd\proc_system\proc_system.bd> 
Wrote  : <D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/ui/bd_828415b8.ui> 
validate_bd_design
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /axi_iic, whose name 'axi_iic' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /axi_iic manually.
generate_target all [get_files  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd]
INFO: [BD 41-1662] The design 'proc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /axi_iic, whose name 'axi_iic' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /axi_iic manually.
Wrote  : <D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vivado\lab3b.srcs\sources_1\bd\proc_system\proc_system.bd> 
VHDL Output written to : d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/synth/proc_system.vhd
VHDL Output written to : d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/sim/proc_system.vhd
VHDL Output written to : d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/hdl/proc_system_wrapper.vhd
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_system_ila_0_1/proc_system_system_ila_0_1_ooc.xdc'
Exporting to file d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_system_ila_0_1/bd_0/hw_handoff/proc_system_system_ila_0_1.hwh
Generated Hardware Definition File d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_system_ila_0_1/bd_0/synth/proc_system_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_auto_pc_0/proc_system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/hw_handoff/proc_system.hwh
Generated Hardware Definition File d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/synth/proc_system.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2768.262 ; gain = 0.617
catch { config_ip_cache -export [get_ips -all proc_system_system_ila_0_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP proc_system_system_ila_0_1, cache-ID = 97582481832cb9f5; cache size = 13.088 MB.
config_ip_cache: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2768.262 ; gain = 0.000
catch { [ delete_ip_run [get_ips -all proc_system_system_ila_0_1] ] }
catch { config_ip_cache -export [get_ips -all proc_system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP proc_system_auto_pc_0, cache-ID = 62321d474992b592; cache size = 13.088 MB.
export_ip_user_files -of_objects [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd]
export_simulation -of_objects [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd] -directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.ip_user_files/sim_scripts -ip_user_files_dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.ip_user_files -ipstatic_source_dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/modelsim} {questa=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/questa} {riviera=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/riviera} {activehdl=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
connect_bd_net [get_bd_pins dds_compiler_0/m_axis_data_tdata] [get_bd_pins system_ila_0/SLOT_1_AXIS_tdata]
WARNING: [BD 41-1306] The connection to interface pin </dds_compiler_0/m_axis_data_tdata> is being overridden by the user with net <dds_compiler_0_m_axis_data_tdata>. This pin will not be connected as a part of interface connection <M_AXIS_DATA>.
WARNING: [BD 41-1306] The connection to interface pin </system_ila_0/SLOT_1_AXIS_tdata> is being overridden by the user with net <dds_compiler_0_m_axis_data_tdata>. This pin will not be connected as a part of interface connection <SLOT_1_AXIS>.
connect_bd_net [get_bd_pins dds_compiler_0/m_axis_data_tvalid] [get_bd_pins system_ila_0/SLOT_1_AXIS_tvalid]
WARNING: [BD 41-1306] The connection to interface pin </dds_compiler_0/m_axis_data_tvalid> is being overridden by the user with net <dds_compiler_0_m_axis_data_tvalid>. This pin will not be connected as a part of interface connection <M_AXIS_DATA>.
WARNING: [BD 41-1306] The connection to interface pin </system_ila_0/SLOT_1_AXIS_tvalid> is being overridden by the user with net <dds_compiler_0_m_axis_data_tvalid>. This pin will not be connected as a part of interface connection <SLOT_1_AXIS>.
validate_bd_design
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /axi_iic, whose name 'axi_iic' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /axi_iic manually.
generate_target all [get_files  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd]
INFO: [BD 41-1662] The design 'proc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /axi_iic, whose name 'axi_iic' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /axi_iic manually.
Wrote  : <D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vivado\lab3b.srcs\sources_1\bd\proc_system\proc_system.bd> 
Wrote  : <D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/ui/bd_828415b8.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/system_ila_0/SLOT_1_AXIS_tdata'(32) to pin '/dds_compiler_0/m_axis_data_tdata'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/synth/proc_system.vhd
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/system_ila_0/SLOT_1_AXIS_tdata'(32) to pin '/dds_compiler_0/m_axis_data_tdata'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/sim/proc_system.vhd
VHDL Output written to : d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/hdl/proc_system_wrapper.vhd
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_system_ila_0_1/proc_system_system_ila_0_1_ooc.xdc'
Exporting to file d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_system_ila_0_1/bd_0/hw_handoff/proc_system_system_ila_0_1.hwh
Generated Hardware Definition File d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_system_ila_0_1/bd_0/synth/proc_system_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_auto_pc_0/proc_system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/hw_handoff/proc_system.hwh
Generated Hardware Definition File d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/synth/proc_system.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2825.480 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all proc_system_system_ila_0_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP proc_system_system_ila_0_1, cache-ID = 97582481832cb9f5; cache size = 13.088 MB.
config_ip_cache: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2825.480 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all proc_system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP proc_system_auto_pc_0, cache-ID = 62321d474992b592; cache size = 13.088 MB.
export_ip_user_files -of_objects [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd]
export_simulation -of_objects [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd] -directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.ip_user_files/sim_scripts -ip_user_files_dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.ip_user_files -ipstatic_source_dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/modelsim} {questa=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/questa} {riviera=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/riviera} {activehdl=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd] -fileset [get_filesets sources_1] -inst_template
delete_bd_objs [get_bd_nets dds_compiler_0_m_axis_data_tdata]
delete_bd_objs [get_bd_nets dds_compiler_0_m_axis_data_tvalid]
set_property location {1641 414} [get_bd_intf_ports dds_data]
set_property location {1659 417} [get_bd_intf_ports dds_data]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins system_ila_0/SLOT_1_AXIS]
endgroup
connect_bd_intf_net [get_bd_intf_ports SLOT_1_AXIS_0] [get_bd_intf_pins system_ila_0/SLOT_1_AXIS]
WARNING: [BD 41-394] Exec TCL: all interface pins/ports are already connected to interface net '/Conn'
delete_bd_objs [get_bd_intf_nets Conn]
delete_bd_objs [get_bd_intf_ports SLOT_1_AXIS_0]
delete_bd_objs [get_bd_intf_nets dds_compiler_0_M_AXIS_DATA]
connect_bd_intf_net [get_bd_intf_pins dds_compiler_0/M_AXIS_DATA] [get_bd_intf_pins system_ila_0/SLOT_1_AXIS]
connect_bd_intf_net [get_bd_intf_ports dds_data] [get_bd_intf_pins dds_compiler_0/M_AXIS_DATA]
set_property location {1662 413} [get_bd_intf_ports dds_data]
delete_bd_objs [get_bd_nets reset_and_leds_gpio_io_o]
set_property location {1637 224} [get_bd_intf_ports resetn]
set_property location {1643 243} [get_bd_intf_ports leds_2bits]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO]
set_property location {3 999 231} [get_bd_cells reset_and_leds]
connect_bd_intf_net [get_bd_intf_ports resetn] [get_bd_intf_pins reset_and_leds/GPIO]
startgroup
set_property -dict [list CONFIG.C_GPIO2_WIDTH {1}] [get_bd_cells reset_and_leds]
endgroup
connect_bd_net [get_bd_pins reset_and_leds/gpio2_io_o] [get_bd_pins dds_compiler_0/aresetn]
WARNING: [BD 41-1306] The connection to interface pin </reset_and_leds/gpio2_io_o> is being overridden by the user with net <reset_and_leds_gpio2_io_o>. This pin will not be connected as a part of interface connection <GPIO2>.
connect_bd_net [get_bd_pins reset_and_leds/gpio2_io_o] [get_bd_pins system_ila_0/resetn]
delete_bd_objs [get_bd_intf_nets dips_and_leds_GPIO2] [get_bd_intf_ports leds_2bits]
set_property location {1643 213} [get_bd_intf_ports resetn]
set_property name axi_resetn [get_bd_cells reset_and_leds]
save_bd_design
Wrote  : <D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vivado\lab3b.srcs\sources_1\bd\proc_system\proc_system.bd> 
Wrote  : <D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/ui/bd_828415b8.ui> 
validate_bd_design
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /axi_iic, whose name 'axi_iic' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /axi_iic manually.
generate_target all [get_files  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd]
INFO: [BD 41-1662] The design 'proc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /axi_iic, whose name 'axi_iic' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /axi_iic manually.
Wrote  : <D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vivado\lab3b.srcs\sources_1\bd\proc_system\proc_system.bd> 
Wrote  : <D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/ui/bd_828415b8.ui> 
VHDL Output written to : d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/synth/proc_system.vhd
VHDL Output written to : d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/sim/proc_system.vhd
VHDL Output written to : d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/hdl/proc_system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_resetn .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_system_ila_0_1/proc_system_system_ila_0_1_ooc.xdc'
Exporting to file d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_system_ila_0_1/bd_0/hw_handoff/proc_system_system_ila_0_1.hwh
Generated Hardware Definition File d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_system_ila_0_1/bd_0/synth/proc_system_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/ip/proc_system_auto_pc_0/proc_system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/hw_handoff/proc_system.hwh
Generated Hardware Definition File d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/bd/proc_system/synth/proc_system.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2836.539 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all proc_system_reset_and_leds_0] }
catch { config_ip_cache -export [get_ips -all proc_system_system_ila_0_1] }
catch { config_ip_cache -export [get_ips -all proc_system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP proc_system_auto_pc_0, cache-ID = 62321d474992b592; cache size = 13.088 MB.
export_ip_user_files -of_objects [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd]
launch_runs proc_system_reset_and_leds_0_synth_1 proc_system_system_ila_0_1_synth_1 -jobs 8
[Thu Feb 23 00:01:08 2023] Launched proc_system_reset_and_leds_0_synth_1, proc_system_system_ila_0_1_synth_1...
Run output will be captured here:
proc_system_reset_and_leds_0_synth_1: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/proc_system_reset_and_leds_0_synth_1/runme.log
proc_system_system_ila_0_1_synth_1: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/proc_system_system_ila_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd] -directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.ip_user_files/sim_scripts -ip_user_files_dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.ip_user_files -ipstatic_source_dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/modelsim} {questa=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/questa} {riviera=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/riviera} {activehdl=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Feb 23 00:36:05 2023] Launched synth_1...
Run output will be captured here: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/synth_1/runme.log
[Thu Feb 23 00:36:05 2023] Launched impl_1...
Run output will be captured here: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2022.1/data/embeddedsw) loading 0 seconds
write_hw_platform: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3076.980 ; gain = 214.188
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/synth_1/toplevel_lab3.dcp to D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Feb 23 18:14:44 2023] Launched synth_1...
Run output will be captured here: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/synth_1/runme.log
[Thu Feb 23 18:14:44 2023] Launched impl_1...
Run output will be captured here: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3.xsa
write_hw_platform: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3097.219 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 24 00:13:18 2023...
