
*** Running vivado
    with args -log kc705_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kc705_top.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source kc705_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/shemin00/Riscv_sv/Riscv_sv.srcs/utils_1/imports/synth_1/kc705_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/shemin00/Riscv_sv/Riscv_sv.srcs/utils_1/imports/synth_1/kc705_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
read_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2155.410 ; gain = 23.820 ; free physical = 10300 ; free virtual = 36984
Command: synth_design -top kc705_top -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22418
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/Software/xilinx/2022.2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'w_pll_lock', assumed default net type 'wire' [/home/shemin00/riscv_vhdl/sv/rtl/misclib/apb_prci.sv:72]
INFO: [Synth 8-11241] undeclared symbol 'w_ddr3_init_calib_complete', assumed default net type 'wire' [/home/shemin00/riscv_vhdl/sv/prj/impl/kc705/kc705_top.sv:158]
INFO: [Synth 8-11241] undeclared symbol 'w_ddr_nrst', assumed default net type 'wire' [/home/shemin00/riscv_vhdl/sv/prj/impl/kc705/kc705_top.sv:162]
INFO: [Synth 8-11241] undeclared symbol 'w_ddr_ui_nrst', assumed default net type 'wire' [/home/shemin00/riscv_vhdl/sv/prj/impl/kc705/kc705_top.sv:175]
INFO: [Synth 8-11241] undeclared symbol 'w_ddr_ui_clk', assumed default net type 'wire' [/home/shemin00/riscv_vhdl/sv/prj/impl/kc705/kc705_top.sv:176]
WARNING: [Synth 8-11065] parameter 'SD_STATE_UNKNOWN' becomes localparam in 'sd_hc' with formal parameter declaration list [/home/shemin00/riscv_vhdl/sv/prj/common/vips/sdcard/sd_hc.sv:30]
WARNING: [Synth 8-11065] parameter 'SD_STATE_IDLE' becomes localparam in 'sd_hc' with formal parameter declaration list [/home/shemin00/riscv_vhdl/sv/prj/common/vips/sdcard/sd_hc.sv:31]
WARNING: [Synth 8-11065] parameter 'SD_STATE_READY' becomes localparam in 'sd_hc' with formal parameter declaration list [/home/shemin00/riscv_vhdl/sv/prj/common/vips/sdcard/sd_hc.sv:32]
WARNING: [Synth 8-11065] parameter 'SD_STATE_DATA' becomes localparam in 'sd_hc' with formal parameter declaration list [/home/shemin00/riscv_vhdl/sv/prj/common/vips/sdcard/sd_hc.sv:33]
WARNING: [Synth 8-11065] parameter 'CMD_STATE_IDLE' becomes localparam in 'sd_hc' with formal parameter declaration list [/home/shemin00/riscv_vhdl/sv/prj/common/vips/sdcard/sd_hc.sv:35]
WARNING: [Synth 8-11065] parameter 'CMD_STATE_SHIFT' becomes localparam in 'sd_hc' with formal parameter declaration list [/home/shemin00/riscv_vhdl/sv/prj/common/vips/sdcard/sd_hc.sv:36]
WARNING: [Synth 8-11065] parameter 'CMD_STATE_CRC' becomes localparam in 'sd_hc' with formal parameter declaration list [/home/shemin00/riscv_vhdl/sv/prj/common/vips/sdcard/sd_hc.sv:37]
WARNING: [Synth 8-11065] parameter 'CMD_STATE_UPDATE' becomes localparam in 'sd_hc' with formal parameter declaration list [/home/shemin00/riscv_vhdl/sv/prj/common/vips/sdcard/sd_hc.sv:38]
WARNING: [Synth 8-11065] parameter 'CMD_STATE_DUMMY' becomes localparam in 'sd_hc' with formal parameter declaration list [/home/shemin00/riscv_vhdl/sv/prj/common/vips/sdcard/sd_hc.sv:39]
INFO: [Synth 8-11241] undeclared symbol 'w_ddr_nrst', assumed default net type 'wire' [/home/shemin00/riscv_vhdl/sv/prj/impl/asic/asic_top.sv:140]
INFO: [Synth 8-11241] undeclared symbol 'dbg_sel_po_incdec', assumed default net type 'wire' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/ddr/kc705/mig_ddr3_mig.v:1222]
INFO: [Synth 8-11241] undeclared symbol 'dbg_po_f_inc', assumed default net type 'wire' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/ddr/kc705/mig_ddr3_mig.v:1226]
INFO: [Synth 8-11241] undeclared symbol 'dbg_po_f_stg23_sel', assumed default net type 'wire' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/ddr/kc705/mig_ddr3_mig.v:1227]
INFO: [Synth 8-11241] undeclared symbol 'dbg_po_f_dec', assumed default net type 'wire' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/ddr/kc705/mig_ddr3_mig.v:1228]
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [/home/shemin00/riscv_vhdl/sv/rtl/techmap/ddr/kc705/controller/mig_7series_v4_2_arb_row_col.v:253]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3021.664 ; gain = 388.723 ; free physical = 9264 ; free virtual = 35949
Synthesis current peak Physical Memory [PSS] (MB): peak = 2127.169; parent = 2127.169; children = 0.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3045.480; parent = 3045.480; children = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kc705_top' [/home/shemin00/riscv_vhdl/sv/prj/impl/kc705/kc705_top.sv:17]
INFO: [Synth 8-6157] synthesizing module 'iobuf_tech' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/bufg/iobuf_tech.sv:8]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/Software/xilinx/2022.2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/Software/xilinx/2022.2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6155] done synthesizing module 'iobuf_tech' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/techmap/bufg/iobuf_tech.sv:8]
INFO: [Synth 8-6157] synthesizing module 'ibuf_tech' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/bufg/ibuf_tech.sv:8]
INFO: [Synth 8-6157] synthesizing module 'BUF' [/Software/xilinx/2022.2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1028]
INFO: [Synth 8-6155] done synthesizing module 'BUF' (0#1) [/Software/xilinx/2022.2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1028]
INFO: [Synth 8-6155] done synthesizing module 'ibuf_tech' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/techmap/bufg/ibuf_tech.sv:8]
INFO: [Synth 8-6157] synthesizing module 'idsbuf_tech' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/bufg/idsbuf_tech.sv:6]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/Software/xilinx/2022.2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/Software/xilinx/2022.2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
INFO: [Synth 8-6155] done synthesizing module 'idsbuf_tech' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/techmap/bufg/idsbuf_tech.sv:6]
INFO: [Synth 8-6157] synthesizing module 'obuf_tech' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/bufg/obuf_tech.sv:6]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/Software/xilinx/2022.2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90662]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [/Software/xilinx/2022.2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90662]
INFO: [Synth 8-6155] done synthesizing module 'obuf_tech' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/techmap/bufg/obuf_tech.sv:6]
INFO: [Synth 8-6157] synthesizing module 'apb_prci' [/home/shemin00/riscv_vhdl/sv/rtl/misclib/apb_prci.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'apb_slv' [/home/shemin00/riscv_vhdl/sv/rtl/ambalib/apb_slv.sv:19]
	Parameter async_reset bound to: 1'b0 
	Parameter vid bound to: 242 - type: integer 
	Parameter did bound to: 135 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_slv' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/ambalib/apb_slv.sv:19]
INFO: [Synth 8-6157] synthesizing module 'SysPLL_tech' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/pll/SysPLL_tech.sv:11]
INFO: [Synth 8-6157] synthesizing module 'SysPLL_kc705' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/pll/SysPLL_kc705.sv:15]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/Software/xilinx/2022.2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 25.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/Software/xilinx/2022.2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/Software/xilinx/2022.2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/Software/xilinx/2022.2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'SysPLL_kc705' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/techmap/pll/SysPLL_kc705.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'SysPLL_tech' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/techmap/pll/SysPLL_tech.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'apb_prci' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/misclib/apb_prci.sv:19]
INFO: [Synth 8-6157] synthesizing module 'riscv_soc' [/home/shemin00/riscv_vhdl/sv/rtl/riscv_soc.sv:21]
INFO: [Synth 8-6157] synthesizing module 'axictrl_bus0' [/home/shemin00/riscv_vhdl/sv/rtl/ambalib/axictrl_bus0.sv:17]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axi_slv' [/home/shemin00/riscv_vhdl/sv/rtl/ambalib/axi_slv.sv:19]
	Parameter async_reset bound to: 1'b0 
	Parameter vid bound to: 242 - type: integer 
	Parameter did bound to: 134 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_slv' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/ambalib/axi_slv.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axictrl_bus0' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/ambalib/axictrl_bus0.sv:17]
INFO: [Synth 8-6157] synthesizing module 'axi2apb' [/home/shemin00/riscv_vhdl/sv/rtl/ambalib/axi2apb.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axi_slv__parameterized0' [/home/shemin00/riscv_vhdl/sv/rtl/ambalib/axi_slv.sv:19]
	Parameter async_reset bound to: 1'b0 
	Parameter vid bound to: 242 - type: integer 
	Parameter did bound to: 133 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_slv__parameterized0' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/ambalib/axi_slv.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi2apb' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/ambalib/axi2apb.sv:19]
INFO: [Synth 8-6157] synthesizing module 'Workgroup' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/workgroup.sv:19]
	Parameter async_reset bound to: 1'b0 
	Parameter cpu_num bound to: 32'b00000000000000000000000000000001 
	Parameter ilog2_nways bound to: 32'b00000000000000000000000000000010 
	Parameter ilog2_lines_per_way bound to: 32'b00000000000000000000000000000111 
	Parameter dlog2_nways bound to: 32'b00000000000000000000000000000010 
	Parameter dlog2_lines_per_way bound to: 32'b00000000000000000000000000000111 
	Parameter l2cache_ena bound to: 32'b00000000000000000000000000000000 
	Parameter l2log2_nways bound to: 32'b00000000000000000000000000000100 
	Parameter l2log2_lines_per_way bound to: 32'b00000000000000000000000000001001 
INFO: [Synth 8-6157] synthesizing module 'RiverAmba' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/river_amba.sv:19]
	Parameter async_reset bound to: 1'b0 
	Parameter hartid bound to: 32'b00000000000000000000000000000000 
	Parameter fpu_ena bound to: 1'b1 
	Parameter coherence_ena bound to: 1'b0 
	Parameter tracer_ena bound to: 1'b0 
	Parameter ilog2_nways bound to: 32'b00000000000000000000000000000010 
	Parameter ilog2_lines_per_way bound to: 32'b00000000000000000000000000000111 
	Parameter dlog2_nways bound to: 32'b00000000000000000000000000000010 
	Parameter dlog2_lines_per_way bound to: 32'b00000000000000000000000000000111 
INFO: [Synth 8-6157] synthesizing module 'RiverTop' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/river_top.sv:19]
	Parameter async_reset bound to: 1'b0 
	Parameter hartid bound to: 32'b00000000000000000000000000000000 
	Parameter fpu_ena bound to: 1'b1 
	Parameter coherence_ena bound to: 1'b0 
	Parameter tracer_ena bound to: 1'b0 
	Parameter ilog2_nways bound to: 32'b00000000000000000000000000000010 
	Parameter ilog2_lines_per_way bound to: 32'b00000000000000000000000000000111 
	Parameter dlog2_nways bound to: 32'b00000000000000000000000000000010 
	Parameter dlog2_lines_per_way bound to: 32'b00000000000000000000000000000111 
INFO: [Synth 8-6157] synthesizing module 'Processor' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/proc.sv:19]
	Parameter async_reset bound to: 1'b0 
	Parameter hartid bound to: 32'b00000000000000000000000000000000 
	Parameter fpu_ena bound to: 1'b1 
	Parameter tracer_ena bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'Mmu' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/mmu.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'ram_mmu_tech' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_mmu_tech.sv:19]
	Parameter abits bound to: 32'sb00000000000000000000000000000110 
	Parameter dbits bound to: 32'sb00000000000000000000000001110100 
INFO: [Synth 8-6155] done synthesizing module 'ram_mmu_tech' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_mmu_tech.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'Mmu' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/mmu.sv:19]
INFO: [Synth 8-6157] synthesizing module 'InstrFetch' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fetch.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'InstrFetch' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fetch.sv:19]
INFO: [Synth 8-6157] synthesizing module 'InstrDecoder' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/decoder.sv:19]
	Parameter async_reset bound to: 1'b0 
	Parameter fpu_ena bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'DecoderRv' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/dec_rv.sv:19]
	Parameter async_reset bound to: 1'b0 
	Parameter fpu_ena bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/dec_rv.sv:232]
INFO: [Synth 8-226] default block is never used [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/dec_rv.sv:322]
INFO: [Synth 8-6155] done synthesizing module 'DecoderRv' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/dec_rv.sv:19]
INFO: [Synth 8-6157] synthesizing module 'DecoderRvc' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/dec_rvc.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'DecoderRvc' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/dec_rvc.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'InstrDecoder' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/decoder.sv:19]
INFO: [Synth 8-6157] synthesizing module 'InstrExecute' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/execute.sv:19]
	Parameter async_reset bound to: 1'b0 
	Parameter fpu_ena bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'FpuTop' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/fpu_top.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'DoubleAdd' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/fadd_d.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'DoubleAdd' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/fadd_d.sv:19]
INFO: [Synth 8-6157] synthesizing module 'DoubleDiv' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/fdiv_d.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'idiv53' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/idiv53.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'divstage53' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/divstage53.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'divstage53' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/divstage53.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'idiv53' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/idiv53.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'DoubleDiv' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/fdiv_d.sv:19]
INFO: [Synth 8-6157] synthesizing module 'DoubleMul' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/fmul_d.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'imul53' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/imul53.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'zeroenc' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/zeroenc.sv:19]
	Parameter iwidth bound to: 32'sb00000000000000000000000001101001 
	Parameter shiftwidth bound to: 32'sb00000000000000000000000000000111 
INFO: [Synth 8-6155] done synthesizing module 'zeroenc' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/zeroenc.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'imul53' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/imul53.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'DoubleMul' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/fmul_d.sv:19]
INFO: [Synth 8-6157] synthesizing module 'Double2Long' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/d2l_d.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'Double2Long' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/d2l_d.sv:19]
INFO: [Synth 8-6157] synthesizing module 'Long2Double' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/l2d_d.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'Long2Double' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/l2d_d.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'FpuTop' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/fpu_top.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AluLogic' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/arith/alu_logic.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'AluLogic' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/arith/alu_logic.sv:19]
INFO: [Synth 8-6157] synthesizing module 'IntAddSub' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/arith/int_addsub.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'IntAddSub' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/arith/int_addsub.sv:19]
INFO: [Synth 8-6157] synthesizing module 'IntMul' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/arith/int_mul.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'IntMul' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/arith/int_mul.sv:19]
INFO: [Synth 8-6157] synthesizing module 'IntDiv' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/arith/int_div.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'divstage64' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/arith/divstage64.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'divstage64' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/arith/divstage64.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'IntDiv' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/arith/int_div.sv:19]
INFO: [Synth 8-6157] synthesizing module 'Shifter' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/arith/shift.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-226] default block is never used [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/arith/shift.sv:77]
INFO: [Synth 8-226] default block is never used [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/arith/shift.sv:402]
INFO: [Synth 8-6155] done synthesizing module 'Shifter' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/arith/shift.sv:19]
INFO: [Synth 8-226] default block is never used [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/execute.sv:1048]
INFO: [Synth 8-6155] done synthesizing module 'InstrExecute' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/execute.sv:19]
INFO: [Synth 8-6157] synthesizing module 'MemAccess' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/memaccess.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/queue.sv:19]
	Parameter async_reset bound to: 1'b0 
	Parameter abits bound to: 32'sb00000000000000000000000000000010 
	Parameter dbits bound to: 32'sb00000000000000000000000100111101 
INFO: [Synth 8-6155] done synthesizing module 'Queue' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/queue.sv:19]
INFO: [Synth 8-226] default block is never used [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/memaccess.sv:176]
INFO: [Synth 8-226] default block is never used [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/memaccess.sv:337]
INFO: [Synth 8-6155] done synthesizing module 'MemAccess' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/memaccess.sv:19]
INFO: [Synth 8-6157] synthesizing module 'BranchPredictor' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/bp.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'BpPreDecoder' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/bp_predec.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'BpPreDecoder' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/bp_predec.sv:19]
INFO: [Synth 8-6157] synthesizing module 'BpBTB' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/bp_btb.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'BpBTB' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/bp_btb.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'BranchPredictor' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/bp.sv:19]
INFO: [Synth 8-6157] synthesizing module 'RegIntBank' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/regibank.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RegIntBank' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/regibank.sv:19]
INFO: [Synth 8-6157] synthesizing module 'ic_csr_m2_s1' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/ic_csr_m2_s1.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ic_csr_m2_s1' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/ic_csr_m2_s1.sv:19]
INFO: [Synth 8-6157] synthesizing module 'CsrRegs' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/csr.sv:19]
	Parameter async_reset bound to: 1'b0 
	Parameter hartid bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'CsrRegs' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/csr.sv:19]
INFO: [Synth 8-6157] synthesizing module 'DbgPort' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/dbg_port.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'StackTraceBuffer' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/stacktrbuf.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'StackTraceBuffer' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/stacktrbuf.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'DbgPort' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/dbg_port.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/proc.sv:19]
INFO: [Synth 8-6157] synthesizing module 'CacheTop' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/cache_top.sv:19]
	Parameter async_reset bound to: 1'b0 
	Parameter coherence_ena bound to: 1'b0 
	Parameter ilog2_nways bound to: 32'b00000000000000000000000000000010 
	Parameter ilog2_lines_per_way bound to: 32'b00000000000000000000000000000111 
	Parameter dlog2_nways bound to: 32'b00000000000000000000000000000010 
	Parameter dlog2_lines_per_way bound to: 32'b00000000000000000000000000000111 
INFO: [Synth 8-6157] synthesizing module 'ICacheLru' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/icache_lru.sv:19]
	Parameter async_reset bound to: 1'b0 
	Parameter waybits bound to: 32'b00000000000000000000000000000010 
	Parameter ibits bound to: 32'b00000000000000000000000000000111 
INFO: [Synth 8-6157] synthesizing module 'TagMemCoupled' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/tagmemcoupled.sv:19]
	Parameter async_reset bound to: 1'b0 
	Parameter abus bound to: 32'sb00000000000000000000000000110000 
	Parameter waybits bound to: 32'sb00000000000000000000000000000010 
	Parameter ibits bound to: 32'sb00000000000000000000000000000111 
	Parameter lnbits bound to: 32'sb00000000000000000000000000000101 
	Parameter flbits bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'TagMemNWay' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/tagmemnway.sv:19]
	Parameter async_reset bound to: 1'b0 
	Parameter abus bound to: 32'sb00000000000000000000000000110000 
	Parameter waybits bound to: 32'sb00000000000000000000000000000010 
	Parameter ibits bound to: 32'sb00000000000000000000000000000110 
	Parameter lnbits bound to: 32'sb00000000000000000000000000000101 
	Parameter flbits bound to: 32'sb00000000000000000000000000000001 
	Parameter snoop bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'TagMem' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/tagmem.sv:19]
	Parameter async_reset bound to: 1'b0 
	Parameter abus bound to: 32'sb00000000000000000000000000110000 
	Parameter ibits bound to: 32'sb00000000000000000000000000000110 
	Parameter lnbits bound to: 32'sb00000000000000000000000000000101 
	Parameter flbits bound to: 32'sb00000000000000000000000000000001 
	Parameter snoop bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'ram_cache_bwe_tech' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_cache_bwe_tech.sv:19]
	Parameter abits bound to: 32'sb00000000000000000000000000000110 
	Parameter dbits bound to: 32'sb00000000000000000000000100000000 
INFO: [Synth 8-6157] synthesizing module 'ram_tech' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_tech.sv:3]
	Parameter abits bound to: 6 - type: integer 
	Parameter dbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_fpga_distr' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_fpga_distr.sv:6]
	Parameter abits bound to: 6 - type: integer 
	Parameter dbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_fpga_distr' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_fpga_distr.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'ram_tech' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_tech.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_cache_bwe_tech' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_cache_bwe_tech.sv:19]
INFO: [Synth 8-6157] synthesizing module 'ram_tech__parameterized0' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_tech.sv:3]
	Parameter abits bound to: 6 - type: integer 
	Parameter dbits bound to: 38 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_fpga_distr__parameterized0' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_fpga_distr.sv:6]
	Parameter abits bound to: 6 - type: integer 
	Parameter dbits bound to: 38 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_fpga_distr__parameterized0' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_fpga_distr.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'ram_tech__parameterized0' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_tech.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'TagMem' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/tagmem.sv:19]
INFO: [Synth 8-6157] synthesizing module 'lrunway' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/lrunway.sv:19]
	Parameter abits bound to: 32'sb00000000000000000000000000000110 
	Parameter waybits bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'lrunway' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/lrunway.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'TagMemNWay' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/tagmemnway.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'TagMemCoupled' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/tagmemcoupled.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'ICacheLru' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/icache_lru.sv:19]
INFO: [Synth 8-6157] synthesizing module 'DCacheLru' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/dcache_lru.sv:19]
	Parameter async_reset bound to: 1'b0 
	Parameter waybits bound to: 32'b00000000000000000000000000000010 
	Parameter ibits bound to: 32'b00000000000000000000000000000111 
	Parameter coherence_ena bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'TagMemNWay__parameterized0' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/tagmemnway.sv:19]
	Parameter async_reset bound to: 1'b0 
	Parameter abus bound to: 32'sb00000000000000000000000000110000 
	Parameter waybits bound to: 32'sb00000000000000000000000000000010 
	Parameter ibits bound to: 32'sb00000000000000000000000000000111 
	Parameter lnbits bound to: 32'sb00000000000000000000000000000101 
	Parameter flbits bound to: 32'sb00000000000000000000000000000100 
	Parameter snoop bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'TagMem__parameterized0' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/tagmem.sv:19]
	Parameter async_reset bound to: 1'b0 
	Parameter abus bound to: 32'sb00000000000000000000000000110000 
	Parameter ibits bound to: 32'sb00000000000000000000000000000111 
	Parameter lnbits bound to: 32'sb00000000000000000000000000000101 
	Parameter flbits bound to: 32'sb00000000000000000000000000000100 
	Parameter snoop bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'ram_tech__parameterized1' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_tech.sv:3]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 40 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_fpga_distr__parameterized1' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_fpga_distr.sv:6]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_fpga_distr__parameterized1' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_fpga_distr.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'ram_tech__parameterized1' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_tech.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ram_cache_bwe_tech__parameterized0' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_cache_bwe_tech.sv:19]
	Parameter abits bound to: 32'sb00000000000000000000000000000111 
	Parameter dbits bound to: 32'sb00000000000000000000000100000000 
INFO: [Synth 8-6157] synthesizing module 'ram_tech__parameterized2' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_tech.sv:3]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_fpga_distr__parameterized2' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_fpga_distr.sv:6]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_fpga_distr__parameterized2' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_fpga_distr.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'ram_tech__parameterized2' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_tech.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_cache_bwe_tech__parameterized0' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_cache_bwe_tech.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'TagMem__parameterized0' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/tagmem.sv:19]
INFO: [Synth 8-6157] synthesizing module 'lrunway__parameterized0' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/lrunway.sv:19]
	Parameter abits bound to: 32'sb00000000000000000000000000000111 
	Parameter waybits bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'lrunway__parameterized0' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/lrunway.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'TagMemNWay__parameterized0' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/tagmemnway.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'DCacheLru' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/dcache_lru.sv:19]
INFO: [Synth 8-6157] synthesizing module 'PMA' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/pma.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'PMA' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/pma.sv:19]
INFO: [Synth 8-6157] synthesizing module 'PMP' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/pmp.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'PMP' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/pmp.sv:19]
INFO: [Synth 8-6157] synthesizing module 'Queue__parameterized0' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/queue.sv:19]
	Parameter async_reset bound to: 1'b0 
	Parameter abits bound to: 32'sb00000000000000000000000000000010 
	Parameter dbits bound to: 32'sb00000000000000000000000000110111 
INFO: [Synth 8-6155] done synthesizing module 'Queue__parameterized0' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/queue.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'CacheTop' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/cache_top.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'RiverTop' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/river_top.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'RiverAmba' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/river_amba.sv:19]
INFO: [Synth 8-6157] synthesizing module 'DummyCpu' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/dummycpu.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'DummyCpu' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/dummycpu.sv:19]
INFO: [Synth 8-6157] synthesizing module 'L2Dummy' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/l2cache/l2dummy.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-226] default block is never used [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/l2cache/l2dummy.sv:89]
INFO: [Synth 8-6155] done synthesizing module 'L2Dummy' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/l2cache/l2dummy.sv:19]
INFO: [Synth 8-6157] synthesizing module 'dmidebug' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/dmi/dmidebug.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'jtagtap' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/dmi/jtagtap.sv:19]
	Parameter idcode bound to: 283318547 - type: integer 
	Parameter abits bound to: 32'sb00000000000000000000000000000111 
	Parameter irlen bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-226] default block is never used [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/dmi/jtagtap.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'jtagtap' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/dmi/jtagtap.sv:19]
INFO: [Synth 8-6157] synthesizing module 'jtagcdc' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/dmi/jtagcdc.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'jtagcdc' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/dmi/jtagcdc.sv:19]
INFO: [Synth 8-226] default block is never used [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/dmi/dmidebug.sv:179]
INFO: [Synth 8-6155] done synthesizing module 'dmidebug' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/dmi/dmidebug.sv:19]
INFO: [Synth 8-6157] synthesizing module 'ic_dport' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/dmi/ic_dport.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ic_dport' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/dmi/ic_dport.sv:19]
INFO: [Synth 8-6157] synthesizing module 'ic_axi4_to_l1' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/ic_axi4_to_l1.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ic_axi4_to_l1' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/ic_axi4_to_l1.sv:19]
INFO: [Synth 8-6157] synthesizing module 'L2SerDes' [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/l2cache/l2serdes.sv:19]
	Parameter async_reset bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'L2SerDes' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/l2cache/l2serdes.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'Workgroup' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/workgroup.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi4_rom' [/home/shemin00/riscv_vhdl/sv/rtl/misclib/axi4_rom.sv:1]
	Parameter abits bound to: 16 - type: integer 
	Parameter async_reset bound to: 1'b0 
	Parameter filename bound to: /home/shemin00/Riscv_sv/examples/bootrom_tests/linuxbuild/bin/bootrom_tests - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_slv__parameterized1' [/home/shemin00/riscv_vhdl/sv/rtl/ambalib/axi_slv.sv:19]
	Parameter async_reset bound to: 1'b0 
	Parameter vid bound to: 242 - type: integer 
	Parameter did bound to: 113 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_slv__parameterized1' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/ambalib/axi_slv.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rom_tech' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/rom_tech.sv:3]
	Parameter abits bound to: 16 - type: integer 
	Parameter log2_dbytes bound to: 3 - type: integer 
	Parameter filename bound to: /home/shemin00/Riscv_sv/examples/bootrom_tests/linuxbuild/bin/bootrom_tests - type: string 
INFO: [Synth 8-6157] synthesizing module 'rom_inferred_2x32' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/rom_inferred_2x32.sv:3]
	Parameter abits bound to: 13 - type: integer 
	Parameter filename bound to: /home/shemin00/Riscv_sv/examples/bootrom_tests/linuxbuild/bin/bootrom_tests - type: string 
INFO: [Synth 8-6157] synthesizing module 'rom_inferred_32' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/rom_inferred_32.sv:3]
	Parameter abits bound to: 13 - type: integer 
	Parameter hex_filename bound to: 656'b00101111011010000110111101101101011001010010111101110011011010000110010101101101011010010110111000110000001100000010111101010010011010010111001101100011011101100101111101110011011101100010111101100101011110000110000101101101011100000110110001100101011100110010111101100010011011110110111101110100011100100110111101101101010111110111010001100101011100110111010001110011001011110110110001101001011011100111010101111000011000100111010101101001011011000110010000101111011000100110100101101110001011110110001001101111011011110111010001110010011011110110110101011111011101000110010101110011011101000111001101011111011011000110111100101110011010000110010101111000 
INFO: [Synth 8-3876] $readmem data file '/home/shemin00/Riscv_sv/examples/bootrom_tests/linuxbuild/bin/bootrom_tests_lo.hex' is read successfully [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/rom_inferred_32.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'rom_inferred_32' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/rom_inferred_32.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom_inferred_32__parameterized0' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/rom_inferred_32.sv:3]
	Parameter abits bound to: 13 - type: integer 
	Parameter hex_filename bound to: 656'b00101111011010000110111101101101011001010010111101110011011010000110010101101101011010010110111000110000001100000010111101010010011010010111001101100011011101100101111101110011011101100010111101100101011110000110000101101101011100000110110001100101011100110010111101100010011011110110111101110100011100100110111101101101010111110111010001100101011100110111010001110011001011110110110001101001011011100111010101111000011000100111010101101001011011000110010000101111011000100110100101101110001011110110001001101111011011110111010001110010011011110110110101011111011101000110010101110011011101000111001101011111011010000110100100101110011010000110010101111000 
INFO: [Synth 8-3876] $readmem data file '/home/shemin00/Riscv_sv/examples/bootrom_tests/linuxbuild/bin/bootrom_tests_hi.hex' is read successfully [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/rom_inferred_32.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'rom_inferred_32__parameterized0' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/rom_inferred_32.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'rom_inferred_2x32' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/rom_inferred_2x32.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'rom_tech' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/rom_tech.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'axi4_rom' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/misclib/axi4_rom.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi4_sram' [/home/shemin00/riscv_vhdl/sv/rtl/misclib/axi4_sram.sv:17]
	Parameter async_reset bound to: 32'sb00000000000000000000000000000000 
	Parameter abits bound to: 32'sb00000000000000000000000000010010 
INFO: [Synth 8-6157] synthesizing module 'axi_slv__parameterized2' [/home/shemin00/riscv_vhdl/sv/rtl/ambalib/axi_slv.sv:19]
	Parameter async_reset bound to: 1'b0 
	Parameter vid bound to: 242 - type: integer 
	Parameter did bound to: 115 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_slv__parameterized2' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/ambalib/axi_slv.sv:19]
INFO: [Synth 8-6157] synthesizing module 'srambytes_tech' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/srambytes_tech.sv:6]
	Parameter abits bound to: 18 - type: integer 
	Parameter log2_dbytes bound to: 3 - type: integer 
	Parameter init_file bound to: (null) - type: string 
INFO: [Synth 8-6157] synthesizing module 'ram_tech__parameterized3' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_tech.sv:3]
	Parameter abits bound to: 15 - type: integer 
	Parameter dbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_fpga_distr__parameterized3' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_fpga_distr.sv:6]
	Parameter abits bound to: 15 - type: integer 
	Parameter dbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_fpga_distr__parameterized3' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_fpga_distr.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'ram_tech__parameterized3' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_tech.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'srambytes_tech' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/srambytes_tech.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'axi4_sram' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/misclib/axi4_sram.sv:17]
INFO: [Synth 8-6157] synthesizing module 'clint' [/home/shemin00/riscv_vhdl/sv/rtl/misclib/clint.sv:17]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter async_reset bound to: 1'b0 
	Parameter async_reset bound to: 1'b0 
	Parameter vid bound to: 242 - type: integer 
	Parameter did bound to: 131 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_slv__parameterized3' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/ambalib/axi_slv.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'clint' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/misclib/clint.sv:17]
	Parameter async_reset bound to: 1'b0 
	Parameter ctxmax bound to: 9 - type: integer 
	Parameter irqmax bound to: 73 - type: integer 
	Parameter async_reset bound to: 1'b0 
	Parameter vid bound to: 242 - type: integer 
	Parameter did bound to: 132 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_slv__parameterized4' (0#1) [/home/shemin00/riscv_vhdl/sv/rtl/ambalib/axi_slv.sv:19]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-324] index 73 out of range [/home/shemin00/riscv_vhdl/sv/rtl/misclib/plic.sv:122]
WARNING: [Synth 8-324] index 4 out of range [/home/shemin00/riscv_vhdl/sv/rtl/misclib/plic.sv:238]
WARNING: [Synth 8-324] index 5 out of range [/home/shemin00/riscv_vhdl/sv/rtl/misclib/plic.sv:238]
WARNING: [Synth 8-324] index 6 out of range [/home/shemin00/riscv_vhdl/sv/rtl/misclib/plic.sv:238]
WARNING: [Synth 8-324] index 7 out of range [/home/shemin00/riscv_vhdl/sv/rtl/misclib/plic.sv:238]
WARNING: [Synth 8-324] index 8 out of range [/home/shemin00/riscv_vhdl/sv/rtl/misclib/plic.sv:238]
	Parameter async_reset bound to: 1'b0 
	Parameter log2_fifosz bound to: 32'sb00000000000000000000000000000100 
	Parameter speedup_rate bound to: 32'sb00000000000000000000000000000000 
	Parameter async_reset bound to: 1'b0 
	Parameter vid bound to: 242 - type: integer 
	Parameter did bound to: 122 - type: integer 
	Parameter async_reset bound to: 1'b0 
	Parameter width bound to: 32'sb00000000000000000000000000001100 
	Parameter async_reset bound to: 1'b0 
	Parameter vid bound to: 242 - type: integer 
	Parameter did bound to: 118 - type: integer 
	Parameter async_reset bound to: 1'b0 
	Parameter log2_fifosz bound to: 32'sb00000000000000000000000000001001 
	Parameter async_reset bound to: 1'b0 
	Parameter vid bound to: 242 - type: integer 
	Parameter did bound to: 137 - type: integer 
	Parameter async_reset bound to: 1'b0 
	Parameter dbits bound to: 32'sb00000000000000000000000000001000 
	Parameter log2_depth bound to: 32'sb00000000000000000000000000001001 
INFO: [Synth 8-226] default block is never used [/home/shemin00/riscv_vhdl/sv/rtl/misclib/apb_spi.sv:259]
	Parameter async_reset bound to: 1'b0 
	Parameter cfg_slots bound to: 32'sb00000000000000000000000000001101 
	Parameter hw_id bound to: 539103489 - type: integer 
	Parameter cpu_max bound to: 4'b0001 
	Parameter l2cache_ena bound to: 1'b0 
	Parameter plic_irq_max bound to: 8'b01001001 
	Parameter async_reset bound to: 1'b0 
	Parameter vid bound to: 242 - type: integer 
	Parameter did bound to: 116 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[sys_locked] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/misclib/apb_prci.sv:142]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[ddr_locked] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/misclib/apb_prci.sv:142]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[req_last] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/ambalib/axi_slv.sv:275]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ctrl0'. This will prevent further optimization [/home/shemin00/riscv_vhdl/sv/rtl/riscv_soc.sv:98]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[req_last] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/ambalib/axi_slv.sv:275]
WARNING: [Synth 8-6014] Unused sequential element o_rdata_reg was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_mmu_tech.sv:44]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[resp_addr] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/mmu.sv:594]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[progbuf_ena] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fetch.sv:158]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[memop_sign_ext] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/dec_rvc.sv:420]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[add] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/fadd_d.sv:527]
WARNING: [Synth 8-3936] Found unconnected internal register 'comb_proc.vb_mantSumInv_reg' and it is trimmed from '105' to '104' bits. [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/fadd_d.sv:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_dif_reg[3]' and it is trimmed from '61' to '53' bits. [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/divstage53.sv:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_thresh_reg[0]' and it is trimmed from '62' to '61' bits. [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/divstage53.sv:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_thresh_reg[4]' and it is trimmed from '62' to '61' bits. [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/divstage53.sv:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_thresh_reg[8]' and it is trimmed from '62' to '61' bits. [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/divstage53.sv:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_thresh_reg[12]' and it is trimmed from '62' to '61' bits. [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/divstage53.sv:53]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[nanA] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/fmul_d.sv:336]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[nanB] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/fpu_d/fmul_d.sv:336]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[a1_dbg] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/arith/int_mul.sv:330]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[a2_dbg] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/arith/int_mul.sv:330]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[reference_mul] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/arith/int_mul.sv:330]
WARNING: [Synth 8-3936] Found unconnected internal register 'comb_proc.wb_thresh_reg[0]' and it is trimmed from '66' to '64' bits. [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/arith/divstage64.sv:73]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[reference_div] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/arith/int_div.sv:248]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[a1_dbg] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/arith/int_div.sv:248]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[a2_dbg] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/arith/int_div.sv:248]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[unsigned_op] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/execute.sv:1357]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[memop_res_pc] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/memaccess.sv:548]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[memop_res_instr] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/memaccess.sv:548]
WARNING: [Synth 8-3936] Found unconnected internal register 'comb_proc.vb_pc_nshift_reg' and it is trimmed from '8' to '7' bits. [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/bp_btb.sv:56]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[xmode][0][xpie] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/csr.sv:1385]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[xmode][0][xsie] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/csr.sv:1385]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[xmode][0][xtie] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/csr.sv:1385]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[xmode][0][xeie] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/csr.sv:1385]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[xmode][0][xtvec_off] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/csr.sv:1385]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[xmode][0][xtval] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/csr.sv:1385]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[xmode][0][xcause_irq] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/csr.sv:1385]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[xmode][0][xcause_code] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/csr.sv:1385]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[xmode][0][xscratch] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/csr.sv:1385]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[xmode][0][xcounteren] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/csr.sv:1385]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[xmode][2][xpie] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/csr.sv:1385]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[xmode][2][xsie] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/csr.sv:1385]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[xmode][2][xtie] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/csr.sv:1385]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[xmode][2][xeie] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/csr.sv:1385]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[xmode][2][xtvec_off] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/csr.sv:1385]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[xmode][2][xtval] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/csr.sv:1385]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[xmode][2][xcause_irq] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/csr.sv:1385]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[xmode][2][xcause_code] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/csr.sv:1385]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[xmode][2][xscratch] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/csr.sv:1385]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[xmode][2][xcounteren] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/csr.sv:1385]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[trap_addr] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/csr.sv:1385]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[stepping_mode_cnt] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/csr.sv:1385]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[ins_per_step] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/csr.sv:1385]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[rdata] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/core/dbg_port.sv:356]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[snoop_tagaddr] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/tagmem.sv:196]
WARNING: [Synth 8-3936] Found unconnected internal register 'comb_proc.vb_tagi_wdata_reg' and it is trimmed from '38' to '37' bits. [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/tagmem.sv:125]
WARNING: [Synth 8-3936] Found unconnected internal register 'no_rst_gen.r_reg[req_addr]' and it is trimmed from '48' to '11' bits. [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/tagmemnway.sv:259]
WARNING: [Synth 8-3936] Found unconnected internal register 'no_rst_gen.r_reg[req_addr]' and it is trimmed from '48' to '6' bits. [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/tagmemcoupled.sv:269]
WARNING: [Synth 8-3936] Found unconnected internal register 'rin_reg[req_addr]' and it is trimmed from '48' to '6' bits. [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/tagmemcoupled.sv:250]
WARNING: [Synth 8-3848] Net linei[0][snoop_addr] in module/entity TagMemCoupled does not have driver. [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/tagmemcoupled.sv:82]
WARNING: [Synth 8-3848] Net linei[1][snoop_addr] in module/entity TagMemCoupled does not have driver. [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/tagmemcoupled.sv:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'comb_proc.vb_tagi_wdata_reg' and it is trimmed from '40' to '36' bits. [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/tagmem.sv:125]
WARNING: [Synth 8-3936] Found unconnected internal register 'no_rst_gen.r_reg[req_addr]' and it is trimmed from '48' to '12' bits. [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/cache/tagmemnway.sv:259]
WARNING: [Synth 8-6014] Unused sequential element r_reg[datacnt] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/dmi/jtagtap.sv:316]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[regrd] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/dmi/dmidebug.sv:588]
WARNING: [Synth 8-3848] Net wb_xmst_cfg[addr_start] in module/entity Workgroup does not have driver. [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/workgroup.sv:95]
WARNING: [Synth 8-3848] Net wb_xmst_cfg[addr_end] in module/entity Workgroup does not have driver. [/home/shemin00/riscv_vhdl/sv/rtl/riverlib/workgroup.sv:95]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[req_last] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/ambalib/axi_slv.sv:275]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[req_last] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/ambalib/axi_slv.sv:275]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[req_last] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/ambalib/axi_slv.sv:275]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[req_last] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/ambalib/axi_slv.sv:275]
WARNING: [Synth 8-6014] Unused sequential element gen_sync_reset.r_reg[ctx][0][irq_prio] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/misclib/plic.sv:285]
WARNING: [Synth 8-6014] Unused sequential element gen_sync_reset.r_reg[ctx][1][irq_prio] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/misclib/plic.sv:285]
WARNING: [Synth 8-6014] Unused sequential element gen_sync_reset.r_reg[ctx][2][irq_prio] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/misclib/plic.sv:285]
WARNING: [Synth 8-6014] Unused sequential element gen_sync_reset.r_reg[ctx][3][irq_prio] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/misclib/plic.sv:285]
WARNING: [Synth 8-6014] Unused sequential element gen_sync_reset.r_reg[ctx][4][irq_prio] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/misclib/plic.sv:285]
WARNING: [Synth 8-6014] Unused sequential element gen_sync_reset.r_reg[ctx][5][irq_prio] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/misclib/plic.sv:285]
WARNING: [Synth 8-6014] Unused sequential element gen_sync_reset.r_reg[ctx][6][irq_prio] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/misclib/plic.sv:285]
WARNING: [Synth 8-6014] Unused sequential element gen_sync_reset.r_reg[ctx][7][irq_prio] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/misclib/plic.sv:285]
WARNING: [Synth 8-6014] Unused sequential element gen_sync_reset.r_reg[ctx][8][irq_prio] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/misclib/plic.sv:285]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_sync_reset.r_reg[ctx][0][ip_prio]' and it is trimmed from '4096' to '292' bits. [/home/shemin00/riscv_vhdl/sv/rtl/misclib/plic.sv:285]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_sync_reset.r_reg[ctx][1][ip_prio]' and it is trimmed from '4096' to '292' bits. [/home/shemin00/riscv_vhdl/sv/rtl/misclib/plic.sv:285]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_sync_reset.r_reg[ctx][2][ip_prio]' and it is trimmed from '4096' to '292' bits. [/home/shemin00/riscv_vhdl/sv/rtl/misclib/plic.sv:285]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_sync_reset.r_reg[ctx][3][ip_prio]' and it is trimmed from '4096' to '292' bits. [/home/shemin00/riscv_vhdl/sv/rtl/misclib/plic.sv:285]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_sync_reset.r_reg[ctx][4][ip_prio]' and it is trimmed from '4096' to '292' bits. [/home/shemin00/riscv_vhdl/sv/rtl/misclib/plic.sv:285]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_sync_reset.r_reg[ctx][5][ip_prio]' and it is trimmed from '4096' to '292' bits. [/home/shemin00/riscv_vhdl/sv/rtl/misclib/plic.sv:285]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_sync_reset.r_reg[ctx][6][ip_prio]' and it is trimmed from '4096' to '292' bits. [/home/shemin00/riscv_vhdl/sv/rtl/misclib/plic.sv:285]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_sync_reset.r_reg[ctx][7][ip_prio]' and it is trimmed from '4096' to '292' bits. [/home/shemin00/riscv_vhdl/sv/rtl/misclib/plic.sv:285]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_sync_reset.r_reg[ctx][8][ip_prio]' and it is trimmed from '4096' to '292' bits. [/home/shemin00/riscv_vhdl/sv/rtl/misclib/plic.sv:285]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[err_parity] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/misclib/apb_uart.sv:655]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[err_stopbit] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/misclib/apb_uart.sv:655]
WARNING: [Synth 8-6014] Unused sequential element no_rst_gen.r_reg[spi_resp] was removed.  [/home/shemin00/riscv_vhdl/sv/rtl/misclib/apb_spi.sv:423]
WARNING: [Synth 8-3848] Net o_prci_pmapinfo[addr_start] in module/entity riscv_soc does not have driver. [/home/shemin00/riscv_vhdl/sv/rtl/riscv_soc.sv:50]
WARNING: [Synth 8-3848] Net o_prci_pmapinfo[addr_end] in module/entity riscv_soc does not have driver. [/home/shemin00/riscv_vhdl/sv/rtl/riscv_soc.sv:50]
WARNING: [Synth 8-3848] Net apbo[5][pready] in module/entity riscv_soc does not have driver. [/home/shemin00/riscv_vhdl/sv/rtl/riscv_soc.sv:81]
WARNING: [Synth 8-3848] Net apbo[5][prdata] in module/entity riscv_soc does not have driver. [/home/shemin00/riscv_vhdl/sv/rtl/riscv_soc.sv:81]
WARNING: [Synth 8-3848] Net apbo[5][pslverr] in module/entity riscv_soc does not have driver. [/home/shemin00/riscv_vhdl/sv/rtl/riscv_soc.sv:81]
WARNING: [Synth 8-3848] Net axiso[5][aw_ready] in module/entity riscv_soc does not have driver. [/home/shemin00/riscv_vhdl/sv/rtl/riscv_soc.sv:78]
WARNING: [Synth 8-3848] Net axiso[5][w_ready] in module/entity riscv_soc does not have driver. [/home/shemin00/riscv_vhdl/sv/rtl/riscv_soc.sv:78]
WARNING: [Synth 8-3848] Net axiso[5][b_valid] in module/entity riscv_soc does not have driver. [/home/shemin00/riscv_vhdl/sv/rtl/riscv_soc.sv:78]
WARNING: [Synth 8-3848] Net axiso[5][b_resp] in module/entity riscv_soc does not have driver. [/home/shemin00/riscv_vhdl/sv/rtl/riscv_soc.sv:78]
WARNING: [Synth 8-3848] Net axiso[5][b_id] in module/entity riscv_soc does not have driver. [/home/shemin00/riscv_vhdl/sv/rtl/riscv_soc.sv:78]
WARNING: [Synth 8-3848] Net axiso[5][b_user] in module/entity riscv_soc does not have driver. [/home/shemin00/riscv_vhdl/sv/rtl/riscv_soc.sv:78]
WARNING: [Synth 8-3848] Net axiso[5][ar_ready] in module/entity riscv_soc does not have driver. [/home/shemin00/riscv_vhdl/sv/rtl/riscv_soc.sv:78]
WARNING: [Synth 8-3848] Net axiso[5][r_valid] in module/entity riscv_soc does not have driver. [/home/shemin00/riscv_vhdl/sv/rtl/riscv_soc.sv:78]
WARNING: [Synth 8-3848] Net axiso[5][r_resp] in module/entity riscv_soc does not have driver. [/home/shemin00/riscv_vhdl/sv/rtl/riscv_soc.sv:78]
WARNING: [Synth 8-3848] Net axiso[5][r_data] in module/entity riscv_soc does not have driver. [/home/shemin00/riscv_vhdl/sv/rtl/riscv_soc.sv:78]
WARNING: [Synth 8-3848] Net axiso[5][r_last] in module/entity riscv_soc does not have driver. [/home/shemin00/riscv_vhdl/sv/rtl/riscv_soc.sv:78]
WARNING: [Synth 8-3848] Net axiso[5][r_id] in module/entity riscv_soc does not have driver. [/home/shemin00/riscv_vhdl/sv/rtl/riscv_soc.sv:78]
WARNING: [Synth 8-3848] Net axiso[5][r_user] in module/entity riscv_soc does not have driver. [/home/shemin00/riscv_vhdl/sv/rtl/riscv_soc.sv:78]
WARNING: [Synth 8-3848] Net w_ddr_ui_nrst in module/entity kc705_top does not have driver. [/home/shemin00/riscv_vhdl/sv/prj/impl/kc705/kc705_top.sv:175]
WARNING: [Synth 8-3848] Net w_ddr_ui_clk in module/entity kc705_top does not have driver. [/home/shemin00/riscv_vhdl/sv/prj/impl/kc705/kc705_top.sv:176]
WARNING: [Synth 8-3848] Net w_ddr3_init_calib_complete in module/entity kc705_top does not have driver. [/home/shemin00/riscv_vhdl/sv/prj/impl/kc705/kc705_top.sv:158]
WARNING: [Synth 8-7129] Port i_apbi[pprot][2] in module apb_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pprot][1] in module apb_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pprot][0] in module apb_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pstrb][3] in module apb_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pstrb][2] in module apb_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pstrb][1] in module apb_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pstrb][0] in module apb_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pprot][2] in module apb_slv__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pprot][1] in module apb_slv__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pprot][0] in module apb_slv__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pstrb][3] in module apb_slv__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pstrb][2] in module apb_slv__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pstrb][1] in module apb_slv__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pstrb][0] in module apb_slv__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pprot][2] in module apb_slv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pprot][1] in module apb_slv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pprot][0] in module apb_slv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pstrb][3] in module apb_slv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pstrb][2] in module apb_slv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pstrb][1] in module apb_slv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pstrb][0] in module apb_slv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pprot][2] in module apb_slv__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pprot][1] in module apb_slv__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pprot][0] in module apb_slv__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pstrb][3] in module apb_slv__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pstrb][2] in module apb_slv__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pstrb][1] in module apb_slv__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_apbi[pstrb][0] in module apb_slv__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][lock] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][cache][3] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][cache][2] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][cache][1] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][cache][0] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][prot][2] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][prot][1] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][prot][0] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][qos][3] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][qos][2] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][qos][1] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][qos][0] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][region][3] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][region][2] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][region][1] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][region][0] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[w_last] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[w_user][0] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][lock] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][cache][3] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][cache][2] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][cache][1] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][cache][0] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][prot][2] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][prot][1] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][prot][0] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][qos][3] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][qos][2] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][qos][1] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][qos][0] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][region][3] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][region][2] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][region][1] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][region][0] in module axi_slv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_irq_request[0] in module plic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][lock] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][cache][3] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][cache][2] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][cache][1] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][cache][0] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][prot][2] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][prot][1] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][prot][0] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][qos][3] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][qos][2] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][qos][1] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][qos][0] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][region][3] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][region][2] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][region][1] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[aw_bits][region][0] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[w_last] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[w_user][0] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][lock] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][cache][3] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][cache][2] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][cache][1] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][cache][0] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][prot][2] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][prot][1] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][prot][0] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][qos][3] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][qos][2] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][qos][1] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][qos][0] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][region][3] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][region][2] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][region][1] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_xslvi[ar_bits][region][0] in module axi_slv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[2] in module srambytes_tech is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module srambytes_tech is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module srambytes_tech is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3847.164 ; gain = 1214.223 ; free physical = 8711 ; free virtual = 35410
Synthesis current peak Physical Memory [PSS] (MB): peak = 2906.506; parent = 2906.506; children = 0.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3847.152; parent = 3847.152; children = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 3856.059 ; gain = 1223.117 ; free physical = 8670 ; free virtual = 35370
Synthesis current peak Physical Memory [PSS] (MB): peak = 2906.506; parent = 2906.506; children = 0.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3856.059; parent = 3856.059; children = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 3856.059 ; gain = 1223.117 ; free physical = 8670 ; free virtual = 35370
Synthesis current peak Physical Memory [PSS] (MB): peak = 2906.506; parent = 2906.506; children = 0.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3856.059; parent = 3856.059; children = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3886.828 ; gain = 0.000 ; free physical = 8445 ; free virtual = 35144
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shemin00/riscv_vhdl/sv/prj/impl/kc705/kc705_top.xdc]
WARNING: [Vivado 12-508] No pins matched '*clk_ref_mmcm_gen.mmcm_i*CLKIN1'. [/home/shemin00/riscv_vhdl/sv/prj/impl/kc705/kc705_top.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/shemin00/riscv_vhdl/sv/prj/impl/kc705/kc705_top.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/shemin00/riscv_vhdl/sv/prj/impl/kc705/kc705_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shemin00/riscv_vhdl/sv/prj/impl/kc705/kc705_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kc705_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kc705_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4512.926 ; gain = 0.000 ; free physical = 7837 ; free virtual = 34537
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  BUF => LUT1: 9 instances
  IOBUF => IOBUF (IBUF, OBUFT): 12 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.36 . Memory (MB): peak = 4512.930 ; gain = 0.004 ; free physical = 7833 ; free virtual = 34532
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/Software/xilinx/2022.2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:12 ; elapsed = 00:01:08 . Memory (MB): peak = 4512.930 ; gain = 1879.988 ; free physical = 8728 ; free virtual = 35427
Synthesis current peak Physical Memory [PSS] (MB): peak = 3475.053; parent = 3475.053; children = 0.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4480.910; parent = 4480.910; children = 0.000
---------------------------------------------------------------------------------
got a mismatch obuf_tech
Is not a child genome
got a mismatch riscv_soc
Is not a child genome
got a mismatch ic_axi4_to_l1
got a mismatch jtagtap
got a mismatch L2Dummy
got a mismatch TagMemNWay__parameterized0
got a mismatch Queue__parameterized0
got a mismatch CsrRegs
got a mismatch DbgPort
got a mismatch InstrDecoder
got a mismatch InstrExecute
Is not a child genome
got a mismatch divstage53
got a mismatch InstrFetch
got a mismatch ic_csr_m2_s1
got a mismatch RegIntBank
got a mismatch BranchPredictor
got a mismatch BpBTB
got a mismatch apb_spi
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 4653.820 ; gain = 2020.879 ; free physical = 4392 ; free virtual = 31107
Synthesis current peak Physical Memory [PSS] (MB): peak = 3475.053; parent = 3475.053; children = 0.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4649.910; parent = 4649.910; children = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 4653.820 ; gain = 2020.879 ; free physical = 4387 ; free virtual = 31102
Synthesis current peak Physical Memory [PSS] (MB): peak = 3475.053; parent = 3475.053; children = 0.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4649.910; parent = 4649.910; children = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'no_rst_gen.r_reg[state]' in module 'apb_slv'
INFO: [Synth 8-802] inferred FSM for state register 'no_rst_gen.r_reg[state]' in module 'axi_slv'
INFO: [Synth 8-802] inferred FSM for state register 'no_rst_gen.r_reg[state]' in module 'axi_slv__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'no_rst_gen.r_reg[state]' in module 'axi2apb'
INFO: [Synth 8-802] inferred FSM for state register 'no_rst_gen.r_reg[state]' in module 'InstrFetch'
INFO: [Synth 8-802] inferred FSM for state register 'no_rst_gen.r_reg[csrstate]' in module 'InstrExecute'
INFO: [Synth 8-802] inferred FSM for state register 'no_rst_gen.r_reg[state]' in module 'MemAccess'
INFO: [Synth 8-802] inferred FSM for state register 'no_rst_gen.r_reg[state]' in module 'CsrRegs'
INFO: [Synth 8-802] inferred FSM for state register 'no_rst_gen.r_reg[dstate]' in module 'DbgPort'
INFO: [Synth 8-802] inferred FSM for state register 'no_rst_gen.r_reg[state]' in module 'RiverAmba'
INFO: [Synth 8-802] inferred FSM for state register 'no_rst_gen.r_reg[snoop_state]' in module 'RiverAmba'
INFO: [Synth 8-802] inferred FSM for state register 'no_rst_gen.r_reg[state]' in module 'L2Dummy'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'jtagtap'
INFO: [Synth 8-802] inferred FSM for state register 'no_rst_gen.r_reg[state]' in module 'axi_slv__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'no_rst_gen.r_reg[state]' in module 'axi_slv__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'no_rst_gen.r_reg[state]' in module 'axi_slv__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'no_rst_gen.r_reg[state]' in module 'axi_slv__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'no_rst_gen.r_reg[state]' in module 'apb_slv__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'no_rst_gen.r_reg[rx_state]' in module 'apb_uart'
INFO: [Synth 8-802] inferred FSM for state register 'no_rst_gen.r_reg[tx_state]' in module 'apb_uart'
INFO: [Synth 8-802] inferred FSM for state register 'no_rst_gen.r_reg[state]' in module 'apb_slv__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'no_rst_gen.r_reg[state]' in module 'apb_slv__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'no_rst_gen.r_reg[state]' in module 'apb_spi'
INFO: [Synth 8-802] inferred FSM for state register 'no_rst_gen.r_reg[state]' in module 'apb_slv__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                               00 |                              000
           State_Request |                               01 |                              001
          State_WaitResp |                               10 |                              010
              State_Resp |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'no_rst_gen.r_reg[state]' using encoding 'sequential' in module 'apb_slv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                             0000 |                             0000
                 State_w |                             0001 |                             0001
           State_burst_w |                             0010 |                             0010
            State_last_w |                             0011 |                             0011
                 State_b |                             0100 |                             1000
            State_addr_r |                             0101 |                             0100
        State_addrdata_r |                             0110 |                             0101
            State_data_r |                             0111 |                             0110
             State_out_r |                             1000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'no_rst_gen.r_reg[state]' using encoding 'sequential' in module 'axi_slv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                             0000 |                             0000
                 State_w |                             0001 |                             0001
           State_burst_w |                             0010 |                             0010
            State_last_w |                             0011 |                             0011
                 State_b |                             0100 |                             1000
            State_addr_r |                             0101 |                             0100
        State_addrdata_r |                             0110 |                             0101
            State_data_r |                             0111 |                             0110
             State_out_r |                             1000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'no_rst_gen.r_reg[state]' using encoding 'sequential' in module 'axi_slv__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                             0001 |                              000
             State_setup |                             0010 |                              001
            State_access |                             0100 |                              010
               State_out |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'no_rst_gen.r_reg[state]' using encoding 'one-hot' in module 'axi2apb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
           WaitReqAccept |                               01 |                               01
                WaitResp |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'no_rst_gen.r_reg[state]' using encoding 'sequential' in module 'InstrFetch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
            CsrState_Req |                              010 |                               01
           CsrState_Resp |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'no_rst_gen.r_reg[csrstate]' using encoding 'one-hot' in module 'InstrExecute'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                               00 |                               00
     State_WaitReqAccept |                               01 |                               01
      State_WaitResponse |                               10 |                               10
              State_Hold |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'no_rst_gen.r_reg[state]' using encoding 'sequential' in module 'MemAccess'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
              csr_region |                             0001 |                             0001
                reg_bank |                             0010 |                             0010
           reg_stktr_cnt |                             0011 |                             0011
       reg_stktr_buf_adr |                             0100 |                             0100
       reg_stktr_buf_dat |                             0101 |                             0101
      exec_progbuf_start |                             0110 |                             0110
       exec_progbuf_next |                             0111 |                             0111
  exec_progbuf_waitmemop |                             1000 |                             1000
    abstract_mem_request |                             1001 |                             1001
   abstract_mem_response |                             1010 |                             1010
          wait_to_accept |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'no_rst_gen.r_reg[dstate]' using encoding 'sequential' in module 'DbgPort'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              state_idle |                           000001 |                              000
                state_ar |                           000010 |                              001
                 state_r |                           000100 |                              010
                state_aw |                           001000 |                              011
                 state_w |                           010000 |                              100
                 state_b |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'no_rst_gen.r_reg[state]' using encoding 'one-hot' in module 'RiverAmba'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
                state_aw |                              001 |                              100
                 state_w |                              010 |                              101
                 state_b |                              011 |                              110
               l1_w_resp |                              100 |                              111
                state_ar |                              101 |                              001
                 state_r |                              110 |                              010
               l1_r_resp |                              111 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'no_rst_gen.r_reg[state]' using encoding 'sequential' in module 'L2Dummy'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RESET_TAP |                             0000 |                             0000
                    IDLE |                             0001 |                             0001
          SELECT_DR_SCAN |                             0010 |                             0010
          SELECT_IR_SCAN |                             0011 |                             1001
              CAPTURE_IR |                             0100 |                             1010
                SHIFT_IR |                             0101 |                             1011
                EXIT1_IR |                             0110 |                             1100
                PAUSE_IR |                             0111 |                             1101
                EXIT2_IR |                             1000 |                             1110
               UPDATE_IR |                             1001 |                             1111
              CAPTURE_DR |                             1010 |                             0011
                SHIFT_DR |                             1011 |                             0100
                EXIT1_DR |                             1100 |                             0101
                PAUSE_DR |                             1101 |                             0110
                EXIT2_DR |                             1110 |                             0111
               UPDATE_DR |                             1111 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'jtagtap'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                             0000 |                             0000
                 State_w |                             0001 |                             0001
           State_burst_w |                             0010 |                             0010
            State_last_w |                             0011 |                             0011
                 State_b |                             0100 |                             1000
            State_addr_r |                             0101 |                             0100
        State_addrdata_r |                             0110 |                             0101
            State_data_r |                             0111 |                             0110
             State_out_r |                             1000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'no_rst_gen.r_reg[state]' using encoding 'sequential' in module 'axi_slv__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                             0000 |                             0000
                 State_w |                             0001 |                             0001
           State_burst_w |                             0010 |                             0010
            State_last_w |                             0011 |                             0011
                 State_b |                             0100 |                             1000
            State_addr_r |                             0101 |                             0100
        State_addrdata_r |                             0110 |                             0101
            State_data_r |                             0111 |                             0110
             State_out_r |                             1000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'no_rst_gen.r_reg[state]' using encoding 'sequential' in module 'axi_slv__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                             0000 |                             0000
                 State_w |                             0001 |                             0001
           State_burst_w |                             0010 |                             0010
            State_last_w |                             0011 |                             0011
                 State_b |                             0100 |                             1000
            State_addr_r |                             0101 |                             0100
        State_addrdata_r |                             0110 |                             0101
            State_data_r |                             0111 |                             0110
             State_out_r |                             1000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'no_rst_gen.r_reg[state]' using encoding 'sequential' in module 'axi_slv__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                             0000 |                             0000
                 State_w |                             0001 |                             0001
           State_burst_w |                             0010 |                             0010
            State_last_w |                             0011 |                             0011
                 State_b |                             0100 |                             1000
            State_addr_r |                             0101 |                             0100
        State_addrdata_r |                             0110 |                             0101
            State_data_r |                             0111 |                             0110
             State_out_r |                             1000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'no_rst_gen.r_reg[state]' using encoding 'sequential' in module 'axi_slv__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                               00 |                              000
           State_Request |                               01 |                              001
          State_WaitResp |                               10 |                              010
              State_Resp |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'no_rst_gen.r_reg[state]' using encoding 'sequential' in module 'apb_slv__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                    data |                              001 |                              010
                  parity |                              010 |                              011
                 stopbit |                              011 |                              100
                  iSTATE |                              100 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'no_rst_gen.r_reg[rx_state]' using encoding 'sequential' in module 'apb_uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                startbit |                              001 |                              001
                    data |                              010 |                              010
                  parity |                              011 |                              011
                 stopbit |                              100 |                              100
                  iSTATE |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'no_rst_gen.r_reg[tx_state]' using encoding 'sequential' in module 'apb_uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                               00 |                              000
           State_Request |                               01 |                              001
          State_WaitResp |                               10 |                              010
              State_Resp |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'no_rst_gen.r_reg[state]' using encoding 'sequential' in module 'apb_slv__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                               00 |                              000
           State_Request |                               01 |                              001
          State_WaitResp |                               10 |                              010
              State_Resp |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'no_rst_gen.r_reg[state]' using encoding 'sequential' in module 'apb_slv__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
               wait_edge |                               01 |                               01
               send_data |                               10 |                               10
                  ending |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'no_rst_gen.r_reg[state]' using encoding 'sequential' in module 'apb_spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                               00 |                              000
           State_Request |                               01 |                              001
          State_WaitResp |                               10 |                              010
              State_Resp |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'no_rst_gen.r_reg[state]' using encoding 'sequential' in module 'apb_slv__parameterized3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:29 ; elapsed = 00:02:38 . Memory (MB): peak = 4653.820 ; gain = 2020.879 ; free physical = 478 ; free virtual = 27193
Synthesis current peak Physical Memory [PSS] (MB): peak = 3475.053; parent = 3475.053; children = 0.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4649.910; parent = 4649.910; children = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'soc0/group0/xdummycpu[1].dumx' (DummyCpu) to 'soc0/group0/xdummycpu[2].dumx'
INFO: [Synth 8-223] decloning instance 'soc0/group0/xdummycpu[1].dumx' (DummyCpu) to 'soc0/group0/xdummycpu[3].dumx'


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input  128 Bit       Adders := 1     
	   3 Input  106 Bit       Adders := 1     
	   2 Input  106 Bit       Adders := 1     
	   2 Input   96 Bit       Adders := 1     
	   3 Input   83 Bit       Adders := 4     
	   2 Input   74 Bit       Adders := 4     
	   2 Input   69 Bit       Adders := 16    
	   3 Input   66 Bit       Adders := 30    
	   2 Input   66 Bit       Adders := 1     
	   2 Input   65 Bit       Adders := 10    
	   3 Input   65 Bit       Adders := 6     
	   2 Input   64 Bit       Adders := 31    
	   3 Input   64 Bit       Adders := 2     
	   3 Input   62 Bit       Adders := 12    
	   3 Input   57 Bit       Adders := 4     
	   2 Input   57 Bit       Adders := 4     
	   2 Input   56 Bit       Adders := 2     
	   2 Input   55 Bit       Adders := 2     
	   3 Input   54 Bit       Adders := 1     
	   2 Input   52 Bit       Adders := 4     
	   2 Input   48 Bit       Adders := 6     
	   2 Input   32 Bit       Adders := 10    
	   2 Input   16 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 3     
	   3 Input   12 Bit       Adders := 6     
	   2 Input   12 Bit       Adders := 16    
	   2 Input   11 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 9     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 13    
	   2 Input    3 Bit       Adders := 7     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 22    
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	             1024 Bit    Registers := 10    
	              512 Bit    Registers := 1     
	              317 Bit    Registers := 4     
	              292 Bit    Registers := 9     
	              256 Bit    Registers := 9     
	              192 Bit    Registers := 1     
	              128 Bit    Registers := 33    
	              121 Bit    Registers := 27    
	              120 Bit    Registers := 1     
	              116 Bit    Registers := 4     
	              105 Bit    Registers := 5     
	              100 Bit    Registers := 2     
	               83 Bit    Registers := 4     
	               69 Bit    Registers := 16    
	               64 Bit    Registers := 277   
	               61 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               55 Bit    Registers := 4     
	               53 Bit    Registers := 7     
	               52 Bit    Registers := 2     
	               48 Bit    Registers := 19    
	               44 Bit    Registers := 1     
	               43 Bit    Registers := 2     
	               41 Bit    Registers := 1     
	               40 Bit    Registers := 8     
	               38 Bit    Registers := 8     
	               37 Bit    Registers := 8     
	               36 Bit    Registers := 8     
	               32 Bit    Registers := 72    
	               31 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 41    
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 1746  
	                7 Bit    Registers := 22    
	                6 Bit    Registers := 135   
	                5 Bit    Registers := 24    
	                4 Bit    Registers := 48    
	                3 Bit    Registers := 95    
	                2 Bit    Registers := 59    
	                1 Bit    Registers := 643   
+---RAMs : 
	               7K Bit	(64 X 116 bit)          RAMs := 2     
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   2 Input 4096 Bit        Muxes := 7     
	   2 Input 1024 Bit        Muxes := 98    
	   2 Input  512 Bit        Muxes := 4     
	  11 Input  512 Bit        Muxes := 1     
	   2 Input  317 Bit        Muxes := 12    
	   2 Input  292 Bit        Muxes := 1     
	   2 Input  288 Bit        Muxes := 1     
	   4 Input  256 Bit        Muxes := 4     
	  12 Input  256 Bit        Muxes := 1     
	  15 Input  256 Bit        Muxes := 2     
	   2 Input  256 Bit        Muxes := 20    
	   6 Input  256 Bit        Muxes := 1     
	   7 Input  256 Bit        Muxes := 1     
	   8 Input  256 Bit        Muxes := 6     
	  10 Input  256 Bit        Muxes := 1     
	   2 Input  192 Bit        Muxes := 5     
	   2 Input  128 Bit        Muxes := 8     
	  11 Input  121 Bit        Muxes := 2     
	   2 Input  121 Bit        Muxes := 1     
	   2 Input  120 Bit        Muxes := 4     
	   2 Input  116 Bit        Muxes := 2     
	  11 Input  116 Bit        Muxes := 2     
	   2 Input  115 Bit        Muxes := 2     
	   2 Input  114 Bit        Muxes := 4     
	   2 Input  112 Bit        Muxes := 2     
	   2 Input  111 Bit        Muxes := 2     
	   2 Input  109 Bit        Muxes := 2     
	   4 Input  109 Bit        Muxes := 2     
	   2 Input  106 Bit        Muxes := 1     
	   2 Input  105 Bit        Muxes := 10    
	   4 Input  105 Bit        Muxes := 2     
	 105 Input  105 Bit        Muxes := 2     
	 108 Input  105 Bit        Muxes := 1     
	 104 Input  105 Bit        Muxes := 1     
	   3 Input  100 Bit        Muxes := 2     
	   8 Input  100 Bit        Muxes := 2     
	   2 Input  100 Bit        Muxes := 6     
	  20 Input  100 Bit        Muxes := 2     
	   2 Input   98 Bit        Muxes := 4     
	  12 Input   98 Bit        Muxes := 2     
	   3 Input   97 Bit        Muxes := 2     
	   2 Input   96 Bit        Muxes := 4     
	   2 Input   95 Bit        Muxes := 4     
	   2 Input   94 Bit        Muxes := 4     
	   2 Input   93 Bit        Muxes := 4     
	   2 Input   92 Bit        Muxes := 4     
	   2 Input   91 Bit        Muxes := 4     
	   2 Input   90 Bit        Muxes := 4     
	   2 Input   89 Bit        Muxes := 4     
	   2 Input   88 Bit        Muxes := 4     
	   2 Input   76 Bit        Muxes := 2     
	   2 Input   75 Bit        Muxes := 2     
	   2 Input   74 Bit        Muxes := 4     
	   2 Input   73 Bit        Muxes := 4     
	   2 Input   72 Bit        Muxes := 4     
	   2 Input   71 Bit        Muxes := 4     
	   2 Input   70 Bit        Muxes := 4     
	   2 Input   69 Bit        Muxes := 4     
	   2 Input   68 Bit        Muxes := 4     
	   2 Input   67 Bit        Muxes := 4     
	   2 Input   66 Bit        Muxes := 2     
	   4 Input   66 Bit        Muxes := 32    
	   2 Input   65 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 404   
	   7 Input   64 Bit        Muxes := 2     
	   4 Input   64 Bit        Muxes := 24    
	  20 Input   64 Bit        Muxes := 2     
	  69 Input   64 Bit        Muxes := 1     
	   5 Input   64 Bit        Muxes := 4     
	  25 Input   64 Bit        Muxes := 1     
	  10 Input   64 Bit        Muxes := 4     
	   6 Input   64 Bit        Muxes := 2     
	  17 Input   64 Bit        Muxes := 1     
	  12 Input   64 Bit        Muxes := 7     
	  11 Input   64 Bit        Muxes := 10    
	   3 Input   64 Bit        Muxes := 5     
	  13 Input   64 Bit        Muxes := 4     
	  33 Input   64 Bit        Muxes := 1     
	  15 Input   64 Bit        Muxes := 1     
	   8 Input   64 Bit        Muxes := 1     
	  14 Input   64 Bit        Muxes := 1     
	  16 Input   64 Bit        Muxes := 1     
	   6 Input   63 Bit        Muxes := 2     
	   2 Input   63 Bit        Muxes := 2     
	   2 Input   61 Bit        Muxes := 15    
	  16 Input   56 Bit        Muxes := 1     
	   4 Input   56 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 3     
	   2 Input   55 Bit        Muxes := 13    
	   2 Input   53 Bit        Muxes := 14    
	   3 Input   53 Bit        Muxes := 1     
	   3 Input   52 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 8     
	   8 Input   49 Bit        Muxes := 2     
	   4 Input   48 Bit        Muxes := 5     
	   5 Input   48 Bit        Muxes := 2     
	   2 Input   48 Bit        Muxes := 48    
	  12 Input   48 Bit        Muxes := 1     
	   6 Input   48 Bit        Muxes := 2     
	   7 Input   48 Bit        Muxes := 1     
	   8 Input   48 Bit        Muxes := 2     
	  10 Input   48 Bit        Muxes := 4     
	   9 Input   48 Bit        Muxes := 12    
	   2 Input   47 Bit        Muxes := 6     
	   2 Input   46 Bit        Muxes := 2     
	   2 Input   45 Bit        Muxes := 2     
	   4 Input   45 Bit        Muxes := 2     
	   4 Input   41 Bit        Muxes := 2     
	   2 Input   41 Bit        Muxes := 1     
	  16 Input   41 Bit        Muxes := 2     
	   4 Input   40 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 10    
	   2 Input   39 Bit        Muxes := 2     
	   2 Input   38 Bit        Muxes := 8     
	   2 Input   37 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   35 Bit        Muxes := 2     
	   2 Input   34 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 113   
	  39 Input   32 Bit        Muxes := 1     
	  19 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 6     
	  48 Input   32 Bit        Muxes := 1     
	  12 Input   32 Bit        Muxes := 2     
	  15 Input   32 Bit        Muxes := 3     
	   6 Input   32 Bit        Muxes := 7     
	   8 Input   32 Bit        Muxes := 3     
	  16 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 2     
	  10 Input   32 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 2     
	   8 Input   22 Bit        Muxes := 2     
	  13 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 656   
	   2 Input   15 Bit        Muxes := 6     
	   7 Input   13 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 3     
	  15 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 68    
	  10 Input   12 Bit        Muxes := 1     
	   7 Input   12 Bit        Muxes := 1     
	  12 Input   12 Bit        Muxes := 1     
	   5 Input   12 Bit        Muxes := 12    
	   3 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 21    
	   4 Input   11 Bit        Muxes := 2     
	   5 Input   11 Bit        Muxes := 1     
	   6 Input   11 Bit        Muxes := 1     
	  26 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	  10 Input   10 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 500   
	  11 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 6     
	  12 Input    8 Bit        Muxes := 1     
	  48 Input    8 Bit        Muxes := 1     
	  10 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 6     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 152   
	   5 Input    7 Bit        Muxes := 1     
	 106 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 2     
	  16 Input    7 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 6     
	  18 Input    6 Bit        Muxes := 2     
	   8 Input    6 Bit        Muxes := 5     
	  20 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 4     
	   5 Input    6 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 128   
	  12 Input    6 Bit        Muxes := 1     
	  48 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 91    
	  12 Input    5 Bit        Muxes := 2     
	  13 Input    5 Bit        Muxes := 1     
	   7 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 2     
	  16 Input    5 Bit        Muxes := 1     
	  10 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 872   
	   7 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 6     
	   5 Input    4 Bit        Muxes := 4     
	  10 Input    4 Bit        Muxes := 6     
	  12 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 11    
	  11 Input    4 Bit        Muxes := 6     
	  13 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 4     
	  16 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 6     
	  18 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 5     
	  15 Input    3 Bit        Muxes := 4     
	  20 Input    3 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 115   
	  11 Input    3 Bit        Muxes := 2     
	  13 Input    3 Bit        Muxes := 2     
	  48 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 5     
	   5 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 6     
	   7 Input    3 Bit        Muxes := 4     
	   8 Input    3 Bit        Muxes := 7     
	  10 Input    3 Bit        Muxes := 4     
	  18 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 12    
	   2 Input    2 Bit        Muxes := 121   
	  12 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 17    
	  10 Input    2 Bit        Muxes := 3     
	  11 Input    2 Bit        Muxes := 2     
	  16 Input    2 Bit        Muxes := 2     
	  17 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 7     
	  48 Input    2 Bit        Muxes := 8     
	  15 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 11    
	  11 Input    1 Bit        Muxes := 62    
	   2 Input    1 Bit        Muxes := 2592  
	   3 Input    1 Bit        Muxes := 29    
	   8 Input    1 Bit        Muxes := 87    
	  10 Input    1 Bit        Muxes := 57    
	   4 Input    1 Bit        Muxes := 125   
	   7 Input    1 Bit        Muxes := 19    
	  20 Input    1 Bit        Muxes := 2     
	 105 Input    1 Bit        Muxes := 1     
	 107 Input    1 Bit        Muxes := 1     
	  14 Input    1 Bit        Muxes := 1     
	  15 Input    1 Bit        Muxes := 34    
	 106 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 11    
	   6 Input    1 Bit        Muxes := 48    
	  12 Input    1 Bit        Muxes := 42    
	  16 Input    1 Bit        Muxes := 10    
	  48 Input    1 Bit        Muxes := 24    
	  13 Input    1 Bit        Muxes := 15    
	  17 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 120   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[ex_inexact] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[tagcnt][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[tagcnt][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[tagcnt][2] )
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmmu0/p_0_in)
INFO: [Synth 8-3886] merging instance 'dmmu0/p_0_in__0' (FDRE) to 'dmmu0/no_rst_gen.r_reg[tlb_page_size][1]'
INFO: [Synth 8-3886] merging instance 'dmmu0/p_0_in__1' (FDRE) to 'dmmu0/no_rst_gen.r_reg[tlb_page_size][0]'
INFO: [Synth 8-3886] merging instance 'dmmu0/no_rst_gen.r_reg[tlb_wdata][56]' (FDRE) to 'dmmu0/no_rst_gen.r_reg[tlb_wdata][63]'
INFO: [Synth 8-3886] merging instance 'dmmu0/no_rst_gen.r_reg[tlb_wdata][57]' (FDRE) to 'dmmu0/no_rst_gen.r_reg[tlb_wdata][63]'
INFO: [Synth 8-3886] merging instance 'dmmu0/no_rst_gen.r_reg[tlb_wdata][58]' (FDRE) to 'dmmu0/no_rst_gen.r_reg[tlb_wdata][63]'
INFO: [Synth 8-3886] merging instance 'dmmu0/no_rst_gen.r_reg[tlb_wdata][59]' (FDRE) to 'dmmu0/no_rst_gen.r_reg[tlb_wdata][63]'
INFO: [Synth 8-3886] merging instance 'dmmu0/no_rst_gen.r_reg[tlb_wdata][60]' (FDRE) to 'dmmu0/no_rst_gen.r_reg[tlb_wdata][63]'
INFO: [Synth 8-3886] merging instance 'dmmu0/no_rst_gen.r_reg[tlb_wdata][61]' (FDRE) to 'dmmu0/no_rst_gen.r_reg[tlb_wdata][63]'
INFO: [Synth 8-3886] merging instance 'dmmu0/no_rst_gen.r_reg[tlb_wdata][62]' (FDRE) to 'dmmu0/no_rst_gen.r_reg[tlb_wdata][63]'
INFO: [Synth 8-3886] merging instance 'dmmu0/no_rst_gen.r_reg[tlb_wdata][63]' (FDRE) to 'dmmu0/no_rst_gen.r_reg[tlb_wdata][11]'
INFO: [Synth 8-3886] merging instance 'dmmu0/no_rst_gen.r_reg[tlb_wdata][10]' (FDRE) to 'dmmu0/no_rst_gen.r_reg[tlb_wdata][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmmu0/\no_rst_gen.r_reg[tlb_wdata][11] )
INFO: [Synth 8-3886] merging instance 'dmmu0/p_0_in__3' (FDRE) to 'dmmu0/no_rst_gen.r_reg[last_page_size][1]'
INFO: [Synth 8-3886] merging instance 'dmmu0/p_0_in__4' (FDRE) to 'dmmu0/no_rst_gen.r_reg[last_page_size][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmmu0/\no_rst_gen.r_reg[req_x] )
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][0]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][1]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][1]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][6]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][6]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][7]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][7]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][8]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][8]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][9]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][9]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][10]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][10]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][11]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][11]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][12]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][12]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][13]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][13]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][14]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][14]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][15]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][15]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][16]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][16]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][17]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][17]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][18]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][18]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][19]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][19]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][20]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][20]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][21]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][21]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][22]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][22]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][23]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][23]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][24]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][24]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][25]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][25]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][26]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][26]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][27]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][27]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][28]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][28]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][29]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][29]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][30]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][30]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][31]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][31]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][32]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][32]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][33]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][33]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][34]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][34]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][35]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][35]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][36]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][36]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][37]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][37]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][38]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][38]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][39]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][39]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][40]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][40]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][41]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][41]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][42]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][42]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][43]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][43]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][44]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][44]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][45]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][45]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][46]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][46]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][47]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][47]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][48]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][48]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][49]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][49]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][50]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][50]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][51]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][51]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][52]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][52]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][53]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][53]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][54]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][54]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][55]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][55]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][56]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][56]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][57]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][57]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][58]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][58]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][59]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][59]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][60]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][60]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][61]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][61]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][62]'
INFO: [Synth 8-3886] merging instance 'dbg0/no_rst_gen.r_reg[progbuf_pc][62]' (FDRE) to 'dbg0/no_rst_gen.r_reg[progbuf_pc][63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dbg0/\no_rst_gen.r_reg[progbuf_pc][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmmu0/p_0_in__2)
INFO: [Synth 8-5546] ROM "comb_proc.vb_radr1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "comb_proc.vb_waddr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "comb_proc.vb_radr1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "comb_proc.vb_waddr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "comb_proc.vb_dec" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comb_proc.vb_dec" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comb_proc.vb_dec" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "comb_proc.vb_radr1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "comb_proc.vb_waddr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "comb_proc.vb_radr1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "comb_proc.vb_waddr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "comb_proc.vb_dec" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comb_proc.vb_dec" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comb_proc.vb_dec" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][6]' (FDR) to 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][8]'
INFO: [Synth 8-3886] merging instance 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][6]' (FDR) to 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][8]'
INFO: [Synth 8-3886] merging instance 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][8]' (FDR) to 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][9]'
INFO: [Synth 8-3886] merging instance 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][8]' (FDR) to 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][9]'
INFO: [Synth 8-3886] merging instance 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][9]' (FDR) to 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][10]'
INFO: [Synth 8-3886] merging instance 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][9]' (FDR) to 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][10]'
INFO: [Synth 8-3886] merging instance 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][10]' (FDR) to 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][11]'
INFO: [Synth 8-3886] merging instance 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][10]' (FDR) to 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][11]'
INFO: [Synth 8-3886] merging instance 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][11]' (FDR) to 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][15]'
INFO: [Synth 8-3886] merging instance 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][11]' (FDR) to 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][15]'
INFO: [Synth 8-3886] merging instance 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][15]' (FDR) to 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][16]'
INFO: [Synth 8-3886] merging instance 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][15]' (FDR) to 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][16]'
INFO: [Synth 8-3886] merging instance 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][16]' (FDR) to 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][19]'
INFO: [Synth 8-3886] merging instance 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][16]' (FDR) to 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][19]'
INFO: [Synth 8-3886] merging instance 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][19]' (FDR) to 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][20]'
INFO: [Synth 8-3886] merging instance 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][19]' (FDR) to 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][20]'
INFO: [Synth 8-3886] merging instance 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][20]' (FDR) to 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][21]'
INFO: [Synth 8-3886] merging instance 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][20]' (FDR) to 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][21]'
INFO: [Synth 8-3886] merging instance 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][21]' (FDR) to 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][24]'
INFO: [Synth 8-3886] merging instance 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][21]' (FDR) to 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][24]'
INFO: [Synth 8-3886] merging instance 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][24]' (FDR) to 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][26]'
INFO: [Synth 8-3886] merging instance 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][24]' (FDR) to 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][26]'
INFO: [Synth 8-3886] merging instance 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][26]' (FDR) to 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][27]'
INFO: [Synth 8-3886] merging instance 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][26]' (FDR) to 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][27]'
INFO: [Synth 8-3886] merging instance 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][27]' (FDR) to 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][28]'
INFO: [Synth 8-3886] merging instance 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][27]' (FDR) to 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][28]'
INFO: [Synth 8-3886] merging instance 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][28]' (FDR) to 'rvcx[1].rvc/no_rst_gen.r_reg[instr_vec][29]'
INFO: [Synth 8-3886] merging instance 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][28]' (FDR) to 'rvcx[0].rvc/no_rst_gen.r_reg[instr_vec][29]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][unsigned_op] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][unsigned_op] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][f64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][f64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][amo] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][amo] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][csr_addr][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][csr_addr][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][csr_addr][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][csr_addr][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][csr_addr][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][csr_addr][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][csr_addr][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][csr_addr][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][csr_addr][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][csr_addr][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][csr_addr][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][csr_addr][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][csr_addr][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][csr_addr][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][csr_addr][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][csr_addr][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][csr_addr][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][csr_addr][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][csr_addr][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][csr_addr][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][csr_addr][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][csr_addr][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][csr_addr][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][csr_addr][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rvcx[1].rvc /\no_rst_gen.r_reg[radr2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rvcx[0].rvc /\no_rst_gen.r_reg[radr2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][radr1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][radr1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][1][instr_vec][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_rst_gen.r_reg[d][3][instr_vec][19] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'waygen[1].wayx/no_rst_gen.r_reg[index][5:0]' into 'waygen[0].wayx/no_rst_gen.r_reg[index][5:0]' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/sram8_inferred_init.sv:196]
INFO: [Synth 8-4471] merging register 'waygen[1].wayx/no_rst_gen.r_reg[tagaddr][36:0]' into 'waygen[0].wayx/no_rst_gen.r_reg[tagaddr][36:0]' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/sram8_inferred_init.sv:196]
INFO: [Synth 8-4471] merging register 'waygen[2].wayx/no_rst_gen.r_reg[index][5:0]' into 'waygen[0].wayx/no_rst_gen.r_reg[index][5:0]' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/sram8_inferred_init.sv:196]
INFO: [Synth 8-4471] merging register 'waygen[2].wayx/no_rst_gen.r_reg[tagaddr][36:0]' into 'waygen[0].wayx/no_rst_gen.r_reg[tagaddr][36:0]' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/sram8_inferred_init.sv:196]
INFO: [Synth 8-4471] merging register 'waygen[3].wayx/no_rst_gen.r_reg[index][5:0]' into 'waygen[0].wayx/no_rst_gen.r_reg[index][5:0]' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/sram8_inferred_init.sv:196]
INFO: [Synth 8-4471] merging register 'waygen[3].wayx/no_rst_gen.r_reg[tagaddr][36:0]' into 'waygen[0].wayx/no_rst_gen.r_reg[tagaddr][36:0]' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/sram8_inferred_init.sv:196]
INFO: [Synth 8-4471] merging register 'waygen[1].wayx/no_rst_gen.r_reg[index][5:0]' into 'waygen[0].wayx/no_rst_gen.r_reg[index][5:0]' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/sram8_inferred_init.sv:196]
INFO: [Synth 8-4471] merging register 'waygen[1].wayx/no_rst_gen.r_reg[tagaddr][36:0]' into 'waygen[0].wayx/no_rst_gen.r_reg[tagaddr][36:0]' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/sram8_inferred_init.sv:196]
INFO: [Synth 8-4471] merging register 'waygen[2].wayx/no_rst_gen.r_reg[index][5:0]' into 'waygen[0].wayx/no_rst_gen.r_reg[index][5:0]' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/sram8_inferred_init.sv:196]
INFO: [Synth 8-4471] merging register 'waygen[2].wayx/no_rst_gen.r_reg[tagaddr][36:0]' into 'waygen[0].wayx/no_rst_gen.r_reg[tagaddr][36:0]' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/sram8_inferred_init.sv:196]
INFO: [Synth 8-4471] merging register 'waygen[3].wayx/no_rst_gen.r_reg[index][5:0]' into 'waygen[0].wayx/no_rst_gen.r_reg[index][5:0]' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/sram8_inferred_init.sv:196]
INFO: [Synth 8-4471] merging register 'waygen[3].wayx/no_rst_gen.r_reg[tagaddr][36:0]' into 'waygen[0].wayx/no_rst_gen.r_reg[tagaddr][36:0]' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/sram8_inferred_init.sv:196]
INFO: [Synth 8-4471] merging register 'waygen[1].wayx/no_rst_gen.r_reg[index][6:0]' into 'waygen[0].wayx/no_rst_gen.r_reg[index][6:0]' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/sram8_inferred_init.sv:196]
INFO: [Synth 8-4471] merging register 'waygen[1].wayx/no_rst_gen.r_reg[tagaddr][35:0]' into 'waygen[0].wayx/no_rst_gen.r_reg[tagaddr][35:0]' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/sram8_inferred_init.sv:196]
INFO: [Synth 8-4471] merging register 'waygen[1].wayx/no_rst_gen.r_reg[snoop_tagaddr][35:0]' into 'waygen[0].wayx/no_rst_gen.r_reg[snoop_tagaddr][35:0]' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/sram8_inferred_init.sv:196]
INFO: [Synth 8-4471] merging register 'waygen[2].wayx/no_rst_gen.r_reg[index][6:0]' into 'waygen[0].wayx/no_rst_gen.r_reg[index][6:0]' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/sram8_inferred_init.sv:196]
INFO: [Synth 8-4471] merging register 'waygen[2].wayx/no_rst_gen.r_reg[tagaddr][35:0]' into 'waygen[0].wayx/no_rst_gen.r_reg[tagaddr][35:0]' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/sram8_inferred_init.sv:196]
INFO: [Synth 8-4471] merging register 'waygen[2].wayx/no_rst_gen.r_reg[snoop_tagaddr][35:0]' into 'waygen[0].wayx/no_rst_gen.r_reg[snoop_tagaddr][35:0]' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/sram8_inferred_init.sv:196]
INFO: [Synth 8-4471] merging register 'waygen[3].wayx/no_rst_gen.r_reg[index][6:0]' into 'waygen[0].wayx/no_rst_gen.r_reg[index][6:0]' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/sram8_inferred_init.sv:196]
INFO: [Synth 8-4471] merging register 'waygen[3].wayx/no_rst_gen.r_reg[tagaddr][35:0]' into 'waygen[0].wayx/no_rst_gen.r_reg[tagaddr][35:0]' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/sram8_inferred_init.sv:196]
INFO: [Synth 8-4471] merging register 'waygen[3].wayx/no_rst_gen.r_reg[snoop_tagaddr][35:0]' into 'waygen[0].wayx/no_rst_gen.r_reg[snoop_tagaddr][35:0]' [/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/sram8_inferred_init.sv:196]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3917] design Workgroup__GC0 has port O37[7] driven by constant 0
WARNING: [Synth 8-3917] design Workgroup__GC0 has port O37[6] driven by constant 0
WARNING: [Synth 8-3917] design Workgroup__GC0 has port O37[5] driven by constant 0
WARNING: [Synth 8-3917] design Workgroup__GC0 has port O37[4] driven by constant 0
WARNING: [Synth 8-3917] design Workgroup__GC0 has port O39[1] driven by constant 0
WARNING: [Synth 8-3917] design Workgroup__GC0 has port O39[0] driven by constant 1
WARNING: [Synth 8-3917] design Workgroup__GC0 has port O44[4] driven by constant 0
WARNING: [Synth 8-3917] design Workgroup__GC0 has port O44[3] driven by constant 0
WARNING: [Synth 8-3917] design Workgroup__GC0 has port O44[2] driven by constant 0
WARNING: [Synth 8-3917] design Workgroup__GC0 has port O44[1] driven by constant 0
WARNING: [Synth 8-3917] design Workgroup__GC0 has port O50[7] driven by constant 0
WARNING: [Synth 8-3917] design Workgroup__GC0 has port O50[6] driven by constant 0
WARNING: [Synth 8-3917] design Workgroup__GC0 has port O50[5] driven by constant 0
WARNING: [Synth 8-3917] design Workgroup__GC0 has port O50[4] driven by constant 0
WARNING: [Synth 8-3917] design Workgroup__GC0 has port O52[1] driven by constant 0
WARNING: [Synth 8-3917] design Workgroup__GC0 has port O52[0] driven by constant 1
WARNING: [Synth 8-3917] design Workgroup__GC0 has port O57[4] driven by constant 0
WARNING: [Synth 8-3917] design Workgroup__GC0 has port O57[3] driven by constant 0
WARNING: [Synth 8-3917] design Workgroup__GC0 has port O57[2] driven by constant 0
WARNING: [Synth 8-3917] design Workgroup__GC0 has port O57[1] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[1023] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[1022] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[1021] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[1020] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[1019] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[1018] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[1017] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[1016] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[1015] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[1014] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[1013] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[1012] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[1011] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[1010] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[1009] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[1008] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[1007] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[1006] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[1005] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[1004] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[1003] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[1002] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[1001] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[1000] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[999] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[998] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[997] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[996] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[995] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[994] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[993] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[992] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[959] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[958] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[957] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[956] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[955] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[954] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[953] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[952] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[951] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[950] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[949] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[948] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[947] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[946] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[945] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[944] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[943] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[942] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[941] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[940] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[939] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[938] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[937] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[936] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[935] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[934] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[933] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[932] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[931] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[930] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[929] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[928] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[895] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[894] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[893] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[892] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[891] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[890] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[889] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[888] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[887] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[886] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[885] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[884] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[883] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[882] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[881] driven by constant 0
WARNING: [Synth 8-3917] design plic__GB6 has port p_19_in[880] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "comb_proc.v" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_proc.v1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:21 ; elapsed = 00:07:39 . Memory (MB): peak = 4653.836 ; gain = 2020.895 ; free physical = 914 ; free virtual = 26763
Synthesis current peak Physical Memory [PSS] (MB): peak = 3475.053; parent = 3475.053; children = 0.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4649.922; parent = 4649.922; children = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dmmu0       | tlb/mem_reg | 64 x 116(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|immu0       | tlb/mem_reg | 64 x 116(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------+------------+----------------+----------------------+-------------------+
|Module Name                                                        | RTL Object | Inference      | Size (Depth x Width) | Primitives        | 
+-------------------------------------------------------------------+------------+----------------+----------------------+-------------------+
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[0].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[1].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[2].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[3].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[4].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[5].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[6].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[7].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[8].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[9].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[10].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[11].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[12].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[13].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[14].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[15].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[16].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[17].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[18].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[19].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[20].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[21].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[22].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[23].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[24].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[25].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[26].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[27].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[28].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[29].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[30].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[31].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/tag0/RAM                | ram_reg    | User Attribute | 64 x 38              | RAM64X1S x 38     | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[0].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[1].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[2].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[3].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[4].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[5].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[6].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[7].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[8].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[9].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[10].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[11].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[12].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[13].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[14].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[15].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[16].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[17].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[18].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[19].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[20].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[21].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[22].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[23].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[24].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[25].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[26].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[27].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[28].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[29].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[30].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[31].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/tag0/RAM                | ram_reg    | User Attribute | 64 x 38              | RAM64X1S x 38     | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[0].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[1].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[2].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[3].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[4].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[5].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[6].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[7].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[8].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[9].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[10].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[11].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[12].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[13].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[14].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[15].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[16].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[17].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[18].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[19].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[20].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[21].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[22].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[23].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[24].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[25].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[26].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[27].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[28].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[29].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[30].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[31].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/tag0/RAM                | ram_reg    | User Attribute | 64 x 38              | RAM64X1S x 38     | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[0].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[1].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[2].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[3].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[4].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[5].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[6].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[7].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[8].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[9].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[10].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[11].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[12].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[13].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[14].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[15].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[16].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[17].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[18].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[19].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[20].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[21].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[22].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[23].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[24].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[25].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[26].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[27].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[28].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[29].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[30].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[31].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/tag0/RAM                | ram_reg    | User Attribute | 64 x 38              | RAM64X1S x 38     | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[0].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[1].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[2].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[3].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[4].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[5].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[6].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[7].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[8].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[9].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[10].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[11].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[12].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[13].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[14].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[15].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[16].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[17].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[18].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[19].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[20].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[21].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[22].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[23].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[24].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[25].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[26].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[27].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[28].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[29].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[30].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[31].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/tag0/RAM                | ram_reg    | User Attribute | 64 x 38              | RAM64X1S x 38     | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[0].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[1].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[2].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[3].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[4].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[5].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[6].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[7].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[8].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[9].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[10].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[11].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[12].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[13].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[14].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[15].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[16].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[17].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[18].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[19].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[20].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[21].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[22].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[23].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[24].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[25].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[26].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[27].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[28].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[29].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[30].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[31].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/tag0/RAM                | ram_reg    | User Attribute | 64 x 38              | RAM64X1S x 38     | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[0].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[1].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[2].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[3].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[4].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[5].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[6].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[7].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[8].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[9].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[10].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[11].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[12].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[13].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[14].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[15].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[16].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[17].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[18].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[19].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[20].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[21].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[22].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[23].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[24].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[25].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[26].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[27].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[28].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[29].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[30].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[31].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/tag0/RAM                | ram_reg    | User Attribute | 64 x 38              | RAM64X1S x 38     | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[0].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[1].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[2].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[3].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[4].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[5].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[6].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[7].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[8].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[9].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[10].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[11].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[12].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[13].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[14].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[15].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[16].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[17].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[18].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[19].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[20].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[21].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[22].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[23].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[24].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[25].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[26].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[27].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[28].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[29].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[30].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[31].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/tag0/RAM                | ram_reg    | User Attribute | 64 x 38              | RAM64X1S x 38     | 
|d0/mem0/\waygen[0].wayx/snoop_en.tagsnoop0/RAM                     | ram_reg    | User Attribute | 128 x 40             | RAM128X1S x 40    | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[0].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[1].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[2].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[3].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[4].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[5].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[6].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[7].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[8].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[9].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[10].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[11].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[12].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[13].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[14].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[15].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[16].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[17].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[18].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[19].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[20].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[21].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[22].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[23].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[24].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[25].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[26].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[27].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[28].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[29].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[30].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[31].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/tag0/RAM                                   | ram_reg    | User Attribute | 128 x 40             | RAM128X1S x 40    | 
|d0/mem0/\waygen[1].wayx/snoop_en.tagsnoop0/RAM                     | ram_reg    | User Attribute | 128 x 40             | RAM128X1S x 40    | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[0].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[1].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[2].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[3].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[4].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[5].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[6].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[7].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[8].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[9].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[10].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[11].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[12].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[13].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[14].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[15].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[16].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[17].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[18].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[19].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[20].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[21].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[22].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[23].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[24].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[25].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[26].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[27].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[28].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[29].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[30].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[31].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/tag0/RAM                                   | ram_reg    | User Attribute | 128 x 40             | RAM128X1S x 40    | 
|d0/mem0/\waygen[2].wayx/snoop_en.tagsnoop0/RAM                     | ram_reg    | User Attribute | 128 x 40             | RAM128X1S x 40    | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[0].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[1].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[2].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[3].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[4].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[5].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[6].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[7].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[8].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[9].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[10].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[11].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[12].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[13].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[14].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[15].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[16].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[17].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[18].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[19].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[20].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[21].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[22].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[23].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[24].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[25].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[26].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[27].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[28].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[29].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[30].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[31].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/tag0/RAM                                   | ram_reg    | User Attribute | 128 x 40             | RAM128X1S x 40    | 
|d0/mem0/\waygen[3].wayx/snoop_en.tagsnoop0/RAM                     | ram_reg    | User Attribute | 128 x 40             | RAM128X1S x 40    | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[0].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[1].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[2].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[3].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[4].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[5].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[6].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[7].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[8].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[9].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[10].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[11].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[12].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[13].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[14].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[15].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[16].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[17].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[18].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[19].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[20].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[21].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[22].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[23].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[24].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[25].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[26].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[27].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[28].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[29].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[30].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[31].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/tag0/RAM                                   | ram_reg    | User Attribute | 128 x 40             | RAM128X1S x 40    | 
|sram0/\tech0/i1.rx[0].x0/RAM                                       | ram_reg    | User Attribute | 32 K x 8             | RAM256X1S x 1024  | 
|sram0/\tech0/i1.rx[1].x0/RAM                                       | ram_reg    | User Attribute | 32 K x 8             | RAM256X1S x 1024  | 
|sram0/\tech0/i1.rx[2].x0/RAM                                       | ram_reg    | User Attribute | 32 K x 8             | RAM256X1S x 1024  | 
|sram0/\tech0/i1.rx[3].x0/RAM                                       | ram_reg    | User Attribute | 32 K x 8             | RAM256X1S x 1024  | 
|sram0/\tech0/i1.rx[4].x0/RAM                                       | ram_reg    | User Attribute | 32 K x 8             | RAM256X1S x 1024  | 
|sram0/\tech0/i1.rx[5].x0/RAM                                       | ram_reg    | User Attribute | 32 K x 8             | RAM256X1S x 1024  | 
|sram0/\tech0/i1.rx[6].x0/RAM                                       | ram_reg    | User Attribute | 32 K x 8             | RAM256X1S x 1024  | 
|sram0/\tech0/i1.rx[7].x0/RAM                                       | ram_reg    | User Attribute | 32 K x 8             | RAM256X1S x 1024  | 
+-------------------------------------------------------------------+------------+----------------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:34 ; elapsed = 00:07:58 . Memory (MB): peak = 4653.836 ; gain = 2020.895 ; free physical = 647 ; free virtual = 26631
Synthesis current peak Physical Memory [PSS] (MB): peak = 3475.053; parent = 3475.053; children = 0.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4649.922; parent = 4649.922; children = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:23 ; elapsed = 00:08:49 . Memory (MB): peak = 4653.836 ; gain = 2020.895 ; free physical = 382 ; free virtual = 26388
Synthesis current peak Physical Memory [PSS] (MB): peak = 3475.053; parent = 3475.053; children = 0.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4649.922; parent = 4649.922; children = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dmmu0       | tlb/mem_reg | 64 x 116(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|immu0       | tlb/mem_reg | 64 x 116(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------------------------------------------------------+------------+----------------+----------------------+-------------------+
|Module Name                                                        | RTL Object | Inference      | Size (Depth x Width) | Primitives        | 
+-------------------------------------------------------------------+------------+----------------+----------------------+-------------------+
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[0].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[1].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[2].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[3].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[4].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[5].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[6].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[7].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[8].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[9].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[10].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[11].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[12].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[13].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[14].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[15].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[16].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[17].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[18].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[19].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[20].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[21].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[22].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[23].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[24].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[25].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[26].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[27].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[28].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[29].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[30].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/data0/rxgen[31].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[0].wayx/tag0/RAM                | ram_reg    | User Attribute | 64 x 38              | RAM64X1S x 38     | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[0].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[1].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[2].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[3].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[4].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[5].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[6].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[7].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[8].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[9].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[10].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[11].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[12].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[13].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[14].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[15].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[16].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[17].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[18].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[19].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[20].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[21].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[22].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[23].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[24].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[25].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[26].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[27].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[28].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[29].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[30].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/data0/rxgen[31].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[1].wayx/tag0/RAM                | ram_reg    | User Attribute | 64 x 38              | RAM64X1S x 38     | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[0].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[1].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[2].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[3].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[4].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[5].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[6].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[7].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[8].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[9].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[10].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[11].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[12].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[13].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[14].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[15].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[16].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[17].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[18].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[19].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[20].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[21].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[22].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[23].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[24].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[25].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[26].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[27].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[28].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[29].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[30].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/data0/rxgen[31].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[2].wayx/tag0/RAM                | ram_reg    | User Attribute | 64 x 38              | RAM64X1S x 38     | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[0].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[1].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[2].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[3].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[4].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[5].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[6].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[7].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[8].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[9].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[10].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[11].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[12].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[13].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[14].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[15].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[16].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[17].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[18].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[19].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[20].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[21].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[22].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[23].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[24].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[25].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[26].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[27].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[28].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[29].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[30].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/data0/rxgen[31].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[0].memx /\waygen[3].wayx/tag0/RAM                | ram_reg    | User Attribute | 64 x 38              | RAM64X1S x 38     | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[0].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[1].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[2].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[3].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[4].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[5].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[6].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[7].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[8].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[9].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[10].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[11].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[12].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[13].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[14].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[15].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[16].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[17].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[18].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[19].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[20].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[21].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[22].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[23].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[24].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[25].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[26].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[27].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[28].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[29].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[30].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/data0/rxgen[31].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[0].wayx/tag0/RAM                | ram_reg    | User Attribute | 64 x 38              | RAM64X1S x 38     | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[0].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[1].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[2].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[3].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[4].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[5].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[6].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[7].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[8].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[9].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[10].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[11].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[12].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[13].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[14].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[15].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[16].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[17].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[18].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[19].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[20].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[21].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[22].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[23].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[24].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[25].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[26].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[27].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[28].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[29].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[30].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/data0/rxgen[31].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[1].wayx/tag0/RAM                | ram_reg    | User Attribute | 64 x 38              | RAM64X1S x 38     | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[0].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[1].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[2].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[3].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[4].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[5].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[6].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[7].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[8].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[9].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[10].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[11].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[12].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[13].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[14].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[15].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[16].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[17].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[18].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[19].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[20].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[21].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[22].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[23].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[24].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[25].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[26].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[27].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[28].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[29].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[30].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/data0/rxgen[31].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[2].wayx/tag0/RAM                | ram_reg    | User Attribute | 64 x 38              | RAM64X1S x 38     | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[0].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[1].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[2].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[3].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[4].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[5].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[6].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[7].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[8].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[9].rx/RAM   | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[10].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[11].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[12].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[13].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[14].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[15].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[16].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[17].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[18].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[19].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[20].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[21].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[22].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[23].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[24].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[25].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[26].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[27].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[28].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[29].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[30].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/data0/rxgen[31].rx/RAM  | ram_reg    | User Attribute | 64 x 8               | RAM64X1S x 8      | 
|\i1/mem0 /\memgen[1].memx /\waygen[3].wayx/tag0/RAM                | ram_reg    | User Attribute | 64 x 38              | RAM64X1S x 38     | 
|d0/mem0/\waygen[0].wayx/snoop_en.tagsnoop0/RAM                     | ram_reg    | User Attribute | 128 x 40             | RAM128X1S x 40    | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[0].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[1].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[2].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[3].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[4].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[5].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[6].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[7].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[8].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[9].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[10].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[11].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[12].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[13].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[14].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[15].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[16].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[17].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[18].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[19].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[20].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[21].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[22].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[23].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[24].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[25].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[26].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[27].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[28].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[29].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[30].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/data0/rxgen[31].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[0].wayx/tag0/RAM                                   | ram_reg    | User Attribute | 128 x 40             | RAM128X1S x 40    | 
|d0/mem0/\waygen[1].wayx/snoop_en.tagsnoop0/RAM                     | ram_reg    | User Attribute | 128 x 40             | RAM128X1S x 40    | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[0].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[1].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[2].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[3].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[4].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[5].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[6].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[7].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[8].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[9].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[10].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[11].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[12].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[13].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[14].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[15].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[16].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[17].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[18].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[19].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[20].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[21].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[22].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[23].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[24].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[25].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[26].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[27].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[28].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[29].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[30].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/data0/rxgen[31].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[1].wayx/tag0/RAM                                   | ram_reg    | User Attribute | 128 x 40             | RAM128X1S x 40    | 
|d0/mem0/\waygen[2].wayx/snoop_en.tagsnoop0/RAM                     | ram_reg    | User Attribute | 128 x 40             | RAM128X1S x 40    | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[0].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[1].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[2].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[3].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[4].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[5].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[6].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[7].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[8].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[9].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[10].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[11].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[12].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[13].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[14].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[15].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[16].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[17].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[18].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[19].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[20].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[21].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[22].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[23].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[24].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[25].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[26].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[27].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[28].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[29].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[30].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/data0/rxgen[31].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[2].wayx/tag0/RAM                                   | ram_reg    | User Attribute | 128 x 40             | RAM128X1S x 40    | 
|d0/mem0/\waygen[3].wayx/snoop_en.tagsnoop0/RAM                     | ram_reg    | User Attribute | 128 x 40             | RAM128X1S x 40    | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[0].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[1].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[2].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[3].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[4].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[5].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[6].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[7].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[8].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[9].rx/RAM                      | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[10].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[11].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[12].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[13].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[14].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[15].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[16].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[17].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[18].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[19].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[20].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[21].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[22].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[23].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[24].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[25].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[26].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[27].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[28].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[29].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[30].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/data0/rxgen[31].rx/RAM                     | ram_reg    | User Attribute | 128 x 8              | RAM128X1S x 8     | 
|d0/mem0/\waygen[3].wayx/tag0/RAM                                   | ram_reg    | User Attribute | 128 x 40             | RAM128X1S x 40    | 
|sram0/\tech0/i1.rx[0].x0/RAM                                       | ram_reg    | User Attribute | 32 K x 8             | RAM256X1S x 1024  | 
|sram0/\tech0/i1.rx[1].x0/RAM                                       | ram_reg    | User Attribute | 32 K x 8             | RAM256X1S x 1024  | 
|sram0/\tech0/i1.rx[2].x0/RAM                                       | ram_reg    | User Attribute | 32 K x 8             | RAM256X1S x 1024  | 
|sram0/\tech0/i1.rx[3].x0/RAM                                       | ram_reg    | User Attribute | 32 K x 8             | RAM256X1S x 1024  | 
|sram0/\tech0/i1.rx[4].x0/RAM                                       | ram_reg    | User Attribute | 32 K x 8             | RAM256X1S x 1024  | 
|sram0/\tech0/i1.rx[5].x0/RAM                                       | ram_reg    | User Attribute | 32 K x 8             | RAM256X1S x 1024  | 
|sram0/\tech0/i1.rx[6].x0/RAM                                       | ram_reg    | User Attribute | 32 K x 8             | RAM256X1S x 1024  | 
|sram0/\tech0/i1.rx[7].x0/RAM                                       | ram_reg    | User Attribute | 32 K x 8             | RAM256X1S x 1024  | 
+-------------------------------------------------------------------+------------+----------------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance proc0i_11/soc0/group0/xslotcpu[0].cpux/river0/proc0/dmmu0/tlb/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance proc0i_11/soc0/group0/xslotcpu[0].cpux/river0/proc0/dmmu0/tlb/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance proc0i_11/soc0/group0/xslotcpu[0].cpux/river0/proc0/dmmu0/tlb/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance proc0i_12/soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/tlb/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance proc0i_12/soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/tlb/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance proc0i_12/soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/tlb/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:14 ; elapsed = 00:09:42 . Memory (MB): peak = 4661.832 ; gain = 2028.891 ; free physical = 596 ; free virtual = 25538
Synthesis current peak Physical Memory [PSS] (MB): peak = 3475.053; parent = 3475.053; children = 0.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4657.926; parent = 4657.926; children = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance soc0/group0/xslotcpu[0].cpux/river0/proc0/dmmu0/tlb/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/group0/xslotcpu[0].cpux/river0/proc0/dmmu0/tlb/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/group0/xslotcpu[0].cpux/river0/proc0/dmmu0/tlb/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/tlb/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/tlb/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/group0/xslotcpu[0].cpux/river0/proc0/immu0/tlb/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:43 ; elapsed = 00:10:16 . Memory (MB): peak = 4731.969 ; gain = 2099.027 ; free physical = 496 ; free virtual = 25587
Synthesis current peak Physical Memory [PSS] (MB): peak = 3475.053; parent = 3475.053; children = 0.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4731.969; parent = 4731.969; children = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:44 ; elapsed = 00:10:17 . Memory (MB): peak = 4731.969 ; gain = 2099.027 ; free physical = 498 ; free virtual = 25588
Synthesis current peak Physical Memory [PSS] (MB): peak = 3475.053; parent = 3475.053; children = 0.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4731.969; parent = 4731.969; children = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:15 ; elapsed = 00:10:48 . Memory (MB): peak = 4731.969 ; gain = 2099.027 ; free physical = 416 ; free virtual = 25506
Synthesis current peak Physical Memory [PSS] (MB): peak = 3475.053; parent = 3475.053; children = 0.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4731.969; parent = 4731.969; children = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:10:16 ; elapsed = 00:10:50 . Memory (MB): peak = 4731.969 ; gain = 2099.027 ; free physical = 416 ; free virtual = 25507
Synthesis current peak Physical Memory [PSS] (MB): peak = 3475.053; parent = 3475.053; children = 0.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4731.969; parent = 4731.969; children = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:24 ; elapsed = 00:10:58 . Memory (MB): peak = 4731.969 ; gain = 2099.027 ; free physical = 415 ; free virtual = 25506
Synthesis current peak Physical Memory [PSS] (MB): peak = 3475.053; parent = 3475.053; children = 0.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4731.969; parent = 4731.969; children = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:10:25 ; elapsed = 00:10:58 . Memory (MB): peak = 4731.969 ; gain = 2099.027 ; free physical = 415 ; free virtual = 25506
Synthesis current peak Physical Memory [PSS] (MB): peak = 3475.053; parent = 3475.053; children = 0.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4731.969; parent = 4731.969; children = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|kc705_top   | soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/fpu_en.fpu0/fmul_d0/u_imul53/no_rst_gen.r_reg[delay][13] | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|kc705_top   | soc0/group0/xslotcpu[0].cpux/river0/proc0/exec0/div0/no_rst_gen.r_reg[ena][8]                            | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUF        |     9|
|2     |BUFG       |     5|
|3     |CARRY4     |  3316|
|4     |LUT1       |  1623|
|5     |LUT2       |  9757|
|6     |LUT3       | 14125|
|7     |LUT4       | 11462|
|8     |LUT5       | 21284|
|9     |LUT6       | 45943|
|10    |MMCME2_ADV |     1|
|11    |MUXF7      |  5869|
|12    |MUXF8      |  2501|
|13    |RAM128X1S  |  1344|
|14    |RAM256X1S  |  8192|
|15    |RAM64X1S   |  2352|
|16    |RAMB36E1   |    20|
|33    |SRL16E     |     2|
|34    |FDCE       |    48|
|35    |FDPE       |    13|
|36    |FDRE       | 58273|
|37    |FDSE       |  3457|
|38    |IBUF       |     9|
|39    |IBUFDS     |     1|
|40    |IOBUF      |    12|
|41    |OBUF       |     6|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:25 ; elapsed = 00:10:59 . Memory (MB): peak = 4731.969 ; gain = 2099.027 ; free physical = 415 ; free virtual = 25506
Synthesis current peak Physical Memory [PSS] (MB): peak = 3475.053; parent = 3475.053; children = 0.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4731.969; parent = 4731.969; children = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 550 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:49 ; elapsed = 00:10:36 . Memory (MB): peak = 4735.875 ; gain = 1446.062 ; free physical = 10160 ; free virtual = 35251
Synthesis Optimization Complete : Time (s): cpu = 00:10:28 ; elapsed = 00:11:04 . Memory (MB): peak = 4735.875 ; gain = 2102.934 ; free physical = 10198 ; free virtual = 35244
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4735.875 ; gain = 0.000 ; free physical = 10058 ; free virtual = 35104
INFO: [Netlist 29-17] Analyzing 23617 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4771.988 ; gain = 0.000 ; free physical = 9885 ; free virtual = 34931
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11909 instances were transformed.
  BUF => LUT1: 9 instances
  IOBUF => IOBUF (IBUF, OBUFT): 12 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 1344 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 8192 instances
  RAM64X1S => RAM64X1S (RAMS64E): 2352 instances

Synth Design complete, checksum: ba1bdf12
INFO: [Common 17-83] Releasing license: Synthesis
568 Infos, 329 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:17 ; elapsed = 00:11:54 . Memory (MB): peak = 4771.988 ; gain = 2616.578 ; free physical = 10327 ; free virtual = 35373
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/shemin00/Riscv_sv/Riscv_sv.runs/synth_1/kc705_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 4844.023 ; gain = 72.035 ; free physical = 10040 ; free virtual = 35390
INFO: [runtcl-4] Executing : report_utilization -file kc705_top_utilization_synth.rpt -pb kc705_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 12 18:16:01 2023...
