
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf3_dot_product'.
Generating RTLIL representation for module `\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hmul_0_max_dsp_16'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: FPMult_PrepModule   
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_RoundModule  
root of   1 design levels: FPMult_16           
root of   2 design levels: td_fused_top_ap_hmul_0_max_dsp_16
root of   3 design levels: td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1
root of   4 design levels: td_fused_top_tdf3_dot_product
Automatically selected td_fused_top_tdf3_dot_product as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf3_dot_product
Used module:     \td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1
Used module:         \td_fused_top_ap_hmul_0_max_dsp_16
Used module:             \FPMult_16
Used module:                 \FPMult_RoundModule
Used module:                 \FPMult_NormalizeModule
Used module:                 \FPMult_ExecuteModule
Used module:                 \FPMult_PrepModule
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.

2.4. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf3_dot_product
Used module:     $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1
Used module:         \td_fused_top_ap_hmul_0_max_dsp_16
Used module:             \FPMult_16
Used module:                 \FPMult_RoundModule
Used module:                 \FPMult_NormalizeModule
Used module:                 \FPMult_ExecuteModule
Used module:                 \FPMult_PrepModule

2.5. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf3_dot_product
Used module:     $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1
Used module:         \td_fused_top_ap_hmul_0_max_dsp_16
Used module:             \FPMult_16
Used module:                 \FPMult_RoundModule
Used module:                 \FPMult_NormalizeModule
Used module:                 \FPMult_ExecuteModule
Used module:                 \FPMult_PrepModule
Removing unused module `\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
Removed 1 unused modules.
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:154$20'.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:496$144 in module FPMult_16.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:274$96 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:266$90 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:258$84 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:250$80 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:242$74 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:234$72 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:226$66 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:218$62 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:210$60 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:202$58 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:180$34 in module td_fused_top_tdf3_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:168$25 in module td_fused_top_tdf3_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:154$20 in module td_fused_top_tdf3_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:142$7 in module td_fused_top_tdf3_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:130$3 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:122$1 in module td_fused_top_tdf3_dot_product.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 22 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:0$139'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:496$144'.
     1/5: $1\pipe_4[20:0]
     2/5: $1\pipe_3[40:0]
     3/5: $1\pipe_2[22:0]
     4/5: $1\pipe_1[47:0]
     5/5: $1\pipe_0[31:0]
Creating decoders for process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:398$177'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:394$176'.
Creating decoders for process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:387$175'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:0$139'.
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:315$132'.
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:274$96'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:266$90'.
     1/1: $1\weight_vecs_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:258$84'.
     1/1: $1\products_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:250$80'.
     1/1: $1\products_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:242$74'.
     1/1: $1\ifmap_vec_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:234$72'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:226$66'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:218$62'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:210$60'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:202$58'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:196$52'.
     1/1: $0\trunc_ln149_reg_122[4:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:188$48'.
     1/3: $0\trunc_ln149_reg_122_pp0_iter1_reg[4:0]
     2/3: $0\icmp_ln148_reg_118_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln148_reg_118[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:180$34'.
     1/1: $0\ic_0_0_reg_69[5:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:168$25'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:154$20'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:142$7'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:130$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:122$1'.
     1/1: $0\ap_CS_fsm[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FPMult_16.\pipe_0' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:496$144'.
No latch inferred for signal `\FPMult_16.\pipe_1' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:496$144'.
No latch inferred for signal `\FPMult_16.\pipe_2' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:496$144'.
No latch inferred for signal `\FPMult_16.\pipe_3' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:496$144'.
No latch inferred for signal `\FPMult_16.\pipe_4' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:496$144'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_block_state1' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:315$132'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_NS_fsm' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:274$96'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\weight_vecs_0_0_0_ce0' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:266$90'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\products_0_we0' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:258$84'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\products_0_ce0' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:250$80'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ifmap_vec_0_0_ce0' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:242$74'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_ready' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:234$72'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_idle_pp0' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:226$66'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_idle' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:218$62'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_done' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:210$60'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:202$58'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.\dout_r' using process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:398$177'.
  created $dff cell `$procdff$305' with positive edge clock.
Creating register for signal `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.\ce_r' using process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:394$176'.
  created $dff cell `$procdff$306' with positive edge clock.
Creating register for signal `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.\din0_buf1' using process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:387$175'.
  created $dff cell `$procdff$307' with positive edge clock.
Creating register for signal `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.\din1_buf1' using process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:387$175'.
  created $dff cell `$procdff$308' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\trunc_ln149_reg_122' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:196$52'.
  created $dff cell `$procdff$309' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\icmp_ln148_reg_118' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:188$48'.
  created $dff cell `$procdff$310' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\icmp_ln148_reg_118_pp0_iter1_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:188$48'.
  created $dff cell `$procdff$311' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\trunc_ln149_reg_122_pp0_iter1_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:188$48'.
  created $dff cell `$procdff$312' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ic_0_0_reg_69' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:180$34'.
  created $dff cell `$procdff$313' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:168$25'.
  created $dff cell `$procdff$314' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:154$20'.
  created $dff cell `$procdff$315' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:142$7'.
  created $dff cell `$procdff$316' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_done_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:130$3'.
  created $dff cell `$procdff$317' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_CS_fsm' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:122$1'.
  created $dff cell `$procdff$318' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:496$144'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:496$144'.
Found and cleaned up 1 empty switch in `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:398$177'.
Removing empty process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:398$177'.
Removing empty process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:394$176'.
Found and cleaned up 1 empty switch in `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:387$175'.
Removing empty process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:387$175'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:0$139'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:315$132'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:274$96'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:274$96'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:266$90'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:266$90'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:258$84'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:258$84'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:250$80'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:250$80'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:242$74'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:242$74'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:234$72'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:234$72'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:226$66'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:226$66'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:218$62'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:218$62'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:210$60'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:210$60'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:202$58'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:202$58'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:196$52'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:196$52'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:188$48'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:188$48'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:180$34'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:180$34'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:168$25'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:168$25'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:154$20'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:154$20'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:142$7'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:142$7'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:130$3'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:130$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:122$1'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:122$1'.
Cleaned up 33 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_0_max_dsp_16.
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
Optimizing module td_fused_top_tdf3_dot_product.
<suppressed ~99 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_0_max_dsp_16.
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
Optimizing module td_fused_top_tdf3_dot_product.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_0_max_dsp_16'.
Finding identical cells in module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
Finding identical cells in module `\td_fused_top_tdf3_dot_product'.
<suppressed ~81 debug messages>
Removed a total of 30 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:581$146: \PreShiftM -> { 1'0 \PreShiftM [9:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:581$146: { 1'0 \PreShiftM [10:1] } -> { 2'01 \PreShiftM [9:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_0_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$206.
    dead port 1/2 on $mux $procmux$270.
    dead port 2/2 on $mux $procmux$270.
    dead port 2/2 on $mux $procmux$208.
    dead port 2/2 on $mux $procmux$215.
    dead port 2/2 on $mux $procmux$223.
Removed 6 multiplexer ports.
<suppressed ~33 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \td_fused_top_ap_hmul_0_max_dsp_16.
  Optimizing cells in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
  Optimizing cells in module \td_fused_top_tdf3_dot_product.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_0_max_dsp_16'.
Finding identical cells in module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_dot_product'.
<suppressed ~6 debug messages>
Removed a total of 3 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$308 ($dff) from module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$307 ($dff) from module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1 (D = \din0, Q = \din0_buf1).
Adding SRST signal on $procdff$318 ($dff) from module td_fused_top_tdf3_dot_product (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$317 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$294_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$316 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$286_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$329 ($sdff) from module td_fused_top_tdf3_dot_product (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$315 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$281_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$314 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$273_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $procdff$312 ($dff) from module td_fused_top_tdf3_dot_product (D = \trunc_ln149_reg_122, Q = \trunc_ln149_reg_122_pp0_iter1_reg).
Adding EN signal on $procdff$311 ($dff) from module td_fused_top_tdf3_dot_product (D = \icmp_ln148_reg_118, Q = \icmp_ln148_reg_118_pp0_iter1_reg).
Adding EN signal on $procdff$310 ($dff) from module td_fused_top_tdf3_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:327$138_Y, Q = \icmp_ln148_reg_118).
Adding EN signal on $procdff$309 ($dff) from module td_fused_top_tdf3_dot_product (D = \ic_0_0_reg_69 [4:0], Q = \trunc_ln149_reg_122).
Adding SRST signal on $procdff$313 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$265_Y, Q = \ic_0_0_reg_69, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$339 ($sdff) from module td_fused_top_tdf3_dot_product (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v:301$131_Y, Q = \ic_0_0_reg_69).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_0_max_dsp_16..
Finding unused cells or wires in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1..
Finding unused cells or wires in module \td_fused_top_tdf3_dot_product..
Removed 22 unused cells and 257 unused wires.
<suppressed ~33 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_ap_hmul_0_max_dsp_16.
Optimizing module td_fused_top_tdf3_dot_product.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_0_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_tdf3_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_ap_hmul_0_max_dsp_16.
  Optimizing cells in module \td_fused_top_tdf3_dot_product.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_ap_hmul_0_max_dsp_16'.
Finding identical cells in module `\td_fused_top_tdf3_dot_product'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_ap_hmul_0_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_tdf3_dot_product..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_ap_hmul_0_max_dsp_16.
Optimizing module td_fused_top_tdf3_dot_product.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1 ===

   Number of wires:                 17
   Number of wire bits:            167
   Number of public wires:          17
   Number of public wire bits:     167
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                          165

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                           64

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== td_fused_top_ap_hmul_0_max_dsp_16 ===

   Number of wires:                  6
   Number of wire bits:             51
   Number of public wires:           6
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_tdf3_dot_product ===

   Number of wires:                 76
   Number of wire bits:            306
   Number of public wires:          45
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $add                            6
     $and                           12
     $dffe                          12
     $eq                            15
     $mux                           18
     $not                            8
     $or                             2
     $pmux                           3
     $reduce_or                      4
     $sdff                           6
     $sdffe                          7

=== design hierarchy ===

   td_fused_top_tdf3_dot_product      1
     $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1      0
       td_fused_top_ap_hmul_0_max_dsp_16      0
         FPMult_16                   0
           FPMult_ExecuteModule      0
           FPMult_NormalizeModule      0
           FPMult_PrepModule         0
           FPMult_RoundModule        0

   Number of wires:                 76
   Number of wire bits:            306
   Number of public wires:          45
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $add                            6
     $and                           12
     $dffe                          12
     $eq                            15
     $mux                           18
     $not                            8
     $or                             2
     $pmux                           3
     $reduce_or                      4
     $sdff                           6
     $sdffe                          7

End of script. Logfile hash: 651c0c3a2f, CPU: user 0.11s system 0.00s, MEM: 13.96 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 26% 4x opt_expr (0 sec), 23% 2x read_verilog (0 sec), ...
