<!--
  NEXT-LEVEL README FOR: Arunachalam P
  Add to repo: Arunachalam-212223060022/Arunachalam-212223060022
-->

<!-- âœ¨ Gradient Hero Banner -->
<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=rect&color=6D28D9&height=70&section=header&text=Hello%20there,%20I'm%20Arunachalam%20ğŸ‘‹&fontSize=28&fontColor=ffffff&animation=fadeIn" />
</p>

<!-- âœ¨ Animated Typing Intro -->
<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&size=20&duration=2200&pause=1100&color=58A6FF&center=true&vCenter=true&width=700&lines=ECE+Student+(but+treats+hardware+like+a+thriller+movie);VLSI+%7C+RTL+Design+%7C+Embedded+Systems;From+concept+to+simulation+to+hardware;Building%2C+breaking%2C+fixing+-+repeat;Digital+logic+is+my+comfort+zone;Trying+to+understand+both+the+system+and+the+signal."/>
</p>

---

<!-- ğŸ§¬ Animated Wave Divider -->
<p align="center">
  <img src="https://raw.githubusercontent.com/andreasbm/readme/master/assets/wave.svg" />
</p>

---

# ğŸ”¥ About Me

Iâ€™m **Arunachalam**, an Electronics & Communication Engineering student who enjoys engineering problems that are:

- too logical for normal people  
- too chaotic for textbooks  
- and somehow *fun* for me  

I'm not the â€œmemorize everythingâ€ engineer â€”  
Iâ€™m the **debug-until-it-works** engineer.

If something involves:
- timing behavior  
- logic states  
- waveforms that look wrong but â€œfeel rightâ€  
- circuits that scream for help  
- embedded systems that misbehave at 3 AM  

â€¦Iâ€™m interested.

I love turning **concepts â†’ simulations â†’ hardware**,    
and understanding **exactly what the signal is trying to say**.

Currently diving deeper into **VLSI, RTL flows, FPGA design, and embedded logic architecture.**

If your project involves chips, circuits, timing diagrams or microcontrollers â€”  
you already have my attention.

---

<!-- âœ¨ Terminal Aesthetic Box -->
whoami
Arunachalam â€“ ECE | VLSI | RTL | Embedded Systems

focus --areas
RTL Design | FPGA | Embedded Systems | Digital Logic | Simulation

mindset
iterate -> simulate -> debug -> refine -> build

fun_fact
My code worksâ€¦ eventually.


---

<!-- ğŸ’  TECH RADAR (Radar Chart) -->
<p align="center">
  <img src="https://quickchart.io/chart?c={type:'radar',data:{labels:['RTL','VLSI','Embedded','Debugging','Circuits','Simulation'],datasets:[{label:'Skill Level',data:[90,85,80,88,82,90],borderColor:'rgb(93,112,255)',backgroundColor:'rgba(93,112,255,0.3)'}]},options:{scale:{ticks:{beginAtZero:true,max:100}}}}" width="500">
</p>

---

# ğŸš€ Tech Stack

<!-- ğŸ”¥ Icon Row (3D-like) -->
<p align="center">
  <img src="https://skillicons.dev/icons?i=c,cpp,python,arduino,linux,git,vscode,bash&theme=dark" />
</p>

### **Programming & HDL**
C Â· C++ Â· Python Â· Embedded C Â· Verilog Â· RTL

### **Electronics & Embedded**
ESP-32 Â· Arduino Â· IoT Â· Analog/Digital Electronics Â· Sensors & Actuators

### **VLSI / Circuits / EDA Tools**
Quartus Â· Vivado Â· Cadence Virtuoso Â· Multisim Â· LTspice Â· Proteus Â· PCB Layout

### **Debugging / Analysis / Simulation**
Timing Analysis Â· Logic Analysis Â· Testbench Creation Â· RTL Synthesis Â· Hardware Debugging

### **Platforms / Tools**
VS Code Â· Git Â· Google Colab Â· MATLAB Â· TinkerCAD Â· Arduino IDE

---

<!-- ğŸ”¥ Glow Panels for Key Skills -->
<div align="center">

<table>
<tr>
<td align="center" width="300" style="padding:20px;background:rgba(93,112,255,0.15);border-radius:12px;border:1px solid rgba(93,112,255,0.4);">
<b>âœ¨ RTL & FPGA</b><br>FSMs, datapaths, simulation, synthesis, timing.
</td>

<td align="center" width="300" style="padding:20px;background:rgba(236,72,153,0.15);border-radius:12px;border:1px solid rgba(236,72,153,0.4);">
<b>âš¡ Embedded Systems</b><br>ESP32, sensors, real-time logic.
</td>

<td align="center" width="300" style="padding:20px;background:rgba(34,197,94,0.15);border-radius:12px;border:1px solid rgba(34,197,94,0.4);">
<b>ğŸ§ª Circuit Simulation</b><br>LTspice, Multisim, Proteus workflows.
</td>
</tr>
</table>

</div>

---

# ğŸ§ª Projects

### ğŸ”¹ Indoor Navigation using A* Algorithm
Pathfinding with heuristics, grid mapping, and simulation.

### ğŸ”¹ Smart Pill Dispenser using ESP-32
Timed dispensing with sensors + embedded logic.

### ğŸ”¹ Traffic Light Controller (FPGA + Verilog)
FSM-based controller synthesized and tested in Quartus.

---

<!-- ğŸ“Š Animated Contribution Snake -->
<p align="center">
  <img src="https://github.com/Arunachalam-212223060022/Arunachalam-212223060022/blob/output/github-contribution-grid-snake-dark.svg" />
</p>

---

# ğŸ’¼ Experience

### ğŸ›  Intern â€” NSIC Technical Services Centre (Jul 2024)
Circuit simulation, prototype testing, PCB workflows.

### ğŸ’» VLSI Intern â€” Codec Technology (Nov 2024)
Verilog, RTL, FPGA, debugging & synthesis.

### ğŸ“˜ Freelance Teaching (2023â€“Present)
STEM tutoring with concept-first approach.

---

# ğŸ“š Education
- **B.E. Electronics & Communication Engineering** â€” CGPA: 8.4  
  Saveetha Engineering College, Chennai  
- **Higher Secondary (XII)** â€” 81%  
  DAV MHSS

---

<!-- ğŸ¯ Easter Egg Button -->
<p align="center">
  <a href="https://www.youtube.com/watch?v=dQw4w9WgXcQ">
    <img src="https://img.shields.io/badge/Click%20Me-%F0%9F%94%A5%20Easter%20Egg%20Inside-black?style=for-the-badge&logo=github" />
  </a>
</p>

---

# ğŸ”— Connect with Me

<p align="center">
  <a href="mailto:arunachalam862005@gmail.com">
    <img src="https://img.shields.io/badge/Email-Contact-red?style=for-the-badge&logo=gmail" />
  </a>
  <a href="https://github.com/Arunachalam-212223060022">
    <img src="https://img.shields.io/badge/GitHub-Arunachalam-111?style=for-the-badge&logo=github" />
  </a>
  <a href="https://www.linkedin.com/in/arunachalam-p-12445b290">
    <img src="https://img.shields.io/badge/LinkedIn-Arunachalam-0A66C2?style=for-the-badge&logo=linkedin" />
  </a>
</p>

<p align="center">
  <sub>âœ¨ Thanks for scrolling â€” you're officially awesome.</sub>
</p>


<!-- âœ¨ Terminal Aesthetic Box -->
