INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado_projects/c1_comparator/c1_comparator.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
