256-Sample 8-Bit Sine ROM â€“ How It Was Generated

This project needs a digital sine wave that is sent to the DAC. Instead of calculating the sine function in real-time inside the FPGA (which is expensive), the design uses a lookup table (ROM) with 256 pre-computed sine values.

ğŸ“Œ Why 256 Samples?

One full sine period is divided into 256 equal steps.

256 = 2â¸ â†’ perfect because the address is an 8-bit counter.

Very efficient for FPGA logic.

ğŸ“Œ Why 8-bit output?

The TLC7524 DAC takes 8-bit unsigned input (0â€“255).

ğŸ“Œ Converting a sine wave to DAC values

A normal sine wave ranges from:

sin(ğœƒ)âˆˆ[âˆ’1,â€‰+1]


But the DAC requires:

0â‰¤ğ‘¦â‰¤2550â‰¤yâ‰¤255

So we shift + scale:

ğ‘¦ğ‘˜ = round(127.5(1+sin(2ğœ‹ğ‘˜/256)))

This maps:

+1	255
| Sine Value | Scaled Output |
| ---------- | ------------- |
| -1         | 0             |
| 0          | 128           |
| +1         | 255           |


ğŸ“Œ MATLAB Script Used

The entire lookup table was generated using this MATLAB script:
N = 256;
values = zeros(1, N);

for k = 0:N-1
    angle = 2*pi*(k/N);
    s = sin(angle);
    values(k+1) = round(127.5 * (1 + s));
end

for i = 1:N
    if mod(i-1, 8) == 0, fprintf("    "); end
    fprintf('x"%02X", ', values(i));
    if mod(i-1, 8) == 7, fprintf("\n"); end
end
This prints 256 hex values in the same format used in VHDL:
x"80", x"83", x"86", x"89", ...

ğŸ“Œ Summary

This file is a ROM containing 256 pre-computed sine samples.

Each sample is an 8-bit DAC value.

The FPGA simply cycles through addresses 0â†’255 to output a continuous sine wave.

MATLAB was used to generate these values mathematically.
