#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* M1 */
M1__0__DR EQU CYREG_GPIO_PRT1_DR
M1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
M1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
M1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
M1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
M1__0__HSIOM_MASK EQU 0x0000000F
M1__0__HSIOM_SHIFT EQU 0
M1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
M1__0__INTR EQU CYREG_GPIO_PRT1_INTR
M1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
M1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
M1__0__MASK EQU 0x01
M1__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
M1__0__OUT_SEL_SHIFT EQU 0
M1__0__OUT_SEL_VAL EQU 1
M1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
M1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
M1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
M1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
M1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
M1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
M1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
M1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
M1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
M1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
M1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
M1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
M1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
M1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
M1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
M1__0__PC EQU CYREG_GPIO_PRT1_PC
M1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
M1__0__PORT EQU 1
M1__0__PS EQU CYREG_GPIO_PRT1_PS
M1__0__SHIFT EQU 0
M1__DR EQU CYREG_GPIO_PRT1_DR
M1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
M1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
M1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
M1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
M1__INTR EQU CYREG_GPIO_PRT1_INTR
M1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
M1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
M1__MASK EQU 0x01
M1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
M1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
M1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
M1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
M1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
M1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
M1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
M1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
M1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
M1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
M1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
M1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
M1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
M1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
M1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
M1__PC EQU CYREG_GPIO_PRT1_PC
M1__PC2 EQU CYREG_GPIO_PRT1_PC2
M1__PORT EQU 1
M1__PS EQU CYREG_GPIO_PRT1_PS
M1__SHIFT EQU 0

/* M2 */
M2__0__DR EQU CYREG_GPIO_PRT1_DR
M2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
M2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
M2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
M2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
M2__0__HSIOM_MASK EQU 0x00000F00
M2__0__HSIOM_SHIFT EQU 8
M2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
M2__0__INTR EQU CYREG_GPIO_PRT1_INTR
M2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
M2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
M2__0__MASK EQU 0x04
M2__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
M2__0__OUT_SEL_SHIFT EQU 4
M2__0__OUT_SEL_VAL EQU 2
M2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
M2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
M2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
M2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
M2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
M2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
M2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
M2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
M2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
M2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
M2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
M2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
M2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
M2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
M2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
M2__0__PC EQU CYREG_GPIO_PRT1_PC
M2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
M2__0__PORT EQU 1
M2__0__PS EQU CYREG_GPIO_PRT1_PS
M2__0__SHIFT EQU 2
M2__DR EQU CYREG_GPIO_PRT1_DR
M2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
M2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
M2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
M2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
M2__INTR EQU CYREG_GPIO_PRT1_INTR
M2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
M2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
M2__MASK EQU 0x04
M2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
M2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
M2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
M2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
M2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
M2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
M2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
M2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
M2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
M2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
M2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
M2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
M2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
M2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
M2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
M2__PC EQU CYREG_GPIO_PRT1_PC
M2__PC2 EQU CYREG_GPIO_PRT1_PC2
M2__PORT EQU 1
M2__PS EQU CYREG_GPIO_PRT1_PS
M2__SHIFT EQU 2

/* led */
led__0__DR EQU CYREG_GPIO_PRT2_DR
led__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
led__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
led__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
led__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
led__0__HSIOM_MASK EQU 0x0F000000
led__0__HSIOM_SHIFT EQU 24
led__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
led__0__INTR EQU CYREG_GPIO_PRT2_INTR
led__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
led__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
led__0__MASK EQU 0x40
led__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
led__0__OUT_SEL_SHIFT EQU 12
led__0__OUT_SEL_VAL EQU 2
led__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
led__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
led__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
led__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
led__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
led__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
led__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
led__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
led__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
led__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
led__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
led__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
led__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
led__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
led__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
led__0__PC EQU CYREG_GPIO_PRT2_PC
led__0__PC2 EQU CYREG_GPIO_PRT2_PC2
led__0__PORT EQU 2
led__0__PS EQU CYREG_GPIO_PRT2_PS
led__0__SHIFT EQU 6
led__DR EQU CYREG_GPIO_PRT2_DR
led__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
led__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
led__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
led__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
led__INTR EQU CYREG_GPIO_PRT2_INTR
led__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
led__INTSTAT EQU CYREG_GPIO_PRT2_INTR
led__MASK EQU 0x40
led__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
led__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
led__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
led__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
led__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
led__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
led__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
led__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
led__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
led__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
led__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
led__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
led__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
led__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
led__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
led__PC EQU CYREG_GPIO_PRT2_PC
led__PC2 EQU CYREG_GPIO_PRT2_PC2
led__PORT EQU 2
led__PS EQU CYREG_GPIO_PRT2_PS
led__SHIFT EQU 6

/* sw1 */
sw1__0__DR EQU CYREG_GPIO_PRT2_DR
sw1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
sw1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
sw1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
sw1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
sw1__0__HSIOM_MASK EQU 0xF0000000
sw1__0__HSIOM_SHIFT EQU 28
sw1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
sw1__0__INTR EQU CYREG_GPIO_PRT2_INTR
sw1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
sw1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
sw1__0__MASK EQU 0x80
sw1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
sw1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
sw1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
sw1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
sw1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
sw1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
sw1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
sw1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
sw1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
sw1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
sw1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
sw1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
sw1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
sw1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
sw1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
sw1__0__PC EQU CYREG_GPIO_PRT2_PC
sw1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
sw1__0__PORT EQU 2
sw1__0__PS EQU CYREG_GPIO_PRT2_PS
sw1__0__SHIFT EQU 7
sw1__DR EQU CYREG_GPIO_PRT2_DR
sw1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
sw1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
sw1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
sw1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
sw1__INTR EQU CYREG_GPIO_PRT2_INTR
sw1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
sw1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
sw1__MASK EQU 0x80
sw1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
sw1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
sw1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
sw1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
sw1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
sw1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
sw1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
sw1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
sw1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
sw1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
sw1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
sw1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
sw1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
sw1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
sw1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
sw1__PC EQU CYREG_GPIO_PRT2_PC
sw1__PC2 EQU CYREG_GPIO_PRT2_PC2
sw1__PORT EQU 2
sw1__PS EQU CYREG_GPIO_PRT2_PS
sw1__SHIFT EQU 7

/* EZI2C_SCB */
EZI2C_SCB__CTRL EQU CYREG_SCB1_CTRL
EZI2C_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
EZI2C_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
EZI2C_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
EZI2C_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
EZI2C_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
EZI2C_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
EZI2C_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
EZI2C_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
EZI2C_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
EZI2C_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
EZI2C_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
EZI2C_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
EZI2C_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
EZI2C_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
EZI2C_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
EZI2C_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
EZI2C_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
EZI2C_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
EZI2C_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
EZI2C_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
EZI2C_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
EZI2C_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
EZI2C_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
EZI2C_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
EZI2C_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
EZI2C_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
EZI2C_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
EZI2C_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
EZI2C_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
EZI2C_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
EZI2C_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
EZI2C_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
EZI2C_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
EZI2C_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
EZI2C_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
EZI2C_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
EZI2C_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
EZI2C_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
EZI2C_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
EZI2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
EZI2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
EZI2C_SCB__INTR_M EQU CYREG_SCB1_INTR_M
EZI2C_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
EZI2C_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
EZI2C_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
EZI2C_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
EZI2C_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
EZI2C_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
EZI2C_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
EZI2C_SCB__INTR_S EQU CYREG_SCB1_INTR_S
EZI2C_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
EZI2C_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
EZI2C_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
EZI2C_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
EZI2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
EZI2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
EZI2C_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
EZI2C_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
EZI2C_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
EZI2C_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
EZI2C_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
EZI2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
EZI2C_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
EZI2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
EZI2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
EZI2C_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
EZI2C_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
EZI2C_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
EZI2C_SCB__SS0_POSISTION EQU 0
EZI2C_SCB__SS1_POSISTION EQU 1
EZI2C_SCB__SS2_POSISTION EQU 2
EZI2C_SCB__SS3_POSISTION EQU 3
EZI2C_SCB__STATUS EQU CYREG_SCB1_STATUS
EZI2C_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
EZI2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
EZI2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
EZI2C_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
EZI2C_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
EZI2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
EZI2C_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
EZI2C_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
EZI2C_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* EZI2C_SCB_IRQ */
EZI2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
EZI2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
EZI2C_SCB_IRQ__INTC_MASK EQU 0x400
EZI2C_SCB_IRQ__INTC_NUMBER EQU 10
EZI2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
EZI2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
EZI2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
EZI2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
EZI2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* EZI2C_SCBCLK */
EZI2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
EZI2C_SCBCLK__DIV_ID EQU 0x00000043
EZI2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
EZI2C_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* EZI2C_scl */
EZI2C_scl__0__DR EQU CYREG_GPIO_PRT3_DR
EZI2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
EZI2C_scl__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
EZI2C_scl__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
EZI2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
EZI2C_scl__0__HSIOM_GPIO EQU 0
EZI2C_scl__0__HSIOM_I2C EQU 14
EZI2C_scl__0__HSIOM_I2C_SCL EQU 14
EZI2C_scl__0__HSIOM_MASK EQU 0x00F00000
EZI2C_scl__0__HSIOM_SHIFT EQU 20
EZI2C_scl__0__HSIOM_UART EQU 9
EZI2C_scl__0__HSIOM_UART_TX EQU 9
EZI2C_scl__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_scl__0__INTR EQU CYREG_GPIO_PRT3_INTR
EZI2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
EZI2C_scl__0__MASK EQU 0x20
EZI2C_scl__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
EZI2C_scl__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
EZI2C_scl__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
EZI2C_scl__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
EZI2C_scl__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
EZI2C_scl__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
EZI2C_scl__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
EZI2C_scl__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
EZI2C_scl__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
EZI2C_scl__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
EZI2C_scl__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
EZI2C_scl__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
EZI2C_scl__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
EZI2C_scl__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
EZI2C_scl__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
EZI2C_scl__0__PC EQU CYREG_GPIO_PRT3_PC
EZI2C_scl__0__PC2 EQU CYREG_GPIO_PRT3_PC2
EZI2C_scl__0__PORT EQU 3
EZI2C_scl__0__PS EQU CYREG_GPIO_PRT3_PS
EZI2C_scl__0__SHIFT EQU 5
EZI2C_scl__DR EQU CYREG_GPIO_PRT3_DR
EZI2C_scl__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
EZI2C_scl__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
EZI2C_scl__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
EZI2C_scl__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_scl__INTR EQU CYREG_GPIO_PRT3_INTR
EZI2C_scl__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_scl__INTSTAT EQU CYREG_GPIO_PRT3_INTR
EZI2C_scl__MASK EQU 0x20
EZI2C_scl__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
EZI2C_scl__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
EZI2C_scl__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
EZI2C_scl__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
EZI2C_scl__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
EZI2C_scl__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
EZI2C_scl__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
EZI2C_scl__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
EZI2C_scl__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
EZI2C_scl__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
EZI2C_scl__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
EZI2C_scl__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
EZI2C_scl__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
EZI2C_scl__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
EZI2C_scl__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
EZI2C_scl__PC EQU CYREG_GPIO_PRT3_PC
EZI2C_scl__PC2 EQU CYREG_GPIO_PRT3_PC2
EZI2C_scl__PORT EQU 3
EZI2C_scl__PS EQU CYREG_GPIO_PRT3_PS
EZI2C_scl__SHIFT EQU 5

/* EZI2C_sda */
EZI2C_sda__0__DR EQU CYREG_GPIO_PRT3_DR
EZI2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
EZI2C_sda__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
EZI2C_sda__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
EZI2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
EZI2C_sda__0__HSIOM_GPIO EQU 0
EZI2C_sda__0__HSIOM_I2C EQU 14
EZI2C_sda__0__HSIOM_I2C_SDA EQU 14
EZI2C_sda__0__HSIOM_MASK EQU 0x000F0000
EZI2C_sda__0__HSIOM_SHIFT EQU 16
EZI2C_sda__0__HSIOM_UART EQU 9
EZI2C_sda__0__HSIOM_UART_RX EQU 9
EZI2C_sda__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_sda__0__INTR EQU CYREG_GPIO_PRT3_INTR
EZI2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
EZI2C_sda__0__MASK EQU 0x10
EZI2C_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
EZI2C_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
EZI2C_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
EZI2C_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
EZI2C_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
EZI2C_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
EZI2C_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
EZI2C_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
EZI2C_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
EZI2C_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
EZI2C_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
EZI2C_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
EZI2C_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
EZI2C_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
EZI2C_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
EZI2C_sda__0__PC EQU CYREG_GPIO_PRT3_PC
EZI2C_sda__0__PC2 EQU CYREG_GPIO_PRT3_PC2
EZI2C_sda__0__PORT EQU 3
EZI2C_sda__0__PS EQU CYREG_GPIO_PRT3_PS
EZI2C_sda__0__SHIFT EQU 4
EZI2C_sda__DR EQU CYREG_GPIO_PRT3_DR
EZI2C_sda__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
EZI2C_sda__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
EZI2C_sda__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
EZI2C_sda__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_sda__INTR EQU CYREG_GPIO_PRT3_INTR
EZI2C_sda__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_sda__INTSTAT EQU CYREG_GPIO_PRT3_INTR
EZI2C_sda__MASK EQU 0x10
EZI2C_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
EZI2C_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
EZI2C_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
EZI2C_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
EZI2C_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
EZI2C_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
EZI2C_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
EZI2C_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
EZI2C_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
EZI2C_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
EZI2C_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
EZI2C_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
EZI2C_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
EZI2C_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
EZI2C_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
EZI2C_sda__PC EQU CYREG_GPIO_PRT3_PC
EZI2C_sda__PC2 EQU CYREG_GPIO_PRT3_PC2
EZI2C_sda__PORT EQU 3
EZI2C_sda__PS EQU CYREG_GPIO_PRT3_PS
EZI2C_sda__SHIFT EQU 4

/* PWM_1_cy_m0s8_tcpwm_1 */
PWM_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* PWM_2_cy_m0s8_tcpwm_1 */
PWM_2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL8
Clock_1__DIV_ID EQU 0x00000042
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock_1__PA_DIV_ID EQU 0x000000FF

/* CapSense_Cmod */
CapSense_Cmod__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Cmod__0__HSIOM_MASK EQU 0x0000000F
CapSense_Cmod__0__HSIOM_SHIFT EQU 0
CapSense_Cmod__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__MASK EQU 0x01
CapSense_Cmod__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__0__PORT EQU 4
CapSense_Cmod__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__0__SHIFT EQU 0
CapSense_Cmod__Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__MASK EQU 0x01
CapSense_Cmod__Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__Cmod__PORT EQU 4
CapSense_Cmod__Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__Cmod__SHIFT EQU 0
CapSense_Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__MASK EQU 0x01
CapSense_Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__PORT EQU 4
CapSense_Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__SHIFT EQU 0

/* CapSense_CSD */
CapSense_CSD__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_CSD__CSD_COUNTER EQU CYREG_CSD_COUNTER
CapSense_CSD__CSD_ID EQU CYREG_CSD_ID
CapSense_CSD__CSD_INTR EQU CYREG_CSD_INTR
CapSense_CSD__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_CSD__CSD_NUMBER EQU 0
CapSense_CSD__CSD_PWM EQU CYREG_CSD_PWM
CapSense_CSD__CSD_STATUS EQU CYREG_CSD_STATUS

/* CapSense_IDACComp_cy_psoc4_idac */
CapSense_IDACComp_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
CapSense_IDACComp_cy_psoc4_idac__IDAC_NUMBER EQU 2
CapSense_IDACComp_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDACComp_cy_psoc4_idac__POLARITY_SHIFT EQU 17

/* CapSense_IDACMod_cy_psoc4_idac */
CapSense_IDACMod_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
CapSense_IDACMod_cy_psoc4_idac__IDAC_NUMBER EQU 1
CapSense_IDACMod_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDACMod_cy_psoc4_idac__POLARITY_SHIFT EQU 16

/* CapSense_ISR */
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CapSense_ISR__INTC_MASK EQU 0x10000
CapSense_ISR__INTC_NUMBER EQU 16
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC0
CapSense_ISR__INTC_PRIOR_NUM EQU 3
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* CapSense_ModClk */
CapSense_ModClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
CapSense_ModClk__DIV_ID EQU 0x00000040
CapSense_ModClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CapSense_ModClk__PA_DIV_ID EQU 0x000000FF

/* CapSense_Sns */
CapSense_Sns__0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__0__HSIOM_MASK EQU 0x000000F0
CapSense_Sns__0__HSIOM_SHIFT EQU 4
CapSense_Sns__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__0__MASK EQU 0x02
CapSense_Sns__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__0__PORT EQU 2
CapSense_Sns__0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__0__SHIFT EQU 1
CapSense_Sns__1__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__1__HSIOM_MASK EQU 0x00000F00
CapSense_Sns__1__HSIOM_SHIFT EQU 8
CapSense_Sns__1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__1__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__1__MASK EQU 0x04
CapSense_Sns__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__1__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__1__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__1__PORT EQU 2
CapSense_Sns__1__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__1__SHIFT EQU 2
CapSense_Sns__2__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__2__HSIOM_MASK EQU 0x0000F000
CapSense_Sns__2__HSIOM_SHIFT EQU 12
CapSense_Sns__2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__2__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__2__MASK EQU 0x08
CapSense_Sns__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__2__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__2__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__2__PORT EQU 2
CapSense_Sns__2__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__2__SHIFT EQU 3
CapSense_Sns__3__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__3__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__3__HSIOM_SHIFT EQU 16
CapSense_Sns__3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__3__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__3__MASK EQU 0x10
CapSense_Sns__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__3__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__3__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__3__PORT EQU 2
CapSense_Sns__3__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__3__SHIFT EQU 4
CapSense_Sns__4__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__4__HSIOM_MASK EQU 0x00F00000
CapSense_Sns__4__HSIOM_SHIFT EQU 20
CapSense_Sns__4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__4__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__4__MASK EQU 0x20
CapSense_Sns__4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__4__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__4__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__4__PORT EQU 2
CapSense_Sns__4__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__4__SHIFT EQU 5
CapSense_Sns__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__LinearSlider0_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__LinearSlider0_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__LinearSlider0_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__LinearSlider0_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns0__MASK EQU 0x02
CapSense_Sns__LinearSlider0_Sns0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__LinearSlider0_Sns0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__LinearSlider0_Sns0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__LinearSlider0_Sns0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__LinearSlider0_Sns0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__LinearSlider0_Sns0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__LinearSlider0_Sns0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__LinearSlider0_Sns0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__LinearSlider0_Sns0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__LinearSlider0_Sns0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__LinearSlider0_Sns0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__LinearSlider0_Sns0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__LinearSlider0_Sns0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__LinearSlider0_Sns0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__LinearSlider0_Sns0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__LinearSlider0_Sns0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__LinearSlider0_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__LinearSlider0_Sns0__PORT EQU 2
CapSense_Sns__LinearSlider0_Sns0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__LinearSlider0_Sns0__SHIFT EQU 1
CapSense_Sns__LinearSlider0_Sns1__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__LinearSlider0_Sns1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__LinearSlider0_Sns1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__LinearSlider0_Sns1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__LinearSlider0_Sns1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns1__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns1__MASK EQU 0x04
CapSense_Sns__LinearSlider0_Sns1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__LinearSlider0_Sns1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__LinearSlider0_Sns1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__LinearSlider0_Sns1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__LinearSlider0_Sns1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__LinearSlider0_Sns1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__LinearSlider0_Sns1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__LinearSlider0_Sns1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__LinearSlider0_Sns1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__LinearSlider0_Sns1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__LinearSlider0_Sns1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__LinearSlider0_Sns1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__LinearSlider0_Sns1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__LinearSlider0_Sns1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__LinearSlider0_Sns1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__LinearSlider0_Sns1__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__LinearSlider0_Sns1__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__LinearSlider0_Sns1__PORT EQU 2
CapSense_Sns__LinearSlider0_Sns1__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__LinearSlider0_Sns1__SHIFT EQU 2
CapSense_Sns__LinearSlider0_Sns2__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__LinearSlider0_Sns2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__LinearSlider0_Sns2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__LinearSlider0_Sns2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__LinearSlider0_Sns2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns2__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns2__MASK EQU 0x08
CapSense_Sns__LinearSlider0_Sns2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__LinearSlider0_Sns2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__LinearSlider0_Sns2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__LinearSlider0_Sns2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__LinearSlider0_Sns2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__LinearSlider0_Sns2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__LinearSlider0_Sns2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__LinearSlider0_Sns2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__LinearSlider0_Sns2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__LinearSlider0_Sns2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__LinearSlider0_Sns2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__LinearSlider0_Sns2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__LinearSlider0_Sns2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__LinearSlider0_Sns2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__LinearSlider0_Sns2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__LinearSlider0_Sns2__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__LinearSlider0_Sns2__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__LinearSlider0_Sns2__PORT EQU 2
CapSense_Sns__LinearSlider0_Sns2__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__LinearSlider0_Sns2__SHIFT EQU 3
CapSense_Sns__LinearSlider0_Sns3__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__LinearSlider0_Sns3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__LinearSlider0_Sns3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__LinearSlider0_Sns3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__LinearSlider0_Sns3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns3__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns3__MASK EQU 0x10
CapSense_Sns__LinearSlider0_Sns3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__LinearSlider0_Sns3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__LinearSlider0_Sns3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__LinearSlider0_Sns3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__LinearSlider0_Sns3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__LinearSlider0_Sns3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__LinearSlider0_Sns3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__LinearSlider0_Sns3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__LinearSlider0_Sns3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__LinearSlider0_Sns3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__LinearSlider0_Sns3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__LinearSlider0_Sns3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__LinearSlider0_Sns3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__LinearSlider0_Sns3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__LinearSlider0_Sns3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__LinearSlider0_Sns3__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__LinearSlider0_Sns3__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__LinearSlider0_Sns3__PORT EQU 2
CapSense_Sns__LinearSlider0_Sns3__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__LinearSlider0_Sns3__SHIFT EQU 4
CapSense_Sns__LinearSlider0_Sns4__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__LinearSlider0_Sns4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__LinearSlider0_Sns4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__LinearSlider0_Sns4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__LinearSlider0_Sns4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns4__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns4__MASK EQU 0x20
CapSense_Sns__LinearSlider0_Sns4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__LinearSlider0_Sns4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__LinearSlider0_Sns4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__LinearSlider0_Sns4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__LinearSlider0_Sns4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__LinearSlider0_Sns4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__LinearSlider0_Sns4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__LinearSlider0_Sns4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__LinearSlider0_Sns4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__LinearSlider0_Sns4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__LinearSlider0_Sns4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__LinearSlider0_Sns4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__LinearSlider0_Sns4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__LinearSlider0_Sns4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__LinearSlider0_Sns4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__LinearSlider0_Sns4__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__LinearSlider0_Sns4__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__LinearSlider0_Sns4__PORT EQU 2
CapSense_Sns__LinearSlider0_Sns4__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__LinearSlider0_Sns4__SHIFT EQU 5
CapSense_Sns__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__PORT EQU 2
CapSense_Sns__PS EQU CYREG_GPIO_PRT2_PS

/* CapSense_SnsClk */
CapSense_SnsClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL4
CapSense_SnsClk__DIV_ID EQU 0x00000041
CapSense_SnsClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
CapSense_SnsClk__PA_DIV_ID EQU 0x000000FF

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x1A1711AA
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 21
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 2
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
