input: Ivan

source: |
  transfer:
    out 2               ; загрузка старшего бита аккумулятора в буфер вывода
    sign 0              ; сдвиг влево на 1 бит аккумулятора и регистра данных в slave, если sclk = 1
    in 1                ; загрузка бита из буфера ввода в младший бит аккумулятора
    store *3            ; сохранение результата передачи
    iret

  print:
    movh                    ; смещаю младший байт [7:0] в старший байт [31:24]
    store *3                ; сохраняю передаваемый байт в ячейку 2
    load 16                 ; счётчик прерываний для передачи 8-ми битов
    store *4

    sign 3                  ; CS = 0
    ei
    char:
        load *3             ; загружаю передаваемый символ. После этой инструкции по таймеру происходит прерывание
        load *4
        dec                 ; декремент счетчика
        store *4
        jne char
    di
    sign 3                  ; CS = 1
    load *3
    cmp 0                   ; если приходит 0 со slave, значит все введенные символы переданы, и их больше не нужно сохранять в память
    je skip
    store **2+

    skip: ret

  _start:
    vec                     ; вектор прерывания - 0 (в аккумуляторе изначально значение 0)
    func transfer           ; устанавливаю функцию transfer как обработчик прерывания
    store *0
    timer 7                 ; установка таймера с задержкой в 7 тактов
    sign 3

    call hello              ; сохраняю строку Hello,

    load 5
    store *1                ; сохраняю указатель на текущий символ вывода
    load 12
    store *2                ; сохраняю указатель на первый введенный символ

    call name_req           ; вывожу строку 'What is your name?'
    waiting_for_chars:      ; ожидаю ввода пользователя в бесконечном цикле
        load 1              ; передаю в slave 1, чтобы ничего лишнего не записывалось в буфер
        call print
        cmp 0               ; если со slave пришел не 0, значит пользователь ввел символы
        je waiting_for_chars

    load **1+               ; загружаю символ 'H' из строки 'Hello, '
    loop:
        call print
        load **1+           ; загружаю каждый символ из строки
        cmp 0               ; пока не закончились символы, считываю данные с spi, затем добавляю этот символ в буфер вывода
        jne loop

    load '!'
    call print              ; печатаю знак восклицания в конце
    load 0
    call print              ; передаю 0-терминатор в буфер
    halt

  name_req:
    load 'W'
    call print
    load 'h'
    call print
    load 'a'
    call print
    load 't'
    call print
    load ' '
    call print

    load 'i'
    call print
    load 's'
    call print
    load ' '
    call print

    load 'y'
    call print
    load 'o'
    call print
    load 'u'
    call print
    load 'r'
    call print
    load ' '
    call print

    load 'n'
    call print
    load 'a'
    call print
    load 'm'
    call print
    load 'e'
    call print
    load '?'
    call print
    load 0
    call print
    load 10
    call print

    ret

  hello:
    load 'H'
    store *5
    load 'e'
    store *6
    load 'l'
    store *7
    load 'l'
    store *8
    load 'o'
    store *9
    load ','
    store *10
    load ' '
    store *11

    ret

machine_code: |-
  [{"_start": 23},
   {"index": 0, "opcode": "out", "arg": 2},
   {"index": 1, "opcode": "sign", "arg": 0},
   {"index": 2, "opcode": "in", "arg": 1},
   {"index": 3, "opcode": "store", "arg": "*3"},
   {"index": 4, "opcode": "iret"},
   {"index": 5, "opcode": "movh"},
   {"index": 6, "opcode": "store", "arg": "*3"},
   {"index": 7, "opcode": "load", "arg": 16},
   {"index": 8, "opcode": "store", "arg": "*4"},
   {"index": 9, "opcode": "sign", "arg": 3},
   {"index": 10, "opcode": "ei"},
   {"index": 11, "opcode": "load", "arg": "*3"},
   {"index": 12, "opcode": "load", "arg": "*4"},
   {"index": 13, "opcode": "dec"},
   {"index": 14, "opcode": "store", "arg": "*4"},
   {"index": 15, "opcode": "jne", "arg": 11},
   {"index": 16, "opcode": "di"},
   {"index": 17, "opcode": "sign", "arg": 3},
   {"index": 18, "opcode": "load", "arg": "*3"},
   {"index": 19, "opcode": "cmp", "arg": 0},
   {"index": 20, "opcode": "je", "arg": 22},
   {"index": 21, "opcode": "store", "arg": "**2+"},
   {"index": 22, "opcode": "ret"},
   {"index": 23, "opcode": "vec"},
   {"index": 24, "opcode": "func", "arg": 0},
   {"index": 25, "opcode": "store", "arg": "*0"},
   {"index": 26, "opcode": "timer", "arg": 7},
   {"index": 27, "opcode": "sign", "arg": 3},
   {"index": 28, "opcode": "call", "arg": 89},
   {"index": 29, "opcode": "load", "arg": 5},
   {"index": 30, "opcode": "store", "arg": "*1"},
   {"index": 31, "opcode": "load", "arg": 12},
   {"index": 32, "opcode": "store", "arg": "*2"},
   {"index": 33, "opcode": "call", "arg": 48},
   {"index": 34, "opcode": "load", "arg": 1},
   {"index": 35, "opcode": "call", "arg": 5},
   {"index": 36, "opcode": "cmp", "arg": 0},
   {"index": 37, "opcode": "je", "arg": 34},
   {"index": 38, "opcode": "load", "arg": "**1+"},
   {"index": 39, "opcode": "call", "arg": 5},
   {"index": 40, "opcode": "load", "arg": "**1+"},
   {"index": 41, "opcode": "cmp", "arg": 0},
   {"index": 42, "opcode": "jne", "arg": 39},
   {"index": 43, "opcode": "load", "arg": 33},
   {"index": 44, "opcode": "call", "arg": 5},
   {"index": 45, "opcode": "load", "arg": 0},
   {"index": 46, "opcode": "call", "arg": 5},
   {"index": 47, "opcode": "halt"},
   {"index": 48, "opcode": "load", "arg": 87},
   {"index": 49, "opcode": "call", "arg": 5},
   {"index": 50, "opcode": "load", "arg": 104},
   {"index": 51, "opcode": "call", "arg": 5},
   {"index": 52, "opcode": "load", "arg": 97},
   {"index": 53, "opcode": "call", "arg": 5},
   {"index": 54, "opcode": "load", "arg": 116},
   {"index": 55, "opcode": "call", "arg": 5},
   {"index": 56, "opcode": "load", "arg": 32},
   {"index": 57, "opcode": "call", "arg": 5},
   {"index": 58, "opcode": "load", "arg": 105},
   {"index": 59, "opcode": "call", "arg": 5},
   {"index": 60, "opcode": "load", "arg": 115},
   {"index": 61, "opcode": "call", "arg": 5},
   {"index": 62, "opcode": "load", "arg": 32},
   {"index": 63, "opcode": "call", "arg": 5},
   {"index": 64, "opcode": "load", "arg": 121},
   {"index": 65, "opcode": "call", "arg": 5},
   {"index": 66, "opcode": "load", "arg": 111},
   {"index": 67, "opcode": "call", "arg": 5},
   {"index": 68, "opcode": "load", "arg": 117},
   {"index": 69, "opcode": "call", "arg": 5},
   {"index": 70, "opcode": "load", "arg": 114},
   {"index": 71, "opcode": "call", "arg": 5},
   {"index": 72, "opcode": "load", "arg": 32},
   {"index": 73, "opcode": "call", "arg": 5},
   {"index": 74, "opcode": "load", "arg": 110},
   {"index": 75, "opcode": "call", "arg": 5},
   {"index": 76, "opcode": "load", "arg": 97},
   {"index": 77, "opcode": "call", "arg": 5},
   {"index": 78, "opcode": "load", "arg": 109},
   {"index": 79, "opcode": "call", "arg": 5},
   {"index": 80, "opcode": "load", "arg": 101},
   {"index": 81, "opcode": "call", "arg": 5},
   {"index": 82, "opcode": "load", "arg": 63},
   {"index": 83, "opcode": "call", "arg": 5},
   {"index": 84, "opcode": "load", "arg": 0},
   {"index": 85, "opcode": "call", "arg": 5},
   {"index": 86, "opcode": "load", "arg": 10},
   {"index": 87, "opcode": "call", "arg": 5},
   {"index": 88, "opcode": "ret"},
   {"index": 89, "opcode": "load", "arg": 72},
   {"index": 90, "opcode": "store", "arg": "*5"},
   {"index": 91, "opcode": "load", "arg": 101},
   {"index": 92, "opcode": "store", "arg": "*6"},
   {"index": 93, "opcode": "load", "arg": 108},
   {"index": 94, "opcode": "store", "arg": "*7"},
   {"index": 95, "opcode": "load", "arg": 108},
   {"index": 96, "opcode": "store", "arg": "*8"},
   {"index": 97, "opcode": "load", "arg": 111},
   {"index": 98, "opcode": "store", "arg": "*9"},
   {"index": 99, "opcode": "load", "arg": 44},
   {"index": 100, "opcode": "store", "arg": "*10"},
   {"index": 101, "opcode": "load", "arg": 32},
   {"index": 102, "opcode": "store", "arg": "*11"},
   {"index": 103, "opcode": "ret"}]

output: |
  What is your name?
  Hello, Ivan!
  
  ticks_count: 13805
  instructions_count: 6148


out_processor: |
  DEBUG: [23: vec ] - TICK: 0 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 0
  DEBUG: [24: func 0] - TICK: 1 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 0
  DEBUG: [25: store *0] - TICK: 2 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 0
  DEBUG: [26: timer 7] - TICK: 3 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [27: sign 3] - TICK: 4 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [28: call 89] - TICK: 5 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: -1 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [28: call 89] - TICK: 6 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: -1 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [28: call 89] - TICK: 7 | ACC: 28 | BUF: 0 | STACK: -1 | ADDR: -1 | ALU_OUT: 28 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [28: call 89] - TICK: 8 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: -1 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [89: load 72] - TICK: 9 | ACC: 72 | BUF: 0 | STACK: -1 | ADDR: -1 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [90: store *5] - TICK: 10 | ACC: 72 | BUF: 0 | STACK: -1 | ADDR: 5 | ALU_OUT: 72 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [91: load 101] - TICK: 11 | ACC: 101 | BUF: 0 | STACK: -1 | ADDR: 5 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [92: store *6] - TICK: 12 | ACC: 101 | BUF: 0 | STACK: -1 | ADDR: 6 | ALU_OUT: 101 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [93: load 108] - TICK: 13 | ACC: 108 | BUF: 0 | STACK: -1 | ADDR: 6 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [94: store *7] - TICK: 14 | ACC: 108 | BUF: 0 | STACK: -1 | ADDR: 7 | ALU_OUT: 108 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [95: load 108] - TICK: 15 | ACC: 108 | BUF: 0 | STACK: -1 | ADDR: 7 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [96: store *8] - TICK: 16 | ACC: 108 | BUF: 0 | STACK: -1 | ADDR: 8 | ALU_OUT: 108 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [97: load 111] - TICK: 17 | ACC: 111 | BUF: 0 | STACK: -1 | ADDR: 8 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [98: store *9] - TICK: 18 | ACC: 111 | BUF: 0 | STACK: -1 | ADDR: 9 | ALU_OUT: 111 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [99: load 44] - TICK: 19 | ACC: 44 | BUF: 0 | STACK: -1 | ADDR: 9 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [100: store *10] - TICK: 20 | ACC: 44 | BUF: 0 | STACK: -1 | ADDR: 10 | ALU_OUT: 44 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [101: load 32] - TICK: 21 | ACC: 32 | BUF: 0 | STACK: -1 | ADDR: 10 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [102: store *11] - TICK: 22 | ACC: 32 | BUF: 0 | STACK: -1 | ADDR: 11 | ALU_OUT: 32 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [103: ret ] - TICK: 23 | ACC: 32 | BUF: 0 | STACK: -1 | ADDR: -1 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [103: ret ] - TICK: 24 | ACC: 32 | BUF: 0 | STACK: -1 | ADDR: -1 | ALU_OUT: 28 | MEM_OUT: 28 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [103: ret ] - TICK: 25 | ACC: 32 | BUF: 0 | STACK: 0 | ADDR: -1 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [29: load 5] - TICK: 26 | ACC: 5 | BUF: 0 | STACK: 0 | ADDR: -1 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [30: store *1] - TICK: 27 | ACC: 5 | BUF: 0 | STACK: 0 | ADDR: 1 | ALU_OUT: 5 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [31: load 12] - TICK: 28 | ACC: 12 | BUF: 0 | STACK: 0 | ADDR: 1 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [32: store *2] - TICK: 29 | ACC: 12 | BUF: 0 | STACK: 0 | ADDR: 2 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [33: call 48] - TICK: 30 | ACC: 12 | BUF: 0 | STACK: -1 | ADDR: -1 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [33: call 48] - TICK: 31 | ACC: 12 | BUF: 12 | STACK: -1 | ADDR: -1 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [33: call 48] - TICK: 32 | ACC: 33 | BUF: 12 | STACK: -1 | ADDR: -1 | ALU_OUT: 33 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [33: call 48] - TICK: 33 | ACC: 12 | BUF: 12 | STACK: -1 | ADDR: -1 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [48: load 87] - TICK: 34 | ACC: 87 | BUF: 12 | STACK: -1 | ADDR: -1 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [49: call 5] - TICK: 35 | ACC: 87 | BUF: 12 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [49: call 5] - TICK: 36 | ACC: 87 | BUF: 87 | STACK: -2 | ADDR: -2 | ALU_OUT: 87 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [49: call 5] - TICK: 37 | ACC: 49 | BUF: 87 | STACK: -2 | ADDR: -2 | ALU_OUT: 49 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [49: call 5] - TICK: 38 | ACC: 87 | BUF: 87 | STACK: -2 | ADDR: -2 | ALU_OUT: 87 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [5: movh ] - TICK: 39 | ACC: 1459617792 | BUF: 87 | STACK: -2 | ADDR: -2 | ALU_OUT: 1459617792 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [6: store *3] - TICK: 40 | ACC: 1459617792 | BUF: 87 | STACK: -2 | ADDR: 3 | ALU_OUT: 1459617792 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [7: load 16] - TICK: 41 | ACC: 16 | BUF: 87 | STACK: -2 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [8: store *4] - TICK: 42 | ACC: 16 | BUF: 87 | STACK: -2 | ADDR: 4 | ALU_OUT: 16 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [9: sign 3] - TICK: 43 | ACC: 16 | BUF: 87 | STACK: -2 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [10: ei ] - TICK: 44 | ACC: 16 | BUF: 87 | STACK: -2 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *3] - TICK: 45 | ACC: 1459617792 | BUF: 87 | STACK: -2 | ADDR: 3 | ALU_OUT: 1459617792 | MEM_OUT: 1459617792 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [11: load *3] - TICK: 46 | ACC: 1459617792 | BUF: 87 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 47 | ACC: 1459617792 | BUF: 1459617792 | STACK: -3 | ADDR: -3 | ALU_OUT: 1459617792 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 48 | ACC: 12 | BUF: 1459617792 | STACK: -3 | ADDR: -3 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 49 | ACC: 1459617792 | BUF: 1459617792 | STACK: -3 | ADDR: -3 | ALU_OUT: 1459617792 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 50 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: -4 | ALU_OUT: -4 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 51 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: -4 | ALU_OUT: 1459617792 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 52 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 53 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: sign 0] - TICK: 54 | ACC: 2919235584 | BUF: 1459617792 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: in 1] - TICK: 55 | ACC: 2919235584 | BUF: 1459617792 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: store *3] - TICK: 56 | ACC: 2919235584 | BUF: 1459617792 | STACK: -4 | ADDR: 3 | ALU_OUT: 2919235584 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 57 | ACC: 2919235584 | BUF: 1459617792 | STACK: -4 | ADDR: -4 | ALU_OUT: -4 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 58 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: -4 | ALU_OUT: 1459617792 | MEM_OUT: 1459617792 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 59 | ACC: 1459617792 | BUF: 1459617792 | STACK: -3 | ADDR: -4 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 60 | ACC: 1459617792 | BUF: 1459617792 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 61 | ACC: 1459617792 | BUF: 1459617792 | STACK: -3 | ADDR: -3 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 62 | ACC: 1459617792 | BUF: 1459617792 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *4] - TICK: 63 | ACC: 16 | BUF: 1459617792 | STACK: -2 | ADDR: 4 | ALU_OUT: 16 | MEM_OUT: 16 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 64 | ACC: 15 | BUF: 1459617792 | STACK: -2 | ADDR: 4 | ALU_OUT: 15 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *4] - TICK: 65 | ACC: 15 | BUF: 1459617792 | STACK: -2 | ADDR: 4 | ALU_OUT: 15 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 66 | ACC: 15 | BUF: 1459617792 | STACK: -2 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 67 | ACC: 15 | BUF: 1459617792 | STACK: -2 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *3] - TICK: 68 | ACC: 2919235584 | BUF: 1459617792 | STACK: -2 | ADDR: 3 | ALU_OUT: 2919235584 | MEM_OUT: 2919235584 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [11: load *3] - TICK: 69 | ACC: 2919235584 | BUF: 1459617792 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 70 | ACC: 2919235584 | BUF: 2919235584 | STACK: -3 | ADDR: -3 | ALU_OUT: 2919235584 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 71 | ACC: 12 | BUF: 2919235584 | STACK: -3 | ADDR: -3 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 72 | ACC: 2919235584 | BUF: 2919235584 | STACK: -3 | ADDR: -3 | ALU_OUT: 2919235584 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 73 | ACC: 2919235584 | BUF: 2919235584 | STACK: -4 | ADDR: -4 | ALU_OUT: -4 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 74 | ACC: 2919235584 | BUF: 2919235584 | STACK: -4 | ADDR: -4 | ALU_OUT: 2919235584 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 75 | ACC: 2919235584 | BUF: 2919235584 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 76 | ACC: 2919235584 | BUF: 2919235584 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: sign 0] - TICK: 77 | ACC: 2919235584 | BUF: 2919235584 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: in 1] - TICK: 78 | ACC: 2919235584 | BUF: 2919235584 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: store *3] - TICK: 79 | ACC: 2919235584 | BUF: 2919235584 | STACK: -4 | ADDR: 3 | ALU_OUT: 2919235584 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 80 | ACC: 2919235584 | BUF: 2919235584 | STACK: -4 | ADDR: -4 | ALU_OUT: -4 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 81 | ACC: 2919235584 | BUF: 2919235584 | STACK: -4 | ADDR: -4 | ALU_OUT: 2919235584 | MEM_OUT: 2919235584 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 82 | ACC: 2919235584 | BUF: 2919235584 | STACK: -3 | ADDR: -4 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 83 | ACC: 2919235584 | BUF: 2919235584 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 84 | ACC: 2919235584 | BUF: 2919235584 | STACK: -3 | ADDR: -3 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 85 | ACC: 2919235584 | BUF: 2919235584 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *4] - TICK: 86 | ACC: 15 | BUF: 2919235584 | STACK: -2 | ADDR: 4 | ALU_OUT: 15 | MEM_OUT: 15 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 87 | ACC: 14 | BUF: 2919235584 | STACK: -2 | ADDR: 4 | ALU_OUT: 14 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *4] - TICK: 88 | ACC: 14 | BUF: 2919235584 | STACK: -2 | ADDR: 4 | ALU_OUT: 14 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 89 | ACC: 14 | BUF: 2919235584 | STACK: -2 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 90 | ACC: 14 | BUF: 2919235584 | STACK: -2 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *3] - TICK: 91 | ACC: 2919235584 | BUF: 2919235584 | STACK: -2 | ADDR: 3 | ALU_OUT: 2919235584 | MEM_OUT: 2919235584 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [11: load *3] - TICK: 92 | ACC: 2919235584 | BUF: 2919235584 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 93 | ACC: 2919235584 | BUF: 2919235584 | STACK: -3 | ADDR: -3 | ALU_OUT: 2919235584 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 94 | ACC: 12 | BUF: 2919235584 | STACK: -3 | ADDR: -3 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 95 | ACC: 2919235584 | BUF: 2919235584 | STACK: -3 | ADDR: -3 | ALU_OUT: 2919235584 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 96 | ACC: 2919235584 | BUF: 2919235584 | STACK: -4 | ADDR: -4 | ALU_OUT: -4 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 97 | ACC: 2919235584 | BUF: 2919235584 | STACK: -4 | ADDR: -4 | ALU_OUT: 2919235584 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 98 | ACC: 2919235584 | BUF: 2919235584 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 99 | ACC: 2919235584 | BUF: 2919235584 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: sign 0] - TICK: 100 | ACC: 1543503872 | BUF: 2919235584 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: in 1] - TICK: 101 | ACC: 1543503872 | BUF: 2919235584 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: store *3] - TICK: 102 | ACC: 1543503872 | BUF: 2919235584 | STACK: -4 | ADDR: 3 | ALU_OUT: 1543503872 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 103 | ACC: 1543503872 | BUF: 2919235584 | STACK: -4 | ADDR: -4 | ALU_OUT: -4 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 104 | ACC: 2919235584 | BUF: 2919235584 | STACK: -4 | ADDR: -4 | ALU_OUT: 2919235584 | MEM_OUT: 2919235584 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 105 | ACC: 2919235584 | BUF: 2919235584 | STACK: -3 | ADDR: -4 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 106 | ACC: 2919235584 | BUF: 2919235584 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 107 | ACC: 2919235584 | BUF: 2919235584 | STACK: -3 | ADDR: -3 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 108 | ACC: 2919235584 | BUF: 2919235584 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *4] - TICK: 109 | ACC: 14 | BUF: 2919235584 | STACK: -2 | ADDR: 4 | ALU_OUT: 14 | MEM_OUT: 14 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 110 | ACC: 13 | BUF: 2919235584 | STACK: -2 | ADDR: 4 | ALU_OUT: 13 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *4] - TICK: 111 | ACC: 13 | BUF: 2919235584 | STACK: -2 | ADDR: 4 | ALU_OUT: 13 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 112 | ACC: 13 | BUF: 2919235584 | STACK: -2 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 113 | ACC: 13 | BUF: 2919235584 | STACK: -2 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *3] - TICK: 114 | ACC: 1543503872 | BUF: 2919235584 | STACK: -2 | ADDR: 3 | ALU_OUT: 1543503872 | MEM_OUT: 1543503872 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [11: load *3] - TICK: 115 | ACC: 1543503872 | BUF: 2919235584 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 116 | ACC: 1543503872 | BUF: 1543503872 | STACK: -3 | ADDR: -3 | ALU_OUT: 1543503872 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 117 | ACC: 12 | BUF: 1543503872 | STACK: -3 | ADDR: -3 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 118 | ACC: 1543503872 | BUF: 1543503872 | STACK: -3 | ADDR: -3 | ALU_OUT: 1543503872 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 119 | ACC: 1543503872 | BUF: 1543503872 | STACK: -4 | ADDR: -4 | ALU_OUT: -4 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 120 | ACC: 1543503872 | BUF: 1543503872 | STACK: -4 | ADDR: -4 | ALU_OUT: 1543503872 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 121 | ACC: 1543503872 | BUF: 1543503872 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 122 | ACC: 1543503872 | BUF: 1543503872 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: sign 0] - TICK: 123 | ACC: 1543503872 | BUF: 1543503872 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: in 1] - TICK: 124 | ACC: 1543503872 | BUF: 1543503872 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: store *3] - TICK: 125 | ACC: 1543503872 | BUF: 1543503872 | STACK: -4 | ADDR: 3 | ALU_OUT: 1543503872 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 126 | ACC: 1543503872 | BUF: 1543503872 | STACK: -4 | ADDR: -4 | ALU_OUT: -4 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 127 | ACC: 1543503872 | BUF: 1543503872 | STACK: -4 | ADDR: -4 | ALU_OUT: 1543503872 | MEM_OUT: 1543503872 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 128 | ACC: 1543503872 | BUF: 1543503872 | STACK: -3 | ADDR: -4 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 129 | ACC: 1543503872 | BUF: 1543503872 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 130 | ACC: 1543503872 | BUF: 1543503872 | STACK: -3 | ADDR: -3 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 131 | ACC: 1543503872 | BUF: 1543503872 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *4] - TICK: 132 | ACC: 13 | BUF: 1543503872 | STACK: -2 | ADDR: 4 | ALU_OUT: 13 | MEM_OUT: 13 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 133 | ACC: 12 | BUF: 1543503872 | STACK: -2 | ADDR: 4 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *4] - TICK: 134 | ACC: 12 | BUF: 1543503872 | STACK: -2 | ADDR: 4 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 135 | ACC: 12 | BUF: 1543503872 | STACK: -2 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 136 | ACC: 12 | BUF: 1543503872 | STACK: -2 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *3] - TICK: 137 | ACC: 1543503872 | BUF: 1543503872 | STACK: -2 | ADDR: 3 | ALU_OUT: 1543503872 | MEM_OUT: 1543503872 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [11: load *3] - TICK: 138 | ACC: 1543503872 | BUF: 1543503872 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 139 | ACC: 1543503872 | BUF: 1543503872 | STACK: -3 | ADDR: -3 | ALU_OUT: 1543503872 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 140 | ACC: 12 | BUF: 1543503872 | STACK: -3 | ADDR: -3 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 141 | ACC: 1543503872 | BUF: 1543503872 | STACK: -3 | ADDR: -3 | ALU_OUT: 1543503872 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 142 | ACC: 1543503872 | BUF: 1543503872 | STACK: -4 | ADDR: -4 | ALU_OUT: -4 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 143 | ACC: 1543503872 | BUF: 1543503872 | STACK: -4 | ADDR: -4 | ALU_OUT: 1543503872 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 144 | ACC: 1543503872 | BUF: 1543503872 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 145 | ACC: 1543503872 | BUF: 1543503872 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: sign 0] - TICK: 146 | ACC: 3087007744 | BUF: 1543503872 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: in 1] - TICK: 147 | ACC: 3087007744 | BUF: 1543503872 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: store *3] - TICK: 148 | ACC: 3087007744 | BUF: 1543503872 | STACK: -4 | ADDR: 3 | ALU_OUT: 3087007744 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 149 | ACC: 3087007744 | BUF: 1543503872 | STACK: -4 | ADDR: -4 | ALU_OUT: -4 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 150 | ACC: 1543503872 | BUF: 1543503872 | STACK: -4 | ADDR: -4 | ALU_OUT: 1543503872 | MEM_OUT: 1543503872 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 151 | ACC: 1543503872 | BUF: 1543503872 | STACK: -3 | ADDR: -4 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 152 | ACC: 1543503872 | BUF: 1543503872 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 153 | ACC: 1543503872 | BUF: 1543503872 | STACK: -3 | ADDR: -3 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 154 | ACC: 1543503872 | BUF: 1543503872 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *4] - TICK: 155 | ACC: 12 | BUF: 1543503872 | STACK: -2 | ADDR: 4 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 156 | ACC: 11 | BUF: 1543503872 | STACK: -2 | ADDR: 4 | ALU_OUT: 11 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *4] - TICK: 157 | ACC: 11 | BUF: 1543503872 | STACK: -2 | ADDR: 4 | ALU_OUT: 11 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 158 | ACC: 11 | BUF: 1543503872 | STACK: -2 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 159 | ACC: 11 | BUF: 1543503872 | STACK: -2 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *3] - TICK: 160 | ACC: 3087007744 | BUF: 1543503872 | STACK: -2 | ADDR: 3 | ALU_OUT: 3087007744 | MEM_OUT: 3087007744 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [11: load *3] - TICK: 161 | ACC: 3087007744 | BUF: 1543503872 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 162 | ACC: 3087007744 | BUF: 3087007744 | STACK: -3 | ADDR: -3 | ALU_OUT: 3087007744 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 163 | ACC: 12 | BUF: 3087007744 | STACK: -3 | ADDR: -3 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 164 | ACC: 3087007744 | BUF: 3087007744 | STACK: -3 | ADDR: -3 | ALU_OUT: 3087007744 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 165 | ACC: 3087007744 | BUF: 3087007744 | STACK: -4 | ADDR: -4 | ALU_OUT: -4 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 166 | ACC: 3087007744 | BUF: 3087007744 | STACK: -4 | ADDR: -4 | ALU_OUT: 3087007744 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 167 | ACC: 3087007744 | BUF: 3087007744 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 168 | ACC: 3087007744 | BUF: 3087007744 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: sign 0] - TICK: 169 | ACC: 3087007744 | BUF: 3087007744 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: in 1] - TICK: 170 | ACC: 3087007744 | BUF: 3087007744 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: store *3] - TICK: 171 | ACC: 3087007744 | BUF: 3087007744 | STACK: -4 | ADDR: 3 | ALU_OUT: 3087007744 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 172 | ACC: 3087007744 | BUF: 3087007744 | STACK: -4 | ADDR: -4 | ALU_OUT: -4 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 173 | ACC: 3087007744 | BUF: 3087007744 | STACK: -4 | ADDR: -4 | ALU_OUT: 3087007744 | MEM_OUT: 3087007744 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 174 | ACC: 3087007744 | BUF: 3087007744 | STACK: -3 | ADDR: -4 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 175 | ACC: 3087007744 | BUF: 3087007744 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 176 | ACC: 3087007744 | BUF: 3087007744 | STACK: -3 | ADDR: -3 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 177 | ACC: 3087007744 | BUF: 3087007744 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *4] - TICK: 178 | ACC: 11 | BUF: 3087007744 | STACK: -2 | ADDR: 4 | ALU_OUT: 11 | MEM_OUT: 11 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 179 | ACC: 10 | BUF: 3087007744 | STACK: -2 | ADDR: 4 | ALU_OUT: 10 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *4] - TICK: 180 | ACC: 10 | BUF: 3087007744 | STACK: -2 | ADDR: 4 | ALU_OUT: 10 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 181 | ACC: 10 | BUF: 3087007744 | STACK: -2 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 182 | ACC: 10 | BUF: 3087007744 | STACK: -2 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  WARNING: 
  ... Continue! ...
  
  DEBUG: [13: dec ] - TICK: 409 | ACC: 0 | BUF: 0 | STACK: -2 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *4] - TICK: 410 | ACC: 0 | BUF: 0 | STACK: -2 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 411 | ACC: 0 | BUF: 0 | STACK: -2 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 412 | ACC: 0 | BUF: 0 | STACK: -2 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [16: di ] - TICK: 413 | ACC: 0 | BUF: 0 | STACK: -2 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [17: sign 3] - TICK: 414 | ACC: 0 | BUF: 0 | STACK: -2 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [18: load *3] - TICK: 415 | ACC: 0 | BUF: 0 | STACK: -2 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [19: cmp 0] - TICK: 416 | ACC: 0 | BUF: 0 | STACK: -2 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [19: cmp 0] - TICK: 417 | ACC: 0 | BUF: 0 | STACK: -2 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [19: cmp 0] - TICK: 418 | ACC: 0 | BUF: 0 | STACK: -2 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [20: je 22] - TICK: 419 | ACC: 0 | BUF: 0 | STACK: -2 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [20: je 22] - TICK: 420 | ACC: 0 | BUF: 0 | STACK: -2 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [22: ret ] - TICK: 421 | ACC: 0 | BUF: 0 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [22: ret ] - TICK: 422 | ACC: 0 | BUF: 0 | STACK: -2 | ADDR: -2 | ALU_OUT: 49 | MEM_OUT: 49 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [22: ret ] - TICK: 423 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: -2 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  WARNING: 
  ... Continue! ...
  
  DEBUG: [38: load **1+] - TICK: 8631 | ACC: 73 | BUF: 5 | STACK: 0 | ADDR: 1 | ALU_OUT: 5 | MEM_OUT: 5 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [38: load **1+] - TICK: 8632 | ACC: 73 | BUF: 5 | STACK: 0 | ADDR: 1 | ALU_OUT: 6 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [38: load **1+] - TICK: 8633 | ACC: 73 | BUF: 5 | STACK: 0 | ADDR: 5 | ALU_OUT: 5 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [38: load **1+] - TICK: 8634 | ACC: 72 | BUF: 5 | STACK: 0 | ADDR: 5 | ALU_OUT: 72 | MEM_OUT: 72 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [39: call 5] - TICK: 8635 | ACC: 72 | BUF: 5 | STACK: -1 | ADDR: -1 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [39: call 5] - TICK: 8636 | ACC: 72 | BUF: 72 | STACK: -1 | ADDR: -1 | ALU_OUT: 72 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [39: call 5] - TICK: 8637 | ACC: 39 | BUF: 72 | STACK: -1 | ADDR: -1 | ALU_OUT: 39 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [39: call 5] - TICK: 8638 | ACC: 72 | BUF: 72 | STACK: -1 | ADDR: -1 | ALU_OUT: 72 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [5: movh ] - TICK: 8639 | ACC: 1207959552 | BUF: 72 | STACK: -1 | ADDR: -1 | ALU_OUT: 1207959552 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [6: store *3] - TICK: 8640 | ACC: 1207959552 | BUF: 72 | STACK: -1 | ADDR: 3 | ALU_OUT: 1207959552 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [7: load 16] - TICK: 8641 | ACC: 16 | BUF: 72 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [8: store *4] - TICK: 8642 | ACC: 16 | BUF: 72 | STACK: -1 | ADDR: 4 | ALU_OUT: 16 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [9: sign 3] - TICK: 8643 | ACC: 16 | BUF: 72 | STACK: -1 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [10: ei ] - TICK: 8644 | ACC: 16 | BUF: 72 | STACK: -1 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *3] - TICK: 8645 | ACC: 1207959552 | BUF: 72 | STACK: -1 | ADDR: 3 | ALU_OUT: 1207959552 | MEM_OUT: 1207959552 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [11: load *3] - TICK: 8646 | ACC: 1207959552 | BUF: 72 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8647 | ACC: 1207959552 | BUF: 1207959552 | STACK: -2 | ADDR: -2 | ALU_OUT: 1207959552 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8648 | ACC: 12 | BUF: 1207959552 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8649 | ACC: 1207959552 | BUF: 1207959552 | STACK: -2 | ADDR: -2 | ALU_OUT: 1207959552 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8650 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8651 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: -3 | ALU_OUT: 1207959552 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8652 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 8653 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: sign 0] - TICK: 8654 | ACC: 2415919104 | BUF: 1207959552 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: in 1] - TICK: 8655 | ACC: 2415919104 | BUF: 1207959552 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: store *3] - TICK: 8656 | ACC: 2415919104 | BUF: 1207959552 | STACK: -3 | ADDR: 3 | ALU_OUT: 2415919104 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8657 | ACC: 2415919104 | BUF: 1207959552 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8658 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: -3 | ALU_OUT: 1207959552 | MEM_OUT: 1207959552 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8659 | ACC: 1207959552 | BUF: 1207959552 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8660 | ACC: 1207959552 | BUF: 1207959552 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8661 | ACC: 1207959552 | BUF: 1207959552 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 8662 | ACC: 1207959552 | BUF: 1207959552 | STACK: -1 | ADDR: -2 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *4] - TICK: 8663 | ACC: 16 | BUF: 1207959552 | STACK: -1 | ADDR: 4 | ALU_OUT: 16 | MEM_OUT: 16 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 8664 | ACC: 15 | BUF: 1207959552 | STACK: -1 | ADDR: 4 | ALU_OUT: 15 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *4] - TICK: 8665 | ACC: 15 | BUF: 1207959552 | STACK: -1 | ADDR: 4 | ALU_OUT: 15 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 8666 | ACC: 15 | BUF: 1207959552 | STACK: -1 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 8667 | ACC: 15 | BUF: 1207959552 | STACK: -1 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *3] - TICK: 8668 | ACC: 2415919104 | BUF: 1207959552 | STACK: -1 | ADDR: 3 | ALU_OUT: 2415919104 | MEM_OUT: 2415919104 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [11: load *3] - TICK: 8669 | ACC: 2415919104 | BUF: 1207959552 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8670 | ACC: 2415919104 | BUF: 2415919104 | STACK: -2 | ADDR: -2 | ALU_OUT: 2415919104 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8671 | ACC: 12 | BUF: 2415919104 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8672 | ACC: 2415919104 | BUF: 2415919104 | STACK: -2 | ADDR: -2 | ALU_OUT: 2415919104 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8673 | ACC: 2415919104 | BUF: 2415919104 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8674 | ACC: 2415919104 | BUF: 2415919104 | STACK: -3 | ADDR: -3 | ALU_OUT: 2415919104 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8675 | ACC: 2415919104 | BUF: 2415919104 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 8676 | ACC: 2415919104 | BUF: 2415919104 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: sign 0] - TICK: 8677 | ACC: 2415919104 | BUF: 2415919104 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: in 1] - TICK: 8678 | ACC: 2415919104 | BUF: 2415919104 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: store *3] - TICK: 8679 | ACC: 2415919104 | BUF: 2415919104 | STACK: -3 | ADDR: 3 | ALU_OUT: 2415919104 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8680 | ACC: 2415919104 | BUF: 2415919104 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8681 | ACC: 2415919104 | BUF: 2415919104 | STACK: -3 | ADDR: -3 | ALU_OUT: 2415919104 | MEM_OUT: 2415919104 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8682 | ACC: 2415919104 | BUF: 2415919104 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8683 | ACC: 2415919104 | BUF: 2415919104 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8684 | ACC: 2415919104 | BUF: 2415919104 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 8685 | ACC: 2415919104 | BUF: 2415919104 | STACK: -1 | ADDR: -2 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *4] - TICK: 8686 | ACC: 15 | BUF: 2415919104 | STACK: -1 | ADDR: 4 | ALU_OUT: 15 | MEM_OUT: 15 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 8687 | ACC: 14 | BUF: 2415919104 | STACK: -1 | ADDR: 4 | ALU_OUT: 14 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *4] - TICK: 8688 | ACC: 14 | BUF: 2415919104 | STACK: -1 | ADDR: 4 | ALU_OUT: 14 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 8689 | ACC: 14 | BUF: 2415919104 | STACK: -1 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 8690 | ACC: 14 | BUF: 2415919104 | STACK: -1 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *3] - TICK: 8691 | ACC: 2415919104 | BUF: 2415919104 | STACK: -1 | ADDR: 3 | ALU_OUT: 2415919104 | MEM_OUT: 2415919104 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [11: load *3] - TICK: 8692 | ACC: 2415919104 | BUF: 2415919104 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8693 | ACC: 2415919104 | BUF: 2415919104 | STACK: -2 | ADDR: -2 | ALU_OUT: 2415919104 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8694 | ACC: 12 | BUF: 2415919104 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8695 | ACC: 2415919104 | BUF: 2415919104 | STACK: -2 | ADDR: -2 | ALU_OUT: 2415919104 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8696 | ACC: 2415919104 | BUF: 2415919104 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8697 | ACC: 2415919104 | BUF: 2415919104 | STACK: -3 | ADDR: -3 | ALU_OUT: 2415919104 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8698 | ACC: 2415919104 | BUF: 2415919104 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 8699 | ACC: 2415919104 | BUF: 2415919104 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: sign 0] - TICK: 8700 | ACC: 536870912 | BUF: 2415919104 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: in 1] - TICK: 8701 | ACC: 536870913 | BUF: 2415919104 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: store *3] - TICK: 8702 | ACC: 536870913 | BUF: 2415919104 | STACK: -3 | ADDR: 3 | ALU_OUT: 536870913 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8703 | ACC: 536870913 | BUF: 2415919104 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8704 | ACC: 2415919104 | BUF: 2415919104 | STACK: -3 | ADDR: -3 | ALU_OUT: 2415919104 | MEM_OUT: 2415919104 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8705 | ACC: 2415919104 | BUF: 2415919104 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8706 | ACC: 2415919104 | BUF: 2415919104 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8707 | ACC: 2415919104 | BUF: 2415919104 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 8708 | ACC: 2415919104 | BUF: 2415919104 | STACK: -1 | ADDR: -2 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *4] - TICK: 8709 | ACC: 14 | BUF: 2415919104 | STACK: -1 | ADDR: 4 | ALU_OUT: 14 | MEM_OUT: 14 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 8710 | ACC: 13 | BUF: 2415919104 | STACK: -1 | ADDR: 4 | ALU_OUT: 13 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *4] - TICK: 8711 | ACC: 13 | BUF: 2415919104 | STACK: -1 | ADDR: 4 | ALU_OUT: 13 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 8712 | ACC: 13 | BUF: 2415919104 | STACK: -1 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 8713 | ACC: 13 | BUF: 2415919104 | STACK: -1 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *3] - TICK: 8714 | ACC: 536870913 | BUF: 2415919104 | STACK: -1 | ADDR: 3 | ALU_OUT: 536870913 | MEM_OUT: 536870913 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [11: load *3] - TICK: 8715 | ACC: 536870913 | BUF: 2415919104 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8716 | ACC: 536870913 | BUF: 536870913 | STACK: -2 | ADDR: -2 | ALU_OUT: 536870913 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8717 | ACC: 12 | BUF: 536870913 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8718 | ACC: 536870913 | BUF: 536870913 | STACK: -2 | ADDR: -2 | ALU_OUT: 536870913 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8719 | ACC: 536870913 | BUF: 536870913 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8720 | ACC: 536870913 | BUF: 536870913 | STACK: -3 | ADDR: -3 | ALU_OUT: 536870913 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8721 | ACC: 536870913 | BUF: 536870913 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 8722 | ACC: 536870913 | BUF: 536870913 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: sign 0] - TICK: 8723 | ACC: 536870913 | BUF: 536870913 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: in 1] - TICK: 8724 | ACC: 536870913 | BUF: 536870913 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: store *3] - TICK: 8725 | ACC: 536870913 | BUF: 536870913 | STACK: -3 | ADDR: 3 | ALU_OUT: 536870913 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8726 | ACC: 536870913 | BUF: 536870913 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8727 | ACC: 536870913 | BUF: 536870913 | STACK: -3 | ADDR: -3 | ALU_OUT: 536870913 | MEM_OUT: 536870913 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8728 | ACC: 536870913 | BUF: 536870913 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8729 | ACC: 536870913 | BUF: 536870913 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8730 | ACC: 536870913 | BUF: 536870913 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 8731 | ACC: 536870913 | BUF: 536870913 | STACK: -1 | ADDR: -2 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *4] - TICK: 8732 | ACC: 13 | BUF: 536870913 | STACK: -1 | ADDR: 4 | ALU_OUT: 13 | MEM_OUT: 13 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 8733 | ACC: 12 | BUF: 536870913 | STACK: -1 | ADDR: 4 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *4] - TICK: 8734 | ACC: 12 | BUF: 536870913 | STACK: -1 | ADDR: 4 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 8735 | ACC: 12 | BUF: 536870913 | STACK: -1 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 8736 | ACC: 12 | BUF: 536870913 | STACK: -1 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *3] - TICK: 8737 | ACC: 536870913 | BUF: 536870913 | STACK: -1 | ADDR: 3 | ALU_OUT: 536870913 | MEM_OUT: 536870913 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [11: load *3] - TICK: 8738 | ACC: 536870913 | BUF: 536870913 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8739 | ACC: 536870913 | BUF: 536870913 | STACK: -2 | ADDR: -2 | ALU_OUT: 536870913 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8740 | ACC: 12 | BUF: 536870913 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8741 | ACC: 536870913 | BUF: 536870913 | STACK: -2 | ADDR: -2 | ALU_OUT: 536870913 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8742 | ACC: 536870913 | BUF: 536870913 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8743 | ACC: 536870913 | BUF: 536870913 | STACK: -3 | ADDR: -3 | ALU_OUT: 536870913 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8744 | ACC: 536870913 | BUF: 536870913 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 8745 | ACC: 536870913 | BUF: 536870913 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: sign 0] - TICK: 8746 | ACC: 1073741826 | BUF: 536870913 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: in 1] - TICK: 8747 | ACC: 1073741827 | BUF: 536870913 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: store *3] - TICK: 8748 | ACC: 1073741827 | BUF: 536870913 | STACK: -3 | ADDR: 3 | ALU_OUT: 1073741827 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8749 | ACC: 1073741827 | BUF: 536870913 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8750 | ACC: 536870913 | BUF: 536870913 | STACK: -3 | ADDR: -3 | ALU_OUT: 536870913 | MEM_OUT: 536870913 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8751 | ACC: 536870913 | BUF: 536870913 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8752 | ACC: 536870913 | BUF: 536870913 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8753 | ACC: 536870913 | BUF: 536870913 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 8754 | ACC: 536870913 | BUF: 536870913 | STACK: -1 | ADDR: -2 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *4] - TICK: 8755 | ACC: 12 | BUF: 536870913 | STACK: -1 | ADDR: 4 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 8756 | ACC: 11 | BUF: 536870913 | STACK: -1 | ADDR: 4 | ALU_OUT: 11 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *4] - TICK: 8757 | ACC: 11 | BUF: 536870913 | STACK: -1 | ADDR: 4 | ALU_OUT: 11 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 8758 | ACC: 11 | BUF: 536870913 | STACK: -1 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 8759 | ACC: 11 | BUF: 536870913 | STACK: -1 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *3] - TICK: 8760 | ACC: 1073741827 | BUF: 536870913 | STACK: -1 | ADDR: 3 | ALU_OUT: 1073741827 | MEM_OUT: 1073741827 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [11: load *3] - TICK: 8761 | ACC: 1073741827 | BUF: 536870913 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8762 | ACC: 1073741827 | BUF: 1073741827 | STACK: -2 | ADDR: -2 | ALU_OUT: 1073741827 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8763 | ACC: 12 | BUF: 1073741827 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8764 | ACC: 1073741827 | BUF: 1073741827 | STACK: -2 | ADDR: -2 | ALU_OUT: 1073741827 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8765 | ACC: 1073741827 | BUF: 1073741827 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8766 | ACC: 1073741827 | BUF: 1073741827 | STACK: -3 | ADDR: -3 | ALU_OUT: 1073741827 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *3] - TICK: 8767 | ACC: 1073741827 | BUF: 1073741827 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 8768 | ACC: 1073741827 | BUF: 1073741827 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: sign 0] - TICK: 8769 | ACC: 1073741827 | BUF: 1073741827 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: in 1] - TICK: 8770 | ACC: 1073741827 | BUF: 1073741827 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: store *3] - TICK: 8771 | ACC: 1073741827 | BUF: 1073741827 | STACK: -3 | ADDR: 3 | ALU_OUT: 1073741827 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8772 | ACC: 1073741827 | BUF: 1073741827 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8773 | ACC: 1073741827 | BUF: 1073741827 | STACK: -3 | ADDR: -3 | ALU_OUT: 1073741827 | MEM_OUT: 1073741827 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8774 | ACC: 1073741827 | BUF: 1073741827 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8775 | ACC: 1073741827 | BUF: 1073741827 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 8776 | ACC: 1073741827 | BUF: 1073741827 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 8777 | ACC: 1073741827 | BUF: 1073741827 | STACK: -1 | ADDR: -2 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *4] - TICK: 8778 | ACC: 11 | BUF: 1073741827 | STACK: -1 | ADDR: 4 | ALU_OUT: 11 | MEM_OUT: 11 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 8779 | ACC: 10 | BUF: 1073741827 | STACK: -1 | ADDR: 4 | ALU_OUT: 10 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *4] - TICK: 8780 | ACC: 10 | BUF: 1073741827 | STACK: -1 | ADDR: 4 | ALU_OUT: 10 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 8781 | ACC: 10 | BUF: 1073741827 | STACK: -1 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 8782 | ACC: 10 | BUF: 1073741827 | STACK: -1 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  WARNING: 
  ... Continue! ...
  
  DEBUG: Interrupt! [4: iret ] - TICK: 13787 | ACC: 0 | BUF: 0 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 13788 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: -2 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *4] - TICK: 13789 | ACC: 1 | BUF: 0 | STACK: -1 | ADDR: 4 | ALU_OUT: 1 | MEM_OUT: 1 | FLAGS: {'z': True, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 13790 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *4] - TICK: 13791 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 13792 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 13793 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [16: di ] - TICK: 13794 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [17: sign 3] - TICK: 13795 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [18: load *3] - TICK: 13796 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [19: cmp 0] - TICK: 13797 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [19: cmp 0] - TICK: 13798 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [19: cmp 0] - TICK: 13799 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [20: je 22] - TICK: 13800 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [20: je 22] - TICK: 13801 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [22: ret ] - TICK: 13802 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: -1 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [22: ret ] - TICK: 13803 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: -1 | ALU_OUT: 46 | MEM_OUT: 46 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [22: ret ] - TICK: 13804 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: -1 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [47: halt ] - TICK: 13805 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: -1 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7


out_spi: |
  DEBUG: TICK: 4 | SLAVE DR: 00000000 (0) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 1}
  DEBUG: TICK: 43 | SLAVE DR: 00000000 (0) <-> ACC: 00000000 | 00010000 (0 | 16) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  INFO: Start of character transmission
  DEBUG: TICK: 53 | SLAVE DR: 00000000 (0) <-> ACC: 01010111 | 00000000 (87 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 54 | SLAVE DR: 00000000 (0) <-> ACC: 01010111 | 00000000 (87 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 54 | SLAVE DR: 00000000 (0) <-> ACC: 10101110 | 00000000 (174 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 55 | SLAVE DR: 00000000 (0) <-> ACC: 10101110 | 00000000 (174 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 76 | SLAVE DR: 00000000 (0) <-> ACC: 10101110 | 00000000 (174 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 77 | SLAVE DR: 00000000 (0) <-> ACC: 10101110 | 00000000 (174 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 78 | SLAVE DR: 00000000 (0) <-> ACC: 10101110 | 00000000 (174 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 99 | SLAVE DR: 00000000 (0) <-> ACC: 10101110 | 00000000 (174 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 100 | SLAVE DR: 00000000 (0) <-> ACC: 10101110 | 00000000 (174 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 100 | SLAVE DR: 00000001 (1) <-> ACC: 01011100 | 00000000 (92 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 101 | SLAVE DR: 00000001 (1) <-> ACC: 01011100 | 00000000 (92 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 122 | SLAVE DR: 00000001 (1) <-> ACC: 01011100 | 00000000 (92 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 123 | SLAVE DR: 00000001 (1) <-> ACC: 01011100 | 00000000 (92 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 124 | SLAVE DR: 00000001 (1) <-> ACC: 01011100 | 00000000 (92 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 145 | SLAVE DR: 00000001 (1) <-> ACC: 01011100 | 00000000 (92 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 146 | SLAVE DR: 00000001 (1) <-> ACC: 01011100 | 00000000 (92 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 146 | SLAVE DR: 00000010 (2) <-> ACC: 10111000 | 00000000 (184 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 147 | SLAVE DR: 00000010 (2) <-> ACC: 10111000 | 00000000 (184 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 168 | SLAVE DR: 00000010 (2) <-> ACC: 10111000 | 00000000 (184 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 169 | SLAVE DR: 00000010 (2) <-> ACC: 10111000 | 00000000 (184 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 170 | SLAVE DR: 00000010 (2) <-> ACC: 10111000 | 00000000 (184 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 191 | SLAVE DR: 00000010 (2) <-> ACC: 10111000 | 00000000 (184 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 192 | SLAVE DR: 00000010 (2) <-> ACC: 10111000 | 00000000 (184 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 192 | SLAVE DR: 00000101 (5) <-> ACC: 01110000 | 00000000 (112 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 193 | SLAVE DR: 00000101 (5) <-> ACC: 01110000 | 00000000 (112 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 214 | SLAVE DR: 00000101 (5) <-> ACC: 01110000 | 00000000 (112 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 215 | SLAVE DR: 00000101 (5) <-> ACC: 01110000 | 00000000 (112 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 216 | SLAVE DR: 00000101 (5) <-> ACC: 01110000 | 00000000 (112 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 237 | SLAVE DR: 00000101 (5) <-> ACC: 01110000 | 00000000 (112 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 238 | SLAVE DR: 00000101 (5) <-> ACC: 01110000 | 00000000 (112 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 238 | SLAVE DR: 00001010 (10) <-> ACC: 11100000 | 00000000 (224 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 239 | SLAVE DR: 00001010 (10) <-> ACC: 11100000 | 00000000 (224 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 260 | SLAVE DR: 00001010 (10) <-> ACC: 11100000 | 00000000 (224 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 261 | SLAVE DR: 00001010 (10) <-> ACC: 11100000 | 00000000 (224 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 262 | SLAVE DR: 00001010 (10) <-> ACC: 11100000 | 00000000 (224 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 283 | SLAVE DR: 00001010 (10) <-> ACC: 11100000 | 00000000 (224 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 284 | SLAVE DR: 00001010 (10) <-> ACC: 11100000 | 00000000 (224 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 284 | SLAVE DR: 00010101 (21) <-> ACC: 11000000 | 00000000 (192 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 285 | SLAVE DR: 00010101 (21) <-> ACC: 11000000 | 00000000 (192 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 306 | SLAVE DR: 00010101 (21) <-> ACC: 11000000 | 00000000 (192 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 307 | SLAVE DR: 00010101 (21) <-> ACC: 11000000 | 00000000 (192 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 308 | SLAVE DR: 00010101 (21) <-> ACC: 11000000 | 00000000 (192 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 329 | SLAVE DR: 00010101 (21) <-> ACC: 11000000 | 00000000 (192 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 330 | SLAVE DR: 00010101 (21) <-> ACC: 11000000 | 00000000 (192 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 330 | SLAVE DR: 00101011 (43) <-> ACC: 10000000 | 00000000 (128 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 331 | SLAVE DR: 00101011 (43) <-> ACC: 10000000 | 00000000 (128 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 352 | SLAVE DR: 00101011 (43) <-> ACC: 10000000 | 00000000 (128 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 353 | SLAVE DR: 00101011 (43) <-> ACC: 10000000 | 00000000 (128 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 354 | SLAVE DR: 00101011 (43) <-> ACC: 10000000 | 00000000 (128 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 375 | SLAVE DR: 00101011 (43) <-> ACC: 10000000 | 00000000 (128 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 376 | SLAVE DR: 00101011 (43) <-> ACC: 10000000 | 00000000 (128 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 376 | SLAVE DR: 01010111 (87) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 377 | SLAVE DR: 01010111 (87) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 398 | SLAVE DR: 01010111 (87) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 399 | SLAVE DR: 01010111 (87) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 400 | SLAVE DR: 01010111 (87) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 414 | SLAVE DR: 01010111 (87) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 1}
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'W' to output_buffer
  DEBUG: TICK: 433 | SLAVE DR: 00000000 (0) <-> ACC: 00000000 | 00010000 (0 | 16) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  INFO: Start of character transmission
  DEBUG: TICK: 443 | SLAVE DR: 00000000 (0) <-> ACC: 01101000 | 00000000 (104 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 444 | SLAVE DR: 00000000 (0) <-> ACC: 01101000 | 00000000 (104 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 444 | SLAVE DR: 00000000 (0) <-> ACC: 11010000 | 00000000 (208 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 445 | SLAVE DR: 00000000 (0) <-> ACC: 11010000 | 00000000 (208 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 466 | SLAVE DR: 00000000 (0) <-> ACC: 11010000 | 00000000 (208 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 467 | SLAVE DR: 00000000 (0) <-> ACC: 11010000 | 00000000 (208 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 468 | SLAVE DR: 00000000 (0) <-> ACC: 11010000 | 00000000 (208 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 489 | SLAVE DR: 00000000 (0) <-> ACC: 11010000 | 00000000 (208 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 490 | SLAVE DR: 00000000 (0) <-> ACC: 11010000 | 00000000 (208 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 490 | SLAVE DR: 00000001 (1) <-> ACC: 10100000 | 00000000 (160 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 491 | SLAVE DR: 00000001 (1) <-> ACC: 10100000 | 00000000 (160 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 512 | SLAVE DR: 00000001 (1) <-> ACC: 10100000 | 00000000 (160 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 513 | SLAVE DR: 00000001 (1) <-> ACC: 10100000 | 00000000 (160 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 514 | SLAVE DR: 00000001 (1) <-> ACC: 10100000 | 00000000 (160 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 535 | SLAVE DR: 00000001 (1) <-> ACC: 10100000 | 00000000 (160 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 536 | SLAVE DR: 00000001 (1) <-> ACC: 10100000 | 00000000 (160 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 536 | SLAVE DR: 00000011 (3) <-> ACC: 01000000 | 00000000 (64 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 537 | SLAVE DR: 00000011 (3) <-> ACC: 01000000 | 00000000 (64 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 558 | SLAVE DR: 00000011 (3) <-> ACC: 01000000 | 00000000 (64 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 559 | SLAVE DR: 00000011 (3) <-> ACC: 01000000 | 00000000 (64 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 560 | SLAVE DR: 00000011 (3) <-> ACC: 01000000 | 00000000 (64 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 581 | SLAVE DR: 00000011 (3) <-> ACC: 01000000 | 00000000 (64 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 582 | SLAVE DR: 00000011 (3) <-> ACC: 01000000 | 00000000 (64 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 582 | SLAVE DR: 00000110 (6) <-> ACC: 10000000 | 00000000 (128 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 583 | SLAVE DR: 00000110 (6) <-> ACC: 10000000 | 00000000 (128 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 604 | SLAVE DR: 00000110 (6) <-> ACC: 10000000 | 00000000 (128 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 605 | SLAVE DR: 00000110 (6) <-> ACC: 10000000 | 00000000 (128 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 606 | SLAVE DR: 00000110 (6) <-> ACC: 10000000 | 00000000 (128 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 627 | SLAVE DR: 00000110 (6) <-> ACC: 10000000 | 00000000 (128 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 628 | SLAVE DR: 00000110 (6) <-> ACC: 10000000 | 00000000 (128 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 628 | SLAVE DR: 00001101 (13) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 629 | SLAVE DR: 00001101 (13) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 650 | SLAVE DR: 00001101 (13) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 651 | SLAVE DR: 00001101 (13) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 652 | SLAVE DR: 00001101 (13) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 673 | SLAVE DR: 00001101 (13) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 674 | SLAVE DR: 00001101 (13) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 674 | SLAVE DR: 00011010 (26) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 675 | SLAVE DR: 00011010 (26) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 696 | SLAVE DR: 00011010 (26) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 697 | SLAVE DR: 00011010 (26) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 698 | SLAVE DR: 00011010 (26) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 719 | SLAVE DR: 00011010 (26) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 720 | SLAVE DR: 00011010 (26) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 720 | SLAVE DR: 00110100 (52) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 721 | SLAVE DR: 00110100 (52) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 742 | SLAVE DR: 00110100 (52) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 743 | SLAVE DR: 00110100 (52) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 744 | SLAVE DR: 00110100 (52) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 765 | SLAVE DR: 00110100 (52) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 766 | SLAVE DR: 00110100 (52) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 766 | SLAVE DR: 01101000 (104) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 767 | SLAVE DR: 01101000 (104) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 788 | SLAVE DR: 01101000 (104) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 789 | SLAVE DR: 01101000 (104) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 790 | SLAVE DR: 01101000 (104) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 804 | SLAVE DR: 01101000 (104) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 1}
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'h' to output_buffer
  DEBUG: TICK: 823 | SLAVE DR: 00000000 (0) <-> ACC: 00000000 | 00010000 (0 | 16) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  WARNING: 
  ... Continue! ...
  
  INFO: Start of character transmission
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'a' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 't' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol ' ' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'i' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 's' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol ' ' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'y' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'o' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'u' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'r' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol ' ' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'n' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'a' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'm' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'e' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol '?' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol ' ' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol '
  ' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: The transfer of the symbol is completed
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'H' to output_buffer
  DEBUG: TICK: 9045 | SLAVE DR: 01100001 (97) <-> ACC: 00000000 | 00010000 (0 | 16) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  INFO: Start of character transmission
  DEBUG: TICK: 9055 | SLAVE DR: 01100001 (97) <-> ACC: 01100101 | 00000000 (101 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 9056 | SLAVE DR: 01100001 (97) <-> ACC: 01100101 | 00000000 (101 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 9056 | SLAVE DR: 11000010 (194) <-> ACC: 11001010 | 00000000 (202 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 9057 | SLAVE DR: 11000010 (194) <-> ACC: 11001010 | 00000000 (202 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 9078 | SLAVE DR: 11000010 (194) <-> ACC: 11001010 | 00000000 (202 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 9079 | SLAVE DR: 11000010 (194) <-> ACC: 11001010 | 00000000 (202 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 9080 | SLAVE DR: 11000010 (194) <-> ACC: 11001010 | 00000000 (202 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 9101 | SLAVE DR: 11000010 (194) <-> ACC: 11001010 | 00000000 (202 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 9102 | SLAVE DR: 11000010 (194) <-> ACC: 11001010 | 00000000 (202 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 9102 | SLAVE DR: 10000101 (133) <-> ACC: 10010100 | 00000000 (148 | 0) | PORTS: {0: 1, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 9103 | SLAVE DR: 10000101 (133) <-> ACC: 10010100 | 00000001 (148 | 1) | PORTS: {0: 1, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 9124 | SLAVE DR: 10000101 (133) <-> ACC: 10010100 | 00000001 (148 | 1) | PORTS: {0: 1, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 9125 | SLAVE DR: 10000101 (133) <-> ACC: 10010100 | 00000001 (148 | 1) | PORTS: {0: 0, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 9126 | SLAVE DR: 10000101 (133) <-> ACC: 10010100 | 00000001 (148 | 1) | PORTS: {0: 0, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 9147 | SLAVE DR: 10000101 (133) <-> ACC: 10010100 | 00000001 (148 | 1) | PORTS: {0: 0, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 9148 | SLAVE DR: 10000101 (133) <-> ACC: 10010100 | 00000001 (148 | 1) | PORTS: {0: 1, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 9148 | SLAVE DR: 00001011 (11) <-> ACC: 00101000 | 00000010 (40 | 2) | PORTS: {0: 1, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 9149 | SLAVE DR: 00001011 (11) <-> ACC: 00101000 | 00000011 (40 | 3) | PORTS: {0: 1, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 9170 | SLAVE DR: 00001011 (11) <-> ACC: 00101000 | 00000011 (40 | 3) | PORTS: {0: 1, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 9171 | SLAVE DR: 00001011 (11) <-> ACC: 00101000 | 00000011 (40 | 3) | PORTS: {0: 0, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 9172 | SLAVE DR: 00001011 (11) <-> ACC: 00101000 | 00000011 (40 | 3) | PORTS: {0: 0, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 9193 | SLAVE DR: 00001011 (11) <-> ACC: 00101000 | 00000011 (40 | 3) | PORTS: {0: 0, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 9194 | SLAVE DR: 00001011 (11) <-> ACC: 00101000 | 00000011 (40 | 3) | PORTS: {0: 1, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 9194 | SLAVE DR: 00010110 (22) <-> ACC: 01010000 | 00000110 (80 | 6) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 9195 | SLAVE DR: 00010110 (22) <-> ACC: 01010000 | 00000110 (80 | 6) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 9216 | SLAVE DR: 00010110 (22) <-> ACC: 01010000 | 00000110 (80 | 6) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 9217 | SLAVE DR: 00010110 (22) <-> ACC: 01010000 | 00000110 (80 | 6) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 9218 | SLAVE DR: 00010110 (22) <-> ACC: 01010000 | 00000110 (80 | 6) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 9239 | SLAVE DR: 00010110 (22) <-> ACC: 01010000 | 00000110 (80 | 6) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 9240 | SLAVE DR: 00010110 (22) <-> ACC: 01010000 | 00000110 (80 | 6) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 9240 | SLAVE DR: 00101100 (44) <-> ACC: 10100000 | 00001100 (160 | 12) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 9241 | SLAVE DR: 00101100 (44) <-> ACC: 10100000 | 00001100 (160 | 12) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 9262 | SLAVE DR: 00101100 (44) <-> ACC: 10100000 | 00001100 (160 | 12) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 9263 | SLAVE DR: 00101100 (44) <-> ACC: 10100000 | 00001100 (160 | 12) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 9264 | SLAVE DR: 00101100 (44) <-> ACC: 10100000 | 00001100 (160 | 12) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 9285 | SLAVE DR: 00101100 (44) <-> ACC: 10100000 | 00001100 (160 | 12) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 9286 | SLAVE DR: 00101100 (44) <-> ACC: 10100000 | 00001100 (160 | 12) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 9286 | SLAVE DR: 01011001 (89) <-> ACC: 01000000 | 00011000 (64 | 24) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 9287 | SLAVE DR: 01011001 (89) <-> ACC: 01000000 | 00011000 (64 | 24) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 9308 | SLAVE DR: 01011001 (89) <-> ACC: 01000000 | 00011000 (64 | 24) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 9309 | SLAVE DR: 01011001 (89) <-> ACC: 01000000 | 00011000 (64 | 24) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 9310 | SLAVE DR: 01011001 (89) <-> ACC: 01000000 | 00011000 (64 | 24) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 9331 | SLAVE DR: 01011001 (89) <-> ACC: 01000000 | 00011000 (64 | 24) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 9332 | SLAVE DR: 01011001 (89) <-> ACC: 01000000 | 00011000 (64 | 24) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 9332 | SLAVE DR: 10110010 (178) <-> ACC: 10000000 | 00110000 (128 | 48) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 9333 | SLAVE DR: 10110010 (178) <-> ACC: 10000000 | 00110000 (128 | 48) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 9354 | SLAVE DR: 10110010 (178) <-> ACC: 10000000 | 00110000 (128 | 48) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 9355 | SLAVE DR: 10110010 (178) <-> ACC: 10000000 | 00110000 (128 | 48) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 9356 | SLAVE DR: 10110010 (178) <-> ACC: 10000000 | 00110000 (128 | 48) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 9377 | SLAVE DR: 10110010 (178) <-> ACC: 10000000 | 00110000 (128 | 48) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 9378 | SLAVE DR: 10110010 (178) <-> ACC: 10000000 | 00110000 (128 | 48) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 9378 | SLAVE DR: 01100101 (101) <-> ACC: 00000000 | 01100000 (0 | 96) | PORTS: {0: 1, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 9379 | SLAVE DR: 01100101 (101) <-> ACC: 00000000 | 01100001 (0 | 97) | PORTS: {0: 1, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 9400 | SLAVE DR: 01100101 (101) <-> ACC: 00000000 | 01100001 (0 | 97) | PORTS: {0: 1, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 9401 | SLAVE DR: 01100101 (101) <-> ACC: 00000000 | 01100001 (0 | 97) | PORTS: {0: 0, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 9402 | SLAVE DR: 01100101 (101) <-> ACC: 00000000 | 01100001 (0 | 97) | PORTS: {0: 0, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 9416 | SLAVE DR: 01100101 (101) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 0, 1: 1, 2: 0, 3: 1}
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'e' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'l' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'l' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'o' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol ',' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol ' ' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'I' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'v' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'a' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'n' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol '!' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol ' ' to output_buffer


