# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_3_426.srcs/sources_1/new/adder_32bit.vhd" \
"../../../../Lab_3_426.srcs/sources_1/new/alu.vhd" \
"../../../../Lab_3_426.srcs/sources_1/new/alu_control.vhd" \
"../../../../Lab_3_426.srcs/sources_1/new/control_unit.vhd" \
"../../../../Lab_3_426.srcs/sources_1/new/data_memory.vhd" \
"../../../../Lab_3_426.srcs/sources_1/new/full_adder.vhd" \
"../../../../Lab_3_426.srcs/sources_1/new/hazard_unit.vhd" \
"../../../../Lab_3_426.srcs/sources_1/new/instruction_memory.vhd" \
"../../../../Lab_3_426.srcs/sources_1/new/pipeline_registers.vhd" \
"../../../../Lab_3_426.srcs/sources_1/new/pipelined_cpu.vhd" \
"../../../../Lab_3_426.srcs/sources_1/new/register_file.vhd" \
"../../../../../../Downloads/Lab 4 Pipeline/Lab 4 Pipeline/Lab_3_426-1/Lab_3_426/Lab_3_426/Lab_3_426.srcs/sim_1/new/tb_hazard.vhd" \

# Do not sort compile order
nosort
