# 16_bit_arbitrer_counter

RTL : 16 bit counter with (UP, LOAD, DOWN, RESET pin) module for RTL arbitration.

![proj-rtl](https://github.com/arpitpaul/16_bit_arbitrer_counter/assets/111978808/8a508539-70b6-487c-b625-c5f3b19df7ba)

Verification : Full SystemVerilog testbench verification and validation

![proj-arb](https://github.com/arpitpaul/16_bit_arbitrer_counter/assets/111978808/1e65bc81-ad8d-47f9-8092-d4a249f12604)

![proj-tcl](https://github.com/arpitpaul/16_bit_arbitrer_counter/assets/111978808/9b840810-5e66-46f9-9af1-0d3a15f9be61)
