# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do decodificadorBCD7Seg_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {decodificadorBCD7Seg_6_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneiv_atom_pack
# -- Loading package cycloneiv_components
# -- Compiling entity decodificadorBCD7Seg
# -- Compiling architecture structure of decodificadorBCD7Seg
# 
vsim +altera -do decodificadorBCD7Seg_run_msim_gate_vhdl.do -l msim_transcript -gui -sdftyp /=C:/Users/Gus/Documents/GitHub/AP1-SD/decodificadorBCD7Seg-logica/simulation/modelsim/decodificadorBCD7Seg_vhd.sdo work.decodificadorbcd7seg
# vsim +altera -do decodificadorBCD7Seg_run_msim_gate_vhdl.do -l msim_transcript -gui -sdftyp /=C:/Users/Gus/Documents/GitHub/AP1-SD/decodificadorBCD7Seg-logica/simulation/modelsim/decodificadorBCD7Seg_vhd.sdo work.decodificadorbcd7seg 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneiv.cycloneiv_atom_pack(body)
# Loading cycloneiv.cycloneiv_components
# Loading work.decodificadorbcd7seg(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneiv.cycloneiv_io_obuf(arch)
# Loading cycloneiv.cycloneiv_io_ibuf(arch)
# Loading cycloneiv.cycloneiv_lcell_comb(vital_lcell_comb)
# Loading instances from C:/Users/Gus/Documents/GitHub/AP1-SD/decodificadorBCD7Seg-logica/simulation/modelsim/decodificadorBCD7Seg_vhd.sdo
# Loading timing data from C:/Users/Gus/Documents/GitHub/AP1-SD/decodificadorBCD7Seg-logica/simulation/modelsim/decodificadorBCD7Seg_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /decodificadorbcd7seg File: decodificadorBCD7Seg_6_1200mv_85c_slow.vho
add wave  \
sim:/decodificadorbcd7seg/bcd \
sim:/decodificadorbcd7seg/abcdefg
# do decodificadorBCD7Seg_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {decodificadorBCD7Seg_6_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneiv_atom_pack
# -- Loading package cycloneiv_components
# -- Compiling entity decodificadorBCD7Seg
# -- Compiling architecture structure of decodificadorBCD7Seg
# 
do C:/Users/Gus/Documents/GitHub/AP1-SD/decodificadorBCD7Seg-logica/estimulos.do
run
run
restart -f
# Loading work.decodificadorbcd7seg(structure)
# Loading instances from C:/Users/Gus/Documents/GitHub/AP1-SD/decodificadorBCD7Seg-logica/simulation/modelsim/decodificadorBCD7Seg_vhd.sdo
# Loading timing data from C:/Users/Gus/Documents/GitHub/AP1-SD/decodificadorBCD7Seg-logica/simulation/modelsim/decodificadorBCD7Seg_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /decodificadorbcd7seg File: decodificadorBCD7Seg_6_1200mv_85c_slow.vho
run
restart -f
# Loading instances from C:/Users/Gus/Documents/GitHub/AP1-SD/decodificadorBCD7Seg-logica/simulation/modelsim/decodificadorBCD7Seg_vhd.sdo
# Loading timing data from C:/Users/Gus/Documents/GitHub/AP1-SD/decodificadorBCD7Seg-logica/simulation/modelsim/decodificadorBCD7Seg_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /decodificadorbcd7seg File: decodificadorBCD7Seg_6_1200mv_85c_slow.vho
do C:/Users/Gus/Documents/GitHub/AP1-SD/decodificadorBCD7Seg-logica/estimulos.do
run
restart -f
# Loading instances from C:/Users/Gus/Documents/GitHub/AP1-SD/decodificadorBCD7Seg-logica/simulation/modelsim/decodificadorBCD7Seg_vhd.sdo
# Loading timing data from C:/Users/Gus/Documents/GitHub/AP1-SD/decodificadorBCD7Seg-logica/simulation/modelsim/decodificadorBCD7Seg_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /decodificadorbcd7seg File: decodificadorBCD7Seg_6_1200mv_85c_slow.vho
do C:/Users/Gus/Documents/GitHub/AP1-SD/decodificadorBCD7Seg-logica/estimulos.do
do C:/Users/Gus/Documents/GitHub/AP1-SD/decodificadorBCD7Seg-logica/estimulos.do
run
