<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005884A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005884</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17665810</doc-number><date>20220207</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2021-0086035</doc-number><date>20210630</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>065</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>498</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>00</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>0657</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>49816</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>49</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>48</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>73</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>05</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>48227</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05552</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>48091</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>48135</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>73265</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">SEMICONDUCTOR PACKAGE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>SAMSUNG ELECTRONICS CO., LTD.</orgname><address><city>Suwon-si</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>PARK</last-name><first-name>Minkyeong</first-name><address><city>Hwaseong-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>KIM</last-name><first-name>Do-Hyun</first-name><address><city>Asan-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>SUNG</last-name><first-name>Jaekyu</first-name><address><city>Hwaseong-si</city><country>KR</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A semiconductor package including a package substrate including first and second bonding pads, third bonding pads spaced apart from the first bonding pads, and fourth bonding pads spaced apart from the second bonding pads; a first chip stack including first chips stacked on the package substrate, each first chip including first signal pads and first power/ground pads alternately arranged; a second chip stack including second chips stacked on the first chip stack, each second chip including second signal pads and second power/ground pads alternately arranged; first lower wires that connect the first signal pads to the first bonding pads; second lower wires that connect the first power/ground pads to the second bonding pads; first upper wires that connect the second signal pads of the second chips to the third bonding pads; and second upper wires that connect the second power/ground pads of the second chips to the fourth bonding pads.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="59.69mm" wi="158.75mm" file="US20230005884A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="233.68mm" wi="151.38mm" orientation="landscape" file="US20230005884A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="162.05mm" wi="143.93mm" orientation="landscape" file="US20230005884A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="172.38mm" wi="157.40mm" orientation="landscape" file="US20230005884A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="177.12mm" wi="150.71mm" orientation="landscape" file="US20230005884A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="170.10mm" wi="150.71mm" orientation="landscape" file="US20230005884A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="180.00mm" wi="157.40mm" orientation="landscape" file="US20230005884A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="170.10mm" wi="150.71mm" orientation="landscape" file="US20230005884A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="172.38mm" wi="157.40mm" orientation="landscape" file="US20230005884A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="180.00mm" wi="153.42mm" orientation="landscape" file="US20230005884A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="210.99mm" wi="125.48mm" orientation="landscape" file="US20230005884A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="210.99mm" wi="125.48mm" orientation="landscape" file="US20230005884A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="154.35mm" wi="133.60mm" orientation="landscape" file="US20230005884A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="171.37mm" wi="135.55mm" orientation="landscape" file="US20230005884A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="183.90mm" wi="157.65mm" orientation="landscape" file="US20230005884A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00015" num="00015"><img id="EMI-D00015" he="185.50mm" wi="140.46mm" orientation="landscape" file="US20230005884A1-20230105-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00016" num="00016"><img id="EMI-D00016" he="214.97mm" wi="123.78mm" orientation="landscape" file="US20230005884A1-20230105-D00016.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00017" num="00017"><img id="EMI-D00017" he="215.14mm" wi="123.78mm" orientation="landscape" file="US20230005884A1-20230105-D00017.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00018" num="00018"><img id="EMI-D00018" he="179.49mm" wi="150.96mm" orientation="landscape" file="US20230005884A1-20230105-D00018.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00019" num="00019"><img id="EMI-D00019" he="209.55mm" wi="118.19mm" orientation="landscape" file="US20230005884A1-20230105-D00019.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00020" num="00020"><img id="EMI-D00020" he="209.55mm" wi="118.19mm" orientation="landscape" file="US20230005884A1-20230105-D00020.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00021" num="00021"><img id="EMI-D00021" he="184.57mm" wi="143.00mm" orientation="landscape" file="US20230005884A1-20230105-D00021.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00022" num="00022"><img id="EMI-D00022" he="221.91mm" wi="118.70mm" orientation="landscape" file="US20230005884A1-20230105-D00022.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00023" num="00023"><img id="EMI-D00023" he="221.91mm" wi="118.70mm" orientation="landscape" file="US20230005884A1-20230105-D00023.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00024" num="00024"><img id="EMI-D00024" he="231.99mm" wi="135.55mm" orientation="landscape" file="US20230005884A1-20230105-D00024.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00025" num="00025"><img id="EMI-D00025" he="245.28mm" wi="106.51mm" orientation="landscape" file="US20230005884A1-20230105-D00025.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00026" num="00026"><img id="EMI-D00026" he="196.26mm" wi="139.95mm" orientation="landscape" file="US20230005884A1-20230105-D00026.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00027" num="00027"><img id="EMI-D00027" he="245.28mm" wi="111.93mm" orientation="landscape" file="US20230005884A1-20230105-D00027.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00028" num="00028"><img id="EMI-D00028" he="204.30mm" wi="133.01mm" orientation="landscape" file="US20230005884A1-20230105-D00028.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00029" num="00029"><img id="EMI-D00029" he="235.54mm" wi="107.87mm" orientation="landscape" file="US20230005884A1-20230105-D00029.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00030" num="00030"><img id="EMI-D00030" he="193.46mm" wi="157.14mm" orientation="landscape" file="US20230005884A1-20230105-D00030.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">This U.S. nonprovisional application claims priority under 35 U.S.C. &#xa7; 119 to Korean Patent Application No. 10-2021-0086035 filed on Jun. 30, 2021, in the Korean Intellectual Property Office, the disclosure of which is hereby incorporated by reference in its entirety.</p><heading id="h-0002" level="1">BACKGROUND</heading><heading id="h-0003" level="1">1. Field</heading><p id="p-0003" num="0002">Embodiments relate to a semiconductor package.</p><heading id="h-0004" level="1">2. Description of the Related Art</heading><p id="p-0004" num="0003">A semiconductor package may be provided to implement an integrated circuit chip for use in electronic products. A semiconductor package may be configured such that a semiconductor chip is mounted on a printed circuit board and bonding wires or bumps are used to electrically connect the semiconductor chip to the printed circuit board.</p><heading id="h-0005" level="1">SUMMARY</heading><p id="p-0005" num="0004">The embodiments may be realized by providing a semiconductor package including a package substrate including first bonding pads and second bonding pads that are alternately arranged along a first direction, third bonding pads that are spaced apart from the first bonding pads in a second direction intersecting the first direction, and fourth bonding pads that are spaced apart from the second bonding pads in the second direction; a first chip stack including first chips that are stacked on the package substrate, each first chip including first signal pads and first power/ground pads that are alternately arranged along the first direction; a second chip stack including second chips that are stacked on the first chip stack, each second chip including second signal pads and second power/ground pads that are alternately arranged along the first direction; first lower wires that connect the first signal pads of one of the first chips to the first bonding pads; second lower wires that connect the first power/ground pads of one of the first chips to the second bonding pads; first upper wires that connect the second signal pads of one of the second chips to the third bonding pads; and second upper wires that connect the second power/ground pads of one of the second chips to the fourth bonding pads.</p><p id="p-0006" num="0005">The embodiments may be realized by providing a semiconductor package including a first chip stack including first chips that are stacked on a package substrate, each of the first chips including first signal pads and first power/ground pads that are alternately arranged along a first direction; a second chip stack including second chips that are stacked on the first chip stack, each of the second chips including second signal pads and second power/ground pads that are alternately arranged along the first direction; lower wires that connect the first chip stack to the package substrate; upper wires that connect the second chip stack to the package substrate; first connection wires that connect the first power/ground pads of the first chips; second connection wires that connect the second power/ground pads of the second chips; and third connection wires that connect adjacent ones of the first power/ground pads and the second power/ground pads of the first chips and the second chips, wherein each of the second power/ground pads of one of the second chips is connected in common to one of the upper wires, one of the second connection wires, and one of the third connection wires.</p><p id="p-0007" num="0006">The embodiments may be realized by providing a semiconductor package including a package substrate including first bonding pads and second bonding pads that are alternately arranged along a first direction, third bonding pads that are spaced apart from the first bonding pads in a second direction intersecting the first direction, and fourth bonding pads that are spaced apart in the second direction from the second bonding pads; a first chip stack including first chips that are stacked on the package substrate, each of the first chips including first signal pads and first power/ground pads that are alternately arranged along the first direction; a second chip stack including second chips that are stacked on the first chip stack, each of the second chips including second signal pads and second power/ground pads that are alternately arranged along the first direction; a third chip that is spaced apart from the first chip stack and the second chip stack and is on the package substrate, the third chip including first chip pads and second chip pads that are arranged along the first direction; first connection wires that connect the first power/ground pads of the first chips; second connection wires that connect the second power/ground pads of the second chips; third connection wires that connect adjacent first power/ground pads and second power/ground pads of the first chips and the second chips; first lower wires that connect the first signal pads of one of the first chips to the first bonding pads; second lower wires that connect the first power/ground pads of one of the first chips to the second bonding pads; first upper wires that connect the second signal pads of one of the second chips to the first chip pads of the third chip; and second upper wires that connect the second power/ground pads of one of the second chips to the second chip pads of the third chip.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0006" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0008" num="0007">Features will be apparent to those of skill in the art by describing in detail exemplary embodiments with reference to the attached drawings in which:</p><p id="p-0009" num="0008"><figref idref="DRAWINGS">FIG. <b>1</b></figref> illustrates a perspective view of a semiconductor package according to some embodiments.</p><p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. <b>2</b></figref> illustrates a plan view of a semiconductor package according to some embodiments.</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIGS. <b>3</b>A and <b>3</b>B</figref> illustrate cross-sectional views taken along lines A-A&#x2032; and B-B&#x2032; of <figref idref="DRAWINGS">FIG. <b>2</b></figref>.</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>4</b></figref> illustrates a plan view of a semiconductor package according to some embodiments.</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>5</b></figref> illustrates a plan view of a semiconductor package according to some embodiments.</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIGS. <b>6</b>A and <b>6</b>B</figref> illustrate cross-sectional views taken along lines A-A&#x2032; and B-B&#x2032; of <figref idref="DRAWINGS">FIG. <b>5</b></figref>.</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>7</b></figref> illustrates a plan view of a semiconductor package according to some embodiments.</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIGS. <b>8</b>A and <b>8</b>B</figref> illustrate cross-sectional views taken along lines A-A&#x2032; and B-B&#x2032; of <figref idref="DRAWINGS">FIG. <b>7</b></figref>.</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. <b>9</b></figref> illustrates a plan view of a semiconductor package according to some embodiments.</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIGS. <b>10</b>A and <b>10</b>B</figref> illustrate cross-sectional views taken along lines A-A&#x2032; and B-B&#x2032; of <figref idref="DRAWINGS">FIG. <b>9</b></figref>.</p><p id="p-0019" num="0018"><figref idref="DRAWINGS">FIGS. <b>11</b>A and <b>11</b>B</figref> illustrate plan views of a semiconductor package according to some embodiments.</p><p id="p-0020" num="0019"><figref idref="DRAWINGS">FIGS. <b>12</b>A and <b>12</b>B</figref> illustrate cross-sectional views taken along lines A-A&#x2032; and B-B&#x2032; of <figref idref="DRAWINGS">FIG. <b>11</b>A</figref>.</p><p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. <b>13</b></figref> illustrates a plan view of a semiconductor package according to some embodiments.</p><p id="p-0022" num="0021"><figref idref="DRAWINGS">FIGS. <b>14</b>A and <b>14</b>B</figref> illustrate cross-sectional views taken along lines A-A&#x2032; and B-B&#x2032; of <figref idref="DRAWINGS">FIG. <b>13</b></figref>.</p><p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. <b>15</b></figref> illustrates a plan view of a semiconductor package according to some embodiments.</p><p id="p-0024" num="0023"><figref idref="DRAWINGS">FIGS. <b>16</b>A and <b>16</b>B</figref> illustrate cross-sectional views taken along lines A-A&#x2032; and B-B&#x2032; of <figref idref="DRAWINGS">FIG. <b>15</b></figref>.</p><p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. <b>17</b></figref> illustrates a plan view of a semiconductor package according to some embodiments.</p><p id="p-0026" num="0025"><figref idref="DRAWINGS">FIGS. <b>18</b>A and <b>18</b>B</figref> illustrate cross-sectional views taken along lines A-A&#x2032; and B-B&#x2032; of <figref idref="DRAWINGS">FIG. <b>17</b></figref>.</p><p id="p-0027" num="0026"><figref idref="DRAWINGS">FIG. <b>19</b></figref> illustrates a plan view of a semiconductor package according to some embodiments.</p><p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. <b>20</b></figref> illustrates a cross-sectional view taken along line A-A&#x2032; of <figref idref="DRAWINGS">FIG. <b>19</b></figref>.</p><p id="p-0029" num="0028"><figref idref="DRAWINGS">FIG. <b>21</b>A</figref> illustrates a plan view of a semiconductor package according to some embodiments.</p><p id="p-0030" num="0029"><figref idref="DRAWINGS">FIG. <b>21</b>B</figref> illustrates a cross-sectional view taken along line A-A&#x2032; of <figref idref="DRAWINGS">FIG. <b>21</b>A</figref>.</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. <b>22</b>A</figref> illustrates a plan view of a semiconductor package according to some embodiments.</p><p id="p-0032" num="0031"><figref idref="DRAWINGS">FIG. <b>22</b>B</figref> illustrates a cross-sectional view taken along line A-A&#x2032; of <figref idref="DRAWINGS">FIG. <b>22</b>A</figref>.</p><p id="p-0033" num="0032"><figref idref="DRAWINGS">FIG. <b>23</b></figref> illustrates a plan view of a semiconductor package according to some embodiments.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0007" level="1">DETAILED DESCRIPTION</heading><p id="p-0034" num="0033"><figref idref="DRAWINGS">FIG. <b>1</b></figref> illustrates a perspective view of a semiconductor package according to some embodiments. <figref idref="DRAWINGS">FIGS. <b>2</b> and <b>4</b></figref> illustrate plan views of a semiconductor package according to some embodiments. <figref idref="DRAWINGS">FIGS. <b>3</b>A and <b>3</b>B</figref> illustrate cross-sectional views taken along lines A-A&#x2032; and B-B&#x2032; of <figref idref="DRAWINGS">FIG. <b>2</b></figref>.</p><p id="p-0035" num="0034">Referring to <figref idref="DRAWINGS">FIGS. <b>1</b>, <b>2</b>, <b>3</b>A, and <b>3</b>B</figref>, a semiconductor package may include a package substrate <b>100</b>, a first chip stack CS<b>1</b> on the package substrate <b>100</b>, a second chip stack CS<b>2</b> on the first chip stack CS<b>1</b>, first and second upper wires UW<b>1</b> and UW<b>2</b>, first and second lower wires LW<b>1</b> and LW<b>2</b>, first, second, and third connection wires CW<b>1</b>, CW<b>2</b>, and CW<b>3</b>, and a molding layer <b>300</b>. As used herein, the terms &#x201c;first,&#x201d; &#x201c;second,&#x201d; and the like are merely for identification and differentiation, and are not intended to imply or require sequential inclusion (e.g., a third element and a fourth element may be described without implying or requiring the presence of a first element or second element), nor are they intended to be fixed to a particular element.</p><p id="p-0036" num="0035">A printed circuit board (PCB), a flexible substrate, a tape substrate, or another suitable kind of substrate may be used as the package substrate <b>100</b>. In an implementation, the package substrate <b>100</b> may be a printed circuit board in which internal lines are formed. The package substrate <b>100</b> may include bonding pads BP<b>1</b> to BP<b>4</b> on a top surface thereof and coupling pads <b>103</b> on a bottom surface thereof. The bonding pads BP<b>1</b> to BP<b>4</b> may be electrically connected through the internal lines to the coupling pads <b>103</b>. The bonding pads BP<b>1</b> to BP<b>4</b> may be electrically connected through metallic wires to chip pads of the first and second chip stacks CS<b>1</b> and CS<b>2</b>. The coupling pads <b>103</b> may be attached to connection terminals <b>105</b> such as solder balls or solder bumps.</p><p id="p-0037" num="0036">In an implementation, the bonding pads BP<b>1</b> to BP<b>4</b> may include first and second bonding pads BP<b>1</b> and BP<b>2</b> that are alternately arranged along a first direction D<b>1</b> parallel to the top surface of the package substrate <b>100</b>, third bonding pads BP<b>3</b> that are spaced apart from the first bonding pads BP<b>1</b> in a second direction D<b>2</b> intersecting the first direction D<b>1</b>, and fourth bonding pads BP<b>4</b> that are spaced apart in the second direction D<b>2</b> from the second bonding pads BP<b>2</b>.</p><p id="p-0038" num="0037">The first and second bonding pads BP<b>1</b> and BP<b>2</b> may be closer (e.g., in the second direction D<b>2</b>) to the first chip stack CS<b>1</b> than the third and fourth bonding pads BP<b>3</b> and BP<b>4</b> are to the first chip stack CS<b>1</b>. A distance (e.g., in the second direction D<b>2</b>) between the first bonding pads BP<b>1</b> and the third bonding pads BP<b>3</b> may be substantially the same as a distance between the second bonding pads BP<b>2</b> and the fourth bonding pads BP<b>4</b>.</p><p id="p-0039" num="0038">The first and third bonding pads BP<b>1</b> and BP<b>3</b> may be connected to signal terminals, and the second and fourth bonding pads BP<b>2</b> and BP<b>4</b> may be connected to power/ground terminals. In an implementation, as illustrated in the drawings, the number of the first bonding pads BP<b>1</b> and of the third bonding pads BP<b>3</b> may be three, and the number of the second bonding pads BP<b>2</b> and of the fourth bonding pads BP<b>4</b> may be two.</p><p id="p-0040" num="0039">The first chip stack CS<b>1</b> may include a plurality of first chips <b>110</b> that are stacked through one or more adhesion layers ADL on the package substrate <b>100</b>. The first chips <b>110</b> may be stacked (e.g., offset) along the second direction D<b>2</b> on the package substrate <b>100</b>, constituting a staircase or cascade structure.</p><p id="p-0041" num="0040">Each of the first chips <b>110</b> may have a structure in which chip pads are arranged on an edge of the first chip <b>110</b>, and the first chips <b>110</b> may be stacked such that each of the first chips <b>110</b> may expose chip pads of its underlying first chip <b>110</b>.</p><p id="p-0042" num="0041">Each of the first chips <b>110</b> may include first signal pads <b>111</b> through which signals are input and output, and may further include first power/ground pads <b>113</b> through which power or ground signals are input. The first signal pads <b>111</b> and the first power/ground pads <b>113</b> may be alternately arranged along the first direction D<b>1</b>.</p><p id="p-0043" num="0042">The first chips <b>110</b> may be memory chips that store data. In an implementation, the first chips <b>110</b> may be dynamic random access memory (DRAM) chips, static random access memory (SRAM) chips, NAND Flash memory chips, phase change random access memory (PRAM) chips, resistive random access memory (RRAM) chips, ferromagnetic random access memory (FeRAM) chips, or magnetic random access memory (MRAM) chips.</p><p id="p-0044" num="0043">The second chip stack CS<b>2</b> may include a plurality of second chips <b>120</b> that are stacked through one or more adhesion layers ADL on the first chip stack CS<b>1</b>. The second chips <b>120</b> may be stacked along the second direction D<b>2</b> on the first chip stack CS<b>1</b>, constituting a staircase or cascade structure. The second chips <b>120</b> may be attached to each other through the adhesion layer ADL. The second chips <b>120</b> may be memory chips that store data and may have the same properties as those of the first chips <b>110</b>.</p><p id="p-0045" num="0044">Each of the second chips <b>120</b> may have a structure in which chip pads are arranged on an edge of the second chip <b>120</b>, and the second chips <b>120</b> may be stacked such that each of the second chips <b>120</b> may expose chip pads of its underlying second chip <b>120</b>.</p><p id="p-0046" num="0045">Each of the second chips <b>120</b> may include second signal pads <b>121</b> through which signals are input and output, and may further include second power/ground pads <b>123</b> through which power or ground signals are input. The second signal pads <b>121</b> and the second power/ground pads <b>123</b> may be alternately arranged along the first direction D<b>1</b>.</p><p id="p-0047" num="0046">Chip pads of each of the first and second chips <b>110</b> and <b>120</b> may be arranged along the first direction D<b>1</b> at a first pitch P<b>1</b>, and on the package substrate <b>100</b>, the first and second bonding pads BP<b>1</b> and BP<b>2</b> (or the third and fourth bonding pads BP<b>3</b> and BP<b>4</b>) may be arranged along the first direction D<b>1</b> at a second pitch P<b>2</b>. In an implementation, the second pitch P<b>2</b> may be substantially the same as the first pitch P<b>1</b>. In an implementation, the first pitch P<b>1</b> may range from about 50 &#x3bc;m to about 200 &#x3bc;m.</p><p id="p-0048" num="0047">In an implementation, referring to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, on the package substrate <b>100</b>, the first and second bonding pads BP<b>1</b> and BP<b>2</b> (or the third and fourth bonding pads BP<b>3</b> and BP<b>4</b>) may be arranged along the first direction D<b>1</b> at a second pitch P<b>2</b>, and the second pitch P<b>2</b> may be greater than the first pitch P<b>1</b> of chip pads on each of the first and second chips <b>110</b> and <b>120</b>.</p><p id="p-0049" num="0048">In an implementation, as illustrated in the drawings, the bonding pads BP<b>1</b> to BP<b>4</b> may each have a size greater than that of each of the chip pads <b>111</b>, <b>113</b>, <b>121</b>, and <b>123</b> of the first and second chips <b>110</b> and <b>120</b>, or the bonding pads may have a size substantially the same as that of chip pads.</p><p id="p-0050" num="0049">In an implementation, input/output signals of the first chips <b>110</b> and input/output signals of the second chips <b>120</b> may be output through different channels from each other. The first signal pads <b>111</b> of the first chips <b>110</b> may be electrically separated from the second signal pads <b>121</b> of the second chips <b>120</b>. The first power/ground pads <b>113</b> of the first chips <b>110</b> may be electrically connected to the second power/ground pads <b>123</b> of the second chips <b>120</b>.</p><p id="p-0051" num="0050">The first connection wires CW<b>1</b> may electrically connect chip pads of the first chips <b>110</b> to each other. In an implementation, the first signal pads <b>111</b> of the first chips <b>110</b> may be connected to each other through the first connection wires CW<b>1</b>, and the first power/ground pads <b>113</b> of the first chips <b>110</b> may be connected to each other through the first connection wires CW<b>1</b>.</p><p id="p-0052" num="0051">The second connection wires CW<b>2</b> may electrically connect chip pads of the second chips <b>120</b> to each other. In an implementation, the second signal pads <b>121</b> of the second chips <b>120</b> may be connected to each other through the second connection wires CW<b>2</b>, and the second power/ground pads <b>123</b> of the second chips <b>120</b> may be connected to each other through the second connection wires CW<b>2</b>.</p><p id="p-0053" num="0052">The third connection wires CW<b>3</b> may connect the first power/ground pads <b>113</b> of an uppermost first chip <b>110</b> to the second power/ground pads <b>123</b> of a lowermost second chip <b>120</b>.</p><p id="p-0054" num="0053">The first lower wires LW<b>1</b> may connect the first signal pads <b>111</b> of a lowermost first chip <b>110</b> of the first chip stack CS<b>1</b> to the first bonding pads BP<b>1</b> of the package substrate <b>100</b>.</p><p id="p-0055" num="0054">The second lower wires LW<b>2</b> may connect the first power/ground pads <b>113</b> of the lowermost first chip <b>110</b> to the second bonding pads BP<b>2</b> of the package substrate <b>100</b>.</p><p id="p-0056" num="0055">The first upper wires UW<b>1</b> may connect the second signal pads <b>121</b> of the lowermost second chip <b>120</b> of the second chip stack CS<b>2</b> to the third bonding pads BP<b>3</b> of the package substrate <b>100</b>. The first upper wires UW<b>1</b> may pass over the first connection wires CW<b>1</b> and the first lower wires LW<b>1</b>, thereby being bonded to the third bonding pads BP<b>3</b>. The first upper wires UW<b>1</b> may be longer than the first lower wires LW<b>1</b> (e.g., in the second direction D<b>2</b>). The first upper wires UW<b>1</b> may have a length that is about 2 times to about 10 times that of the first lower wires LW<b>1</b>.</p><p id="p-0057" num="0056">The second upper wires UW<b>2</b> may connect the second power/ground pads <b>123</b> of the lowermost second chip <b>120</b> to the fourth bonding pads BP<b>4</b> of the package substrate <b>100</b>. The second upper wires UW<b>2</b> may pass over the first connection wires CW<b>1</b>, the third connection wires CW<b>3</b>, and the second lower wires LW<b>2</b>, thereby being bonded to the fourth bonding pads BP<b>4</b>. The second upper wires UW<b>2</b> may be longer than the second lower wires LW<b>2</b>. The second upper wires UW<b>2</b> may have a length substantially the same as that of the first upper wires UW<b>1</b>. The second upper wires UW<b>2</b> may have a length that is about 2 times to about 10 times that of the second lower wires LW<b>2</b>.</p><p id="p-0058" num="0057">Each of the second upper wires UW<b>2</b> may be between adjacent ones of the first upper wires UW<b>1</b>. In an implementation, when the second chips <b>120</b> are driven to operate, the second upper wires UW<b>2</b> may shield electrical interference or crosstalk between the first upper wires UW<b>1</b>. Accordingly, it is possible to help reduce or prevent a reduction in operating speed of the second chips <b>120</b> and to help improve signal integrity of the semiconductor package.</p><p id="p-0059" num="0058">On the second chip stack CS<b>2</b>, two wires CW<b>2</b> and UW<b>1</b> may be bonded to each of the second signal pads <b>121</b> of the lowermost second chip <b>120</b>. In addition, the second chip stack CS<b>2</b> may be configured such that three wires CW<b>2</b>, CW<b>3</b>, and UW<b>2</b> may be bonded to each of the second power/ground pads <b>123</b> of the lowermost second chip <b>120</b>.</p><p id="p-0060" num="0059">On the top surface of the package substrate <b>100</b>, the molding layer <b>300</b> may cover the first and second chip stacks CS<b>1</b> and CS<b>2</b> and the bonding wires LW<b>1</b>, LW<b>2</b>, UW<b>1</b>, UW<b>2</b>, CW<b>1</b>, CW<b>2</b>, and CW<b>3</b>. The molding layer <b>300</b> may have a thickness greater than a sum of thicknesses of the first and second chip stacks CS<b>1</b> and CS<b>2</b> (e.g., in a third direction D<b>3</b>). The molding layer <b>300</b> may include a dielectric polymer, e.g., an epoxy molding compound (EMC).</p><p id="p-0061" num="0060">The following will discuss semiconductor packages according to various embodiments in conjunction with the accompanying drawings, and like numerals indicate like components. In addition, for brevity of description, omission may be made to avoid repetitive explanations of the same features as those of the embodiments mentioned above, and a difference thereof will be discussed.</p><p id="p-0062" num="0061"><figref idref="DRAWINGS">FIG. <b>5</b></figref> illustrates a plan view of a semiconductor package according to some embodiments. <figref idref="DRAWINGS">FIGS. <b>6</b>A and <b>6</b>B</figref> illustrate cross-sectional views taken along lines A-A&#x2032; and B-B&#x2032; of <figref idref="DRAWINGS">FIG. <b>5</b></figref>.</p><p id="p-0063" num="0062">Referring to <figref idref="DRAWINGS">FIGS. <b>5</b>, <b>6</b>A, and <b>6</b>B</figref>, the first and second upper wires UW<b>1</b> and UW<b>2</b> may be electrically connected to an uppermost second chip <b>120</b> of the second chip stack CS<b>2</b>. In an implementation, the first upper wires UW<b>1</b> may connect the second signal pads <b>121</b> of the uppermost second chip <b>120</b> of the second chip stack CS<b>2</b> to the third bonding pads BP<b>3</b> of the package substrate <b>100</b>. The second upper wires UW<b>2</b> may connect the second power/ground pads <b>123</b> of the uppermost second chip <b>120</b> to the fourth bonding pads BP<b>4</b> of the package substrate <b>100</b>.</p><p id="p-0064" num="0063">According to the present embodiment, two bonding wires may be bonded to each of chip pads included in the first and second chips <b>110</b> and <b>120</b>.</p><p id="p-0065" num="0064"><figref idref="DRAWINGS">FIG. <b>7</b></figref> illustrates a plan view of a semiconductor package according to some embodiments. <figref idref="DRAWINGS">FIGS. <b>8</b>A and <b>8</b>B</figref> illustrate cross-sectional views taken along lines A-A&#x2032; and B-B&#x2032; of <figref idref="DRAWINGS">FIG. <b>7</b></figref>.</p><p id="p-0066" num="0065">Referring to <figref idref="DRAWINGS">FIGS. <b>7</b>, <b>8</b>A, and <b>8</b>B</figref>, the first upper wires UW<b>1</b> may connect the second signal pads <b>121</b> of the lowermost second chip <b>120</b> of the second chip stack CS<b>2</b> to the third bonding pads BP<b>3</b> of the package substrate <b>100</b>.</p><p id="p-0067" num="0066">The second upper wires UW<b>2</b> may connect the first power/ground pads <b>113</b> of the lowermost first chip <b>110</b> of the first chip stack CS<b>1</b> to the fourth bonding pads BP<b>4</b> of the package substrate <b>100</b>. The second upper wires UW<b>2</b> may pass over the first lower wires LW<b>1</b> and may connect with the fourth bonding pads BP<b>4</b>. The second upper wires UW<b>2</b> may have a length different from that of the first upper wires UW<b>1</b>, e.g., the length of the second upper wires UW<b>2</b> may be less than that of the first upper wires UW<b>1</b>.</p><p id="p-0068" num="0067">According to the present embodiment, the chip stack CS<b>1</b> may be configured such that three bonding wires may be bonded to each of the first power/ground pads <b>113</b> of the lowermost first chip <b>110</b>.</p><p id="p-0069" num="0068">In an implementation, as illustrated in the drawings, the second upper wires UW<b>2</b> may be connected to the first power/ground pads <b>113</b> of the lowermost first chip <b>110</b>, or the second upper wires UW<b>2</b> may be connected to either one of the first chips <b>110</b> of the first chip stack CS<b>1</b> or one of the second chips <b>120</b> of the second chip stack CS<b>2</b>.</p><p id="p-0070" num="0069">The first upper wires UW<b>1</b> may be connected to the lowermost second chip <b>120</b>, and the second upper wires UW<b>2</b> may be connected to the uppermost second chip <b>120</b>. In this case, the second upper wires UW<b>2</b> may be longer than the first upper wires UW<b>1</b>.</p><p id="p-0071" num="0070"><figref idref="DRAWINGS">FIG. <b>9</b></figref> illustrates a plan view of a semiconductor package according to some embodiments. <figref idref="DRAWINGS">FIGS. <b>10</b>A and <b>10</b>B</figref> illustrate cross-sectional views taken along lines A-A&#x2032; and B-B&#x2032; of <figref idref="DRAWINGS">FIG. <b>9</b></figref>.</p><p id="p-0072" num="0071">Referring to <figref idref="DRAWINGS">FIGS. <b>9</b>, <b>10</b>A, and <b>10</b>B</figref>, the first chip stack CS<b>1</b> may include four first chips <b>110</b> that are stacked through one or more adhesion layers ADL on the package substrate <b>100</b>. The second chip stack CS<b>2</b> may include four second chips <b>120</b> that are stacked one or more adhesion layers ADL on the first chip stack CS<b>1</b>.</p><p id="p-0073" num="0072">In an implementation, the number of stacked first chips <b>110</b> may be six, eight, sixteen, or the like. In an implementation, the number of stacked second chips <b>120</b> may be six, eight, sixteen, or the like. In an implementation, the number of stacked first chips <b>110</b> may be different from that of stacked second chips <b>120</b>.</p><p id="p-0074" num="0073">As discussed above, the first connection wires CW<b>1</b> may connect the first chips <b>110</b> to each other, and the second connection wires CW<b>2</b> may connect the second chips <b>120</b> to each other.</p><p id="p-0075" num="0074">The third connection wires CW<b>3</b> may connect the first power/ground pads <b>113</b> of the uppermost first chip <b>110</b> to the second power/ground pads <b>123</b> of the lowermost second chip <b>120</b>.</p><p id="p-0076" num="0075">The first upper wires UW<b>1</b> may connect the second signal pads <b>121</b> of one of the second chips <b>120</b> to the third bonding pads BP<b>3</b> of the package substrate <b>100</b>. In an implementation, the first upper wires UW<b>1</b> may be connected to the second signal pads <b>121</b> of the lowermost second chip <b>120</b>.</p><p id="p-0077" num="0076">The second upper wires UW<b>2</b> may connect the second power/ground pads <b>123</b> of one of the second chips <b>120</b> to the fourth bonding pads BP<b>4</b> of the package substrate <b>100</b>.</p><p id="p-0078" num="0077">The second upper wires UW<b>2</b> may have a length substantially the same as that of the first upper wires UW<b>1</b>. In an implementation, the second upper wires UW<b>2</b> may have a length different from that of the first upper wires UW<b>1</b>. In an implementation, the first upper wires UW<b>1</b> may be connected to the lowermost second chip <b>120</b>, and the second upper wires UW<b>2</b> may be connected to another second chip <b>120</b> other than the lowermost second chip <b>120</b>.</p><p id="p-0079" num="0078"><figref idref="DRAWINGS">FIGS. <b>11</b>A and <b>11</b>B</figref> illustrate plan views of a semiconductor package according to some embodiments. <figref idref="DRAWINGS">FIGS. <b>12</b>A and <b>12</b>B</figref> illustrate cross-sectional views taken along lines A-A&#x2032; and B-B&#x2032; of <figref idref="DRAWINGS">FIG. <b>11</b>A</figref>.</p><p id="p-0080" num="0079">Referring to <figref idref="DRAWINGS">FIGS. <b>11</b>A, <b>12</b>A, and <b>12</b>B</figref>, a semiconductor package according to the present embodiment may include a package substrate <b>100</b>, a first chip stack CS<b>1</b>, a second chip stack CS<b>2</b> on the first chip stack CS<b>1</b>, a controller chip <b>200</b>, first and second upper wires UW<b>1</b> and UW<b>2</b>, first and second lower wires LW<b>1</b> and LW<b>2</b>, first, second, and third connection wires CW<b>1</b>, CW<b>2</b>, and CW<b>3</b>, and a molding layer <b>300</b>.</p><p id="p-0081" num="0080">The package substrate <b>100</b>, as discussed above, may include first and second bonding pads BP<b>1</b> and BP<b>2</b> that are alternately arranged along the first direction D<b>1</b>, third bonding pads BP<b>3</b> that are spaced apart in the second direction D<b>2</b> from the first bonding pads BP<b>1</b>, and fourth bonding pads BP<b>4</b> that are spaced apart in the second direction D<b>2</b> from the second bonding pads BP<b>2</b>. In this case, the first and second bonding pads BP<b>1</b> and BP<b>2</b> may be adjacent to the first chip stack CS<b>1</b>, and the third and fourth bonding pads BP<b>3</b> and BP<b>4</b> may be adjacent to the controller chip <b>200</b>.</p><p id="p-0082" num="0081">The controller chip <b>200</b> may include chip pads that are arranged on or near an edge of the controller chip <b>200</b>. The chip pads of the controller chip <b>200</b> may be arranged along the first direction D<b>1</b> at a second pitch P<b>2</b>. The second pitch P<b>2</b> may be substantially the same as a first pitch P<b>1</b> of chip pads for each of the first and second chips <b>110</b> and <b>120</b>.</p><p id="p-0083" num="0082">The chip pads of the controller chip <b>200</b> may include first and second chip pads CP<b>1</b> and CP<b>2</b>. The first and second chip pads CP<b>1</b> and CP<b>2</b> may be alternately arranged along the first direction D<b>1</b>. The first chip pads CP<b>1</b> of the controller chip <b>200</b> may input and output a plurality of control signals or data signals, and the second chip pads CP<b>2</b> may be provided with power or ground signals.</p><p id="p-0084" num="0083">The controller chip <b>200</b> may include, e.g., a central processing unit (CPU), an internal memory, a buffer memory control unit, a host interface, and a flash interface.</p><p id="p-0085" num="0084">In an implementation, a buffer memory chip may replace the controller chip <b>200</b>, and the buffer memory chip may be a volatile memory chip. In an implementation, the buffer memory chip may be a dynamic random access memory (DRAM) chip.</p><p id="p-0086" num="0085">In an implementation, the first upper wires UW<b>1</b> may connect the second signal pads <b>121</b> of one of the second chips <b>120</b> to the first chip pads CP<b>1</b> of the controller chip <b>200</b>. The second upper wires UW<b>2</b> may connect the second power/ground pads <b>123</b> of one of the second chips <b>120</b> to the second chip pads CP<b>2</b> of the controller chip <b>200</b>.</p><p id="p-0087" num="0086">The first lower wires LW<b>1</b> may connect the first signal pads <b>111</b> of one of the first chips <b>110</b> to the first bonding pads BP<b>1</b> of the package substrate <b>100</b>. The second lower wires LW<b>2</b> may connect the first power/ground pads <b>113</b> of one of the first chips <b>110</b> to the second bonding pads BP<b>2</b> of the package substrate <b>100</b>.</p><p id="p-0088" num="0087">The first chip pads CP<b>1</b> of the controller chip <b>200</b> may be connected through first bonding wires W<b>1</b> to the third bonding pads BP<b>3</b> of the package substrate <b>100</b>. The second chip pads CP<b>2</b> of the controller chip <b>200</b> may be connected through second bonding wires W<b>2</b> to the fourth bonding pads BP<b>4</b> of the package substrate <b>100</b>.</p><p id="p-0089" num="0088">According to the embodiment shown in <figref idref="DRAWINGS">FIG. <b>11</b>B</figref>, the controller chip <b>200</b> may be configured such that chip pads arranged along the first direction D<b>1</b> may constitute one column, and that chip pads may constitute three columns adjacent to an edge of the controller chip <b>200</b>.</p><p id="p-0090" num="0089">In an implementation, the controller chip <b>200</b> may include first, second, and third columns that are sequentially disposed along the second direction D<b>2</b>, and chip pads that constitute the second column may include first and second chip pads CP<b>1</b> and CP<b>2</b>. The first and second chip pads CP<b>1</b> and CP<b>2</b> may be alternately arranged along the first direction D<b>1</b>. As discussed above, the first chip pads CP<b>1</b> may input and output a plurality of control signals or data signals, and the second chip pads CP<b>2</b> may be provided with power or ground signals.</p><p id="p-0091" num="0090">In an implementation, the first upper wires UW<b>1</b> may connect the second signal pads <b>121</b> of one of the second chips <b>120</b> to the first chip pads CP<b>1</b> in the second column of the controller chip <b>200</b>. The second upper wires UW<b>2</b> may connect the second power/ground pads <b>123</b> of one of the second chips <b>120</b> to the second chip pads CP<b>2</b> in the second column of the controller chip <b>200</b>.</p><p id="p-0092" num="0091">The first chip pads CP<b>1</b> in the second column of the controller chip <b>200</b> may be connected through the first bonding wires W<b>1</b> to the third bonding pads BP<b>3</b> of the package substrate <b>100</b>. The second chip pads CP<b>2</b> in the second column of the controller chip <b>200</b> may be connected through the second bonding wires W<b>2</b> to the fourth bonding pads BP<b>4</b> of the package substrate <b>100</b>.</p><p id="p-0093" num="0092"><figref idref="DRAWINGS">FIG. <b>13</b></figref> illustrates a plan view of a semiconductor package according to some embodiments. <figref idref="DRAWINGS">FIGS. <b>14</b>A and <b>14</b>B</figref> illustrate cross-sectional views taken along lines A-A&#x2032; and B-B&#x2032; of <figref idref="DRAWINGS">FIG. <b>13</b></figref>.</p><p id="p-0094" num="0093">Different from the embodiment shown in <figref idref="DRAWINGS">FIGS. <b>11</b>A, <b>12</b>A, and <b>12</b>B</figref>, a semiconductor package according to the present embodiment shown in <figref idref="DRAWINGS">FIGS. <b>13</b>, <b>14</b>A</figref>, and <b>14</b>B may be configured such that the first chip stack CS<b>1</b> may include four first chips <b>110</b> that are stacked through one or more adhesion layers ADL on the package substrate <b>100</b>. The second chip stack CS<b>2</b> may include four second chips <b>120</b> that are stacked through one or more adhesion layers ADL on the first chip stack CS<b>1</b>.</p><p id="p-0095" num="0094">In an implementation, the number of stacked first chips <b>110</b> may be six, eight, sixteen, or the like. In an implementation, the number of stacked second chips <b>120</b> may be six, eight, sixteen, or the like. In an implementation, the number of stacked first chips <b>110</b> may be different from that of stacked second chips <b>120</b>.</p><p id="p-0096" num="0095">The first upper wires UW<b>1</b> may connect the second signal pads <b>121</b> of the lowermost second chip <b>120</b> to the first chip pads CP<b>1</b> of the controller chip <b>200</b>. The second upper wires UW<b>2</b> may connect the second power/ground pads <b>123</b> of the lowermost second chip <b>120</b> to the second chip pads CP<b>2</b> of the controller chip <b>200</b>.</p><p id="p-0097" num="0096">The second upper wires UW<b>2</b> may have a length substantially the same as that of the first upper wires UW<b>1</b>. In an implementation, the second upper wires UW<b>2</b> may have a length different from that of the first upper wires UW<b>1</b>. In an implementation, the first upper wires UW<b>1</b> may be connected to the lowermost second chip <b>120</b>, and the second upper wires UW<b>2</b> may be connected to another second chip <b>120</b> other than the lowermost second chip <b>120</b>.</p><p id="p-0098" num="0097"><figref idref="DRAWINGS">FIG. <b>15</b></figref> illustrates a plan view of a semiconductor package according to some embodiments. <figref idref="DRAWINGS">FIGS. <b>16</b>A and <b>16</b>B</figref> illustrate cross-sectional views taken along lines A-A&#x2032; and B-B&#x2032; of <figref idref="DRAWINGS">FIG. <b>15</b></figref>.</p><p id="p-0099" num="0098">Referring to <figref idref="DRAWINGS">FIGS. <b>15</b>, <b>16</b>A, and <b>16</b>B</figref>, a semiconductor package according to the present embodiment may include a package substrate <b>100</b>, a first chip stack CS<b>1</b>, a second chip stack CS<b>2</b> on the first chip stack CS<b>1</b>, a third chip stack CS<b>3</b> on the second chip stack CS<b>2</b>, first and second lower wires LW<b>1</b> and LW<b>2</b>, first to fourth upper wires UW<b>1</b> to UW<b>4</b>, first to fifth connection wires CW<b>1</b> to CW<b>5</b>, and a molding layer <b>300</b>.</p><p id="p-0100" num="0099">The package substrate <b>100</b> may include first and second bonding pads BP<b>1</b> and BP<b>2</b> that are alternately arranged along the first direction D<b>1</b>, third bonding pads BP<b>3</b> spaced apart from the first bonding pads BP<b>1</b> in the second direction D<b>2</b>, fourth bonding pads BP<b>4</b> spaced apart in the second direction D<b>2</b> from the second bonding pads BP<b>2</b>, fifth bonding pads BP<b>5</b> spaced apart in the second direction D<b>2</b> from the third bonding pads BP<b>3</b>, and sixth bonding pads BP<b>6</b> spaced apart in the second direction D<b>2</b> from the fourth bonding pads BP<b>4</b>. The first and second bonding pads BP<b>1</b> and BP<b>2</b> may be closer to the first chip stack CS<b>1</b> than the third and fourth bonding pads BP<b>3</b> and BP<b>4</b> are to the first chip stack CS<b>1</b>. The third and fourth bonding pads BP<b>3</b> and BP<b>4</b> may be closer to the first chip stack CS<b>1</b> than the fifth and sixth bonding pads BP<b>5</b> and BP<b>6</b> are to the first chip stack CS<b>1</b>.</p><p id="p-0101" num="0100">The first, third, and fifth bonding pads BP<b>1</b>, BP<b>3</b>, and BP<b>5</b> may have intervals in the second direction D<b>2</b> that are substantially the same as each other, and the second, fourth, and sixth bonding pads BP<b>2</b>, BP<b>4</b>, and BP<b>6</b> may have intervals in the second direction D<b>2</b> that are substantially the same as each other.</p><p id="p-0102" num="0101">Each of the first, second, and third chips <b>110</b>, <b>120</b>, and <b>130</b> may have a structure in which chip pads are arranged on or near an edge thereof. The first, second, and third chips <b>110</b>, <b>120</b>, and <b>130</b> may be stacked along the second direction D<b>2</b> to constitute a staircase or cascade structure.</p><p id="p-0103" num="0102">As discussed above, the first chips <b>110</b> of the first chip stack CS<b>1</b> may each include first signal pads <b>111</b> and first power/ground pads <b>113</b>. The second chips <b>120</b> of the second chip stack CS<b>2</b> may each include second signal pads <b>121</b> and second power/ground pads <b>123</b>.</p><p id="p-0104" num="0103">The third chip stack CS<b>3</b> may include a plurality of third chips <b>130</b> that are stacked through one or more adhesion layers ADL on the second chip stack CS<b>2</b>. In an implementation, two third chips <b>130</b> may be stacked, or the number of stacked third chips <b>130</b> may be, e.g., four, six, eight, or the like. Each of the third chips <b>130</b> of the third chip stack CS<b>3</b> may include third signal pads <b>131</b> and third power/ground pads <b>133</b> that are alternately arranged along the first direction D<b>1</b>.</p><p id="p-0105" num="0104">The first, second, and third chip stacks CS<b>1</b>, CS<b>2</b>, and CS<b>3</b> may output a plurality of input/output signals through different channels. The first, second, and third power/ground pads <b>113</b>, <b>123</b>, and <b>133</b> of the first, second, and third chips <b>110</b>, <b>120</b>, and <b>130</b> may be electrically connected to each other.</p><p id="p-0106" num="0105">As discussed above, the first connection wires CW<b>1</b> may connect the first chips <b>110</b> to each other, and the second connection wires CW<b>2</b> may connect the second chips <b>120</b> to each other. The third connection wires CW<b>3</b> may connect the first power/ground pads <b>113</b> of the uppermost first chip <b>110</b> to the second power/ground pads <b>123</b> of the lowermost second chip <b>120</b>.</p><p id="p-0107" num="0106">The fourth connection wires CW<b>4</b> may connect the third signal pads <b>131</b> of the third chips <b>130</b> to each other, and the fifth connection wires CW<b>5</b> may connect the third power/ground pads <b>133</b> of a lowermost one of the third chips <b>130</b> to the second power/ground pads <b>123</b> of the uppermost one of the second chips <b>120</b>.</p><p id="p-0108" num="0107">In addition, as discussed above, the first upper wires UW<b>1</b> may connect the second signal pads <b>121</b> of one of the second chips <b>120</b> to the third bonding pads BP<b>3</b> of the package substrate <b>100</b>. The second upper wires UW<b>2</b> may connect the second power/ground pads <b>123</b> of one of the second chips <b>120</b> to the fourth bonding pads BP<b>4</b> of the package substrate <b>100</b>.</p><p id="p-0109" num="0108">The third upper wires UW<b>3</b> may connect the third signal pads <b>131</b> of one of the third chips <b>130</b> to the fifth bonding pads BP<b>5</b> of the package substrate <b>100</b>. The fourth upper wires UW<b>4</b> may connect the third power/ground pads <b>133</b> of one of the third chips <b>130</b> to the sixth bonding pads BP<b>6</b> of the package substrate <b>100</b>.</p><p id="p-0110" num="0109">The fourth upper wires UW<b>4</b> may have a length substantially the same as that of the third upper wires UW<b>3</b>. In an implementation, the fourth upper wires UW<b>4</b> may have a length different from that of the third upper wires UW<b>3</b>. In an implementation, the third upper wires UW<b>3</b> may be connected to the lowermost third chip <b>130</b>, and the fourth upper wires UW<b>4</b> may be connected to another third chip <b>130</b> other than the lowermost third chip <b>130</b>.</p><p id="p-0111" num="0110"><figref idref="DRAWINGS">FIG. <b>17</b></figref> illustrates a plan view of a semiconductor package according to some embodiments. <figref idref="DRAWINGS">FIGS. <b>18</b>A and <b>18</b>B</figref> illustrate cross-sectional views taken along lines A-A&#x2032; and B-B&#x2032; of <figref idref="DRAWINGS">FIG. <b>17</b></figref>.</p><p id="p-0112" num="0111">According to the embodiment shown in <figref idref="DRAWINGS">FIGS. <b>17</b>, <b>18</b>A, and <b>18</b>B</figref>, a semiconductor package may include a package substrate <b>100</b>, a first chip stack CS<b>1</b>, a second chip stack CS<b>2</b> on the first chip stack CS<b>1</b>, a third chip stack CS<b>3</b> on the second chip stack CS<b>2</b>, a fourth chip stack CS<b>4</b> on the third chip stack CS<b>3</b>, first to fourth lower wires LW<b>1</b> to LW<b>4</b>, first to fourth upper wires UW<b>1</b> to UW<b>4</b>, first to sixth connection wires CW<b>1</b> to CW<b>6</b>, and a molding layer <b>300</b>.</p><p id="p-0113" num="0112">The package substrate <b>100</b>, as discussed above, may include first to fourth bonding pads BP<b>1</b> to BP<b>4</b>. In addition, the package substrate <b>100</b> may further include fifth to eighth bonding pads BP<b>5</b> to BP<b>8</b>. The fifth and sixth bonding pads BP<b>5</b> and BP<b>6</b> may be alternately arranged along the first direction D<b>1</b>, the seventh bonding pads BP<b>7</b> may be spaced apart in the second direction D<b>2</b> from the fifth bonding pads BP<b>5</b>, and eighth bonding pads BP<b>8</b> may be spaced apart in the second direction D<b>2</b> from the sixth bonding pads BP<b>6</b>.</p><p id="p-0114" num="0113">As discussed above, the first and second chip stacks CS<b>1</b> and CS<b>2</b> may respectively include a plurality of first chips <b>110</b> and a plurality of second chips <b>120</b>.</p><p id="p-0115" num="0114">The third chip stack CS<b>3</b> may include a plurality of third chips <b>130</b> that are stacked through one or more adhesion layers ADL on the second chip stack CS<b>2</b>. In an implementation, two third chips <b>130</b> may be stacked, or the number of stacked third chips <b>130</b> may be, e.g., four, six, eight, or the like. Each of the third chips <b>130</b> of the third chip stack CS<b>3</b> may include third signal pads <b>131</b> and third power/ground pads <b>133</b> that are alternately arranged along the first direction D<b>1</b>.</p><p id="p-0116" num="0115">The fourth chip stack CS<b>4</b> may include a plurality of fourth chips <b>140</b> that are stacked through one or more adhesion layers ADL on the third chip stack CS<b>3</b>. In an implementation, two fourth chips <b>140</b> may be stacked, or the number of stacked fourth chips <b>140</b> may be, e.g., four, six, eight, or the like. Each of the fourth chips <b>140</b> of the fourth chip stack CS<b>4</b> may each include fourth signal pads <b>141</b> and fourth power/ground pads <b>143</b> that are alternately arranged along the first direction D<b>1</b>.</p><p id="p-0117" num="0116">In an implementation, each of the first to fourth chips <b>110</b> to <b>140</b> may have a first edge and a second edge, each first and second chip <b>110</b> and <b>120</b> may include chip pads that are arranged adjacent to the first edge, and each third and fourth chip <b>130</b> and <b>140</b> may include chip pads that are arranged adjacent to the second edge.</p><p id="p-0118" num="0117">The first chips <b>110</b> and the second chips <b>120</b> may be stepwise stacked along the second direction D<b>2</b>, and the third chips <b>130</b> and the fourth chips <b>140</b> may be stepwise stacked along a direction opposite to the stacking direction of the first chips <b>110</b> and second chips <b>120</b> (e.g., the first chips <b>110</b> and second chips <b>120</b> may form a staircase structure in one direction, and the third chips <b>130</b> and the fourth chips <b>140</b> may form a staircase structure in a direction opposite to the one direction).</p><p id="p-0119" num="0118">The first and second bonding pads BP<b>1</b> and BP<b>2</b> may be arranged adjacent to the first chip stack CS<b>1</b>, and the fifth and sixth bonding pads BP<b>5</b> and BP<b>6</b> may be arranged adjacent to the third chip stack CS<b>3</b>.</p><p id="p-0120" num="0119">The first to fourth chip stacks CS<b>1</b> to CS<b>4</b> may output a plurality of input/output signals through different channels. In an implementation, the fourth connection wires CW<b>4</b> may electrically connect chip pads of the third chips <b>130</b> to each other. In an implementation, the third signal pads <b>131</b> of the third chips <b>130</b> may be connected to each other through the fourth connection wires CW<b>4</b>, and the third power/ground pads <b>133</b> of the third chips <b>130</b> may be connected to each other through the fourth connection wires CW<b>4</b>.</p><p id="p-0121" num="0120">The fifth connection wires CW<b>5</b> may electrically connect chip pads of the fourth chips <b>140</b> to each other. In an implementation, the fourth signal pads <b>141</b> of the fourth chips <b>140</b> may be connected to each other through the fifth connection wires CW<b>5</b>, and the fourth power/ground pads <b>143</b> of the fourth chips <b>140</b> may be connected to each other through the fifth connection wires CW<b>5</b>.</p><p id="p-0122" num="0121">The third and fourth power/ground pads <b>133</b> and <b>143</b> of the third and fourth chips <b>130</b> and <b>140</b> may be electrically connected to each other through the sixth connection wires CW<b>6</b>.</p><p id="p-0123" num="0122">The third lower wires LW<b>3</b> may connect the third signal pads <b>131</b> of a lowermost third chip <b>130</b> of the third chip stack CS<b>3</b> to the fifth bonding pads BP<b>5</b> of the package substrate <b>100</b>.</p><p id="p-0124" num="0123">The fourth lower wires LW<b>4</b> may connect the third power/ground pads <b>133</b> of the lowermost third chip <b>130</b> to the sixth bonding pads BP<b>6</b> of the package substrate <b>100</b>.</p><p id="p-0125" num="0124">The third upper wires UW<b>3</b> may connect the fourth signal pads <b>141</b> of a lowermost fourth chip <b>140</b> of the fourth chip stack CS<b>4</b> to the seventh bonding pads BP<b>7</b> of the package substrate <b>100</b>. The third upper wires UW<b>3</b> may pass over the fourth connection wires CW<b>4</b> and the third lower wires LW<b>3</b>, thereby being bonded to the seventh bonding pads BP<b>7</b>. The third upper wires UW<b>3</b> may be longer than the third lower wires LW<b>3</b>.</p><p id="p-0126" num="0125">The fourth upper wires UW<b>4</b> may connect the fourth power/ground pads <b>143</b> of the lowermost fourth chip <b>140</b> to the eighth bonding pads BP<b>8</b> of the package substrate <b>100</b>. The fourth upper wires UW<b>4</b> may pass over the fourth connection wires CW<b>4</b>, the sixth connection wires CW<b>6</b>, and the fourth lower wires LW<b>4</b>, thereby being bonded to the eighth bonding pads BP<b>8</b>. The fourth upper wires UW<b>4</b> may be longer than the fourth lower wires LW<b>4</b>. The fourth upper wires UW<b>4</b> may have a length substantially the same as that of the third upper wires UW<b>3</b>. Each of the fourth upper wires UW<b>4</b> may be between third upper wires UW<b>3</b> that are adjacent to each other in the first direction D<b>1</b>.</p><p id="p-0127" num="0126"><figref idref="DRAWINGS">FIG. <b>19</b></figref> illustrates a plan view of a semiconductor package according to some embodiments. <figref idref="DRAWINGS">FIG. <b>20</b></figref> illustrates a cross-sectional view taken along line A-A&#x2032; of <figref idref="DRAWINGS">FIG. <b>19</b></figref>.</p><p id="p-0128" num="0127">Referring to <figref idref="DRAWINGS">FIGS. <b>19</b> and <b>20</b></figref>, a semiconductor package may include a package substrate <b>100</b>, first to fourth chip stack CS<b>1</b> to CS<b>4</b>, first to fourth lower wires LW<b>1</b> to LW<b>4</b>, first to fourth upper wires UW<b>1</b> to UW<b>4</b>, first to sixth connection wires CW<b>1</b> to CW<b>6</b>, and a molding layer <b>300</b>.</p><p id="p-0129" num="0128">The package substrate <b>100</b> may include first to eighth bonding pads BP<b>1</b> to BP<b>8</b> that are provided in four columns along the second direction D<b>2</b>, and on each column, corresponding ones of the first to eighth bonding pads BP<b>1</b> to BP<b>8</b> may be arranged along the first direction D<b>1</b>.</p><p id="p-0130" num="0129">The first chip stack CS<b>1</b> may include a plurality of first chips <b>110</b> that are stacked through one or more adhesion layers ADL on the package substrate <b>100</b>. The second chip stack CS<b>2</b> may include a plurality of second chips <b>120</b> that are stacked through one or more adhesion layers ADL on the package substrate <b>100</b>.</p><p id="p-0131" num="0130">The package substrate <b>100</b> may be provided thereon with the third chip stack CS<b>3</b> spaced apart in the second direction D<b>2</b> from the first chip stack CS<b>1</b>. The third chip stack CS<b>3</b> may include a plurality of third chips <b>130</b> that are stacked through one or more adhesion layers ADL on the package substrate <b>100</b>. The fourth chip stack CS<b>4</b> may include a plurality of fourth chips <b>140</b> that are stacked through one or more adhesion layers ADL on the package substrate <b>100</b>.</p><p id="p-0132" num="0131">The first and second bonding pads BP<b>1</b> and BP<b>2</b> of the package substrate <b>100</b> may be adjacent to the first chip stack CS<b>1</b>, and the fifth and sixth bonding pads BP<b>5</b> and BP<b>6</b> of the package substrate <b>100</b> may be adjacent to the third chip stack CS<b>3</b>.</p><p id="p-0133" num="0132">In an implementation, each of the first to fourth chips <b>110</b> to <b>140</b> may have a first edge and a second edge, each first and second chip <b>110</b> and <b>120</b> may include chip pads that are arranged adjacent to the second edge, and each third and fourth chip <b>130</b> and <b>140</b> may include chip pads that are arranged adjacent to the first edge.</p><p id="p-0134" num="0133">The first and second chips <b>110</b> and <b>120</b> may be stacked on the package substrate <b>100</b> in a direction opposite to the second direction D<b>2</b>, thereby constituting a staircase or cascade structure. The third and fourth chips <b>130</b> and <b>140</b> may be stepwise stacked along the second direction D<b>2</b> (e.g., the staircase structure of the first and second chips <b>110</b> and <b>120</b> may extend in a direction opposite to the staircase structure of the third and fourth chips <b>130</b> and <b>140</b>).</p><p id="p-0135" num="0134">The first chips <b>110</b> may be stacked such that each of the first chips <b>110</b> may expose chip pads of its underlying first chip <b>110</b>. The second chips <b>120</b> may be stacked such that each of the second chips <b>120</b> may expose chip pads of its underlying first chip <b>110</b> or its underlying second chip <b>120</b>.</p><p id="p-0136" num="0135">The third chips <b>130</b> may be stacked such that each of the third chips <b>130</b> may expose chip pads of its underlying third chip <b>130</b>. The fourth chips <b>140</b> may be stacked such that each of the fourth chips <b>140</b> may expose chip pads of its underlying third chip <b>130</b> or its underlying fourth chip <b>140</b>.</p><p id="p-0137" num="0136">The first to fourth chips <b>110</b> and <b>140</b> may respectively include first to fourth signal pads <b>111</b> to <b>141</b> and first to fourth power/ground pads <b>113</b> to <b>143</b>.</p><p id="p-0138" num="0137">As discussed above, the first upper wires UW<b>1</b> may connect the second signal pads <b>121</b> of one of the second chips <b>120</b> to the third bonding pads BP<b>3</b>, and the second upper wires UW<b>2</b> may connect the second power/ground pads <b>123</b> of one of the second chips <b>120</b> to the fourth bonding pads BP<b>4</b>.</p><p id="p-0139" num="0138">The third upper wires UW<b>3</b> may connect the third signal pads <b>131</b> of one of the third chips <b>130</b> to the fifth bonding pads BP<b>5</b>, and the fourth lower wires LW<b>4</b> may connect the third power/ground pads <b>133</b> of one of the third chips <b>130</b> to the sixth bonding pads BP<b>6</b>.</p><p id="p-0140" num="0139">The third upper wires UW<b>3</b> may connect the fourth signal pads <b>141</b> of one of the fourth chips <b>140</b> to the seventh bonding pads BP<b>7</b>, and the fourth upper wires UW<b>4</b> may connect the fourth power/ground pads <b>143</b> of one of the fourth chips <b>140</b> to the eighth bonding pads BP<b>8</b>.</p><p id="p-0141" num="0140">The third signal pads <b>131</b> of the third chips <b>130</b> may be connected to each other through the fourth connection wires CW<b>4</b>, and the fourth signal pads <b>141</b> of the fourth chips <b>140</b> may be connected to each other through the fifth connection wires CW<b>5</b>.</p><p id="p-0142" num="0141">The third and fourth power/ground pads <b>133</b> and <b>143</b> of the third and fourth chips <b>130</b> and <b>140</b> may be electrically connected to each other through the sixth connection wires CW<b>6</b>.</p><p id="p-0143" num="0142"><figref idref="DRAWINGS">FIG. <b>21</b>A</figref> illustrates a plan view of a semiconductor package according to some embodiments. <figref idref="DRAWINGS">FIG. <b>21</b>B</figref> illustrates a cross-sectional view taken along line A-A&#x2032; of <figref idref="DRAWINGS">FIG. <b>21</b>A</figref>.</p><p id="p-0144" num="0143">According to the embodiment shown in <figref idref="DRAWINGS">FIGS. <b>21</b>A and <b>21</b>B</figref>, a semiconductor package may include a package substrate <b>100</b>, first to fourth chip stacks CS<b>1</b> to CS<b>4</b>, a controller chip <b>200</b>, first to fourth lower wires LW<b>1</b> to LW<b>4</b>, first to fourth upper wires UW<b>1</b> to UW<b>4</b>, first to sixth connection wires CW<b>1</b> to CW<b>6</b>, and a molding layer <b>300</b>.</p><p id="p-0145" num="0144">As discussed with reference to <figref idref="DRAWINGS">FIGS. <b>19</b> and <b>20</b></figref>, a stacking direction of the first and second chips <b>110</b> and <b>120</b> may be opposite to that of the third and fourth chips <b>130</b> and <b>140</b>.</p><p id="p-0146" num="0145">The controller chip <b>200</b> may have a first edge and a second edge that are opposite to each other, the first and second chip pads CP<b>1</b> and CP<b>2</b> may be adjacent to the first edge, and the third and fourth chip pads CP<b>3</b> and CP<b>4</b> may be adjacent to the second edge.</p><p id="p-0147" num="0146">The package substrate <b>100</b> may include first to fourth bonding pads BP<b>1</b> to BP<b>4</b> that are between the first chip stack CS<b>1</b> and the controller chip <b>200</b>, and may also include fifth to eighth bonding pads BP<b>5</b> to BP<b>8</b> that are between the third chip stack CS<b>3</b> and the controller chip <b>200</b>.</p><p id="p-0148" num="0147">In an implementation, the first upper wires UW<b>1</b> may connect the second signal pads <b>121</b> of one of the second chips <b>120</b> to the first chip pads CP<b>1</b> of the controller chip <b>200</b>. The second upper wires UW<b>2</b> may connect the second power/ground pads <b>123</b> of one of the second chips <b>120</b> to the second chip pads CP<b>2</b> of the controller chip <b>200</b>.</p><p id="p-0149" num="0148">The third upper wires UW<b>3</b> may connect the fourth signal pads <b>141</b> of one of the fourth chips <b>140</b> to the third chip pads CP<b>3</b> of the controller chip <b>200</b>. The fourth upper wires UW<b>4</b> may connect the fourth power/ground pads <b>143</b> of one of the fourth chips <b>140</b> to the fourth chip pads CP<b>4</b> of the controller chip <b>200</b>.</p><p id="p-0150" num="0149"><figref idref="DRAWINGS">FIG. <b>22</b>A</figref> illustrates a plan view of a semiconductor package according to some embodiments. <figref idref="DRAWINGS">FIG. <b>22</b>B</figref> illustrates a cross-sectional view taken along line A-A&#x2032; of <figref idref="DRAWINGS">FIG. <b>22</b>A</figref>.</p><p id="p-0151" num="0150">According to the embodiment shown in <figref idref="DRAWINGS">FIGS. <b>22</b>A and <b>22</b>B</figref>, a semiconductor package may include a package substrate <b>100</b>, first to fourth chip stacks CS<b>1</b> to CS<b>4</b>, first and second controller chips <b>200</b><i>a </i>and <b>200</b><i>b</i>, first to fourth lower wires LW<b>1</b> to LW<b>4</b>, first to fourth upper wires UW<b>1</b> to UW<b>4</b>, first to sixth connection wires CW<b>1</b> to CW<b>6</b>, and a molding layer <b>300</b>.</p><p id="p-0152" num="0151">The package substrate <b>100</b> may be provided thereon with the first controller chip <b>200</b><i>a </i>adjacent to the first and second chip stacks CS<b>1</b> and CS<b>2</b>. The package substrate <b>100</b> may be provided thereon with the second controller chip <b>200</b><i>b </i>adjacent to the third and fourth chip stacks CS<b>3</b> and CS<b>4</b>. In an implementation, the first and second controller chips <b>200</b><i>a </i>and <b>200</b><i>b </i>may be adjacent to each other.</p><p id="p-0153" num="0152">Each of the first and second controller chips <b>200</b><i>a </i>and <b>200</b><i>b </i>may have a first edge and a second edge that are opposite to each other, the first and second chip pads CP<b>1</b> and CP<b>2</b> may be adjacent to the first edge, and the third and fourth chip pads CP<b>3</b> and CP<b>4</b> may be adjacent to the second edge.</p><p id="p-0154" num="0153">The package substrate <b>100</b> may include first to fourth bonding pads BP<b>1</b> to BP<b>4</b> that are between the first chip stack CS<b>1</b> and the first controller chip <b>200</b><i>a</i>, and may also include fifth to eighth bonding pads BP<b>5</b> to BP<b>8</b> that are between the third chip stack CS<b>3</b> and the second controller chip <b>200</b><i>b</i>. In an implementation, the package substrate <b>100</b> may further include bonding pads between the first controller chip <b>200</b><i>a </i>and the second controller chip <b>200</b><i>b. </i></p><p id="p-0155" num="0154">The first upper wires UW<b>1</b> may connect the second signal pads <b>121</b> of one of the second chips <b>120</b> to the third chip pads CP<b>3</b> of the first controller chip <b>200</b><i>a</i>. The second upper wires UW<b>2</b> may connect the second power/ground pads <b>123</b> of one of the second chips <b>120</b> to the fourth chip pads CP<b>4</b> of the first controller chip <b>200</b><i>a</i>. The first and second chip pads CP<b>1</b> and CP<b>2</b> of the first controller chip <b>200</b><i>a </i>may be connected through wires to bonding pads of the package substrate <b>100</b>.</p><p id="p-0156" num="0155">The third upper wires UW<b>3</b> may connect the fourth signal pads <b>141</b> of one of the fourth chips <b>140</b> to the third chip pads CP<b>3</b> of the second controller chip <b>200</b><i>b</i>. The fourth upper wires UW<b>4</b> may connect the fourth power/ground pads <b>143</b> of one of the fourth chips <b>140</b> to the fourth chip pads CP<b>4</b> of the second controller chip <b>200</b><i>b</i>. The first and second chip pads CP<b>1</b> and CP<b>2</b> of the second controller chip <b>200</b><i>b </i>may be connected through wires to bonding pads of the package substrate <b>100</b>.</p><p id="p-0157" num="0156"><figref idref="DRAWINGS">FIG. <b>23</b></figref> illustrates a plan view of a semiconductor package according to some embodiments.</p><p id="p-0158" num="0157">According to the embodiment shown in <figref idref="DRAWINGS">FIG. <b>23</b></figref>, a semiconductor package may include a package substrate <b>100</b>, first to fourth chip stacks CS<b>1</b> to CS<b>4</b>, a controller chip <b>200</b>, first to fourth lower wires LW<b>1</b> to LW<b>4</b>, first to fourth upper wires UW<b>1</b> to UW<b>4</b>, first to sixth connection wires CW<b>1</b> to CW<b>6</b>, and a molding layer <b>300</b>.</p><p id="p-0159" num="0158">As discussed with reference to <figref idref="DRAWINGS">FIGS. <b>2</b>, <b>3</b>A, and <b>3</b>B</figref>, the package substrate <b>100</b> may be provided thereon with the first chip stack CS<b>1</b> that includes first chips <b>110</b>, and also with the second chip stack CS<b>2</b> that include second chips <b>120</b> stacked on the first chip stack CS<b>1</b>.</p><p id="p-0160" num="0159">The package substrate <b>100</b> may be provided thereon with the third and fourth chip stacks CS<b>3</b> and CS<b>4</b> that are spaced apart in the first direction D<b>1</b> from the first and second chip stacks CS<b>1</b> and CS<b>2</b>. The third chip stack CS<b>3</b> may include a plurality of third chips <b>130</b> that are stacked on the package substrate <b>100</b>, and the fourth chip stack CS<b>4</b> may include a plurality of fourth chips <b>140</b> that are stacked on the third chip stack CS<b>3</b>.</p><p id="p-0161" num="0160">The package substrate <b>100</b>, as discussed above, may include first and second bonding pads BP<b>1</b> and BP<b>2</b> that are alternately arranged along the first direction D<b>1</b>, third bonding pads BP<b>3</b> that are spaced apart in the second direction D<b>2</b> from the first bonding pads BP<b>1</b>, and fourth bonding pads BP<b>4</b> that are spaced apart in the second direction D<b>2</b> from the second bonding pads BP<b>2</b>. In this case, the first and second bonding pads BP<b>1</b> and BP<b>2</b> may be adjacent to the first chip stack CS<b>1</b>.</p><p id="p-0162" num="0161">In an implementation, the package substrate <b>100</b> may further include fifth and sixth bonding pads BP<b>5</b> and BP<b>6</b> that are alternately arranged along the first direction D<b>1</b>, seventh bonding pads BP<b>7</b> that are spaced apart in the second direction D<b>2</b> from the fifth bonding pads BP<b>5</b>, and eighth bonding pads BP<b>8</b> that are spaced apart in the second direction D<b>2</b> from the sixth bonding pads BP<b>6</b>. In an implementation, the fifth to eighth bonding pads BP<b>5</b> to BP<b>8</b> may be between the controller chip <b>200</b> and the third chip stack CS<b>3</b>.</p><p id="p-0163" num="0162">As discussed with reference to <figref idref="DRAWINGS">FIGS. <b>2</b>, <b>3</b>A, and <b>3</b>B</figref>, the first signal pads <b>111</b> of the first chips <b>110</b> may be electrically separated from the second signal pads <b>121</b> of the second chips <b>120</b>. The first power/ground pads <b>113</b> of the first chips <b>110</b> may be electrically connected to the second power/ground pads <b>123</b> of the second chips <b>120</b>.</p><p id="p-0164" num="0163">As discussed above, the first upper wires UW<b>1</b> may connect the second signal pads <b>121</b> of one of the second chips <b>120</b> to the third bonding pads BP<b>3</b>, and the second upper wires UW<b>2</b> may connect the second power/ground pads <b>123</b> of one of the second chips <b>120</b> to the fourth bonding pads BP<b>4</b>.</p><p id="p-0165" num="0164">The third upper wires UW<b>3</b> may connect the third signal pads <b>131</b> of one of the third chips <b>130</b> to the fifth bonding pads BP<b>5</b>, and the fourth lower wires LW<b>4</b> may connect the third power/ground pads <b>133</b> of one of the third chips <b>130</b> to the sixth bonding pads BP<b>6</b>.</p><p id="p-0166" num="0165">The third signal pads <b>131</b> of the third chips <b>130</b> may be electrically separated from the fourth signal pads <b>141</b> of the fourth chips <b>140</b>. The third power/ground pads <b>133</b> of the third chips <b>130</b> may be electrically connected to the fourth power/ground pads <b>143</b> of the fourth chips <b>140</b>.</p><p id="p-0167" num="0166">The third upper wires UW<b>3</b> may connect the fourth signal pads <b>141</b> of one of the fourth chips <b>140</b> to the first chip pads CP<b>1</b> of the controller chip <b>200</b>, and the fourth upper wires UW<b>4</b> may connect the fourth power/ground pads <b>143</b> of one of the fourth chips <b>140</b> to the second chip pads CP<b>2</b> of the controller chip <b>200</b>. The first chip pads CP<b>1</b> of the controller chip <b>200</b> may be connected through bonding wires to the seventh bonding pads BP<b>7</b>, and the second chip pads CP<b>2</b> of the controller chip <b>200</b> may be connected through bonding wires to the eighth bonding pads BP<b>8</b>.</p><p id="p-0168" num="0167">By way of summation and review, with the development of electronic industry, improving reliability and durability of semiconductor packages has been considered. In order reduce a size and weight of electronic parts, a number of individual devices may be integrated into a single package and individual sizes of mounting parts may be reduced. Semiconductor packages operated at high frequency signals may have compactness and excellent electrical characteristics.</p><p id="p-0169" num="0168">According to some embodiments, a semiconductor package may be configured such that signal pads of a lower chip stack may be connected through lower wires to a package substrate, and that signal pads of an upper chip stack may be connected through upper wires to the package substrate. Therefore, input/output signals of the lower and upper chip stacks may be input and output through different channels.</p><p id="p-0170" num="0169">According to some embodiments, each of second upper wires connected to power/ground pads may be between first upper wires connected to signal pads of an upper chip stack. Therefore, when second chips are driven to operate, the second upper wires may shield electrical interference or crosstalk between the first upper wires. Accordingly, it is possible to help reduce or prevent a reduction in operating speed of the second chips and to help improve signal integrity of a semiconductor package.</p><p id="p-0171" num="0170">One or more embodiments may provide a semiconductor package with improved electrical properties.</p><p id="p-0172" num="0171">Example embodiments have been disclosed herein, and although specific terms are employed, they are used and are to be interpreted in a generic and descriptive sense only and not for purpose of limitation. In some instances, as would be apparent to one of ordinary skill in the art as of the filing of the present application, features, characteristics, and/or elements described in connection with a particular embodiment may be used singly or in combination with features, characteristics, and/or elements described in connection with other embodiments unless otherwise specifically indicated. Accordingly, it will be understood by those of skill in the art that various changes in form and details may be made without departing from the spirit and scope of the present invention as set forth in the following claims.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A semiconductor package, comprising:<claim-text>a package substrate including first bonding pads and second bonding pads that are alternately arranged along a first direction, third bonding pads that are spaced apart from the first bonding pads in a second direction intersecting the first direction, and fourth bonding pads that are spaced apart from the second bonding pads in the second direction;</claim-text><claim-text>a first chip stack including first chips that are stacked on the package substrate, each first chip including first signal pads and first power/ground pads that are alternately arranged along the first direction;</claim-text><claim-text>a second chip stack including second chips that are stacked on the first chip stack, each second chip including second signal pads and second power/ground pads that are alternately arranged along the first direction;</claim-text><claim-text>first lower wires that connect the first signal pads of one of the first chips to the first bonding pads;</claim-text><claim-text>second lower wires that connect the first power/ground pads of one of the first chips to the second bonding pads;</claim-text><claim-text>first upper wires that connect the second signal pads of one of the second chips to the third bonding pads; and</claim-text><claim-text>second upper wires that connect the second power/ground pads of one of the second chips to the fourth bonding pads.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein each of the second upper wires is between two first upper wires that are adjacent to each other in the first direction.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a length of the second upper wires is substantially the same as a length of the first upper wires.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first power/ground pads of the first chips are connected through connection wires to the second power/ground pads of the second chips.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first upper wires are connected to the second signal pads of a lowermost one of the second chips.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first chips and the second chips are stepwise stacked along the second direction.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein:<claim-text>the first chips and the second chips are stepwise stacked along the second direction, and</claim-text><claim-text>a stepwise direction of the second chips is opposite to a stepwise direction of the first chips.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first bonding pads and the second bonding pads are closer to the first chip stack than the third bonding pads and the fourth bonding pads are to the first chip stack.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the first signal pads and the first power/ground pads are alternately arranged along the first direction at a first pitch, and</claim-text><claim-text>the first bonding pads and the second bonding pads are alternately arranged along the first direction at a second pitch, the second pitch being substantially the same as or greater than the first pitch.</claim-text></claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein the first pitch ranges from about 50 &#x3bc;m to about 200 &#x3bc;m.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. A semiconductor package, comprising:<claim-text>a first chip stack including first chips that are stacked on a package substrate, each of the first chips including first signal pads and first power/ground pads that are alternately arranged along a first direction;</claim-text><claim-text>a second chip stack including second chips that are stacked on the first chip stack, each of the second chips including second signal pads and second power/ground pads that are alternately arranged along the first direction;</claim-text><claim-text>lower wires that connect the first chip stack to the package substrate;</claim-text><claim-text>upper wires that connect the second chip stack to the package substrate;</claim-text><claim-text>first connection wires that connect the first power/ground pads of the first chips;</claim-text><claim-text>second connection wires that connect the second power/ground pads of the second chips; and</claim-text><claim-text>third connection wires that connect adjacent ones of the first power/ground pads and the second power/ground pads of the first chips and the second chips,</claim-text><claim-text>wherein each of the second power/ground pads of one of the second chips is connected in common to one of the upper wires, one of the second connection wires, and one of the third connection wires.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein a number of the lower wires is the same as a number of the upper wires.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein:<claim-text>the package substrate includes:<claim-text>first bonding pads and second bonding pads that are adjacent to the first chip stack and are alternately arranged along the first direction;</claim-text><claim-text>third bonding pads that are spaced apart from the first bonding pads in a second direction intersecting the first direction; and</claim-text><claim-text>fourth bonding pads that are spaced apart in the second direction from the second bonding pads, and</claim-text></claim-text><claim-text>the upper wires include:<claim-text>first upper wires that connect the second signal pads of one of the second chips to the third bonding pads; and</claim-text><claim-text>second upper wires that connect the second power/ground pads of one of the second chips to the fourth bonding pads.</claim-text></claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein a length of the first upper wires is the same as a length of the second upper wires.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00011">claim 11</claim-ref>, further comprising a third chip that is spaced apart from the first chip stack and the second chip stack and is on the package substrate,<claim-text>wherein:</claim-text><claim-text>the third chip includes first chip pads and second chip pads that are alternately arranged along the first direction, and</claim-text><claim-text>the upper wires include:<claim-text>first upper wires that connect the second signal pads of one of the second chips to the first chip pads; and</claim-text><claim-text>second upper wires that connect the second power/ground pads of one of the second chips to the second chip pads.</claim-text></claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein:<claim-text>the package substrate includes first bonding pads and second bonding pads that are alternately arranged along the first direction between the first chip stack and the third chip, and</claim-text><claim-text>the lower wires include:<claim-text>first lower wires that connect the first signal pads of one of the first chips to the first bonding pads; and</claim-text><claim-text>second lower wires that connect the first power/ground pads of one of the first chips to the second bonding pads.</claim-text></claim-text></claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the first chips and the second chips are stepwise stacked along a second direction intersecting the first direction.</claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. A semiconductor package, comprising:<claim-text>a package substrate including first bonding pads and second bonding pads that are alternately arranged along a first direction, third bonding pads that are spaced apart from the first bonding pads in a second direction intersecting the first direction, and fourth bonding pads that are spaced apart in the second direction from the second bonding pads;</claim-text><claim-text>a first chip stack including first chips that are stacked on the package substrate, each of the first chips including first signal pads and first power/ground pads that are alternately arranged along the first direction;</claim-text><claim-text>a second chip stack including second chips that are stacked on the first chip stack, each of the second chips including second signal pads and second power/ground pads that are alternately arranged along the first direction;</claim-text><claim-text>a third chip that is spaced apart from the first chip stack and the second chip stack and is on the package substrate, the third chip including first chip pads and second chip pads that are arranged along the first direction;</claim-text><claim-text>first connection wires that connect the first power/ground pads of the first chips;</claim-text><claim-text>second connection wires that connect the second power/ground pads of the second chips;</claim-text><claim-text>third connection wires that connect adjacent first power/ground pads and second power/ground pads of the first chips and the second chips;</claim-text><claim-text>first lower wires that connect the first signal pads of one of the first chips to the first bonding pads;</claim-text><claim-text>second lower wires that connect the first power/ground pads of one of the first chips to the second bonding pads;</claim-text><claim-text>first upper wires that connect the second signal pads of one of the second chips to the first chip pads of the third chip; and</claim-text><claim-text>second upper wires that connect the second power/ground pads of one of the second chips to the second chip pads of the third chip.</claim-text></claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00018">claim 18</claim-ref>, wherein the first bonding pads and the second bonding pads are closer to the first chip stack than the third bonding pads and the fourth bonding pads are to the first chip stack.</claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00018">claim 18</claim-ref>, wherein each of the second upper wires is between two first upper wires that are adjacent to each other in the first direction.</claim-text></claim></claims></us-patent-application>