v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 44600 47400 1 0 0 asic-pmos-1.sym
{
T 46000 48200 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 45500 48200 5 10 1 1 0 0 1
refdes=M4
T 45500 48000 5 8 1 1 0 0 1
model-name=pch
T 45500 47700 5 8 1 0 0 0 1
w=6u
T 45500 47500 5 8 1 0 0 0 1
l=1u
}
N 45300 47900 45400 47900 4
N 45200 48400 45200 48700 4
{
T 45200 48400 5 10 0 0 0 0 1
netname=Vdd
}
C 44600 45700 1 0 0 asic-nmos-1.sym
{
T 46000 46500 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 45500 46500 5 10 1 1 0 0 1
refdes=M1
T 45500 46300 5 8 1 1 0 0 1
model-name=nch
T 45500 46000 5 8 1 0 0 0 1
w=3u
T 45500 45800 5 8 1 0 0 0 1
l=1u
}
N 45300 46200 45400 46200 4
N 45400 45600 45400 46200 4
N 45200 45400 45200 45700 4
N 44300 47900 44300 46200 4
N 44600 47900 44300 47900 4
N 44600 46200 44300 46200 4
N 45200 47400 45200 46700 4
N 45200 45600 45400 45600 4
N 45400 47900 45400 48500 4
N 45400 48500 45200 48500 4
C 43700 46900 1 0 0 in-1.sym
{
T 43700 47200 5 10 0 0 0 0 1
device=INPUT
T 43700 47200 5 10 1 1 0 0 1
refdes=IN
T 43700 46900 5 10 0 0 0 0 1
pinseq=1
}
C 45200 46900 1 0 0 out-1.sym
{
T 45200 47200 5 10 0 0 0 0 1
device=OUTPUT
T 45300 47100 5 10 1 1 0 0 1
refdes=OUT
T 45200 46900 5 10 0 0 0 0 1
pinseq=2
}
C 45100 45100 1 0 0 gnd-1.sym
{
T 45400 44800 5 10 0 0 0 0 1
default_value=GND:1
T 45400 45000 5 10 0 0 0 0 1
device=port
T 45100 45100 5 10 0 1 0 0 1
pinseq=4
}
C 45000 48700 1 0 0 vdd-1.sym
{
T 45400 49000 5 10 0 0 0 0 1
device=port
T 45400 48800 5 10 0 0 0 0 1
default_value=Vdd
}
