#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed May 25 13:51:42 2022
# Process ID: 14164
# Current directory: C:/Users/联想/OneDrive/桌面/final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13740 C:\Users\联想\OneDrive\桌面\final\pipeline_cpu.xpr
# Log file: C:/Users/联想/OneDrive/桌面/final/vivado.log
# Journal file: C:/Users/联想/OneDrive/桌面/final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/联想/OneDrive/桌面/bs.coe/bubble.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/联想/OneDrive/桌面/bs.coe/shell.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 718.730 ; gain = 110.051
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {C:/Users/联想/OneDrive/桌面/bs.coe/shell1.coe}] [get_ips single_text_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/联想/OneDrive/桌面/bs.coe/shell1.coe' provided. It will be converted relative to IP Instance files '../../../../../bs.coe/shell1.coe'
generate_target Simulation [get_files C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'single_text_mem'...
export_ip_user_files -of_objects [get_files C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci] -directory C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.ip_user_files -ipstatic_source_dir C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.cache/compile_simlib/modelsim} {questa=C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.cache/compile_simlib/questa} {riviera=C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bs_mem10_.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_data_mem/sim/single_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_text_mem/sim/single_text_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_text_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'io_we' [C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_text_mem
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_data_mem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.hazard_branch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.pipeline_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_sim_behav -key {Behavioral:sim_1:Functional:pipeline_sim} -tclbatch {pipeline_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source pipeline_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file single_data_mem.mif
WARNING in pipeline_sim.pipeline1.cpuex.dm.inst at time                26000 ns: 
Reading from out-of-range address. Max address in pipeline_sim.pipeline1.cpuex.dm.inst is         255
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 782.676 ; gain = 3.426
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/pipeline_sim/pipeline1/cpuex/pc}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/pipeline_sim/pipeline1/cpuex/alucontrol}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/pipeline_sim/pipeline1/cpuex/aluex/aluresult}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/pipeline_sim/pipeline1/cpuex/aluex/rd1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/pipeline_sim/pipeline1/cpuex/aluex/read2}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/pipeline_sim/pipeline1/cpuex/regfile1/REG_FILE}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bs_mem10_.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'io_we' [C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:89]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file single_data_mem.mif
WARNING in pipeline_sim.pipeline1.cpuex.dm.inst at time                26000 ns: 
Reading from out-of-range address. Max address in pipeline_sim.pipeline1.cpuex.dm.inst is         255
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 798.762 ; gain = 0.000
run 100 us
step
Stopped at time : 101002 ns : File "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" Line 11
set_property -dict [list CONFIG.coefficient_file {C:/Users/联想/OneDrive/桌面/bs.coe/shell1.coe}] [get_ips single_text_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/联想/OneDrive/桌面/bs.coe/shell1.coe' provided. It will be converted relative to IP Instance files '../../../../../bs.coe/shell1.coe'
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bs_mem10_.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'io_we' [C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:89]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file single_data_mem.mif
WARNING in pipeline_sim.pipeline1.cpuex.dm.inst at time                26000 ns: 
Reading from out-of-range address. Max address in pipeline_sim.pipeline1.cpuex.dm.inst is         255
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 813.645 ; gain = 0.000
run 100 us
step
Stopped at time : 101002 ns : File "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" Line 11
set_property -dict [list CONFIG.coefficient_file {C:/Users/联想/OneDrive/桌面/bs.coe/shell1.coe}] [get_ips single_text_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/联想/OneDrive/桌面/bs.coe/shell1.coe' provided. It will be converted relative to IP Instance files '../../../../../bs.coe/shell1.coe'
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'single_text_mem'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bs_mem10_.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_data_mem/sim/single_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_text_mem/sim/single_text_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_text_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'io_we' [C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_text_mem
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_data_mem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.hazard_branch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.pipeline_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file single_data_mem.mif
WARNING in pipeline_sim.pipeline1.cpuex.dm.inst at time                26000 ns: 
Reading from out-of-range address. Max address in pipeline_sim.pipeline1.cpuex.dm.inst is         255
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 813.645 ; gain = 0.000
run 100 us
step
Stopped at time : 101002 ns : File "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" Line 11
set_property -dict [list CONFIG.coefficient_file {C:/Users/联想/OneDrive/桌面/bs.coe/bubble1.coe}] [get_ips single_text_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/联想/OneDrive/桌面/bs.coe/bubble1.coe' provided. It will be converted relative to IP Instance files '../../../../../bs.coe/bubble1.coe'
set_property -dict [list CONFIG.coefficient_file {C:/Users/联想/OneDrive/桌面/bs.coe/bubble1.coe}] [get_ips single_text_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/联想/OneDrive/桌面/bs.coe/bubble1.coe' provided. It will be converted relative to IP Instance files '../../../../../bs.coe/bubble1.coe'
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'single_text_mem'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bs_mem10_.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_data_mem/sim/single_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_text_mem/sim/single_text_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_text_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'io_we' [C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_text_mem
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_data_mem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.hazard_branch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.pipeline_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file single_data_mem.mif
WARNING in pipeline_sim.pipeline1.cpuex.dm.inst at time                26000 ns: 
Reading from out-of-range address. Max address in pipeline_sim.pipeline1.cpuex.dm.inst is         255
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 819.410 ; gain = 0.000
step
Stopped at time : 1002 ns : File "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" Line 11
run 100 us
step
Stopped at time : 101004 ns : File "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" Line 11
set_property -dict [list CONFIG.coefficient_file {C:/Users/联想/OneDrive/桌面/bs.coe/bubble2.coe}] [get_ips single_text_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/联想/OneDrive/桌面/bs.coe/bubble2.coe' provided. It will be converted relative to IP Instance files '../../../../../bs.coe/bubble2.coe'
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'single_text_mem'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bs_mem10_.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_data_mem/sim/single_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_text_mem/sim/single_text_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_text_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'io_we' [C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_text_mem
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_data_mem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.hazard_branch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.pipeline_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file single_data_mem.mif
WARNING in pipeline_sim.pipeline1.cpuex.dm.inst at time                26000 ns: 
Reading from out-of-range address. Max address in pipeline_sim.pipeline1.cpuex.dm.inst is         255
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 820.328 ; gain = 0.000
run 100 us
step
Stopped at time : 101002 ns : File "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" Line 11
set_property -dict [list CONFIG.coefficient_file {C:/Users/联想/OneDrive/桌面/bs.coe/shell2.coe}] [get_ips single_text_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/联想/OneDrive/桌面/bs.coe/shell2.coe' provided. It will be converted relative to IP Instance files '../../../../../bs.coe/shell2.coe'
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'single_text_mem'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bs_mem10_.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_data_mem/sim/single_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_text_mem/sim/single_text_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_text_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'io_we' [C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_text_mem
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_data_mem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.hazard_branch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.pipeline_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file single_data_mem.mif
WARNING in pipeline_sim.pipeline1.cpuex.dm.inst at time                26000 ns: 
Reading from out-of-range address. Max address in pipeline_sim.pipeline1.cpuex.dm.inst is         255
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 823.484 ; gain = 0.000
run 100 us
step
Stopped at time : 101002 ns : File "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" Line 11
set_property -dict [list CONFIG.coefficient_file {C:/Users/联想/OneDrive/桌面/bs.coe/shell3.coe}] [get_ips single_text_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/联想/OneDrive/桌面/bs.coe/shell3.coe' provided. It will be converted relative to IP Instance files '../../../../../bs.coe/shell3.coe'
run 100 us
step
Stopped at time : 201004 ns : File "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" Line 11
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'single_text_mem'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bs_mem10_.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_data_mem/sim/single_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_text_mem/sim/single_text_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_text_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'io_we' [C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_text_mem
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_data_mem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.hazard_branch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.pipeline_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file single_data_mem.mif
WARNING in pipeline_sim.pipeline1.cpuex.dm.inst at time                26000 ns: 
Reading from out-of-range address. Max address in pipeline_sim.pipeline1.cpuex.dm.inst is         255
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 823.645 ; gain = 0.000
run 100 us
step
Stopped at time : 101002 ns : File "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" Line 11
set_property -dict [list CONFIG.coefficient_file {C:/Users/联想/OneDrive/桌面/bs.coe/bubble3.coe}] [get_ips single_text_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/联想/OneDrive/桌面/bs.coe/bubble3.coe' provided. It will be converted relative to IP Instance files '../../../../../bs.coe/bubble3.coe'
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'single_text_mem'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bs_mem10_.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_data_mem/sim/single_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_text_mem/sim/single_text_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_text_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'io_we' [C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_text_mem
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_data_mem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.hazard_branch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.pipeline_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file single_data_mem.mif
WARNING in pipeline_sim.pipeline1.cpuex.dm.inst at time                26000 ns: 
Reading from out-of-range address. Max address in pipeline_sim.pipeline1.cpuex.dm.inst is         255
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 824.035 ; gain = 0.000
run 100 us
set_property -dict [list CONFIG.coefficient_file {C:/Users/联想/OneDrive/桌面/bs.coe/bubble4.coe}] [get_ips single_text_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/联想/OneDrive/桌面/bs.coe/bubble4.coe' provided. It will be converted relative to IP Instance files '../../../../../bs.coe/bubble4.coe'
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'single_text_mem'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble4.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bs_mem10_.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_data_mem/sim/single_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_text_mem/sim/single_text_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_text_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'io_we' [C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_text_mem
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_data_mem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.hazard_branch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.pipeline_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file single_data_mem.mif
WARNING in pipeline_sim.pipeline1.cpuex.dm.inst at time                26000 ns: 
Reading from out-of-range address. Max address in pipeline_sim.pipeline1.cpuex.dm.inst is         255
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 824.629 ; gain = 0.000
run 100 us
step
Stopped at time : 101002 ns : File "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" Line 11
set_property -dict [list CONFIG.coefficient_file {C:/Users/联想/OneDrive/桌面/bs.coe/bubble4.coe}] [get_ips single_text_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/联想/OneDrive/桌面/bs.coe/bubble4.coe' provided. It will be converted relative to IP Instance files '../../../../../bs.coe/bubble4.coe'
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'single_text_mem'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble4.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bs_mem10_.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_data_mem/sim/single_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_text_mem/sim/single_text_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_text_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'io_we' [C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_text_mem
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_data_mem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.hazard_branch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.pipeline_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file single_data_mem.mif
WARNING in pipeline_sim.pipeline1.cpuex.dm.inst at time                26000 ns: 
Reading from out-of-range address. Max address in pipeline_sim.pipeline1.cpuex.dm.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 827.348 ; gain = 0.000
run 1000 us
step
Stopped at time : 1001002 ns : File "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" Line 11
set_property -dict [list CONFIG.coefficient_file {C:/Users/联想/OneDrive/桌面/bs.coe/shell4.coe}] [get_ips single_text_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/联想/OneDrive/桌面/bs.coe/shell4.coe' provided. It will be converted relative to IP Instance files '../../../../../bs.coe/shell4.coe'
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'single_text_mem'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell4.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bs_mem10_.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble4.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_data_mem/sim/single_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_text_mem/sim/single_text_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_text_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'io_we' [C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_text_mem
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_data_mem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.hazard_branch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.pipeline_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file single_data_mem.mif
WARNING in pipeline_sim.pipeline1.cpuex.dm.inst at time                26000 ns: 
Reading from out-of-range address. Max address in pipeline_sim.pipeline1.cpuex.dm.inst is         255
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 827.781 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {C:/Users/联想/OneDrive/桌面/bs.coe/bubble4.coe}] [get_ips single_text_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/联想/OneDrive/桌面/bs.coe/bubble4.coe' provided. It will be converted relative to IP Instance files '../../../../../bs.coe/bubble4.coe'
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'single_text_mem'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble4.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bs_mem10_.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell4.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_data_mem/sim/single_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_text_mem/sim/single_text_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_text_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'io_we' [C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_text_mem
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_data_mem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.hazard_branch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.pipeline_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file single_data_mem.mif
WARNING in pipeline_sim.pipeline1.cpuex.dm.inst at time                26000 ns: 
Reading from out-of-range address. Max address in pipeline_sim.pipeline1.cpuex.dm.inst is         255
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 827.781 ; gain = 0.000
run 1000 us
step
Stopped at time : 1001002 ns : File "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" Line 11
set_property -dict [list CONFIG.coefficient_file {C:/Users/联想/OneDrive/桌面/bs.coe/shell4.coe}] [get_ips single_text_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/联想/OneDrive/桌面/bs.coe/shell4.coe' provided. It will be converted relative to IP Instance files '../../../../../bs.coe/shell4.coe'
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'single_text_mem'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell4.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bs_mem10_.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble4.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_data_mem/sim/single_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_text_mem/sim/single_text_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_text_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'io_we' [C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_text_mem
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_data_mem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.hazard_branch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.pipeline_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file single_data_mem.mif
WARNING in pipeline_sim.pipeline1.cpuex.dm.inst at time                26000 ns: 
Reading from out-of-range address. Max address in pipeline_sim.pipeline1.cpuex.dm.inst is         255
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 855.145 ; gain = 0.000
run 1000 us
step
Stopped at time : 1001002 ns : File "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" Line 11
set_property -dict [list CONFIG.coefficient_file {C:/Users/联想/OneDrive/桌面/bs.coe/bubble5.coe}] [get_ips single_text_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/联想/OneDrive/桌面/bs.coe/bubble5.coe' provided. It will be converted relative to IP Instance files '../../../../../bs.coe/bubble5.coe'
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'single_text_mem'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bs_mem10_.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble4.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell4.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_data_mem/sim/single_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_text_mem/sim/single_text_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_text_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'io_we' [C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_text_mem
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_data_mem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.hazard_branch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.pipeline_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file single_data_mem.mif
WARNING in pipeline_sim.pipeline1.cpuex.dm.inst at time                26000 ns: 
Reading from out-of-range address. Max address in pipeline_sim.pipeline1.cpuex.dm.inst is         255
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 855.145 ; gain = 0.000
run 1000 us
step
Stopped at time : 1001002 ns : File "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" Line 11
set_property -dict [list CONFIG.coefficient_file {C:/Users/联想/OneDrive/桌面/bs.coe/shell5.coe}] [get_ips single_text_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/联想/OneDrive/桌面/bs.coe/shell5.coe' provided. It will be converted relative to IP Instance files '../../../../../bs.coe/shell5.coe'
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'single_text_mem'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bs_mem10_.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble4.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell4.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble5.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_data_mem/sim/single_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_text_mem/sim/single_text_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_text_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'io_we' [C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_text_mem
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_data_mem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.hazard_branch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.pipeline_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file single_data_mem.mif
WARNING in pipeline_sim.pipeline1.cpuex.dm.inst at time                26000 ns: 
Reading from out-of-range address. Max address in pipeline_sim.pipeline1.cpuex.dm.inst is         255
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 855.145 ; gain = 0.000
run 1000 us
step
Stopped at time : 1001002 ns : File "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" Line 11
set_property -dict [list CONFIG.coefficient_file {C:/Users/联想/OneDrive/桌面/bs.coe/bubble6.coe}] [get_ips single_text_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/联想/OneDrive/桌面/bs.coe/bubble6.coe' provided. It will be converted relative to IP Instance files '../../../../../bs.coe/bubble6.coe'
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'single_text_mem'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble6.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bs_mem10_.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble4.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell4.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell5.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_data_mem/sim/single_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_text_mem/sim/single_text_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_text_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'io_we' [C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_text_mem
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_data_mem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.hazard_branch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.pipeline_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file single_data_mem.mif
WARNING in pipeline_sim.pipeline1.cpuex.dm.inst at time                26000 ns: 
Reading from out-of-range address. Max address in pipeline_sim.pipeline1.cpuex.dm.inst is         255
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 855.145 ; gain = 0.000
run 1000 us
step
Stopped at time : 1001002 ns : File "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" Line 11
set_property -dict [list CONFIG.coefficient_file {C:/Users/联想/OneDrive/桌面/bs.coe/bubble6.coe}] [get_ips single_text_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/联想/OneDrive/桌面/bs.coe/bubble6.coe' provided. It will be converted relative to IP Instance files '../../../../../bs.coe/bubble6.coe'
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'single_text_mem'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble6.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bs_mem10_.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble4.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell4.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell5.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_data_mem/sim/single_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_text_mem/sim/single_text_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_text_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'io_we' [C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_text_mem
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_data_mem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.hazard_branch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.pipeline_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file single_data_mem.mif
WARNING in pipeline_sim.pipeline1.cpuex.dm.inst at time                26000 ns: 
Reading from out-of-range address. Max address in pipeline_sim.pipeline1.cpuex.dm.inst is         255
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 855.145 ; gain = 0.000
run 1000 us
step
Stopped at time : 1001002 ns : File "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" Line 11
set_property -dict [list CONFIG.coefficient_file {C:/Users/联想/OneDrive/桌面/bs.coe/shell6.coe}] [get_ips single_text_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/联想/OneDrive/桌面/bs.coe/shell6.coe' provided. It will be converted relative to IP Instance files '../../../../../bs.coe/shell6.coe'
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'single_text_mem'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell6.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bs_mem10_.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/io.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble4.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell4.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/shell5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim/bubble6.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_data_mem/sim/single_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_text_mem/sim/single_text_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_text_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'io_we' [C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_text_mem
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_data_mem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.hazard_branch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.pipeline_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file single_data_mem.mif
WARNING in pipeline_sim.pipeline1.cpuex.dm.inst at time                26000 ns: 
Reading from out-of-range address. Max address in pipeline_sim.pipeline1.cpuex.dm.inst is         255
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 855.145 ; gain = 0.000
step
Stopped at time : 1002 ns : File "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" Line 11
run 100 us
step
Stopped at time : 101004 ns : File "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" Line 11
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 25 15:30:59 2022...
