-D__GNUC__=1
-DENABLE_RAM_VECTOR_TABLE=0
-D__CC_ARM=0

-DFMC_PFB0CR_CINV_WAY_MASK=-1
-DMCM_PLACR_CFCC_MASK=-1
-DFTFE_FPROTS_PROTS_MASK=-1
-DFTFE_FACSSS_SGSIZE_S_MASK=-1
-DFSL_FEATURE_FLASH_HAS_MULTIPLE_FLASH=-1
-DFSL_FEATURE_FLASH_CURRENT_CORE_ID=-1
-DFSL_FEATURE_SOC_ACMP_COUNT=3
-DFSL_FEATURE_SOC_ADC16_COUNT=0
-DFSL_FEATURE_SOC_ADC12_COUNT=3
-DFSL_FEATURE_SOC_AFE_COUNT=0
-DFSL_FEATURE_SOC_AIPS_COUNT=1
-DFSL_FEATURE_SOC_AOI_COUNT=0
-DFSL_FEATURE_SOC_AXBS_COUNT=0
-DFSL_FEATURE_SOC_ASMC_COUNT=0
-DFSL_FEATURE_SOC_CADC_COUNT=0
-DFSL_FEATURE_SOC_FLEXCAN_COUNT=2
-DFSL_FEATURE_SOC_MMCAU_COUNT=0
-DFSL_FEATURE_SOC_CMP_COUNT=0
-DFSL_FEATURE_SOC_CMT_COUNT=0
-DFSL_FEATURE_SOC_CNC_COUNT=0
-DFSL_FEATURE_SOC_CRC_COUNT=1
-DFSL_FEATURE_SOC_DAC_COUNT=0
-DFSL_FEATURE_SOC_DAC32_COUNT=1
-DFSL_FEATURE_SOC_DCDC_COUNT=0
-DFSL_FEATURE_SOC_DDR_COUNT=0
-DFSL_FEATURE_SOC_DMA_COUNT=0
-DFSL_FEATURE_SOC_EDMA_COUNT=1
-DFSL_FEATURE_SOC_DMAMUX_COUNT=1
-DFSL_FEATURE_SOC_DRY_COUNT=0
-DFSL_FEATURE_SOC_DSPI_COUNT=0
-DFSL_FEATURE_SOC_EMVSIM_COUNT=0
-DFSL_FEATURE_SOC_ENC_COUNT=0
-DFSL_FEATURE_SOC_ENET_COUNT=0
-DFSL_FEATURE_SOC_EWM_COUNT=1
-DFSL_FEATURE_SOC_FB_COUNT=0
-DFSL_FEATURE_SOC_FGPIO_COUNT=0
-DFSL_FEATURE_SOC_FLEXIO_COUNT=1
-DFSL_FEATURE_SOC_FMC_COUNT=0
-DFSL_FEATURE_SOC_FSKDT_COUNT=0
-DFSL_FEATURE_SOC_FTFA_COUNT=0
-DFSL_FEATURE_SOC_FTFE_COUNT=1
-DFSL_FEATURE_SOC_FTFL_COUNT=0
-DFSL_FEATURE_SOC_FTM_COUNT=4
-DFSL_FEATURE_SOC_FTMRA_COUNT=0
-DFSL_FEATURE_SOC_FTMRE_COUNT=0
-DFSL_FEATURE_SOC_FTMRH_COUNT=0
-DFSL_FEATURE_SOC_GPIO_COUNT=5
-DFSL_FEATURE_SOC_HSADC_COUNT=0
-DFSL_FEATURE_SOC_I2C_COUNT=0
-DFSL_FEATURE_SOC_I2S_COUNT=0
-DFSL_FEATURE_SOC_ICS_COUNT=0
-DFSL_FEATURE_SOC_INTMUX_COUNT=0
-DFSL_FEATURE_SOC_IRQ_COUNT=0
-DFSL_FEATURE_SOC_KBI_COUNT=0
-DFSL_FEATURE_SOC_SLCD_COUNT=0
-DFSL_FEATURE_SOC_LCDC_COUNT=0
-DFSL_FEATURE_SOC_LDO_COUNT=0
-DFSL_FEATURE_SOC_LLWU_COUNT=0
-DFSL_FEATURE_SOC_LMEM_COUNT=1
-DFSL_FEATURE_SOC_LPI2C_COUNT=2
-DFSL_FEATURE_SOC_LPIT_COUNT=1
-DFSL_FEATURE_SOC_LPSCI_COUNT=0
-DFSL_FEATURE_SOC_LPSPI_COUNT=2
-DFSL_FEATURE_SOC_LPTMR_COUNT=1
-DFSL_FEATURE_SOC_LPTPM_COUNT=0
-DFSL_FEATURE_SOC_LPUART_COUNT=3
-DFSL_FEATURE_SOC_LTC_COUNT=0
-DFSL_FEATURE_SOC_MC_COUNT=0
-DFSL_FEATURE_SOC_MCG_COUNT=0
-DFSL_FEATURE_SOC_MCGLITE_COUNT=0
-DFSL_FEATURE_SOC_MCM_COUNT=1
-DFSL_FEATURE_SOC_MMAU_COUNT=0
-DFSL_FEATURE_SOC_MMDVSQ_COUNT=0
-DFSL_FEATURE_SOC_SYSMPU_COUNT=1
-DFSL_FEATURE_SOC_MSCAN_COUNT=0
-DFSL_FEATURE_SOC_MSCM_COUNT=1
-DFSL_FEATURE_SOC_MTB_COUNT=0
-DFSL_FEATURE_SOC_MTBDWT_COUNT=0
-DFSL_FEATURE_SOC_MU_COUNT=0
-DFSL_FEATURE_SOC_NFC_COUNT=0
-DFSL_FEATURE_SOC_OPAMP_COUNT=0
-DFSL_FEATURE_SOC_OSC_COUNT=0
-DFSL_FEATURE_SOC_OSC32_COUNT=1
-DFSL_FEATURE_SOC_OTFAD_COUNT=0
-DFSL_FEATURE_SOC_PDB_COUNT=3
-DFSL_FEATURE_SOC_PCC_COUNT=1
-DFSL_FEATURE_SOC_PGA_COUNT=0
-DFSL_FEATURE_SOC_PIT_COUNT=0
-DFSL_FEATURE_SOC_PMC_COUNT=1
-DFSL_FEATURE_SOC_PORT_COUNT=5
-DFSL_FEATURE_SOC_PWM_COUNT=0
-DFSL_FEATURE_SOC_PWT_COUNT=1
-DFSL_FEATURE_SOC_QuadSPI_COUNT=0
-DFSL_FEATURE_SOC_RCM_COUNT=1
-DFSL_FEATURE_SOC_RFSYS_COUNT=0
-DFSL_FEATURE_SOC_RFVBAT_COUNT=0
-DFSL_FEATURE_SOC_RNG_COUNT=0
-DFSL_FEATURE_SOC_RNGB_COUNT=0
-DFSL_FEATURE_SOC_ROM_COUNT=0
-DFSL_FEATURE_SOC_RSIM_COUNT=0
-DFSL_FEATURE_SOC_RTC_COUNT=1
-DFSL_FEATURE_SOC_SCG_COUNT=1
-DFSL_FEATURE_SOC_SCI_COUNT=0
-DFSL_FEATURE_SOC_SDHC_COUNT=0
-DFSL_FEATURE_SOC_SDRAM_COUNT=0
-DFSL_FEATURE_SOC_SEMA42_COUNT=0
-DFSL_FEATURE_SOC_SIM_COUNT=1
-DFSL_FEATURE_SOC_SMC_COUNT=1
-DFSL_FEATURE_SOC_SPI_COUNT=0
-DFSL_FEATURE_SOC_TMR_COUNT=0
-DFSL_FEATURE_SOC_TPM_COUNT=0
-DFSL_FEATURE_SOC_TRGMUX_COUNT=2
-DFSL_FEATURE_SOC_TRIAMP_COUNT=0
-DFSL_FEATURE_SOC_TRNG_COUNT=0
-DFSL_FEATURE_SOC_TSI_COUNT=0
-DFSL_FEATURE_SOC_TSTMR_COUNT=0
-DFSL_FEATURE_SOC_UART_COUNT=0
-DFSL_FEATURE_SOC_USB_COUNT=0
-DFSL_FEATURE_SOC_USBDCD_COUNT=0
-DFSL_FEATURE_SOC_USBHS_COUNT=0
-DFSL_FEATURE_SOC_USBHSDCD_COUNT=0
-DFSL_FEATURE_SOC_USBPHY_COUNT=0
-DFSL_FEATURE_SOC_VREF_COUNT=0
-DFSL_FEATURE_SOC_WDOG_COUNT=1
-DFSL_FEATURE_SOC_XBAR_COUNT=0
-DFSL_FEATURE_SOC_XBARA_COUNT=0
-DFSL_FEATURE_SOC_XBARB_COUNT=0
-DFSL_FEATURE_SOC_XCVR_COUNT=0
-DFSL_FEATURE_SOC_XRDC_COUNT=0
-DFSL_FEATURE_SOC_ZLL_COUNT=0
-DFSL_FEATURE_FLEXCAN_HAS_MESSAGE_BUFFER_MAX_NUMBERn=16
-DFSL_FEATURE_FLEXCAN_HAS_DOZE_MODE_SUPPORT=0
-DFSL_FEATURE_FLEXCAN_HAS_GLITCH_FILTER=1
-DFSL_FEATURE_FLEXCAN_HAS_EXTENDED_FLAG_REGISTER=0
-DFSL_FEATURE_FLEXCAN_HAS_EXTENDED_TIMING_REGISTER=1
-DFSL_FEATURE_FLEXCAN_HAS_RX_FIFO_DMA=1
-DFSL_FEATURE_FLEXCAN_HAS_SEPARATE_BUFFER_0_FLAG=1
-DFSL_FEATURE_FLEXCAN_HAS_BUF31TO0M=1
-DFSL_FEATURE_FLEXCAN_INTERRUPT_COUNT=6
-DFSL_FEATURE_FLEXCAN_HAS_ERRATA_5641=0
-DFSL_FEATURE_ACMP_HAS_C3_REG=0
-DFSL_FEATURE_ACMP_HAS_C0_LINKEN_BIT=0
-DFSL_FEATURE_ACMP_HAS_C0_OFFSET_BIT=1
-DFSL_FEATURE_ACMP_HAS_C1_INPSEL_BIT=1
-DFSL_FEATURE_ACMP_HAS_C1_INNSEL_BIT=1
-DFSL_FEATURE_ACMP_HAS_C1_DACOE_BIT=0
-DFSL_FEATURE_ACMP_HAS_C1_DMODE_BIT=0
-DFSL_FEATURE_ACMP_HAS_C2_RRE_BIT=1
-DFSL_FEATURE_CRC_HAS_CRC_REG=0
-DFSL_FEATURE_EDMA_MODULE_CHANNEL=16
-DFSL_FEATURE_EDMA_CHANNEL_GROUP_COUNT=1
-DFSL_FEATURE_EDMA_HAS_ERROR_IRQ=1
-DFSL_FEATURE_EDMA_ASYNCHRO_REQUEST_CHANNEL_COUNT=16
-DFSL_FEATURE_DMAMUX_MODULE_CHANNEL=16
-DFSL_FEATURE_DMAMUX_HAS_TRIG=1
-DFSL_FEATURE_EWM_HAS_CLOCK_SELECT=0
-DFSL_FEATURE_EWM_HAS_PRESCALER=1
-DFSL_FEATURE_FLEXIO_HAS_SHIFTER_STATUS=1
-DFSL_FEATURE_FLEXIO_HAS_PIN_STATUS=1
-DFSL_FEATURE_FLEXIO_HAS_SHFT_BUFFER_NIBBLE_BYTE_SWAP=0
-DFSL_FEATURE_FLEXIO_HAS_SHFT_BUFFER_HALF_WORD_SWAP=0
-DFSL_FEATURE_FLEXIO_HAS_SHFT_BUFFER_NIBBLE_SWAP=0
-DFSL_FEATURE_FLEXIO_HAS_STATE_MODE=0
-DFSL_FEATURE_FLEXIO_HAS_LOGIC_MODE=0
-DFSL_FEATURE_FLEXIO_HAS_PARALLEL_WIDTH=0
-DFSL_FEATURE_FLEXIO_VERID_RESET_VALUE=0x1010000
-DFSL_FEATURE_FLEXIO_PARAM_RESET_VALUE=0x4080404
-DFSL_FEATURE_FLEXIO_DMA_REQUEST_BASE_CHANNEL=0
-DFSL_FEATURE_FLASH_IS_FTFA=0
-DFSL_FEATURE_FLASH_IS_FTFE=1
-DFSL_FEATURE_FLASH_IS_FTFL=0
-DFSL_FEATURE_FLASH_HAS_FLEX_RAM_FLAGS=1
-DFSL_FEATURE_FLASH_HAS_PFLASH_SWAPPING_STATUS_FLAG=0
-DFSL_FEATURE_FLASH_HAS_EEROM_REGION_PROTECTION=1
-DFSL_FEATURE_FLASH_HAS_DATA_FLASH_REGION_PROTECTION=1
-DFSL_FEATURE_FLASH_HAS_ACCESS_CONTROL=1
-DFSL_FEATURE_FLASH_HAS_FMC_FLASH_CACHE_CONTROLS=0
-DFSL_FEATURE_FLASH_HAS_MCM_FLASH_CACHE_CONTROLS=0
-DFSL_FEATURE_FLASH_HAS_MSCM_FLASH_CACHE_CONTROLS=1
-DFSL_FEATURE_FLASH_PREFETCH_SPECULATION_CONTROL_IN_FLASH=0
-DFSL_FEATURE_FLASH_SIZE_ENCODING_RULE_VERSION=0
-DFSL_FEATURE_FLASH_PFLASH_START_ADDRESS=0x00000000
-DFSL_FEATURE_FLASH_PFLASH_BLOCK_COUNT=1
-DFSL_FEATURE_FLASH_PFLASH_BLOCK_SIZE=524288
-DFSL_FEATURE_FLASH_PFLASH_BLOCK_SECTOR_SIZE=4096
-DFSL_FEATURE_FLASH_PFLASH_BLOCK_WRITE_UNIT_SIZE=8
-DFSL_FEATURE_FLASH_PFLASH_BLOCK_DATA_PATH_WIDTH=16
-DFSL_FEATURE_FLASH_HAS_PFLASH_BLOCK_SWAP=0
-DFSL_FEATURE_FLASH_PFLASH_PROTECTION_REGION_COUNT=32
-DFSL_FEATURE_FLASH_HAS_FLEX_NVM=1
-DFSL_FEATURE_FLASH_FLEX_NVM_START_ADDRESS=0x10000000
-DFSL_FEATURE_FLASH_FLEX_NVM_BLOCK_COUNT=1
-DFSL_FEATURE_FLASH_FLEX_NVM_BLOCK_SIZE=65536
-DFSL_FEATURE_FLASH_FLEX_NVM_BLOCK_SECTOR_SIZE=2048
-DFSL_FEATURE_FLASH_FLEX_NVM_BLOCK_WRITE_UNIT_SIZE=8
-DFSL_FEATURE_FLASH_FLEX_BLOCK_DATA_PATH_WIDTH=8
-DFSL_FEATURE_FLASH_HAS_FLEX_RAM=1
-DFSL_FEATURE_FLASH_FLEX_RAM_START_ADDRESS=0x14000000
-DFSL_FEATURE_FLASH_FLEX_RAM_SIZE=4096
-DFSL_FEATURE_FLASH_HAS_READ_1S_BLOCK_CMD=1
-DFSL_FEATURE_FLASH_HAS_READ_1S_SECTION_CMD=1
-DFSL_FEATURE_FLASH_HAS_PROGRAM_CHECK_CMD=1
-DFSL_FEATURE_FLASH_HAS_READ_RESOURCE_CMD=1
-DFSL_FEATURE_FLASH_HAS_PROGRAM_LONGWORD_CMD=0
-DFSL_FEATURE_FLASH_HAS_PROGRAM_PHRASE_CMD=1
-DFSL_FEATURE_FLASH_HAS_ERASE_FLASH_BLOCK_CMD=1
-DFSL_FEATURE_FLASH_HAS_ERASE_FLASH_SECTOR_CMD=1
-DFSL_FEATURE_FLASH_HAS_PROGRAM_SECTION_CMD=1
-DFSL_FEATURE_FLASH_HAS_READ_1S_ALL_BLOCKS_CMD=1
-DFSL_FEATURE_FLASH_HAS_READ_ONCE_CMD=1
-DFSL_FEATURE_FLASH_HAS_PROGRAM_ONCE_CMD=1
-DFSL_FEATURE_FLASH_HAS_ERASE_ALL_BLOCKS_CMD=1
-DFSL_FEATURE_FLASH_HAS_VERIFY_BACKDOOR_ACCESS_KEY_CMD=1
-DFSL_FEATURE_FLASH_HAS_SWAP_CONTROL_CMD=0
-DFSL_FEATURE_FLASH_HAS_ERASE_ALL_BLOCKS_UNSECURE_CMD=1
-DFSL_FEATURE_FLASH_HAS_READ_1S_ALL_EXECUTE_ONLY_SEGMENTS_CMD=1
-DFSL_FEATURE_FLASH_HAS_ERASE_ALL_EXECUTE_ONLY_SEGMENTS_CMD=1
-DFSL_FEATURE_FLASH_HAS_PROGRAM_PARTITION_CMD=1
-DFSL_FEATURE_FLASH_HAS_SET_FLEXRAM_FUNCTION_CMD=1
-DFSL_FEATURE_FLASH_PFLASH_BLOCK_CMD_ADDRESS_ALIGMENT=16
-DFSL_FEATURE_FLASH_PFLASH_SECTOR_CMD_ADDRESS_ALIGMENT=16
-DFSL_FEATURE_FLASH_PFLASH_SECTION_CMD_ADDRESS_ALIGMENT=16
-DFSL_FEATURE_FLASH_PFLASH_RESOURCE_CMD_ADDRESS_ALIGMENT=8
-DFSL_FEATURE_FLASH_PFLASH_CHECK_CMD_ADDRESS_ALIGMENT=4
-DFSL_FEATURE_FLASH_PFLASH_SWAP_CONTROL_CMD_ADDRESS_ALIGMENT=0
-DFSL_FEATURE_FLASH_FLEX_NVM_BLOCK_CMD_ADDRESS_ALIGMENT=8
-DFSL_FEATURE_FLASH_FLEX_NVM_SECTOR_CMD_ADDRESS_ALIGMENT=8
-DFSL_FEATURE_FLASH_FLEX_NVM_SECTION_CMD_ADDRESS_ALIGMENT=8
-DFSL_FEATURE_FLASH_FLEX_NVM_RESOURCE_CMD_ADDRESS_ALIGMENT=8
-DFSL_FEATURE_FLASH_FLEX_NVM_CHECK_CMD_ADDRESS_ALIGMENT=4
-DFSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0000=0x00010000
-DFSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0001=0x0000E000
-DFSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0010=0x0000C000
-DFSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0011=0x00008000
-DFSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0100=0x00000000
-DFSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0101=0xFFFFFFFF
-DFSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0110=0xFFFFFFFF
-DFSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0111=0xFFFFFFFF
-DFSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1000=0x00000000
-DFSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1001=0x00002000
-DFSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1010=0x00004000
-DFSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1011=0x00008000
-DFSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1100=0x00010000
-DFSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1101=0xFFFFFFFF
-DFSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1110=0xFFFFFFFF
-DFSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1111=0x00010000
-DFSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0000=0xFFFF
-DFSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0001=0xFFFF
-DFSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0010=0x1000
-DFSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0011=0x0800
-DFSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0100=0x0400
-DFSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0101=0x0200
-DFSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0110=0x0100
-DFSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0111=0x0080
-DFSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1000=0x0040
-DFSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1001=0x0020
-DFSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1010=0xFFFF
-DFSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1011=0xFFFF
-DFSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1100=0xFFFF
-DFSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1101=0xFFFF
-DFSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1110=0xFFFF
-DFSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1111=0x0000
-DFSL_FEATURE_FTM_CHANNEL_COUNTn=8
-DFSL_FEATURE_FTM_HAS_COUNTER_RESET_BY_CAPTURE_EVENT=1
-DFSL_FEATURE_FTM_HAS_EXTENDED_DEADTIME_VALUE=1
-DFSL_FEATURE_FTM_HAS_ENABLE_PWM_OUTPUT=1
-DFSL_FEATURE_FTM_HAS_HALFCYCLE_RELOAD=1
-DFSL_FEATURE_FTM_HAS_RELOAD_INTERRUPT=1
-DFSL_FEATURE_FTM_HAS_RELOAD_INITIALIZATION_TRIGGER=1
-DFSL_FEATURE_GPIO_HAS_FAST_GPIO=0
-DFSL_FEATURE_GPIO_HAS_INPUT_DISABLE=0
-DFSL_FEATURE_GPIO_HAS_PORT_INTERRUPT_VECTOR=1
-DFSL_FEATURE_LMEM_HAS_SYSTEMBUS_CACHE=0
-DFSL_FEATURE_HAS_L1CACHE=1
-DFSL_FEATURE_L1ICACHE_LINESIZE_BYTE=16
-DFSL_FEATURE_L1DCACHE_LINESIZE_BYTE=16
-DFSL_FEATURE_LPI2C_HAS_SEPARATE_DMA_RX_TX_REQn=1
-DFSL_FEATURE_LPI2C_FIFO_SIZEn=4
-DFSL_FEATURE_LPIT_TIMER_COUNT=4
-DFSL_FEATURE_LPIT_HAS_LIFETIME_TIMER=0
-DFSL_FEATURE_LPIT_HAS_CHAIN_MODE=0
-DFSL_FEATURE_LPIT_HAS_SHARED_IRQ_HANDLER=0
-DFSL_FEATURE_LPSPI_FIFO_SIZEn=0
-DFSL_FEATURE_LPSPI_HAS_SEPARATE_DMA_RX_TX_REQn=1
-DFSL_FEATURE_LPTMR_HAS_SHARED_IRQ_HANDLER=0
-DFSL_FEATURE_LPTMR_CNR_WIDTH_IS_32B=0
-DFSL_FEATURE_LPTMR_HAS_CSR_TDRE=1
-DFSL_FEATURE_LPUART_HAS_IRQ_EXTENDED_FUNCTIONS=0
-DFSL_FEATURE_LPUART_HAS_LOW_POWER_UART_SUPPORT=1
-DFSL_FEATURE_LPUART_HAS_EXTENDED_DATA_REGISTER_FLAGS=1
-DFSL_FEATURE_LPUART_HAS_FIFO=1
-DFSL_FEATURE_LPUART_HAS_MODIR=1
-DFSL_FEATURE_LPUART_HAS_MODEM_SUPPORT=1
-DFSL_FEATURE_LPUART_HAS_IR_SUPPORT=1
-DFSL_FEATURE_LPUART_HAS_STOP_BIT_CONFIG_SUPPORT=1
-DFSL_FEATURE_LPUART_HAS_10BIT_DATA_SUPPORT=1
-DFSL_FEATURE_LPUART_HAS_7BIT_DATA_SUPPORT=1
-DFSL_FEATURE_LPUART_HAS_BAUD_RATE_FINE_ADJUST_SUPPORT=0
-DFSL_FEATURE_LPUART_HAS_BAUD_RATE_OVER_SAMPLING_SUPPORT=1
-DFSL_FEATURE_LPUART_HAS_RX_RESYNC_SUPPORT=1
-DFSL_FEATURE_LPUART_HAS_BOTH_EDGE_SAMPLING_SUPPORT=1
-DFSL_FEATURE_LPUART_IS_SCI=1
-DFSL_FEATURE_LPUART_FIFO_SIZEn=4
-DFSL_FEATURE_LPUART_MAX_DATA_WIDTH_WITH_NO_PARITY=10
-DFSL_FEATURE_LPUART_MAX_DATA_WIDTH_WITH_PARITY=9
-DFSL_FEATURE_LPUART_HAS_ADDRESS_MATCHING=1
-DFSL_FEATURE_LPUART_HAS_DMA_ENABLE=1
-DFSL_FEATURE_LPUART_HAS_DMA_SELECT=0
-DFSL_FEATURE_LPUART_HAS_BIT_ORDER_SELECT=1
-DFSL_FEATURE_LPUART_HAS_SMART_CARD_SUPPORT=0
-DFSL_FEATURE_LPUART_HAS_IMPROVED_SMART_CARD_SUPPORT=0
-DFSL_FEATURE_LPUART_HAS_LOCAL_OPERATION_NETWORK_SUPPORT=0
-DFSL_FEATURE_LPUART_HAS_32BIT_REGISTERS=1
-DFSL_FEATURE_LPUART_HAS_LIN_BREAK_DETECT=1
-DFSL_FEATURE_LPUART_HAS_WAIT_MODE_OPERATION=0
-DFSL_FEATURE_LPUART_HAS_SEPARATE_DMA_RX_TX_REQn=1
-DFSL_FEATURE_LPUART_HAS_SEPARATE_RX_TX_IRQ=1
-DFSL_FEATURE_LPUART_HAS_PARAM=1
-DFSL_FEATURE_LPUART_HAS_VERID=1
-DFSL_FEATURE_LPUART_HAS_GLOBAL=1
-DFSL_FEATURE_LPUART_HAS_PINCFG=1
-DFSL_FEATURE_MSCM_HAS_CP_COUNT=1
-DFSL_FEATURE_MSCM_HAS_DATACACHE=0
-DFSL_FEATURE_INTERRUPT_IRQ_MIN=-14
-DFSL_FEATURE_INTERRUPT_IRQ_MAX=91
-DFSL_FEATURE_PDB_ADC_PRE_CHANNEL_COUNT=2
-DFSL_FEATURE_PDB_HAS_DAC=1
-DFSL_FEATURE_PDB_HAS_SHARED_IRQ_HANDLER=0
-DFSL_FEATURE_PMC_HAS_BGEN=0
-DFSL_FEATURE_PMC_HAS_BGBE=0
-DFSL_FEATURE_PMC_HAS_BGBDS=0
-DFSL_FEATURE_PMC_HAS_LVDV=0
-DFSL_FEATURE_PMC_HAS_LVWV=0
-DFSL_FEATURE_PMC_HAS_LPO=1
-DFSL_FEATURE_PMC_HAS_VLPO=0
-DFSL_FEATURE_PMC_HAS_ACKISO=0
-DFSL_FEATURE_PMC_HAS_REGFPM=1
-DFSL_FEATURE_PMC_HAS_REGONS=0
-DFSL_FEATURE_PMC_HAS_HVDSC1=0
-DFSL_FEATURE_PMC_HAS_PARAM=0
-DFSL_FEATURE_PMC_HAS_VERID=0
-DFSL_FEATURE_PORT_HAS_PIN_CONTROL_LOCK=1
-DFSL_FEATURE_PORT_HAS_OPEN_DRAIN=0
-DFSL_FEATURE_PORT_HAS_DIGITAL_FILTER=1
-DFSL_FEATURE_PORT_HAS_DMA_REQUEST=1
-DFSL_FEATURE_PORT_HAS_PULL_SELECTION=1
-DFSL_FEATURE_PORT_HAS_PULL_ENABLE=1
-DFSL_FEATURE_PORT_HAS_SLEW_RATE=0
-DFSL_FEATURE_PORT_HAS_PASSIVE_FILTER=1
-DFSL_FEATURE_PORT_HAS_DRIVE_STRENGTH=1
-DFSL_FEATURE_PORT_HAS_DRIVE_STRENGTH_REGISTER=0
-DFSL_FEATURE_PORT_HAS_GLITCH_FILTER=0
-DFSL_FEATURE_PORT_PCR_MUX_WIDTH=3
-DFSL_FEATURE_PORT_HAS_INTERRUPT_VECTOR=1
-DFSL_FEATURE_PORT_HAS_MULTIPLE_IRQ_CONFIG=0
-DFSL_FEATURE_PORT_HAS_IRQC_FLAG=0
-DFSL_FEATURE_PORT_HAS_IRQC_TRIGGER=0
-DFSL_FEATURE_RCM_HAS_LOL=1
-DFSL_FEATURE_RCM_HAS_LOC=1
-DFSL_FEATURE_RCM_HAS_JTAG=1
-DFSL_FEATURE_RCM_HAS_EZPORT=0
-DFSL_FEATURE_RCM_HAS_EZPMS=0
-DFSL_FEATURE_RCM_HAS_BOOTROM=1
-DFSL_FEATURE_RCM_HAS_SSRS=1
-DFSL_FEATURE_RCM_HAS_VERID=1
-DFSL_FEATURE_RCM_HAS_PARAM=1
-DFSL_FEATURE_RCM_HAS_SRIE=1
-DFSL_FEATURE_RCM_REG_WIDTH=32
-DFSL_FEATURE_RCM_HAS_CORE1=0
-DFSL_FEATURE_RCM_HAS_MDM_AP=1
-DFSL_FEATURE_RCM_HAS_WAKEUP=0
-DFSL_FEATURE_RTC_HAS_WAKEUP_PIN=0
-DFSL_FEATURE_RTC_HAS_WAKEUP_PIN_SELECTION=0
-DFSL_FEATURE_RTC_HAS_MONOTONIC=0
-DFSL_FEATURE_RTC_HAS_ACCESS_CONTROL=0
-DFSL_FEATURE_RTC_HAS_SECURITY=0
-DFSL_FEATURE_RTC_HAS_RTC_CLKIN=1
-DFSL_FEATURE_RTC_HAS_LPO_ADJUST=1
-DFSL_FEATURE_RTC_HAS_CPE=1
-DFSL_FEATURE_RTC_HAS_TSIC=1
-DFSL_FEATURE_RTC_HAS_OSC_SCXP=0
-DFSL_FEATURE_RTC_HAS_TIR=0
-DFSL_FEATURE_RTC_HAS_TIR_TPIE=0
-DFSL_FEATURE_RTC_HAS_TIR_SIE=0
-DFSL_FEATURE_RTC_HAS_TIR_LCIE=0
-DFSL_FEATURE_RTC_HAS_SR_TIDF=0
-DFSL_FEATURE_RTC_HAS_TDR=0
-DFSL_FEATURE_RTC_HAS_TDR_TPF=0
-DFSL_FEATURE_RTC_HAS_TDR_STF=0
-DFSL_FEATURE_RTC_HAS_TDR_LCTF=0
-DFSL_FEATURE_RTC_HAS_TTSR=0
-DFSL_FEATURE_RTC_HAS_PCR=0
-DFSL_FEATURE_SCG_HAS_DIVPLAT=0
-DFSL_FEATURE_SCG_HAS_DIVBUS=1
-DFSL_FEATURE_SCG_HAS_DIVEXT=0
-DFSL_FEATURE_SCG_HAS_OSC_SCXP=0
-DFSL_FEATURE_SCG_HAS_SOSC_RANGE=1
-DFSL_FEATURE_SCG_HAS_OSC_ERCLK=1
-DFSL_FEATURE_SCG_HAS_CLKOUTCNFG=1
-DFSL_FEATURE_SCG_HAS_SOSCDIV3=0
-DFSL_FEATURE_SCG_HAS_SIRCDIV3=0
-DFSL_FEATURE_SCG_HAS_SIRC_LPOPO=0
-DFSL_FEATURE_SCG_HAS_FIRCDIV3=0
-DFSL_FEATURE_SCG_HAS_FIRCLPEN=1
-DFSL_FEATURE_SCG_HAS_FIRCREGOFF=1
-DFSL_FEATURE_SCG_HAS_SPLLDIV3=0
-DFSL_FEATURE_SCG_HAS_SPLLPOSTDIV1=0
-DFSL_FEATURE_SCG_HAS_SPLLPOSTDIV2=0
-DFSL_FEATURE_SCG_HAS_SPLL_PLLS=0
-DFSL_FEATURE_SCG_HAS_SPLL_BYPASS=0
-DFSL_FEATURE_SCG_HAS_SPLL_PFDSEL=0
-DFSL_FEATURE_SCG_HAS_SPLL_MONITOR=1
-DFSL_FEATURE_SCG_HAS_FLLDIV3=0
-DFSL_FEATURE_SCG_HAS_LPFLL=0
-DFSL_FEATURE_SCG_HAS_LPFLLSTEN=0
-DFSL_FEATURE_SCG_HAS_SPLL=1
-DFSL_FEATURE_SCG_HAS_SPLLPFD=0
-DFSL_FEATURE_SCG_HAS_APLL=0
-DFSL_FEATURE_SCG_HAS_ROSC=0
-DFSL_FEATURE_SCG_HAS_ROSC_SYS_CLK_SRC=0
-DFSL_FEATURE_SCG_HAS_ROSC_CLKOUT=0
-DFSL_FEATURE_SCG_HAS_EXT_CLKOUT=0
-DFSL_FEATURE_SCG_HAS_FIRC_TRIMSRC_USB0=0
-DFSL_FEATURE_SCG_HAS_FIRC_TRIMSRC_USB1=0
-DFSL_FEATURE_SCG_HAS_FIRC_TRIMSRC_SOSC=1
-DFSL_FEATURE_SCG_HAS_FIRC_TRIMSRC_RTCOSC=0
-DFSL_FEATURE_SMC_HAS_PSTOPO=1
-DFSL_FEATURE_SMC_HAS_LPOPO=0
-DFSL_FEATURE_SMC_HAS_PORPO=0
-DFSL_FEATURE_SMC_HAS_LPWUI=0
-DFSL_FEATURE_SMC_HAS_LLS_SUBMODE=0
-DFSL_FEATURE_SMC_USE_VLLSCTRL_REG=0
-DFSL_FEATURE_SMC_USE_STOPCTRL_VLLSM=0
-DFSL_FEATURE_SMC_HAS_RAM2_POWER_OPTION=0
-DFSL_FEATURE_SMC_HAS_HIGH_SPEED_RUN_MODE=1
-DFSL_FEATURE_SMC_HAS_LOW_LEAKAGE_STOP_MODE=0
-DFSL_FEATURE_SMC_HAS_VERY_LOW_LEAKAGE_STOP_MODE=0
-DFSL_FEATURE_SMC_HAS_SUB_STOP_MODE=0
-DFSL_FEATURE_SMC_HAS_STOP_SUBMODE0=0
-DFSL_FEATURE_SMC_HAS_STOP_SUBMODE2=0
-DFSL_FEATURE_SMC_HAS_PARAM=1
-DFSL_FEATURE_SMC_HAS_VERID=1
-DFSL_FEATURE_SMC_HAS_PMCTRL_STOPA=1
-DFSL_FEATURE_SMC_HAS_SRS_TAMPER=0
-DFSL_FEATURE_SMC_HAS_SRS_SECVIO=0
-DFSL_FEATURE_SYSMPU_DESCRIPTOR_COUNT=8
-DFSL_FEATURE_SYSMPU_HAS_PROCESS_IDENTIFIER=1
-DFSL_FEATURE_SYSMPU_SLAVE_COUNT=4
-DFSL_FEATURE_SYSMPU_MASTER_COUNT=3
-DFSL_FEATURE_SYSTICK_HAS_EXT_REF=0
-DFSL_FEATURE_SYSTICK_EXT_REF_CORE_DIV=0
-DFSL_FEATURE_WDOG_HAS_WATCHDOG=1
-DFSL_FEATURE_WDOG_HAS_32BIT_ACCESS=1
