// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module CSRFile(	// ventus/src/pipeline/CSR.scala:87:7
  input         clock,	// ventus/src/pipeline/CSR.scala:87:7
                reset,	// ventus/src/pipeline/CSR.scala:87:7
  input  [31:0] io_ctrl_inst,	// ventus/src/pipeline/CSR.scala:88:12
  input  [1:0]  io_ctrl_csr,	// ventus/src/pipeline/CSR.scala:88:12
  input         io_ctrl_isvec,	// ventus/src/pipeline/CSR.scala:88:12
                io_ctrl_custom_signal_0,	// ventus/src/pipeline/CSR.scala:88:12
  input  [31:0] io_in1,	// ventus/src/pipeline/CSR.scala:88:12
  input         io_write,	// ventus/src/pipeline/CSR.scala:88:12
  output [31:0] io_wb_wxd_rd,	// ventus/src/pipeline/CSR.scala:88:12
  output [2:0]  io_frm,	// ventus/src/pipeline/CSR.scala:88:12
  input         io_CTA2csr_valid,	// ventus/src/pipeline/CSR.scala:88:12
  input  [2:0]  io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count,	// ventus/src/pipeline/CSR.scala:88:12
  input  [4:0]  io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch,	// ventus/src/pipeline/CSR.scala:88:12
  input  [10:0] io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch,	// ventus/src/pipeline/CSR.scala:88:12
                io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch,	// ventus/src/pipeline/CSR.scala:88:12
  input  [17:0] io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch,	// ventus/src/pipeline/CSR.scala:88:12
  input  [4:0]  io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch,	// ventus/src/pipeline/CSR.scala:88:12
  input  [31:0] io_CTA2csr_bits_CTAdata_dispatch2cu_pds_base_dispatch,	// ventus/src/pipeline/CSR.scala:88:12
                io_CTA2csr_bits_CTAdata_dispatch2cu_csr_knl_dispatch,	// ventus/src/pipeline/CSR.scala:88:12
  input  [10:0] io_CTA2csr_bits_CTAdata_dispatch2cu_wgid_x_dispatch,	// ventus/src/pipeline/CSR.scala:88:12
                io_CTA2csr_bits_CTAdata_dispatch2cu_wgid_y_dispatch,	// ventus/src/pipeline/CSR.scala:88:12
                io_CTA2csr_bits_CTAdata_dispatch2cu_wgid_z_dispatch,	// ventus/src/pipeline/CSR.scala:88:12
  input  [31:0] io_CTA2csr_bits_CTAdata_dispatch2cu_wg_id,	// ventus/src/pipeline/CSR.scala:88:12
  output [10:0] io_sgpr_base,	// ventus/src/pipeline/CSR.scala:88:12
                io_vgpr_base,	// ventus/src/pipeline/CSR.scala:88:12
  output [31:0] io_simt_rpc,	// ventus/src/pipeline/CSR.scala:88:12
                io_lsu_tid,	// ventus/src/pipeline/CSR.scala:88:12
                io_lsu_pds,	// ventus/src/pipeline/CSR.scala:88:12
                io_lsu_numw	// ventus/src/pipeline/CSR.scala:88:12
);

  reg         MTIP;	// ventus/src/pipeline/CSR.scala:107:21
  reg         MTIE;	// ventus/src/pipeline/CSR.scala:110:21
  reg         MSIP;	// ventus/src/pipeline/CSR.scala:113:21
  reg         MSIE;	// ventus/src/pipeline/CSR.scala:116:21
  reg         MEIP;	// ventus/src/pipeline/CSR.scala:119:21
  reg         MEIE;	// ventus/src/pipeline/CSR.scala:122:21
  reg         MIE;	// ventus/src/pipeline/CSR.scala:128:21
  reg         MPIE;	// ventus/src/pipeline/CSR.scala:131:21
  reg  [31:0] mscratch;	// ventus/src/pipeline/CSR.scala:148:25
  reg  [31:0] mepc;	// ventus/src/pipeline/CSR.scala:151:21
  reg  [31:0] mcause;	// ventus/src/pipeline/CSR.scala:154:23
  reg  [31:0] mtval;	// ventus/src/pipeline/CSR.scala:157:22
  reg  [31:0] threadid;	// ventus/src/pipeline/CSR.scala:160:25
  reg  [2:0]  wg_wf_count;	// ventus/src/pipeline/CSR.scala:161:24
  reg  [9:0]  wf_size_dispatch;	// ventus/src/pipeline/CSR.scala:162:29
  reg  [31:0] knl_base;	// ventus/src/pipeline/CSR.scala:163:21
  reg  [31:0] wg_id;	// ventus/src/pipeline/CSR.scala:164:18
  reg  [4:0]  wf_tag_dispatch;	// ventus/src/pipeline/CSR.scala:165:28
  reg  [31:0] lds_base_dispatch;	// ventus/src/pipeline/CSR.scala:166:34
  reg  [31:0] pds_baseaddr;	// ventus/src/pipeline/CSR.scala:167:29
  reg  [10:0] wg_id_x;	// ventus/src/pipeline/CSR.scala:168:24
  reg  [10:0] wg_id_y;	// ventus/src/pipeline/CSR.scala:169:24
  reg  [10:0] wg_id_z;	// ventus/src/pipeline/CSR.scala:170:24
  reg  [31:0] csr_print;	// ventus/src/pipeline/CSR.scala:171:26
  reg  [31:0] rpc;	// ventus/src/pipeline/CSR.scala:172:18
  reg  [10:0] sgpr_base_dispatch;	// ventus/src/pipeline/CSR.scala:174:31
  reg  [10:0] vgpr_base_dispatch;	// ventus/src/pipeline/CSR.scala:175:31
  reg         NV;	// ventus/src/pipeline/CSR.scala:181:19
  reg         DZ;	// ventus/src/pipeline/CSR.scala:182:19
  reg         OF;	// ventus/src/pipeline/CSR.scala:183:19
  reg         UF;	// ventus/src/pipeline/CSR.scala:184:19
  reg         NX;	// ventus/src/pipeline/CSR.scala:185:19
  reg  [2:0]  frm;	// ventus/src/pipeline/CSR.scala:187:20
  wire        wen = (|io_ctrl_csr) & io_write;	// ventus/src/pipeline/CSR.scala:216:{23,26}
  wire [31:0] io_lsu_numw_0 = {29'h0, wg_wf_count};	// src/main/scala/chisel3/util/Lookup.scala:34:39, ventus/src/pipeline/CSR.scala:161:24
  wire [31:0] csr_rdata =
    io_ctrl_inst[31:20] == 12'h300
      ? {24'h18, MPIE, 3'h0, MIE, 3'h0}
      : io_ctrl_inst[31:20] == 12'h304
          ? {20'h0, MEIE, 3'h0, MTIE, 3'h0, MSIE, 3'h0}
          : io_ctrl_inst[31:20] == 12'h305
              ? 32'h0
              : io_ctrl_inst[31:20] == 12'h340
                  ? mscratch
                  : io_ctrl_inst[31:20] == 12'h341
                      ? mepc
                      : io_ctrl_inst[31:20] == 12'h342
                          ? mcause
                          : io_ctrl_inst[31:20] == 12'h343
                              ? mtval
                              : io_ctrl_inst[31:20] == 12'h344
                                  ? {20'h0, MEIP, 3'h0, MTIP, 3'h0, MSIP, 3'h0}
                                  : io_ctrl_inst[31:20] == 12'h2
                                      ? {29'h0, frm}
                                      : io_ctrl_inst[31:20] == 12'h3
                                          ? {24'h0, frm, NV, DZ, OF, UF, NX}
                                          : io_ctrl_inst[31:20] == 12'h1
                                              ? {27'h0, NV, DZ, OF, UF, NX}
                                              : io_ctrl_inst[31:20] == 12'hC21
                                                  ? 32'h10
                                                  : io_ctrl_inst[31:20] == 12'h800
                                                      ? threadid
                                                      : io_ctrl_inst[31:20] == 12'h801
                                                          ? io_lsu_numw_0
                                                          : io_ctrl_inst[31:20] == 12'h802
                                                              ? {22'h0, wf_size_dispatch}
                                                              : io_ctrl_inst[31:20] == 12'h803
                                                                  ? knl_base
                                                                  : io_ctrl_inst[31:20] == 12'h804
                                                                      ? wg_id
                                                                      : io_ctrl_inst[31:20] == 12'h805
                                                                          ? {27'h0,
                                                                             wf_tag_dispatch}
                                                                          : io_ctrl_inst[31:20] == 12'h806
                                                                              ? lds_base_dispatch
                                                                              : io_ctrl_inst[31:20] == 12'h807
                                                                                  ? pds_baseaddr
                                                                                  : io_ctrl_inst[31:20] == 12'h808
                                                                                      ? {21'h0,
                                                                                         wg_id_x}
                                                                                      : io_ctrl_inst[31:20] == 12'h809
                                                                                          ? {21'h0,
                                                                                             wg_id_y}
                                                                                          : io_ctrl_inst[31:20] == 12'h80A
                                                                                              ? {21'h0,
                                                                                                 wg_id_z}
                                                                                              : io_ctrl_inst[31:20] == 12'h80B
                                                                                                  ? csr_print
                                                                                                  : io_ctrl_inst[31:20] == 12'h80C
                                                                                                      ? rpc
                                                                                                      : 32'h0;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, ventus/src/pipeline/CSR.scala:107:21, :110:21, :113:21, :116:21, :119:21, :122:21, :125:16, :126:16, :128:21, :131:21, :145:20, :148:25, :151:21, :154:23, :157:22, :160:25, :162:29, :163:21, :164:18, :165:28, :166:34, :167:29, :168:24, :169:24, :170:24, :171:26, :172:18, :181:19, :182:19, :183:19, :184:19, :185:19, :187:20, :188:17, :203:18, :206:30, :267:28, :273:29, :275:29, :278:29, :282:29, :286:28, :288:28, :290:28, :292:28
  always @(posedge clock) begin	// ventus/src/pipeline/CSR.scala:87:7
    if (reset) begin	// ventus/src/pipeline/CSR.scala:87:7
      MTIP <= 1'h0;	// ventus/src/pipeline/CSR.scala:107:21
      MTIE <= 1'h0;	// ventus/src/pipeline/CSR.scala:107:21, :110:21
      MSIP <= 1'h0;	// ventus/src/pipeline/CSR.scala:107:21, :113:21
      MSIE <= 1'h0;	// ventus/src/pipeline/CSR.scala:107:21, :116:21
      MEIP <= 1'h0;	// ventus/src/pipeline/CSR.scala:107:21, :119:21
      MEIE <= 1'h0;	// ventus/src/pipeline/CSR.scala:107:21, :122:21
      MIE <= 1'h0;	// ventus/src/pipeline/CSR.scala:107:21, :128:21
      MPIE <= 1'h0;	// ventus/src/pipeline/CSR.scala:107:21, :131:21
      mscratch <= 32'h0;	// ventus/src/pipeline/CSR.scala:148:25
      mepc <= 32'h0;	// ventus/src/pipeline/CSR.scala:148:25, :151:21
      mcause <= 32'h0;	// ventus/src/pipeline/CSR.scala:148:25, :154:23
      mtval <= 32'h0;	// ventus/src/pipeline/CSR.scala:148:25, :157:22
      threadid <= 32'h0;	// ventus/src/pipeline/CSR.scala:148:25, :160:25
      lds_base_dispatch <= 32'h0;	// ventus/src/pipeline/CSR.scala:148:25, :166:34
      pds_baseaddr <= 32'h0;	// ventus/src/pipeline/CSR.scala:148:25, :167:29
      wg_id_x <= 11'h0;	// ventus/src/pipeline/CSR.scala:168:24
      wg_id_y <= 11'h0;	// ventus/src/pipeline/CSR.scala:168:24, :169:24
      wg_id_z <= 11'h0;	// ventus/src/pipeline/CSR.scala:168:24, :170:24
      csr_print <= 32'h0;	// ventus/src/pipeline/CSR.scala:148:25, :171:26
      rpc <= 32'h0;	// ventus/src/pipeline/CSR.scala:148:25, :172:18
      NV <= 1'h0;	// ventus/src/pipeline/CSR.scala:107:21, :181:19
      DZ <= 1'h0;	// ventus/src/pipeline/CSR.scala:107:21, :182:19
      OF <= 1'h0;	// ventus/src/pipeline/CSR.scala:107:21, :183:19
      UF <= 1'h0;	// ventus/src/pipeline/CSR.scala:107:21, :184:19
      NX <= 1'h0;	// ventus/src/pipeline/CSR.scala:107:21, :185:19
      frm <= 3'h0;	// ventus/src/pipeline/CSR.scala:187:20
    end
    else begin	// ventus/src/pipeline/CSR.scala:87:7
      automatic logic [3:0][31:0] _GEN =
        {{csr_rdata & ~io_in1}, {csr_rdata | io_in1}, {io_in1}, {32'h0}};	// src/main/scala/chisel3/util/Lookup.scala:34:39, ventus/src/pipeline/CSR.scala:148:25, :217:46, :220:27, :221:{27,30}
      automatic logic             _GEN_0 = io_ctrl_inst[31:20] == 12'h80B;	// src/main/scala/chisel3/util/Lookup.scala:31:38, ventus/src/pipeline/CSR.scala:206:30, :265:29
      automatic logic             _GEN_1 = io_ctrl_inst[31:20] == 12'h1;	// ventus/src/pipeline/CSR.scala:206:30, :267:28
      automatic logic             _GEN_2 = io_ctrl_inst[31:20] == 12'h2;	// ventus/src/pipeline/CSR.scala:206:30, :273:29
      automatic logic             _GEN_3 = io_ctrl_inst[31:20] == 12'h300;	// ventus/src/pipeline/CSR.scala:206:30, :275:29
      automatic logic             _GEN_4 = io_ctrl_inst[31:20] == 12'h344;	// ventus/src/pipeline/CSR.scala:206:30, :278:29
      automatic logic             _GEN_5 =
        ~wen | io_ctrl_custom_signal_0 | io_ctrl_isvec | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3
        | ~_GEN_4;	// ventus/src/pipeline/CSR.scala:107:21, :171:26, :216:26, :257:14, :258:36, :262:31, :265:{29,47}, :267:{28,43}, :273:{29,41}, :275:{29,46}, :278:{29,42}
      automatic logic             _GEN_6 = io_ctrl_inst[31:20] == 12'h304;	// ventus/src/pipeline/CSR.scala:206:30, :282:29
      automatic logic             _GEN_7 =
        ~wen | io_ctrl_custom_signal_0 | io_ctrl_isvec | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3
        | _GEN_4 | ~_GEN_6;	// ventus/src/pipeline/CSR.scala:110:21, :171:26, :216:26, :257:14, :258:36, :262:31, :265:{29,47}, :267:{28,43}, :273:{29,41}, :275:{29,46}, :278:{29,42}, :282:{29,42}
      automatic logic             _GEN_8 = io_ctrl_inst[31:20] == 12'h340;	// ventus/src/pipeline/CSR.scala:206:30, :286:28
      automatic logic             _GEN_9 = io_ctrl_inst[31:20] == 12'h341;	// ventus/src/pipeline/CSR.scala:206:30, :288:28
      automatic logic             _GEN_10 = io_ctrl_inst[31:20] == 12'h342;	// ventus/src/pipeline/CSR.scala:206:30, :290:28
      if (_GEN_5) begin	// ventus/src/pipeline/CSR.scala:107:21, :257:14, :258:36
      end
      else	// ventus/src/pipeline/CSR.scala:107:21, :257:14, :258:36
        MTIP <= _GEN[io_ctrl_csr][7];	// ventus/src/pipeline/CSR.scala:107:21, :217:46, :279:26
      if (_GEN_7) begin	// ventus/src/pipeline/CSR.scala:110:21, :257:14, :258:36
      end
      else	// ventus/src/pipeline/CSR.scala:110:21, :257:14, :258:36
        MTIE <= _GEN[io_ctrl_csr][7];	// ventus/src/pipeline/CSR.scala:110:21, :217:46, :283:26
      if (_GEN_5) begin	// ventus/src/pipeline/CSR.scala:107:21, :113:21, :257:14, :258:36
      end
      else	// ventus/src/pipeline/CSR.scala:113:21, :257:14, :258:36
        MSIP <= _GEN[io_ctrl_csr][3];	// ventus/src/pipeline/CSR.scala:113:21, :217:46, :280:26
      if (_GEN_7) begin	// ventus/src/pipeline/CSR.scala:110:21, :116:21, :257:14, :258:36
      end
      else	// ventus/src/pipeline/CSR.scala:116:21, :257:14, :258:36
        MSIE <= _GEN[io_ctrl_csr][3];	// ventus/src/pipeline/CSR.scala:116:21, :217:46, :284:26
      if (_GEN_5) begin	// ventus/src/pipeline/CSR.scala:107:21, :119:21, :257:14, :258:36
      end
      else	// ventus/src/pipeline/CSR.scala:119:21, :257:14, :258:36
        MEIP <= _GEN[io_ctrl_csr][11];	// ventus/src/pipeline/CSR.scala:119:21, :217:46, :281:26
      if (_GEN_7) begin	// ventus/src/pipeline/CSR.scala:110:21, :122:21, :257:14, :258:36
      end
      else	// ventus/src/pipeline/CSR.scala:122:21, :257:14, :258:36
        MEIE <= _GEN[io_ctrl_csr][11];	// ventus/src/pipeline/CSR.scala:122:21, :217:46, :285:26
      if (~wen | io_ctrl_custom_signal_0 | io_ctrl_isvec | _GEN_0 | _GEN_1 | _GEN_2
          | ~_GEN_3) begin	// ventus/src/pipeline/CSR.scala:128:21, :131:21, :171:26, :216:26, :257:14, :258:36, :262:31, :265:{29,47}, :267:{28,43}, :273:{29,41}, :275:{29,46}
      end
      else begin	// ventus/src/pipeline/CSR.scala:131:21, :257:14, :258:36
        MIE <= _GEN[io_ctrl_csr][3];	// ventus/src/pipeline/CSR.scala:128:21, :217:46, :276:25
        MPIE <= _GEN[io_ctrl_csr][7];	// ventus/src/pipeline/CSR.scala:131:21, :217:46, :277:26
      end
      if (~wen | io_ctrl_custom_signal_0 | io_ctrl_isvec | _GEN_0 | _GEN_1 | _GEN_2
          | _GEN_3 | _GEN_4 | _GEN_6 | ~_GEN_8) begin	// ventus/src/pipeline/CSR.scala:148:25, :171:26, :216:26, :257:14, :258:36, :262:31, :265:{29,47}, :267:{28,43}, :273:{29,41}, :275:{29,46}, :278:{29,42}, :282:{29,42}, :286:{28,46}
      end
      else	// ventus/src/pipeline/CSR.scala:148:25, :257:14, :258:36
        mscratch <= _GEN[io_ctrl_csr];	// ventus/src/pipeline/CSR.scala:148:25, :217:46
      if (~wen | io_ctrl_custom_signal_0 | io_ctrl_isvec | _GEN_0 | _GEN_1 | _GEN_2
          | _GEN_3 | _GEN_4 | _GEN_6 | _GEN_8 | ~_GEN_9) begin	// ventus/src/pipeline/CSR.scala:151:21, :171:26, :216:26, :257:14, :258:36, :262:31, :265:{29,47}, :267:{28,43}, :273:{29,41}, :275:{29,46}, :278:{29,42}, :282:{29,42}, :286:{28,46}, :288:{28,42}
      end
      else	// ventus/src/pipeline/CSR.scala:151:21, :257:14, :258:36
        mepc <= _GEN[io_ctrl_csr];	// ventus/src/pipeline/CSR.scala:151:21, :217:46
      if (~wen | io_ctrl_custom_signal_0 | io_ctrl_isvec | _GEN_0 | _GEN_1 | _GEN_2
          | _GEN_3 | _GEN_4 | _GEN_6 | _GEN_8 | _GEN_9 | ~_GEN_10) begin	// ventus/src/pipeline/CSR.scala:154:23, :171:26, :216:26, :257:14, :258:36, :262:31, :265:{29,47}, :267:{28,43}, :273:{29,41}, :275:{29,46}, :278:{29,42}, :282:{29,42}, :286:{28,46}, :288:{28,42}, :290:{28,44}
      end
      else	// ventus/src/pipeline/CSR.scala:154:23, :257:14, :258:36
        mcause <= _GEN[io_ctrl_csr];	// ventus/src/pipeline/CSR.scala:154:23, :217:46
      if (~wen | io_ctrl_custom_signal_0 | io_ctrl_isvec | _GEN_0 | _GEN_1 | _GEN_2
          | _GEN_3 | _GEN_4 | _GEN_6 | _GEN_8 | _GEN_9 | _GEN_10
          | io_ctrl_inst[31:20] != 12'h343) begin	// ventus/src/pipeline/CSR.scala:157:22, :171:26, :206:30, :216:26, :257:14, :258:36, :265:29, :267:28, :273:29, :275:29, :278:29, :282:29, :286:28, :288:28, :290:28, :292:28
      end
      else	// ventus/src/pipeline/CSR.scala:157:22, :257:14, :258:36
        mtval <= _GEN[io_ctrl_csr];	// ventus/src/pipeline/CSR.scala:157:22, :217:46
      if (io_CTA2csr_valid) begin	// ventus/src/pipeline/CSR.scala:88:12
        threadid <=
          {26'h0, io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch[1:0], 4'h0};	// ventus/src/pipeline/CSR.scala:87:7, :160:25, :302:74, :312:13
        lds_base_dispatch <=
          {14'h1C00, io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch};	// ventus/src/pipeline/CSR.scala:166:34, :304:27
        pds_baseaddr <= io_CTA2csr_bits_CTAdata_dispatch2cu_pds_base_dispatch;	// ventus/src/pipeline/CSR.scala:167:29
        wg_id_x <= io_CTA2csr_bits_CTAdata_dispatch2cu_wgid_x_dispatch;	// ventus/src/pipeline/CSR.scala:168:24
        wg_id_y <= io_CTA2csr_bits_CTAdata_dispatch2cu_wgid_y_dispatch;	// ventus/src/pipeline/CSR.scala:169:24
        wg_id_z <= io_CTA2csr_bits_CTAdata_dispatch2cu_wgid_z_dispatch;	// ventus/src/pipeline/CSR.scala:170:24
      end
      if (~wen | io_ctrl_custom_signal_0 | io_ctrl_isvec | ~_GEN_0) begin	// ventus/src/pipeline/CSR.scala:171:26, :216:26, :257:14, :258:36, :262:31, :265:{29,47}
      end
      else	// ventus/src/pipeline/CSR.scala:171:26, :257:14, :258:36
        csr_print <= _GEN[io_ctrl_csr];	// ventus/src/pipeline/CSR.scala:171:26, :217:46
      if (wen & io_ctrl_custom_signal_0)	// ventus/src/pipeline/CSR.scala:172:18, :216:26, :257:14, :258:36, :260:12
        rpc <= io_in1;	// ventus/src/pipeline/CSR.scala:172:18
      if (~wen | io_ctrl_custom_signal_0 | io_ctrl_isvec | _GEN_0 | ~_GEN_1) begin	// ventus/src/pipeline/CSR.scala:171:26, :185:19, :216:26, :257:14, :258:36, :262:31, :265:{29,47}, :267:{28,43}
      end
      else begin	// ventus/src/pipeline/CSR.scala:185:19, :257:14, :258:36
        NV <= _GEN[io_ctrl_csr][4];	// ventus/src/pipeline/CSR.scala:181:19, :217:46, :272:22
        DZ <= _GEN[io_ctrl_csr][3];	// ventus/src/pipeline/CSR.scala:182:19, :217:46, :271:22
        OF <= _GEN[io_ctrl_csr][2];	// ventus/src/pipeline/CSR.scala:183:19, :217:46, :270:22
        UF <= _GEN[io_ctrl_csr][1];	// ventus/src/pipeline/CSR.scala:184:19, :217:46, :269:22
        NX <= _GEN[io_ctrl_csr][0];	// ventus/src/pipeline/CSR.scala:185:19, :217:46, :268:22
      end
      if (~wen | io_ctrl_custom_signal_0 | io_ctrl_isvec | _GEN_0 | _GEN_1
          | ~_GEN_2) begin	// ventus/src/pipeline/CSR.scala:171:26, :187:20, :216:26, :257:14, :258:36, :262:31, :265:{29,47}, :267:{28,43}, :273:{29,41}
      end
      else	// ventus/src/pipeline/CSR.scala:187:20, :257:14, :258:36
        frm <= _GEN[io_ctrl_csr][2:0];	// ventus/src/pipeline/CSR.scala:187:20, :217:46, :274:23
    end
    if (io_CTA2csr_valid) begin	// ventus/src/pipeline/CSR.scala:88:12
      wg_wf_count <= io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count;	// ventus/src/pipeline/CSR.scala:161:24
      wf_size_dispatch <= {5'h0, io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch};	// ventus/src/pipeline/CSR.scala:162:29, :299:22
      knl_base <= io_CTA2csr_bits_CTAdata_dispatch2cu_csr_knl_dispatch;	// ventus/src/pipeline/CSR.scala:163:21
      wg_id <= io_CTA2csr_bits_CTAdata_dispatch2cu_wg_id;	// ventus/src/pipeline/CSR.scala:164:18
      wf_tag_dispatch <= {3'h0, io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch[1:0]};	// ventus/src/pipeline/CSR.scala:165:28, :187:20, :302:{21,74}
      sgpr_base_dispatch <= io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch;	// ventus/src/pipeline/CSR.scala:174:31
      vgpr_base_dispatch <= io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch;	// ventus/src/pipeline/CSR.scala:175:31
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/pipeline/CSR.scala:87:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/pipeline/CSR.scala:87:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/pipeline/CSR.scala:87:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/pipeline/CSR.scala:87:7
      automatic logic [31:0] _RANDOM[0:13];	// ventus/src/pipeline/CSR.scala:87:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/pipeline/CSR.scala:87:7
        `INIT_RANDOM_PROLOG_	// ventus/src/pipeline/CSR.scala:87:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/pipeline/CSR.scala:87:7
        for (logic [3:0] i = 4'h0; i < 4'hE; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// ventus/src/pipeline/CSR.scala:87:7
        end	// ventus/src/pipeline/CSR.scala:87:7
        MTIP = _RANDOM[4'h0][0];	// ventus/src/pipeline/CSR.scala:87:7, :107:21
        MTIE = _RANDOM[4'h0][1];	// ventus/src/pipeline/CSR.scala:87:7, :107:21, :110:21
        MSIP = _RANDOM[4'h0][2];	// ventus/src/pipeline/CSR.scala:87:7, :107:21, :113:21
        MSIE = _RANDOM[4'h0][3];	// ventus/src/pipeline/CSR.scala:87:7, :107:21, :116:21
        MEIP = _RANDOM[4'h0][4];	// ventus/src/pipeline/CSR.scala:87:7, :107:21, :119:21
        MEIE = _RANDOM[4'h0][5];	// ventus/src/pipeline/CSR.scala:87:7, :107:21, :122:21
        MIE = _RANDOM[4'h0][6];	// ventus/src/pipeline/CSR.scala:87:7, :107:21, :128:21
        MPIE = _RANDOM[4'h0][7];	// ventus/src/pipeline/CSR.scala:87:7, :107:21, :131:21
        mscratch = {_RANDOM[4'h0][31:8], _RANDOM[4'h1][7:0]};	// ventus/src/pipeline/CSR.scala:87:7, :107:21, :148:25
        mepc = {_RANDOM[4'h1][31:8], _RANDOM[4'h2][7:0]};	// ventus/src/pipeline/CSR.scala:87:7, :148:25, :151:21
        mcause = {_RANDOM[4'h2][31:8], _RANDOM[4'h3][7:0]};	// ventus/src/pipeline/CSR.scala:87:7, :151:21, :154:23
        mtval = {_RANDOM[4'h3][31:8], _RANDOM[4'h4][7:0]};	// ventus/src/pipeline/CSR.scala:87:7, :154:23, :157:22
        threadid = {_RANDOM[4'h4][31:8], _RANDOM[4'h5][7:0]};	// ventus/src/pipeline/CSR.scala:87:7, :157:22, :160:25
        wg_wf_count = _RANDOM[4'h5][10:8];	// ventus/src/pipeline/CSR.scala:87:7, :160:25, :161:24
        wf_size_dispatch = _RANDOM[4'h5][20:11];	// ventus/src/pipeline/CSR.scala:87:7, :160:25, :162:29
        knl_base = {_RANDOM[4'h5][31:21], _RANDOM[4'h6][20:0]};	// ventus/src/pipeline/CSR.scala:87:7, :160:25, :163:21
        wg_id = {_RANDOM[4'h6][31:21], _RANDOM[4'h7][20:0]};	// ventus/src/pipeline/CSR.scala:87:7, :163:21, :164:18
        wf_tag_dispatch = _RANDOM[4'h7][25:21];	// ventus/src/pipeline/CSR.scala:87:7, :164:18, :165:28
        lds_base_dispatch = {_RANDOM[4'h7][31:26], _RANDOM[4'h8][25:0]};	// ventus/src/pipeline/CSR.scala:87:7, :164:18, :166:34
        pds_baseaddr = {_RANDOM[4'h8][31:26], _RANDOM[4'h9][25:0]};	// ventus/src/pipeline/CSR.scala:87:7, :166:34, :167:29
        wg_id_x = {_RANDOM[4'h9][31:26], _RANDOM[4'hA][4:0]};	// ventus/src/pipeline/CSR.scala:87:7, :167:29, :168:24
        wg_id_y = _RANDOM[4'hA][15:5];	// ventus/src/pipeline/CSR.scala:87:7, :168:24, :169:24
        wg_id_z = _RANDOM[4'hA][26:16];	// ventus/src/pipeline/CSR.scala:87:7, :168:24, :170:24
        csr_print = {_RANDOM[4'hA][31:27], _RANDOM[4'hB][26:0]};	// ventus/src/pipeline/CSR.scala:87:7, :168:24, :171:26
        rpc = {_RANDOM[4'hB][31:27], _RANDOM[4'hC][26:0]};	// ventus/src/pipeline/CSR.scala:87:7, :171:26, :172:18
        sgpr_base_dispatch = {_RANDOM[4'hC][31:27], _RANDOM[4'hD][5:0]};	// ventus/src/pipeline/CSR.scala:87:7, :172:18, :174:31
        vgpr_base_dispatch = _RANDOM[4'hD][16:6];	// ventus/src/pipeline/CSR.scala:87:7, :174:31, :175:31
        NV = _RANDOM[4'hD][17];	// ventus/src/pipeline/CSR.scala:87:7, :174:31, :181:19
        DZ = _RANDOM[4'hD][18];	// ventus/src/pipeline/CSR.scala:87:7, :174:31, :182:19
        OF = _RANDOM[4'hD][19];	// ventus/src/pipeline/CSR.scala:87:7, :174:31, :183:19
        UF = _RANDOM[4'hD][20];	// ventus/src/pipeline/CSR.scala:87:7, :174:31, :184:19
        NX = _RANDOM[4'hD][21];	// ventus/src/pipeline/CSR.scala:87:7, :174:31, :185:19
        frm = _RANDOM[4'hD][24:22];	// ventus/src/pipeline/CSR.scala:87:7, :174:31, :187:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/pipeline/CSR.scala:87:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/pipeline/CSR.scala:87:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_wb_wxd_rd =
    wen
      ? (io_ctrl_custom_signal_0
           ? io_in1
           : io_ctrl_isvec ? (io_in1 < 32'h10 ? io_in1 : 32'h10) : csr_rdata)
      : csr_rdata;	// src/main/scala/chisel3/util/Lookup.scala:34:39, ventus/src/pipeline/CSR.scala:87:7, :203:18, :211:8, :216:26, :257:14, :258:36, :259:14, :262:31, :263:{14,19,23}
  assign io_frm = frm;	// ventus/src/pipeline/CSR.scala:87:7, :187:20
  assign io_sgpr_base = sgpr_base_dispatch;	// ventus/src/pipeline/CSR.scala:87:7, :174:31
  assign io_vgpr_base = vgpr_base_dispatch;	// ventus/src/pipeline/CSR.scala:87:7, :175:31
  assign io_simt_rpc = rpc;	// ventus/src/pipeline/CSR.scala:87:7, :172:18
  assign io_lsu_tid = {23'h0, wf_tag_dispatch, 4'h0};	// ventus/src/pipeline/CSR.scala:87:7, :165:28, :315:14
  assign io_lsu_pds = pds_baseaddr;	// ventus/src/pipeline/CSR.scala:87:7, :167:29
  assign io_lsu_numw = io_lsu_numw_0;	// src/main/scala/chisel3/util/Lookup.scala:34:39, ventus/src/pipeline/CSR.scala:87:7
endmodule

