Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\jguti\OneDrive\Desktop\ECE_150_Project\ECE_150_Project\unsaved.qsys --block-symbol-file --output-directory=C:\Users\jguti\OneDrive\Desktop\ECE_150_Project\ECE_150_Project\subsystemA --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading ECE_150_Project/unsaved.qsys
Progress: Reading input file
Progress: Adding Nios2_A [subsystemA 1.0]
Progress: Reading input file
Progress: Adding HEX_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module HEX_0
Progress: Adding HEX_1 [altera_avalon_pio 20.1]
Progress: Parameterizing module HEX_1
Progress: Adding HEX_2 [altera_avalon_pio 20.1]
Progress: Parameterizing module HEX_2
Progress: Adding HEX_3 [altera_avalon_pio 20.1]
Progress: Parameterizing module HEX_3
Progress: Adding HEX_4 [altera_avalon_pio 20.1]
Progress: Parameterizing module HEX_4
Progress: Adding HEX_5 [altera_avalon_pio 20.1]
Progress: Parameterizing module HEX_5
Progress: Adding HEX_6 [altera_avalon_pio 20.1]
Progress: Parameterizing module HEX_6
Progress: Adding HEX_7 [altera_avalon_pio 20.1]
Progress: Parameterizing module HEX_7
Progress: Adding LEDG [altera_avalon_pio 20.1]
Progress: Parameterizing module LEDG
Progress: Adding LEDR [altera_avalon_pio 20.1]
Progress: Parameterizing module LEDR
Progress: Adding avalon_aes_interface_0 [avalon_aes_interface 1.0]
Progress: Parameterizing module avalon_aes_interface_0
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding highres [altera_avalon_timer 20.1]
Progress: Parameterizing module highres
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key [altera_avalon_pio 20.1]
Progress: Parameterizing module key
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module sdram
Progress: Adding switches [altera_avalon_pio 20.1]
Progress: Parameterizing module switches
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module Nios2_A
Progress: Adding Nios2_B [subsystemB 1.0]
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module Nios2_B
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved.Nios2_A.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: unsaved.Nios2_A.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved.Nios2_A.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: unsaved.Nios2_A.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved.Nios2_A.sys_sdram_pll_0: Refclk Freq: 50.0
Info: unsaved.Nios2_A.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: unsaved.Nios2_A.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: unsaved.Nios2_B.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: unsaved.Nios2_B.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: unsaved.Nios2_B.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: unsaved.Nios2_A: Nios2_A.avalon_aes_interface_0_export_data must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\jguti\OneDrive\Desktop\ECE_150_Project\ECE_150_Project\unsaved.qsys --synthesis=VERILOG --output-directory=C:\Users\jguti\OneDrive\Desktop\ECE_150_Project\ECE_150_Project\subsystemA\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading ECE_150_Project/unsaved.qsys
Progress: Reading input file
Progress: Adding Nios2_A [subsystemA 1.0]
Progress: Parameterizing module Nios2_A
Progress: Adding Nios2_B [subsystemB 1.0]
Progress: Parameterizing module Nios2_B
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved.Nios2_A.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: unsaved.Nios2_A.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved.Nios2_A.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: unsaved.Nios2_A.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved.Nios2_A.sys_sdram_pll_0: Refclk Freq: 50.0
Info: unsaved.Nios2_A.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: unsaved.Nios2_A.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: unsaved.Nios2_B.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: unsaved.Nios2_B.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: unsaved.Nios2_B.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: unsaved.Nios2_A: Nios2_A.avalon_aes_interface_0_export_data must be exported, or connected to a matching conduit.
Info: unsaved: Generating unsaved "unsaved" for QUARTUS_SYNTH
Info: Nios2_A: "unsaved" instantiated subsystemA "Nios2_A"
Info: Nios2_B: "unsaved" instantiated subsystemB "Nios2_B"
Info: HEX_0: Starting RTL generation for module 'unsaved_Nios2_A_HEX_0'
Info: HEX_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_Nios2_A_HEX_0 --dir=C:/Users/jguti/AppData/Local/Temp/alt8937_7981880250007957850.dir/0013_HEX_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/jguti/AppData/Local/Temp/alt8937_7981880250007957850.dir/0013_HEX_0_gen//unsaved_Nios2_A_HEX_0_component_configuration.pl  --do_build_sim=0  ]
Info: HEX_0: Done RTL generation for module 'unsaved_Nios2_A_HEX_0'
Info: HEX_0: "Nios2_A" instantiated altera_avalon_pio "HEX_0"
Info: LEDG: Starting RTL generation for module 'unsaved_Nios2_A_LEDG'
Info: LEDG:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_Nios2_A_LEDG --dir=C:/Users/jguti/AppData/Local/Temp/alt8937_7981880250007957850.dir/0014_LEDG_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/jguti/AppData/Local/Temp/alt8937_7981880250007957850.dir/0014_LEDG_gen//unsaved_Nios2_A_LEDG_component_configuration.pl  --do_build_sim=0  ]
Info: LEDG: Done RTL generation for module 'unsaved_Nios2_A_LEDG'
Info: LEDG: "Nios2_A" instantiated altera_avalon_pio "LEDG"
Info: LEDR: Starting RTL generation for module 'unsaved_Nios2_A_LEDR'
Info: LEDR:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_Nios2_A_LEDR --dir=C:/Users/jguti/AppData/Local/Temp/alt8937_7981880250007957850.dir/0015_LEDR_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/jguti/AppData/Local/Temp/alt8937_7981880250007957850.dir/0015_LEDR_gen//unsaved_Nios2_A_LEDR_component_configuration.pl  --do_build_sim=0  ]
Info: LEDR: Done RTL generation for module 'unsaved_Nios2_A_LEDR'
Info: LEDR: "Nios2_A" instantiated altera_avalon_pio "LEDR"
Info: avalon_aes_interface_0: "Nios2_A" instantiated avalon_aes_interface "avalon_aes_interface_0"
Info: highres: Starting RTL generation for module 'unsaved_Nios2_A_highres'
Info: highres:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=unsaved_Nios2_A_highres --dir=C:/Users/jguti/AppData/Local/Temp/alt8937_7981880250007957850.dir/0017_highres_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/jguti/AppData/Local/Temp/alt8937_7981880250007957850.dir/0017_highres_gen//unsaved_Nios2_A_highres_component_configuration.pl  --do_build_sim=0  ]
Info: highres: Done RTL generation for module 'unsaved_Nios2_A_highres'
Info: highres: "Nios2_A" instantiated altera_avalon_timer "highres"
Info: jtag_uart_0: Starting RTL generation for module 'unsaved_Nios2_A_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=unsaved_Nios2_A_jtag_uart_0 --dir=C:/Users/jguti/AppData/Local/Temp/alt8937_7981880250007957850.dir/0018_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/jguti/AppData/Local/Temp/alt8937_7981880250007957850.dir/0018_jtag_uart_0_gen//unsaved_Nios2_A_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'unsaved_Nios2_A_jtag_uart_0'
Info: jtag_uart_0: "Nios2_A" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: key: Starting RTL generation for module 'unsaved_Nios2_A_key'
Info: key:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_Nios2_A_key --dir=C:/Users/jguti/AppData/Local/Temp/alt8937_7981880250007957850.dir/0019_key_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/jguti/AppData/Local/Temp/alt8937_7981880250007957850.dir/0019_key_gen//unsaved_Nios2_A_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'unsaved_Nios2_A_key'
Info: key: "Nios2_A" instantiated altera_avalon_pio "key"
Info: nios2_gen2_0: "Nios2_A" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: sdram: Starting RTL generation for module 'unsaved_Nios2_A_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=unsaved_Nios2_A_sdram --dir=C:/Users/jguti/AppData/Local/Temp/alt8937_7981880250007957850.dir/0020_sdram_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/jguti/AppData/Local/Temp/alt8937_7981880250007957850.dir/0020_sdram_gen//unsaved_Nios2_A_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'unsaved_Nios2_A_sdram'
Info: sdram: "Nios2_A" instantiated altera_avalon_new_sdram_controller "sdram"
Info: switches: Starting RTL generation for module 'unsaved_Nios2_A_switches'
Info: switches:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_Nios2_A_switches --dir=C:/Users/jguti/AppData/Local/Temp/alt8937_7981880250007957850.dir/0021_switches_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/jguti/AppData/Local/Temp/alt8937_7981880250007957850.dir/0021_switches_gen//unsaved_Nios2_A_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'unsaved_Nios2_A_switches'
Info: switches: "Nios2_A" instantiated altera_avalon_pio "switches"
Info: sys_sdram_pll_0: "Nios2_A" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info: sysid_qsys_0: "Nios2_A" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'unsaved_Nios2_A_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=unsaved_Nios2_A_timer_0 --dir=C:/Users/jguti/AppData/Local/Temp/alt8937_7981880250007957850.dir/0023_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/jguti/AppData/Local/Temp/alt8937_7981880250007957850.dir/0023_timer_0_gen//unsaved_Nios2_A_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'unsaved_Nios2_A_timer_0'
Info: timer_0: "Nios2_A" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Nios2_A" instantiated altera_mm_interconnect "mm_interconnect_0"
Error: Generation stopped, 161 or more modules remaining
Info: unsaved: Done "unsaved" with 46 modules, 22 files
Error: qsys-generate failed with exit code 1: 1 Error, 1 Warning
Info: Stopping: Create HDL design files for synthesis
