Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 16 03:45:25 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal          2           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-18  Warning           Missing input or output delay                       36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.372        0.000                      0                 1033        0.102        0.000                      0                 1033        3.000        0.000                       0                   425  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_0                     {0.000 5.000}        10.000          100.000         
slowclk_gen/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10         {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                           6.372        0.000                      0                  108        0.102        0.000                      0                  108        4.500        0.000                       0                    55  
slowclk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_10              80.158        0.000                      0                  925        0.122        0.000                      0                  925       49.500        0.000                       0                   366  
  clkfbout_clk_10                                                                                                                                                          17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_out1_clk_10  clk_0            


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                                             
(none)           clk_0                             
(none)           clk_out1_clk_10                   
(none)           clkfbout_clk_10                   
(none)                            clk_out1_clk_10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.704ns (23.201%)  route 2.330ns (76.799%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.568     5.152    aseg_driver/ctr/clk
    SLICE_X45Y47         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  aseg_driver/ctr/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.839     6.447    aseg_driver/ctr/D_ctr_q_reg[1]
    SLICE_X44Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.571 f  aseg_driver/ctr/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           0.674     7.245    aseg_driver/ctr/D_ctr_q[0]_i_5_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I3_O)        0.124     7.369 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.817     8.187    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X45Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439    14.843    aseg_driver/ctr/clk
    SLICE_X45Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.179    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X45Y51         FDRE (Setup_fdre_C_R)       -0.429    14.558    aseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.704ns (23.201%)  route 2.330ns (76.799%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.568     5.152    aseg_driver/ctr/clk
    SLICE_X45Y47         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  aseg_driver/ctr/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.839     6.447    aseg_driver/ctr/D_ctr_q_reg[1]
    SLICE_X44Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.571 f  aseg_driver/ctr/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           0.674     7.245    aseg_driver/ctr/D_ctr_q[0]_i_5_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I3_O)        0.124     7.369 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.817     8.187    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X45Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439    14.843    aseg_driver/ctr/clk
    SLICE_X45Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.179    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X45Y51         FDRE (Setup_fdre_C_R)       -0.429    14.558    aseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.704ns (24.126%)  route 2.214ns (75.874%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.568     5.152    aseg_driver/ctr/clk
    SLICE_X45Y47         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  aseg_driver/ctr/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.839     6.447    aseg_driver/ctr/D_ctr_q_reg[1]
    SLICE_X44Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.571 f  aseg_driver/ctr/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           0.674     7.245    aseg_driver/ctr/D_ctr_q[0]_i_5_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I3_O)        0.124     7.369 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.701     8.070    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X45Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439    14.843    aseg_driver/ctr/clk
    SLICE_X45Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/C
                         clock pessimism              0.179    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X45Y50         FDRE (Setup_fdre_C_R)       -0.429    14.558    aseg_driver/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.704ns (24.126%)  route 2.214ns (75.874%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.568     5.152    aseg_driver/ctr/clk
    SLICE_X45Y47         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  aseg_driver/ctr/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.839     6.447    aseg_driver/ctr/D_ctr_q_reg[1]
    SLICE_X44Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.571 f  aseg_driver/ctr/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           0.674     7.245    aseg_driver/ctr/D_ctr_q[0]_i_5_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I3_O)        0.124     7.369 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.701     8.070    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X45Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439    14.843    aseg_driver/ctr/clk
    SLICE_X45Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/C
                         clock pessimism              0.179    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X45Y50         FDRE (Setup_fdre_C_R)       -0.429    14.558    aseg_driver/ctr/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.704ns (24.126%)  route 2.214ns (75.874%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.568     5.152    aseg_driver/ctr/clk
    SLICE_X45Y47         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  aseg_driver/ctr/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.839     6.447    aseg_driver/ctr/D_ctr_q_reg[1]
    SLICE_X44Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.571 f  aseg_driver/ctr/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           0.674     7.245    aseg_driver/ctr/D_ctr_q[0]_i_5_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I3_O)        0.124     7.369 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.701     8.070    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X45Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439    14.843    aseg_driver/ctr/clk
    SLICE_X45Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism              0.179    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X45Y50         FDRE (Setup_fdre_C_R)       -0.429    14.558    aseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.704ns (24.126%)  route 2.214ns (75.874%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.568     5.152    aseg_driver/ctr/clk
    SLICE_X45Y47         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  aseg_driver/ctr/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.839     6.447    aseg_driver/ctr/D_ctr_q_reg[1]
    SLICE_X44Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.571 f  aseg_driver/ctr/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           0.674     7.245    aseg_driver/ctr/D_ctr_q[0]_i_5_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I3_O)        0.124     7.369 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.701     8.070    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X45Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439    14.843    aseg_driver/ctr/clk
    SLICE_X45Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism              0.179    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X45Y50         FDRE (Setup_fdre_C_R)       -0.429    14.558    aseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.766ns (26.213%)  route 2.156ns (73.787%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    bseg_driver/ctr/clk
    SLICE_X34Y55         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.518     5.654 r  bseg_driver/ctr/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.866     6.520    bseg_driver/ctr/D_ctr_q_reg[9]
    SLICE_X35Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.644 f  bseg_driver/ctr/D_ctr_q[0]_i_5__0/O
                         net (fo=1, routed)           0.639     7.283    bseg_driver/ctr/D_ctr_q[0]_i_5__0_n_0
    SLICE_X35Y55         LUT5 (Prop_lut5_I3_O)        0.124     7.407 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.651     8.058    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X34Y57         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433    14.837    bseg_driver/ctr/clk
    SLICE_X34Y57         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.273    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X34Y57         FDRE (Setup_fdre_C_R)       -0.524    14.551    bseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.766ns (26.213%)  route 2.156ns (73.787%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    bseg_driver/ctr/clk
    SLICE_X34Y55         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.518     5.654 r  bseg_driver/ctr/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.866     6.520    bseg_driver/ctr/D_ctr_q_reg[9]
    SLICE_X35Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.644 f  bseg_driver/ctr/D_ctr_q[0]_i_5__0/O
                         net (fo=1, routed)           0.639     7.283    bseg_driver/ctr/D_ctr_q[0]_i_5__0_n_0
    SLICE_X35Y55         LUT5 (Prop_lut5_I3_O)        0.124     7.407 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.651     8.058    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X34Y57         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433    14.837    bseg_driver/ctr/clk
    SLICE_X34Y57         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.273    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X34Y57         FDRE (Setup_fdre_C_R)       -0.524    14.551    bseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.503ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.766ns (26.075%)  route 2.172ns (73.925%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    bseg_driver/ctr/clk
    SLICE_X34Y55         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.518     5.654 r  bseg_driver/ctr/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.866     6.520    bseg_driver/ctr/D_ctr_q_reg[9]
    SLICE_X35Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.644 f  bseg_driver/ctr/D_ctr_q[0]_i_5__0/O
                         net (fo=1, routed)           0.639     7.283    bseg_driver/ctr/D_ctr_q[0]_i_5__0_n_0
    SLICE_X35Y55         LUT5 (Prop_lut5_I3_O)        0.124     7.407 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.667     8.074    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X34Y55         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.434    14.838    bseg_driver/ctr/clk
    SLICE_X34Y55         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism              0.298    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X34Y55         FDRE (Setup_fdre_C_R)       -0.524    14.577    bseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                  6.503    

Slack (MET) :             6.503ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.766ns (26.075%)  route 2.172ns (73.925%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    bseg_driver/ctr/clk
    SLICE_X34Y55         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.518     5.654 r  bseg_driver/ctr/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.866     6.520    bseg_driver/ctr/D_ctr_q_reg[9]
    SLICE_X35Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.644 f  bseg_driver/ctr/D_ctr_q[0]_i_5__0/O
                         net (fo=1, routed)           0.639     7.283    bseg_driver/ctr/D_ctr_q[0]_i_5__0_n_0
    SLICE_X35Y55         LUT5 (Prop_lut5_I3_O)        0.124     7.407 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.667     8.074    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X34Y55         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.434    14.838    bseg_driver/ctr/clk
    SLICE_X34Y55         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism              0.298    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X34Y55         FDRE (Setup_fdre_C_R)       -0.524    14.577    bseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                  6.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.565     1.509    aseg_driver/ctr/clk
    SLICE_X45Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  aseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.769    aseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    aseg_driver/ctr/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.984 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.984    aseg_driver/ctr/D_ctr_q_reg[12]_i_1_n_7
    SLICE_X45Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     2.022    aseg_driver/ctr/clk
    SLICE_X45Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    aseg_driver/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.565     1.509    aseg_driver/ctr/clk
    SLICE_X45Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  aseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.769    aseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    aseg_driver/ctr/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.995 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.995    aseg_driver/ctr/D_ctr_q_reg[12]_i_1_n_5
    SLICE_X45Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     2.022    aseg_driver/ctr/clk
    SLICE_X45Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    aseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.565     1.509    aseg_driver/ctr/clk
    SLICE_X45Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  aseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.769    aseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    aseg_driver/ctr/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.020 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.020    aseg_driver/ctr/D_ctr_q_reg[12]_i_1_n_6
    SLICE_X45Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     2.022    aseg_driver/ctr/clk
    SLICE_X45Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    aseg_driver/ctr/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.565     1.509    aseg_driver/ctr/clk
    SLICE_X45Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  aseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.769    aseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    aseg_driver/ctr/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.020 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.020    aseg_driver/ctr/D_ctr_q_reg[12]_i_1_n_4
    SLICE_X45Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     2.022    aseg_driver/ctr/clk
    SLICE_X45Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    aseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.565     1.509    aseg_driver/ctr/clk
    SLICE_X45Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  aseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.769    aseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    aseg_driver/ctr/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.969 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.969    aseg_driver/ctr/D_ctr_q_reg[12]_i_1_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.023 r  aseg_driver/ctr/D_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.023    aseg_driver/ctr/D_ctr_q_reg[16]_i_1_n_7
    SLICE_X45Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     2.022    aseg_driver/ctr/clk
    SLICE_X45Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.105     1.882    aseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.565     1.509    aseg_driver/ctr/clk
    SLICE_X45Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  aseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.769    aseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    aseg_driver/ctr/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.969 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.969    aseg_driver/ctr/D_ctr_q_reg[12]_i_1_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.059 r  aseg_driver/ctr/D_ctr_q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.059    aseg_driver/ctr/D_ctr_q_reg[16]_i_1_n_6
    SLICE_X45Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     2.022    aseg_driver/ctr/clk
    SLICE_X45Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.105     1.882    aseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.565     1.509    timerseg_driver/ctr/clk
    SLICE_X55Y51         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  timerseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.767    timerseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X55Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.875    timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__1_n_4
    SLICE_X55Y51         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.835     2.025    timerseg_driver/ctr/clk
    SLICE_X55Y51         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.509    
    SLICE_X55Y51         FDRE (Hold_fdre_C_D)         0.105     1.614    timerseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.565     1.509    timerseg_driver/ctr/clk
    SLICE_X55Y52         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  timerseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.769    timerseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X55Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.877    timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__1_n_4
    SLICE_X55Y52         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.835     2.025    timerseg_driver/ctr/clk
    SLICE_X55Y52         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.517     1.509    
    SLICE_X55Y52         FDRE (Hold_fdre_C_D)         0.105     1.614    timerseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.565     1.509    aseg_driver/ctr/clk
    SLICE_X45Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  aseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.769    aseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    aseg_driver/ctr/D_ctr_q_reg[8]_i_1_n_4
    SLICE_X45Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.835     2.025    aseg_driver/ctr/clk
    SLICE_X45Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.105     1.614    aseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    timerseg_driver/ctr/clk
    SLICE_X55Y53         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  timerseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.769    timerseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.877    timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__1_n_4
    SLICE_X55Y53         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     2.024    timerseg_driver/ctr/clk
    SLICE_X55Y53         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X55Y53         FDRE (Hold_fdre_C_D)         0.105     1.613    timerseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y47   aseg_driver/ctr/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y49   aseg_driver/ctr/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y49   aseg_driver/ctr/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y50   aseg_driver/ctr/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y50   aseg_driver/ctr/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y50   aseg_driver/ctr/D_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y50   aseg_driver/ctr/D_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y51   aseg_driver/ctr/D_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y51   aseg_driver/ctr/D_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y47   aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y47   aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y49   aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y49   aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y49   aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y49   aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y50   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y50   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y50   aseg_driver/ctr/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y50   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y47   aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y47   aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y49   aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y49   aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y49   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y49   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y50   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y50   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y50   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y50   aseg_driver/ctr/D_ctr_q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  slowclk_gen/inst/clk_in1
  To Clock:  slowclk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slowclk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowclk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10
  To Clock:  clk_out1_clk_10

Setup :            0  Failing Endpoints,  Worst Slack       80.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.158ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        19.553ns  (logic 2.772ns (14.177%)  route 16.781ns (85.823%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 101.437 - 100.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.624     1.624    sm/clk_out1
    SLICE_X59Y58         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDSE (Prop_fdse_C_Q)         0.456     2.080 f  sm/D_states_q_reg[5]/Q
                         net (fo=176, routed)         3.624     5.704    sm/D_states_q[5]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     5.828 r  sm/D_raddr_q[1]_i_4/O
                         net (fo=12, routed)          1.282     7.109    sm/D_raddr_q[1]_i_4_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.233 r  sm/D_registers_q[7][12]_i_20/O
                         net (fo=2, routed)           0.800     8.033    sm/D_registers_q[7][12]_i_20_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  sm/ram_reg_i_219/O
                         net (fo=13, routed)          1.583     9.741    sm/ram_reg_i_219_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.865 r  sm/ram_reg_i_107/O
                         net (fo=1, routed)           0.644    10.509    sm/ram_reg_i_107_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.633 r  sm/ram_reg_i_35/O
                         net (fo=19, routed)          2.525    13.158    sm/D_registers_q_reg[7][4][2]
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.150    13.308 f  sm/ram_reg_i_352/O
                         net (fo=1, routed)           0.864    14.171    sm/ram_reg_i_352_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.326    14.497 f  sm/ram_reg_i_351/O
                         net (fo=1, routed)           0.568    15.066    sm/ram_reg_i_351_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I1_O)        0.124    15.190 r  sm/ram_reg_i_337/O
                         net (fo=2, routed)           0.568    15.758    sm/ram_reg_i_337_n_0
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.124    15.882 r  sm/ram_reg_i_318/O
                         net (fo=1, routed)           0.282    16.164    sm/ram_reg_i_318_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I2_O)        0.124    16.288 r  sm/ram_reg_i_234/O
                         net (fo=1, routed)           0.162    16.450    sm/ram_reg_i_234_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.574 f  sm/ram_reg_i_123/O
                         net (fo=2, routed)           1.099    17.673    sm/ram_reg_i_123_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I1_O)        0.124    17.797 f  sm/ram_reg_i_42/O
                         net (fo=8, routed)           1.484    19.280    sm/M_alum_out[0]
    SLICE_X53Y65         LUT2 (Prop_lut2_I1_O)        0.150    19.430 r  sm/D_states_q[3]_i_28/O
                         net (fo=2, routed)           0.587    20.017    sm/D_states_q[3]_i_28_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.326    20.343 r  sm/D_states_q[3]_i_7/O
                         net (fo=1, routed)           0.354    20.697    sm/D_states_q[3]_i_7_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I5_O)        0.124    20.821 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.355    21.177    sm/D_states_d__0[3]
    SLICE_X54Y64         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.437   101.437    sm/clk_out1
    SLICE_X54Y64         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.078   101.515    
                         clock uncertainty           -0.149   101.366    
    SLICE_X54Y64         FDRE (Setup_fdre_C_D)       -0.031   101.335    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        101.335    
                         arrival time                         -21.177    
  -------------------------------------------------------------------
                         slack                                 80.158    

Slack (MET) :             80.527ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        19.244ns  (logic 2.544ns (13.220%)  route 16.700ns (86.780%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 101.437 - 100.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.624     1.624    sm/clk_out1
    SLICE_X59Y58         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDSE (Prop_fdse_C_Q)         0.456     2.080 f  sm/D_states_q_reg[5]/Q
                         net (fo=176, routed)         3.624     5.704    sm/D_states_q[5]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     5.828 r  sm/D_raddr_q[1]_i_4/O
                         net (fo=12, routed)          1.282     7.109    sm/D_raddr_q[1]_i_4_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.233 r  sm/D_registers_q[7][12]_i_20/O
                         net (fo=2, routed)           0.800     8.033    sm/D_registers_q[7][12]_i_20_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  sm/ram_reg_i_219/O
                         net (fo=13, routed)          1.583     9.741    sm/ram_reg_i_219_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.865 r  sm/ram_reg_i_107/O
                         net (fo=1, routed)           0.644    10.509    sm/ram_reg_i_107_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.633 r  sm/ram_reg_i_35/O
                         net (fo=19, routed)          2.525    13.158    sm/D_registers_q_reg[7][4][2]
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.150    13.308 f  sm/ram_reg_i_352/O
                         net (fo=1, routed)           0.864    14.171    sm/ram_reg_i_352_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.326    14.497 f  sm/ram_reg_i_351/O
                         net (fo=1, routed)           0.568    15.066    sm/ram_reg_i_351_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I1_O)        0.124    15.190 r  sm/ram_reg_i_337/O
                         net (fo=2, routed)           0.568    15.758    sm/ram_reg_i_337_n_0
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.124    15.882 r  sm/ram_reg_i_318/O
                         net (fo=1, routed)           0.282    16.164    sm/ram_reg_i_318_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I2_O)        0.124    16.288 r  sm/ram_reg_i_234/O
                         net (fo=1, routed)           0.162    16.450    sm/ram_reg_i_234_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.574 r  sm/ram_reg_i_123/O
                         net (fo=2, routed)           1.099    17.673    sm/ram_reg_i_123_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I1_O)        0.124    17.797 r  sm/ram_reg_i_42/O
                         net (fo=8, routed)           1.790    19.587    sm/M_alum_out[0]
    SLICE_X55Y67         LUT5 (Prop_lut5_I2_O)        0.124    19.711 r  sm/D_states_q[0]_i_24/O
                         net (fo=1, routed)           0.401    20.112    sm/D_states_q[0]_i_24_n_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.236 r  sm/D_states_q[0]_i_7/O
                         net (fo=1, routed)           0.508    20.744    sm/D_states_q[0]_i_7_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    20.868 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000    20.868    sm/D_states_d__0[0]
    SLICE_X55Y64         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.437   101.437    sm/clk_out1
    SLICE_X55Y64         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.078   101.515    
                         clock uncertainty           -0.149   101.366    
    SLICE_X55Y64         FDSE (Setup_fdse_C_D)        0.029   101.395    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        101.395    
                         arrival time                         -20.868    
  -------------------------------------------------------------------
                         slack                                 80.527    

Slack (MET) :             80.615ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        19.157ns  (logic 2.772ns (14.470%)  route 16.385ns (85.530%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 101.437 - 100.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.624     1.624    sm/clk_out1
    SLICE_X59Y58         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDSE (Prop_fdse_C_Q)         0.456     2.080 f  sm/D_states_q_reg[5]/Q
                         net (fo=176, routed)         3.624     5.704    sm/D_states_q[5]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     5.828 r  sm/D_raddr_q[1]_i_4/O
                         net (fo=12, routed)          1.282     7.109    sm/D_raddr_q[1]_i_4_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.233 r  sm/D_registers_q[7][12]_i_20/O
                         net (fo=2, routed)           0.800     8.033    sm/D_registers_q[7][12]_i_20_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  sm/ram_reg_i_219/O
                         net (fo=13, routed)          1.583     9.741    sm/ram_reg_i_219_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.865 r  sm/ram_reg_i_107/O
                         net (fo=1, routed)           0.644    10.509    sm/ram_reg_i_107_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.633 r  sm/ram_reg_i_35/O
                         net (fo=19, routed)          2.525    13.158    sm/D_registers_q_reg[7][4][2]
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.150    13.308 f  sm/ram_reg_i_352/O
                         net (fo=1, routed)           0.864    14.171    sm/ram_reg_i_352_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.326    14.497 f  sm/ram_reg_i_351/O
                         net (fo=1, routed)           0.568    15.066    sm/ram_reg_i_351_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I1_O)        0.124    15.190 r  sm/ram_reg_i_337/O
                         net (fo=2, routed)           0.568    15.758    sm/ram_reg_i_337_n_0
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.124    15.882 r  sm/ram_reg_i_318/O
                         net (fo=1, routed)           0.282    16.164    sm/ram_reg_i_318_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I2_O)        0.124    16.288 r  sm/ram_reg_i_234/O
                         net (fo=1, routed)           0.162    16.450    sm/ram_reg_i_234_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.574 f  sm/ram_reg_i_123/O
                         net (fo=2, routed)           1.099    17.673    sm/ram_reg_i_123_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I1_O)        0.124    17.797 f  sm/ram_reg_i_42/O
                         net (fo=8, routed)           1.484    19.280    sm/M_alum_out[0]
    SLICE_X53Y65         LUT2 (Prop_lut2_I1_O)        0.150    19.430 r  sm/D_states_q[3]_i_28/O
                         net (fo=2, routed)           0.305    19.735    sm/D_states_q[3]_i_28_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.326    20.061 r  sm/D_states_q[2]_i_4/O
                         net (fo=1, routed)           0.596    20.657    sm/D_states_q[2]_i_4_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I2_O)        0.124    20.781 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000    20.781    sm/D_states_d__0[2]
    SLICE_X55Y64         FDSE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.437   101.437    sm/clk_out1
    SLICE_X55Y64         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.078   101.515    
                         clock uncertainty           -0.149   101.366    
    SLICE_X55Y64         FDSE (Setup_fdse_C_D)        0.031   101.397    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        101.397    
                         arrival time                         -20.781    
  -------------------------------------------------------------------
                         slack                                 80.615    

Slack (MET) :             81.016ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.803ns  (logic 2.544ns (13.530%)  route 16.259ns (86.470%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 101.437 - 100.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.624     1.624    sm/clk_out1
    SLICE_X59Y58         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDSE (Prop_fdse_C_Q)         0.456     2.080 f  sm/D_states_q_reg[5]/Q
                         net (fo=176, routed)         3.624     5.704    sm/D_states_q[5]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     5.828 r  sm/D_raddr_q[1]_i_4/O
                         net (fo=12, routed)          1.282     7.109    sm/D_raddr_q[1]_i_4_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.233 r  sm/D_registers_q[7][12]_i_20/O
                         net (fo=2, routed)           0.800     8.033    sm/D_registers_q[7][12]_i_20_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  sm/ram_reg_i_219/O
                         net (fo=13, routed)          1.583     9.741    sm/ram_reg_i_219_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.865 r  sm/ram_reg_i_107/O
                         net (fo=1, routed)           0.644    10.509    sm/ram_reg_i_107_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.633 r  sm/ram_reg_i_35/O
                         net (fo=19, routed)          2.525    13.158    sm/D_registers_q_reg[7][4][2]
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.150    13.308 f  sm/ram_reg_i_352/O
                         net (fo=1, routed)           0.864    14.171    sm/ram_reg_i_352_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.326    14.497 f  sm/ram_reg_i_351/O
                         net (fo=1, routed)           0.568    15.066    sm/ram_reg_i_351_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I1_O)        0.124    15.190 r  sm/ram_reg_i_337/O
                         net (fo=2, routed)           0.568    15.758    sm/ram_reg_i_337_n_0
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.124    15.882 r  sm/ram_reg_i_318/O
                         net (fo=1, routed)           0.282    16.164    sm/ram_reg_i_318_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I2_O)        0.124    16.288 r  sm/ram_reg_i_234/O
                         net (fo=1, routed)           0.162    16.450    sm/ram_reg_i_234_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.574 r  sm/ram_reg_i_123/O
                         net (fo=2, routed)           1.099    17.673    sm/ram_reg_i_123_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I1_O)        0.124    17.797 r  sm/ram_reg_i_42/O
                         net (fo=8, routed)           1.410    19.207    sm/M_alum_out[0]
    SLICE_X53Y63         LUT6 (Prop_lut6_I1_O)        0.124    19.331 r  sm/D_states_q[1]_i_26/O
                         net (fo=1, routed)           0.423    19.754    sm/D_states_q[1]_i_26_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.878 r  sm/D_states_q[1]_i_6/O
                         net (fo=1, routed)           0.425    20.303    sm/D_states_q[1]_i_6_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I4_O)        0.124    20.427 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000    20.427    sm/D_states_d__0[1]
    SLICE_X54Y63         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.437   101.437    sm/clk_out1
    SLICE_X54Y63         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.078   101.515    
                         clock uncertainty           -0.149   101.366    
    SLICE_X54Y63         FDSE (Setup_fdse_C_D)        0.077   101.443    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        101.443    
                         arrival time                         -20.427    
  -------------------------------------------------------------------
                         slack                                 81.016    

Slack (MET) :             81.068ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        17.937ns  (logic 2.322ns (12.945%)  route 15.615ns (87.055%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 101.468 - 100.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.624     1.624    sm/clk_out1
    SLICE_X59Y58         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDSE (Prop_fdse_C_Q)         0.456     2.080 f  sm/D_states_q_reg[5]/Q
                         net (fo=176, routed)         3.624     5.704    sm/D_states_q[5]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     5.828 r  sm/D_raddr_q[1]_i_4/O
                         net (fo=12, routed)          1.282     7.109    sm/D_raddr_q[1]_i_4_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.233 r  sm/D_registers_q[7][12]_i_20/O
                         net (fo=2, routed)           0.800     8.033    sm/D_registers_q[7][12]_i_20_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  sm/ram_reg_i_219/O
                         net (fo=13, routed)          1.583     9.741    sm/ram_reg_i_219_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.865 r  sm/ram_reg_i_107/O
                         net (fo=1, routed)           0.644    10.509    sm/ram_reg_i_107_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.633 r  sm/ram_reg_i_35/O
                         net (fo=19, routed)          2.525    13.158    sm/D_registers_q_reg[7][4][2]
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.150    13.308 f  sm/ram_reg_i_352/O
                         net (fo=1, routed)           0.864    14.171    sm/ram_reg_i_352_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.326    14.497 f  sm/ram_reg_i_351/O
                         net (fo=1, routed)           0.568    15.066    sm/ram_reg_i_351_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I1_O)        0.124    15.190 r  sm/ram_reg_i_337/O
                         net (fo=2, routed)           0.568    15.758    sm/ram_reg_i_337_n_0
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.124    15.882 r  sm/ram_reg_i_318/O
                         net (fo=1, routed)           0.282    16.164    sm/ram_reg_i_318_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I2_O)        0.124    16.288 r  sm/ram_reg_i_234/O
                         net (fo=1, routed)           0.162    16.450    sm/ram_reg_i_234_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.574 r  sm/ram_reg_i_123/O
                         net (fo=2, routed)           1.099    17.673    sm/ram_reg_i_123_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I1_O)        0.124    17.797 r  sm/ram_reg_i_42/O
                         net (fo=8, routed)           0.738    18.535    sm/M_alum_out[0]
    SLICE_X47Y67         LUT5 (Prop_lut5_I1_O)        0.150    18.685 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.877    19.561    brams/bram2/ram_reg_0[0]
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.468   101.468    brams/bram2/clk_out1
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.546    
                         clock uncertainty           -0.149   101.397    
    RAMB18_X1Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   100.629    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.629    
                         arrival time                         -19.561    
  -------------------------------------------------------------------
                         slack                                 81.068    

Slack (MET) :             81.079ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        17.925ns  (logic 2.708ns (15.108%)  route 15.217ns (84.892%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 101.468 - 100.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.624     1.624    sm/clk_out1
    SLICE_X59Y58         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDSE (Prop_fdse_C_Q)         0.456     2.080 f  sm/D_states_q_reg[5]/Q
                         net (fo=176, routed)         3.624     5.704    sm/D_states_q[5]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     5.828 r  sm/D_raddr_q[1]_i_4/O
                         net (fo=12, routed)          1.282     7.109    sm/D_raddr_q[1]_i_4_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.233 r  sm/D_registers_q[7][12]_i_20/O
                         net (fo=2, routed)           0.800     8.033    sm/D_registers_q[7][12]_i_20_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  sm/ram_reg_i_219/O
                         net (fo=13, routed)          1.583     9.741    sm/ram_reg_i_219_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.865 r  sm/ram_reg_i_107/O
                         net (fo=1, routed)           0.644    10.509    sm/ram_reg_i_107_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.633 r  sm/ram_reg_i_35/O
                         net (fo=19, routed)          2.525    13.158    sm/D_registers_q_reg[7][4][2]
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.150    13.308 f  sm/ram_reg_i_352/O
                         net (fo=1, routed)           0.864    14.171    sm/ram_reg_i_352_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.326    14.497 f  sm/ram_reg_i_351/O
                         net (fo=1, routed)           0.568    15.066    sm/ram_reg_i_351_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I1_O)        0.124    15.190 r  sm/ram_reg_i_337/O
                         net (fo=2, routed)           0.568    15.758    sm/ram_reg_i_337_n_0
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.124    15.882 r  sm/ram_reg_i_318/O
                         net (fo=1, routed)           0.282    16.164    sm/ram_reg_i_318_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I2_O)        0.124    16.288 r  sm/ram_reg_i_234/O
                         net (fo=1, routed)           0.162    16.450    sm/ram_reg_i_234_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.574 f  sm/ram_reg_i_123/O
                         net (fo=2, routed)           0.578    17.152    sm/ram_reg_i_123_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124    17.276 r  sm/ram_reg_i_54/O
                         net (fo=2, routed)           0.000    17.276    sm/ram_reg_i_54_n_0
    SLICE_X42Y65         MUXF7 (Prop_muxf7_I0_O)      0.209    17.485 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           1.012    18.497    display/M_alum_out[9]
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.327    18.824 r  display/ram_reg_i_1/O
                         net (fo=1, routed)           0.725    19.549    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.468   101.468    brams/bram2/clk_out1
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.546    
                         clock uncertainty           -0.149   101.397    
    RAMB18_X1Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.769   100.628    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.628    
                         arrival time                         -19.549    
  -------------------------------------------------------------------
                         slack                                 81.079    

Slack (MET) :             81.174ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.033ns  (logic 2.678ns (14.850%)  route 15.355ns (85.150%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 101.468 - 100.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.624     1.624    sm/clk_out1
    SLICE_X59Y58         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDSE (Prop_fdse_C_Q)         0.456     2.080 f  sm/D_states_q_reg[5]/Q
                         net (fo=176, routed)         3.624     5.704    sm/D_states_q[5]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     5.828 r  sm/D_raddr_q[1]_i_4/O
                         net (fo=12, routed)          1.282     7.109    sm/D_raddr_q[1]_i_4_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.233 r  sm/D_registers_q[7][12]_i_20/O
                         net (fo=2, routed)           0.800     8.033    sm/D_registers_q[7][12]_i_20_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  sm/ram_reg_i_219/O
                         net (fo=13, routed)          1.583     9.741    sm/ram_reg_i_219_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.865 r  sm/ram_reg_i_107/O
                         net (fo=1, routed)           0.644    10.509    sm/ram_reg_i_107_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.633 r  sm/ram_reg_i_35/O
                         net (fo=19, routed)          2.525    13.158    sm/D_registers_q_reg[7][4][2]
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.150    13.308 f  sm/ram_reg_i_352/O
                         net (fo=1, routed)           0.864    14.171    sm/ram_reg_i_352_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.326    14.497 f  sm/ram_reg_i_351/O
                         net (fo=1, routed)           0.568    15.066    sm/ram_reg_i_351_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I1_O)        0.124    15.190 r  sm/ram_reg_i_337/O
                         net (fo=2, routed)           0.568    15.758    sm/ram_reg_i_337_n_0
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.124    15.882 r  sm/ram_reg_i_318/O
                         net (fo=1, routed)           0.282    16.164    sm/ram_reg_i_318_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I2_O)        0.124    16.288 r  sm/ram_reg_i_234/O
                         net (fo=1, routed)           0.162    16.450    sm/ram_reg_i_234_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.574 f  sm/ram_reg_i_123/O
                         net (fo=2, routed)           0.578    17.152    sm/ram_reg_i_123_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124    17.276 r  sm/ram_reg_i_54/O
                         net (fo=2, routed)           0.000    17.276    sm/ram_reg_i_54_n_0
    SLICE_X42Y65         MUXF7 (Prop_muxf7_I0_O)      0.209    17.485 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           1.012    18.497    display/M_alum_out[9]
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.297    18.794 r  display/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.863    19.657    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y28         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.468   101.468    brams/bram1/clk_out1
    RAMB18_X1Y28         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.546    
                         clock uncertainty           -0.149   101.397    
    RAMB18_X1Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   100.831    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.831    
                         arrival time                         -19.657    
  -------------------------------------------------------------------
                         slack                                 81.174    

Slack (MET) :             81.450ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        17.757ns  (logic 2.296ns (12.930%)  route 15.461ns (87.070%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 101.468 - 100.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.624     1.624    sm/clk_out1
    SLICE_X59Y58         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDSE (Prop_fdse_C_Q)         0.456     2.080 f  sm/D_states_q_reg[5]/Q
                         net (fo=176, routed)         3.624     5.704    sm/D_states_q[5]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     5.828 r  sm/D_raddr_q[1]_i_4/O
                         net (fo=12, routed)          1.282     7.109    sm/D_raddr_q[1]_i_4_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.233 r  sm/D_registers_q[7][12]_i_20/O
                         net (fo=2, routed)           0.800     8.033    sm/D_registers_q[7][12]_i_20_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  sm/ram_reg_i_219/O
                         net (fo=13, routed)          1.583     9.741    sm/ram_reg_i_219_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.865 r  sm/ram_reg_i_107/O
                         net (fo=1, routed)           0.644    10.509    sm/ram_reg_i_107_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.633 r  sm/ram_reg_i_35/O
                         net (fo=19, routed)          2.525    13.158    sm/D_registers_q_reg[7][4][2]
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.150    13.308 f  sm/ram_reg_i_352/O
                         net (fo=1, routed)           0.864    14.171    sm/ram_reg_i_352_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.326    14.497 f  sm/ram_reg_i_351/O
                         net (fo=1, routed)           0.568    15.066    sm/ram_reg_i_351_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I1_O)        0.124    15.190 r  sm/ram_reg_i_337/O
                         net (fo=2, routed)           0.568    15.758    sm/ram_reg_i_337_n_0
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.124    15.882 r  sm/ram_reg_i_318/O
                         net (fo=1, routed)           0.282    16.164    sm/ram_reg_i_318_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I2_O)        0.124    16.288 r  sm/ram_reg_i_234/O
                         net (fo=1, routed)           0.162    16.450    sm/ram_reg_i_234_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.574 r  sm/ram_reg_i_123/O
                         net (fo=2, routed)           1.099    17.673    sm/ram_reg_i_123_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I1_O)        0.124    17.797 r  sm/ram_reg_i_42/O
                         net (fo=8, routed)           0.738    18.535    sm/M_alum_out[0]
    SLICE_X47Y67         LUT5 (Prop_lut5_I1_O)        0.124    18.659 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.723    19.381    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y28         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.468   101.468    brams/bram1/clk_out1
    RAMB18_X1Y28         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.546    
                         clock uncertainty           -0.149   101.397    
    RAMB18_X1Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   100.831    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.831    
                         arrival time                         -19.381    
  -------------------------------------------------------------------
                         slack                                 81.450    

Slack (MET) :             81.858ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        17.142ns  (logic 2.194ns (12.799%)  route 14.948ns (87.201%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 101.468 - 100.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.624     1.624    sm/clk_out1
    SLICE_X59Y58         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDSE (Prop_fdse_C_Q)         0.456     2.080 f  sm/D_states_q_reg[5]/Q
                         net (fo=176, routed)         3.624     5.704    sm/D_states_q[5]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     5.828 r  sm/D_raddr_q[1]_i_4/O
                         net (fo=12, routed)          1.282     7.109    sm/D_raddr_q[1]_i_4_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.233 r  sm/D_registers_q[7][12]_i_20/O
                         net (fo=2, routed)           0.800     8.033    sm/D_registers_q[7][12]_i_20_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  sm/ram_reg_i_219/O
                         net (fo=13, routed)          1.583     9.741    sm/ram_reg_i_219_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.865 r  sm/ram_reg_i_107/O
                         net (fo=1, routed)           0.644    10.509    sm/ram_reg_i_107_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.633 r  sm/ram_reg_i_35/O
                         net (fo=19, routed)          3.027    13.660    sm/D_registers_q_reg[7][4][2]
    SLICE_X40Y64         LUT3 (Prop_lut3_I2_O)        0.154    13.814 r  sm/ram_reg_i_294/O
                         net (fo=3, routed)           0.847    14.660    sm/ram_reg_i_294_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I0_O)        0.327    14.987 r  sm/ram_reg_i_206/O
                         net (fo=2, routed)           0.649    15.636    sm/ram_reg_i_206_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I3_O)        0.152    15.788 f  sm/ram_reg_i_93/O
                         net (fo=1, routed)           0.569    16.358    sm/ram_reg_i_93_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I4_O)        0.332    16.690 r  sm/ram_reg_i_30/O
                         net (fo=4, routed)           0.958    17.648    display/M_alum_out[3]
    SLICE_X46Y67         LUT5 (Prop_lut5_I1_O)        0.153    17.801 r  display/ram_reg_i_7/O
                         net (fo=1, routed)           0.965    18.766    brams/bram2/ram_reg_0[6]
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.468   101.468    brams/bram2/clk_out1
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.546    
                         clock uncertainty           -0.149   101.397    
    RAMB18_X1Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.773   100.624    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.624    
                         arrival time                         -18.766    
  -------------------------------------------------------------------
                         slack                                 81.858    

Slack (MET) :             81.872ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        17.127ns  (logic 2.081ns (12.150%)  route 15.046ns (87.850%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 101.468 - 100.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.624     1.624    sm/clk_out1
    SLICE_X59Y58         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDSE (Prop_fdse_C_Q)         0.456     2.080 f  sm/D_states_q_reg[5]/Q
                         net (fo=176, routed)         3.624     5.704    sm/D_states_q[5]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     5.828 r  sm/D_raddr_q[1]_i_4/O
                         net (fo=12, routed)          1.282     7.109    sm/D_raddr_q[1]_i_4_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.233 r  sm/D_registers_q[7][12]_i_20/O
                         net (fo=2, routed)           0.800     8.033    sm/D_registers_q[7][12]_i_20_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  sm/ram_reg_i_219/O
                         net (fo=13, routed)          1.583     9.741    sm/ram_reg_i_219_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.865 r  sm/ram_reg_i_107/O
                         net (fo=1, routed)           0.644    10.509    sm/ram_reg_i_107_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.633 r  sm/ram_reg_i_35/O
                         net (fo=19, routed)          3.027    13.660    sm/D_registers_q_reg[7][4][2]
    SLICE_X40Y64         LUT3 (Prop_lut3_I2_O)        0.154    13.814 r  sm/ram_reg_i_294/O
                         net (fo=3, routed)           0.847    14.660    sm/ram_reg_i_294_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I0_O)        0.327    14.987 r  sm/ram_reg_i_206/O
                         net (fo=2, routed)           0.300    15.287    sm/ram_reg_i_206_n_0
    SLICE_X41Y66         LUT5 (Prop_lut5_I0_O)        0.124    15.411 f  sm/ram_reg_i_181/O
                         net (fo=2, routed)           0.427    15.839    sm/ram_reg_i_181_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124    15.963 f  sm/ram_reg_i_73/O
                         net (fo=1, routed)           0.970    16.933    sm/ram_reg_i_73_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I4_O)        0.124    17.057 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.797    17.854    display/M_alum_out[7]
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.152    18.006 r  display/ram_reg_i_3/O
                         net (fo=1, routed)           0.745    18.751    brams/bram2/ram_reg_0[10]
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.468   101.468    brams/bram2/clk_out1
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.546    
                         clock uncertainty           -0.149   101.397    
    RAMB18_X1Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.774   100.623    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.623    
                         arrival time                         -18.751    
  -------------------------------------------------------------------
                         slack                                 81.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.588     0.588    cond_butt_next_play/sync/clk_out1
    SLICE_X65Y66         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.785    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X65Y66         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.856     0.856    cond_butt_next_play/sync/clk_out1
    SLICE_X65Y66         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.269     0.588    
    SLICE_X65Y66         FDRE (Hold_fdre_C_D)         0.075     0.663    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2034533781[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_2034533781[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.588     0.588    forLoop_idx_0_2034533781[0].cond_butt_dirs/sync/clk_out1
    SLICE_X65Y66         FDRE                                         r  forLoop_idx_0_2034533781[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  forLoop_idx_0_2034533781[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.785    forLoop_idx_0_2034533781[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X65Y66         FDRE                                         r  forLoop_idx_0_2034533781[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.856     0.856    forLoop_idx_0_2034533781[0].cond_butt_dirs/sync/clk_out1
    SLICE_X65Y66         FDRE                                         r  forLoop_idx_0_2034533781[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.269     0.588    
    SLICE_X65Y66         FDRE (Hold_fdre_C_D)         0.071     0.659    forLoop_idx_0_2034533781[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2034533781[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_2034533781[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.580     0.580    forLoop_idx_0_2034533781[3].cond_butt_dirs/sync/clk_out1
    SLICE_X62Y75         FDRE                                         r  forLoop_idx_0_2034533781[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  forLoop_idx_0_2034533781[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     0.778    forLoop_idx_0_2034533781[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y75         FDRE                                         r  forLoop_idx_0_2034533781[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.847     0.847    forLoop_idx_0_2034533781[3].cond_butt_dirs/sync/clk_out1
    SLICE_X62Y75         FDRE                                         r  forLoop_idx_0_2034533781[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.268     0.580    
    SLICE_X62Y75         FDRE (Hold_fdre_C_D)         0.071     0.651    forLoop_idx_0_2034533781[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2034533781[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_2034533781[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.580     0.580    forLoop_idx_0_2034533781[1].cond_butt_dirs/sync/clk_out1
    SLICE_X62Y75         FDRE                                         r  forLoop_idx_0_2034533781[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  forLoop_idx_0_2034533781[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.786    forLoop_idx_0_2034533781[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y75         FDRE                                         r  forLoop_idx_0_2034533781[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.847     0.847    forLoop_idx_0_2034533781[1].cond_butt_dirs/sync/clk_out1
    SLICE_X62Y75         FDRE                                         r  forLoop_idx_0_2034533781[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.268     0.580    
    SLICE_X62Y75         FDRE (Hold_fdre_C_D)         0.075     0.655    forLoop_idx_0_2034533781[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2034533781[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_2034533781[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.579     0.579    forLoop_idx_0_2034533781[2].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y74         FDRE                                         r  forLoop_idx_0_2034533781[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  forLoop_idx_0_2034533781[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.785    forLoop_idx_0_2034533781[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y74         FDRE                                         r  forLoop_idx_0_2034533781[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.845     0.845    forLoop_idx_0_2034533781[2].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y74         FDRE                                         r  forLoop_idx_0_2034533781[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.267     0.579    
    SLICE_X58Y74         FDRE (Hold_fdre_C_D)         0.075     0.654    forLoop_idx_0_2034533781[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_558054269[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_558054269[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.592     0.592    forLoop_idx_0_558054269[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_558054269[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     0.756 r  forLoop_idx_0_558054269[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.812    forLoop_idx_0_558054269[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_558054269[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.862     0.862    forLoop_idx_0_558054269[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_558054269[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.060     0.652    forLoop_idx_0_558054269[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 forLoop_idx_0_558054269[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_558054269[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.592     0.592    forLoop_idx_0_558054269[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_558054269[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     0.756 r  forLoop_idx_0_558054269[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.812    forLoop_idx_0_558054269[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_558054269[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.862     0.862    forLoop_idx_0_558054269[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_558054269[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.053     0.645    forLoop_idx_0_558054269[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.816%)  route 0.144ns (43.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.587     0.587    gamecounter/clk_out1
    SLICE_X61Y66         FDRE                                         r  gamecounter/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  gamecounter/D_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.144     0.871    gamecounter/D_ctr_q_reg[0]
    SLICE_X60Y66         LUT3 (Prop_lut3_I1_O)        0.048     0.919 r  gamecounter/D_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.919    gamecounter/p_0_in[2]
    SLICE_X60Y66         FDRE                                         r  gamecounter/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.855     0.855    gamecounter/clk_out1
    SLICE_X60Y66         FDRE                                         r  gamecounter/D_ctr_q_reg[2]/C
                         clock pessimism             -0.255     0.600    
    SLICE_X60Y66         FDRE (Hold_fdre_C_D)         0.131     0.731    gamecounter/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.141%)  route 0.148ns (43.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.587     0.587    gamecounter/clk_out1
    SLICE_X61Y66         FDRE                                         r  gamecounter/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  gamecounter/D_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.148     0.875    gamecounter/D_ctr_q_reg[0]
    SLICE_X60Y66         LUT5 (Prop_lut5_I2_O)        0.048     0.923 r  gamecounter/D_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.923    gamecounter/p_0_in[4]
    SLICE_X60Y66         FDRE                                         r  gamecounter/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.855     0.855    gamecounter/clk_out1
    SLICE_X60Y66         FDRE                                         r  gamecounter/D_ctr_q_reg[4]/C
                         clock pessimism             -0.255     0.600    
    SLICE_X60Y66         FDRE (Hold_fdre_C_D)         0.131     0.731    gamecounter/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.587     0.587    gamecounter/clk_out1
    SLICE_X61Y66         FDRE                                         r  gamecounter/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  gamecounter/D_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.144     0.871    gamecounter/D_ctr_q_reg[0]
    SLICE_X60Y66         LUT2 (Prop_lut2_I0_O)        0.045     0.916 r  gamecounter/D_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.916    gamecounter/p_0_in[1]
    SLICE_X60Y66         FDRE                                         r  gamecounter/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.855     0.855    gamecounter/clk_out1
    SLICE_X60Y66         FDRE                                         r  gamecounter/D_ctr_q_reg[1]/C
                         clock pessimism             -0.255     0.600    
    SLICE_X60Y66         FDRE (Hold_fdre_C_D)         0.120     0.720    gamecounter/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y28     brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y29     brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    slowclk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y60     D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y60     D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y60     D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y60     D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y59     L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y58     L_reg/D_registers_q_reg[0][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y59     L_reg/D_registers_q_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y59     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y59     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y59     L_reg/D_registers_q_reg[0][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10
  To Clock:  clkfbout_clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    slowclk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  clk_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.978ns  (logic 0.642ns (10.740%)  route 5.336ns (89.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.622     1.622    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.518     2.140 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         4.519     6.659    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X44Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.783 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.817     7.600    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X45Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439     4.843    aseg_driver/ctr/clk
    SLICE_X45Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.978ns  (logic 0.642ns (10.740%)  route 5.336ns (89.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.622     1.622    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.518     2.140 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         4.519     6.659    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X44Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.783 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.817     7.600    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X45Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439     4.843    aseg_driver/ctr/clk
    SLICE_X45Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.861ns  (logic 0.642ns (10.953%)  route 5.219ns (89.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.622     1.622    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.518     2.140 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         4.519     6.659    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X44Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.783 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.701     7.483    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X45Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439     4.843    aseg_driver/ctr/clk
    SLICE_X45Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.861ns  (logic 0.642ns (10.953%)  route 5.219ns (89.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.622     1.622    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.518     2.140 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         4.519     6.659    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X44Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.783 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.701     7.483    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X45Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439     4.843    aseg_driver/ctr/clk
    SLICE_X45Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.861ns  (logic 0.642ns (10.953%)  route 5.219ns (89.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.622     1.622    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.518     2.140 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         4.519     6.659    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X44Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.783 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.701     7.483    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X45Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439     4.843    aseg_driver/ctr/clk
    SLICE_X45Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.861ns  (logic 0.642ns (10.953%)  route 5.219ns (89.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.622     1.622    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.518     2.140 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         4.519     6.659    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X44Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.783 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.701     7.483    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X45Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439     4.843    aseg_driver/ctr/clk
    SLICE_X45Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.841ns  (logic 0.642ns (10.991%)  route 5.199ns (89.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.622     1.622    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.518     2.140 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         4.519     6.659    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X44Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.783 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.680     7.463    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X45Y48         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.449     4.854    aseg_driver/ctr/clk
    SLICE_X45Y48         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.841ns  (logic 0.642ns (10.991%)  route 5.199ns (89.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.622     1.622    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.518     2.140 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         4.519     6.659    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X44Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.783 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.680     7.463    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X45Y48         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.449     4.854    aseg_driver/ctr/clk
    SLICE_X45Y48         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[5]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.841ns  (logic 0.642ns (10.991%)  route 5.199ns (89.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.622     1.622    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.518     2.140 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         4.519     6.659    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X44Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.783 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.680     7.463    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X45Y48         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.449     4.854    aseg_driver/ctr/clk
    SLICE_X45Y48         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.841ns  (logic 0.642ns (10.991%)  route 5.199ns (89.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.622     1.622    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.518     2.140 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         4.519     6.659    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X44Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.783 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.680     7.463    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X45Y48         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.449     4.854    aseg_driver/ctr/clk
    SLICE_X45Y48         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.209ns (16.834%)  route 1.033ns (83.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.590     0.590    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.164     0.754 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.885     1.638    timerseg_driver/ctr/Q[0]
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.683 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.148     1.831    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X55Y52         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.835     2.025    timerseg_driver/ctr/clk
    SLICE_X55Y52         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.209ns (16.834%)  route 1.033ns (83.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.590     0.590    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.164     0.754 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.885     1.638    timerseg_driver/ctr/Q[0]
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.683 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.148     1.831    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X55Y52         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.835     2.025    timerseg_driver/ctr/clk
    SLICE_X55Y52         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.209ns (16.834%)  route 1.033ns (83.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.590     0.590    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.164     0.754 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.885     1.638    timerseg_driver/ctr/Q[0]
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.683 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.148     1.831    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X55Y52         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.835     2.025    timerseg_driver/ctr/clk
    SLICE_X55Y52         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.209ns (16.834%)  route 1.033ns (83.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.590     0.590    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.164     0.754 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.885     1.638    timerseg_driver/ctr/Q[0]
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.683 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.148     1.831    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X55Y52         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.835     2.025    timerseg_driver/ctr/clk
    SLICE_X55Y52         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.209ns (16.140%)  route 1.086ns (83.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.590     0.590    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.164     0.754 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.885     1.638    timerseg_driver/ctr/Q[0]
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.683 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.201     1.885    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X55Y53         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     2.024    timerseg_driver/ctr/clk
    SLICE_X55Y53         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.209ns (16.140%)  route 1.086ns (83.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.590     0.590    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.164     0.754 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.885     1.638    timerseg_driver/ctr/Q[0]
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.683 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.201     1.885    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X55Y53         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     2.024    timerseg_driver/ctr/clk
    SLICE_X55Y53         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.209ns (16.140%)  route 1.086ns (83.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.590     0.590    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.164     0.754 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.885     1.638    timerseg_driver/ctr/Q[0]
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.683 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.201     1.885    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X55Y53         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     2.024    timerseg_driver/ctr/clk
    SLICE_X55Y53         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.209ns (16.140%)  route 1.086ns (83.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.590     0.590    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.164     0.754 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.885     1.638    timerseg_driver/ctr/Q[0]
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.683 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.201     1.885    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X55Y53         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     2.024    timerseg_driver/ctr/clk
    SLICE_X55Y53         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.297ns  (logic 0.209ns (16.115%)  route 1.088ns (83.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.590     0.590    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.164     0.754 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.885     1.638    timerseg_driver/ctr/Q[0]
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.683 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.203     1.887    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X55Y51         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.835     2.025    timerseg_driver/ctr/clk
    SLICE_X55Y51         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.297ns  (logic 0.209ns (16.115%)  route 1.088ns (83.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.590     0.590    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.164     0.754 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.885     1.638    timerseg_driver/ctr/Q[0]
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.683 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.203     1.887    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X55Y51         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.835     2.025    timerseg_driver/ctr/clk
    SLICE_X55Y51         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.412ns  (logic 5.075ns (40.886%)  route 7.337ns (59.114%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.140    aseg_driver/ctr/clk
    SLICE_X45Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.249     6.845    L_reg/M_ctr_value[1]
    SLICE_X40Y50         LUT5 (Prop_lut5_I3_O)        0.152     6.997 f  L_reg/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.828     7.825    L_reg/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.326     8.151 r  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.955     9.106    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.230 r  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.302     9.532    aseg_driver/ctr/aseg_OBUF[3]_inst_i_1_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.656 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.991    10.648    L_reg/aseg[0]
    SLICE_X46Y49         LUT3 (Prop_lut3_I2_O)        0.152    10.800 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.011    13.811    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.741    17.552 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.552    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.965ns  (logic 5.059ns (42.280%)  route 6.906ns (57.720%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.140    aseg_driver/ctr/clk
    SLICE_X45Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.249     6.845    L_reg/M_ctr_value[1]
    SLICE_X40Y50         LUT5 (Prop_lut5_I3_O)        0.152     6.997 f  L_reg/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.828     7.825    L_reg/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.326     8.151 r  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.955     9.106    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.230 r  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.302     9.532    aseg_driver/ctr/aseg_OBUF[3]_inst_i_1_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.656 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.001    10.658    L_reg/aseg[0]
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.150    10.808 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.571    13.378    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.727    17.105 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.105    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.925ns  (logic 4.918ns (41.242%)  route 7.007ns (58.758%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.551     5.135    bseg_driver/ctr/clk
    SLICE_X34Y57         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.863     6.516    L_reg/M_ctr_value_0[0]
    SLICE_X33Y57         LUT5 (Prop_lut5_I2_O)        0.152     6.668 r  L_reg/bseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.505     7.174    L_reg/bseg_OBUF[10]_inst_i_28_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.332     7.506 f  L_reg/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.958     8.464    L_reg/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.588 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.642     9.230    bseg_driver/ctr/bseg_OBUF[3]_inst_i_1_2
    SLICE_X37Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.354 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.669    10.024    L_reg/bseg[0]
    SLICE_X37Y56         LUT4 (Prop_lut4_I3_O)        0.124    10.148 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.368    13.516    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    17.060 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.060    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.906ns  (logic 5.140ns (43.171%)  route 6.766ns (56.829%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.551     5.135    bseg_driver/ctr/clk
    SLICE_X34Y57         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.863     6.516    L_reg/M_ctr_value_0[0]
    SLICE_X33Y57         LUT5 (Prop_lut5_I2_O)        0.152     6.668 f  L_reg/bseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.505     7.174    L_reg/bseg_OBUF[10]_inst_i_28_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.332     7.506 r  L_reg/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.958     8.464    L_reg/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.588 r  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.642     9.230    bseg_driver/ctr/bseg_OBUF[3]_inst_i_1_2
    SLICE_X37Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.354 f  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.669    10.024    L_reg/bseg[0]
    SLICE_X37Y56         LUT4 (Prop_lut4_I3_O)        0.153    10.177 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.127    13.304    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    17.041 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.041    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.776ns  (logic 4.813ns (40.869%)  route 6.963ns (59.131%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.140    aseg_driver/ctr/clk
    SLICE_X45Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.249     6.845    L_reg/M_ctr_value[1]
    SLICE_X40Y50         LUT5 (Prop_lut5_I3_O)        0.152     6.997 r  L_reg/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.828     7.825    L_reg/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.326     8.151 f  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.955     9.106    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.230 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.302     9.532    aseg_driver/ctr/aseg_OBUF[3]_inst_i_1_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.656 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.847    10.504    aseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.628 r  aseg_driver/ctr/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.781    13.409    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    16.916 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.916    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.744ns  (logic 4.830ns (41.128%)  route 6.914ns (58.872%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.140    aseg_driver/ctr/clk
    SLICE_X45Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.249     6.845    L_reg/M_ctr_value[1]
    SLICE_X40Y50         LUT5 (Prop_lut5_I3_O)        0.152     6.997 r  L_reg/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.828     7.825    L_reg/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.326     8.151 f  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.955     9.106    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.230 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.302     9.532    aseg_driver/ctr/aseg_OBUF[3]_inst_i_1_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.656 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.991    10.648    L_reg/aseg[0]
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.124    10.772 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.588    13.360    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.524    16.884 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.884    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.741ns  (logic 4.828ns (41.122%)  route 6.913ns (58.878%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.140    aseg_driver/ctr/clk
    SLICE_X45Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.249     6.845    L_reg/M_ctr_value[1]
    SLICE_X40Y50         LUT5 (Prop_lut5_I3_O)        0.152     6.997 r  L_reg/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.828     7.825    L_reg/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.326     8.151 f  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.955     9.106    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.230 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.302     9.532    aseg_driver/ctr/aseg_OBUF[3]_inst_i_1_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.656 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.001    10.658    L_reg/aseg[0]
    SLICE_X46Y49         LUT4 (Prop_lut4_I1_O)        0.124    10.782 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.577    13.359    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    16.881 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.881    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.721ns  (logic 5.035ns (42.957%)  route 6.686ns (57.043%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.140    aseg_driver/ctr/clk
    SLICE_X45Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.249     6.845    L_reg/M_ctr_value[1]
    SLICE_X40Y50         LUT5 (Prop_lut5_I3_O)        0.152     6.997 f  L_reg/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.828     7.825    L_reg/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.326     8.151 r  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.955     9.106    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.230 r  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.302     9.532    aseg_driver/ctr/aseg_OBUF[3]_inst_i_1_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.656 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.603    10.260    L_reg/aseg[0]
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.117    10.377 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.748    13.125    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    16.861 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.861    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.682ns  (logic 4.918ns (42.094%)  route 6.765ns (57.906%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.551     5.135    bseg_driver/ctr/clk
    SLICE_X34Y57         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.863     6.516    L_reg/M_ctr_value_0[0]
    SLICE_X33Y57         LUT5 (Prop_lut5_I2_O)        0.152     6.668 f  L_reg/bseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.505     7.174    L_reg/bseg_OBUF[10]_inst_i_28_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.332     7.506 r  L_reg/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.958     8.464    L_reg/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.588 r  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.642     9.230    bseg_driver/ctr/bseg_OBUF[3]_inst_i_1_2
    SLICE_X37Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.354 f  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.580     9.935    L_reg/bseg[0]
    SLICE_X37Y56         LUT3 (Prop_lut3_I2_O)        0.124    10.059 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.215    13.274    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    16.817 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.817    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.681ns  (logic 4.919ns (42.111%)  route 6.762ns (57.889%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.551     5.135    bseg_driver/ctr/clk
    SLICE_X34Y57         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.863     6.516    L_reg/M_ctr_value_0[0]
    SLICE_X33Y57         LUT5 (Prop_lut5_I2_O)        0.152     6.668 r  L_reg/bseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.505     7.174    L_reg/bseg_OBUF[10]_inst_i_28_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.332     7.506 f  L_reg/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.958     8.464    L_reg/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.588 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.642     9.230    bseg_driver/ctr/bseg_OBUF[3]_inst_i_1_2
    SLICE_X37Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.354 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.664    10.019    bseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.124    10.143 r  bseg_driver/ctr/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.128    13.271    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    16.816 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.816    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.449ns (59.186%)  route 0.999ns (40.814%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    timerseg_driver/ctr/clk
    SLICE_X55Y55         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.222     1.871    L_reg/M_ctr_value_2[0]
    SLICE_X56Y55         LUT6 (Prop_lut6_I2_O)        0.045     1.916 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.168     2.084    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X57Y55         LUT4 (Prop_lut4_I1_O)        0.045     2.129 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.609     2.738    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         1.218     3.956 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.956    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.517ns  (logic 1.494ns (59.370%)  route 1.022ns (40.630%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    timerseg_driver/ctr/clk
    SLICE_X55Y55         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.381     2.030    timerseg_driver/ctr/S[0]
    SLICE_X62Y55         LUT2 (Prop_lut2_I1_O)        0.045     2.075 r  timerseg_driver/ctr/timerseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.642     2.716    timerseg_OBUF[8]
    F5                   OBUF (Prop_obuf_I_O)         1.308     4.024 r  timerseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.024    timerseg[8]
    F5                                                                r  timerseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.524ns  (logic 1.434ns (56.800%)  route 1.090ns (43.200%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    timerseg_driver/ctr/clk
    SLICE_X55Y55         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.390     2.039    timerseg_driver/ctr/S[0]
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.045     2.084 r  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.700     2.784    timerseg_OBUF[11]
    E3                   OBUF (Prop_obuf_I_O)         1.248     4.032 r  timerseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.032    timerseg[11]
    E3                                                                r  timerseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.500ns (58.995%)  route 1.043ns (41.005%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    timerseg_driver/ctr/clk
    SLICE_X55Y55         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.390     2.039    timerseg_driver/ctr/S[0]
    SLICE_X62Y55         LUT2 (Prop_lut2_I1_O)        0.046     2.085 r  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.653     2.738    timerseg_OBUF[5]
    D3                   OBUF (Prop_obuf_I_O)         1.313     4.051 r  timerseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.051    timerseg[5]
    D3                                                                r  timerseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.599ns  (logic 1.526ns (58.699%)  route 1.074ns (41.301%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    timerseg_driver/ctr/clk
    SLICE_X55Y55         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.222     1.871    L_reg/M_ctr_value_2[0]
    SLICE_X56Y55         LUT6 (Prop_lut6_I2_O)        0.045     1.916 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.168     2.084    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X57Y55         LUT4 (Prop_lut4_I0_O)        0.051     2.135 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.683     2.818    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         1.289     4.107 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.107    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.415ns (54.436%)  route 1.185ns (45.564%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    timerseg_driver/ctr/clk
    SLICE_X55Y55         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.381     2.030    timerseg_driver/ctr/S[0]
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.045     2.075 r  timerseg_driver/ctr/timerseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.804     2.879    timerseg_OBUF[7]
    D6                   OBUF (Prop_obuf_I_O)         1.229     4.108 r  timerseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.108    timerseg[7]
    D6                                                                r  timerseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.655ns  (logic 1.460ns (54.986%)  route 1.195ns (45.014%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    aseg_driver/ctr/clk
    SLICE_X45Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.427     2.075    aseg_driver/ctr/S[0]
    SLICE_X40Y48         LUT2 (Prop_lut2_I1_O)        0.042     2.117 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.768     2.885    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.277     4.162 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.162    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.707ns  (logic 1.393ns (51.444%)  route 1.314ns (48.556%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    aseg_driver/ctr/clk
    SLICE_X45Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.364     2.012    aseg_driver/ctr/S[0]
    SLICE_X40Y50         LUT2 (Prop_lut2_I0_O)        0.045     2.057 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.950     3.007    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         1.207     4.214 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.214    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.717ns  (logic 1.427ns (52.507%)  route 1.290ns (47.493%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    aseg_driver/ctr/clk
    SLICE_X45Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.355     2.003    aseg_driver/ctr/S[0]
    SLICE_X40Y50         LUT6 (Prop_lut6_I1_O)        0.045     2.048 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.222     2.270    L_reg/aseg[0]
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.045     2.315 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.713     3.028    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         1.196     4.224 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.224    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.732ns  (logic 1.505ns (55.103%)  route 1.227ns (44.897%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    timerseg_driver/ctr/clk
    SLICE_X55Y55         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.222     1.871    L_reg/M_ctr_value_2[0]
    SLICE_X56Y55         LUT6 (Prop_lut6_I2_O)        0.045     1.916 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.180     2.096    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X57Y55         LUT4 (Prop_lut4_I0_O)        0.045     2.141 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.824     2.965    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         1.274     4.240 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.240    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.695ns  (logic 11.574ns (32.425%)  route 24.121ns (67.575%))
  Logic Levels:           32  (CARRY4=7 LUT2=5 LUT3=1 LUT4=7 LUT5=6 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.553     1.553    L_reg/clk_out1
    SLICE_X42Y57         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.478     2.031 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=21, routed)          1.200     3.231    L_reg/M_aseg_driver_value[6]
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.295     3.526 r  L_reg/L_26824ae0_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           0.701     4.227    L_reg/L_26824ae0_remainder0__0_carry__1_i_11_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.351 r  L_reg/L_26824ae0_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.682     5.033    L_reg/L_26824ae0_remainder0__0_carry__1_i_8_n_0
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.152     5.185 f  L_reg/L_26824ae0_remainder0__0_carry__1_i_7/O
                         net (fo=5, routed)           1.571     6.756    L_reg/L_26824ae0_remainder0__0_carry__1_i_7_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.374     7.130 r  L_reg/L_26824ae0_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.964     8.095    L_reg/L_26824ae0_remainder0__0_carry_i_8_n_0
    SLICE_X39Y53         LUT4 (Prop_lut4_I2_O)        0.328     8.423 r  L_reg/L_26824ae0_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.423    aseg_driver/decimal_renderer/i__carry_i_28__0_0[2]
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.821 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.821    aseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.155 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           0.995    10.149    L_reg/L_26824ae0_remainder0[5]
    SLICE_X42Y54         LUT3 (Prop_lut3_I2_O)        0.325    10.474 r  L_reg/i__carry_i_27__0/O
                         net (fo=8, routed)           0.986    11.460    L_reg/i__carry_i_27__0_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.328    11.788 r  L_reg/i__carry__0_i_17/O
                         net (fo=1, routed)           0.603    12.392    L_reg/i__carry__0_i_17_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124    12.516 r  L_reg/i__carry__0_i_14/O
                         net (fo=7, routed)           0.869    13.385    L_reg/i__carry__0_i_14_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    13.509 f  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.994    14.503    L_reg/i__carry_i_33_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.150    14.653 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.168    14.821    L_reg/i__carry_i_16__0_n_0
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.332    15.153 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.728    15.881    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.124    16.005 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.005    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.537 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.537    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.776 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.419    18.194    L_reg/L_26824ae0_remainder0_inferred__1/i__carry__2[2]
    SLICE_X39Y52         LUT5 (Prop_lut5_I1_O)        0.302    18.496 r  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           0.445    18.941    aseg_driver/decimal_renderer/i__carry__0_i_10_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124    19.065 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=4, routed)           0.450    19.515    L_reg/i__carry_i_17_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    19.639 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           1.306    20.946    L_reg/i__carry__0_i_10_n_0
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.152    21.098 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.649    21.747    L_reg/i__carry_i_17_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.348    22.095 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.819    22.914    L_reg/i__carry_i_9_n_0
    SLICE_X37Y50         LUT2 (Prop_lut2_I1_O)        0.124    23.038 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.621    23.659    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21[2]
    SLICE_X36Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.044 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.044    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.158 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.158    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.380 f  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    25.239    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y52         LUT4 (Prop_lut4_I2_O)        0.299    25.538 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    25.971    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.124    26.095 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.815    26.910    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.124    27.034 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.673    27.707    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_1
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.150    27.857 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           1.126    28.983    aseg_driver/ctr/aseg_OBUF[3]_inst_i_1_2
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.332    29.315 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           1.296    30.611    L_reg/aseg[10]
    SLICE_X46Y49         LUT4 (Prop_lut4_I2_O)        0.153    30.764 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.748    33.512    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    37.248 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    37.248    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.459ns  (logic 11.667ns (32.902%)  route 23.792ns (67.098%))
  Logic Levels:           33  (CARRY4=7 LUT2=5 LUT3=2 LUT4=6 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.553     1.553    L_reg/clk_out1
    SLICE_X42Y57         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.478     2.031 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=21, routed)          1.200     3.231    L_reg/M_aseg_driver_value[6]
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.295     3.526 r  L_reg/L_26824ae0_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           0.701     4.227    L_reg/L_26824ae0_remainder0__0_carry__1_i_11_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.351 r  L_reg/L_26824ae0_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.682     5.033    L_reg/L_26824ae0_remainder0__0_carry__1_i_8_n_0
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.152     5.185 f  L_reg/L_26824ae0_remainder0__0_carry__1_i_7/O
                         net (fo=5, routed)           1.571     6.756    L_reg/L_26824ae0_remainder0__0_carry__1_i_7_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.374     7.130 r  L_reg/L_26824ae0_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.964     8.095    L_reg/L_26824ae0_remainder0__0_carry_i_8_n_0
    SLICE_X39Y53         LUT4 (Prop_lut4_I2_O)        0.328     8.423 r  L_reg/L_26824ae0_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.423    aseg_driver/decimal_renderer/i__carry_i_28__0_0[2]
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.821 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.821    aseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.155 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           0.995    10.149    L_reg/L_26824ae0_remainder0[5]
    SLICE_X42Y54         LUT3 (Prop_lut3_I2_O)        0.325    10.474 r  L_reg/i__carry_i_27__0/O
                         net (fo=8, routed)           0.986    11.460    L_reg/i__carry_i_27__0_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.328    11.788 r  L_reg/i__carry__0_i_17/O
                         net (fo=1, routed)           0.603    12.392    L_reg/i__carry__0_i_17_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124    12.516 r  L_reg/i__carry__0_i_14/O
                         net (fo=7, routed)           0.869    13.385    L_reg/i__carry__0_i_14_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    13.509 f  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.994    14.503    L_reg/i__carry_i_33_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.150    14.653 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.168    14.821    L_reg/i__carry_i_16__0_n_0
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.332    15.153 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.728    15.881    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.124    16.005 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.005    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.537 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.537    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.776 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.419    18.194    L_reg/L_26824ae0_remainder0_inferred__1/i__carry__2[2]
    SLICE_X39Y52         LUT5 (Prop_lut5_I1_O)        0.302    18.496 r  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           0.445    18.941    aseg_driver/decimal_renderer/i__carry__0_i_10_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124    19.065 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=4, routed)           0.450    19.515    L_reg/i__carry_i_17_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    19.639 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           1.306    20.946    L_reg/i__carry__0_i_10_n_0
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.152    21.098 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.649    21.747    L_reg/i__carry_i_17_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.348    22.095 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.819    22.914    L_reg/i__carry_i_9_n_0
    SLICE_X37Y50         LUT2 (Prop_lut2_I1_O)        0.124    23.038 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.621    23.659    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21[2]
    SLICE_X36Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.044 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.044    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.158 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.158    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.380 f  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    25.239    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y52         LUT4 (Prop_lut4_I2_O)        0.299    25.538 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    25.971    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.124    26.095 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.815    26.910    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.124    27.034 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.673    27.707    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_1
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.150    27.857 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.427    28.283    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.332    28.615 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.807    29.422    L_reg/aseg_OBUF[1]_inst_i_1
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.124    29.546 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.597    30.143    L_reg/D_ctr_q_reg[16]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.117    30.260 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.011    33.271    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.741    37.012 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    37.012    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.405ns  (logic 11.440ns (32.311%)  route 23.965ns (67.689%))
  Logic Levels:           33  (CARRY4=7 LUT2=5 LUT3=1 LUT4=7 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.553     1.553    L_reg/clk_out1
    SLICE_X42Y57         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.478     2.031 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=21, routed)          1.200     3.231    L_reg/M_aseg_driver_value[6]
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.295     3.526 r  L_reg/L_26824ae0_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           0.701     4.227    L_reg/L_26824ae0_remainder0__0_carry__1_i_11_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.351 r  L_reg/L_26824ae0_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.682     5.033    L_reg/L_26824ae0_remainder0__0_carry__1_i_8_n_0
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.152     5.185 f  L_reg/L_26824ae0_remainder0__0_carry__1_i_7/O
                         net (fo=5, routed)           1.571     6.756    L_reg/L_26824ae0_remainder0__0_carry__1_i_7_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.374     7.130 r  L_reg/L_26824ae0_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.964     8.095    L_reg/L_26824ae0_remainder0__0_carry_i_8_n_0
    SLICE_X39Y53         LUT4 (Prop_lut4_I2_O)        0.328     8.423 r  L_reg/L_26824ae0_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.423    aseg_driver/decimal_renderer/i__carry_i_28__0_0[2]
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.821 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.821    aseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.155 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           0.995    10.149    L_reg/L_26824ae0_remainder0[5]
    SLICE_X42Y54         LUT3 (Prop_lut3_I2_O)        0.325    10.474 r  L_reg/i__carry_i_27__0/O
                         net (fo=8, routed)           0.986    11.460    L_reg/i__carry_i_27__0_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.328    11.788 r  L_reg/i__carry__0_i_17/O
                         net (fo=1, routed)           0.603    12.392    L_reg/i__carry__0_i_17_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124    12.516 r  L_reg/i__carry__0_i_14/O
                         net (fo=7, routed)           0.869    13.385    L_reg/i__carry__0_i_14_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    13.509 f  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.994    14.503    L_reg/i__carry_i_33_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.150    14.653 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.168    14.821    L_reg/i__carry_i_16__0_n_0
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.332    15.153 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.728    15.881    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.124    16.005 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.005    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.537 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.537    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.776 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.419    18.194    L_reg/L_26824ae0_remainder0_inferred__1/i__carry__2[2]
    SLICE_X39Y52         LUT5 (Prop_lut5_I1_O)        0.302    18.496 r  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           0.445    18.941    aseg_driver/decimal_renderer/i__carry__0_i_10_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124    19.065 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=4, routed)           0.450    19.515    L_reg/i__carry_i_17_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    19.639 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           1.306    20.946    L_reg/i__carry__0_i_10_n_0
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.152    21.098 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.649    21.747    L_reg/i__carry_i_17_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.348    22.095 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.819    22.914    L_reg/i__carry_i_9_n_0
    SLICE_X37Y50         LUT2 (Prop_lut2_I1_O)        0.124    23.038 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.621    23.659    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21[2]
    SLICE_X36Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.044 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.044    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.158 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.158    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.380 f  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    25.239    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y52         LUT4 (Prop_lut4_I2_O)        0.299    25.538 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    25.971    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.124    26.095 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.815    26.910    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.124    27.034 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.673    27.707    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_1
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.150    27.857 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.427    28.283    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.332    28.615 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.807    29.422    L_reg/aseg_OBUF[1]_inst_i_1
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.124    29.546 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.000    30.546    aseg_driver/ctr/aseg[1]
    SLICE_X46Y49         LUT4 (Prop_lut4_I1_O)        0.124    30.670 r  aseg_driver/ctr/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.781    33.451    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    36.958 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    36.958    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.311ns  (logic 11.489ns (32.536%)  route 23.822ns (67.464%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=2 LUT4=6 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.553     1.553    L_reg/clk_out1
    SLICE_X45Y60         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.419     1.972 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=14, routed)          1.370     3.342    L_reg/D_registers_q_reg[6][9]_0[3]
    SLICE_X47Y54         LUT3 (Prop_lut3_I0_O)        0.325     3.667 r  L_reg/L_26824ae0_remainder0__0_carry__1_i_10__1/O
                         net (fo=6, routed)           1.030     4.696    L_reg/L_26824ae0_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I1_O)        0.358     5.054 r  L_reg/L_26824ae0_remainder0__0_carry_i_19__1/O
                         net (fo=1, routed)           0.793     5.848    L_reg/L_26824ae0_remainder0__0_carry_i_19__1_n_0
    SLICE_X46Y53         LUT4 (Prop_lut4_I0_O)        0.352     6.200 r  L_reg/L_26824ae0_remainder0__0_carry_i_12__1/O
                         net (fo=8, routed)           1.127     7.326    L_reg/L_26824ae0_remainder0__0_carry_i_12__1_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I0_O)        0.328     7.654 r  L_reg/L_26824ae0_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.162     8.817    L_reg/L_26824ae0_remainder0__0_carry_i_10__1_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124     8.941 r  L_reg/L_26824ae0_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     8.941    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.491 r  timerseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.491    timerseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.730 f  timerseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry__0/O[2]
                         net (fo=3, routed)           1.047    10.777    L_reg/L_26824ae0_remainder0_3[6]
    SLICE_X47Y55         LUT3 (Prop_lut3_I2_O)        0.328    11.105 f  L_reg/i__carry_i_20__4/O
                         net (fo=6, routed)           0.678    11.783    L_reg/i__carry_i_20__4_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I5_O)        0.326    12.109 r  L_reg/i__carry_i_23__4/O
                         net (fo=4, routed)           1.009    13.117    L_reg/i__carry_i_23__4_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I5_O)        0.124    13.241 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=5, routed)           0.682    13.923    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I1_O)        0.124    14.047 r  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.817    14.864    L_reg/i__carry_i_16__4_n_0
    SLICE_X51Y53         LUT5 (Prop_lut5_I4_O)        0.124    14.988 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=3, routed)           1.042    16.030    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.152    16.182 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.473    16.654    timerseg_driver/decimal_renderer/i__carry__0_i_12__4[2]
    SLICE_X50Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    17.260 r  timerseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.260    timerseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.479 r  timerseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.974    18.454    L_reg/i__carry_i_11__1[0]
    SLICE_X53Y54         LUT5 (Prop_lut5_I4_O)        0.295    18.749 r  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.817    19.566    timerseg_driver/decimal_renderer/i__carry__0_i_7__3_1
    SLICE_X53Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.690 f  timerseg_driver/decimal_renderer/i__carry_i_20__3/O
                         net (fo=4, routed)           0.800    20.490    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.150    20.640 f  L_reg/i__carry_i_10__1/O
                         net (fo=7, routed)           0.713    21.352    L_reg/i__carry_i_10__1_n_0
    SLICE_X57Y52         LUT5 (Prop_lut5_I3_O)        0.354    21.706 f  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.953    22.659    L_reg/i__carry_i_23__3_n_0
    SLICE_X57Y53         LUT4 (Prop_lut4_I0_O)        0.326    22.985 r  L_reg/i__carry_i_15__3/O
                         net (fo=3, routed)           0.819    23.805    L_reg/i__carry_i_15__3_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.124    23.929 r  L_reg/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    23.929    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_1[0]
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.442 r  timerseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.442    timerseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.765 r  timerseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           1.128    25.893    timerseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X56Y54         LUT4 (Prop_lut4_I1_O)        0.306    26.199 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.667    26.866    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24_n_0
    SLICE_X56Y55         LUT5 (Prop_lut5_I4_O)        0.124    26.990 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.811    27.801    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124    27.925 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.594    28.519    L_reg/timerseg_OBUF[1]_inst_i_1_0
    SLICE_X53Y54         LUT6 (Prop_lut6_I1_O)        0.124    28.643 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           1.141    29.784    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X57Y55         LUT4 (Prop_lut4_I3_O)        0.152    29.936 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.176    33.112    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.752    36.864 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    36.864    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.113ns  (logic 11.562ns (32.928%)  route 23.551ns (67.072%))
  Logic Levels:           32  (CARRY4=7 LUT2=5 LUT3=1 LUT4=7 LUT5=6 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.553     1.553    L_reg/clk_out1
    SLICE_X42Y57         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.478     2.031 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=21, routed)          1.200     3.231    L_reg/M_aseg_driver_value[6]
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.295     3.526 r  L_reg/L_26824ae0_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           0.701     4.227    L_reg/L_26824ae0_remainder0__0_carry__1_i_11_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.351 r  L_reg/L_26824ae0_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.682     5.033    L_reg/L_26824ae0_remainder0__0_carry__1_i_8_n_0
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.152     5.185 f  L_reg/L_26824ae0_remainder0__0_carry__1_i_7/O
                         net (fo=5, routed)           1.571     6.756    L_reg/L_26824ae0_remainder0__0_carry__1_i_7_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.374     7.130 r  L_reg/L_26824ae0_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.964     8.095    L_reg/L_26824ae0_remainder0__0_carry_i_8_n_0
    SLICE_X39Y53         LUT4 (Prop_lut4_I2_O)        0.328     8.423 r  L_reg/L_26824ae0_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.423    aseg_driver/decimal_renderer/i__carry_i_28__0_0[2]
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.821 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.821    aseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.155 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           0.995    10.149    L_reg/L_26824ae0_remainder0[5]
    SLICE_X42Y54         LUT3 (Prop_lut3_I2_O)        0.325    10.474 r  L_reg/i__carry_i_27__0/O
                         net (fo=8, routed)           0.986    11.460    L_reg/i__carry_i_27__0_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.328    11.788 r  L_reg/i__carry__0_i_17/O
                         net (fo=1, routed)           0.603    12.392    L_reg/i__carry__0_i_17_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124    12.516 r  L_reg/i__carry__0_i_14/O
                         net (fo=7, routed)           0.869    13.385    L_reg/i__carry__0_i_14_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    13.509 f  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.994    14.503    L_reg/i__carry_i_33_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.150    14.653 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.168    14.821    L_reg/i__carry_i_16__0_n_0
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.332    15.153 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.728    15.881    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.124    16.005 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.005    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.537 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.537    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.776 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.419    18.194    L_reg/L_26824ae0_remainder0_inferred__1/i__carry__2[2]
    SLICE_X39Y52         LUT5 (Prop_lut5_I1_O)        0.302    18.496 r  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           0.445    18.941    aseg_driver/decimal_renderer/i__carry__0_i_10_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124    19.065 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=4, routed)           0.450    19.515    L_reg/i__carry_i_17_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    19.639 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           1.306    20.946    L_reg/i__carry__0_i_10_n_0
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.152    21.098 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.649    21.747    L_reg/i__carry_i_17_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.348    22.095 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.819    22.914    L_reg/i__carry_i_9_n_0
    SLICE_X37Y50         LUT2 (Prop_lut2_I1_O)        0.124    23.038 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.621    23.659    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21[2]
    SLICE_X36Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.044 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.044    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.158 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.158    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.380 f  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    25.239    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y52         LUT4 (Prop_lut4_I2_O)        0.299    25.538 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    25.971    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.124    26.095 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.815    26.910    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.124    27.034 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.673    27.707    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_1
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.150    27.857 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           1.126    28.983    aseg_driver/ctr/aseg_OBUF[3]_inst_i_1_2
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.332    29.315 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.903    30.218    L_reg/aseg[10]
    SLICE_X46Y49         LUT4 (Prop_lut4_I2_O)        0.150    30.368 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.571    32.939    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.727    36.666 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    36.666    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.042ns  (logic 11.303ns (32.257%)  route 23.739ns (67.743%))
  Logic Levels:           32  (CARRY4=7 LUT2=5 LUT3=1 LUT4=7 LUT5=6 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.553     1.553    L_reg/clk_out1
    SLICE_X42Y57         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.478     2.031 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=21, routed)          1.200     3.231    L_reg/M_aseg_driver_value[6]
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.295     3.526 r  L_reg/L_26824ae0_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           0.701     4.227    L_reg/L_26824ae0_remainder0__0_carry__1_i_11_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.351 r  L_reg/L_26824ae0_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.682     5.033    L_reg/L_26824ae0_remainder0__0_carry__1_i_8_n_0
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.152     5.185 f  L_reg/L_26824ae0_remainder0__0_carry__1_i_7/O
                         net (fo=5, routed)           1.571     6.756    L_reg/L_26824ae0_remainder0__0_carry__1_i_7_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.374     7.130 r  L_reg/L_26824ae0_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.964     8.095    L_reg/L_26824ae0_remainder0__0_carry_i_8_n_0
    SLICE_X39Y53         LUT4 (Prop_lut4_I2_O)        0.328     8.423 r  L_reg/L_26824ae0_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.423    aseg_driver/decimal_renderer/i__carry_i_28__0_0[2]
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.821 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.821    aseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.155 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           0.995    10.149    L_reg/L_26824ae0_remainder0[5]
    SLICE_X42Y54         LUT3 (Prop_lut3_I2_O)        0.325    10.474 r  L_reg/i__carry_i_27__0/O
                         net (fo=8, routed)           0.986    11.460    L_reg/i__carry_i_27__0_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.328    11.788 r  L_reg/i__carry__0_i_17/O
                         net (fo=1, routed)           0.603    12.392    L_reg/i__carry__0_i_17_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124    12.516 r  L_reg/i__carry__0_i_14/O
                         net (fo=7, routed)           0.869    13.385    L_reg/i__carry__0_i_14_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    13.509 f  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.994    14.503    L_reg/i__carry_i_33_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.150    14.653 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.168    14.821    L_reg/i__carry_i_16__0_n_0
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.332    15.153 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.728    15.881    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.124    16.005 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.005    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.537 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.537    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.776 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.419    18.194    L_reg/L_26824ae0_remainder0_inferred__1/i__carry__2[2]
    SLICE_X39Y52         LUT5 (Prop_lut5_I1_O)        0.302    18.496 r  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           0.445    18.941    aseg_driver/decimal_renderer/i__carry__0_i_10_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124    19.065 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=4, routed)           0.450    19.515    L_reg/i__carry_i_17_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    19.639 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           1.306    20.946    L_reg/i__carry__0_i_10_n_0
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.152    21.098 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.649    21.747    L_reg/i__carry_i_17_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.348    22.095 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.819    22.914    L_reg/i__carry_i_9_n_0
    SLICE_X37Y50         LUT2 (Prop_lut2_I1_O)        0.124    23.038 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.621    23.659    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21[2]
    SLICE_X36Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.044 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.044    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.158 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.158    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.380 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    25.239    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y52         LUT4 (Prop_lut4_I2_O)        0.299    25.538 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    25.971    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.124    26.095 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.815    26.910    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.124    27.034 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.673    27.707    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_1
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.150    27.857 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           1.126    28.983    aseg_driver/ctr/aseg_OBUF[3]_inst_i_1_2
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.332    29.315 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           1.296    30.611    L_reg/aseg[10]
    SLICE_X46Y49         LUT4 (Prop_lut4_I2_O)        0.124    30.735 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.366    33.101    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.494    36.595 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    36.595    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.899ns  (logic 11.333ns (32.474%)  route 23.566ns (67.526%))
  Logic Levels:           32  (CARRY4=7 LUT2=5 LUT3=1 LUT4=7 LUT5=6 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.553     1.553    L_reg/clk_out1
    SLICE_X42Y57         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.478     2.031 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=21, routed)          1.200     3.231    L_reg/M_aseg_driver_value[6]
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.295     3.526 r  L_reg/L_26824ae0_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           0.701     4.227    L_reg/L_26824ae0_remainder0__0_carry__1_i_11_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.351 r  L_reg/L_26824ae0_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.682     5.033    L_reg/L_26824ae0_remainder0__0_carry__1_i_8_n_0
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.152     5.185 f  L_reg/L_26824ae0_remainder0__0_carry__1_i_7/O
                         net (fo=5, routed)           1.571     6.756    L_reg/L_26824ae0_remainder0__0_carry__1_i_7_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.374     7.130 r  L_reg/L_26824ae0_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.964     8.095    L_reg/L_26824ae0_remainder0__0_carry_i_8_n_0
    SLICE_X39Y53         LUT4 (Prop_lut4_I2_O)        0.328     8.423 r  L_reg/L_26824ae0_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.423    aseg_driver/decimal_renderer/i__carry_i_28__0_0[2]
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.821 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.821    aseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.155 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           0.995    10.149    L_reg/L_26824ae0_remainder0[5]
    SLICE_X42Y54         LUT3 (Prop_lut3_I2_O)        0.325    10.474 r  L_reg/i__carry_i_27__0/O
                         net (fo=8, routed)           0.986    11.460    L_reg/i__carry_i_27__0_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.328    11.788 r  L_reg/i__carry__0_i_17/O
                         net (fo=1, routed)           0.603    12.392    L_reg/i__carry__0_i_17_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124    12.516 r  L_reg/i__carry__0_i_14/O
                         net (fo=7, routed)           0.869    13.385    L_reg/i__carry__0_i_14_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    13.509 f  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.994    14.503    L_reg/i__carry_i_33_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.150    14.653 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.168    14.821    L_reg/i__carry_i_16__0_n_0
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.332    15.153 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.728    15.881    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.124    16.005 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.005    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.537 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.537    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.776 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.419    18.194    L_reg/L_26824ae0_remainder0_inferred__1/i__carry__2[2]
    SLICE_X39Y52         LUT5 (Prop_lut5_I1_O)        0.302    18.496 r  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           0.445    18.941    aseg_driver/decimal_renderer/i__carry__0_i_10_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124    19.065 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=4, routed)           0.450    19.515    L_reg/i__carry_i_17_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    19.639 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           1.306    20.946    L_reg/i__carry__0_i_10_n_0
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.152    21.098 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.649    21.747    L_reg/i__carry_i_17_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.348    22.095 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.819    22.914    L_reg/i__carry_i_9_n_0
    SLICE_X37Y50         LUT2 (Prop_lut2_I1_O)        0.124    23.038 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.621    23.659    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21[2]
    SLICE_X36Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.044 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.044    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.158 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.158    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.380 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    25.239    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y52         LUT4 (Prop_lut4_I2_O)        0.299    25.538 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    25.971    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.124    26.095 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.815    26.910    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.124    27.034 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.673    27.707    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_1
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.150    27.857 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           1.126    28.983    aseg_driver/ctr/aseg_OBUF[3]_inst_i_1_2
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.332    29.315 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.900    30.215    L_reg/aseg[10]
    SLICE_X46Y49         LUT4 (Prop_lut4_I2_O)        0.124    30.339 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.588    32.928    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.524    36.452 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    36.452    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.888ns  (logic 11.331ns (32.478%)  route 23.557ns (67.522%))
  Logic Levels:           32  (CARRY4=7 LUT2=5 LUT3=1 LUT4=7 LUT5=6 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.553     1.553    L_reg/clk_out1
    SLICE_X42Y57         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.478     2.031 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=21, routed)          1.200     3.231    L_reg/M_aseg_driver_value[6]
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.295     3.526 r  L_reg/L_26824ae0_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           0.701     4.227    L_reg/L_26824ae0_remainder0__0_carry__1_i_11_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.351 r  L_reg/L_26824ae0_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.682     5.033    L_reg/L_26824ae0_remainder0__0_carry__1_i_8_n_0
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.152     5.185 f  L_reg/L_26824ae0_remainder0__0_carry__1_i_7/O
                         net (fo=5, routed)           1.571     6.756    L_reg/L_26824ae0_remainder0__0_carry__1_i_7_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.374     7.130 r  L_reg/L_26824ae0_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.964     8.095    L_reg/L_26824ae0_remainder0__0_carry_i_8_n_0
    SLICE_X39Y53         LUT4 (Prop_lut4_I2_O)        0.328     8.423 r  L_reg/L_26824ae0_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.423    aseg_driver/decimal_renderer/i__carry_i_28__0_0[2]
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.821 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.821    aseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.155 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           0.995    10.149    L_reg/L_26824ae0_remainder0[5]
    SLICE_X42Y54         LUT3 (Prop_lut3_I2_O)        0.325    10.474 r  L_reg/i__carry_i_27__0/O
                         net (fo=8, routed)           0.986    11.460    L_reg/i__carry_i_27__0_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.328    11.788 r  L_reg/i__carry__0_i_17/O
                         net (fo=1, routed)           0.603    12.392    L_reg/i__carry__0_i_17_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124    12.516 r  L_reg/i__carry__0_i_14/O
                         net (fo=7, routed)           0.869    13.385    L_reg/i__carry__0_i_14_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    13.509 f  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.994    14.503    L_reg/i__carry_i_33_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.150    14.653 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.168    14.821    L_reg/i__carry_i_16__0_n_0
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.332    15.153 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.728    15.881    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.124    16.005 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.005    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.537 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.537    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.776 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.419    18.194    L_reg/L_26824ae0_remainder0_inferred__1/i__carry__2[2]
    SLICE_X39Y52         LUT5 (Prop_lut5_I1_O)        0.302    18.496 r  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           0.445    18.941    aseg_driver/decimal_renderer/i__carry__0_i_10_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124    19.065 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=4, routed)           0.450    19.515    L_reg/i__carry_i_17_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    19.639 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           1.306    20.946    L_reg/i__carry__0_i_10_n_0
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.152    21.098 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.649    21.747    L_reg/i__carry_i_17_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.348    22.095 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.819    22.914    L_reg/i__carry_i_9_n_0
    SLICE_X37Y50         LUT2 (Prop_lut2_I1_O)        0.124    23.038 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.621    23.659    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21[2]
    SLICE_X36Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.044 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.044    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.158 r  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.158    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.380 f  aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    25.239    aseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y52         LUT4 (Prop_lut4_I2_O)        0.299    25.538 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    25.971    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.124    26.095 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.815    26.910    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.124    27.034 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.673    27.707    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_1
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.150    27.857 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           1.126    28.983    aseg_driver/ctr/aseg_OBUF[3]_inst_i_1_2
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.332    29.315 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.903    30.218    L_reg/aseg[10]
    SLICE_X46Y49         LUT4 (Prop_lut4_I2_O)        0.124    30.342 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.577    32.919    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    36.441 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    36.441    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.869ns  (logic 11.256ns (32.281%)  route 23.613ns (67.719%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=3 LUT4=5 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.553     1.553    L_reg/clk_out1
    SLICE_X45Y60         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.419     1.972 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=14, routed)          1.370     3.342    L_reg/D_registers_q_reg[6][9]_0[3]
    SLICE_X47Y54         LUT3 (Prop_lut3_I0_O)        0.325     3.667 r  L_reg/L_26824ae0_remainder0__0_carry__1_i_10__1/O
                         net (fo=6, routed)           1.030     4.696    L_reg/L_26824ae0_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I1_O)        0.358     5.054 r  L_reg/L_26824ae0_remainder0__0_carry_i_19__1/O
                         net (fo=1, routed)           0.793     5.848    L_reg/L_26824ae0_remainder0__0_carry_i_19__1_n_0
    SLICE_X46Y53         LUT4 (Prop_lut4_I0_O)        0.352     6.200 r  L_reg/L_26824ae0_remainder0__0_carry_i_12__1/O
                         net (fo=8, routed)           1.127     7.326    L_reg/L_26824ae0_remainder0__0_carry_i_12__1_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I0_O)        0.328     7.654 r  L_reg/L_26824ae0_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.162     8.817    L_reg/L_26824ae0_remainder0__0_carry_i_10__1_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124     8.941 r  L_reg/L_26824ae0_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     8.941    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.491 r  timerseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.491    timerseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.730 f  timerseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry__0/O[2]
                         net (fo=3, routed)           1.047    10.777    L_reg/L_26824ae0_remainder0_3[6]
    SLICE_X47Y55         LUT3 (Prop_lut3_I2_O)        0.328    11.105 f  L_reg/i__carry_i_20__4/O
                         net (fo=6, routed)           0.678    11.783    L_reg/i__carry_i_20__4_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I5_O)        0.326    12.109 r  L_reg/i__carry_i_23__4/O
                         net (fo=4, routed)           1.009    13.117    L_reg/i__carry_i_23__4_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I5_O)        0.124    13.241 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=5, routed)           0.682    13.923    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I1_O)        0.124    14.047 r  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.817    14.864    L_reg/i__carry_i_16__4_n_0
    SLICE_X51Y53         LUT5 (Prop_lut5_I4_O)        0.124    14.988 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=3, routed)           1.042    16.030    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.152    16.182 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.473    16.654    timerseg_driver/decimal_renderer/i__carry__0_i_12__4[2]
    SLICE_X50Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    17.260 r  timerseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.260    timerseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.479 r  timerseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.974    18.454    L_reg/i__carry_i_11__1[0]
    SLICE_X53Y54         LUT5 (Prop_lut5_I4_O)        0.295    18.749 r  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.817    19.566    timerseg_driver/decimal_renderer/i__carry__0_i_7__3_1
    SLICE_X53Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.690 f  timerseg_driver/decimal_renderer/i__carry_i_20__3/O
                         net (fo=4, routed)           0.800    20.490    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.150    20.640 f  L_reg/i__carry_i_10__1/O
                         net (fo=7, routed)           0.713    21.352    L_reg/i__carry_i_10__1_n_0
    SLICE_X57Y52         LUT5 (Prop_lut5_I3_O)        0.354    21.706 f  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.953    22.659    L_reg/i__carry_i_23__3_n_0
    SLICE_X57Y53         LUT4 (Prop_lut4_I0_O)        0.326    22.985 r  L_reg/i__carry_i_15__3/O
                         net (fo=3, routed)           0.819    23.805    L_reg/i__carry_i_15__3_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.124    23.929 r  L_reg/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    23.929    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_1[0]
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.442 r  timerseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.442    timerseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.765 r  timerseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           1.128    25.893    timerseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X56Y54         LUT4 (Prop_lut4_I1_O)        0.306    26.199 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.667    26.866    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24_n_0
    SLICE_X56Y55         LUT5 (Prop_lut5_I4_O)        0.124    26.990 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.811    27.801    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124    27.925 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.816    28.741    L_reg/timerseg_OBUF[1]_inst_i_1_0
    SLICE_X56Y55         LUT6 (Prop_lut6_I3_O)        0.124    28.865 f  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.748    29.613    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X57Y55         LUT3 (Prop_lut3_I2_O)        0.124    29.737 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.138    32.875    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    36.422 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    36.422    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.835ns  (logic 11.235ns (32.252%)  route 23.600ns (67.748%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=2 LUT4=6 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.553     1.553    L_reg/clk_out1
    SLICE_X45Y60         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.419     1.972 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=14, routed)          1.370     3.342    L_reg/D_registers_q_reg[6][9]_0[3]
    SLICE_X47Y54         LUT3 (Prop_lut3_I0_O)        0.325     3.667 r  L_reg/L_26824ae0_remainder0__0_carry__1_i_10__1/O
                         net (fo=6, routed)           1.030     4.696    L_reg/L_26824ae0_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I1_O)        0.358     5.054 r  L_reg/L_26824ae0_remainder0__0_carry_i_19__1/O
                         net (fo=1, routed)           0.793     5.848    L_reg/L_26824ae0_remainder0__0_carry_i_19__1_n_0
    SLICE_X46Y53         LUT4 (Prop_lut4_I0_O)        0.352     6.200 r  L_reg/L_26824ae0_remainder0__0_carry_i_12__1/O
                         net (fo=8, routed)           1.127     7.326    L_reg/L_26824ae0_remainder0__0_carry_i_12__1_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I0_O)        0.328     7.654 r  L_reg/L_26824ae0_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.162     8.817    L_reg/L_26824ae0_remainder0__0_carry_i_10__1_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124     8.941 r  L_reg/L_26824ae0_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     8.941    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.491 r  timerseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.491    timerseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.730 f  timerseg_driver/decimal_renderer/L_26824ae0_remainder0__0_carry__0/O[2]
                         net (fo=3, routed)           1.047    10.777    L_reg/L_26824ae0_remainder0_3[6]
    SLICE_X47Y55         LUT3 (Prop_lut3_I2_O)        0.328    11.105 f  L_reg/i__carry_i_20__4/O
                         net (fo=6, routed)           0.678    11.783    L_reg/i__carry_i_20__4_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I5_O)        0.326    12.109 r  L_reg/i__carry_i_23__4/O
                         net (fo=4, routed)           1.009    13.117    L_reg/i__carry_i_23__4_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I5_O)        0.124    13.241 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=5, routed)           0.682    13.923    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I1_O)        0.124    14.047 r  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.817    14.864    L_reg/i__carry_i_16__4_n_0
    SLICE_X51Y53         LUT5 (Prop_lut5_I4_O)        0.124    14.988 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=3, routed)           1.042    16.030    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.152    16.182 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.473    16.654    timerseg_driver/decimal_renderer/i__carry__0_i_12__4[2]
    SLICE_X50Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    17.260 r  timerseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.260    timerseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.479 r  timerseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.974    18.454    L_reg/i__carry_i_11__1[0]
    SLICE_X53Y54         LUT5 (Prop_lut5_I4_O)        0.295    18.749 r  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.817    19.566    timerseg_driver/decimal_renderer/i__carry__0_i_7__3_1
    SLICE_X53Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.690 f  timerseg_driver/decimal_renderer/i__carry_i_20__3/O
                         net (fo=4, routed)           0.800    20.490    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.150    20.640 f  L_reg/i__carry_i_10__1/O
                         net (fo=7, routed)           0.713    21.352    L_reg/i__carry_i_10__1_n_0
    SLICE_X57Y52         LUT5 (Prop_lut5_I3_O)        0.354    21.706 f  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.953    22.659    L_reg/i__carry_i_23__3_n_0
    SLICE_X57Y53         LUT4 (Prop_lut4_I0_O)        0.326    22.985 r  L_reg/i__carry_i_15__3/O
                         net (fo=3, routed)           0.819    23.805    L_reg/i__carry_i_15__3_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.124    23.929 r  L_reg/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    23.929    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_1[0]
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.442 r  timerseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.442    timerseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.765 r  timerseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           1.128    25.893    timerseg_driver/decimal_renderer/L_26824ae0_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X56Y54         LUT4 (Prop_lut4_I1_O)        0.306    26.199 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.667    26.866    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24_n_0
    SLICE_X56Y55         LUT5 (Prop_lut5_I4_O)        0.124    26.990 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.811    27.801    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124    27.925 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.594    28.519    L_reg/timerseg_OBUF[1]_inst_i_1_0
    SLICE_X53Y54         LUT6 (Prop_lut6_I1_O)        0.124    28.643 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           1.141    29.784    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X57Y55         LUT4 (Prop_lut4_I3_O)        0.124    29.908 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.954    32.862    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    36.388 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    36.388    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.655ns  (logic 1.363ns (82.378%)  route 0.292ns (17.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.591     0.591    slowclk
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.292     1.023    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.246 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.246    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.409ns (78.929%)  route 0.376ns (21.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.591     0.591    slowclk
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.128     0.719 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.376     1.095    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     2.375 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.375    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.367ns (75.541%)  route 0.443ns (24.459%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.591     0.591    slowclk
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.443     1.174    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.400 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.400    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.813ns  (logic 1.404ns (77.446%)  route 0.409ns (22.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.591     0.591    slowclk
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.128     0.719 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.409     1.128    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     2.404 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.404    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.396ns (73.511%)  route 0.503ns (26.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.590     0.590    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.164     0.754 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.503     1.257    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     2.489 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.489    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.373ns (69.759%)  route 0.595ns (30.241%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.558     0.558    display/clk_out1
    SLICE_X53Y67         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.595     1.294    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     2.526 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.526    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.369ns (67.576%)  route 0.657ns (32.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.558     0.558    display/clk_out1
    SLICE_X48Y67         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.657     1.355    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     2.583 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.583    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.383ns (67.251%)  route 0.674ns (32.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.558     0.558    display/clk_out1
    SLICE_X48Y67         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.674     1.372    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     2.614 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.614    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_558054269[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.483ns (72.824%)  route 0.554ns (27.176%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.594     0.594    forLoop_idx_0_558054269[1].cond_butt_sel_desel/clk_out1
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_558054269[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.164     0.758 r  forLoop_idx_0_558054269[1].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.073     0.831    forLoop_idx_0_558054269[1].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X65Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.876 r  forLoop_idx_0_558054269[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     0.928    forLoop_idx_0_558054269[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X65Y50         LUT4 (Prop_lut4_I3_O)        0.045     0.973 r  forLoop_idx_0_558054269[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.428     1.401    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.631 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.631    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.126ns  (logic 1.386ns (65.158%)  route 0.741ns (34.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.558     0.558    display/clk_out1
    SLICE_X48Y67         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.741     1.440    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     2.684 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.684    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_10
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575    11.575    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.000 f  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_10

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.085ns  (logic 1.628ns (39.846%)  route 2.457ns (60.154%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.919     3.423    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.547 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.085    reset_cond/M_reset_cond_in
    SLICE_X65Y62         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.505     1.505    reset_cond/clk_out1
    SLICE_X65Y62         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.085ns  (logic 1.628ns (39.846%)  route 2.457ns (60.154%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.919     3.423    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.547 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.085    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.505     1.505    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.085ns  (logic 1.628ns (39.846%)  route 2.457ns (60.154%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.919     3.423    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.547 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.085    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.505     1.505    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.085ns  (logic 1.628ns (39.846%)  route 2.457ns (60.154%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.919     3.423    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.547 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.085    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.505     1.505    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.085ns  (logic 1.628ns (39.846%)  route 2.457ns (60.154%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.919     3.423    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.547 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.085    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.505     1.505    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2034533781[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.889ns  (logic 1.625ns (41.777%)  route 2.264ns (58.223%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.264     3.765    forLoop_idx_0_2034533781[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.889 r  forLoop_idx_0_2034533781[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.889    forLoop_idx_0_2034533781[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X65Y66         FDRE                                         r  forLoop_idx_0_2034533781[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.502     1.502    forLoop_idx_0_2034533781[0].cond_butt_dirs/sync/clk_out1
    SLICE_X65Y66         FDRE                                         r  forLoop_idx_0_2034533781[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_2034533781[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.503ns  (logic 1.619ns (46.209%)  route 1.884ns (53.791%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.884     3.379    forLoop_idx_0_2034533781[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.503 r  forLoop_idx_0_2034533781[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.503    forLoop_idx_0_2034533781[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X58Y74         FDRE                                         r  forLoop_idx_0_2034533781[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.491     1.491    forLoop_idx_0_2034533781[2].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y74         FDRE                                         r  forLoop_idx_0_2034533781[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_2034533781[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.422ns  (logic 1.615ns (47.190%)  route 1.807ns (52.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.807     3.298    forLoop_idx_0_2034533781[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.422 r  forLoop_idx_0_2034533781[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.422    forLoop_idx_0_2034533781[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X62Y75         FDRE                                         r  forLoop_idx_0_2034533781[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.492     1.492    forLoop_idx_0_2034533781[1].cond_butt_dirs/sync/clk_out1
    SLICE_X62Y75         FDRE                                         r  forLoop_idx_0_2034533781[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2034533781[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.293ns  (logic 1.617ns (49.113%)  route 1.676ns (50.887%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.676     3.169    forLoop_idx_0_2034533781[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.293 r  forLoop_idx_0_2034533781[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.293    forLoop_idx_0_2034533781[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X62Y75         FDRE                                         r  forLoop_idx_0_2034533781[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.492     1.492    forLoop_idx_0_2034533781[3].cond_butt_dirs/sync/clk_out1
    SLICE_X62Y75         FDRE                                         r  forLoop_idx_0_2034533781[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_558054269[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.183ns  (logic 1.611ns (50.608%)  route 1.572ns (49.392%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.572     3.059    forLoop_idx_0_558054269[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.183 r  forLoop_idx_0_558054269[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.183    forLoop_idx_0_558054269[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_558054269[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.508     1.508    forLoop_idx_0_558054269[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_558054269[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.311ns (36.778%)  route 0.535ns (63.222%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.535     0.801    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.846 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.846    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X65Y66         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.856     0.856    cond_butt_next_play/sync/clk_out1
    SLICE_X65Y66         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_558054269[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.307ns (35.255%)  route 0.564ns (64.745%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.564     0.826    forLoop_idx_0_558054269[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.871 r  forLoop_idx_0_558054269[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.871    forLoop_idx_0_558054269[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_558054269[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.862     0.862    forLoop_idx_0_558054269[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_558054269[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_558054269[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.300ns (33.008%)  route 0.608ns (66.992%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.608     0.863    forLoop_idx_0_558054269[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.908 r  forLoop_idx_0_558054269[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.908    forLoop_idx_0_558054269[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_558054269[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.862     0.862    forLoop_idx_0_558054269[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_558054269[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2034533781[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.306ns (31.823%)  route 0.656ns (68.177%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.656     0.917    forLoop_idx_0_2034533781[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y75         LUT1 (Prop_lut1_I0_O)        0.045     0.962 r  forLoop_idx_0_2034533781[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.962    forLoop_idx_0_2034533781[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X62Y75         FDRE                                         r  forLoop_idx_0_2034533781[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.847     0.847    forLoop_idx_0_2034533781[3].cond_butt_dirs/sync/clk_out1
    SLICE_X62Y75         FDRE                                         r  forLoop_idx_0_2034533781[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_2034533781[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.304ns (29.658%)  route 0.720ns (70.342%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.720     0.979    forLoop_idx_0_2034533781[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.024 r  forLoop_idx_0_2034533781[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.024    forLoop_idx_0_2034533781[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X62Y75         FDRE                                         r  forLoop_idx_0_2034533781[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.847     0.847    forLoop_idx_0_2034533781[1].cond_butt_dirs/sync/clk_out1
    SLICE_X62Y75         FDRE                                         r  forLoop_idx_0_2034533781[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_2034533781[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.307ns (28.683%)  route 0.764ns (71.317%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.764     1.027    forLoop_idx_0_2034533781[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y74         LUT1 (Prop_lut1_I0_O)        0.045     1.072 r  forLoop_idx_0_2034533781[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.072    forLoop_idx_0_2034533781[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X58Y74         FDRE                                         r  forLoop_idx_0_2034533781[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.845     0.845    forLoop_idx_0_2034533781[2].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y74         FDRE                                         r  forLoop_idx_0_2034533781[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2034533781[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.313ns (25.863%)  route 0.898ns (74.137%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.898     1.167    forLoop_idx_0_2034533781[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.212 r  forLoop_idx_0_2034533781[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.212    forLoop_idx_0_2034533781[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X65Y66         FDRE                                         r  forLoop_idx_0_2034533781[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.856     0.856    forLoop_idx_0_2034533781[0].cond_butt_dirs/sync/clk_out1
    SLICE_X65Y66         FDRE                                         r  forLoop_idx_0_2034533781[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.316ns (25.234%)  route 0.937ns (74.766%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.754     1.026    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.071 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.254    reset_cond/M_reset_cond_in
    SLICE_X65Y62         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.859     0.859    reset_cond/clk_out1
    SLICE_X65Y62         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.316ns (25.234%)  route 0.937ns (74.766%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.754     1.026    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.071 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.254    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.859     0.859    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.316ns (25.234%)  route 0.937ns (74.766%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.754     1.026    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.071 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.254    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.859     0.859    reset_cond/clk_out1
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





