Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jul  9 21:53:42 2024
| Host         : DESKTOP-6SKDS4P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pwm_platform_timing_summary_routed.rpt -pb pwm_platform_timing_summary_routed.pb -rpx pwm_platform_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_platform
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sync_resolution_button_state_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.178        0.000                      0                   63        0.171        0.000                      0                   63        1.020        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
sys_clk_pin   {0.000 4.000}        8.000           125.000         
  CLKFBIN     {0.000 4.000}        8.000           125.000         
  clk_mmcm_1  {0.000 4.000}        8.000           125.000         
  clk_mmcm_2  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     2.000        0.000                       0                     3  
  CLKFBIN                                                                                                                                                       6.751        0.000                       0                     2  
  clk_mmcm_1        6.831        0.000                      0                    1        0.266        0.000                      0                    1        3.500        0.000                       0                     4  
  clk_mmcm_2        0.178        0.000                      0                   54        0.171        0.000                      0                   54        1.020        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_mmcm_1    clk_mmcm_2          0.870        0.000                      0                   10        0.269        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   clk_gbuffer/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN2  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN2
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN2  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN2
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN2  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN2  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN2
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN2  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN2
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN2  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN2



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCM_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  MMCM_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  MMCM_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  MMCM_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  MMCM_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_1
  To Clock:  clk_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        6.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.831ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_1 rise@8.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.642ns (54.524%)  route 0.535ns (45.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.220ns = ( 16.220 - 8.000 ) 
    Source Clock Delay      (SCD):    9.037ns
    Clock Pessimism Removal (CPR):    0.818ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           1.740     9.037    clk_mmcm_1_BUFG
    SLICE_X42Y28         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     9.555 r  enable_reg/Q
                         net (fo=11, routed)          0.535    10.091    enable
    SLICE_X42Y28         LUT2 (Prop_lut2_I0_O)        0.124    10.215 r  enable_i_1/O
                         net (fo=1, routed)           0.000    10.215    enable_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880    11.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490    12.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.965 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.599    14.564    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.655 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           1.564    16.220    clk_mmcm_1_BUFG
    SLICE_X42Y28         FDRE                                         r  enable_reg/C
                         clock pessimism              0.818    17.037    
                         clock uncertainty           -0.069    16.968    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)        0.077    17.045    enable_reg
  -------------------------------------------------------------------
                         required time                         17.045    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                  6.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           0.582     2.599    clk_mmcm_1_BUFG
    SLICE_X42Y28         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     2.763 r  enable_reg/Q
                         net (fo=11, routed)          0.177     2.941    enable
    SLICE_X42Y28         LUT2 (Prop_lut2_I0_O)        0.045     2.986 r  enable_i_1/O
                         net (fo=1, routed)           0.000     2.986    enable_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           0.849     3.432    clk_mmcm_1_BUFG
    SLICE_X42Y28         FDRE                                         r  enable_reg/C
                         clock pessimism             -0.833     2.599    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.120     2.719    enable_reg
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mmcm_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCM_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    clk_mmcm_1_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  MMCM_ADV/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y25     sync_resolution_button_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y28     enable_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  MMCM_ADV/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y28     enable_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y25     sync_resolution_button_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y28     enable_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y25     sync_resolution_button_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y25     sync_resolution_button_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y28     enable_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y25     sync_resolution_button_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y28     enable_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_2
  To Clock:  clk_mmcm_2

Setup :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 angle_cos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            angle_cos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.826ns (48.095%)  route 1.971ns (51.905%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.226ns = ( 12.226 - 4.000 ) 
    Source Clock Delay      (SCD):    9.044ns
    Clock Pessimism Removal (CPR):    0.794ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.747     9.044    clk_mmcm_2_BUFG
    SLICE_X37Y35         FDRE                                         r  angle_cos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     9.500 r  angle_cos_reg[8]/Q
                         net (fo=6, routed)           0.850    10.350    angle_cos_reg__0[8]
    SLICE_X39Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.474 r  angle_cos[10]_i_9/O
                         net (fo=1, routed)           0.652    11.127    angle_cos[10]_i_9_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.251 r  angle_cos[10]_i_4/O
                         net (fo=20, routed)          0.468    11.719    angle_cos[10]_i_4_n_0
    SLICE_X37Y34         LUT2 (Prop_lut2_I0_O)        0.124    11.843 r  angle_cos[4]_i_4/O
                         net (fo=1, routed)           0.000    11.843    angle_cos[4]_i_4_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.393 r  angle_cos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.393    angle_cos_reg[4]_i_1_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.507 r  angle_cos_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.507    angle_cos_reg[8]_i_1_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.841 r  angle_cos_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.841    p_0_in[10]
    SLICE_X37Y36         FDRE                                         r  angle_cos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.570    12.226    clk_mmcm_2_BUFG
    SLICE_X37Y36         FDRE                                         r  angle_cos_reg[10]/C
                         clock pessimism              0.794    13.019    
                         clock uncertainty           -0.063    12.957    
    SLICE_X37Y36         FDRE (Setup_fdre_C_D)        0.062    13.019    angle_cos_reg[10]
  -------------------------------------------------------------------
                         required time                         13.019    
                         arrival time                         -12.841    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 angle_cos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            angle_cos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 1.715ns (46.532%)  route 1.971ns (53.468%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.226ns = ( 12.226 - 4.000 ) 
    Source Clock Delay      (SCD):    9.044ns
    Clock Pessimism Removal (CPR):    0.794ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.747     9.044    clk_mmcm_2_BUFG
    SLICE_X37Y35         FDRE                                         r  angle_cos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     9.500 r  angle_cos_reg[8]/Q
                         net (fo=6, routed)           0.850    10.350    angle_cos_reg__0[8]
    SLICE_X39Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.474 r  angle_cos[10]_i_9/O
                         net (fo=1, routed)           0.652    11.127    angle_cos[10]_i_9_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.251 r  angle_cos[10]_i_4/O
                         net (fo=20, routed)          0.468    11.719    angle_cos[10]_i_4_n_0
    SLICE_X37Y34         LUT2 (Prop_lut2_I0_O)        0.124    11.843 r  angle_cos[4]_i_4/O
                         net (fo=1, routed)           0.000    11.843    angle_cos[4]_i_4_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.393 r  angle_cos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.393    angle_cos_reg[4]_i_1_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.507 r  angle_cos_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.507    angle_cos_reg[8]_i_1_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.730 r  angle_cos_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.730    p_0_in[9]
    SLICE_X37Y36         FDRE                                         r  angle_cos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.570    12.226    clk_mmcm_2_BUFG
    SLICE_X37Y36         FDRE                                         r  angle_cos_reg[9]/C
                         clock pessimism              0.794    13.019    
                         clock uncertainty           -0.063    12.957    
    SLICE_X37Y36         FDRE (Setup_fdre_C_D)        0.062    13.019    angle_cos_reg[9]
  -------------------------------------------------------------------
                         required time                         13.019    
                         arrival time                         -12.730    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 angle_cos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            angle_cos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 1.712ns (46.654%)  route 1.958ns (53.346%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.226ns = ( 12.226 - 4.000 ) 
    Source Clock Delay      (SCD):    9.044ns
    Clock Pessimism Removal (CPR):    0.794ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.747     9.044    clk_mmcm_2_BUFG
    SLICE_X37Y36         FDRE                                         r  angle_cos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     9.500 r  angle_cos_reg[9]/Q
                         net (fo=6, routed)           0.837    10.337    angle_cos_reg__0[9]
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.124    10.461 r  angle_cos[10]_i_9/O
                         net (fo=1, routed)           0.652    11.113    angle_cos[10]_i_9_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.237 r  angle_cos[10]_i_4/O
                         net (fo=20, routed)          0.468    11.706    angle_cos[10]_i_4_n_0
    SLICE_X37Y34         LUT2 (Prop_lut2_I0_O)        0.124    11.830 r  angle_cos[4]_i_4/O
                         net (fo=1, routed)           0.000    11.830    angle_cos[4]_i_4_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.380 r  angle_cos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.380    angle_cos_reg[4]_i_1_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.714 r  angle_cos_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.714    p_0_in[6]
    SLICE_X37Y35         FDRE                                         r  angle_cos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.570    12.226    clk_mmcm_2_BUFG
    SLICE_X37Y35         FDRE                                         r  angle_cos_reg[6]/C
                         clock pessimism              0.794    13.019    
                         clock uncertainty           -0.063    12.957    
    SLICE_X37Y35         FDRE (Setup_fdre_C_D)        0.062    13.019    angle_cos_reg[6]
  -------------------------------------------------------------------
                         required time                         13.019    
                         arrival time                         -12.714    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 angle_cos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            angle_cos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 1.691ns (46.347%)  route 1.958ns (53.653%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.226ns = ( 12.226 - 4.000 ) 
    Source Clock Delay      (SCD):    9.044ns
    Clock Pessimism Removal (CPR):    0.794ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.747     9.044    clk_mmcm_2_BUFG
    SLICE_X37Y36         FDRE                                         r  angle_cos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     9.500 r  angle_cos_reg[9]/Q
                         net (fo=6, routed)           0.837    10.337    angle_cos_reg__0[9]
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.124    10.461 r  angle_cos[10]_i_9/O
                         net (fo=1, routed)           0.652    11.113    angle_cos[10]_i_9_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.237 r  angle_cos[10]_i_4/O
                         net (fo=20, routed)          0.468    11.706    angle_cos[10]_i_4_n_0
    SLICE_X37Y34         LUT2 (Prop_lut2_I0_O)        0.124    11.830 r  angle_cos[4]_i_4/O
                         net (fo=1, routed)           0.000    11.830    angle_cos[4]_i_4_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.380 r  angle_cos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.380    angle_cos_reg[4]_i_1_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.693 r  angle_cos_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.693    p_0_in[8]
    SLICE_X37Y35         FDRE                                         r  angle_cos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.570    12.226    clk_mmcm_2_BUFG
    SLICE_X37Y35         FDRE                                         r  angle_cos_reg[8]/C
                         clock pessimism              0.794    13.019    
                         clock uncertainty           -0.063    12.957    
    SLICE_X37Y35         FDRE (Setup_fdre_C_D)        0.062    13.019    angle_cos_reg[8]
  -------------------------------------------------------------------
                         required time                         13.019    
                         arrival time                         -12.693    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 costabgen/angle_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/cosine_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 1.303ns (36.251%)  route 2.291ns (63.749%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.224ns = ( 12.224 - 4.000 ) 
    Source Clock Delay      (SCD):    9.042ns
    Clock Pessimism Removal (CPR):    0.757ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.745     9.042    costabgen/CLK
    SLICE_X39Y34         FDRE                                         r  costabgen/angle_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.456     9.498 r  costabgen/angle_reg_reg[2]/Q
                         net (fo=70, routed)          1.137    10.635    costabgen/angle_reg[2]
    SLICE_X40Y34         LUT3 (Prop_lut3_I0_O)        0.152    10.787 r  costabgen/cosine_value[1]_i_18/O
                         net (fo=1, routed)           0.578    11.365    costabgen/cosine_value[1]_i_18_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.326    11.691 r  costabgen/cosine_value[1]_i_8/O
                         net (fo=1, routed)           0.577    12.268    costabgen/cosine_value[1]_i_8_n_0
    SLICE_X41Y32         LUT5 (Prop_lut5_I3_O)        0.124    12.392 r  costabgen/cosine_value[1]_i_3/O
                         net (fo=1, routed)           0.000    12.392    costabgen/cosine_value[1]_i_3_n_0
    SLICE_X41Y32         MUXF7 (Prop_muxf7_I1_O)      0.245    12.637 r  costabgen/cosine_value_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    12.637    costabgen/cosine_value_reg[1]_i_1_n_0
    SLICE_X41Y32         FDRE                                         r  costabgen/cosine_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.568    12.224    costabgen/CLK
    SLICE_X41Y32         FDRE                                         r  costabgen/cosine_value_reg[1]/C
                         clock pessimism              0.757    12.980    
                         clock uncertainty           -0.063    12.918    
    SLICE_X41Y32         FDRE (Setup_fdre_C_D)        0.064    12.982    costabgen/cosine_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.982    
                         arrival time                         -12.637    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 angle_cos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            angle_cos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.617ns (45.236%)  route 1.958ns (54.764%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.226ns = ( 12.226 - 4.000 ) 
    Source Clock Delay      (SCD):    9.044ns
    Clock Pessimism Removal (CPR):    0.794ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.747     9.044    clk_mmcm_2_BUFG
    SLICE_X37Y36         FDRE                                         r  angle_cos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     9.500 r  angle_cos_reg[9]/Q
                         net (fo=6, routed)           0.837    10.337    angle_cos_reg__0[9]
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.124    10.461 r  angle_cos[10]_i_9/O
                         net (fo=1, routed)           0.652    11.113    angle_cos[10]_i_9_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.237 r  angle_cos[10]_i_4/O
                         net (fo=20, routed)          0.468    11.706    angle_cos[10]_i_4_n_0
    SLICE_X37Y34         LUT2 (Prop_lut2_I0_O)        0.124    11.830 r  angle_cos[4]_i_4/O
                         net (fo=1, routed)           0.000    11.830    angle_cos[4]_i_4_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.380 r  angle_cos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.380    angle_cos_reg[4]_i_1_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.619 r  angle_cos_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.619    p_0_in[7]
    SLICE_X37Y35         FDRE                                         r  angle_cos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.570    12.226    clk_mmcm_2_BUFG
    SLICE_X37Y35         FDRE                                         r  angle_cos_reg[7]/C
                         clock pessimism              0.794    13.019    
                         clock uncertainty           -0.063    12.957    
    SLICE_X37Y35         FDRE (Setup_fdre_C_D)        0.062    13.019    angle_cos_reg[7]
  -------------------------------------------------------------------
                         required time                         13.019    
                         arrival time                         -12.619    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 angle_cos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            angle_cos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 1.601ns (44.990%)  route 1.958ns (55.010%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.226ns = ( 12.226 - 4.000 ) 
    Source Clock Delay      (SCD):    9.044ns
    Clock Pessimism Removal (CPR):    0.794ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.747     9.044    clk_mmcm_2_BUFG
    SLICE_X37Y36         FDRE                                         r  angle_cos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     9.500 r  angle_cos_reg[9]/Q
                         net (fo=6, routed)           0.837    10.337    angle_cos_reg__0[9]
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.124    10.461 r  angle_cos[10]_i_9/O
                         net (fo=1, routed)           0.652    11.113    angle_cos[10]_i_9_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.237 r  angle_cos[10]_i_4/O
                         net (fo=20, routed)          0.468    11.706    angle_cos[10]_i_4_n_0
    SLICE_X37Y34         LUT2 (Prop_lut2_I0_O)        0.124    11.830 r  angle_cos[4]_i_4/O
                         net (fo=1, routed)           0.000    11.830    angle_cos[4]_i_4_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.380 r  angle_cos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.380    angle_cos_reg[4]_i_1_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.603 r  angle_cos_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.603    p_0_in[5]
    SLICE_X37Y35         FDRE                                         r  angle_cos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.570    12.226    clk_mmcm_2_BUFG
    SLICE_X37Y35         FDRE                                         r  angle_cos_reg[5]/C
                         clock pessimism              0.794    13.019    
                         clock uncertainty           -0.063    12.957    
    SLICE_X37Y35         FDRE (Setup_fdre_C_D)        0.062    13.019    angle_cos_reg[5]
  -------------------------------------------------------------------
                         required time                         13.019    
                         arrival time                         -12.603    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 costabgen/angle_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/cosine_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 1.414ns (40.222%)  route 2.102ns (59.778%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.227ns = ( 12.227 - 4.000 ) 
    Source Clock Delay      (SCD):    9.042ns
    Clock Pessimism Removal (CPR):    0.757ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.745     9.042    costabgen/CLK
    SLICE_X39Y34         FDRE                                         r  costabgen/angle_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.456     9.498 r  costabgen/angle_reg_reg[2]/Q
                         net (fo=70, routed)          1.312    10.810    costabgen/angle_reg[2]
    SLICE_X40Y36         LUT6 (Prop_lut6_I1_O)        0.124    10.934 r  costabgen/cosine_value[2]_i_22/O
                         net (fo=1, routed)           0.000    10.934    costabgen/cosine_value[2]_i_22_n_0
    SLICE_X40Y36         MUXF7 (Prop_muxf7_I0_O)      0.212    11.146 r  costabgen/cosine_value_reg[2]_i_10/O
                         net (fo=1, routed)           0.000    11.146    costabgen/cosine_value_reg[2]_i_10_n_0
    SLICE_X40Y36         MUXF8 (Prop_muxf8_I1_O)      0.094    11.240 r  costabgen/cosine_value_reg[2]_i_4/O
                         net (fo=1, routed)           0.789    12.030    costabgen/cosine_value_reg[2]_i_4_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.316    12.346 r  costabgen/cosine_value[2]_i_2/O
                         net (fo=1, routed)           0.000    12.346    costabgen/cosine_value[2]_i_2_n_0
    SLICE_X40Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    12.558 r  costabgen/cosine_value_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.558    costabgen/cosine_value_reg[2]_i_1_n_0
    SLICE_X40Y35         FDRE                                         r  costabgen/cosine_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.571    12.227    costabgen/CLK
    SLICE_X40Y35         FDRE                                         r  costabgen/cosine_value_reg[2]/C
                         clock pessimism              0.757    12.983    
                         clock uncertainty           -0.063    12.921    
    SLICE_X40Y35         FDRE (Setup_fdre_C_D)        0.064    12.985    costabgen/cosine_value_reg[2]
  -------------------------------------------------------------------
                         required time                         12.985    
                         arrival time                         -12.558    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 costabgen/angle_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/cosine_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 1.450ns (41.705%)  route 2.027ns (58.295%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.224ns = ( 12.224 - 4.000 ) 
    Source Clock Delay      (SCD):    9.046ns
    Clock Pessimism Removal (CPR):    0.757ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.749     9.046    costabgen/CLK
    SLICE_X41Y35         FDRE                                         r  costabgen/angle_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     9.502 r  costabgen/angle_reg_reg[4]/Q
                         net (fo=67, routed)          1.194    10.697    costabgen/angle_reg[4]
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.821 r  costabgen/cosine_value[0]_i_20/O
                         net (fo=1, routed)           0.000    10.821    costabgen/cosine_value[0]_i_20_n_0
    SLICE_X38Y33         MUXF7 (Prop_muxf7_I0_O)      0.241    11.062 r  costabgen/cosine_value_reg[0]_i_10/O
                         net (fo=1, routed)           0.000    11.062    costabgen/cosine_value_reg[0]_i_10_n_0
    SLICE_X38Y33         MUXF8 (Prop_muxf8_I0_O)      0.098    11.160 r  costabgen/cosine_value_reg[0]_i_4/O
                         net (fo=1, routed)           0.832    11.992    costabgen/cosine_value_reg[0]_i_4_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.319    12.311 r  costabgen/cosine_value[0]_i_2/O
                         net (fo=1, routed)           0.000    12.311    costabgen/cosine_value[0]_i_2_n_0
    SLICE_X39Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    12.523 r  costabgen/cosine_value_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.523    costabgen/cosine_value_reg[0]_i_1_n_0
    SLICE_X39Y33         FDRE                                         r  costabgen/cosine_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.568    12.224    costabgen/CLK
    SLICE_X39Y33         FDRE                                         r  costabgen/cosine_value_reg[0]/C
                         clock pessimism              0.757    12.980    
                         clock uncertainty           -0.063    12.918    
    SLICE_X39Y33         FDRE (Setup_fdre_C_D)        0.064    12.982    costabgen/cosine_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.982    
                         arrival time                         -12.523    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 costabgen/angle_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/cosine_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 1.220ns (35.292%)  route 2.237ns (64.708%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.226ns = ( 12.226 - 4.000 ) 
    Source Clock Delay      (SCD):    9.046ns
    Clock Pessimism Removal (CPR):    0.795ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.749     9.046    costabgen/CLK
    SLICE_X41Y35         FDRE                                         r  costabgen/angle_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     9.502 f  costabgen/angle_reg_reg[4]/Q
                         net (fo=67, routed)          1.156    10.658    costabgen/angle_reg[4]
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.782 r  costabgen/cosine_value[3]_i_16/O
                         net (fo=1, routed)           0.790    11.572    costabgen/cosine_value[3]_i_16_n_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.696 r  costabgen/cosine_value[3]_i_7/O
                         net (fo=1, routed)           0.000    11.696    costabgen/cosine_value[3]_i_7_n_0
    SLICE_X43Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    11.913 r  costabgen/cosine_value_reg[3]_i_3/O
                         net (fo=1, routed)           0.291    12.204    costabgen/cosine_value_reg[3]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I3_O)        0.299    12.503 r  costabgen/cosine_value[3]_i_1/O
                         net (fo=1, routed)           0.000    12.503    costabgen/cosine_value[3]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  costabgen/cosine_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.570    12.226    costabgen/CLK
    SLICE_X41Y34         FDRE                                         r  costabgen/cosine_value_reg[3]/C
                         clock pessimism              0.795    13.020    
                         clock uncertainty           -0.063    12.958    
    SLICE_X41Y34         FDRE (Setup_fdre_C_D)        0.032    12.990    costabgen/cosine_value_reg[3]
  -------------------------------------------------------------------
                         required time                         12.990    
                         arrival time                         -12.503    
  -------------------------------------------------------------------
                         slack                                  0.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 centered_pwm_1channel/pwm_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm_channels_delayed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.434ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.584     2.601    centered_pwm_1channel/CLK
    SLICE_X42Y30         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     2.765 r  centered_pwm_1channel/pwm_i_reg/Q
                         net (fo=2, routed)           0.067     2.832    pwm_i
    SLICE_X42Y30         FDRE                                         r  pwm_channels_delayed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.851     3.434    clk_mmcm_2_BUFG
    SLICE_X42Y30         FDRE                                         r  pwm_channels_delayed_reg[1]/C
                         clock pessimism             -0.833     2.601    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.060     2.661    pwm_channels_delayed_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 angle_cos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/angle_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.346%)  route 0.151ns (51.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.438ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.799ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.586     2.603    clk_mmcm_2_BUFG
    SLICE_X37Y34         FDRE                                         r  angle_cos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     2.744 r  angle_cos_reg[3]/Q
                         net (fo=4, routed)           0.151     2.895    costabgen/angle_reg_reg[10]_0[3]
    SLICE_X41Y34         FDRE                                         r  costabgen/angle_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.855     3.438    costabgen/CLK
    SLICE_X41Y34         FDRE                                         r  costabgen/angle_reg_reg[3]/C
                         clock pessimism             -0.799     2.639    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.070     2.709    costabgen/angle_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.709    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 angle_cos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/angle_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.810%)  route 0.137ns (49.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.436ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.586     2.603    clk_mmcm_2_BUFG
    SLICE_X37Y34         FDRE                                         r  angle_cos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     2.744 r  angle_cos_reg[2]/Q
                         net (fo=4, routed)           0.137     2.881    costabgen/angle_reg_reg[10]_0[2]
    SLICE_X39Y34         FDRE                                         r  costabgen/angle_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.853     3.436    costabgen/CLK
    SLICE_X39Y34         FDRE                                         r  costabgen/angle_reg_reg[2]/C
                         clock pessimism             -0.819     2.617    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.070     2.687    costabgen/angle_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.687    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 angle_cos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/angle_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.990%)  route 0.147ns (51.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.586     2.603    clk_mmcm_2_BUFG
    SLICE_X37Y36         FDRE                                         r  angle_cos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     2.744 r  angle_cos_reg[10]/Q
                         net (fo=7, routed)           0.147     2.891    costabgen/angle_reg_reg[10]_0[10]
    SLICE_X39Y35         FDRE                                         r  costabgen/angle_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.854     3.437    costabgen/CLK
    SLICE_X39Y35         FDRE                                         r  costabgen/angle_reg_reg[10]/C
                         clock pessimism             -0.819     2.618    
    SLICE_X39Y35         FDRE (Hold_fdre_C_D)         0.066     2.684    costabgen/angle_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 angle_cos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/angle_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.822%)  route 0.136ns (49.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.586     2.603    clk_mmcm_2_BUFG
    SLICE_X37Y35         FDRE                                         r  angle_cos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     2.744 r  angle_cos_reg[7]/Q
                         net (fo=5, routed)           0.136     2.881    costabgen/angle_reg_reg[10]_0[7]
    SLICE_X38Y35         FDRE                                         r  costabgen/angle_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.854     3.437    costabgen/CLK
    SLICE_X38Y35         FDRE                                         r  costabgen/angle_reg_reg[7]/C
                         clock pessimism             -0.819     2.618    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.052     2.670    costabgen/angle_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.670    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 angle_cos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/angle_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.551%)  route 0.207ns (59.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.799ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.586     2.603    clk_mmcm_2_BUFG
    SLICE_X37Y35         FDRE                                         r  angle_cos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     2.744 r  angle_cos_reg[6]/Q
                         net (fo=5, routed)           0.207     2.951    costabgen/angle_reg_reg[10]_0[6]
    SLICE_X43Y35         FDRE                                         r  costabgen/angle_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.856     3.439    costabgen/CLK
    SLICE_X43Y35         FDRE                                         r  costabgen/angle_reg_reg[6]/C
                         clock pessimism             -0.799     2.640    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.070     2.710    costabgen/angle_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 angle_cos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/angle_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.981%)  route 0.187ns (57.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.436ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.586     2.603    clk_mmcm_2_BUFG
    SLICE_X37Y34         FDRE                                         r  angle_cos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     2.744 r  angle_cos_reg[1]/Q
                         net (fo=4, routed)           0.187     2.931    costabgen/angle_reg_reg[10]_0[1]
    SLICE_X39Y34         FDRE                                         r  costabgen/angle_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.853     3.436    costabgen/CLK
    SLICE_X39Y34         FDRE                                         r  costabgen/angle_reg_reg[1]/C
                         clock pessimism             -0.819     2.617    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.066     2.683    costabgen/angle_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 centered_pwm_1channel/pwm_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/pwm_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.434ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.584     2.601    centered_pwm_1channel/CLK
    SLICE_X42Y30         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     2.765 r  centered_pwm_1channel/pwm_i_reg/Q
                         net (fo=2, routed)           0.174     2.939    centered_pwm_1channel/pwm_i
    SLICE_X42Y30         LUT3 (Prop_lut3_I0_O)        0.045     2.984 r  centered_pwm_1channel/pwm_i_i_1/O
                         net (fo=1, routed)           0.000     2.984    centered_pwm_1channel/pwm_i_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.851     3.434    centered_pwm_1channel/CLK
    SLICE_X42Y30         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
                         clock pessimism             -0.833     2.601    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.120     2.721    centered_pwm_1channel/pwm_i_reg
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 centered_pwm_1channel/counter_updown_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_updown_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.581     2.598    centered_pwm_1channel/CLK
    SLICE_X38Y29         FDRE                                         r  centered_pwm_1channel/counter_updown_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     2.762 r  centered_pwm_1channel/counter_updown_reg/Q
                         net (fo=3, routed)           0.175     2.938    centered_pwm_1channel/counter_updown_reg_n_0
    SLICE_X38Y29         LUT4 (Prop_lut4_I0_O)        0.045     2.983 r  centered_pwm_1channel/counter_updown_i_1/O
                         net (fo=1, routed)           0.000     2.983    centered_pwm_1channel/counter_updown_i_1_n_0
    SLICE_X38Y29         FDRE                                         r  centered_pwm_1channel/counter_updown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.848     3.431    centered_pwm_1channel/CLK
    SLICE_X38Y29         FDRE                                         r  centered_pwm_1channel/counter_updown_reg/C
                         clock pessimism             -0.833     2.598    
    SLICE_X38Y29         FDRE (Hold_fdre_C_D)         0.120     2.718    centered_pwm_1channel/counter_updown_reg
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 costabgen/angle_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/cosine_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.716%)  route 0.239ns (56.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.438ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.799ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.586     2.603    costabgen/CLK
    SLICE_X39Y35         FDRE                                         r  costabgen/angle_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     2.744 r  costabgen/angle_reg_reg[10]/Q
                         net (fo=7, routed)           0.239     2.984    costabgen/angle_reg[10]
    SLICE_X41Y34         LUT6 (Prop_lut6_I2_O)        0.045     3.029 r  costabgen/cosine_value[3]_i_1/O
                         net (fo=1, routed)           0.000     3.029    costabgen/cosine_value[3]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  costabgen/cosine_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.855     3.438    costabgen/CLK
    SLICE_X41Y34         FDRE                                         r  costabgen/cosine_value_reg[3]/C
                         clock pessimism             -0.799     2.639    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.092     2.731    costabgen/cosine_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mmcm_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { MMCM_ADV/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0    clk_mmcm_2_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  MMCM_ADV/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X37Y34     angle_cos_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X37Y36     angle_cos_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X37Y34     angle_cos_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X37Y34     angle_cos_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X37Y34     angle_cos_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X37Y34     angle_cos_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X37Y35     angle_cos_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X37Y35     angle_cos_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  MMCM_ADV/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X42Y26     delay_reg[4]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X42Y26     delay_reg[4]_srl5/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y34     angle_cos_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y36     angle_cos_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y34     angle_cos_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y34     angle_cos_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y34     angle_cos_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y34     angle_cos_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y35     angle_cos_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y35     angle_cos_reg[6]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X42Y26     delay_reg[4]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X42Y26     delay_reg[4]_srl5/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X41Y35     costabgen/angle_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y35     costabgen/angle_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y35     costabgen/cosine_value_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y26     pwm_channels_delayed_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y34     angle_cos_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y34     angle_cos_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y36     angle_cos_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y36     angle_cos_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_1
  To Clock:  clk_mmcm_2

Setup :            0  Failing Endpoints,  Worst Slack        0.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/pwm_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.642ns (24.021%)  route 2.031ns (75.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.221ns = ( 12.221 - 4.000 ) 
    Source Clock Delay      (SCD):    9.037ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           1.740     9.037    clk_mmcm_1_BUFG
    SLICE_X42Y28         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     9.555 r  enable_reg/Q
                         net (fo=11, routed)          2.031    11.586    centered_pwm_1channel/enable
    SLICE_X42Y30         LUT3 (Prop_lut3_I2_O)        0.124    11.710 r  centered_pwm_1channel/pwm_i_i_1/O
                         net (fo=1, routed)           0.000    11.710    centered_pwm_1channel/pwm_i_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.565    12.221    centered_pwm_1channel/CLK
    SLICE_X42Y30         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
                         clock pessimism              0.471    12.692    
                         clock uncertainty           -0.189    12.503    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)        0.077    12.580    centered_pwm_1channel/pwm_i_reg
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_updown_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.642ns (26.123%)  route 1.816ns (73.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.220ns = ( 12.220 - 4.000 ) 
    Source Clock Delay      (SCD):    9.037ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           1.740     9.037    clk_mmcm_1_BUFG
    SLICE_X42Y28         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     9.555 r  enable_reg/Q
                         net (fo=11, routed)          1.816    11.371    centered_pwm_1channel/enable
    SLICE_X38Y29         LUT4 (Prop_lut4_I2_O)        0.124    11.495 r  centered_pwm_1channel/counter_updown_i_1/O
                         net (fo=1, routed)           0.000    11.495    centered_pwm_1channel/counter_updown_i_1_n_0
    SLICE_X38Y29         FDRE                                         r  centered_pwm_1channel/counter_updown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.564    12.220    centered_pwm_1channel/CLK
    SLICE_X38Y29         FDRE                                         r  centered_pwm_1channel/counter_updown_reg/C
                         clock pessimism              0.471    12.691    
                         clock uncertainty           -0.189    12.502    
    SLICE_X38Y29         FDRE (Setup_fdre_C_D)        0.077    12.579    centered_pwm_1channel/counter_updown_reg
  -------------------------------------------------------------------
                         required time                         12.579    
                         arrival time                         -11.495    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.518ns (25.108%)  route 1.545ns (74.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.220ns = ( 12.220 - 4.000 ) 
    Source Clock Delay      (SCD):    9.037ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           1.740     9.037    clk_mmcm_1_BUFG
    SLICE_X42Y28         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     9.555 r  enable_reg/Q
                         net (fo=11, routed)          1.545    11.100    centered_pwm_1channel/enable
    SLICE_X40Y28         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.564    12.220    centered_pwm_1channel/CLK
    SLICE_X40Y28         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
                         clock pessimism              0.471    12.691    
                         clock uncertainty           -0.189    12.502    
    SLICE_X40Y28         FDRE (Setup_fdre_C_CE)      -0.205    12.297    centered_pwm_1channel/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.518ns (25.108%)  route 1.545ns (74.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.220ns = ( 12.220 - 4.000 ) 
    Source Clock Delay      (SCD):    9.037ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           1.740     9.037    clk_mmcm_1_BUFG
    SLICE_X42Y28         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     9.555 r  enable_reg/Q
                         net (fo=11, routed)          1.545    11.100    centered_pwm_1channel/enable
    SLICE_X40Y28         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.564    12.220    centered_pwm_1channel/CLK
    SLICE_X40Y28         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
                         clock pessimism              0.471    12.691    
                         clock uncertainty           -0.189    12.502    
    SLICE_X40Y28         FDRE (Setup_fdre_C_CE)      -0.205    12.297    centered_pwm_1channel/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.518ns (25.108%)  route 1.545ns (74.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.220ns = ( 12.220 - 4.000 ) 
    Source Clock Delay      (SCD):    9.037ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           1.740     9.037    clk_mmcm_1_BUFG
    SLICE_X42Y28         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     9.555 r  enable_reg/Q
                         net (fo=11, routed)          1.545    11.100    centered_pwm_1channel/enable
    SLICE_X40Y28         FDRE                                         r  centered_pwm_1channel/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.564    12.220    centered_pwm_1channel/CLK
    SLICE_X40Y28         FDRE                                         r  centered_pwm_1channel/counter_reg[2]/C
                         clock pessimism              0.471    12.691    
                         clock uncertainty           -0.189    12.502    
    SLICE_X40Y28         FDRE (Setup_fdre_C_CE)      -0.205    12.297    centered_pwm_1channel/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.518ns (25.108%)  route 1.545ns (74.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.220ns = ( 12.220 - 4.000 ) 
    Source Clock Delay      (SCD):    9.037ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           1.740     9.037    clk_mmcm_1_BUFG
    SLICE_X42Y28         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     9.555 r  enable_reg/Q
                         net (fo=11, routed)          1.545    11.100    centered_pwm_1channel/enable
    SLICE_X40Y28         FDRE                                         r  centered_pwm_1channel/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.564    12.220    centered_pwm_1channel/CLK
    SLICE_X40Y28         FDRE                                         r  centered_pwm_1channel/counter_reg[3]/C
                         clock pessimism              0.471    12.691    
                         clock uncertainty           -0.189    12.502    
    SLICE_X40Y28         FDRE (Setup_fdre_C_CE)      -0.205    12.297    centered_pwm_1channel/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/pwm_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.518ns (28.210%)  route 1.318ns (71.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.221ns = ( 12.221 - 4.000 ) 
    Source Clock Delay      (SCD):    9.037ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           1.740     9.037    clk_mmcm_1_BUFG
    SLICE_X42Y28         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     9.555 r  enable_reg/Q
                         net (fo=11, routed)          1.318    10.874    centered_pwm_1channel/enable
    SLICE_X41Y30         FDRE                                         r  centered_pwm_1channel/pwm_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.565    12.221    centered_pwm_1channel/CLK
    SLICE_X41Y30         FDRE                                         r  centered_pwm_1channel/pwm_reg/C
                         clock pessimism              0.471    12.692    
                         clock uncertainty           -0.189    12.503    
    SLICE_X41Y30         FDRE (Setup_fdre_C_CE)      -0.205    12.298    centered_pwm_1channel/pwm_reg
  -------------------------------------------------------------------
                         required time                         12.298    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.518ns (30.203%)  route 1.197ns (69.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.221ns = ( 12.221 - 4.000 ) 
    Source Clock Delay      (SCD):    9.037ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           1.740     9.037    clk_mmcm_1_BUFG
    SLICE_X42Y28         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     9.555 r  enable_reg/Q
                         net (fo=11, routed)          1.197    10.752    centered_pwm_1channel/enable
    SLICE_X40Y29         FDRE                                         r  centered_pwm_1channel/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.565    12.221    centered_pwm_1channel/CLK
    SLICE_X40Y29         FDRE                                         r  centered_pwm_1channel/counter_reg[4]/C
                         clock pessimism              0.471    12.692    
                         clock uncertainty           -0.189    12.503    
    SLICE_X40Y29         FDRE (Setup_fdre_C_CE)      -0.205    12.298    centered_pwm_1channel/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.298    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.518ns (30.203%)  route 1.197ns (69.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.221ns = ( 12.221 - 4.000 ) 
    Source Clock Delay      (SCD):    9.037ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           1.740     9.037    clk_mmcm_1_BUFG
    SLICE_X42Y28         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     9.555 r  enable_reg/Q
                         net (fo=11, routed)          1.197    10.752    centered_pwm_1channel/enable
    SLICE_X40Y29         FDRE                                         r  centered_pwm_1channel/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.565    12.221    centered_pwm_1channel/CLK
    SLICE_X40Y29         FDRE                                         r  centered_pwm_1channel/counter_reg[5]/C
                         clock pessimism              0.471    12.692    
                         clock uncertainty           -0.189    12.503    
    SLICE_X40Y29         FDRE (Setup_fdre_C_CE)      -0.205    12.298    centered_pwm_1channel/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.298    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.518ns (30.203%)  route 1.197ns (69.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.221ns = ( 12.221 - 4.000 ) 
    Source Clock Delay      (SCD):    9.037ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           1.740     9.037    clk_mmcm_1_BUFG
    SLICE_X42Y28         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     9.555 r  enable_reg/Q
                         net (fo=11, routed)          1.197    10.752    centered_pwm_1channel/enable
    SLICE_X40Y29         FDRE                                         r  centered_pwm_1channel/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.565    12.221    centered_pwm_1channel/CLK
    SLICE_X40Y29         FDRE                                         r  centered_pwm_1channel/counter_reg[6]/C
                         clock pessimism              0.471    12.692    
                         clock uncertainty           -0.189    12.503    
    SLICE_X40Y29         FDRE (Setup_fdre_C_CE)      -0.205    12.298    centered_pwm_1channel/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.298    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  1.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.164ns (22.280%)  route 0.572ns (77.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.433ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           0.582     2.599    clk_mmcm_1_BUFG
    SLICE_X42Y28         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     2.763 r  enable_reg/Q
                         net (fo=11, routed)          0.572     3.335    centered_pwm_1channel/enable
    SLICE_X40Y29         FDRE                                         r  centered_pwm_1channel/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.850     3.433    centered_pwm_1channel/CLK
    SLICE_X40Y29         FDRE                                         r  centered_pwm_1channel/counter_reg[4]/C
                         clock pessimism             -0.516     2.917    
                         clock uncertainty            0.189     3.106    
    SLICE_X40Y29         FDRE (Hold_fdre_C_CE)       -0.039     3.067    centered_pwm_1channel/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.164ns (22.280%)  route 0.572ns (77.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.433ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           0.582     2.599    clk_mmcm_1_BUFG
    SLICE_X42Y28         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     2.763 r  enable_reg/Q
                         net (fo=11, routed)          0.572     3.335    centered_pwm_1channel/enable
    SLICE_X40Y29         FDRE                                         r  centered_pwm_1channel/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.850     3.433    centered_pwm_1channel/CLK
    SLICE_X40Y29         FDRE                                         r  centered_pwm_1channel/counter_reg[5]/C
                         clock pessimism             -0.516     2.917    
                         clock uncertainty            0.189     3.106    
    SLICE_X40Y29         FDRE (Hold_fdre_C_CE)       -0.039     3.067    centered_pwm_1channel/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.164ns (22.280%)  route 0.572ns (77.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.433ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           0.582     2.599    clk_mmcm_1_BUFG
    SLICE_X42Y28         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     2.763 r  enable_reg/Q
                         net (fo=11, routed)          0.572     3.335    centered_pwm_1channel/enable
    SLICE_X40Y29         FDRE                                         r  centered_pwm_1channel/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.850     3.433    centered_pwm_1channel/CLK
    SLICE_X40Y29         FDRE                                         r  centered_pwm_1channel/counter_reg[6]/C
                         clock pessimism             -0.516     2.917    
                         clock uncertainty            0.189     3.106    
    SLICE_X40Y29         FDRE (Hold_fdre_C_CE)       -0.039     3.067    centered_pwm_1channel/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/pwm_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.164ns (21.293%)  route 0.606ns (78.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.434ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           0.582     2.599    clk_mmcm_1_BUFG
    SLICE_X42Y28         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     2.763 r  enable_reg/Q
                         net (fo=11, routed)          0.606     3.369    centered_pwm_1channel/enable
    SLICE_X41Y30         FDRE                                         r  centered_pwm_1channel/pwm_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.851     3.434    centered_pwm_1channel/CLK
    SLICE_X41Y30         FDRE                                         r  centered_pwm_1channel/pwm_reg/C
                         clock pessimism             -0.516     2.918    
                         clock uncertainty            0.189     3.107    
    SLICE_X41Y30         FDRE (Hold_fdre_C_CE)       -0.039     3.068    centered_pwm_1channel/pwm_reg
  -------------------------------------------------------------------
                         required time                         -3.068    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_updown_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.209ns (20.764%)  route 0.798ns (79.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           0.582     2.599    clk_mmcm_1_BUFG
    SLICE_X42Y28         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     2.763 r  enable_reg/Q
                         net (fo=11, routed)          0.798     3.561    centered_pwm_1channel/enable
    SLICE_X38Y29         LUT4 (Prop_lut4_I2_O)        0.045     3.606 r  centered_pwm_1channel/counter_updown_i_1/O
                         net (fo=1, routed)           0.000     3.606    centered_pwm_1channel/counter_updown_i_1_n_0
    SLICE_X38Y29         FDRE                                         r  centered_pwm_1channel/counter_updown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.848     3.431    centered_pwm_1channel/CLK
    SLICE_X38Y29         FDRE                                         r  centered_pwm_1channel/counter_updown_reg/C
                         clock pessimism             -0.516     2.915    
                         clock uncertainty            0.189     3.104    
    SLICE_X38Y29         FDRE (Hold_fdre_C_D)         0.120     3.224    centered_pwm_1channel/counter_updown_reg
  -------------------------------------------------------------------
                         required time                         -3.224    
                         arrival time                           3.606    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.164ns (19.023%)  route 0.698ns (80.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           0.582     2.599    clk_mmcm_1_BUFG
    SLICE_X42Y28         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     2.763 r  enable_reg/Q
                         net (fo=11, routed)          0.698     3.461    centered_pwm_1channel/enable
    SLICE_X40Y28         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.849     3.432    centered_pwm_1channel/CLK
    SLICE_X40Y28         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
                         clock pessimism             -0.516     2.916    
                         clock uncertainty            0.189     3.105    
    SLICE_X40Y28         FDRE (Hold_fdre_C_CE)       -0.039     3.066    centered_pwm_1channel/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.164ns (19.023%)  route 0.698ns (80.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           0.582     2.599    clk_mmcm_1_BUFG
    SLICE_X42Y28         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     2.763 r  enable_reg/Q
                         net (fo=11, routed)          0.698     3.461    centered_pwm_1channel/enable
    SLICE_X40Y28         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.849     3.432    centered_pwm_1channel/CLK
    SLICE_X40Y28         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
                         clock pessimism             -0.516     2.916    
                         clock uncertainty            0.189     3.105    
    SLICE_X40Y28         FDRE (Hold_fdre_C_CE)       -0.039     3.066    centered_pwm_1channel/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.164ns (19.023%)  route 0.698ns (80.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           0.582     2.599    clk_mmcm_1_BUFG
    SLICE_X42Y28         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     2.763 r  enable_reg/Q
                         net (fo=11, routed)          0.698     3.461    centered_pwm_1channel/enable
    SLICE_X40Y28         FDRE                                         r  centered_pwm_1channel/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.849     3.432    centered_pwm_1channel/CLK
    SLICE_X40Y28         FDRE                                         r  centered_pwm_1channel/counter_reg[2]/C
                         clock pessimism             -0.516     2.916    
                         clock uncertainty            0.189     3.105    
    SLICE_X40Y28         FDRE (Hold_fdre_C_CE)       -0.039     3.066    centered_pwm_1channel/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.164ns (19.023%)  route 0.698ns (80.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           0.582     2.599    clk_mmcm_1_BUFG
    SLICE_X42Y28         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     2.763 r  enable_reg/Q
                         net (fo=11, routed)          0.698     3.461    centered_pwm_1channel/enable
    SLICE_X40Y28         FDRE                                         r  centered_pwm_1channel/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.849     3.432    centered_pwm_1channel/CLK
    SLICE_X40Y28         FDRE                                         r  centered_pwm_1channel/counter_reg[3]/C
                         clock pessimism             -0.516     2.916    
                         clock uncertainty            0.189     3.105    
    SLICE_X40Y28         FDRE (Hold_fdre_C_CE)       -0.039     3.066    centered_pwm_1channel/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/pwm_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.209ns (19.252%)  route 0.877ns (80.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.434ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           0.582     2.599    clk_mmcm_1_BUFG
    SLICE_X42Y28         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     2.763 r  enable_reg/Q
                         net (fo=11, routed)          0.877     3.640    centered_pwm_1channel/enable
    SLICE_X42Y30         LUT3 (Prop_lut3_I2_O)        0.045     3.685 r  centered_pwm_1channel/pwm_i_i_1/O
                         net (fo=1, routed)           0.000     3.685    centered_pwm_1channel/pwm_i_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.851     3.434    centered_pwm_1channel/CLK
    SLICE_X42Y30         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
                         clock pessimism             -0.516     2.918    
                         clock uncertainty            0.189     3.107    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.120     3.227    centered_pwm_1channel/pwm_i_reg
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.685    
  -------------------------------------------------------------------
                         slack                                  0.458    





