<profile>

<section name = "Vitis HLS Report for 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3'" level="0">
<item name = "Date">Tue Feb 24 22:02:05 2026
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">ASIC</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200t-fbg676-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.681 ns, 1.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, 0, 0, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_163_3">?, ?, 4, 4, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 267, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 17, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 200, -</column>
<column name="Register">-, -, 346, -, -</column>
<specialColumn name="Available">730, 740, 269200, 134600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_9_2_32_1_1_U82">sparsemux_9_2_32_1_1, 0, 0, 0, 17, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln163_fu_240_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln165_fu_260_p2">+, 0, 0, 22, 15, 15</column>
<column name="add_ln168_fu_274_p2">+, 0, 0, 22, 15, 15</column>
<column name="add_ln170_fu_280_p2">+, 0, 0, 22, 15, 15</column>
<column name="v2_fu_329_p2">-, 0, 0, 39, 1, 32</column>
<column name="ap_condition_334">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_337">and, 0, 0, 2, 1, 1</column>
<column name="cmp80_i_fu_216_p2">icmp, 0, 0, 10, 2, 1</column>
<column name="icmp_ln163_fu_234_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln166_fu_323_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="v2_1_fu_335_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="M_e_0_address0_local">21, 5, 15, 75</column>
<column name="M_e_0_d0_local">17, 4, 32, 128</column>
<column name="M_e_1_address0_local">21, 5, 15, 75</column>
<column name="M_e_1_d0_local">17, 4, 32, 128</column>
<column name="M_e_2_address0_local">21, 5, 15, 75</column>
<column name="M_e_2_d0_local">17, 4, 32, 128</column>
<column name="M_e_3_address0_local">21, 5, 15, 75</column>
<column name="M_e_3_d0_local">17, 4, 32, 128</column>
<column name="ap_NS_fsm">21, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_c">9, 2, 31, 62</column>
<column name="c_2_fu_70">9, 2, 31, 62</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="M_e_0_addr_4_reg_412">15, 0, 15, 0</column>
<column name="M_e_0_addr_5_reg_417">15, 0, 15, 0</column>
<column name="M_e_0_addr_reg_382">15, 0, 15, 0</column>
<column name="M_e_1_addr_4_reg_422">15, 0, 15, 0</column>
<column name="M_e_1_addr_5_reg_427">15, 0, 15, 0</column>
<column name="M_e_1_addr_reg_397">15, 0, 15, 0</column>
<column name="M_e_2_addr_4_reg_432">15, 0, 15, 0</column>
<column name="M_e_2_addr_5_reg_437">15, 0, 15, 0</column>
<column name="M_e_2_addr_reg_402">15, 0, 15, 0</column>
<column name="M_e_3_addr_4_reg_442">15, 0, 15, 0</column>
<column name="M_e_3_addr_5_reg_447">15, 0, 15, 0</column>
<column name="M_e_3_addr_reg_407">15, 0, 15, 0</column>
<column name="add_ln163_reg_371">31, 0, 31, 0</column>
<column name="add_ln168_reg_387">15, 0, 15, 0</column>
<column name="add_ln170_reg_392">15, 0, 15, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="c_2_fu_70">31, 0, 31, 0</column>
<column name="cmp80_i_reg_362">1, 0, 1, 0</column>
<column name="icmp_ln163_reg_367">1, 0, 1, 0</column>
<column name="icmp_ln166_reg_460">1, 0, 1, 0</column>
<column name="trunc_ln163_reg_376">2, 0, 2, 0</column>
<column name="v2_1_reg_464">32, 0, 32, 0</column>
<column name="v_reg_452">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3, return value</column>
<column name="move_type_2">in, 2, ap_none, move_type_2, scalar</column>
<column name="colt">in, 32, ap_none, colt, scalar</column>
<column name="mul_ln165">in, 15, ap_none, mul_ln165, scalar</column>
<column name="mul_ln161">in, 15, ap_none, mul_ln161, scalar</column>
<column name="mul_ln162">in, 15, ap_none, mul_ln162, scalar</column>
<column name="M_e_0_address0">out, 15, ap_memory, M_e_0, array</column>
<column name="M_e_0_ce0">out, 1, ap_memory, M_e_0, array</column>
<column name="M_e_0_we0">out, 1, ap_memory, M_e_0, array</column>
<column name="M_e_0_d0">out, 32, ap_memory, M_e_0, array</column>
<column name="M_e_0_q0">in, 32, ap_memory, M_e_0, array</column>
<column name="M_e_1_address0">out, 15, ap_memory, M_e_1, array</column>
<column name="M_e_1_ce0">out, 1, ap_memory, M_e_1, array</column>
<column name="M_e_1_we0">out, 1, ap_memory, M_e_1, array</column>
<column name="M_e_1_d0">out, 32, ap_memory, M_e_1, array</column>
<column name="M_e_1_q0">in, 32, ap_memory, M_e_1, array</column>
<column name="M_e_2_address0">out, 15, ap_memory, M_e_2, array</column>
<column name="M_e_2_ce0">out, 1, ap_memory, M_e_2, array</column>
<column name="M_e_2_we0">out, 1, ap_memory, M_e_2, array</column>
<column name="M_e_2_d0">out, 32, ap_memory, M_e_2, array</column>
<column name="M_e_2_q0">in, 32, ap_memory, M_e_2, array</column>
<column name="M_e_3_address0">out, 15, ap_memory, M_e_3, array</column>
<column name="M_e_3_ce0">out, 1, ap_memory, M_e_3, array</column>
<column name="M_e_3_we0">out, 1, ap_memory, M_e_3, array</column>
<column name="M_e_3_d0">out, 32, ap_memory, M_e_3, array</column>
<column name="M_e_3_q0">in, 32, ap_memory, M_e_3, array</column>
</table>
</item>
</section>
</profile>
