{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664412795276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664412795282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 28 19:53:15 2022 " "Processing started: Wed Sep 28 19:53:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664412795282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412795282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412795282 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664412795785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664412795785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i5sext.sv 1 1 " "Found 1 design units, including 1 entities, in source file i5sext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i5SEXT " "Found entity 1: i5SEXT" {  } { { "i5SEXT.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/i5SEXT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412804490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffermux.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffermux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bufferMUX " "Found entity 1: bufferMUX" {  } { { "bufferMUX.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412804494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided/test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "provided/test_memory.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/test_memory.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412804497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file provided/synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "provided/synchronizers.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/synchronizers.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804501 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "provided/synchronizers.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/synchronizers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804501 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "provided/synchronizers.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/synchronizers.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412804501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/slc3_testtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided/slc3_testtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_testtop " "Found entity 1: slc3_testtop" {  } { { "provided/slc3_testtop.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_testtop.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412804505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "provided/slc3_sramtop.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664412804508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Continue CONTINUE slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Continue\" differs only in case from object \"CONTINUE\" in the same scope" {  } { { "provided/slc3_sramtop.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664412804509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/slc3_sramtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided/slc3_sramtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_sramtop " "Found entity 1: slc3_sramtop" {  } { { "provided/slc3_sramtop.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412804509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file provided/slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "provided/SLC3_2.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412804513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided/slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "provided/slc3.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412804516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided/memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "provided/memory_contents.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/memory_contents.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412804519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "provided/Mem2IO.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412804523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided/isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "provided/ISDU.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412804526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/instantiateram.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided/instantiateram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instantiateram " "Found entity 1: Instantiateram" {  } { { "provided/Instantiateram.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Instantiateram.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412804532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412804536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "reg_16.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/reg_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412804540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "o16mux21.sv 1 1 " "Found 1 design units, including 1 entities, in source file o16mux21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 o16MUX21 " "Found entity 1: o16MUX21" {  } { { "o16MUX21.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o16MUX21.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412804544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "o3mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file o3mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 o3MUX " "Found entity 1: o3MUX" {  } { { "o3MUX.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o3MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412804547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "o16mux31.sv 1 1 " "Found 1 design units, including 1 entities, in source file o16mux31.sv" { { "Info" "ISGN_ENTITY_NAME" "1 o16MUX31 " "Found entity 1: o16MUX31" {  } { { "o16MUX31.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o16MUX31.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412804551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "o16mux41.sv 1 1 " "Found 1 design units, including 1 entities, in source file o16mux41.sv" { { "Info" "ISGN_ENTITY_NAME" "1 o16MUX41 " "Found entity 1: o16MUX41" {  } { { "o16MUX41.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o16MUX41.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412804555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i6sext.sv 1 1 " "Found 1 design units, including 1 entities, in source file i6sext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i6SEXT " "Found entity 1: i6SEXT" {  } { { "i6SEXT.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/i6SEXT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412804558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i9sext.sv 1 1 " "Found 1 design units, including 1 entities, in source file i9sext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i9SEXT " "Found entity 1: i9SEXT" {  } { { "i9SEXT.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/i9SEXT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412804562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i11sext.sv 1 1 " "Found 1 design units, including 1 entities, in source file i11sext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i11SEXT " "Found entity 1: i11SEXT" {  } { { "i11SEXT.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/i11SEXT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412804566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412804570 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1664412804572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412804574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_l51.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_l51.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_L51 " "Found entity 1: testbench_L51" {  } { { "testbench_L51.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/testbench_L51.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412804577 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3_sramtop " "Elaborating entity \"slc3_sramtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664412804647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "provided/slc3_sramtop.sv" "button_sync\[0\]" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664412804651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:slc\"" {  } { { "provided/slc3_sramtop.sv" "slc" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664412804653 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ALU 0 slc3.sv(48) " "Net \"ALU\" at slc3.sv(48) has no driver or initial value, using a default initial value '0'" {  } { { "provided/slc3.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1664412804654 "|slc3_sramtop|slc3:slc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BEN 0 slc3.sv(45) " "Net \"BEN\" at slc3.sv(45) has no driver or initial value, using a default initial value '0'" {  } { { "provided/slc3.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1664412804654 "|slc3_sramtop|slc3:slc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(23) " "Output port \"LED\" at slc3.sv(23) has no driver" {  } { { "provided/slc3.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1664412804654 "|slc3_sramtop|slc3:slc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:slc\|HexDriver:hex_drivers\[0\] " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:slc\|HexDriver:hex_drivers\[0\]\"" {  } { { "provided/slc3.sv" "hex_drivers\[0\]" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664412804657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferMUX slc3:slc\|bufferMUX:bufferMUX " "Elaborating entity \"bufferMUX\" for hierarchy \"slc3:slc\|bufferMUX:bufferMUX\"" {  } { { "provided/slc3.sv" "bufferMUX" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664412804662 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bufferMUX.sv(10) " "Verilog HDL Case Statement information at bufferMUX.sv(10): all case item expressions in this case statement are onehot" {  } { { "bufferMUX.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv" 10 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1664412804663 "|slc3_sramtop|slc3:slc|bufferMUX:bufferMUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "o16MUX21 slc3:slc\|o16MUX21:MIO " "Elaborating entity \"o16MUX21\" for hierarchy \"slc3:slc\|o16MUX21:MIO\"" {  } { { "provided/slc3.sv" "MIO" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664412804665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 slc3:slc\|reg_16:MAR_reg " "Elaborating entity \"reg_16\" for hierarchy \"slc3:slc\|reg_16:MAR_reg\"" {  } { { "provided/slc3.sv" "MAR_reg" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664412804667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:slc\|Mem2IO:memory_subsystem\"" {  } { { "provided/slc3.sv" "memory_subsystem" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664412804672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:slc\|ISDU:state_controller\"" {  } { { "provided/slc3.sv" "state_controller" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664412804674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instantiateram Instantiateram:instaRam " "Elaborating entity \"Instantiateram\" for hierarchy \"Instantiateram:instaRam\"" {  } { { "provided/slc3_sramtop.sv" "instaRam" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664412804677 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Instantiateram.sv(51) " "Verilog HDL assignment warning at Instantiateram.sv(51): truncated value with size 32 to match size of target (16)" {  } { { "provided/Instantiateram.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Instantiateram.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664412804679 "|slc3_sramtop|Instantiateram:instaRam"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SLC3_2.sv(119) " "Verilog HDL assignment warning at SLC3_2.sv(119): truncated value with size 32 to match size of target (5)" {  } { { "provided/SLC3_2.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/SLC3_2.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664412804679 "|slc3_sramtop|Instantiateram:instaRam"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram0 " "Elaborating entity \"ram\" for hierarchy \"ram:ram0\"" {  } { { "provided/slc3_sramtop.sv" "ram0" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664412804687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664412804747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664412804748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664412804749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664412804749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664412804749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664412804749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664412804749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664412804749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664412804749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664412804749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664412804749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664412804749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664412804749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664412804749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664412804749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664412804749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664412804749 ""}  } { { "ram.v" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664412804749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hag1 " "Found entity 1: altsyncram_hag1" {  } { { "db/altsyncram_hag1.tdf" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/db/altsyncram_hag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664412804796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412804796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hag1 ram:ram0\|altsyncram:altsyncram_component\|altsyncram_hag1:auto_generated " "Elaborating entity \"altsyncram_hag1\" for hierarchy \"ram:ram0\|altsyncram:altsyncram_component\|altsyncram_hag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664412804798 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|bufferMUX:bufferMUX\|Output\[0\] " "Converted tri-state buffer \"slc3:slc\|bufferMUX:bufferMUX\|Output\[0\]\" feeding internal logic into a wire" {  } { { "bufferMUX.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1664412804986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|bufferMUX:bufferMUX\|Output\[1\] " "Converted tri-state buffer \"slc3:slc\|bufferMUX:bufferMUX\|Output\[1\]\" feeding internal logic into a wire" {  } { { "bufferMUX.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1664412804986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|bufferMUX:bufferMUX\|Output\[2\] " "Converted tri-state buffer \"slc3:slc\|bufferMUX:bufferMUX\|Output\[2\]\" feeding internal logic into a wire" {  } { { "bufferMUX.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1664412804986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|bufferMUX:bufferMUX\|Output\[3\] " "Converted tri-state buffer \"slc3:slc\|bufferMUX:bufferMUX\|Output\[3\]\" feeding internal logic into a wire" {  } { { "bufferMUX.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1664412804986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|bufferMUX:bufferMUX\|Output\[4\] " "Converted tri-state buffer \"slc3:slc\|bufferMUX:bufferMUX\|Output\[4\]\" feeding internal logic into a wire" {  } { { "bufferMUX.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1664412804986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|bufferMUX:bufferMUX\|Output\[5\] " "Converted tri-state buffer \"slc3:slc\|bufferMUX:bufferMUX\|Output\[5\]\" feeding internal logic into a wire" {  } { { "bufferMUX.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1664412804986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|bufferMUX:bufferMUX\|Output\[6\] " "Converted tri-state buffer \"slc3:slc\|bufferMUX:bufferMUX\|Output\[6\]\" feeding internal logic into a wire" {  } { { "bufferMUX.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1664412804986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|bufferMUX:bufferMUX\|Output\[7\] " "Converted tri-state buffer \"slc3:slc\|bufferMUX:bufferMUX\|Output\[7\]\" feeding internal logic into a wire" {  } { { "bufferMUX.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1664412804986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|bufferMUX:bufferMUX\|Output\[8\] " "Converted tri-state buffer \"slc3:slc\|bufferMUX:bufferMUX\|Output\[8\]\" feeding internal logic into a wire" {  } { { "bufferMUX.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1664412804986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|bufferMUX:bufferMUX\|Output\[9\] " "Converted tri-state buffer \"slc3:slc\|bufferMUX:bufferMUX\|Output\[9\]\" feeding internal logic into a wire" {  } { { "bufferMUX.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1664412804986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|bufferMUX:bufferMUX\|Output\[10\] " "Converted tri-state buffer \"slc3:slc\|bufferMUX:bufferMUX\|Output\[10\]\" feeding internal logic into a wire" {  } { { "bufferMUX.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1664412804986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|bufferMUX:bufferMUX\|Output\[11\] " "Converted tri-state buffer \"slc3:slc\|bufferMUX:bufferMUX\|Output\[11\]\" feeding internal logic into a wire" {  } { { "bufferMUX.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1664412804986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|bufferMUX:bufferMUX\|Output\[12\] " "Converted tri-state buffer \"slc3:slc\|bufferMUX:bufferMUX\|Output\[12\]\" feeding internal logic into a wire" {  } { { "bufferMUX.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1664412804986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|bufferMUX:bufferMUX\|Output\[13\] " "Converted tri-state buffer \"slc3:slc\|bufferMUX:bufferMUX\|Output\[13\]\" feeding internal logic into a wire" {  } { { "bufferMUX.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1664412804986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|bufferMUX:bufferMUX\|Output\[14\] " "Converted tri-state buffer \"slc3:slc\|bufferMUX:bufferMUX\|Output\[14\]\" feeding internal logic into a wire" {  } { { "bufferMUX.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1664412804986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|bufferMUX:bufferMUX\|Output\[15\] " "Converted tri-state buffer \"slc3:slc\|bufferMUX:bufferMUX\|Output\[15\]\" feeding internal logic into a wire" {  } { { "bufferMUX.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1664412804986 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1664412804986 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "provided/slc3_sramtop.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664412805869 "|slc3_sramtop|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "provided/slc3_sramtop.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664412805869 "|slc3_sramtop|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "provided/slc3_sramtop.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664412805869 "|slc3_sramtop|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "provided/slc3_sramtop.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664412805869 "|slc3_sramtop|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "provided/slc3_sramtop.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664412805869 "|slc3_sramtop|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "provided/slc3_sramtop.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664412805869 "|slc3_sramtop|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "provided/slc3_sramtop.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664412805869 "|slc3_sramtop|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "provided/slc3_sramtop.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664412805869 "|slc3_sramtop|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "provided/slc3_sramtop.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664412805869 "|slc3_sramtop|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "provided/slc3_sramtop.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664412805869 "|slc3_sramtop|LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1664412805869 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664412805930 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1664412806476 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/output_files/Lab5.map.smsg " "Generated suppressed messages file C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/output_files/Lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412806522 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664412806641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664412806641 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "provided/slc3_sramtop.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664412806700 "|slc3_sramtop|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "provided/slc3_sramtop.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664412806700 "|slc3_sramtop|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "provided/slc3_sramtop.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664412806700 "|slc3_sramtop|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "provided/slc3_sramtop.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664412806700 "|slc3_sramtop|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "provided/slc3_sramtop.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664412806700 "|slc3_sramtop|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "provided/slc3_sramtop.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664412806700 "|slc3_sramtop|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "provided/slc3_sramtop.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664412806700 "|slc3_sramtop|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "provided/slc3_sramtop.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664412806700 "|slc3_sramtop|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "provided/slc3_sramtop.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664412806700 "|slc3_sramtop|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "provided/slc3_sramtop.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664412806700 "|slc3_sramtop|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1664412806700 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "527 " "Implemented 527 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664412806700 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664412806700 ""} { "Info" "ICUT_CUT_TM_LCELLS" "460 " "Implemented 460 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664412806700 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1664412806700 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664412806700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664412806723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 28 19:53:26 2022 " "Processing ended: Wed Sep 28 19:53:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664412806723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664412806723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664412806723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664412806723 ""}
