

================================================================
== Vivado HLS Report for 'rt_feedback'
================================================================
* Date:           Thu Oct 17 18:45:32 2019

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        rt_feedback
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k325tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.39|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |   17|  250017|   18|  250018|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                  |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name    |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- read_packet_in  |      14|      14|         3|          2|          1|       7|    yes   |
        |- Loop 2          |  250000|  250000|         1|          -|          -|  250000|    no    |
        +------------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	6  / (tmp & !exitcond)
* FSM state operations: 

 <State 1>: 0.89ns
ST_1: val_assign [1/1] 0.00ns
:0  %val_assign = alloca i32

ST_1: stg_8 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fet_packet_spk_id_V), !map !39

ST_1: stg_9 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %spk_id_out_V_V), !map !45

ST_1: stg_10 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @rt_feedback_str) nounwind

ST_1: stg_11 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i32* %fet_packet_spk_id_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1)

ST_1: stg_12 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %spk_id_out_V_V, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_13 [1/1] 0.89ns
:6  store i32 -1, i32* %val_assign

ST_1: stg_14 [1/1] 0.89ns
:7  br label %1


 <State 2>: 0.94ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i3 [ 0, %0 ], [ %i_1, %._crit_edge24 ]

ST_2: exitcond1 [1/1] 0.94ns
:1  %exitcond1 = icmp eq i3 %i, -1

ST_2: i_1 [1/1] 0.43ns
:2  %i_1 = add i3 %i, 1

ST_2: stg_18 [1/1] 0.00ns
:3  br i1 %exitcond1, label %5, label %2

ST_2: tmp_1 [1/1] 0.94ns
:4  %tmp_1 = icmp eq i3 %i, 0

ST_2: stg_20 [1/1] 0.00ns
:5  br i1 %tmp_1, label %3, label %._crit_edge

ST_2: tmp_2 [1/1] 0.94ns
._crit_edge:0  %tmp_2 = icmp eq i3 %i, -2

ST_2: stg_22 [1/1] 0.00ns
._crit_edge:1  br i1 %tmp_2, label %4, label %._crit_edge24


 <State 3>: 1.00ns
ST_3: p_Val2_s [1/1] 1.00ns
:0  %p_Val2_s = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %fet_packet_spk_id_V)


 <State 4>: 1.89ns
ST_4: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

ST_4: stg_25 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind

ST_4: tmp_3 [1/1] 0.00ns
:2  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3)

ST_4: stg_27 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_4: stg_28 [1/1] 0.00ns
:1  br label %._crit_edge

ST_4: p_Val2_2 [1/1] 1.00ns
:0  %p_Val2_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %fet_packet_spk_id_V)

ST_4: stg_30 [1/1] 0.89ns
:1  store i32 %p_Val2_2, i32* %val_assign

ST_4: stg_31 [1/1] 0.00ns
:2  br label %._crit_edge24

ST_4: empty_3 [1/1] 0.00ns
._crit_edge24:0  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp_3)

ST_4: stg_33 [1/1] 0.00ns
._crit_edge24:1  br label %1


 <State 5>: 2.39ns
ST_5: val_assign_load [1/1] 0.00ns
:0  %val_assign_load = load i32* %val_assign

ST_5: tmp [1/1] 1.50ns
:1  %tmp = icmp eq i32 %val_assign_load, 888

ST_5: stg_36 [1/1] 0.89ns
:2  br i1 %tmp, label %.preheader, label %.loopexit


 <State 6>: 1.42ns
ST_6: j [1/1] 0.00ns
.preheader:0  %j = phi i18 [ %j_1, %6 ], [ 0, %5 ]

ST_6: exitcond [1/1] 1.29ns
.preheader:1  %exitcond = icmp eq i18 %j, -12144

ST_6: empty_4 [1/1] 0.00ns
.preheader:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 250000, i64 250000, i64 250000)

ST_6: j_1 [1/1] 1.42ns
.preheader:3  %j_1 = add i18 %j, 1

ST_6: stg_41 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %.loopexit, label %6

ST_6: stg_42 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %spk_id_out_V_V, i32 888)

ST_6: stg_43 [1/1] 0.00ns
:1  br label %.preheader

ST_6: stg_44 [1/1] 0.00ns
.loopexit:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
