
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105194                       # Number of seconds simulated
sim_ticks                                105194165562                       # Number of ticks simulated
final_tick                               633138281574                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 180888                       # Simulator instruction rate (inst/s)
host_op_rate                                   228401                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5754967                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908192                       # Number of bytes of host memory used
host_seconds                                 18278.85                       # Real time elapsed on the host
sim_insts                                  3306429694                       # Number of instructions simulated
sim_ops                                    4174911850                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1144704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       547456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2003712                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3700864                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1643264                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1643264                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8943                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4277                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15654                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28913                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12838                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12838                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15818                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10881820                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19469                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5204243                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        12168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19047748                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                35181267                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15818                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19469                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        12168                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              47455                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15621247                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15621247                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15621247                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15818                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10881820                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19469                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5204243                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        12168                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19047748                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               50802513                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               252264187                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20663531                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16894759                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2012632                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8483138                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8114640                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2118690                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91522                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199037556                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             116097677                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20663531                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10233330                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24186511                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5584518                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4832287                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12192672                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2014040                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231594728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.614670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.958551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207408217     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1161923      0.50%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1772895      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2419434      1.04%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2483641      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2076960      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1184242      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1735849      0.75%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11351567      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231594728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081912                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.460223                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       196762388                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7126520                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24121916                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        45773                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3538130                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3409527                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     142235356                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1336                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3538130                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197318671                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1361162                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4362297                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23620865                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1393602                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     142145745                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1391                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        316012                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       556339                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1207                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    197538342                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    661549684                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    661549684                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170748560                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26789737                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39037                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22368                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4051066                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13491346                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7400935                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       131264                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1663545                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141950496                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39019                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134639646                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26561                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     16136844                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     38329188                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5683                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231594728                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581359                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270220                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174608059     75.39%     75.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23276769     10.05%     85.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12022347      5.19%     90.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      9026543      3.90%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7020141      3.03%     97.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2824460      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1793709      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       908164      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       114536      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231594728                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          24222     10.22%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         86703     36.57%     46.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126180     53.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    112801786     83.78%     83.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2088718      1.55%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12387779      9.20%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7344694      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134639646                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533725                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             237105                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001761                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501137682                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    158126698                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132622971                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134876751                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       314510                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2223475                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          339                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       178522                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          109                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3538130                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1082793                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       128278                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141989516                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65050                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13491346                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7400935                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22351                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         94785                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          339                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1174678                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1142959                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2317637                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132812766                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11681968                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1826876                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19025126                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18773973                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7343158                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526483                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132623198                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132622971                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76340134                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204467837                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.525730                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.373360                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904055                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19093464                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2045514                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228056598                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538919                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.387977                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177770476     77.95%     77.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24810510     10.88%     88.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9413751      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4546806      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3781429      1.66%     96.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2249851      0.99%     97.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1888684      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       842178      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2752913      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228056598                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904055                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490280                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267871                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627217                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781424                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507745                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2752913                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367301204                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          287533410                       # The number of ROB writes
system.switch_cpus0.timesIdled                3100112                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20669459                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904055                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.522642                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.522642                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.396410                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.396410                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       598599412                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184024831                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      132387228                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               252264187                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22571842                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18523889                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2103278                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9223846                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8857818                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2248946                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        98394                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    201934940                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             123898002                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22571842                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11106764                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26699858                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5876937                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6172907                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12216683                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2093600                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    238563127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.637141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.999487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       211863269     88.81%     88.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1984109      0.83%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3602734      1.51%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2125624      0.89%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1741967      0.73%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1545998      0.65%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          859320      0.36%     93.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2142817      0.90%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12697289      5.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    238563127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089477                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491144                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       200269481                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7851623                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26620735                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        66144                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3755141                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3708712                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     151929523                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1642                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3755141                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       200566850                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         694143                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6246653                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26372201                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       928131                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     151880659                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        101300                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       536806                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    213936829                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    704902016                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    704902016                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    181391385                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        32545444                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36093                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18074                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2688485                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14112633                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7600269                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        73822                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1729523                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         150722842                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36094                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143550001                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        70162                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18138547                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37750085                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    238563127                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.601728                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.289173                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    178823886     74.96%     74.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23747260      9.95%     84.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12427814      5.21%     90.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8788280      3.68%     93.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8780071      3.68%     97.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3146474      1.32%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2392426      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       280265      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       176651      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    238563127                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          52533     13.65%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        172189     44.76%     58.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       159998     41.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121114159     84.37%     84.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1971932      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18019      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12864802      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7581089      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143550001                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.569046                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             384720                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002680                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    526118011                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    168897731                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141108174                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143934721                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       292929                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2325917                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       105061                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3755141                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         485161                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        56767                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    150758936                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        16277                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14112633                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7600269                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18074                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         46917                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          248                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1206631                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1106227                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2312858                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141925168                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12764202                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1624833                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20345285                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20099585                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7581083                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.562605                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141108219                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141108174                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82566315                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        224944250                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.559367                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367052                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105466380                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    130002275                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20756918                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36040                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2121071                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    234807986                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.553654                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.405348                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    181734820     77.40%     77.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25891222     11.03%     88.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9928527      4.23%     92.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5232268      2.23%     94.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4436095      1.89%     96.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2104164      0.90%     97.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       997570      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1559985      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2923335      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    234807986                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105466380                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     130002275                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19281924                       # Number of memory references committed
system.switch_cpus1.commit.loads             11786716                       # Number of loads committed
system.switch_cpus1.commit.membars              18020                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18862045                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        117035406                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2688806                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2923335                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           382643844                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          305273529                       # The number of ROB writes
system.switch_cpus1.timesIdled                2977704                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13701060                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105466380                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            130002275                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105466380                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.391892                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.391892                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.418079                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.418079                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       638134139                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197093329                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      140664957                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36040                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               252264187                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21637048                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17624781                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1932807                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8594464                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8204687                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2256678                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87634                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    195292032                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             121691983                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21637048                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10461365                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25714003                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5747364                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       8901791                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         11944057                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1930211                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    233693703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.629720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.998727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       207979700     89.00%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2754602      1.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2161702      0.93%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2322076      0.99%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1973255      0.84%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1105576      0.47%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          759638      0.33%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1958695      0.84%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12678459      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    233693703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.085771                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.482399                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       193005165                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     11228042                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25564134                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       117100                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3779260                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3686976                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6614                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     146878179                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        52344                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3779260                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       193265661                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        7884533                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2205840                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25426545                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1131862                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     146663482                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          515                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        437939                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       560739                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         6606                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    205283190                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    683472681                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    683472681                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    170422175                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        34861004                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33105                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16830                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3629056                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14069977                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7913902                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       292886                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1742226                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         146140875                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33105                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        138743514                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        79926                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20243576                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     41752969                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          553                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    233693703                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.593698                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.299312                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    175160325     74.95%     74.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24683865     10.56%     85.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12450550      5.33%     90.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8071180      3.45%     94.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6653726      2.85%     97.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2610303      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3221913      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       787616      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        54225      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    233693703                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         974766     75.53%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        145709     11.29%     86.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       170104     13.18%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115079981     82.94%     82.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2031287      1.46%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16275      0.01%     84.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13742326      9.90%     94.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7873645      5.67%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     138743514                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.549993                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1290579                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009302                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    512551236                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    166418276                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134889624                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     140034093                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       147813                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1799416                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          720                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       130464                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          537                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3779260                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        7136216                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       307929                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    146173980                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          308                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14069977                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7913902                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16829                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        241732                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        12413                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          720                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1153860                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1075218                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2229078                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    136123349                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13611427                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2620165                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21484739                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19435959                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7873312                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.539606                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134892356                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134889624                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80111758                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        215927675                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.534716                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371012                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101140842                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    123870858                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22313060                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32552                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1954317                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    229914443                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.538769                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.391991                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    179557480     78.10%     78.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23600787     10.27%     88.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10946993      4.76%     93.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4884535      2.12%     95.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3696250      1.61%     96.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1562480      0.68%     97.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1546310      0.67%     98.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1109644      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3009964      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    229914443                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101140842                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     123870858                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20053990                       # Number of memory references committed
system.switch_cpus2.commit.loads             12270552                       # Number of loads committed
system.switch_cpus2.commit.membars              16276                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17776358                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111472829                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2450119                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3009964                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           373088397                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          296147174                       # The number of ROB writes
system.switch_cpus2.timesIdled                2874349                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18570484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101140842                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            123870858                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101140842                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.494187                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.494187                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.400932                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.400932                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       615334668                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      185912830                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      139460210                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32552                       # number of misc regfile writes
system.l20.replacements                          8956                       # number of replacements
system.l20.tagsinuse                     10239.979821                       # Cycle average of tags in use
system.l20.total_refs                          552200                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19196                       # Sample count of references to valid blocks.
system.l20.avg_refs                         28.766410                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          562.023505                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.475018                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3830.747996                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5839.733301                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.054885                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000730                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.374096                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.570286                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43683                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43683                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25498                       # number of Writeback hits
system.l20.Writeback_hits::total                25498                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43683                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43683                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43683                       # number of overall hits
system.l20.overall_hits::total                  43683                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8940                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8953                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8943                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8956                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8943                       # number of overall misses
system.l20.overall_misses::total                 8956                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2900443                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2019628335                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2022528778                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       664638                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       664638                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2900443                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2020292973                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2023193416                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2900443                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2020292973                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2023193416                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52623                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52636                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25498                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25498                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52626                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52639                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52626                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52639                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.169888                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.170093                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169935                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.170140                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169935                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.170140                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       223111                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 225909.209732                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 225905.146655                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       221546                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       221546                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       223111                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 225907.746058                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 225903.686467                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       223111                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 225907.746058                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 225903.686467                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5917                       # number of writebacks
system.l20.writebacks::total                     5917                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8940                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8953                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8943                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8956                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8943                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8956                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1466173445                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1468270069                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       479014                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       479014                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1466652459                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1468749083                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1466652459                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1468749083                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169888                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.170093                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169935                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.170140                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169935                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.170140                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 164001.503915                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 163997.550430                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 159671.333333                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 159671.333333                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 164000.051325                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 163996.101273                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 164000.051325                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 163996.101273                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4293                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          316825                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14533                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.800385                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          482.671962                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.496638                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2016.371416                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             0.945231                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7725.514753                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.047136                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001416                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.196911                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000092                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.754445                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        30294                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30294                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9825                       # number of Writeback hits
system.l21.Writeback_hits::total                 9825                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        30294                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30294                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        30294                       # number of overall hits
system.l21.overall_hits::total                  30294                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4277                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4293                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4277                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4293                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4277                       # number of overall misses
system.l21.overall_misses::total                 4293                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3574145                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1000849672                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1004423817                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3574145                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1000849672                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1004423817                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3574145                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1000849672                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1004423817                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34571                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34587                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9825                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9825                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34571                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34587                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34571                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34587                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.123716                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.124122                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.123716                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.124122                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.123716                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.124122                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 223384.062500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 234007.405191                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 233967.812020                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 223384.062500                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 234007.405191                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 233967.812020                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 223384.062500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 234007.405191                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 233967.812020                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2747                       # number of writebacks
system.l21.writebacks::total                     2747                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4277                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4293                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4277                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4293                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4277                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4293                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2583674                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    736091840                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    738675514                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2583674                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    736091840                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    738675514                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2583674                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    736091840                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    738675514                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.123716                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.124122                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.123716                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.124122                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.123716                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.124122                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 161479.625000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 172104.708908                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 172065.109248                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 161479.625000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 172104.708908                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 172065.109248                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 161479.625000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 172104.708908                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 172065.109248                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15664                       # number of replacements
system.l22.tagsinuse                     12287.998404                       # Cycle average of tags in use
system.l22.total_refs                          721283                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27952                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.804343                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           32.271007                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.415252                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6115.503758                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6134.808387                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002626                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000441                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.497681                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.499252                       # Average percentage of cache occupancy
system.l22.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        80819                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  80819                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18828                       # number of Writeback hits
system.l22.Writeback_hits::total                18828                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        80819                       # number of demand (read+write) hits
system.l22.demand_hits::total                   80819                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        80819                       # number of overall hits
system.l22.overall_hits::total                  80819                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15654                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15664                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15654                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15664                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15654                       # number of overall misses
system.l22.overall_misses::total                15664                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2131119                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3762197291                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3764328410                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2131119                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3762197291                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3764328410                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2131119                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3762197291                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3764328410                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        96473                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              96483                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18828                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18828                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        96473                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               96483                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        96473                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              96483                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.162263                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.162350                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.162263                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.162350                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.162263                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.162350                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 213111.900000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 240334.565670                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 240317.186542                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 213111.900000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 240334.565670                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 240317.186542                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 213111.900000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 240334.565670                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 240317.186542                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4174                       # number of writebacks
system.l22.writebacks::total                     4174                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15654                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15664                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15654                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15664                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15654                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15664                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1509969                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2793321938                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2794831907                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1509969                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2793321938                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2794831907                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1509969                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2793321938                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2794831907                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.162263                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.162350                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.162263                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.162350                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.162263                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.162350                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 150996.900000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 178441.416762                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 178423.896004                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 150996.900000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 178441.416762                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 178423.896004                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 150996.900000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 178441.416762                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 178423.896004                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               492.996194                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012200277                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2053144.578093                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996194                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          480                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.769231                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790058                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12192655                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12192655                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12192655                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12192655                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12192655                       # number of overall hits
system.cpu0.icache.overall_hits::total       12192655                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3955074                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3955074                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3955074                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3955074                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3955074                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3955074                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12192672                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12192672                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12192672                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12192672                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12192672                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12192672                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 232651.411765                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 232651.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 232651.411765                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3008835                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3008835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3008835                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 231448.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52626                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171841426                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52882                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3249.525850                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.294318                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.705682                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911306                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088694                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8573314                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8573314                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185023                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185023                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17509                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17509                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15758337                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15758337                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15758337                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15758337                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       148851                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       148851                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3038                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3038                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       151889                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        151889                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       151889                       # number of overall misses
system.cpu0.dcache.overall_misses::total       151889                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  16872986237                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  16872986237                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    580509828                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    580509828                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17453496065                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17453496065                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17453496065                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17453496065                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8722165                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8722165                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15910226                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15910226                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15910226                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15910226                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017066                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017066                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000423                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000423                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009547                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009547                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009547                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009547                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113354.873242                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113354.873242                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 191082.892693                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 191082.892693                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 114909.546215                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 114909.546215                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 114909.546215                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 114909.546215                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1141959                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 103814.454545                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25498                       # number of writebacks
system.cpu0.dcache.writebacks::total            25498                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        96228                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        96228                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3035                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3035                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        99263                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        99263                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        99263                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        99263                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52623                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52623                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52626                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52626                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52626                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52626                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4961906314                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4961906314                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       689538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       689538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4962595852                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4962595852                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4962595852                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4962595852                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006033                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006033                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003308                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003308                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003308                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003308                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94291.589495                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94291.589495                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data       229846                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total       229846                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94299.316916                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94299.316916                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94299.316916                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94299.316916                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.021325                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015359734                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2197748.341991                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.021325                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024073                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738816                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12216664                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12216664                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12216664                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12216664                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12216664                       # number of overall hits
system.cpu1.icache.overall_hits::total       12216664                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4596991                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4596991                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4596991                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4596991                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4596991                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4596991                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12216683                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12216683                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12216683                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12216683                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12216683                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12216683                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 241946.894737                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 241946.894737                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 241946.894737                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 241946.894737                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 241946.894737                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 241946.894737                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3707563                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3707563                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3707563                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3707563                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3707563                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3707563                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 231722.687500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 231722.687500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 231722.687500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 231722.687500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 231722.687500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 231722.687500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34571                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163734198                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34827                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4701.358084                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.171368                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.828632                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903013                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096987                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9512701                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9512701                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7459169                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7459169                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18050                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18050                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18020                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18020                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16971870                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16971870                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16971870                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16971870                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        89032                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        89032                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        89032                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         89032                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        89032                       # number of overall misses
system.cpu1.dcache.overall_misses::total        89032                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8468821435                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8468821435                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8468821435                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8468821435                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8468821435                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8468821435                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9601733                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9601733                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7459169                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7459169                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18020                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18020                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17060902                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17060902                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17060902                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17060902                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009272                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009272                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005218                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005218                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005218                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005218                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 95121.096179                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95121.096179                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 95121.096179                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95121.096179                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 95121.096179                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95121.096179                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9825                       # number of writebacks
system.cpu1.dcache.writebacks::total             9825                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        54461                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        54461                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        54461                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        54461                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        54461                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        54461                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34571                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34571                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34571                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34571                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34571                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34571                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3011862266                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3011862266                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3011862266                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3011862266                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3011862266                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3011862266                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002026                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002026                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002026                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002026                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87121.062914                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87121.062914                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87121.062914                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87121.062914                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87121.062914                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87121.062914                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               546.978343                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008638747                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1843946.521024                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.978343                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          537                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.015991                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.860577                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.876568                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11944046                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11944046                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11944046                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11944046                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11944046                       # number of overall hits
system.cpu2.icache.overall_hits::total       11944046                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.cpu2.icache.overall_misses::total           11                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2483596                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2483596                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2483596                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2483596                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2483596                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2483596                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11944057                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11944057                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11944057                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11944057                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11944057                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11944057                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 225781.454545                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 225781.454545                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 225781.454545                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 225781.454545                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 225781.454545                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 225781.454545                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2214119                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2214119                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2214119                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2214119                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2214119                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2214119                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 221411.900000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 221411.900000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 221411.900000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 221411.900000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 221411.900000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 221411.900000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 96473                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               190619736                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 96729                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1970.657569                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.610852                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.389148                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916449                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083551                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10479645                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10479645                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7750728                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7750728                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16639                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16639                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16276                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16276                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18230373                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18230373                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18230373                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18230373                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       401490                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       401490                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           70                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       401560                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        401560                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       401560                       # number of overall misses
system.cpu2.dcache.overall_misses::total       401560                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  41050032303                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  41050032303                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7692599                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7692599                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  41057724902                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  41057724902                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  41057724902                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  41057724902                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10881135                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10881135                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7750798                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7750798                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16276                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16276                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18631933                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18631933                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18631933                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18631933                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.036898                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036898                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000009                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021552                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021552                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021552                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021552                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 102244.221034                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102244.221034                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 109894.271429                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 109894.271429                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 102245.554592                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 102245.554592                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 102245.554592                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102245.554592                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18828                       # number of writebacks
system.cpu2.dcache.writebacks::total            18828                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       305017                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       305017                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           70                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       305087                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       305087                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       305087                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       305087                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        96473                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        96473                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        96473                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        96473                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        96473                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        96473                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9316352257                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9316352257                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9316352257                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9316352257                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9316352257                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9316352257                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008866                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008866                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005178                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005178                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005178                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005178                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96569.529889                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96569.529889                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 96569.529889                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96569.529889                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 96569.529889                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96569.529889                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
