// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_fp_conv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        d_i_idx,
        d_o_idx,
        kh_index,
        o_index,
        N,
        wt_mem_V_address0,
        wt_mem_V_ce0,
        wt_mem_V_q0,
        kh_mem_V_address0,
        kh_mem_V_ce0,
        kh_mem_V_q0,
        dmem_V_address0,
        dmem_V_ce0,
        dmem_V_we0,
        dmem_V_d0,
        dmem_V_q0
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [0:0] d_i_idx;
input  [0:0] d_o_idx;
input  [0:0] kh_index;
input  [8:0] o_index;
input  [15:0] N;
output  [12:0] wt_mem_V_address0;
output   wt_mem_V_ce0;
input  [63:0] wt_mem_V_q0;
output  [5:0] kh_mem_V_address0;
output   kh_mem_V_ce0;
input  [63:0] kh_mem_V_q0;
output  [11:0] dmem_V_address0;
output   dmem_V_ce0;
output   dmem_V_we0;
output  [63:0] dmem_V_d0;
input  [63:0] dmem_V_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg wt_mem_V_ce0;
reg kh_mem_V_ce0;
reg[11:0] dmem_V_address0;
reg dmem_V_ce0;
reg dmem_V_we0;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [7:0] kh_index_cast_fu_377_p1;
reg   [7:0] kh_index_cast_reg_1132;
wire   [1:0] zext_ln482_fu_381_p1;
reg   [1:0] zext_ln482_reg_1137;
wire   [0:0] empty_fu_385_p1;
reg   [0:0] empty_reg_1142;
wire   [9:0] n_V_2_fu_406_p2;
reg   [9:0] n_V_2_reg_1150;
wire    ap_CS_fsm_state2;
wire   [0:0] ret_V_fu_416_p1;
reg   [0:0] ret_V_reg_1155;
wire   [0:0] icmp_ln1027_fu_401_p2;
wire   [8:0] trunc_ln186_fu_453_p1;
reg   [8:0] trunc_ln186_reg_1165;
reg   [5:0] ret_V_8_reg_1170;
wire   [1:0] off_fu_476_p2;
reg   [1:0] off_reg_1175;
reg   [63:0] wt_word_V_reg_1188;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire   [0:0] empty_81_fu_506_p1;
reg   [0:0] empty_81_reg_1198;
wire    ap_CS_fsm_state5;
wire   [0:0] empty_82_fu_510_p1;
reg   [0:0] empty_82_reg_1203;
wire   [0:0] empty_83_fu_514_p1;
reg   [0:0] empty_83_reg_1208;
wire   [15:0] nc_V_5_fu_538_p1;
reg   [19:0] win_V_0_0_2_0_load_reg_1233;
reg   [19:0] win_V_0_1_2_0115_load_reg_1238;
reg   [19:0] win_V_0_2_2_0117_load_reg_1243;
reg   [19:0] win_V_1_0_2_0_load_reg_1248;
reg   [19:0] win_V_1_1_2_0120_load_reg_1253;
reg   [19:0] win_V_1_2_2_0122_load_reg_1258;
reg   [19:0] win_V_2_0_2_0_load_reg_1263;
reg   [19:0] win_V_2_1_2_0125_load_reg_1268;
reg   [19:0] win_V_2_2_2_0127_load_reg_1273;
reg   [0:0] tmp_reg_1278;
reg   [0:0] tmp_31_reg_1283;
reg   [0:0] tmp_32_reg_1288;
reg   [0:0] tmp_33_reg_1293;
reg   [0:0] tmp_34_reg_1298;
reg   [0:0] tmp_35_reg_1303;
reg   [0:0] tmp_36_reg_1308;
reg   [0:0] tmp_37_reg_1313;
reg   [0:0] tmp_38_reg_1318;
reg   [0:0] tmp_39_reg_1323;
reg   [0:0] tmp_40_reg_1328;
reg   [0:0] tmp_41_reg_1333;
reg   [0:0] tmp_42_reg_1338;
reg   [0:0] tmp_43_reg_1343;
reg   [0:0] tmp_44_reg_1348;
reg   [0:0] tmp_45_reg_1353;
reg   [0:0] tmp_46_reg_1358;
reg   [0:0] tmp_47_reg_1363;
reg   [0:0] tmp_48_reg_1368;
reg   [0:0] tmp_49_reg_1373;
reg   [0:0] tmp_50_reg_1378;
reg   [0:0] tmp_51_reg_1383;
reg   [0:0] tmp_52_reg_1388;
reg   [0:0] tmp_53_reg_1393;
wire   [0:0] ret_V_22_fu_775_p2;
reg   [0:0] ret_V_22_reg_1398;
reg   [7:0] ret_V_9_reg_1403;
wire   [21:0] shl_i_i_i_fu_808_p3;
reg   [21:0] shl_i_i_i_reg_1408;
wire    ap_CS_fsm_state6;
wire   [0:0] xor_ln779_fu_817_p2;
reg   [0:0] xor_ln779_reg_1413;
wire   [0:0] xor_ln779_1_fu_823_p2;
reg   [0:0] xor_ln779_1_reg_1418;
wire   [0:0] xor_ln779_2_fu_829_p2;
reg   [0:0] xor_ln779_2_reg_1423;
wire   [0:0] xor_ln779_3_fu_835_p2;
reg   [0:0] xor_ln779_3_reg_1428;
wire   [0:0] xor_ln779_4_fu_841_p2;
reg   [0:0] xor_ln779_4_reg_1433;
wire   [0:0] xor_ln779_5_fu_847_p2;
reg   [0:0] xor_ln779_5_reg_1438;
wire   [0:0] xor_ln779_6_fu_853_p2;
reg   [0:0] xor_ln779_6_reg_1443;
wire   [0:0] xor_ln779_7_fu_859_p2;
reg   [0:0] xor_ln779_7_reg_1448;
wire   [0:0] xor_ln779_8_fu_865_p2;
reg   [0:0] xor_ln779_8_reg_1453;
wire   [0:0] xor_ln779_9_fu_871_p2;
reg   [0:0] xor_ln779_9_reg_1458;
wire   [0:0] xor_ln779_10_fu_877_p2;
reg   [0:0] xor_ln779_10_reg_1463;
wire   [0:0] xor_ln779_11_fu_883_p2;
reg   [0:0] xor_ln779_11_reg_1468;
wire   [0:0] xor_ln779_12_fu_889_p2;
reg   [0:0] xor_ln779_12_reg_1473;
wire   [0:0] xor_ln779_13_fu_895_p2;
reg   [0:0] xor_ln779_13_reg_1478;
wire   [0:0] xor_ln779_14_fu_901_p2;
reg   [0:0] xor_ln779_14_reg_1483;
wire   [0:0] xor_ln779_15_fu_907_p2;
reg   [0:0] xor_ln779_15_reg_1488;
wire   [0:0] xor_ln779_16_fu_913_p2;
reg   [0:0] xor_ln779_16_reg_1493;
wire   [0:0] xor_ln779_17_fu_919_p2;
reg   [0:0] xor_ln779_17_reg_1498;
wire   [0:0] xor_ln779_18_fu_925_p2;
reg   [0:0] xor_ln779_18_reg_1503;
wire   [0:0] xor_ln779_19_fu_931_p2;
reg   [0:0] xor_ln779_19_reg_1508;
wire   [0:0] xor_ln779_20_fu_937_p2;
reg   [0:0] xor_ln779_20_reg_1513;
wire   [0:0] xor_ln779_21_fu_943_p2;
reg   [0:0] xor_ln779_21_reg_1518;
wire   [0:0] xor_ln779_22_fu_949_p2;
reg   [0:0] xor_ln779_22_reg_1523;
wire   [0:0] xor_ln779_23_fu_955_p2;
reg   [0:0] xor_ln779_23_reg_1528;
wire   [11:0] tmp_s_fu_961_p4;
reg   [11:0] tmp_s_reg_1533;
wire    ap_CS_fsm_state8;
reg   [6:0] lbuf_V_0_address0;
reg    lbuf_V_0_ce0;
reg    lbuf_V_0_we0;
reg   [19:0] lbuf_V_0_d0;
wire   [19:0] lbuf_V_0_q0;
reg    lbuf_V_0_ce1;
reg    lbuf_V_0_we1;
wire   [19:0] lbuf_V_0_q1;
reg   [6:0] lbuf_V_1_address0;
reg    lbuf_V_1_ce0;
reg    lbuf_V_1_we0;
reg   [19:0] lbuf_V_1_d0;
wire   [19:0] lbuf_V_1_q0;
reg    lbuf_V_1_ce1;
reg    lbuf_V_1_we1;
wire   [19:0] lbuf_V_1_q1;
reg   [3:0] outwords_V_address0;
reg    outwords_V_ce0;
reg    outwords_V_we0;
wire   [63:0] outwords_V_q0;
wire    grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_start;
wire    grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_done;
wire    grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_idle;
wire    grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_ready;
wire   [6:0] grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_address0;
wire    grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_ce0;
wire    grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_we0;
wire   [19:0] grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_d0;
wire   [6:0] grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_address0;
wire    grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_ce0;
wire    grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_we0;
wire   [19:0] grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_d0;
wire    grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_start;
wire    grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_done;
wire    grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_idle;
wire    grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_ready;
wire   [8:0] grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out;
wire    grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out_ap_vld;
wire   [8:0] grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out;
wire    grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out_ap_vld;
wire   [8:0] grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out;
wire    grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out_ap_vld;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_start;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_done;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_idle;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_ready;
wire   [6:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_address0;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_ce0;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_we0;
wire   [19:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_d0;
wire   [6:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_address1;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_ce1;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_we1;
wire   [19:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_d1;
wire   [6:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_address0;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_ce0;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_we0;
wire   [19:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_d0;
wire   [6:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_address1;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_ce1;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_we1;
wire   [19:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_d1;
wire   [3:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_address0;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_ce0;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_we0;
wire   [63:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_d0;
wire   [19:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_2_1_out;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_2_1_out_ap_vld;
wire   [19:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_2_1_2_out_o;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_2_1_2_out_o_ap_vld;
wire   [19:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_1_1_out;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_1_1_out_ap_vld;
wire   [19:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_1_1_2_out_o;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_1_1_2_out_o_ap_vld;
wire   [19:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_0_1_out;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_0_1_out_ap_vld;
wire   [19:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_0_1_2_out_o;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_0_1_2_out_o_ap_vld;
wire   [19:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_2_1_out;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_2_1_out_ap_vld;
wire   [19:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_2_1_2_out_o;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_2_1_2_out_o_ap_vld;
wire   [19:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_1_1_out;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_1_1_out_ap_vld;
wire   [19:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_1_1_2_out_o;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_1_1_2_out_o_ap_vld;
wire   [19:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_0_1_out;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_0_1_out_ap_vld;
wire   [19:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_0_1_2_out_o;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_0_1_2_out_o_ap_vld;
wire   [19:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_2_1_out;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_2_1_out_ap_vld;
wire   [19:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_2_1_2_out_o;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_2_1_2_out_o_ap_vld;
wire   [19:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_1_1_out;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_1_1_out_ap_vld;
wire   [19:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_1_1_2_out_o;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_1_1_2_out_o_ap_vld;
wire   [19:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_0_1_out;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_0_1_out_ap_vld;
wire   [19:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_0_1_2_out_o;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_0_1_2_out_o_ap_vld;
wire   [11:0] grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_dmem_V_address0;
wire    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_dmem_V_ce0;
wire    grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_start;
wire    grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_done;
wire    grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_idle;
wire    grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_ready;
wire   [3:0] grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_outwords_V_address0;
wire    grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_outwords_V_ce0;
wire   [11:0] grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_address0;
wire    grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_ce0;
wire    grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_we0;
wire   [63:0] grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_d0;
reg   [15:0] nc_V_8_reg_272;
reg    grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_start_reg;
reg    grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_start_reg;
reg    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_start_reg;
wire    ap_CS_fsm_state7;
reg   [19:0] win_V_2_2_2_0127_fu_176;
reg   [19:0] win_V_2_2_1_0126_fu_172;
reg   [19:0] win_V_2_1_2_0125_fu_168;
reg   [19:0] win_V_2_1_1_0124_fu_164;
reg   [19:0] win_V_2_0_2_0_fu_160;
reg   [19:0] win_V_2_0_1_0123_fu_156;
reg   [19:0] win_V_1_2_2_0122_fu_152;
reg   [19:0] win_V_1_2_1_0121_fu_148;
reg   [19:0] win_V_1_1_2_0120_fu_144;
reg   [19:0] win_V_1_1_1_0119_fu_140;
reg   [19:0] win_V_1_0_2_0_fu_136;
reg   [19:0] win_V_1_0_1_0118_fu_132;
reg   [19:0] win_V_0_2_2_0117_fu_128;
reg   [19:0] win_V_0_2_1_0116_fu_124;
reg   [19:0] win_V_0_1_2_0115_fu_120;
reg   [19:0] win_V_0_1_1_0114_fu_116;
reg   [19:0] win_V_0_0_2_0_fu_112;
reg   [19:0] win_V_0_0_1_0113_fu_108;
reg    grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_start_reg;
wire    ap_CS_fsm_state9;
wire   [63:0] zext_ln499_1_fu_448_p1;
wire   [63:0] zext_ln541_fu_493_p1;
reg   [9:0] n_V_fu_104;
reg   [8:0] wtbuf_V_0_0143_fu_180;
reg   [8:0] wtbuf_V_1_0144_fu_184;
reg   [8:0] wtbuf_V_2_0145_fu_188;
reg    ap_block_state4_on_subcall_done;
wire   [15:0] zext_ln1027_fu_397_p1;
wire   [8:0] ret_V_s_fu_428_p4;
wire   [11:0] select_ln499_fu_420_p3;
wire   [11:0] zext_ln499_fu_438_p1;
wire   [11:0] add_ln499_fu_442_p2;
wire   [7:0] trunc_ln186_1_fu_457_p1;
wire   [7:0] idx_V_fu_461_p2;
wire   [1:0] trunc_ln1027_fu_412_p1;
wire   [8:0] img_idx_V_fu_771_p2;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_start_reg = 1'b0;
#0 grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_start_reg = 1'b0;
#0 grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_start_reg = 1'b0;
#0 grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_start_reg = 1'b0;
end

top_fp_conv_lbuf_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 20 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
lbuf_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lbuf_V_0_address0),
    .ce0(lbuf_V_0_ce0),
    .we0(lbuf_V_0_we0),
    .d0(lbuf_V_0_d0),
    .q0(lbuf_V_0_q0),
    .address1(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_address1),
    .ce1(lbuf_V_0_ce1),
    .we1(lbuf_V_0_we1),
    .d1(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_d1),
    .q1(lbuf_V_0_q1)
);

top_fp_conv_lbuf_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 20 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
lbuf_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lbuf_V_1_address0),
    .ce0(lbuf_V_1_ce0),
    .we0(lbuf_V_1_we0),
    .d0(lbuf_V_1_d0),
    .q0(lbuf_V_1_q0),
    .address1(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_address1),
    .ce1(lbuf_V_1_ce1),
    .we1(lbuf_V_1_we1),
    .d1(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_d1),
    .q1(lbuf_V_1_q1)
);

top_fp_conv_outwords_V_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
outwords_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outwords_V_address0),
    .ce0(outwords_V_ce0),
    .we0(outwords_V_we0),
    .d0(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_d0),
    .q0(outwords_V_q0)
);

top_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_start),
    .ap_done(grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_done),
    .ap_idle(grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_idle),
    .ap_ready(grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_ready),
    .lbuf_V_0_address0(grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_address0),
    .lbuf_V_0_ce0(grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_ce0),
    .lbuf_V_0_we0(grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_we0),
    .lbuf_V_0_d0(grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_d0),
    .lbuf_V_1_address0(grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_address0),
    .lbuf_V_1_ce0(grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_ce0),
    .lbuf_V_1_we0(grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_we0),
    .lbuf_V_1_d0(grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_d0),
    .lbuf_V_1_q0(lbuf_V_1_q0)
);

top_fp_conv_Pipeline_LOOP_LOAD_WTS grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_start),
    .ap_done(grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_done),
    .ap_idle(grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_idle),
    .ap_ready(grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_ready),
    .wtbuf_V_2_0145(wtbuf_V_2_0145_fu_188),
    .wtbuf_V_1_0144(wtbuf_V_1_0144_fu_184),
    .wtbuf_V_0_0143(wtbuf_V_0_0143_fu_180),
    .wt_word_V(wt_word_V_reg_1188),
    .wtbuf_V_2_1_out(grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out),
    .wtbuf_V_2_1_out_ap_vld(grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out_ap_vld),
    .wtbuf_V_1_1_out(grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out),
    .wtbuf_V_1_1_out_ap_vld(grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out_ap_vld),
    .wtbuf_V_0_1_out(grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out),
    .wtbuf_V_0_1_out_ap_vld(grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out_ap_vld)
);

top_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_start),
    .ap_done(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_done),
    .ap_idle(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_idle),
    .ap_ready(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_ready),
    .win_V_2_2_2_0127(win_V_2_2_2_0127_load_reg_1273),
    .win_V_2_1_2_0125(win_V_2_1_2_0125_load_reg_1268),
    .win_V_2_0_2_0(win_V_2_0_2_0_load_reg_1263),
    .win_V_1_2_2_0122(win_V_1_2_2_0122_load_reg_1258),
    .win_V_1_1_2_0120(win_V_1_1_2_0120_load_reg_1253),
    .win_V_1_0_2_0(win_V_1_0_2_0_load_reg_1248),
    .win_V_0_2_2_0117(win_V_0_2_2_0117_load_reg_1243),
    .win_V_0_1_2_0115(win_V_0_1_2_0115_load_reg_1238),
    .win_V_0_0_2_0(win_V_0_0_2_0_load_reg_1233),
    .lbuf_V_0_address0(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_address0),
    .lbuf_V_0_ce0(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_ce0),
    .lbuf_V_0_we0(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_we0),
    .lbuf_V_0_d0(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_d0),
    .lbuf_V_0_q0(lbuf_V_0_q0),
    .lbuf_V_0_address1(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_address1),
    .lbuf_V_0_ce1(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_ce1),
    .lbuf_V_0_we1(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_we1),
    .lbuf_V_0_d1(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_d1),
    .lbuf_V_0_q1(lbuf_V_0_q1),
    .lbuf_V_1_address0(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_address0),
    .lbuf_V_1_ce0(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_ce0),
    .lbuf_V_1_we0(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_we0),
    .lbuf_V_1_d0(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_d0),
    .lbuf_V_1_q0(lbuf_V_1_q0),
    .lbuf_V_1_address1(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_address1),
    .lbuf_V_1_ce1(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_ce1),
    .lbuf_V_1_we1(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_we1),
    .lbuf_V_1_d1(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_d1),
    .lbuf_V_1_q1(lbuf_V_1_q1),
    .d_i_idx(d_i_idx),
    .icmp_ln779(xor_ln779_reg_1413),
    .icmp_ln779_1(xor_ln779_1_reg_1418),
    .icmp_ln779_2(xor_ln779_2_reg_1423),
    .icmp_ln779_3(xor_ln779_3_reg_1428),
    .icmp_ln779_4(xor_ln779_4_reg_1433),
    .icmp_ln779_5(xor_ln779_5_reg_1438),
    .icmp_ln779_6(xor_ln779_6_reg_1443),
    .icmp_ln779_7(xor_ln779_7_reg_1448),
    .wtbuf_V_0_1_cast1(empty_83_reg_1208),
    .icmp_ln779_8(xor_ln779_8_reg_1453),
    .icmp_ln779_9(xor_ln779_9_reg_1458),
    .icmp_ln779_10(xor_ln779_10_reg_1463),
    .icmp_ln779_11(xor_ln779_11_reg_1468),
    .icmp_ln779_12(xor_ln779_12_reg_1473),
    .icmp_ln779_13(xor_ln779_13_reg_1478),
    .icmp_ln779_14(xor_ln779_14_reg_1483),
    .icmp_ln779_15(xor_ln779_15_reg_1488),
    .wtbuf_V_1_1_cast1(empty_82_reg_1203),
    .icmp_ln779_16(xor_ln779_16_reg_1493),
    .icmp_ln779_17(xor_ln779_17_reg_1498),
    .icmp_ln779_18(xor_ln779_18_reg_1503),
    .icmp_ln779_19(xor_ln779_19_reg_1508),
    .icmp_ln779_20(xor_ln779_20_reg_1513),
    .icmp_ln779_21(xor_ln779_21_reg_1518),
    .icmp_ln779_22(xor_ln779_22_reg_1523),
    .icmp_ln779_23(xor_ln779_23_reg_1528),
    .wtbuf_V_2_1_cast1(empty_81_reg_1198),
    .sext_ln779(shl_i_i_i_reg_1408),
    .outwords_V_address0(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_address0),
    .outwords_V_ce0(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_ce0),
    .outwords_V_we0(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_we0),
    .outwords_V_d0(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_d0),
    .outwords_V_q0(outwords_V_q0),
    .win_V_2_2_1_out(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_2_1_out),
    .win_V_2_2_1_out_ap_vld(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_2_1_out_ap_vld),
    .win_V_2_2_1_2_out_i(win_V_2_2_1_0126_fu_172),
    .win_V_2_2_1_2_out_o(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_2_1_2_out_o),
    .win_V_2_2_1_2_out_o_ap_vld(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_2_1_2_out_o_ap_vld),
    .win_V_2_1_1_out(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_1_1_out),
    .win_V_2_1_1_out_ap_vld(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_1_1_out_ap_vld),
    .win_V_2_1_1_2_out_i(win_V_2_1_1_0124_fu_164),
    .win_V_2_1_1_2_out_o(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_1_1_2_out_o),
    .win_V_2_1_1_2_out_o_ap_vld(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_1_1_2_out_o_ap_vld),
    .win_V_2_0_1_out(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_0_1_out),
    .win_V_2_0_1_out_ap_vld(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_0_1_out_ap_vld),
    .win_V_2_0_1_2_out_i(win_V_2_0_1_0123_fu_156),
    .win_V_2_0_1_2_out_o(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_0_1_2_out_o),
    .win_V_2_0_1_2_out_o_ap_vld(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_0_1_2_out_o_ap_vld),
    .win_V_1_2_1_out(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_2_1_out),
    .win_V_1_2_1_out_ap_vld(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_2_1_out_ap_vld),
    .win_V_1_2_1_2_out_i(win_V_1_2_1_0121_fu_148),
    .win_V_1_2_1_2_out_o(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_2_1_2_out_o),
    .win_V_1_2_1_2_out_o_ap_vld(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_2_1_2_out_o_ap_vld),
    .win_V_1_1_1_out(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_1_1_out),
    .win_V_1_1_1_out_ap_vld(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_1_1_out_ap_vld),
    .win_V_1_1_1_2_out_i(win_V_1_1_1_0119_fu_140),
    .win_V_1_1_1_2_out_o(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_1_1_2_out_o),
    .win_V_1_1_1_2_out_o_ap_vld(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_1_1_2_out_o_ap_vld),
    .win_V_1_0_1_out(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_0_1_out),
    .win_V_1_0_1_out_ap_vld(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_0_1_out_ap_vld),
    .win_V_1_0_1_2_out_i(win_V_1_0_1_0118_fu_132),
    .win_V_1_0_1_2_out_o(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_0_1_2_out_o),
    .win_V_1_0_1_2_out_o_ap_vld(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_0_1_2_out_o_ap_vld),
    .win_V_0_2_1_out(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_2_1_out),
    .win_V_0_2_1_out_ap_vld(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_2_1_out_ap_vld),
    .win_V_0_2_1_2_out_i(win_V_0_2_1_0116_fu_124),
    .win_V_0_2_1_2_out_o(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_2_1_2_out_o),
    .win_V_0_2_1_2_out_o_ap_vld(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_2_1_2_out_o_ap_vld),
    .win_V_0_1_1_out(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_1_1_out),
    .win_V_0_1_1_out_ap_vld(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_1_1_out_ap_vld),
    .win_V_0_1_1_2_out_i(win_V_0_1_1_0114_fu_116),
    .win_V_0_1_1_2_out_o(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_1_1_2_out_o),
    .win_V_0_1_1_2_out_o_ap_vld(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_1_1_2_out_o_ap_vld),
    .win_V_0_0_1_out(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_0_1_out),
    .win_V_0_0_1_out_ap_vld(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_0_1_out_ap_vld),
    .win_V_0_0_1_2_out_i(win_V_0_0_1_0113_fu_108),
    .win_V_0_0_1_2_out_o(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_0_1_2_out_o),
    .win_V_0_0_1_2_out_o_ap_vld(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_0_1_2_out_o_ap_vld),
    .dmem_V_address0(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_dmem_V_address0),
    .dmem_V_ce0(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_dmem_V_ce0),
    .dmem_V_q0(dmem_V_q0)
);

top_fp_conv_Pipeline_LOOP_OUTPUT grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_start),
    .ap_done(grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_done),
    .ap_idle(grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_idle),
    .ap_ready(grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_ready),
    .outwords_V_address0(grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_outwords_V_address0),
    .outwords_V_ce0(grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_outwords_V_ce0),
    .outwords_V_q0(outwords_V_q0),
    .ret_V_9(ret_V_9_reg_1403),
    .zext_ln580(tmp_s_reg_1533),
    .dmem_V_address0(grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_address0),
    .dmem_V_ce0(grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_ce0),
    .dmem_V_we0(grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_we0),
    .dmem_V_d0(grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_start_reg <= 1'b1;
        end else if ((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_ready == 1'b1)) begin
            grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_start_reg <= 1'b1;
        end else if ((grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_ready == 1'b1)) begin
            grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_start_reg <= 1'b1;
        end else if ((grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_ready == 1'b1)) begin
            grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_start_reg <= 1'b1;
        end else if ((grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_ready == 1'b1)) begin
            grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        n_V_fu_104 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        n_V_fu_104 <= n_V_2_reg_1150;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        if ((off_reg_1175 == 2'd2)) begin
            nc_V_8_reg_272 <= {{kh_mem_V_q0[47:32]}};
        end else if ((off_reg_1175 == 2'd3)) begin
            nc_V_8_reg_272 <= {{kh_mem_V_q0[63:48]}};
        end else if ((off_reg_1175 == 2'd1)) begin
            nc_V_8_reg_272 <= {{kh_mem_V_q0[31:16]}};
        end else if ((off_reg_1175 == 2'd0)) begin
            nc_V_8_reg_272 <= nc_V_5_fu_538_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        empty_81_reg_1198 <= empty_81_fu_506_p1;
        empty_82_reg_1203 <= empty_82_fu_510_p1;
        empty_83_reg_1208 <= empty_83_fu_514_p1;
        ret_V_22_reg_1398 <= ret_V_22_fu_775_p2;
        ret_V_9_reg_1403 <= {{img_idx_V_fu_771_p2[8:1]}};
        tmp_31_reg_1283 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out[32'd7];
        tmp_32_reg_1288 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out[32'd6];
        tmp_33_reg_1293 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out[32'd5];
        tmp_34_reg_1298 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out[32'd4];
        tmp_35_reg_1303 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out[32'd3];
        tmp_36_reg_1308 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out[32'd2];
        tmp_37_reg_1313 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out[32'd1];
        tmp_38_reg_1318 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out[32'd8];
        tmp_39_reg_1323 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out[32'd7];
        tmp_40_reg_1328 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out[32'd6];
        tmp_41_reg_1333 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out[32'd5];
        tmp_42_reg_1338 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out[32'd4];
        tmp_43_reg_1343 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out[32'd3];
        tmp_44_reg_1348 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out[32'd2];
        tmp_45_reg_1353 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out[32'd1];
        tmp_46_reg_1358 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out[32'd8];
        tmp_47_reg_1363 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out[32'd7];
        tmp_48_reg_1368 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out[32'd6];
        tmp_49_reg_1373 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out[32'd5];
        tmp_50_reg_1378 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out[32'd4];
        tmp_51_reg_1383 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out[32'd3];
        tmp_52_reg_1388 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out[32'd2];
        tmp_53_reg_1393 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out[32'd1];
        tmp_reg_1278 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out[32'd8];
        win_V_0_0_2_0_load_reg_1233 <= win_V_0_0_2_0_fu_112;
        win_V_0_1_2_0115_load_reg_1238 <= win_V_0_1_2_0115_fu_120;
        win_V_0_2_2_0117_load_reg_1243 <= win_V_0_2_2_0117_fu_128;
        win_V_1_0_2_0_load_reg_1248 <= win_V_1_0_2_0_fu_136;
        win_V_1_1_2_0120_load_reg_1253 <= win_V_1_1_2_0120_fu_144;
        win_V_1_2_2_0122_load_reg_1258 <= win_V_1_2_2_0122_fu_152;
        win_V_2_0_2_0_load_reg_1263 <= win_V_2_0_2_0_fu_160;
        win_V_2_1_2_0125_load_reg_1268 <= win_V_2_1_2_0125_fu_168;
        win_V_2_2_2_0127_load_reg_1273 <= win_V_2_2_2_0127_fu_176;
        wtbuf_V_0_0143_fu_180 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out;
        wtbuf_V_1_0144_fu_184 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out;
        wtbuf_V_2_0145_fu_188 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        empty_reg_1142 <= empty_fu_385_p1;
        kh_index_cast_reg_1132[0] <= kh_index_cast_fu_377_p1[0];
        zext_ln482_reg_1137[0] <= zext_ln482_fu_381_p1[0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        n_V_2_reg_1150 <= n_V_2_fu_406_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_401_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        off_reg_1175 <= off_fu_476_p2;
        ret_V_8_reg_1170 <= {{idx_V_fu_461_p2[7:2]}};
        ret_V_reg_1155 <= ret_V_fu_416_p1;
        trunc_ln186_reg_1165 <= trunc_ln186_fu_453_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        shl_i_i_i_reg_1408[21 : 6] <= shl_i_i_i_fu_808_p3[21 : 6];
        xor_ln779_10_reg_1463 <= xor_ln779_10_fu_877_p2;
        xor_ln779_11_reg_1468 <= xor_ln779_11_fu_883_p2;
        xor_ln779_12_reg_1473 <= xor_ln779_12_fu_889_p2;
        xor_ln779_13_reg_1478 <= xor_ln779_13_fu_895_p2;
        xor_ln779_14_reg_1483 <= xor_ln779_14_fu_901_p2;
        xor_ln779_15_reg_1488 <= xor_ln779_15_fu_907_p2;
        xor_ln779_16_reg_1493 <= xor_ln779_16_fu_913_p2;
        xor_ln779_17_reg_1498 <= xor_ln779_17_fu_919_p2;
        xor_ln779_18_reg_1503 <= xor_ln779_18_fu_925_p2;
        xor_ln779_19_reg_1508 <= xor_ln779_19_fu_931_p2;
        xor_ln779_1_reg_1418 <= xor_ln779_1_fu_823_p2;
        xor_ln779_20_reg_1513 <= xor_ln779_20_fu_937_p2;
        xor_ln779_21_reg_1518 <= xor_ln779_21_fu_943_p2;
        xor_ln779_22_reg_1523 <= xor_ln779_22_fu_949_p2;
        xor_ln779_23_reg_1528 <= xor_ln779_23_fu_955_p2;
        xor_ln779_2_reg_1423 <= xor_ln779_2_fu_829_p2;
        xor_ln779_3_reg_1428 <= xor_ln779_3_fu_835_p2;
        xor_ln779_4_reg_1433 <= xor_ln779_4_fu_841_p2;
        xor_ln779_5_reg_1438 <= xor_ln779_5_fu_847_p2;
        xor_ln779_6_reg_1443 <= xor_ln779_6_fu_853_p2;
        xor_ln779_7_reg_1448 <= xor_ln779_7_fu_859_p2;
        xor_ln779_8_reg_1453 <= xor_ln779_8_fu_865_p2;
        xor_ln779_9_reg_1458 <= xor_ln779_9_fu_871_p2;
        xor_ln779_reg_1413 <= xor_ln779_fu_817_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        tmp_s_reg_1533[11 : 10] <= tmp_s_fu_961_p4[11 : 10];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_0_1_2_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        win_V_0_0_1_0113_fu_108 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_0_1_2_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_0_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        win_V_0_0_2_0_fu_112 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_0_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_1_1_2_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        win_V_0_1_1_0114_fu_116 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_1_1_2_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_1_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        win_V_0_1_2_0115_fu_120 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_1_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_2_1_2_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        win_V_0_2_1_0116_fu_124 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_2_1_2_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_2_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        win_V_0_2_2_0117_fu_128 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_2_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_0_1_2_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        win_V_1_0_1_0118_fu_132 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_0_1_2_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_0_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        win_V_1_0_2_0_fu_136 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_0_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_1_1_2_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        win_V_1_1_1_0119_fu_140 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_1_1_2_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_1_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        win_V_1_1_2_0120_fu_144 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_1_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_2_1_2_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        win_V_1_2_1_0121_fu_148 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_2_1_2_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_2_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        win_V_1_2_2_0122_fu_152 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_2_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_0_1_2_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        win_V_2_0_1_0123_fu_156 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_0_1_2_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_0_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        win_V_2_0_2_0_fu_160 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_0_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_1_1_2_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        win_V_2_1_1_0124_fu_164 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_1_1_2_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_1_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        win_V_2_1_2_0125_fu_168 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_1_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_2_1_2_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        win_V_2_2_1_0126_fu_172 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_2_1_2_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_2_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        win_V_2_2_2_0127_fu_176 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_2_1_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        wt_word_V_reg_1188 <= wt_mem_V_q0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_on_subcall_done)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_fu_401_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_fu_401_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        dmem_V_address0 = grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dmem_V_address0 = grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_dmem_V_address0;
    end else begin
        dmem_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        dmem_V_ce0 = grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dmem_V_ce0 = grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_dmem_V_ce0;
    end else begin
        dmem_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        dmem_V_we0 = grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_we0;
    end else begin
        dmem_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
        kh_mem_V_ce0 = 1'b1;
    end else begin
        kh_mem_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        lbuf_V_0_address0 = grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_V_0_address0 = grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_address0;
    end else begin
        lbuf_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        lbuf_V_0_ce0 = grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_V_0_ce0 = grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_ce0;
    end else begin
        lbuf_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        lbuf_V_0_ce1 = grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_ce1;
    end else begin
        lbuf_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        lbuf_V_0_d0 = grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_V_0_d0 = grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_d0;
    end else begin
        lbuf_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        lbuf_V_0_we0 = grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_V_0_we0 = grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_we0;
    end else begin
        lbuf_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        lbuf_V_0_we1 = grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_we1;
    end else begin
        lbuf_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        lbuf_V_1_address0 = grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_V_1_address0 = grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_address0;
    end else begin
        lbuf_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        lbuf_V_1_ce0 = grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_V_1_ce0 = grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_ce0;
    end else begin
        lbuf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        lbuf_V_1_ce1 = grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_ce1;
    end else begin
        lbuf_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        lbuf_V_1_d0 = grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_V_1_d0 = grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_d0;
    end else begin
        lbuf_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        lbuf_V_1_we0 = grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_V_1_we0 = grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_we0;
    end else begin
        lbuf_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        lbuf_V_1_we1 = grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_we1;
    end else begin
        lbuf_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        outwords_V_address0 = grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_outwords_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        outwords_V_address0 = grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_address0;
    end else begin
        outwords_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        outwords_V_ce0 = grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_outwords_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        outwords_V_ce0 = grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_ce0;
    end else begin
        outwords_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        outwords_V_we0 = grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_we0;
    end else begin
        outwords_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        wt_mem_V_ce0 = 1'b1;
    end else begin
        wt_mem_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln1027_fu_401_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln499_fu_442_p2 = (select_ln499_fu_420_p3 + zext_ln499_fu_438_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state4_on_subcall_done = ((grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_done == 1'b0) | (grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_done == 1'b0));
end

assign dmem_V_d0 = grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_d0;

assign empty_81_fu_506_p1 = grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out[0:0];

assign empty_82_fu_510_p1 = grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out[0:0];

assign empty_83_fu_514_p1 = grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out[0:0];

assign empty_fu_385_p1 = o_index[0:0];

assign grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_start = grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_start_reg;

assign grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_start = grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_start_reg;

assign grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_start = grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_start_reg;

assign grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_start = grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_start_reg;

assign icmp_ln1027_fu_401_p2 = ((zext_ln1027_fu_397_p1 < N) ? 1'b1 : 1'b0);

assign idx_V_fu_461_p2 = (trunc_ln186_1_fu_457_p1 + kh_index_cast_reg_1132);

assign img_idx_V_fu_771_p2 = (trunc_ln186_reg_1165 + o_index);

assign kh_index_cast_fu_377_p1 = kh_index;

assign kh_mem_V_address0 = zext_ln541_fu_493_p1;

assign n_V_2_fu_406_p2 = (n_V_fu_104 + 10'd1);

assign nc_V_5_fu_538_p1 = kh_mem_V_q0[15:0];

assign off_fu_476_p2 = (trunc_ln1027_fu_412_p1 + zext_ln482_reg_1137);

assign ret_V_22_fu_775_p2 = (ret_V_reg_1155 ^ empty_reg_1142);

assign ret_V_fu_416_p1 = n_V_fu_104[0:0];

assign ret_V_s_fu_428_p4 = {{n_V_fu_104[9:1]}};

assign select_ln499_fu_420_p3 = ((ret_V_fu_416_p1[0:0] == 1'b1) ? 12'd2341 : 12'd0);

assign shl_i_i_i_fu_808_p3 = {{nc_V_8_reg_272}, {6'd0}};

assign tmp_s_fu_961_p4 = {{{d_o_idx}, {ret_V_22_reg_1398}}, {10'd0}};

assign trunc_ln1027_fu_412_p1 = n_V_fu_104[1:0];

assign trunc_ln186_1_fu_457_p1 = n_V_fu_104[7:0];

assign trunc_ln186_fu_453_p1 = n_V_fu_104[8:0];

assign wt_mem_V_address0 = zext_ln499_1_fu_448_p1;

assign xor_ln779_10_fu_877_p2 = (tmp_40_reg_1328 ^ 1'd1);

assign xor_ln779_11_fu_883_p2 = (tmp_41_reg_1333 ^ 1'd1);

assign xor_ln779_12_fu_889_p2 = (tmp_42_reg_1338 ^ 1'd1);

assign xor_ln779_13_fu_895_p2 = (tmp_43_reg_1343 ^ 1'd1);

assign xor_ln779_14_fu_901_p2 = (tmp_44_reg_1348 ^ 1'd1);

assign xor_ln779_15_fu_907_p2 = (tmp_45_reg_1353 ^ 1'd1);

assign xor_ln779_16_fu_913_p2 = (tmp_46_reg_1358 ^ 1'd1);

assign xor_ln779_17_fu_919_p2 = (tmp_47_reg_1363 ^ 1'd1);

assign xor_ln779_18_fu_925_p2 = (tmp_48_reg_1368 ^ 1'd1);

assign xor_ln779_19_fu_931_p2 = (tmp_49_reg_1373 ^ 1'd1);

assign xor_ln779_1_fu_823_p2 = (tmp_31_reg_1283 ^ 1'd1);

assign xor_ln779_20_fu_937_p2 = (tmp_50_reg_1378 ^ 1'd1);

assign xor_ln779_21_fu_943_p2 = (tmp_51_reg_1383 ^ 1'd1);

assign xor_ln779_22_fu_949_p2 = (tmp_52_reg_1388 ^ 1'd1);

assign xor_ln779_23_fu_955_p2 = (tmp_53_reg_1393 ^ 1'd1);

assign xor_ln779_2_fu_829_p2 = (tmp_32_reg_1288 ^ 1'd1);

assign xor_ln779_3_fu_835_p2 = (tmp_33_reg_1293 ^ 1'd1);

assign xor_ln779_4_fu_841_p2 = (tmp_34_reg_1298 ^ 1'd1);

assign xor_ln779_5_fu_847_p2 = (tmp_35_reg_1303 ^ 1'd1);

assign xor_ln779_6_fu_853_p2 = (tmp_36_reg_1308 ^ 1'd1);

assign xor_ln779_7_fu_859_p2 = (tmp_37_reg_1313 ^ 1'd1);

assign xor_ln779_8_fu_865_p2 = (tmp_38_reg_1318 ^ 1'd1);

assign xor_ln779_9_fu_871_p2 = (tmp_39_reg_1323 ^ 1'd1);

assign xor_ln779_fu_817_p2 = (tmp_reg_1278 ^ 1'd1);

assign zext_ln1027_fu_397_p1 = n_V_fu_104;

assign zext_ln482_fu_381_p1 = kh_index;

assign zext_ln499_1_fu_448_p1 = add_ln499_fu_442_p2;

assign zext_ln499_fu_438_p1 = ret_V_s_fu_428_p4;

assign zext_ln541_fu_493_p1 = ret_V_8_reg_1170;

always @ (posedge ap_clk) begin
    kh_index_cast_reg_1132[7:1] <= 7'b0000000;
    zext_ln482_reg_1137[1] <= 1'b0;
    shl_i_i_i_reg_1408[5:0] <= 6'b000000;
    tmp_s_reg_1533[9:0] <= 10'b0000000000;
end

endmodule //top_fp_conv
