<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_105 <= (BTN0 AND NOT clock_enable0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clock_enable0/s_cnt(14) AND NOT clock_enable0/s_cnt(15));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_120 <= ((NOT clock_enable0/s_cnt(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clock_enable0/s_cnt(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clock_enable0/s_cnt(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clock_enable0/s_cnt(5) AND NOT clock_enable0/s_cnt(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT N_PZ_143 AND NOT clock_enable0/s_cnt(6) AND NOT clock_enable0/s_cnt(4)));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_125 <= ((NOT N_PZ_105)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (clock_enable0/s_cnt(12) AND clock_enable0/s_cnt(10))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (clock_enable0/s_cnt(12) AND clock_enable0/s_cnt(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (clock_enable0/s_cnt(12) AND clock_enable0/s_cnt(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	clock_enable0/s_cnt(8) AND clock_enable0/s_cnt(9)));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_136 <= (clock_enable0/s_cnt(3) AND N_PZ_143 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	clock_enable0/s_cnt(4));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_142 <= ((NOT N_PZ_125)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clock_enable0/s_cnt(10) AND N_PZ_105 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clock_enable0/s_cnt(5) AND NOT clock_enable0/s_cnt(3) AND NOT clock_enable0/s_cnt(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clock_enable0/s_cnt(6) AND NOT clock_enable0/s_cnt(4)));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_143 <= (clock_enable0/s_cnt(0) AND clock_enable0/s_cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	clock_enable0/s_cnt(2));
</td></tr><tr><td>
FDCPE_clock_enable0/s_cnt0: FDCPE port map (clock_enable0/s_cnt(0),clock_enable0/s_cnt_D(0),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clock_enable0/s_cnt_D(0) <= (NOT clock_enable0/s_cnt(0) AND N_PZ_142);
</td></tr><tr><td>
FDCPE_clock_enable0/s_cnt1: FDCPE port map (clock_enable0/s_cnt(1),clock_enable0/s_cnt_D(1),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clock_enable0/s_cnt_D(1) <= ((clock_enable0/s_cnt(0) AND N_PZ_142 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clock_enable0/s_cnt(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clock_enable0/s_cnt(0) AND N_PZ_142 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	clock_enable0/s_cnt(1)));
</td></tr><tr><td>
FDCPE_clock_enable0/s_cnt2: FDCPE port map (clock_enable0/s_cnt(2),clock_enable0/s_cnt_D(2),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clock_enable0/s_cnt_D(2) <= ((NOT N_PZ_143 AND N_PZ_142 AND clock_enable0/s_cnt(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT N_PZ_143 AND clock_enable0/s_cnt(0) AND N_PZ_142 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	clock_enable0/s_cnt(1)));
</td></tr><tr><td>
FDCPE_clock_enable0/s_cnt3: FDCPE port map (clock_enable0/s_cnt(3),clock_enable0/s_cnt_D(3),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clock_enable0/s_cnt_D(3) <= ((clock_enable0/s_cnt(3) AND NOT N_PZ_143 AND NOT N_PZ_125)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clock_enable0/s_cnt(3) AND N_PZ_143 AND NOT N_PZ_125));
</td></tr><tr><td>
FDCPE_clock_enable0/s_cnt4: FDCPE port map (clock_enable0/s_cnt(4),clock_enable0/s_cnt_D(4),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clock_enable0/s_cnt_D(4) <= ((NOT N_PZ_136 AND NOT N_PZ_125 AND clock_enable0/s_cnt(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT N_PZ_136 AND clock_enable0/s_cnt(3) AND N_PZ_143 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT N_PZ_125));
</td></tr><tr><td>
FDCPE_clock_enable0/s_cnt5: FDCPE port map (clock_enable0/s_cnt(5),clock_enable0/s_cnt_D(5),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clock_enable0/s_cnt_D(5) <= ((clock_enable0/s_cnt(5) AND NOT N_PZ_136 AND NOT N_PZ_125)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clock_enable0/s_cnt(5) AND N_PZ_136 AND NOT N_PZ_125));
</td></tr><tr><td>
FTCPE_clock_enable0/s_cnt6: FTCPE port map (clock_enable0/s_cnt(6),clock_enable0/s_cnt_T(6),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clock_enable0/s_cnt_T(6) <= ((N_PZ_125 AND clock_enable0/s_cnt(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (clock_enable0/s_cnt(5) AND N_PZ_136 AND NOT N_PZ_125));
</td></tr><tr><td>
FTCPE_clock_enable0/s_cnt7: FTCPE port map (clock_enable0/s_cnt(7),clock_enable0/s_cnt_T(7),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clock_enable0/s_cnt_T(7) <= ((NOT N_PZ_142 AND clock_enable0/s_cnt(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (N_PZ_125 AND clock_enable0/s_cnt(7) AND NOT N_PZ_120)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (clock_enable0/s_cnt(5) AND N_PZ_136 AND N_PZ_142 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT N_PZ_125 AND clock_enable0/s_cnt(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (clock_enable0/s_cnt(5) AND N_PZ_136 AND N_PZ_142 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	clock_enable0/s_cnt(6) AND N_PZ_120));
</td></tr><tr><td>
FTCPE_clock_enable0/s_cnt8: FTCPE port map (clock_enable0/s_cnt(8),clock_enable0/s_cnt_T(8),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clock_enable0/s_cnt_T(8) <= ((NOT N_PZ_142 AND clock_enable0/s_cnt(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (N_PZ_125 AND NOT N_PZ_120 AND clock_enable0/s_cnt(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (clock_enable0/s_cnt(5) AND N_PZ_136 AND N_PZ_142 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT N_PZ_125 AND clock_enable0/s_cnt(7) AND clock_enable0/s_cnt(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (clock_enable0/s_cnt(5) AND N_PZ_136 AND N_PZ_142 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	clock_enable0/s_cnt(7) AND clock_enable0/s_cnt(6) AND N_PZ_120));
</td></tr><tr><td>
FTCPE_clock_enable0/s_cnt9: FTCPE port map (clock_enable0/s_cnt(9),clock_enable0/s_cnt_T(9),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clock_enable0/s_cnt_T(9) <= ((NOT N_PZ_142 AND clock_enable0/s_cnt(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (N_PZ_125 AND NOT N_PZ_120)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (clock_enable0/s_cnt(5) AND N_PZ_136 AND N_PZ_142 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	clock_enable0/s_cnt(7) AND clock_enable0/s_cnt(6) AND clock_enable0/s_cnt(8)));
</td></tr><tr><td>
FTCPE_clock_enable0/s_cnt10: FTCPE port map (clock_enable0/s_cnt(10),clock_enable0/s_cnt_T(10),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clock_enable0/s_cnt_T(10) <= ((clock_enable0/s_cnt(12) AND clock_enable0/s_cnt(10))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (clock_enable0/s_cnt(10) AND NOT N_PZ_105)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clock_enable0/s_cnt(12) AND N_PZ_105 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	clock_enable0/s_cnt(5) AND N_PZ_136 AND clock_enable0/s_cnt(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	clock_enable0/s_cnt(6) AND clock_enable0/s_cnt(8) AND clock_enable0/s_cnt(9)));
</td></tr><tr><td>
FTCPE_clock_enable0/s_cnt11: FTCPE port map (clock_enable0/s_cnt(11),clock_enable0/s_cnt_T(11),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clock_enable0/s_cnt_T(11) <= ((clock_enable0/s_cnt(11) AND N_PZ_125)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (clock_enable0/s_cnt(10) AND clock_enable0/s_cnt(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_136 AND NOT N_PZ_125 AND clock_enable0/s_cnt(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	clock_enable0/s_cnt(6) AND clock_enable0/s_cnt(8) AND clock_enable0/s_cnt(9)));
</td></tr><tr><td>
FDCPE_clock_enable0/s_cnt12: FDCPE port map (clock_enable0/s_cnt(12),clock_enable0/s_cnt_D(12),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clock_enable0/s_cnt_D(12) <= ((clock_enable0/s_cnt(12) AND NOT clock_enable0/s_cnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_105 AND NOT clock_enable0/s_cnt(11) AND N_PZ_120)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clock_enable0/s_cnt(12) AND clock_enable0/s_cnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_105 AND clock_enable0/s_cnt(5) AND N_PZ_136 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	clock_enable0/s_cnt(11) AND clock_enable0/s_cnt(7) AND clock_enable0/s_cnt(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	clock_enable0/s_cnt(8) AND clock_enable0/s_cnt(9)));
</td></tr><tr><td>
FDCPE_clock_enable0/s_cnt13: FDCPE port map (clock_enable0/s_cnt(13),'0',clk_i,'0','0','1');
</td></tr><tr><td>
FDCPE_clock_enable0/s_cnt14: FDCPE port map (clock_enable0/s_cnt(14),'0',clk_i,'0','0','1');
</td></tr><tr><td>
FDCPE_clock_enable0/s_cnt15: FDCPE port map (clock_enable0/s_cnt(15),'0',clk_i,'0','0','1');
</td></tr><tr><td>
</td></tr><tr><td>
disp_dig_o(0) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
disp_dig_o(1) <= NOT ('0');
</td></tr><tr><td>
</td></tr><tr><td>
disp_dig_o(2) <= NOT ('0');
</td></tr><tr><td>
</td></tr><tr><td>
disp_dig_o(3) <= NOT ('0');
</td></tr><tr><td>
</td></tr><tr><td>
disp_seg_o(0) <= ((NOT s_hex(2) AND NOT s_hex(1) AND NOT s_hex(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (s_hex(2) AND s_hex(1) AND s_hex(0) AND NOT s_hex(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (s_hex(2) AND NOT s_hex(1) AND NOT s_hex(0) AND s_hex(3)));
</td></tr><tr><td>
</td></tr><tr><td>
disp_seg_o(1) <= (s_hex(0) AND NOT s_hex(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((s_hex(2) AND NOT s_hex(1) AND s_hex(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT s_hex(2) AND s_hex(1) AND NOT s_hex(0) AND NOT s_hex(3)));
</td></tr><tr><td>
</td></tr><tr><td>
disp_seg_o(2) <= ((s_hex(0) AND NOT s_hex(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (s_hex(2) AND NOT s_hex(1) AND NOT s_hex(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT s_hex(2) AND NOT s_hex(1) AND s_hex(0)));
</td></tr><tr><td>
</td></tr><tr><td>
disp_seg_o(3) <= ((s_hex(2) AND s_hex(1) AND s_hex(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (s_hex(2) AND NOT s_hex(1) AND NOT s_hex(0) AND NOT s_hex(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT s_hex(2) AND s_hex(1) AND NOT s_hex(0) AND s_hex(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT s_hex(2) AND NOT s_hex(1) AND s_hex(0) AND NOT s_hex(3)));
</td></tr><tr><td>
</td></tr><tr><td>
disp_seg_o(4) <= ((s_hex(2) AND s_hex(1) AND s_hex(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (s_hex(2) AND NOT s_hex(0) AND s_hex(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT s_hex(2) AND s_hex(1) AND NOT s_hex(0) AND NOT s_hex(3)));
</td></tr><tr><td>
</td></tr><tr><td>
disp_seg_o(5) <= (s_hex(2) AND NOT s_hex(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((s_hex(2) AND NOT s_hex(1) AND NOT s_hex(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (s_hex(1) AND s_hex(0) AND s_hex(3)));
</td></tr><tr><td>
</td></tr><tr><td>
disp_seg_o(6) <= (NOT s_hex(1) AND s_hex(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((s_hex(2) AND NOT s_hex(1) AND NOT s_hex(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT s_hex(2) AND s_hex(0) AND s_hex(3)));
</td></tr><tr><td>
FDCPE_s_clk_en: FDCPE port map (s_clk_en,s_clk_en_D,clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;s_clk_en_D <= NOT (((NOT BTN0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clock_enable0/s_cnt(12) AND NOT clock_enable0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clock_enable0/s_cnt(14) AND NOT clock_enable0/s_cnt(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clock_enable0/s_cnt(10) AND NOT clock_enable0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clock_enable0/s_cnt(14) AND NOT clock_enable0/s_cnt(15) AND NOT clock_enable0/s_cnt(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_120)));
</td></tr><tr><td>
FDCPE_s_hex0: FDCPE port map (s_hex(0),s_hex_D(0),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;s_hex_D(0) <= ((BTN0 AND s_hex(0) AND NOT s_clk_en)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT s_hex(0) AND s_clk_en));
</td></tr><tr><td>
FTCPE_s_hex1: FTCPE port map (s_hex(1),s_hex_T(1),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;s_hex_T(1) <= ((NOT BTN0 AND s_hex(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND s_hex(0) AND s_clk_en));
</td></tr><tr><td>
FTCPE_s_hex2: FTCPE port map (s_hex(2),s_hex_T(2),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;s_hex_T(2) <= ((s_hex(2) AND NOT BTN0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND s_hex(1) AND s_hex(0) AND s_clk_en));
</td></tr><tr><td>
FTCPE_s_hex3: FTCPE port map (s_hex(3),s_hex_T(3),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;s_hex_T(3) <= ((NOT BTN0 AND s_hex(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (s_hex(2) AND BTN0 AND s_hex(1) AND s_hex(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	s_clk_en));
</td></tr><tr><td>
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
