<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BinaryCalculator.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DisplayDriver_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="NumberDisplay_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ReadDipSwitches.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ReadDipSwitches.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ReadDipSwitches.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ReadDipSwitches.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ReadDipSwitches.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ReadDipSwitches.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ReadDipSwitches.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ReadDipSwitches.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ReadDipSwitches.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ReadDipSwitches.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ReadDipSwitches.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ReadDipSwitches.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ReadDipSwitches.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ReadDipSwitches.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ReadDipSwitches.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ReadDipSwitches.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ReadDipSwitches.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ReadDipSwitches.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ReadDipSwitches.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ReadDipSwitches.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ReadDipSwitches_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ReadDipSwitches_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ReadDipSwitches_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ReadDipSwitches_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ReadDipSwitches_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ReadDipSwitches_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ReadDipSwitches_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ReadDipSwitches_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ReadDipSwitches_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ReadDipSwitches_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ReadDipSwitches_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ReadDipSwitches_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ReadDipSwitches_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ReadDipSwitches_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ReadDipSwitches_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ReadDipSwitches_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestDisplayDriver_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestDisplayDriver_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TestDisplayDriver_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestDivide_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestReadDipSwitches_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestReadDipSwitches_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TestReadDipSwitches_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestReadDipSwitches_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestUpdateDisplay_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestUpdateDisplay_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="UpdateDisplay_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UpdateDisplay_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="readdipswitches.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="readdipswitches.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="readdipswitches.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1496886055" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1496886055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496890833" xil_pn:in_ck="-1991192367907100191" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1496890833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DisplayDriver.vhd"/>
      <outfile xil_pn:name="ReadDipSwitches.vhd"/>
      <outfile xil_pn:name="TestDisplayDriver.vhd"/>
      <outfile xil_pn:name="TestDivide.vhd"/>
      <outfile xil_pn:name="TestReadDipSwitches.vhd"/>
      <outfile xil_pn:name="TestUpdateDisplay.vhd"/>
      <outfile xil_pn:name="UpdateDisplay.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1496890840" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8260141081620407833" xil_pn:start_ts="1496890840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496890840" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4238696808579542783" xil_pn:start_ts="1496890840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496886787" xil_pn:in_ck="-2674746586136520036" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2461815185592114829" xil_pn:start_ts="1496886787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/divide.ngc"/>
      <outfile xil_pn:name="ipcore_dir/divide.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1496890840" xil_pn:in_ck="-1991192367907100191" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1496890840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DisplayDriver.vhd"/>
      <outfile xil_pn:name="ReadDipSwitches.vhd"/>
      <outfile xil_pn:name="TestDisplayDriver.vhd"/>
      <outfile xil_pn:name="TestDivide.vhd"/>
      <outfile xil_pn:name="TestReadDipSwitches.vhd"/>
      <outfile xil_pn:name="TestUpdateDisplay.vhd"/>
      <outfile xil_pn:name="UpdateDisplay.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1496890844" xil_pn:in_ck="7402664398925574965" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7544305545823364848" xil_pn:start_ts="1496890840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestReadDipSwitches_beh.prj"/>
      <outfile xil_pn:name="TestReadDipSwitches_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1496890845" xil_pn:in_ck="7569379692310528727" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6071291376060712765" xil_pn:start_ts="1496890844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestReadDipSwitches_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1496889073" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1496889073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496889073" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3753706624551739118" xil_pn:start_ts="1496889073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496889073" xil_pn:in_ck="-2674746586136520036" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2461815185592114829" xil_pn:start_ts="1496889073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/divide.ngc"/>
      <outfile xil_pn:name="ipcore_dir/divide.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1496870655" xil_pn:in_ck="3967083026042603659" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1496870655">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496889073" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6620421898283129146" xil_pn:start_ts="1496889073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496889073" xil_pn:in_ck="3967083026042603659" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1430049303116325842" xil_pn:start_ts="1496889073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496889073" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7043191303223179395" xil_pn:start_ts="1496889073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496893299" xil_pn:in_ck="-2292525493717237054" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2991648251759848666" xil_pn:start_ts="1496893292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ReadDipSwitches.lso"/>
      <outfile xil_pn:name="ReadDipSwitches.ngc"/>
      <outfile xil_pn:name="ReadDipSwitches.ngr"/>
      <outfile xil_pn:name="ReadDipSwitches.prj"/>
      <outfile xil_pn:name="ReadDipSwitches.stx"/>
      <outfile xil_pn:name="ReadDipSwitches.syr"/>
      <outfile xil_pn:name="ReadDipSwitches.xst"/>
      <outfile xil_pn:name="ReadDipSwitches_vhdl.prj"/>
      <outfile xil_pn:name="ReadDipSwitches_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1496893540" xil_pn:in_ck="6252125240622412758" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3133768659423487035" xil_pn:start_ts="1496893540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496893543" xil_pn:in_ck="-3586840041059333687" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2924372572353216234" xil_pn:start_ts="1496893540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ReadDipSwitches.bld"/>
      <outfile xil_pn:name="ReadDipSwitches.ngd"/>
      <outfile xil_pn:name="ReadDipSwitches_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1496893547" xil_pn:in_ck="-3189701125394599552" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6301418164239633844" xil_pn:start_ts="1496893543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ReadDipSwitches.pcf"/>
      <outfile xil_pn:name="ReadDipSwitches_map.map"/>
      <outfile xil_pn:name="ReadDipSwitches_map.mrp"/>
      <outfile xil_pn:name="ReadDipSwitches_map.ncd"/>
      <outfile xil_pn:name="ReadDipSwitches_map.ngm"/>
      <outfile xil_pn:name="ReadDipSwitches_map.xrpt"/>
      <outfile xil_pn:name="ReadDipSwitches_summary.xml"/>
      <outfile xil_pn:name="ReadDipSwitches_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1496893554" xil_pn:in_ck="4081095916472141369" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="4891759239423368658" xil_pn:start_ts="1496893547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ReadDipSwitches.ncd"/>
      <outfile xil_pn:name="ReadDipSwitches.pad"/>
      <outfile xil_pn:name="ReadDipSwitches.par"/>
      <outfile xil_pn:name="ReadDipSwitches.ptwx"/>
      <outfile xil_pn:name="ReadDipSwitches.unroutes"/>
      <outfile xil_pn:name="ReadDipSwitches.xpi"/>
      <outfile xil_pn:name="ReadDipSwitches_pad.csv"/>
      <outfile xil_pn:name="ReadDipSwitches_pad.txt"/>
      <outfile xil_pn:name="ReadDipSwitches_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1496893559" xil_pn:in_ck="-5395735106003271450" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="8242823369169169445" xil_pn:start_ts="1496893554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ReadDipSwitches.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="readdipswitches.bgn"/>
      <outfile xil_pn:name="readdipswitches.bit"/>
      <outfile xil_pn:name="readdipswitches.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1496893554" xil_pn:in_ck="-499263219033752964" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1496893552">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ReadDipSwitches.twr"/>
      <outfile xil_pn:name="ReadDipSwitches.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
