// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        v232_address0,
        v232_ce0,
        v232_we0,
        v232_d0,
        v231_address0,
        v231_ce0,
        v231_q0,
        v231_1_address0,
        v231_1_ce0,
        v231_1_q0,
        v231_2_address0,
        v231_2_ce0,
        v231_2_q0,
        v231_3_address0,
        v231_3_ce0,
        v231_3_q0,
        v231_4_address0,
        v231_4_ce0,
        v231_4_q0,
        v231_5_address0,
        v231_5_ce0,
        v231_5_q0,
        v231_6_address0,
        v231_6_ce0,
        v231_6_q0,
        v231_7_address0,
        v231_7_ce0,
        v231_7_q0,
        v231_8_address0,
        v231_8_ce0,
        v231_8_q0,
        v231_9_address0,
        v231_9_ce0,
        v231_9_q0,
        v231_10_address0,
        v231_10_ce0,
        v231_10_q0,
        v231_11_address0,
        v231_11_ce0,
        v231_11_q0,
        v209_0_address0,
        v209_0_ce0,
        v209_0_q0,
        v209_1_address0,
        v209_1_ce0,
        v209_1_q0,
        v209_2_address0,
        v209_2_ce0,
        v209_2_q0,
        v209_3_address0,
        v209_3_ce0,
        v209_3_q0,
        v209_4_address0,
        v209_4_ce0,
        v209_4_q0,
        v209_5_address0,
        v209_5_ce0,
        v209_5_q0,
        v209_6_address0,
        v209_6_ce0,
        v209_6_q0,
        v209_7_address0,
        v209_7_ce0,
        v209_7_q0,
        v209_8_address0,
        v209_8_ce0,
        v209_8_q0,
        v209_9_address0,
        v209_9_ce0,
        v209_9_q0,
        v209_10_address0,
        v209_10_ce0,
        v209_10_q0,
        v209_11_address0,
        v209_11_ce0,
        v209_11_q0,
        grp_fu_1394_p_din0,
        grp_fu_1394_p_din1,
        grp_fu_1394_p_opcode,
        grp_fu_1394_p_dout0,
        grp_fu_1394_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] v232_address0;
output   v232_ce0;
output   v232_we0;
output  [31:0] v232_d0;
output  [9:0] v231_address0;
output   v231_ce0;
input  [31:0] v231_q0;
output  [9:0] v231_1_address0;
output   v231_1_ce0;
input  [31:0] v231_1_q0;
output  [9:0] v231_2_address0;
output   v231_2_ce0;
input  [31:0] v231_2_q0;
output  [9:0] v231_3_address0;
output   v231_3_ce0;
input  [31:0] v231_3_q0;
output  [9:0] v231_4_address0;
output   v231_4_ce0;
input  [31:0] v231_4_q0;
output  [9:0] v231_5_address0;
output   v231_5_ce0;
input  [31:0] v231_5_q0;
output  [9:0] v231_6_address0;
output   v231_6_ce0;
input  [31:0] v231_6_q0;
output  [9:0] v231_7_address0;
output   v231_7_ce0;
input  [31:0] v231_7_q0;
output  [9:0] v231_8_address0;
output   v231_8_ce0;
input  [31:0] v231_8_q0;
output  [9:0] v231_9_address0;
output   v231_9_ce0;
input  [31:0] v231_9_q0;
output  [9:0] v231_10_address0;
output   v231_10_ce0;
input  [31:0] v231_10_q0;
output  [9:0] v231_11_address0;
output   v231_11_ce0;
input  [31:0] v231_11_q0;
output  [9:0] v209_0_address0;
output   v209_0_ce0;
input  [31:0] v209_0_q0;
output  [9:0] v209_1_address0;
output   v209_1_ce0;
input  [31:0] v209_1_q0;
output  [9:0] v209_2_address0;
output   v209_2_ce0;
input  [31:0] v209_2_q0;
output  [9:0] v209_3_address0;
output   v209_3_ce0;
input  [31:0] v209_3_q0;
output  [9:0] v209_4_address0;
output   v209_4_ce0;
input  [31:0] v209_4_q0;
output  [9:0] v209_5_address0;
output   v209_5_ce0;
input  [31:0] v209_5_q0;
output  [9:0] v209_6_address0;
output   v209_6_ce0;
input  [31:0] v209_6_q0;
output  [9:0] v209_7_address0;
output   v209_7_ce0;
input  [31:0] v209_7_q0;
output  [9:0] v209_8_address0;
output   v209_8_ce0;
input  [31:0] v209_8_q0;
output  [9:0] v209_9_address0;
output   v209_9_ce0;
input  [31:0] v209_9_q0;
output  [9:0] v209_10_address0;
output   v209_10_ce0;
input  [31:0] v209_10_q0;
output  [9:0] v209_11_address0;
output   v209_11_ce0;
input  [31:0] v209_11_q0;
output  [31:0] grp_fu_1394_p_din0;
output  [31:0] grp_fu_1394_p_din1;
output  [0:0] grp_fu_1394_p_opcode;
input  [31:0] grp_fu_1394_p_dout0;
output   grp_fu_1394_p_ce;

reg ap_idle;
reg v232_ce0;
reg v232_we0;
reg v231_ce0;
reg v231_1_ce0;
reg v231_2_ce0;
reg v231_3_ce0;
reg v231_4_ce0;
reg v231_5_ce0;
reg v231_6_ce0;
reg v231_7_ce0;
reg v231_8_ce0;
reg v231_9_ce0;
reg v231_10_ce0;
reg v231_11_ce0;
reg v209_0_ce0;
reg v209_1_ce0;
reg v209_2_ce0;
reg v209_3_ce0;
reg v209_4_ce0;
reg v209_5_ce0;
reg v209_6_ce0;
reg v209_7_ce0;
reg v209_8_ce0;
reg v209_9_ce0;
reg v209_10_ce0;
reg v209_11_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln190_fu_459_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln191_fu_474_p2;
reg   [0:0] icmp_ln191_reg_724;
wire   [9:0] select_ln190_fu_480_p3;
reg   [9:0] select_ln190_reg_729;
reg   [9:0] select_ln190_reg_729_pp0_iter1_reg;
reg   [9:0] select_ln190_reg_729_pp0_iter2_reg;
reg   [9:0] select_ln190_reg_729_pp0_iter3_reg;
reg   [9:0] select_ln190_reg_729_pp0_iter4_reg;
reg   [9:0] select_ln190_reg_729_pp0_iter5_reg;
reg   [9:0] select_ln190_reg_729_pp0_iter6_reg;
wire   [3:0] select_ln190_1_fu_541_p3;
reg   [3:0] select_ln190_1_reg_854;
reg   [3:0] select_ln190_1_reg_854_pp0_iter2_reg;
reg   [3:0] select_ln190_1_reg_854_pp0_iter3_reg;
reg   [3:0] select_ln190_1_reg_854_pp0_iter4_reg;
reg   [3:0] select_ln190_1_reg_854_pp0_iter5_reg;
reg   [3:0] select_ln190_1_reg_854_pp0_iter6_reg;
wire   [31:0] v112_fu_548_p14;
reg   [31:0] v112_reg_860;
wire   [31:0] v113_fu_626_p14;
reg   [31:0] v113_reg_865;
reg   [31:0] v114_reg_870;
wire   [63:0] zext_ln191_fu_488_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln196_2_fu_694_p1;
reg   [9:0] j5_fu_100;
wire   [9:0] add_ln191_fu_516_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_j5_load;
reg   [3:0] i7_fu_104;
reg   [13:0] indvar_flatten27_fu_108;
wire   [13:0] add_ln190_1_fu_465_p2;
reg   [13:0] ap_sig_allocacmp_indvar_flatten27_load;
wire   [3:0] add_ln190_fu_535_p2;
wire   [31:0] v113_fu_626_p1;
wire   [31:0] v113_fu_626_p2;
wire   [31:0] v113_fu_626_p3;
wire   [31:0] v113_fu_626_p4;
wire   [31:0] v113_fu_626_p5;
wire   [31:0] v113_fu_626_p6;
wire   [31:0] v113_fu_626_p7;
wire   [31:0] v113_fu_626_p8;
wire   [31:0] v113_fu_626_p9;
wire   [31:0] v113_fu_626_p10;
wire   [31:0] v113_fu_626_p11;
wire   [31:0] v113_fu_626_p12;
wire   [11:0] tmp_37_fu_668_p3;
wire   [13:0] tmp_s_fu_661_p3;
wire   [13:0] zext_ln196_fu_675_p1;
wire   [13:0] sub_ln196_fu_679_p2;
wire   [13:0] zext_ln196_1_fu_685_p1;
wire   [13:0] add_ln196_fu_688_p2;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_done_reg = 1'b0;
end

Bert_layer_mux_124_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_124_32_1_1_U5716(
    .din0(v231_q0),
    .din1(v231_1_q0),
    .din2(v231_2_q0),
    .din3(v231_3_q0),
    .din4(v231_4_q0),
    .din5(v231_5_q0),
    .din6(v231_6_q0),
    .din7(v231_7_q0),
    .din8(v231_8_q0),
    .din9(v231_9_q0),
    .din10(v231_10_q0),
    .din11(v231_11_q0),
    .din12(select_ln190_1_fu_541_p3),
    .dout(v112_fu_548_p14)
);

Bert_layer_mux_124_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_124_32_1_1_U5717(
    .din0(v113_fu_626_p1),
    .din1(v113_fu_626_p2),
    .din2(v113_fu_626_p3),
    .din3(v113_fu_626_p4),
    .din4(v113_fu_626_p5),
    .din5(v113_fu_626_p6),
    .din6(v113_fu_626_p7),
    .din7(v113_fu_626_p8),
    .din8(v113_fu_626_p9),
    .din9(v113_fu_626_p10),
    .din10(v113_fu_626_p11),
    .din11(v113_fu_626_p12),
    .din12(select_ln190_1_fu_541_p3),
    .dout(v113_fu_626_p14)
);

Bert_layer_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i7_fu_104 <= 4'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            i7_fu_104 <= select_ln190_1_fu_541_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln190_fu_459_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten27_fu_108 <= add_ln190_1_fu_465_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten27_fu_108 <= 14'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln190_fu_459_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j5_fu_100 <= add_ln191_fu_516_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j5_fu_100 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        select_ln190_1_reg_854 <= select_ln190_1_fu_541_p3;
        select_ln190_reg_729_pp0_iter1_reg <= select_ln190_reg_729;
        v112_reg_860 <= v112_fu_548_p14;
        v113_reg_865 <= v113_fu_626_p14;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        select_ln190_1_reg_854_pp0_iter2_reg <= select_ln190_1_reg_854;
        select_ln190_1_reg_854_pp0_iter3_reg <= select_ln190_1_reg_854_pp0_iter2_reg;
        select_ln190_1_reg_854_pp0_iter4_reg <= select_ln190_1_reg_854_pp0_iter3_reg;
        select_ln190_1_reg_854_pp0_iter5_reg <= select_ln190_1_reg_854_pp0_iter4_reg;
        select_ln190_1_reg_854_pp0_iter6_reg <= select_ln190_1_reg_854_pp0_iter5_reg;
        select_ln190_reg_729_pp0_iter2_reg <= select_ln190_reg_729_pp0_iter1_reg;
        select_ln190_reg_729_pp0_iter3_reg <= select_ln190_reg_729_pp0_iter2_reg;
        select_ln190_reg_729_pp0_iter4_reg <= select_ln190_reg_729_pp0_iter3_reg;
        select_ln190_reg_729_pp0_iter5_reg <= select_ln190_reg_729_pp0_iter4_reg;
        select_ln190_reg_729_pp0_iter6_reg <= select_ln190_reg_729_pp0_iter5_reg;
        v114_reg_870 <= grp_fu_1394_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln190_fu_459_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln191_reg_724 <= icmp_ln191_fu_474_p2;
        select_ln190_reg_729 <= select_ln190_fu_480_p3;
    end
end

always @ (*) begin
    if (((icmp_ln190_fu_459_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten27_load = 14'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten27_load = indvar_flatten27_fu_108;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j5_load = 10'd0;
    end else begin
        ap_sig_allocacmp_j5_load = j5_fu_100;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v209_0_ce0 = 1'b1;
    end else begin
        v209_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v209_10_ce0 = 1'b1;
    end else begin
        v209_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v209_11_ce0 = 1'b1;
    end else begin
        v209_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v209_1_ce0 = 1'b1;
    end else begin
        v209_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v209_2_ce0 = 1'b1;
    end else begin
        v209_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v209_3_ce0 = 1'b1;
    end else begin
        v209_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v209_4_ce0 = 1'b1;
    end else begin
        v209_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v209_5_ce0 = 1'b1;
    end else begin
        v209_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v209_6_ce0 = 1'b1;
    end else begin
        v209_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v209_7_ce0 = 1'b1;
    end else begin
        v209_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v209_8_ce0 = 1'b1;
    end else begin
        v209_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v209_9_ce0 = 1'b1;
    end else begin
        v209_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v231_10_ce0 = 1'b1;
    end else begin
        v231_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v231_11_ce0 = 1'b1;
    end else begin
        v231_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v231_1_ce0 = 1'b1;
    end else begin
        v231_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v231_2_ce0 = 1'b1;
    end else begin
        v231_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v231_3_ce0 = 1'b1;
    end else begin
        v231_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v231_4_ce0 = 1'b1;
    end else begin
        v231_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v231_5_ce0 = 1'b1;
    end else begin
        v231_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v231_6_ce0 = 1'b1;
    end else begin
        v231_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v231_7_ce0 = 1'b1;
    end else begin
        v231_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v231_8_ce0 = 1'b1;
    end else begin
        v231_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v231_9_ce0 = 1'b1;
    end else begin
        v231_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v231_ce0 = 1'b1;
    end else begin
        v231_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v232_ce0 = 1'b1;
    end else begin
        v232_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v232_we0 = 1'b1;
    end else begin
        v232_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln190_1_fu_465_p2 = (ap_sig_allocacmp_indvar_flatten27_load + 14'd1);

assign add_ln190_fu_535_p2 = (i7_fu_104 + 4'd1);

assign add_ln191_fu_516_p2 = (select_ln190_fu_480_p3 + 10'd1);

assign add_ln196_fu_688_p2 = (sub_ln196_fu_679_p2 + zext_ln196_1_fu_685_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign grp_fu_1394_p_ce = 1'b1;

assign grp_fu_1394_p_din0 = v112_reg_860;

assign grp_fu_1394_p_din1 = v113_reg_865;

assign grp_fu_1394_p_opcode = 2'd0;

assign icmp_ln190_fu_459_p2 = ((ap_sig_allocacmp_indvar_flatten27_load == 14'd9216) ? 1'b1 : 1'b0);

assign icmp_ln191_fu_474_p2 = ((ap_sig_allocacmp_j5_load == 10'd768) ? 1'b1 : 1'b0);

assign select_ln190_1_fu_541_p3 = ((icmp_ln191_reg_724[0:0] == 1'b1) ? add_ln190_fu_535_p2 : i7_fu_104);

assign select_ln190_fu_480_p3 = ((icmp_ln191_fu_474_p2[0:0] == 1'b1) ? 10'd0 : ap_sig_allocacmp_j5_load);

assign sub_ln196_fu_679_p2 = (tmp_s_fu_661_p3 - zext_ln196_fu_675_p1);

assign tmp_37_fu_668_p3 = {{select_ln190_1_reg_854_pp0_iter6_reg}, {8'd0}};

assign tmp_s_fu_661_p3 = {{select_ln190_1_reg_854_pp0_iter6_reg}, {10'd0}};

assign v113_fu_626_p1 = v209_0_q0;

assign v113_fu_626_p10 = v209_9_q0;

assign v113_fu_626_p11 = v209_10_q0;

assign v113_fu_626_p12 = v209_11_q0;

assign v113_fu_626_p2 = v209_1_q0;

assign v113_fu_626_p3 = v209_2_q0;

assign v113_fu_626_p4 = v209_3_q0;

assign v113_fu_626_p5 = v209_4_q0;

assign v113_fu_626_p6 = v209_5_q0;

assign v113_fu_626_p7 = v209_6_q0;

assign v113_fu_626_p8 = v209_7_q0;

assign v113_fu_626_p9 = v209_8_q0;

assign v209_0_address0 = zext_ln191_fu_488_p1;

assign v209_10_address0 = zext_ln191_fu_488_p1;

assign v209_11_address0 = zext_ln191_fu_488_p1;

assign v209_1_address0 = zext_ln191_fu_488_p1;

assign v209_2_address0 = zext_ln191_fu_488_p1;

assign v209_3_address0 = zext_ln191_fu_488_p1;

assign v209_4_address0 = zext_ln191_fu_488_p1;

assign v209_5_address0 = zext_ln191_fu_488_p1;

assign v209_6_address0 = zext_ln191_fu_488_p1;

assign v209_7_address0 = zext_ln191_fu_488_p1;

assign v209_8_address0 = zext_ln191_fu_488_p1;

assign v209_9_address0 = zext_ln191_fu_488_p1;

assign v231_10_address0 = zext_ln191_fu_488_p1;

assign v231_11_address0 = zext_ln191_fu_488_p1;

assign v231_1_address0 = zext_ln191_fu_488_p1;

assign v231_2_address0 = zext_ln191_fu_488_p1;

assign v231_3_address0 = zext_ln191_fu_488_p1;

assign v231_4_address0 = zext_ln191_fu_488_p1;

assign v231_5_address0 = zext_ln191_fu_488_p1;

assign v231_6_address0 = zext_ln191_fu_488_p1;

assign v231_7_address0 = zext_ln191_fu_488_p1;

assign v231_8_address0 = zext_ln191_fu_488_p1;

assign v231_9_address0 = zext_ln191_fu_488_p1;

assign v231_address0 = zext_ln191_fu_488_p1;

assign v232_address0 = zext_ln196_2_fu_694_p1;

assign v232_d0 = v114_reg_870;

assign zext_ln191_fu_488_p1 = select_ln190_fu_480_p3;

assign zext_ln196_1_fu_685_p1 = select_ln190_reg_729_pp0_iter6_reg;

assign zext_ln196_2_fu_694_p1 = add_ln196_fu_688_p2;

assign zext_ln196_fu_675_p1 = tmp_37_fu_668_p3;

endmodule //Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5
