Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto feea3fe0276d41518438cae2d2b3596a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.project
Compiling module xil_defaultlib.simu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simu_behav
