Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/gpgpu-sim-builds/gpgpu-sim_git-commit-686240852a0ff2e10f725c2cec20b7f8be93ea65_modified_17.0:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/package/gcc/8.3.0/lib64:
doing: cd /home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/b+tree-rodinia-3.1/file___data_mil_txt_command___data_command_txt/QV100-PTX-1B_INSN-8CLUSTER
doing: export OPENCL_CURRENT_TEST_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/b+tree-rodinia-3.1/file___data_mil_txt_command___data_command_txt/QV100-PTX-1B_INSN-8CLUSTER
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/package/gcc/8.3.0/bin:/usr/lib64/qt-3.3/bin:/usr/lib64/ccache:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:.
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /home/min/a/ee695paa/github/gpu-app-collection/src/..//bin/9.1/release/b+tree-rodinia-3.1 file ./data/mil.txt command ./data/command.txt


        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-686240852a0ff2e10f725c2cec20b7f8be93ea65_modified_17.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:m:N:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    8 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Fe46229150c06b5b73e7fab25ae479301  /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/b+tree-rodinia-3.1
Extracting PTX file and ptxas options    1: b+tree-rodinia-3.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: b+tree-rodinia-3.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: b+tree-rodinia-3.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: b+tree-rodinia-3.4.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    5: b+tree-rodinia-3.5.sm_62.ptx -arch=sm_62
requency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                1000000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/b+tree-rodinia-3.1
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/b+tree-rodinia-3.1
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/b+tree-rodinia-3.1
Running md5sum using "md5sum /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/b+tree-rodinia-3.1 "
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/b+tree-rodinia-3.1
Extracting specific PTX file named b+tree-rodinia-3.1.sm_30.ptx 
Extracting specific PTX file named b+tree-rodinia-3.2.sm_35.ptx 
Extracting specific PTX file named b+tree-rodinia-3.3.sm_50.ptx 
Extracting specific PTX file named b+tree-rodinia-3.4.sm_60.ptx 
Extracting specific PTX file named b+tree-rodinia-3.5.sm_62.ptx 
ExExtracting PTX file and ptxas options    6: b+tree-rodinia-3.6.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    7: b+tree-rodinia-3.7.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    8: b+tree-rodinia-3.8.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    9: b+tree-rodinia-3.9.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options   10: b+tree-rodinia-3.10.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options   11: b+tree-rodinia-3.11.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options   12: b+tree-rodinia-3.12.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options   13: b+tree-rodinia-3.13.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options   14: b+tree-rodinia-3.14.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options   15: b+tree-rodinia-3.15.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options   16: b+tree-rodinia-3.16.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options   17: b+tree-rodinia-3.17.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options   18: b+tree-rodinia-3.18.sm_70.ptx -arch=sm_70
tracting specific PTX file named b+tree-rodinia-3.6.sm_70.ptx 
Extracting specific PTX file named b+tree-rodinia-3.7.sm_30.ptx 
Extracting specific PTX file named b+tree-rodinia-3.8.sm_35.ptx 
Extracting specific PTX file named b+tree-rodinia-3.9.sm_50.ptx 
Extracting specific PTX file named b+tree-rodinia-3.10.sm_60.ptx 
Extracting specific PTX file named b+tree-rodinia-3.11.sm_62.ptx 
Extracting specific PTX file named b+tree-rodinia-3.12.sm_70.ptx 
Extracting specific PTX file named b+tree-rodinia-3.13.sm_30.ptx 
Extracting specific PTX file named b+tree-rodinia-3.14.sm_35.ptx 
Extracting specific PTX file named b+tree-rodinia-3.15.sm_50.ptx 
Extracting specific PTX file named b+tree-rodinia-3.16.sm_60.ptx 
Extracting specific PTX file named b+tree-rodinia-3.17.sm_62.ptx 
Extracting specific PTX file named b+tree-rodinia-3.18.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction findK : hostFun 0x0x405b40, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function 'findK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.13.sm_30.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.13.sm_30.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.7.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function 'findRangeK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.7.sm_30.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.14.sm_35.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.14.sm_35.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.8.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd174 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd175 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd176 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd177 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd178 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd179 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd180 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd181 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd182 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd183 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd184 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd185 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd186 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd187 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findRangeK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.8.sm_35.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.15.sm_50.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.15.sm_50.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.9.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd174 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd175 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd176 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd177 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd178 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd179 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd180 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd181 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd182 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd183 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd184 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd185 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd186 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd187 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findRangeK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.9.sm_50.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.10.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd174 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd175 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd176 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd177 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd178 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd179 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd180 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd181 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd182 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd183 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd184 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd185 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd186 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd187 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findRangeK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.10.sm_60.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.16.sm_60.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.16.sm_60.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.11.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd174 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd175 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd176 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd177 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd178 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd179 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd180 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd181 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd182 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd183 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd184 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd185 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd186 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd187 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findRangeK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.11.sm_62.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.17.sm_62.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.17.sm_62.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.12.sm_70.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd174 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd175 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd176 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd177 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd178 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd179 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd180 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd181 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd182 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd183 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd184 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd185 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd186 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd187 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findRangeK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.12.sm_70.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.18.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.18.sm_70.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Kernel 'findK' : regs=20, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.13.sm_30.ptx
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.7.sm_30.ptx
GPGPU-Sim PTX: Kernel 'findRangeK' : regs=28, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.14.sm_35.ptx
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Kernel 'findK' : regs=20, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.8.sm_35.ptx
GPGPU-Sim PTX: Kernel 'findRangeK' : regs=32, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.15.sm_50.ptx
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Kernel 'findK' : regs=26, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.9.sm_50.ptx
GPGPU-Sim PTX: Kernel 'findRangeK' : regs=32, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.10.sm_60.ptx
GPGPU-Sim PTX: Kernel 'findRangeK' : regs=32, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.16.sm_60.ptx
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Kernel 'findK' : regs=26, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.11.sm_62.ptx
GPGPU-Sim PTX: Kernel 'findRangeK' : regs=32, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.17.sm_62.ptx
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Kernel 'findK' : regs=26, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.12.sm_70.ptx
GPGPU-Sim PTX: Kernel 'findRangeK' : regs=36, lmem=0, smem=0, cmem=440
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.18.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: Kernel 'findK' : regs=26, lmem=0, smem=0, cmem=416
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/b+tree-rodinia-3.1
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/b+tree-rodinia-3.1
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction findRangeK : hostFun 0x0x4062b0, fat_cubin_handle = 2
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/b+tree-rodinia-3.1
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/b+tree-rodinia-3.1
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
WG size of kernel 1 & 2  = 256 
Selecting device 0
Input File: ./data/mil.txt 
Command File: ./data/command.txt 
Command Buffer: 
j 6000 3000
k 10000


Getting input from file ./data/mil.txt...
Transforming data to a GPU suitable structure...
Tree transformation took 0.840361
Waiting for command
> 
******command: j count=6000, rSize=6000 
knodes_elem=7874, knodes_unit_mem=2068, knodes_mem=16283432
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
# of blocks = 6000, # of threads/block = 256 (ensure that device can handle)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff92823468..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff92823460..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff92823458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff92823450..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff92823448..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff92823440..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff92823480..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff92823488..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff92823490..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff92823498..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff928234a0..

GPGPU-Sim PTX: cudaLaunch for 0x0x4062b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for 'findRangeK'...
GPGPU-Sim PTX: Finding dominators for 'findRangeK'...
GPGPU-Sim PTX: Finding immediate dominators for 'findRangeK'...
GPGPU-Sim PTX: Finding postdominators for 'findRangeK'...
GPGPU-Sim PTX: Finding immediate postdominators for 'findRangeK'...
GPGPU-Sim PTX: pre-decoding instructions for 'findRangeK'...
GPGPU-Sim PTX: reconvergence points for findRangeK...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6a40 (b+tree-rodinia-3.12.sm_70.ptx:69) @%p8 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x74c8 (b+tree-rodinia-3.12.sm_70.ptx:525) cvta.to.global.u64 %rd169, %rd55;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6aa8 (b+tree-rodinia-3.12.sm_70.ptx:83) @%p9 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f48 (b+tree-rodinia-3.12.sm_70.ptx:287) setp.lt.u64%p30, %rd51, 4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6ab8 (b+tree-rodinia-3.12.sm_70.ptx:86) @%p10 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6dc0 (b+tree-rodinia-3.12.sm_70.ptx:222) setp.gt.s32%p24, %r95, %r94;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6ac0 (b+tree-rodinia-3.12.sm_70.ptx:87) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6af0 (b+tree-rodinia-3.12.sm_70.ptx:99) setp.eq.s64%p11, %rd72, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x6ad0 (b+tree-rodinia-3.12.sm_70.ptx:91) bra.uni BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6dc0 (b+tree-rodinia-3.12.sm_70.ptx:222) setp.gt.s32%p24, %r95, %r94;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x6ae8 (b+tree-rodinia-3.12.sm_70.ptx:96) bra.uni BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f48 (b+tree-rodinia-3.12.sm_70.ptx:287) setp.lt.u64%p30, %rd51, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6af8 (b+tree-rodinia-3.12.sm_70.ptx:100) @%p11 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c50 (b+tree-rodinia-3.12.sm_70.ptx:160) setp.gt.s32%p18, %r95, %r94;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6b08 (b+tree-rodinia-3.12.sm_70.ptx:103) @%p12 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b48 (b+tree-rodinia-3.12.sm_70.ptx:116) ld.global.u64 %rd76, [%rd8];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6b20 (b+tree-rodinia-3.12.sm_70.ptx:107) @%p13 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b48 (b+tree-rodinia-3.12.sm_70.ptx:116) ld.global.u64 %rd76, [%rd8];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x6b38 (b+tree-rodinia-3.12.sm_70.ptx:111) @%p14 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b48 (b+tree-rodinia-3.12.sm_70.ptx:116) ld.global.u64 %rd76, [%rd8];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x6b90 (b+tree-rodinia-3.12.sm_70.ptx:125) @%p15 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bd0 (b+tree-rodinia-3.12.sm_70.ptx:138) setp.eq.s32%p1, %r1, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6ba8 (b+tree-rodinia-3.12.sm_70.ptx:129) @%p16 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bd0 (b+tree-rodinia-3.12.sm_70.ptx:138) setp.eq.s32%p1, %r1, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x6bc0 (b+tree-rodinia-3.12.sm_70.ptx:133) @%p17 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bd0 (b+tree-rodinia-3.12.sm_70.ptx:138) setp.eq.s32%p1, %r1, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x6be0 (b+tree-rodinia-3.12.sm_70.ptx:140) @!%p1 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c10 (b+tree-rodinia-3.12.sm_70.ptx:150) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6be8 (b+tree-rodinia-3.12.sm_70.ptx:141) bra.uni BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bf0 (b+tree-rodinia-3.12.sm_70.ptx:144) ld.global.u64 %rd81, [%rd10];
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6c58 (b+tree-rodinia-3.12.sm_70.ptx:161) @%p18 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cc0 (b+tree-rodinia-3.12.sm_70.ptx:179) ld.global.u64 %rd91, [%rd8];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x6c98 (b+tree-rodinia-3.12.sm_70.ptx:170) @%p19 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cc0 (b+tree-rodinia-3.12.sm_70.ptx:179) ld.global.u64 %rd91, [%rd8];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x6cb0 (b+tree-rodinia-3.12.sm_70.ptx:174) @%p20 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cc0 (b+tree-rodinia-3.12.sm_70.ptx:179) ld.global.u64 %rd91, [%rd8];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x6d08 (b+tree-rodinia-3.12.sm_70.ptx:188) @%p21 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d48 (b+tree-rodinia-3.12.sm_70.ptx:201) setp.eq.s32%p2, %r1, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x6d20 (b+tree-rodinia-3.12.sm_70.ptx:192) @%p22 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d48 (b+tree-rodinia-3.12.sm_70.ptx:201) setp.eq.s32%p2, %r1, 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x6d38 (b+tree-rodinia-3.12.sm_70.ptx:196) @%p23 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d48 (b+tree-rodinia-3.12.sm_70.ptx:201) setp.eq.s32%p2, %r1, 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x6d58 (b+tree-rodinia-3.12.sm_70.ptx:203) @!%p2 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d88 (b+tree-rodinia-3.12.sm_70.ptx:213) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x6d60 (b+tree-rodinia-3.12.sm_70.ptx:204) bra.uni BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d68 (b+tree-rodinia-3.12.sm_70.ptx:207) ld.global.u64 %rd96, [%rd10];
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x6dc8 (b+tree-rodinia-3.12.sm_70.ptx:223) @%p24 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e30 (b+tree-rodinia-3.12.sm_70.ptx:241) ld.global.u64 %rd106, [%rd8];
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x6e08 (b+tree-rodinia-3.12.sm_70.ptx:232) @%p25 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e30 (b+tree-rodinia-3.12.sm_70.ptx:241) ld.global.u64 %rd106, [%rd8];
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x6e20 (b+tree-rodinia-3.12.sm_70.ptx:236) @%p26 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e30 (b+tree-rodinia-3.12.sm_70.ptx:241) ld.global.u64 %rd106, [%rd8];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x6e78 (b+tree-rodinia-3.12.sm_70.ptx:250) @%p27 bra BB0_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6eb8 (b+tree-rodinia-3.12.sm_70.ptx:263) setp.eq.s32%p3, %r1, 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x6e90 (b+tree-rodinia-3.12.sm_70.ptx:254) @%p28 bra BB0_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6eb8 (b+tree-rodinia-3.12.sm_70.ptx:263) setp.eq.s32%p3, %r1, 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x6ea8 (b+tree-rodinia-3.12.sm_70.ptx:258) @%p29 bra BB0_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6eb8 (b+tree-rodinia-3.12.sm_70.ptx:263) setp.eq.s32%p3, %r1, 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x6ec8 (b+tree-rodinia-3.12.sm_70.ptx:265) @!%p3 bra BB0_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ef8 (b+tree-rodinia-3.12.sm_70.ptx:275) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x6ed0 (b+tree-rodinia-3.12.sm_70.ptx:266) bra.uni BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ed8 (b+tree-rodinia-3.12.sm_70.ptx:269) ld.global.u64 %rd111, [%rd10];
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x6f50 (b+tree-rodinia-3.12.sm_70.ptx:288) @%p30 bra BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x74c8 (b+tree-rodinia-3.12.sm_70.ptx:525) cvta.to.global.u64 %rd169, %rd55;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x6f58 (b+tree-rodinia-3.12.sm_70.ptx:289) bra.uni BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f78 (b+tree-rodinia-3.12.sm_70.ptx:297) setp.gt.s32%p31, %r95, %r94;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x6f70 (b+tree-rodinia-3.12.sm_70.ptx:294) bra.uni BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x74c8 (b+tree-rodinia-3.12.sm_70.ptx:525) cvta.to.global.u64 %rd169, %rd55;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x6f80 (b+tree-rodinia-3.12.sm_70.ptx:298) @%p31 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fe8 (b+tree-rodinia-3.12.sm_70.ptx:316) ld.global.u64 %rd121, [%rd8];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x6fc0 (b+tree-rodinia-3.12.sm_70.ptx:307) @%p32 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fe8 (b+tree-rodinia-3.12.sm_70.ptx:316) ld.global.u64 %rd121, [%rd8];
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x6fd8 (b+tree-rodinia-3.12.sm_70.ptx:311) @%p33 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fe8 (b+tree-rodinia-3.12.sm_70.ptx:316) ld.global.u64 %rd121, [%rd8];
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x7030 (b+tree-rodinia-3.12.sm_70.ptx:325) @%p34 bra BB0_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7070 (b+tree-rodinia-3.12.sm_70.ptx:338) setp.eq.s32%p4, %r1, 0;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x7048 (b+tree-rodinia-3.12.sm_70.ptx:329) @%p35 bra BB0_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7070 (b+tree-rodinia-3.12.sm_70.ptx:338) setp.eq.s32%p4, %r1, 0;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x7060 (b+tree-rodinia-3.12.sm_70.ptx:333) @%p36 bra BB0_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7070 (b+tree-rodinia-3.12.sm_70.ptx:338) setp.eq.s32%p4, %r1, 0;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x7080 (b+tree-rodinia-3.12.sm_70.ptx:340) @!%p4 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70b0 (b+tree-rodinia-3.12.sm_70.ptx:350) bar.sync 0;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x7088 (b+tree-rodinia-3.12.sm_70.ptx:341) bra.uni BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7090 (b+tree-rodinia-3.12.sm_70.ptx:344) ld.global.u64 %rd126, [%rd10];
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x70f8 (b+tree-rodinia-3.12.sm_70.ptx:359) @%p37 bra BB0_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7138 (b+tree-rodinia-3.12.sm_70.ptx:372) ld.global.u64 %rd133, [%rd8];
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x7110 (b+tree-rodinia-3.12.sm_70.ptx:363) @%p38 bra BB0_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7138 (b+tree-rodinia-3.12.sm_70.ptx:372) ld.global.u64 %rd133, [%rd8];
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x7128 (b+tree-rodinia-3.12.sm_70.ptx:367) @%p39 bra BB0_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7138 (b+tree-rodinia-3.12.sm_70.ptx:372) ld.global.u64 %rd133, [%rd8];
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x7178 (b+tree-rodinia-3.12.sm_70.ptx:380) @%p40 bra BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71b8 (b+tree-rodinia-3.12.sm_70.ptx:393) bar.sync 0;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x7190 (b+tree-rodinia-3.12.sm_70.ptx:384) @%p41 bra BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71b8 (b+tree-rodinia-3.12.sm_70.ptx:393) bar.sync 0;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x71a8 (b+tree-rodinia-3.12.sm_70.ptx:388) @%p42 bra BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71b8 (b+tree-rodinia-3.12.sm_70.ptx:393) bar.sync 0;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x71c0 (b+tree-rodinia-3.12.sm_70.ptx:394) @!%p4 bra BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71f0 (b+tree-rodinia-3.12.sm_70.ptx:404) bar.sync 0;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x71c8 (b+tree-rodinia-3.12.sm_70.ptx:395) bra.uni BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71d0 (b+tree-rodinia-3.12.sm_70.ptx:398) ld.global.u64 %rd138, [%rd10];
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x7238 (b+tree-rodinia-3.12.sm_70.ptx:413) @%p43 bra BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7278 (b+tree-rodinia-3.12.sm_70.ptx:426) ld.global.u64 %rd145, [%rd8];
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x7250 (b+tree-rodinia-3.12.sm_70.ptx:417) @%p44 bra BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7278 (b+tree-rodinia-3.12.sm_70.ptx:426) ld.global.u64 %rd145, [%rd8];
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x7268 (b+tree-rodinia-3.12.sm_70.ptx:421) @%p45 bra BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7278 (b+tree-rodinia-3.12.sm_70.ptx:426) ld.global.u64 %rd145, [%rd8];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x72b8 (b+tree-rodinia-3.12.sm_70.ptx:434) @%p46 bra BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72f8 (b+tree-rodinia-3.12.sm_70.ptx:447) bar.sync 0;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x72d0 (b+tree-rodinia-3.12.sm_70.ptx:438) @%p47 bra BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72f8 (b+tree-rodinia-3.12.sm_70.ptx:447) bar.sync 0;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x72e8 (b+tree-rodinia-3.12.sm_70.ptx:442) @%p48 bra BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72f8 (b+tree-rodinia-3.12.sm_70.ptx:447) bar.sync 0;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x7300 (b+tree-rodinia-3.12.sm_70.ptx:448) @!%p4 bra BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7330 (b+tree-rodinia-3.12.sm_70.ptx:458) bar.sync 0;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x7308 (b+tree-rodinia-3.12.sm_70.ptx:449) bra.uni BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7310 (b+tree-rodinia-3.12.sm_70.ptx:452) ld.global.u64 %rd150, [%rd10];
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x7378 (b+tree-rodinia-3.12.sm_70.ptx:467) @%p49 bra BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73b8 (b+tree-rodinia-3.12.sm_70.ptx:480) ld.global.u64 %rd157, [%rd8];
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x7390 (b+tree-rodinia-3.12.sm_70.ptx:471) @%p50 bra BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73b8 (b+tree-rodinia-3.12.sm_70.ptx:480) ld.global.u64 %rd157, [%rd8];
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x73a8 (b+tree-rodinia-3.12.sm_70.ptx:475) @%p51 bra BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73b8 (b+tree-rodinia-3.12.sm_70.ptx:480) ld.global.u64 %rd157, [%rd8];
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x73f8 (b+tree-rodinia-3.12.sm_70.ptx:488) @%p52 bra BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7438 (b+tree-rodinia-3.12.sm_70.ptx:501) bar.sync 0;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x7410 (b+tree-rodinia-3.12.sm_70.ptx:492) @%p53 bra BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7438 (b+tree-rodinia-3.12.sm_70.ptx:501) bar.sync 0;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x7428 (b+tree-rodinia-3.12.sm_70.ptx:496) @%p54 bra BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7438 (b+tree-rodinia-3.12.sm_70.ptx:501) bar.sync 0;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x7440 (b+tree-rodinia-3.12.sm_70.ptx:502) @!%p4 bra BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7470 (b+tree-rodinia-3.12.sm_70.ptx:512) bar.sync 0;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x7448 (b+tree-rodinia-3.12.sm_70.ptx:503) bra.uni BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7450 (b+tree-rodinia-3.12.sm_70.ptx:506) ld.global.u64 %rd162, [%rd10];
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x74c0 (b+tree-rodinia-3.12.sm_70.ptx:522) @%p55 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x74c8 (b+tree-rodinia-3.12.sm_70.ptx:525) cvta.to.global.u64 %rd169, %rd55;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x74e8 (b+tree-rodinia-3.12.sm_70.ptx:529) @%p56 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7520 (b+tree-rodinia-3.12.sm_70.ptx:539) bar.sync 0;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x7570 (b+tree-rodinia-3.12.sm_70.ptx:549) @%p57 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x75b0 (b+tree-rodinia-3.12.sm_70.ptx:560) ret;
GPGPU-Sim PTX: ... end of reconvergence points for findRangeK
GPGPU-Sim PTX: ... done pre-decoding instructions for 'findRangeK'.
GPGPU-Sim PTX: pushing kernel 'findRangeK' to stream 0, gridDim= (6000,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 1: size 0
kernel_name = findRangeK 
kernel_launch_uid = 1 
gpu_sim_cycle = 41246
gpu_sim_insn = 189654912
gpu_ipc =    4598.1406
gpu_tot_sim_cycle = 41246
gpu_tot_sim_insn = 189654912
gpu_tot_ipc =    4598.1406
gpu_tot_issued_cta = 6000
gpu_occupancy = 72.7150% 
gpu_tot_occupancy = 72.7150% 
max_total_param_size = 0
gpu_stall_dramfull = 641
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      19.9274
partiton_level_parallism_total  =      19.9274
partiton_level_parallism_util =      23.3767
partiton_level_parallism_util_total  =      23.3767
L2_BW  =     721.8505 GB/Sec
L2_BW_total  =     721.8505 GB/Sec
gpu_total_sim_rate=93610

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 21574, Miss = 7401, Miss_rate = 0.343, Pending_hits = 4294, Reservation_fails = 15637
	L1D_cache_core[1]: Access = 21493, Miss = 7424, Miss_rate = 0.345, Pending_hits = 4223, Reservation_fails = 19566
	L1D_cache_core[2]: Access = 21566, Miss = 7432, Miss_rate = 0.345, Pending_hits = 4314, Reservation_fails = 28309
	L1D_cache_core[3]: Access = 21565, Miss = 7635, Miss_rate = 0.354, Pending_hits = 4274, Reservation_fails = 40153
	L1D_cache_core[4]: Access = 21663, Miss = 7707, Miss_rate = 0.356, Pending_hits = 4420, Reservation_fails = 58586
	L1D_cache_core[5]: Access = 21638, Miss = 7662, Miss_rate = 0.354, Pending_hits = 4273, Reservation_fails = 33084
	L1D_cache_core[6]: Access = 21501, Miss = 7662, Miss_rate = 0.356, Pending_hits = 4313, Reservation_fails = 35034
	L1D_cache_core[7]: Access = 21644, Miss = 7341, Miss_rate = 0.339, Pending_hits = 4318, Reservation_fails = 41940
	L1D_cache_core[8]: Access = 21462, Miss = 7499, Miss_rate = 0.349, Pending_hits = 4335, Reservation_fails = 41719
	L1D_cache_core[9]: Access = 21594, Miss = 7427, Miss_rate = 0.344, Pending_hits = 4288, Reservation_fails = 35156
	L1D_cache_core[10]: Access = 43508, Miss = 14501, Miss_rate = 0.333, Pending_hits = 8316, Reservation_fails = 28948
	L1D_cache_core[11]: Access = 43017, Miss = 14282, Miss_rate = 0.332, Pending_hits = 8162, Reservation_fails = 31607
	L1D_cache_core[12]: Access = 42922, Miss = 14294, Miss_rate = 0.333, Pending_hits = 8341, Reservation_fails = 41444
	L1D_cache_core[13]: Access = 43167, Miss = 14368, Miss_rate = 0.333, Pending_hits = 8146, Reservation_fails = 29632
	L1D_cache_core[14]: Access = 42949, Miss = 14529, Miss_rate = 0.338, Pending_hits = 8354, Reservation_fails = 14553
	L1D_cache_core[15]: Access = 43206, Miss = 14209, Miss_rate = 0.329, Pending_hits = 8438, Reservation_fails = 5891
	L1D_cache_core[16]: Access = 43171, Miss = 14080, Miss_rate = 0.326, Pending_hits = 8410, Reservation_fails = 14945
	L1D_cache_core[17]: Access = 42923, Miss = 14905, Miss_rate = 0.347, Pending_hits = 8405, Reservation_fails = 33015
	L1D_cache_core[18]: Access = 42855, Miss = 14130, Miss_rate = 0.330, Pending_hits = 8436, Reservation_fails = 18366
	L1D_cache_core[19]: Access = 42993, Miss = 14552, Miss_rate = 0.338, Pending_hits = 8364, Reservation_fails = 34109
	L1D_cache_core[20]: Access = 42871, Miss = 14349, Miss_rate = 0.335, Pending_hits = 8380, Reservation_fails = 30691
	L1D_cache_core[21]: Access = 43033, Miss = 14385, Miss_rate = 0.334, Pending_hits = 8302, Reservation_fails = 32360
	L1D_cache_core[22]: Access = 43152, Miss = 14423, Miss_rate = 0.334, Pending_hits = 8314, Reservation_fails = 28955
	L1D_cache_core[23]: Access = 42966, Miss = 14647, Miss_rate = 0.341, Pending_hits = 8443, Reservation_fails = 71887
	L1D_cache_core[24]: Access = 42949, Miss = 14131, Miss_rate = 0.329, Pending_hits = 8691, Reservation_fails = 25222
	L1D_cache_core[25]: Access = 43093, Miss = 14186, Miss_rate = 0.329, Pending_hits = 8418, Reservation_fails = 93870
	L1D_cache_core[26]: Access = 43070, Miss = 14559, Miss_rate = 0.338, Pending_hits = 8414, Reservation_fails = 60528
	L1D_cache_core[27]: Access = 43012, Miss = 14245, Miss_rate = 0.331, Pending_hits = 8457, Reservation_fails = 43616
	L1D_cache_core[28]: Access = 42943, Miss = 14374, Miss_rate = 0.335, Pending_hits = 8220, Reservation_fails = 64860
	L1D_cache_core[29]: Access = 42924, Miss = 14195, Miss_rate = 0.331, Pending_hits = 8364, Reservation_fails = 26991
	L1D_cache_core[30]: Access = 43080, Miss = 14245, Miss_rate = 0.331, Pending_hits = 8220, Reservation_fails = 37321
	L1D_cache_core[31]: Access = 43162, Miss = 14001, Miss_rate = 0.324, Pending_hits = 8252, Reservation_fails = 28408
	L1D_cache_core[32]: Access = 43060, Miss = 14244, Miss_rate = 0.331, Pending_hits = 8270, Reservation_fails = 51200
	L1D_cache_core[33]: Access = 43063, Miss = 14394, Miss_rate = 0.334, Pending_hits = 8354, Reservation_fails = 29633
	L1D_cache_core[34]: Access = 42984, Miss = 14394, Miss_rate = 0.335, Pending_hits = 8380, Reservation_fails = 28658
	L1D_cache_core[35]: Access = 37258, Miss = 12450, Miss_rate = 0.334, Pending_hits = 7224, Reservation_fails = 12250
	L1D_cache_core[36]: Access = 36111, Miss = 12314, Miss_rate = 0.341, Pending_hits = 7116, Reservation_fails = 25006
	L1D_cache_core[37]: Access = 26392, Miss = 9355, Miss_rate = 0.354, Pending_hits = 5286, Reservation_fails = 14254
	L1D_cache_core[38]: Access = 31869, Miss = 10868, Miss_rate = 0.341, Pending_hits = 6380, Reservation_fails = 14226
	L1D_cache_core[39]: Access = 21540, Miss = 7427, Miss_rate = 0.345, Pending_hits = 4357, Reservation_fails = 18683
	L1D_cache_core[40]: Access = 21573, Miss = 7407, Miss_rate = 0.343, Pending_hits = 4276, Reservation_fails = 43925
	L1D_cache_core[41]: Access = 21516, Miss = 7137, Miss_rate = 0.332, Pending_hits = 4305, Reservation_fails = 9830
	L1D_cache_core[42]: Access = 21487, Miss = 7564, Miss_rate = 0.352, Pending_hits = 4276, Reservation_fails = 37434
	L1D_cache_core[43]: Access = 21465, Miss = 7626, Miss_rate = 0.355, Pending_hits = 4233, Reservation_fails = 32858
	L1D_cache_core[44]: Access = 21632, Miss = 7470, Miss_rate = 0.345, Pending_hits = 4324, Reservation_fails = 29393
	L1D_cache_core[45]: Access = 21493, Miss = 7552, Miss_rate = 0.351, Pending_hits = 4279, Reservation_fails = 36455
	L1D_cache_core[46]: Access = 21639, Miss = 7603, Miss_rate = 0.351, Pending_hits = 4353, Reservation_fails = 53615
	L1D_cache_core[47]: Access = 21549, Miss = 7235, Miss_rate = 0.336, Pending_hits = 4312, Reservation_fails = 27952
	L1D_cache_core[48]: Access = 21477, Miss = 7594, Miss_rate = 0.354, Pending_hits = 4405, Reservation_fails = 44505
	L1D_cache_core[49]: Access = 21439, Miss = 7683, Miss_rate = 0.358, Pending_hits = 4303, Reservation_fails = 38455
	L1D_cache_core[50]: Access = 21529, Miss = 7454, Miss_rate = 0.346, Pending_hits = 4302, Reservation_fails = 39353
	L1D_cache_core[51]: Access = 21597, Miss = 7563, Miss_rate = 0.350, Pending_hits = 4266, Reservation_fails = 33885
	L1D_cache_core[52]: Access = 21449, Miss = 7328, Miss_rate = 0.342, Pending_hits = 4284, Reservation_fails = 56456
	L1D_cache_core[53]: Access = 21563, Miss = 7398, Miss_rate = 0.343, Pending_hits = 4284, Reservation_fails = 28713
	L1D_cache_core[54]: Access = 21433, Miss = 7591, Miss_rate = 0.354, Pending_hits = 4277, Reservation_fails = 40856
	L1D_cache_core[55]: Access = 21617, Miss = 7336, Miss_rate = 0.339, Pending_hits = 4290, Reservation_fails = 38264
	L1D_cache_core[56]: Access = 21459, Miss = 7333, Miss_rate = 0.342, Pending_hits = 4228, Reservation_fails = 26585
	L1D_cache_core[57]: Access = 21556, Miss = 7524, Miss_rate = 0.349, Pending_hits = 4287, Reservation_fails = 28686
	L1D_cache_core[58]: Access = 21484, Miss = 7495, Miss_rate = 0.349, Pending_hits = 4215, Reservation_fails = 36542
	L1D_cache_core[59]: Access = 21402, Miss = 7465, Miss_rate = 0.349, Pending_hits = 4405, Reservation_fails = 60066
	L1D_cache_core[60]: Access = 21575, Miss = 7335, Miss_rate = 0.340, Pending_hits = 4289, Reservation_fails = 23369
	L1D_cache_core[61]: Access = 21506, Miss = 7733, Miss_rate = 0.360, Pending_hits = 4356, Reservation_fails = 32448
	L1D_cache_core[62]: Access = 21449, Miss = 7533, Miss_rate = 0.351, Pending_hits = 4268, Reservation_fails = 68233
	L1D_cache_core[63]: Access = 21408, Miss = 7430, Miss_rate = 0.347, Pending_hits = 4267, Reservation_fails = 60262
	L1D_cache_core[64]: Access = 21518, Miss = 7585, Miss_rate = 0.352, Pending_hits = 4383, Reservation_fails = 67452
	L1D_cache_core[65]: Access = 21523, Miss = 7299, Miss_rate = 0.339, Pending_hits = 4325, Reservation_fails = 79059
	L1D_cache_core[66]: Access = 21473, Miss = 7661, Miss_rate = 0.357, Pending_hits = 4262, Reservation_fails = 44329
	L1D_cache_core[67]: Access = 21509, Miss = 7631, Miss_rate = 0.355, Pending_hits = 4309, Reservation_fails = 48882
	L1D_cache_core[68]: Access = 21523, Miss = 7633, Miss_rate = 0.355, Pending_hits = 4366, Reservation_fails = 49816
	L1D_cache_core[69]: Access = 21539, Miss = 7635, Miss_rate = 0.354, Pending_hits = 4303, Reservation_fails = 39797
	L1D_cache_core[70]: Access = 21657, Miss = 7429, Miss_rate = 0.343, Pending_hits = 4286, Reservation_fails = 21145
	L1D_cache_core[71]: Access = 21495, Miss = 7722, Miss_rate = 0.359, Pending_hits = 4282, Reservation_fails = 34113
	L1D_cache_core[72]: Access = 21566, Miss = 7436, Miss_rate = 0.345, Pending_hits = 4300, Reservation_fails = 34235
	L1D_cache_core[73]: Access = 21597, Miss = 7338, Miss_rate = 0.340, Pending_hits = 4289, Reservation_fails = 23090
	L1D_cache_core[74]: Access = 21659, Miss = 7698, Miss_rate = 0.355, Pending_hits = 4335, Reservation_fails = 39704
	L1D_cache_core[75]: Access = 21548, Miss = 7403, Miss_rate = 0.344, Pending_hits = 4298, Reservation_fails = 21483
	L1D_cache_core[76]: Access = 21528, Miss = 7596, Miss_rate = 0.353, Pending_hits = 4365, Reservation_fails = 22667
	L1D_cache_core[77]: Access = 21485, Miss = 7494, Miss_rate = 0.349, Pending_hits = 4300, Reservation_fails = 27630
	L1D_cache_core[78]: Access = 21541, Miss = 7429, Miss_rate = 0.345, Pending_hits = 4463, Reservation_fails = 23842
	L1D_cache_core[79]: Access = 21478, Miss = 7563, Miss_rate = 0.352, Pending_hits = 4347, Reservation_fails = 19586
	L1D_total_cache_accesses = 2305879
	L1D_total_cache_misses = 786167
	L1D_total_cache_miss_rate = 0.3409
	L1D_total_cache_pending_hits = 454563
	L1D_total_cache_reservation_fails = 2865283
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1029401
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 454552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 278815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2864564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 483111
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 454552
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 719
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 67
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2700431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 60000

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2718139
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 146425
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 719
ctas_completed 6000, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
167, 130, 123, 136, 123, 123, 123, 123, 168, 157, 126, 130, 123, 123, 123, 123, 176, 134, 138, 130, 123, 123, 123, 123, 170, 144, 131, 135, 123, 123, 123, 123, 155, 157, 139, 130, 123, 123, 123, 123, 168, 157, 130, 123, 123, 123, 123, 123, 169, 138, 126, 137, 123, 123, 123, 123, 
gpgpu_n_tot_thrd_icount = 204831488
gpgpu_n_tot_w_icount = 6400984
gpgpu_n_stall_shd_mem = 736525
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 761926
gpgpu_n_mem_write_global = 60000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 28868286
gpgpu_n_store_insn = 60000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16896000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 449129
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 287396
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2510378	W0_Idle:2207339	W0_Scoreboard:70701839	W1:237905	W2:3848	W3:4674	W4:4168	W5:4303	W6:4123	W7:4454	W8:4251	W9:4314	W10:4496	W11:4160	W12:3935	W13:3998	W14:4410	W15:4307	W16:4355	W17:3982	W18:4377	W19:4218	W20:4349	W21:4116	W22:4166	W23:4242	W24:4186	W25:4214	W26:3893	W27:3966	W28:4326	W29:4616	W30:3344	W31:3199	W32:6038089
single_issue_nums: WS0:1724060	WS1:1612129	WS2:1541301	WS3:1523494	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6095408 {8:761926,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2400000 {40:60000,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30477040 {40:761926,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 480000 {8:60000,}
maxmflatency = 12241 
max_icnt2mem_latency = 11428 
maxmrqlatency = 1079 
max_icnt2sh_latency = 1120 
averagemflatency = 1091 
avg_icnt2mem_latency = 796 
avg_mrq_latency = 34 
avg_icnt2sh_latency = 91 
mrq_lat_table:38864 	17870 	7997 	11972 	38438 	59725 	21954 	5697 	1030 	227 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33093 	102887 	326657 	329025 	14885 	8396 	6983 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	44666 	40681 	36484 	59798 	139161 	324389 	153342 	8494 	8399 	6512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	151777 	82328 	81748 	98798 	118263 	121254 	83055 	56848 	27474 	381 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	4 	29 	30 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        54        52        15        18        16        18        10        24        17        11         8         8         9        16         9        16 
dram[1]:        49        48        18        14        16        15        16        16        17        14        15        16        16        17        16        17 
dram[2]:        60        52        16        16        15         9        16        12        16        16        11        16        16        16         8        20 
dram[3]:        58        55        26        16        16        15        19        10        16        14        16        16        16        14        13        17 
dram[4]:        25        32        12        17        16        19        14        25        14        16         9        21        23        13        16        16 
dram[5]:        29        30         9        16        13        23        16        21        16        14        16        24        24         9        16        16 
dram[6]:        45        46         8        14        14        16        16        16        16        16         8        16        21        16         9         9 
dram[7]:        52        50        15        16         8        16        16        16        16        16         8        16        10         9         8         9 
dram[8]:        54        54         9        24        16        14        14        17        15         9        16        10        11        16        16        16 
dram[9]:        49        48        13        24        10        16        13        16        15        12        16        15        16        14        13        16 
dram[10]:        58        53        16        11        16        15        11        16        16        14        16        16        17        21        16        16 
dram[11]:        58        56        16        16        16        16        16        16        16        12        16        16        10        16        16        16 
dram[12]:        27        31        16        11        16        16         9        21        16        13        22        16        10        16        10        13 
dram[13]:        28        27        16        14        10        16        11        19        17        16         8        16        14        16        17        16 
dram[14]:        46        44         8        16        15        16        14        32        24        16        16        16        16        16        13        24 
dram[15]:        45        46        16        16        16        24        16        24        16        16         9        16         8        16         9        24 
dram[16]:        52        43        10         9        12        16        11        11        16        16        16        16        16        19        16        16 
dram[17]:        48        40         9        10        16        16        10         8        16        16        16        16        14        16        16        16 
dram[18]:        55        45        15        16        13        22        19        10        11         9        16        13        15        17        14        16 
dram[19]:        57        44        16        16        16        14        15         8        15        12         8        16        16        15        14        16 
dram[20]:        27        33        10        16        16        17        16        16        16        16        16        16        12        11        16        16 
dram[21]:        26        25        12        16        16        16        12        17        15        16        10        16        14        11        16        16 
dram[22]:        35        20        13        16        22        10        16        16        16        11        16        13        16        16        16        16 
dram[23]:        42        29        16        16        16        12        16        16        16        16        13        16        13        16        15        16 
dram[24]:        53        51        20        16        17        16        16         9        21        20        16        16        16        12        12        15 
dram[25]:        48        48        16        16        16        16        16        12        16        17        16        16        16         8        17        16 
dram[26]:        56        50        16        10        24        16        16        12         9        16        16        16        16        16        16        14 
dram[27]:        55        52        16        16        24        16        16        12         9        17        16        12        10        16        10        17 
dram[28]:        29        22        16        15        16        24        16        16        16        24        13        16        16        10        15        16 
dram[29]:        28        20        16        13        16        17        20        16        17        24        16        10         8        16        12        16 
dram[30]:        45        31        16        16        16        16        15        16        16        16        13        16        15        18        11        11 
dram[31]:        43        28        10        16        16        16        16        16        16        21         8        16        13        16        16        16 
maximum service time to same row:
dram[0]:      9284      9271     14052     14570     16689     18358     17420     16248     12112     17977     14593     17316     15679     17160     13061     16442 
dram[1]:      9300      9279     14085     14558     16408     19299     17431     14823     12125     17899     13220     17353     16638     17176     13061     16454 
dram[2]:      9247      9248     14073     14573     13960     17761     17622     12888     12129     17910     13204     17112     17590     14951     13090     14510 
dram[3]:      9255      9251     14092     14586     13892     17746     17436     15791     12121     17841     13194     15116     18914     17577     17023     17883 
dram[4]:      9254      9966     14807     14593     14147     17337     16071     15994     15794     17953     17918     17116     16609     17653     13277     14502 
dram[5]:     10700      9978     14812     16204     14140     14625     16014     15979     12141     14193     16645     17099     19633     15829     13260     14510 
dram[6]:     11345      9806     14820     12876     17367     15867     15787     16536     18090     15826     15783     13423     16637     17148     13034     14511 
dram[7]:      9633      9298     14071     16934     14681     17562     15526     16019     17492     18244     15790     13390     16605     17155     13033     14495 
dram[8]:     11642      9505     15903     14836     14124     17561     15392     18119     14907     18143     16853     13406     14144     14158     18178     18388 
dram[9]:     12195      9848     17504     14914     17087     13229     15458     18207     14980     15317     18248     13482     14077     15839     18164     18384 
dram[10]:     11320      9833     15920     14067     11941     12555     15891     19077     19117     17388     14735     13430     14056     14101     14710     17393 
dram[11]:     11392      9629     15907     14075     11942     12635     16622     17196     16874     17602     16473     13728     14059     14149     18139     17492 
dram[12]:     10604      9681     15956     14027     16446     17706     16946     17598     15975     13245     14740     18287     14060     14128     18143     17734 
dram[13]:      9829      9888     15943     14053     16469     17268     17035     17704     12937     13256     14731     17770     17797     14111     19332     15231 
dram[14]:     10296      9283     16894     14840     15180     17265     16597     15061     13739     13201     14767     17941     17428     17080     20077     16556 
dram[15]:      9733      9713     17728     14033     19106     17288     16597     16185     13703     13216     14751     17902     17405     16251     20258     18882 
dram[16]:      9252      9377     17756     14506     17500     16280     12539     16140     13374     14638     16359     17272     14622     18135     16673     14217 
dram[17]:      9271      9389     17732     14495     12351     16573     12535     16161     13237     17195     16340     13712     13679     15809     17748     14246 
dram[18]:      9287      9381     17957     14514     17440     14776     15183     18607     13358     14880     16256     13715     13672     18097     17321     14254 
dram[19]:      9479      9693     17705     17895     17428     14791     12543     16148     13374     14868     15935     13688     13664     18011     17336     14229 
dram[20]:      9766      9380     19428     18488     11937     12566     14258     15409     13390     13687     16083     13711     15422     18015     17535     16941 
dram[21]:      9801      9384     18607     15631     11929     12544     14333     15421     15722     13694     16200     13695     15405     18029     17504     14253 
dram[22]:      9798      9388     17705     14519     11933     14899     14357     15394     15754     15136     16196     13700     15389     18159     17489     17728 
dram[23]:      9492      9341     17700     14514     14023     12575     14377     15390     15727     14903     16216     14666     15400     18143     17301     17011 
dram[24]:      9287      9532     13169     12306     13992     17419     13124     17770     14201     16557     15767     14655     17027     14274     15831     17709 
dram[25]:      9266      9517     13173     12298     13985     15867     13149     16645     14209     16581     15766     14658     17011     18690     15839     18584 
dram[26]:      9271      9376     14755     12329     14637     16329     13141     14008     14197     16574     15738     17501     17075     14213     14787     17228 
dram[27]:      9247      9372     14759     16421     14621     16541     13129     17737     14185     16596     15737     17753     17044     14234     15049     17236 
dram[28]:      9280      9721     14783     17168     15076     13912     16497     12848     14856     14863     13176     13655     17079     14285     15826     13285 
dram[29]:      9267      9713     13192     17118     15072     13992     15123     12856     14850     14851     13180     13660     17071     14221     15856     17589 
dram[30]:      9298      9551     13185     12335     16926     13972     12520     12828     14844     14842     17048     14483     17015     14297     15867     18184 
dram[31]:      9255      9385     13174     12319     18188     14763     12523     12825     14866     18990     15113     14373     17524     14289     15834     15109 
average row accesses per activate:
dram[0]:  5.842857  5.386364  4.242424  4.926829  3.987342  4.960000  5.461538  5.338028  4.513889  4.130000  4.080808  3.947917  4.651163  5.160920  4.960526  5.382022 
dram[1]:  5.893333  6.038961  4.858823  4.360825  4.454545  4.733333  4.759494  4.771084  4.058139  3.934579  5.089744  4.316327  4.489130  4.382979  4.831169  5.133333 
dram[2]:  5.666667  6.558442  5.481928  5.645570  5.039474  5.086420  5.161765  4.657534  4.417583  4.931035  4.477778  4.625000  5.333333  5.682927  5.382716  5.122449 
dram[3]:  5.060976  5.510870  5.448276  5.000000  5.065790  4.717647  4.357143  3.920455  4.460674  4.633333  4.860759  4.843373  4.641975  4.700000  5.233766  5.279570 
dram[4]:  5.000000  5.134146  4.922222  4.942857  5.051547  5.582278  5.125000  5.637500  5.105882  5.161616  4.243243  5.200000  4.863636  4.045455  4.850000  4.693333 
dram[5]:  4.831460  4.860465  4.967391  5.105769  5.755556  5.139535  5.130952  5.275862  4.987805  5.263158  4.528572  5.133333  4.653333  3.880000  4.537313  4.831326 
dram[6]:  4.988095  5.291139  4.622222  4.793815  4.763441  4.817073  5.539474  5.862069  4.646341  4.444445  4.897059  4.860465  4.891892  4.228916  4.469697  4.280488 
dram[7]:  5.589744  5.342105  5.031915  5.369565  4.636364  5.414634  4.945652  5.670330  4.851852  5.093023  4.694445  4.908046  4.425000  4.517241  4.545455  4.691358 
dram[8]:  6.084507  5.662338  4.600000  5.193182  4.637500  4.230769  4.573171  5.473684  3.924051  4.354430  4.279570  4.224719  4.172414  4.677419  6.090909  4.729167 
dram[9]:  5.904109  6.051282  5.188235  4.595238  4.390244  4.666667  4.962025  5.794117  4.750000  4.063158  4.390805  4.367089  4.688312  4.347826  5.405406  5.250000 
dram[10]:  5.350000  5.082353  4.410000  4.662791  4.867470  4.277778  4.417722  4.581081  4.610390  4.634146  5.052631  4.500000  5.151899  4.987805  5.082353  4.821782 
dram[11]:  5.188889  6.324324  4.670330  4.703704  4.987500  4.776316  4.462500  4.149426  4.464286  4.105263  5.115385  4.611111  4.759036  4.152174  5.571429  5.031915 
dram[12]:  5.129032  4.941176  4.752688  4.252525  5.232558  5.000000  5.240506  5.487500  4.678161  4.905263  4.831460  5.136986  4.727273  4.657895  4.696429  4.805970 
dram[13]:  5.159420  4.235294  4.359550  4.844444  5.088889  5.095238  5.416667  5.842105  4.244444  4.470000  4.566667  5.272727  5.057143  4.787500  5.035088  4.500000 
dram[14]:  4.841464  4.359550  4.255556  5.032967  5.226666  4.244681  5.630137  5.613636  4.542169  4.646465  5.000000  5.520548  6.000000  4.875000  3.791667  3.897436 
dram[15]:  4.632184  5.197369  4.710844  5.772152  4.630435  4.911111  5.048193  5.263736  4.744186  4.514286  4.871795  5.128205  4.890625  5.083333  4.111111  4.263889 
dram[16]:  5.469880  5.833333  4.972973  4.611765  4.000000  4.582278  5.132353  4.797297  4.415585  4.541667  4.216867  4.533980  5.166667  5.597015  4.946237  5.149254 
dram[17]:  6.000000  5.666667  4.457831  4.647727  4.500000  4.600000  4.215190  4.722222  4.394737  4.653333  4.011364  4.550000  4.506494  5.246575  5.694445  5.851852 
dram[18]:  5.076923  5.521127  4.925000  4.208791  4.197674  5.259740  4.615385  4.388235  4.362500  4.500000  4.147368  5.353659  4.958904  5.388889  4.876404  5.102564 
dram[19]:  5.655556  5.438356  4.894737  5.672131  4.935484  4.818182  5.089744  3.800000  4.763889  4.616279  4.279070  4.612245  4.493506  5.246377  4.849463  5.514286 
dram[20]:  5.296296  5.123596  4.716049  5.444445  5.417722  5.372093  5.297619  4.901235  5.180555  5.280000  5.025974  5.117647  4.969231  4.430769  4.107527  4.901409 
dram[21]:  4.917647  4.793103  4.160000  5.193182  4.822222  5.392857  5.750000  4.902439  5.267606  5.291667  5.128205  5.056818  4.609756  4.384615  5.148649  5.281250 
dram[22]:  4.612245  5.076087  4.896552  5.146068  5.569445  5.134146  5.318182  4.903615  4.576923  4.600000  5.186666  4.430108  5.735849  4.432836  4.321429  4.188406 
dram[23]:  4.534883  4.731183  4.816092  5.721519  5.234568  4.843137  5.123596  4.989247  4.779221  4.613636  5.457143  4.902439  4.662162  5.169231  4.738095  4.500000 
dram[24]:  5.562500  5.200000  5.120482  4.225806  4.814815  4.412500  4.413333  4.378378  5.376812  5.057143  4.784091  4.452381  5.582278  5.296296  5.109756  5.303797 
dram[25]:  5.833333  5.666667  4.574468  4.237113  4.671052  4.906250  4.111111  4.676056  4.540230  5.159420  4.529412  4.911392  4.544445  4.285714  5.552631  5.780822 
dram[26]:  5.743902  5.507246  5.397436  5.210526  5.012048  4.319445  4.703704  3.962500  4.530120  5.040541  4.548780  4.551724  5.269231  4.750000  4.673267  4.473684 
dram[27]:  5.588235  5.513889  5.250000  4.842105  5.096385  4.370968  4.426829  4.271429  4.206522  4.693333  4.906667  4.359550  4.810127  4.746835  4.555555  5.579710 
dram[28]:  4.860215  4.354839  4.678571  5.072917  5.044445  5.902778  5.000000  4.947917  5.259259  5.075000  4.551724  4.704545  4.767123  4.014286  4.565217  5.031250 
dram[29]:  4.521739  4.336842  4.630435  4.732673  5.986667  6.086957  5.554348  5.546512  4.782609  5.478873  5.351351  4.556818  4.392857  4.410959  5.000000  4.985294 
dram[30]:  4.952381  5.767123  4.294117  4.655914  4.651685  4.387097  5.042553  5.797468  5.023530  4.864865  5.025316  5.130435  5.083333  4.985294  4.621212  4.229730 
dram[31]:  4.591398  4.729412  5.164557  5.227273  5.341772  5.135802  5.353659  5.609195  4.547369  4.973333  4.463158  5.126582  4.679012  4.414634  4.434210  5.071429 
average row locality = 203780/41770 = 4.878621
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       409       474       420       404       315       372       355       379       320       407       404       374       400       449       377       479 
dram[1]:       442       465       413       423       343       355       376       396       343       415       395       418       413       412       372       462 
dram[2]:       442       505       455       446       383       412       351       340       398       425       398       403       400       466       436       502 
dram[3]:       415       507       474       410       385       401       366       345       390       413       377       397       376       470       403       491 
dram[4]:       490       421       443       519       490       441       410       451       428       504       310       382       321       354       291       352 
dram[5]:       430       418       457       531       518       442       431       459       401       492       313       376       349       388       304       401 
dram[6]:       419       418       416       465       443       395       421       510       374       432       330       410       362       349       295       351 
dram[7]:       436       406       473       494       459       444       455       516       385       431       335       418       352       391       300       380 
dram[8]:       432       436       414       457       371       330       375       416       302       339       391       373       361       434       402       454 
dram[9]:       431       472       441       386       360       336       392       394       353       382       374       343       359       398       400       441 
dram[10]:       428       432       441       401       404       385       349       339       347       375       378       374       405       409       432       487 
dram[11]:       467       468       425       381       399       363       357       361       367       386       391       327       393       380       429       473 
dram[12]:       318       420       442       421       450       435       414       439       399       463       424       373       364       354       263       322 
dram[13]:       356       360       388       436       458       428       390       444       374       442       404       404       354       383       287       351 
dram[14]:       397       388       383       458       392       399       411       494       369       458       374       401       288       310       273       304 
dram[15]:       403       395       391       456       426       442       419       479       400       468       372       397       313       366       259       307 
dram[16]:       454       420       368       392       328       362       349       355       335       319       344       465       341       373       460       345 
dram[17]:       444       408       370       409       360       345       333       340       332       341       347       452       343       379       410       316 
dram[18]:       462       392       394       383       361       405       360       373       345       350       387       438       360       388       434       398 
dram[19]:       509       397       372       346       306       371       397       342       339       389       361       450       344       362       451       386 
dram[20]:       429       456       382       441       428       462       445       397       367       387       385       431       323       288       382       348 
dram[21]:       418       417       416       457       434       453       460       402       367       370       397       440       378       285       381       338 
dram[22]:       452       467       426       458       401       421       468       407       351       356       387       407       304       296       363       289 
dram[23]:       390       440       419       452       424       494       456       464       362       394       380       397       345       335       398       324 
dram[24]:       445       390       425       393       390       353       331       324       367       342       416       368       441       427       419       419 
dram[25]:       455       391       430       411       355       314       296       332       390       345       384       383       407       389       422       422 
dram[26]:       471       380       421       396       416       311       381       317       370       363       370       390       411       397       472       425 
dram[27]:       475       397       399       368       423       271       363       299       383       345       365       380       378       373       410       385 
dram[28]:       452       405       393       487       454       425       485       475       422       395       390       412       347       279       315       322 
dram[29]:       416       412       426       478       449       420       511       477       436       381       390       395       368       319       325       339 
dram[30]:       416       421       365       433       414       408       474       458       422       351       392       349       365       337       305       313 
dram[31]:       427       402       408       460       422       416       439       488       426       361       420       402       377       360       337       355 
total dram reads = 202985
bank skew: 531/259 = 2.05
chip skew: 6762/5929 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0        20        24         0        20         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        24        24         8        20         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        16        16        20        16         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        28        16        28        20         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        24        28        16        32         0         8         0         0 
dram[5]:         0         0         0         0         0         0         0         0        32        32        16        36         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        28        32        12        32         0         8         0         0 
dram[7]:         0         0         0         0         0         0         0         0        32        28        12        36         8         8         0         0 
dram[8]:         0         0         0         0         0         0         0         0        32        20        28        12         8         4         0         0 
dram[9]:         0         0         0         0         0         0         0         0        32        16        32         8         8         8         0         0 
dram[10]:         0         0         0         0         0         0         0         0        32        20        24        16         8         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0        32        16        32        20         8         8         0         0 
dram[12]:         0         0         0         0         0         0         0         0        32        12        24         8         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        32        20        28         8         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        32         8        24         8         0         8         0         0 
dram[15]:         0         0         0         0         0         0         0         0        32        24        32        12         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0        20        32        24         8         0         8         0         0 
dram[17]:         0         0         0         0         0         0         0         0         8        32        24        12        16        16         0         0 
dram[18]:         0         0         0         0         0         0         0         0        16        40        28         4         8         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0        16        32        28         8         8         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0        24        36         8        16         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0        28        44        12        20         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0        24        48         8        20         0         4         0         0 
dram[23]:         0         0         0         0         0         0         0         0        24        48         8        20         0         4         0         0 
dram[24]:         0         0         0         0         0         0         0         0        16        48        20        24         0         8         0         0 
dram[25]:         0         0         0         0         0         0         0         0        20        44         4        20         8         4         0         0 
dram[26]:         0         0         0         0         0         0         0         0        24        40        12        24         0         8         0         0 
dram[27]:         0         0         0         0         0         0         0         0        16        28        12        32         8         8         0         0 
dram[28]:         0         0         0         0         0         0         0         0        16        44        24         8         4         8         0         0 
dram[29]:         0         0         0         0         0         0         0         0        16        32        24        24         4        12         0         0 
dram[30]:         0         0         0         0         0         0         0         0        20        36        20        20         4         8         0         0 
dram[31]:         0         0         0         0         0         0         0         0        24        48        16        12         8         8         0         0 
total dram writes = 3180
min_bank_accesses = 0!
chip skew: 124/64 = 1.94
average mf latency per bank:
dram[0]:      18115     15050      2291      1904      2105      1892      2060      2234      5642      4388      3897      5370      2705      2365      2073      1704
dram[1]:      15563     14859      2287      1884      2030      2046      2068      2326      5474      4289      3974      5117      2634      2562      1992      1739
dram[2]:      17112     14554      2260      1876      2051      1908      2000      2174      5116      4905      3915      5601      2789      2434      1880      1994
dram[3]:      16380     13123      2023      1874      1796      1830      2030      2013      4519      4483      3697      5298      2818      2070      1794      1751
dram[4]:       5013      6507      2358      1699      1704      2076      2821      1601      3691      2950      4568      3846      2721      2459      2256      1859
dram[5]:       6457      7166      2582      1921      1674      2281      2916      1688      3795      3115      4877      3634      2675      2704      2234      1907
dram[6]:      18179      7050      2318      1792      1709      2254      2357      1599      3710      3183      4327      4497      2202      2240      1776      1779
dram[7]:       6529      7445      2308      1811      1805      2239      2511      1728      3798      3692      4625      4048      2394      2516      2187      1939
dram[8]:      61092     17086      2152      1838      1926      2129      1917      2005      4746      5552      3645      4347      2767      2862      2131      1969
dram[9]:      98885     14134      2095      1822      2047      1926      1954      2149      3817      5239      3488      4841      2727      2891      2237      2109
dram[10]:      74349     16797      2098      1811      2166      2183      1776      2104      4014      5211      3506      3613      2498      2764      2036      2002
dram[11]:      56938     14674      2030      1978      2193      2144      1752      2216      4044      5423      3233      4101      2572      3050      2005      2025
dram[12]:       6264      5596      2133      2039      2006      2243      1708      1850      3030      4412      2842      3761      2170      2639      2121      2391
dram[13]:       6700      7185      2203      2147      2043      2286      1775      1682      3279      4417      2835      3622      1954      2505      1876      2192
dram[14]:      12635      7883      2255      1891      2061      1915      2032      1819      3602      4541      3088      3557      2600      2758      1968      2257
dram[15]:       6669      7914      2149      1863      2059      1884      1990      1807      3422      4113      3155      3699      2563      2523      1938      2275
dram[16]:      17146     15107      2259      1819      2262      2160      1907      2319      5390      4107      4004      3638      2675      2560      2170      2051
dram[17]:      15898     14729      2022      1853      1885      1830      1808      2216      5742      4697      3865      3545      2671      2558      2043      2176
dram[18]:      15696     15384      2193      1870      2230      2113      1961      2027      5194      5003      3488      3479      2340      2650      2004      2300
dram[19]:      13922     13637      2145      2091      2367      2195      1840      1868      5643      4635      3669      3405      2636      2525      1850      2193
dram[20]:       5497      5748      2146      1907      2113      1774      1778      1852      4767      4174      3548      2879      2445      2570      1631      1977
dram[21]:       6743      6831      2193      1818      2261      2016      1823      1788      4536      3678      3587      2877      2085      2741      1677      1987
dram[22]:       6280      5166      1861      2112      2043      1882      1717      1672      5408      3838      3519      2989      2956      2688      1731      1649
dram[23]:       7568      7116      1856      2229      2130      1804      1720      1774      4878      3522      3781      3156      2633      2594      1810      1755
dram[24]:      17552     18766      1957      1975      2072      2199      2663      2016      4567      5372      3858      3834      2477      2933      2237      1894
dram[25]:      15226     17398      1807      1937      2029      2192      2405      1774      4094      4862      3801      3743      2394      2712      1993      1718
dram[26]:      15142     17224      2214      1795      1849      2021      1966      1858      4561      4663      3939      3058      2755      2841      2039      2094
dram[27]:      15249     17136      2246      1702      1762      2016      2035      1810      4457      5051      4013      3257      2742      3080      2016      2029
dram[28]:       5504      6589      1881      1802      1741      2197      1853      1625      4550      4033      3382      4964      2515      2590      2089      2008
dram[29]:       6901      6992      1889      1707      1865      2280      1872      1730      4306      4142      3325      4746      2287      2487      2108      2041
dram[30]:       6657      7488      1985      1897      2105      2179      2046      2194      4272      4897      3033      3517      2462      2560      2203      1956
dram[31]:       6469      7629      1873      1846      2206      2240      2156      1808      4195      4572      3162      3303      2543      2369      2120      1809
maximum mf latency per bank:
dram[0]:       3379      3994      2292      2618      1955      2049      1793      1963      9967      9014      2593     11947      2080      2262      1819      1842
dram[1]:       3655      4187      2308      2769      2199      2322      2233      2203      9898      9371      2753     12241      2143      2251      1849      2012
dram[2]:       3606      4210      2245      2819      2108      2460      2294      3117      9965     10500      2967     12177      2176      2334      1846      1990
dram[3]:       3308      3519      1964      2269      2149      2260      2306      2209      9886      9136      2071     11661      2036      2046      1896      1758
dram[4]:       2395      3249      2111      2263      1957      1933      1935      2421     10035      3419      2269      4914      1990      2251      1831      1918
dram[5]:       2511      2887      2150      2174      1841      2231      2102      2300      9994      4116      2554      3355      2148      2144      1687      2035
dram[6]:      10139      3620      2173      1956      1940      2304      2117      1848      9927      6659      2181     11409      1878      2518      1680      1925
dram[7]:       3418      3315      2038      1933      2032      2187      2161      2374      9922      8683      2276      6915      2274      2306      1988      1859
dram[8]:       8739      3428      1785      2045      1993      1837      1988      1853      4331     11050      3870      2861      2198      2288      2129      1970
dram[9]:      11541      3248      2010      1839      2113      1708      1783      1900      4727     10757      3392      2621      2204      2307      1990      1932
dram[10]:      11593      3653      1964      2146      2081      2069      1728      1814      7908     10520      3431      1918      2382      1871      1938      1977
dram[11]:       7412      3621      1837      1994      1927      2071      1736      2094      9240     10531      2536      1941      2361      2006      1738      1974
dram[12]:       2376      3057      1895      2150      1871      1896      1843      1767      1986     10675      1823      1914      2136      2052      1823      2437
dram[13]:       3242      3065      1903      1974      1862      1949      1731      1839      2167     10427      2148      1900      2221      1649      1782      2434
dram[14]:       2498      3553      1899      1928      2089      1870      1821      1903      2670     10726      2585      2205      2040      2065      1861      2425
dram[15]:       3274      2862      1952      1899      2128      1863      1833      1901      2628     10774      2840      1996      1727      1973      1849      2357
dram[16]:       3695      3658      2234      2073      2112      2017      1866      2536     11216      2966      1921      2138      1889      2474      1903      1886
dram[17]:       3716      3694      2367      2300      1902      1861      2133      2171     11027      3662      2801      2245      1890      2086      2048      1908
dram[18]:       3654      3755      2146      1666      2129      1952      1859      1961     11277      6738      2612      1992      2020      1735      2117      1943
dram[19]:       3638      3729      2226      1843      2071      1891      2101      2204     11226      8000      2422      2004      2117      1779      2144      1911
dram[20]:       3259      3350      1886      1989      2060      1886      1778      1991      9197     10509      2129      2045      2104      1871      1887      1743
dram[21]:       3300      3419      2083      1925      2067      2016      1841      2004      9333     10524      1991      2135      1922      1776      2028      1865
dram[22]:       3207      3372      2105      1898      2048      1937      1873      1951     11038     10480      2173      2038      1955      2041      2270      1826
dram[23]:       3071      3519      2094      2054      2092      1977      1811      2039      9416     10485      1880      2067      1907      2028      2327      1920
dram[24]:       3920      3751      2319      2149      2234      2418      2068      1924     11590     10046      1992      2220      2316      2259      2239      2001
dram[25]:       3652      3528      2062      2013      2256      2244      2089      1839     11294     10006      2000      2253      2248      2191      2242      1859
dram[26]:       3529      3539      2084      1928      2184      1841      2239      2405     11207     10052      2097      2172      2252      1960      2241      2019
dram[27]:       3272      3679      2359      2183      1825      1834      2012      1617     11356     10046      2625      2257      2195      2269      2256      2181
dram[28]:       3250      3186      2041      2052      2097      1786      2215      2208     11226      8080      2370     11466      2591      2019      1585      2002
dram[29]:       2849      2848      1812      2016      2100      1824      2141      2314     11249      8170      3051     11538      2067      1859      1726      1999
dram[30]:       3124      3163      2006      2226      2105      1914      1882      1799     11207      9810      2931      2665      2066      1819      1645      1886
dram[31]:       3291      3451      1855      2134      2104      1859      2083      1850     11140      8257      2092      2271      2024      1806      2004      1819
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=22922 n_act=1334 n_pre=1318 n_ref_event=0 n_req=6354 n_rd=6338 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.2067
n_activity=17789 dram_eff=0.3599
bk0: 409a 28637i bk1: 474a 28031i bk2: 420a 27604i bk3: 404a 28069i bk4: 315a 28335i bk5: 372a 28400i bk6: 355a 28669i bk7: 379a 28418i bk8: 320a 28259i bk9: 407a 27190i bk10: 404a 27626i bk11: 374a 27474i bk12: 400a 28178i bk13: 449a 28056i bk14: 377a 28344i bk15: 479a 27820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790053
Row_Buffer_Locality_read = 0.791417
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 3.301639
Bank_Level_Parallism_Col = 2.162584
Bank_Level_Parallism_Ready = 1.339269
write_to_read_ratio_blp_rw_average = 0.025264
GrpLevelPara = 1.734013 

BW Util details:
bwutil = 0.206710 
total_CMD = 30971 
util_bw = 6402 
Wasted_Col = 7482 
Wasted_Row = 2102 
Idle = 14985 

BW Util Bottlenecks: 
RCDc_limit = 9594 
RCDWRc_limit = 56 
WTRc_limit = 304 
RTWc_limit = 432 
CCDLc_limit = 3482 
rwq = 0 
CCDLc_limit_alone = 3427 
WTRc_limit_alone = 292 
RTWc_limit_alone = 389 

Commands details: 
total_CMD = 30971 
n_nop = 22922 
Read = 6338 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 1334 
n_pre = 1318 
n_ref = 0 
n_req = 6354 
total_req = 6402 

Dual Bus Interface Util: 
issued_total_row = 2652 
issued_total_col = 6402 
Row_Bus_Util =  0.085628 
CoL_Bus_Util = 0.206710 
Either_Row_CoL_Bus_Util = 0.259888 
Issued_on_Two_Bus_Simul_Util = 0.032450 
issued_two_Eff = 0.124860 
queue_avg = 4.526202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.5262
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=22718 n_act=1370 n_pre=1354 n_ref_event=0 n_req=6462 n_rd=6443 n_rd_L2_A=0 n_write=0 n_wr_bk=76 bw_util=0.2105
n_activity=18153 dram_eff=0.3591
bk0: 442a 28394i bk1: 465a 28150i bk2: 413a 28138i bk3: 423a 27685i bk4: 343a 28417i bk5: 355a 28255i bk6: 376a 28373i bk7: 396a 28005i bk8: 343a 27714i bk9: 415a 27117i bk10: 395a 28347i bk11: 418a 27557i bk12: 413a 27935i bk13: 412a 27815i bk14: 372a 28421i bk15: 462a 27862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787991
Row_Buffer_Locality_read = 0.789849
Row_Buffer_Locality_write = 0.157895
Bank_Level_Parallism = 3.282682
Bank_Level_Parallism_Col = 2.162501
Bank_Level_Parallism_Ready = 1.355729
write_to_read_ratio_blp_rw_average = 0.030391
GrpLevelPara = 1.745948 

BW Util details:
bwutil = 0.210487 
total_CMD = 30971 
util_bw = 6519 
Wasted_Col = 7622 
Wasted_Row = 2252 
Idle = 14578 

BW Util Bottlenecks: 
RCDc_limit = 9959 
RCDWRc_limit = 90 
WTRc_limit = 318 
RTWc_limit = 488 
CCDLc_limit = 3381 
rwq = 0 
CCDLc_limit_alone = 3325 
WTRc_limit_alone = 293 
RTWc_limit_alone = 457 

Commands details: 
total_CMD = 30971 
n_nop = 22718 
Read = 6443 
Write = 0 
L2_Alloc = 0 
L2_WB = 76 
n_act = 1370 
n_pre = 1354 
n_ref = 0 
n_req = 6462 
total_req = 6519 

Dual Bus Interface Util: 
issued_total_row = 2724 
issued_total_col = 6519 
Row_Bus_Util =  0.087953 
CoL_Bus_Util = 0.210487 
Either_Row_CoL_Bus_Util = 0.266475 
Issued_on_Two_Bus_Simul_Util = 0.031965 
issued_two_Eff = 0.119956 
queue_avg = 4.473475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=4.47347
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=22581 n_act=1307 n_pre=1291 n_ref_event=0 n_req=6779 n_rd=6762 n_rd_L2_A=0 n_write=0 n_wr_bk=68 bw_util=0.2205
n_activity=17914 dram_eff=0.3813
bk0: 442a 28290i bk1: 505a 28147i bk2: 455a 28257i bk3: 446a 28222i bk4: 383a 28441i bk5: 412a 28139i bk6: 351a 28717i bk7: 340a 28640i bk8: 398a 27646i bk9: 425a 27651i bk10: 398a 27564i bk11: 403a 27749i bk12: 400a 28430i bk13: 466a 28141i bk14: 436a 28211i bk15: 502a 27692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807199
Row_Buffer_Locality_read = 0.808636
Row_Buffer_Locality_write = 0.235294
Bank_Level_Parallism = 3.250667
Bank_Level_Parallism_Col = 2.163940
Bank_Level_Parallism_Ready = 1.313763
write_to_read_ratio_blp_rw_average = 0.037057
GrpLevelPara = 1.738488 

BW Util details:
bwutil = 0.220529 
total_CMD = 30971 
util_bw = 6830 
Wasted_Col = 7288 
Wasted_Row = 1995 
Idle = 14858 

BW Util Bottlenecks: 
RCDc_limit = 9051 
RCDWRc_limit = 56 
WTRc_limit = 183 
RTWc_limit = 599 
CCDLc_limit = 3630 
rwq = 0 
CCDLc_limit_alone = 3530 
WTRc_limit_alone = 160 
RTWc_limit_alone = 522 

Commands details: 
total_CMD = 30971 
n_nop = 22581 
Read = 6762 
Write = 0 
L2_Alloc = 0 
L2_WB = 68 
n_act = 1307 
n_pre = 1291 
n_ref = 0 
n_req = 6779 
total_req = 6830 

Dual Bus Interface Util: 
issued_total_row = 2598 
issued_total_col = 6830 
Row_Bus_Util =  0.083885 
CoL_Bus_Util = 0.220529 
Either_Row_CoL_Bus_Util = 0.270899 
Issued_on_Two_Bus_Simul_Util = 0.033515 
issued_two_Eff = 0.123719 
queue_avg = 4.825223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=4.82522
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=22589 n_act=1368 n_pre=1352 n_ref_event=0 n_req=6643 n_rd=6620 n_rd_L2_A=0 n_write=0 n_wr_bk=92 bw_util=0.2167
n_activity=17581 dram_eff=0.3818
bk0: 415a 28189i bk1: 507a 27779i bk2: 474a 27980i bk3: 410a 28142i bk4: 385a 28380i bk5: 401a 28077i bk6: 366a 28132i bk7: 345a 28079i bk8: 390a 27468i bk9: 413a 27607i bk10: 377a 27942i bk11: 397a 27645i bk12: 376a 28170i bk13: 470a 27402i bk14: 403a 28315i bk15: 491a 27728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794069
Row_Buffer_Locality_read = 0.795770
Row_Buffer_Locality_write = 0.304348
Bank_Level_Parallism = 3.437048
Bank_Level_Parallism_Col = 2.252432
Bank_Level_Parallism_Ready = 1.313766
write_to_read_ratio_blp_rw_average = 0.042812
GrpLevelPara = 1.794831 

BW Util details:
bwutil = 0.216719 
total_CMD = 30971 
util_bw = 6712 
Wasted_Col = 7297 
Wasted_Row = 2035 
Idle = 14927 

BW Util Bottlenecks: 
RCDc_limit = 9510 
RCDWRc_limit = 88 
WTRc_limit = 322 
RTWc_limit = 852 
CCDLc_limit = 3688 
rwq = 0 
CCDLc_limit_alone = 3598 
WTRc_limit_alone = 287 
RTWc_limit_alone = 797 

Commands details: 
total_CMD = 30971 
n_nop = 22589 
Read = 6620 
Write = 0 
L2_Alloc = 0 
L2_WB = 92 
n_act = 1368 
n_pre = 1352 
n_ref = 0 
n_req = 6643 
total_req = 6712 

Dual Bus Interface Util: 
issued_total_row = 2720 
issued_total_col = 6712 
Row_Bus_Util =  0.087824 
CoL_Bus_Util = 0.216719 
Either_Row_CoL_Bus_Util = 0.270640 
Issued_on_Two_Bus_Simul_Util = 0.033903 
issued_two_Eff = 0.125268 
queue_avg = 4.906816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=4.90682
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=22698 n_act=1333 n_pre=1317 n_ref_event=0 n_req=6634 n_rd=6607 n_rd_L2_A=0 n_write=0 n_wr_bk=108 bw_util=0.2168
n_activity=17709 dram_eff=0.3792
bk0: 490a 27560i bk1: 421a 28216i bk2: 443a 27849i bk3: 519a 27394i bk4: 490a 27452i bk5: 441a 27917i bk6: 410a 28161i bk7: 451a 28189i bk8: 428a 26952i bk9: 504a 26662i bk10: 310a 28129i bk11: 382a 27320i bk12: 321a 28770i bk13: 354a 28005i bk14: 291a 28901i bk15: 352a 28319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799065
Row_Buffer_Locality_read = 0.801423
Row_Buffer_Locality_write = 0.222222
Bank_Level_Parallism = 3.559864
Bank_Level_Parallism_Col = 2.415881
Bank_Level_Parallism_Ready = 1.438570
write_to_read_ratio_blp_rw_average = 0.063470
GrpLevelPara = 1.848272 

BW Util details:
bwutil = 0.216816 
total_CMD = 30971 
util_bw = 6715 
Wasted_Col = 7191 
Wasted_Row = 1930 
Idle = 15135 

BW Util Bottlenecks: 
RCDc_limit = 9023 
RCDWRc_limit = 94 
WTRc_limit = 481 
RTWc_limit = 1248 
CCDLc_limit = 3808 
rwq = 0 
CCDLc_limit_alone = 3637 
WTRc_limit_alone = 431 
RTWc_limit_alone = 1127 

Commands details: 
total_CMD = 30971 
n_nop = 22698 
Read = 6607 
Write = 0 
L2_Alloc = 0 
L2_WB = 108 
n_act = 1333 
n_pre = 1317 
n_ref = 0 
n_req = 6634 
total_req = 6715 

Dual Bus Interface Util: 
issued_total_row = 2650 
issued_total_col = 6715 
Row_Bus_Util =  0.085564 
CoL_Bus_Util = 0.216816 
Either_Row_CoL_Bus_Util = 0.267121 
Issued_on_Two_Bus_Simul_Util = 0.035259 
issued_two_Eff = 0.131996 
queue_avg = 6.179781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.17978
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=22533 n_act=1365 n_pre=1349 n_ref_event=0 n_req=6739 n_rd=6710 n_rd_L2_A=0 n_write=0 n_wr_bk=116 bw_util=0.2204
n_activity=17718 dram_eff=0.3853
bk0: 430a 27862i bk1: 418a 28029i bk2: 457a 27973i bk3: 531a 27187i bk4: 518a 27591i bk5: 442a 27953i bk6: 431a 27909i bk7: 459a 27827i bk8: 401a 27244i bk9: 492a 27101i bk10: 313a 28279i bk11: 376a 27531i bk12: 349a 28402i bk13: 388a 27483i bk14: 304a 28852i bk15: 401a 27840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797448
Row_Buffer_Locality_read = 0.799404
Row_Buffer_Locality_write = 0.344828
Bank_Level_Parallism = 3.596430
Bank_Level_Parallism_Col = 2.421716
Bank_Level_Parallism_Ready = 1.389101
write_to_read_ratio_blp_rw_average = 0.064748
GrpLevelPara = 1.898234 

BW Util details:
bwutil = 0.220400 
total_CMD = 30971 
util_bw = 6826 
Wasted_Col = 7052 
Wasted_Row = 2030 
Idle = 15063 

BW Util Bottlenecks: 
RCDc_limit = 9135 
RCDWRc_limit = 81 
WTRc_limit = 408 
RTWc_limit = 1081 
CCDLc_limit = 3575 
rwq = 0 
CCDLc_limit_alone = 3418 
WTRc_limit_alone = 349 
RTWc_limit_alone = 983 

Commands details: 
total_CMD = 30971 
n_nop = 22533 
Read = 6710 
Write = 0 
L2_Alloc = 0 
L2_WB = 116 
n_act = 1365 
n_pre = 1349 
n_ref = 0 
n_req = 6739 
total_req = 6826 

Dual Bus Interface Util: 
issued_total_row = 2714 
issued_total_col = 6826 
Row_Bus_Util =  0.087630 
CoL_Bus_Util = 0.220400 
Either_Row_CoL_Bus_Util = 0.272448 
Issued_on_Two_Bus_Simul_Util = 0.035582 
issued_two_Eff = 0.130600 
queue_avg = 5.957831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.95783
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=22852 n_act=1328 n_pre=1312 n_ref_event=0 n_req=6418 n_rd=6390 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=0.2099
n_activity=17965 dram_eff=0.3619
bk0: 419a 28151i bk1: 418a 28281i bk2: 416a 27928i bk3: 465a 27560i bk4: 443a 27608i bk5: 395a 28254i bk6: 421a 28162i bk7: 510a 27886i bk8: 374a 27891i bk9: 432a 26703i bk10: 330a 28516i bk11: 410a 27221i bk12: 362a 28453i bk13: 349a 28049i bk14: 295a 28718i bk15: 351a 28235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793082
Row_Buffer_Locality_read = 0.795305
Row_Buffer_Locality_write = 0.285714
Bank_Level_Parallism = 3.398887
Bank_Level_Parallism_Col = 2.289324
Bank_Level_Parallism_Ready = 1.380652
write_to_read_ratio_blp_rw_average = 0.055669
GrpLevelPara = 1.798202 

BW Util details:
bwutil = 0.209938 
total_CMD = 30971 
util_bw = 6502 
Wasted_Col = 7321 
Wasted_Row = 2164 
Idle = 14984 

BW Util Bottlenecks: 
RCDc_limit = 9277 
RCDWRc_limit = 75 
WTRc_limit = 320 
RTWc_limit = 974 
CCDLc_limit = 3470 
rwq = 0 
CCDLc_limit_alone = 3324 
WTRc_limit_alone = 302 
RTWc_limit_alone = 846 

Commands details: 
total_CMD = 30971 
n_nop = 22852 
Read = 6390 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 1328 
n_pre = 1312 
n_ref = 0 
n_req = 6418 
total_req = 6502 

Dual Bus Interface Util: 
issued_total_row = 2640 
issued_total_col = 6502 
Row_Bus_Util =  0.085241 
CoL_Bus_Util = 0.209938 
Either_Row_CoL_Bus_Util = 0.262148 
Issued_on_Two_Bus_Simul_Util = 0.033031 
issued_two_Eff = 0.126001 
queue_avg = 5.077492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=5.07749
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=22606 n_act=1344 n_pre=1328 n_ref_event=0 n_req=6706 n_rd=6675 n_rd_L2_A=0 n_write=0 n_wr_bk=124 bw_util=0.2195
n_activity=18492 dram_eff=0.3677
bk0: 436a 28293i bk1: 406a 28199i bk2: 473a 27687i bk3: 494a 27658i bk4: 459a 27529i bk5: 444a 28019i bk6: 455a 27791i bk7: 516a 27720i bk8: 385a 27426i bk9: 431a 27191i bk10: 335a 28305i bk11: 418a 26894i bk12: 352a 27995i bk13: 391a 27836i bk14: 300a 28710i bk15: 380a 28365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799582
Row_Buffer_Locality_read = 0.802547
Row_Buffer_Locality_write = 0.161290
Bank_Level_Parallism = 3.516363
Bank_Level_Parallism_Col = 2.392005
Bank_Level_Parallism_Ready = 1.412414
write_to_read_ratio_blp_rw_average = 0.068637
GrpLevelPara = 1.866584 

BW Util details:
bwutil = 0.219528 
total_CMD = 30971 
util_bw = 6799 
Wasted_Col = 7142 
Wasted_Row = 2162 
Idle = 14868 

BW Util Bottlenecks: 
RCDc_limit = 8952 
RCDWRc_limit = 137 
WTRc_limit = 335 
RTWc_limit = 1251 
CCDLc_limit = 3480 
rwq = 0 
CCDLc_limit_alone = 3363 
WTRc_limit_alone = 321 
RTWc_limit_alone = 1148 

Commands details: 
total_CMD = 30971 
n_nop = 22606 
Read = 6675 
Write = 0 
L2_Alloc = 0 
L2_WB = 124 
n_act = 1344 
n_pre = 1328 
n_ref = 0 
n_req = 6706 
total_req = 6799 

Dual Bus Interface Util: 
issued_total_row = 2672 
issued_total_col = 6799 
Row_Bus_Util =  0.086274 
CoL_Bus_Util = 0.219528 
Either_Row_CoL_Bus_Util = 0.270091 
Issued_on_Two_Bus_Simul_Util = 0.035711 
issued_two_Eff = 0.132218 
queue_avg = 5.454490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=5.45449
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=22994 n_act=1324 n_pre=1308 n_ref_event=0 n_req=6313 n_rd=6287 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.2064
n_activity=17676 dram_eff=0.3616
bk0: 432a 28651i bk1: 436a 28247i bk2: 414a 27903i bk3: 457a 27821i bk4: 371a 28431i bk5: 330a 28403i bk6: 375a 28266i bk7: 416a 28102i bk8: 302a 27024i bk9: 339a 28159i bk10: 391a 26797i bk11: 373a 27539i bk12: 361a 27826i bk13: 434a 27689i bk14: 402a 28569i bk15: 454a 27511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790274
Row_Buffer_Locality_read = 0.792429
Row_Buffer_Locality_write = 0.269231
Bank_Level_Parallism = 3.514304
Bank_Level_Parallism_Col = 2.374608
Bank_Level_Parallism_Ready = 1.400094
write_to_read_ratio_blp_rw_average = 0.082916
GrpLevelPara = 1.845890 

BW Util details:
bwutil = 0.206354 
total_CMD = 30971 
util_bw = 6391 
Wasted_Col = 7246 
Wasted_Row = 1988 
Idle = 15346 

BW Util Bottlenecks: 
RCDc_limit = 9152 
RCDWRc_limit = 90 
WTRc_limit = 325 
RTWc_limit = 1471 
CCDLc_limit = 3482 
rwq = 0 
CCDLc_limit_alone = 3323 
WTRc_limit_alone = 306 
RTWc_limit_alone = 1331 

Commands details: 
total_CMD = 30971 
n_nop = 22994 
Read = 6287 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 1324 
n_pre = 1308 
n_ref = 0 
n_req = 6313 
total_req = 6391 

Dual Bus Interface Util: 
issued_total_row = 2632 
issued_total_col = 6391 
Row_Bus_Util =  0.084983 
CoL_Bus_Util = 0.206354 
Either_Row_CoL_Bus_Util = 0.257564 
Issued_on_Two_Bus_Simul_Util = 0.033774 
issued_two_Eff = 0.131127 
queue_avg = 5.670498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.6705
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=23057 n_act=1285 n_pre=1269 n_ref_event=0 n_req=6288 n_rd=6262 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.2055
n_activity=17858 dram_eff=0.3565
bk0: 431a 28532i bk1: 472a 28326i bk2: 441a 27911i bk3: 386a 28164i bk4: 360a 28200i bk5: 336a 28528i bk6: 392a 28333i bk7: 394a 28483i bk8: 353a 27402i bk9: 382a 27429i bk10: 374a 27865i bk11: 343a 27920i bk12: 359a 28299i bk13: 398a 27721i bk14: 400a 28475i bk15: 441a 28129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795642
Row_Buffer_Locality_read = 0.798307
Row_Buffer_Locality_write = 0.153846
Bank_Level_Parallism = 3.335062
Bank_Level_Parallism_Col = 2.258452
Bank_Level_Parallism_Ready = 1.337732
write_to_read_ratio_blp_rw_average = 0.055855
GrpLevelPara = 1.786903 

BW Util details:
bwutil = 0.205547 
total_CMD = 30971 
util_bw = 6366 
Wasted_Col = 7038 
Wasted_Row = 2220 
Idle = 15347 

BW Util Bottlenecks: 
RCDc_limit = 8730 
RCDWRc_limit = 96 
WTRc_limit = 371 
RTWc_limit = 895 
CCDLc_limit = 3310 
rwq = 0 
CCDLc_limit_alone = 3197 
WTRc_limit_alone = 340 
RTWc_limit_alone = 813 

Commands details: 
total_CMD = 30971 
n_nop = 23057 
Read = 6262 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 1285 
n_pre = 1269 
n_ref = 0 
n_req = 6288 
total_req = 6366 

Dual Bus Interface Util: 
issued_total_row = 2554 
issued_total_col = 6366 
Row_Bus_Util =  0.082464 
CoL_Bus_Util = 0.205547 
Either_Row_CoL_Bus_Util = 0.255529 
Issued_on_Two_Bus_Simul_Util = 0.032482 
issued_two_Eff = 0.127117 
queue_avg = 4.868490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=4.86849
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=22868 n_act=1343 n_pre=1327 n_ref_event=0 n_req=6411 n_rd=6386 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.2094
n_activity=17810 dram_eff=0.3642
bk0: 428a 28263i bk1: 432a 27921i bk2: 441a 27458i bk3: 401a 27881i bk4: 404a 28104i bk5: 385a 27842i bk6: 349a 28404i bk7: 339a 28320i bk8: 347a 27590i bk9: 375a 27865i bk10: 378a 27988i bk11: 374a 27680i bk12: 405a 27930i bk13: 409a 27962i bk14: 432a 27952i bk15: 487a 27389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790516
Row_Buffer_Locality_read = 0.793298
Row_Buffer_Locality_write = 0.080000
Bank_Level_Parallism = 3.487880
Bank_Level_Parallism_Col = 2.316673
Bank_Level_Parallism_Ready = 1.393309
write_to_read_ratio_blp_rw_average = 0.057678
GrpLevelPara = 1.790314 

BW Util details:
bwutil = 0.209422 
total_CMD = 30971 
util_bw = 6486 
Wasted_Col = 7281 
Wasted_Row = 2116 
Idle = 15088 

BW Util Bottlenecks: 
RCDc_limit = 9271 
RCDWRc_limit = 103 
WTRc_limit = 504 
RTWc_limit = 974 
CCDLc_limit = 3538 
rwq = 0 
CCDLc_limit_alone = 3408 
WTRc_limit_alone = 460 
RTWc_limit_alone = 888 

Commands details: 
total_CMD = 30971 
n_nop = 22868 
Read = 6386 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 1343 
n_pre = 1327 
n_ref = 0 
n_req = 6411 
total_req = 6486 

Dual Bus Interface Util: 
issued_total_row = 2670 
issued_total_col = 6486 
Row_Bus_Util =  0.086210 
CoL_Bus_Util = 0.209422 
Either_Row_CoL_Bus_Util = 0.261632 
Issued_on_Two_Bus_Simul_Util = 0.034000 
issued_two_Eff = 0.129952 
queue_avg = 5.591037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.59104
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=22879 n_act=1334 n_pre=1318 n_ref_event=0 n_req=6396 n_rd=6367 n_rd_L2_A=0 n_write=0 n_wr_bk=116 bw_util=0.2093
n_activity=17947 dram_eff=0.3612
bk0: 467a 27834i bk1: 468a 28355i bk2: 425a 27565i bk3: 381a 28107i bk4: 399a 28130i bk5: 363a 28336i bk6: 357a 28167i bk7: 361a 27941i bk8: 367a 27481i bk9: 386a 27309i bk10: 391a 27282i bk11: 327a 28254i bk12: 393a 27776i bk13: 380a 27748i bk14: 429a 28345i bk15: 473a 27760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791432
Row_Buffer_Locality_read = 0.795037
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.546290
Bank_Level_Parallism_Col = 2.360541
Bank_Level_Parallism_Ready = 1.375443
write_to_read_ratio_blp_rw_average = 0.061952
GrpLevelPara = 1.828375 

BW Util details:
bwutil = 0.209325 
total_CMD = 30971 
util_bw = 6483 
Wasted_Col = 7000 
Wasted_Row = 2179 
Idle = 15309 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 148 
WTRc_limit = 486 
RTWc_limit = 1060 
CCDLc_limit = 3542 
rwq = 0 
CCDLc_limit_alone = 3424 
WTRc_limit_alone = 454 
RTWc_limit_alone = 974 

Commands details: 
total_CMD = 30971 
n_nop = 22879 
Read = 6367 
Write = 0 
L2_Alloc = 0 
L2_WB = 116 
n_act = 1334 
n_pre = 1318 
n_ref = 0 
n_req = 6396 
total_req = 6483 

Dual Bus Interface Util: 
issued_total_row = 2652 
issued_total_col = 6483 
Row_Bus_Util =  0.085628 
CoL_Bus_Util = 0.209325 
Either_Row_CoL_Bus_Util = 0.261277 
Issued_on_Two_Bus_Simul_Util = 0.033677 
issued_two_Eff = 0.128893 
queue_avg = 5.280488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=5.28049
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=22979 n_act=1291 n_pre=1275 n_ref_event=0 n_req=6320 n_rd=6301 n_rd_L2_A=0 n_write=0 n_wr_bk=76 bw_util=0.2059
n_activity=17748 dram_eff=0.3593
bk0: 318a 28917i bk1: 420a 27994i bk2: 442a 27760i bk3: 421a 27641i bk4: 450a 27850i bk5: 435a 27939i bk6: 414a 28302i bk7: 439a 28137i bk8: 399a 27257i bk9: 463a 26994i bk10: 424a 27056i bk11: 373a 28244i bk12: 364a 28413i bk13: 354a 28398i bk14: 263a 29036i bk15: 322a 28722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795728
Row_Buffer_Locality_read = 0.797175
Row_Buffer_Locality_write = 0.315789
Bank_Level_Parallism = 3.341247
Bank_Level_Parallism_Col = 2.256807
Bank_Level_Parallism_Ready = 1.371334
write_to_read_ratio_blp_rw_average = 0.057163
GrpLevelPara = 1.778263 

BW Util details:
bwutil = 0.205902 
total_CMD = 30971 
util_bw = 6377 
Wasted_Col = 7397 
Wasted_Row = 2147 
Idle = 15050 

BW Util Bottlenecks: 
RCDc_limit = 9163 
RCDWRc_limit = 58 
WTRc_limit = 296 
RTWc_limit = 947 
CCDLc_limit = 3645 
rwq = 0 
CCDLc_limit_alone = 3539 
WTRc_limit_alone = 264 
RTWc_limit_alone = 873 

Commands details: 
total_CMD = 30971 
n_nop = 22979 
Read = 6301 
Write = 0 
L2_Alloc = 0 
L2_WB = 76 
n_act = 1291 
n_pre = 1275 
n_ref = 0 
n_req = 6320 
total_req = 6377 

Dual Bus Interface Util: 
issued_total_row = 2566 
issued_total_col = 6377 
Row_Bus_Util =  0.082852 
CoL_Bus_Util = 0.205902 
Either_Row_CoL_Bus_Util = 0.258048 
Issued_on_Two_Bus_Simul_Util = 0.030706 
issued_two_Eff = 0.118994 
queue_avg = 4.976010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.97601
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=22947 n_act=1297 n_pre=1281 n_ref_event=0 n_req=6281 n_rd=6259 n_rd_L2_A=0 n_write=0 n_wr_bk=88 bw_util=0.2049
n_activity=17557 dram_eff=0.3615
bk0: 356a 28730i bk1: 360a 28104i bk2: 388a 27992i bk3: 436a 27985i bk4: 458a 27828i bk5: 428a 28179i bk6: 390a 28628i bk7: 444a 28270i bk8: 374a 27065i bk9: 442a 27327i bk10: 404a 27597i bk11: 404a 28058i bk12: 354a 28600i bk13: 383a 28228i bk14: 287a 29052i bk15: 351a 28327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793504
Row_Buffer_Locality_read = 0.795654
Row_Buffer_Locality_write = 0.181818
Bank_Level_Parallism = 3.279588
Bank_Level_Parallism_Col = 2.228259
Bank_Level_Parallism_Ready = 1.344100
write_to_read_ratio_blp_rw_average = 0.054650
GrpLevelPara = 1.770169 

BW Util details:
bwutil = 0.204934 
total_CMD = 30971 
util_bw = 6347 
Wasted_Col = 7258 
Wasted_Row = 2204 
Idle = 15162 

BW Util Bottlenecks: 
RCDc_limit = 9192 
RCDWRc_limit = 75 
WTRc_limit = 274 
RTWc_limit = 914 
CCDLc_limit = 3574 
rwq = 0 
CCDLc_limit_alone = 3450 
WTRc_limit_alone = 257 
RTWc_limit_alone = 807 

Commands details: 
total_CMD = 30971 
n_nop = 22947 
Read = 6259 
Write = 0 
L2_Alloc = 0 
L2_WB = 88 
n_act = 1297 
n_pre = 1281 
n_ref = 0 
n_req = 6281 
total_req = 6347 

Dual Bus Interface Util: 
issued_total_row = 2578 
issued_total_col = 6347 
Row_Bus_Util =  0.083239 
CoL_Bus_Util = 0.204934 
Either_Row_CoL_Bus_Util = 0.259081 
Issued_on_Two_Bus_Simul_Util = 0.029092 
issued_two_Eff = 0.112288 
queue_avg = 4.783959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=4.78396
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=23164 n_act=1275 n_pre=1259 n_ref_event=0 n_req=6119 n_rd=6099 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.1995
n_activity=18213 dram_eff=0.3393
bk0: 397a 28287i bk1: 388a 28012i bk2: 383a 27972i bk3: 458a 27917i bk4: 392a 28308i bk5: 399a 27948i bk6: 411a 28550i bk7: 494a 27933i bk8: 369a 27809i bk9: 458a 27536i bk10: 374a 28063i bk11: 401a 28255i bk12: 288a 29252i bk13: 310a 28768i bk14: 273a 28546i bk15: 304a 28355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791633
Row_Buffer_Locality_read = 0.793245
Row_Buffer_Locality_write = 0.300000
Bank_Level_Parallism = 3.119184
Bank_Level_Parallism_Col = 2.114172
Bank_Level_Parallism_Ready = 1.329827
write_to_read_ratio_blp_rw_average = 0.031036
GrpLevelPara = 1.696517 

BW Util details:
bwutil = 0.199509 
total_CMD = 30971 
util_bw = 6179 
Wasted_Col = 7411 
Wasted_Row = 2486 
Idle = 14895 

BW Util Bottlenecks: 
RCDc_limit = 9269 
RCDWRc_limit = 57 
WTRc_limit = 322 
RTWc_limit = 491 
CCDLc_limit = 3335 
rwq = 0 
CCDLc_limit_alone = 3264 
WTRc_limit_alone = 299 
RTWc_limit_alone = 443 

Commands details: 
total_CMD = 30971 
n_nop = 23164 
Read = 6099 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 1275 
n_pre = 1259 
n_ref = 0 
n_req = 6119 
total_req = 6179 

Dual Bus Interface Util: 
issued_total_row = 2534 
issued_total_col = 6179 
Row_Bus_Util =  0.081818 
CoL_Bus_Util = 0.199509 
Either_Row_CoL_Bus_Util = 0.252075 
Issued_on_Two_Bus_Simul_Util = 0.029253 
issued_two_Eff = 0.116050 
queue_avg = 4.343644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=4.34364
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=23020 n_act=1299 n_pre=1283 n_ref_event=0 n_req=6318 n_rd=6293 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.2064
n_activity=17732 dram_eff=0.3605
bk0: 403a 28156i bk1: 395a 28397i bk2: 391a 28173i bk3: 456a 28208i bk4: 426a 27655i bk5: 442a 27846i bk6: 419a 28049i bk7: 479a 27812i bk8: 400a 27328i bk9: 468a 27165i bk10: 372a 27535i bk11: 397a 28206i bk12: 313a 28702i bk13: 366a 28519i bk14: 259a 28854i bk15: 307a 28528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794397
Row_Buffer_Locality_read = 0.796282
Row_Buffer_Locality_write = 0.320000
Bank_Level_Parallism = 3.411700
Bank_Level_Parallism_Col = 2.318449
Bank_Level_Parallism_Ready = 1.396527
write_to_read_ratio_blp_rw_average = 0.049044
GrpLevelPara = 1.829688 

BW Util details:
bwutil = 0.206419 
total_CMD = 30971 
util_bw = 6393 
Wasted_Col = 6974 
Wasted_Row = 2086 
Idle = 15518 

BW Util Bottlenecks: 
RCDc_limit = 8785 
RCDWRc_limit = 69 
WTRc_limit = 371 
RTWc_limit = 772 
CCDLc_limit = 3281 
rwq = 0 
CCDLc_limit_alone = 3194 
WTRc_limit_alone = 340 
RTWc_limit_alone = 716 

Commands details: 
total_CMD = 30971 
n_nop = 23020 
Read = 6293 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 1299 
n_pre = 1283 
n_ref = 0 
n_req = 6318 
total_req = 6393 

Dual Bus Interface Util: 
issued_total_row = 2582 
issued_total_col = 6393 
Row_Bus_Util =  0.083368 
CoL_Bus_Util = 0.206419 
Either_Row_CoL_Bus_Util = 0.256724 
Issued_on_Two_Bus_Simul_Util = 0.033063 
issued_two_Eff = 0.128789 
queue_avg = 5.074974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=5.07497
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=23315 n_act=1245 n_pre=1229 n_ref_event=0 n_req=6033 n_rd=6010 n_rd_L2_A=0 n_write=0 n_wr_bk=92 bw_util=0.197
n_activity=17533 dram_eff=0.348
bk0: 454a 28178i bk1: 420a 28605i bk2: 368a 28448i bk3: 392a 28014i bk4: 328a 28235i bk5: 362a 28284i bk6: 349a 28612i bk7: 355a 28401i bk8: 335a 28166i bk9: 319a 28146i bk10: 344a 27829i bk11: 465a 27299i bk12: 341a 28824i bk13: 373a 28151i bk14: 460a 27819i bk15: 345a 28613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793635
Row_Buffer_Locality_read = 0.796007
Row_Buffer_Locality_write = 0.173913
Bank_Level_Parallism = 3.178781
Bank_Level_Parallism_Col = 2.156826
Bank_Level_Parallism_Ready = 1.340544
write_to_read_ratio_blp_rw_average = 0.048917
GrpLevelPara = 1.728568 

BW Util details:
bwutil = 0.197023 
total_CMD = 30971 
util_bw = 6102 
Wasted_Col = 7365 
Wasted_Row = 2245 
Idle = 15259 

BW Util Bottlenecks: 
RCDc_limit = 8909 
RCDWRc_limit = 97 
WTRc_limit = 271 
RTWc_limit = 763 
CCDLc_limit = 3402 
rwq = 0 
CCDLc_limit_alone = 3355 
WTRc_limit_alone = 264 
RTWc_limit_alone = 723 

Commands details: 
total_CMD = 30971 
n_nop = 23315 
Read = 6010 
Write = 0 
L2_Alloc = 0 
L2_WB = 92 
n_act = 1245 
n_pre = 1229 
n_ref = 0 
n_req = 6033 
total_req = 6102 

Dual Bus Interface Util: 
issued_total_row = 2474 
issued_total_col = 6102 
Row_Bus_Util =  0.079881 
CoL_Bus_Util = 0.197023 
Either_Row_CoL_Bus_Util = 0.247199 
Issued_on_Two_Bus_Simul_Util = 0.029705 
issued_two_Eff = 0.120167 
queue_avg = 4.627232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=4.62723
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=23353 n_act=1238 n_pre=1222 n_ref_event=0 n_req=5956 n_rd=5929 n_rd_L2_A=0 n_write=0 n_wr_bk=108 bw_util=0.1949
n_activity=17541 dram_eff=0.3442
bk0: 444a 28348i bk1: 408a 28544i bk2: 370a 28270i bk3: 409a 27840i bk4: 360a 28316i bk5: 345a 28468i bk6: 333a 28387i bk7: 340a 28393i bk8: 332a 27968i bk9: 341a 27985i bk10: 347a 27436i bk11: 452a 27456i bk12: 343a 28092i bk13: 379a 28269i bk14: 410a 28472i bk15: 316a 29109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792142
Row_Buffer_Locality_read = 0.794569
Row_Buffer_Locality_write = 0.259259
Bank_Level_Parallism = 3.162745
Bank_Level_Parallism_Col = 2.157907
Bank_Level_Parallism_Ready = 1.337916
write_to_read_ratio_blp_rw_average = 0.055944
GrpLevelPara = 1.734937 

BW Util details:
bwutil = 0.194924 
total_CMD = 30971 
util_bw = 6037 
Wasted_Col = 7484 
Wasted_Row = 2332 
Idle = 15118 

BW Util Bottlenecks: 
RCDc_limit = 9146 
RCDWRc_limit = 92 
WTRc_limit = 341 
RTWc_limit = 985 
CCDLc_limit = 3481 
rwq = 0 
CCDLc_limit_alone = 3377 
WTRc_limit_alone = 323 
RTWc_limit_alone = 899 

Commands details: 
total_CMD = 30971 
n_nop = 23353 
Read = 5929 
Write = 0 
L2_Alloc = 0 
L2_WB = 108 
n_act = 1238 
n_pre = 1222 
n_ref = 0 
n_req = 5956 
total_req = 6037 

Dual Bus Interface Util: 
issued_total_row = 2460 
issued_total_col = 6037 
Row_Bus_Util =  0.079429 
CoL_Bus_Util = 0.194924 
Either_Row_CoL_Bus_Util = 0.245972 
Issued_on_Two_Bus_Simul_Util = 0.028381 
issued_two_Eff = 0.115385 
queue_avg = 4.283620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=4.28362
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=23005 n_act=1308 n_pre=1292 n_ref_event=0 n_req=6254 n_rd=6230 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.2043
n_activity=17971 dram_eff=0.352
bk0: 462a 27973i bk1: 392a 28623i bk2: 394a 28353i bk3: 383a 27771i bk4: 361a 28128i bk5: 405a 28307i bk6: 360a 28447i bk7: 373a 28072i bk8: 345a 28244i bk9: 350a 27524i bk10: 387a 27279i bk11: 438a 28199i bk12: 360a 28038i bk13: 388a 28508i bk14: 434a 28019i bk15: 398a 28293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790854
Row_Buffer_Locality_read = 0.793098
Row_Buffer_Locality_write = 0.208333
Bank_Level_Parallism = 3.244262
Bank_Level_Parallism_Col = 2.154985
Bank_Level_Parallism_Ready = 1.310149
write_to_read_ratio_blp_rw_average = 0.056050
GrpLevelPara = 1.741303 

BW Util details:
bwutil = 0.204256 
total_CMD = 30971 
util_bw = 6326 
Wasted_Col = 7642 
Wasted_Row = 2064 
Idle = 14939 

BW Util Bottlenecks: 
RCDc_limit = 9526 
RCDWRc_limit = 95 
WTRc_limit = 258 
RTWc_limit = 965 
CCDLc_limit = 3454 
rwq = 0 
CCDLc_limit_alone = 3366 
WTRc_limit_alone = 224 
RTWc_limit_alone = 911 

Commands details: 
total_CMD = 30971 
n_nop = 23005 
Read = 6230 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 1308 
n_pre = 1292 
n_ref = 0 
n_req = 6254 
total_req = 6326 

Dual Bus Interface Util: 
issued_total_row = 2600 
issued_total_col = 6326 
Row_Bus_Util =  0.083949 
CoL_Bus_Util = 0.204256 
Either_Row_CoL_Bus_Util = 0.257208 
Issued_on_Two_Bus_Simul_Util = 0.030997 
issued_two_Eff = 0.120512 
queue_avg = 4.839560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=4.83956
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=23170 n_act=1258 n_pre=1242 n_ref_event=0 n_req=6145 n_rd=6122 n_rd_L2_A=0 n_write=0 n_wr_bk=92 bw_util=0.2006
n_activity=17748 dram_eff=0.3501
bk0: 509a 27946i bk1: 397a 28508i bk2: 372a 28328i bk3: 346a 28813i bk4: 306a 28883i bk5: 371a 28504i bk6: 397a 28326i bk7: 342a 27777i bk8: 339a 28468i bk9: 389a 27559i bk10: 361a 27670i bk11: 450a 27487i bk12: 344a 28322i bk13: 362a 28674i bk14: 451a 27772i bk15: 386a 28606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795281
Row_Buffer_Locality_read = 0.797452
Row_Buffer_Locality_write = 0.217391
Bank_Level_Parallism = 3.146450
Bank_Level_Parallism_Col = 2.125924
Bank_Level_Parallism_Ready = 1.317670
write_to_read_ratio_blp_rw_average = 0.045788
GrpLevelPara = 1.723728 

BW Util details:
bwutil = 0.200639 
total_CMD = 30971 
util_bw = 6214 
Wasted_Col = 7435 
Wasted_Row = 2254 
Idle = 15068 

BW Util Bottlenecks: 
RCDc_limit = 9172 
RCDWRc_limit = 98 
WTRc_limit = 357 
RTWc_limit = 724 
CCDLc_limit = 3431 
rwq = 0 
CCDLc_limit_alone = 3333 
WTRc_limit_alone = 320 
RTWc_limit_alone = 663 

Commands details: 
total_CMD = 30971 
n_nop = 23170 
Read = 6122 
Write = 0 
L2_Alloc = 0 
L2_WB = 92 
n_act = 1258 
n_pre = 1242 
n_ref = 0 
n_req = 6145 
total_req = 6214 

Dual Bus Interface Util: 
issued_total_row = 2500 
issued_total_col = 6214 
Row_Bus_Util =  0.080721 
CoL_Bus_Util = 0.200639 
Either_Row_CoL_Bus_Util = 0.251881 
Issued_on_Two_Bus_Simul_Util = 0.029479 
issued_two_Eff = 0.117036 
queue_avg = 4.471635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=4.47163
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=22950 n_act=1265 n_pre=1249 n_ref_event=0 n_req=6372 n_rd=6351 n_rd_L2_A=0 n_write=0 n_wr_bk=84 bw_util=0.2078
n_activity=17853 dram_eff=0.3604
bk0: 429a 28227i bk1: 456a 27912i bk2: 382a 28276i bk3: 441a 28176i bk4: 428a 28348i bk5: 462a 27912i bk6: 445a 27861i bk7: 397a 28262i bk8: 367a 28421i bk9: 387a 27730i bk10: 385a 28356i bk11: 431a 27884i bk12: 323a 28765i bk13: 288a 28712i bk14: 382a 27817i bk15: 348a 28615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801475
Row_Buffer_Locality_read = 0.803496
Row_Buffer_Locality_write = 0.190476
Bank_Level_Parallism = 3.158111
Bank_Level_Parallism_Col = 2.133333
Bank_Level_Parallism_Ready = 1.355866
write_to_read_ratio_blp_rw_average = 0.030605
GrpLevelPara = 1.723451 

BW Util details:
bwutil = 0.207775 
total_CMD = 30971 
util_bw = 6435 
Wasted_Col = 7392 
Wasted_Row = 2206 
Idle = 14938 

BW Util Bottlenecks: 
RCDc_limit = 9146 
RCDWRc_limit = 88 
WTRc_limit = 397 
RTWc_limit = 491 
CCDLc_limit = 3286 
rwq = 0 
CCDLc_limit_alone = 3203 
WTRc_limit_alone = 346 
RTWc_limit_alone = 459 

Commands details: 
total_CMD = 30971 
n_nop = 22950 
Read = 6351 
Write = 0 
L2_Alloc = 0 
L2_WB = 84 
n_act = 1265 
n_pre = 1249 
n_ref = 0 
n_req = 6372 
total_req = 6435 

Dual Bus Interface Util: 
issued_total_row = 2514 
issued_total_col = 6435 
Row_Bus_Util =  0.081173 
CoL_Bus_Util = 0.207775 
Either_Row_CoL_Bus_Util = 0.258984 
Issued_on_Two_Bus_Simul_Util = 0.029964 
issued_two_Eff = 0.115696 
queue_avg = 4.529883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=4.52988
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=22858 n_act=1290 n_pre=1274 n_ref_event=0 n_req=6439 n_rd=6413 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.2104
n_activity=17729 dram_eff=0.3676
bk0: 418a 28091i bk1: 417a 28113i bk2: 416a 27588i bk3: 457a 27989i bk4: 434a 28070i bk5: 453a 28103i bk6: 460a 28204i bk7: 402a 28120i bk8: 367a 28429i bk9: 370a 27486i bk10: 397a 28330i bk11: 440a 27589i bk12: 378a 28178i bk13: 285a 28904i bk14: 381a 28481i bk15: 338a 28836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799658
Row_Buffer_Locality_read = 0.801653
Row_Buffer_Locality_write = 0.307692
Bank_Level_Parallism = 3.208079
Bank_Level_Parallism_Col = 2.170094
Bank_Level_Parallism_Ready = 1.321160
write_to_read_ratio_blp_rw_average = 0.046380
GrpLevelPara = 1.759936 

BW Util details:
bwutil = 0.210423 
total_CMD = 30971 
util_bw = 6517 
Wasted_Col = 7394 
Wasted_Row = 2131 
Idle = 14929 

BW Util Bottlenecks: 
RCDc_limit = 9090 
RCDWRc_limit = 112 
WTRc_limit = 288 
RTWc_limit = 789 
CCDLc_limit = 3492 
rwq = 0 
CCDLc_limit_alone = 3399 
WTRc_limit_alone = 257 
RTWc_limit_alone = 727 

Commands details: 
total_CMD = 30971 
n_nop = 22858 
Read = 6413 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 1290 
n_pre = 1274 
n_ref = 0 
n_req = 6439 
total_req = 6517 

Dual Bus Interface Util: 
issued_total_row = 2564 
issued_total_col = 6517 
Row_Bus_Util =  0.082787 
CoL_Bus_Util = 0.210423 
Either_Row_CoL_Bus_Util = 0.261955 
Issued_on_Two_Bus_Simul_Util = 0.031255 
issued_two_Eff = 0.119315 
queue_avg = 4.720351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=4.72035
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=22982 n_act=1290 n_pre=1274 n_ref_event=0 n_req=6279 n_rd=6253 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.2053
n_activity=18122 dram_eff=0.3508
bk0: 452a 27666i bk1: 467a 27901i bk2: 426a 27984i bk3: 458a 27870i bk4: 401a 28548i bk5: 421a 28275i bk6: 468a 27989i bk7: 407a 28126i bk8: 351a 28136i bk9: 356a 27353i bk10: 387a 28370i bk11: 407a 27594i bk12: 304a 29182i bk13: 296a 28658i bk14: 363a 28098i bk15: 289a 28737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794553
Row_Buffer_Locality_read = 0.796098
Row_Buffer_Locality_write = 0.423077
Bank_Level_Parallism = 3.154569
Bank_Level_Parallism_Col = 2.155609
Bank_Level_Parallism_Ready = 1.347963
write_to_read_ratio_blp_rw_average = 0.044388
GrpLevelPara = 1.733815 

BW Util details:
bwutil = 0.205257 
total_CMD = 30971 
util_bw = 6357 
Wasted_Col = 7608 
Wasted_Row = 2306 
Idle = 14700 

BW Util Bottlenecks: 
RCDc_limit = 9468 
RCDWRc_limit = 76 
WTRc_limit = 546 
RTWc_limit = 649 
CCDLc_limit = 3457 
rwq = 0 
CCDLc_limit_alone = 3350 
WTRc_limit_alone = 489 
RTWc_limit_alone = 599 

Commands details: 
total_CMD = 30971 
n_nop = 22982 
Read = 6253 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 1290 
n_pre = 1274 
n_ref = 0 
n_req = 6279 
total_req = 6357 

Dual Bus Interface Util: 
issued_total_row = 2564 
issued_total_col = 6357 
Row_Bus_Util =  0.082787 
CoL_Bus_Util = 0.205257 
Either_Row_CoL_Bus_Util = 0.257951 
Issued_on_Two_Bus_Simul_Util = 0.030093 
issued_two_Eff = 0.116660 
queue_avg = 4.436408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=4.43641
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=22791 n_act=1322 n_pre=1306 n_ref_event=0 n_req=6500 n_rd=6474 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.2124
n_activity=18365 dram_eff=0.3582
bk0: 390a 28214i bk1: 440a 27785i bk2: 419a 27920i bk3: 452a 28135i bk4: 424a 28301i bk5: 494a 27539i bk6: 456a 27879i bk7: 464a 27656i bk8: 362a 27665i bk9: 394a 26953i bk10: 380a 28437i bk11: 397a 27808i bk12: 345a 28534i bk13: 335a 28710i bk14: 398a 28024i bk15: 324a 28607i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796615
Row_Buffer_Locality_read = 0.798579
Row_Buffer_Locality_write = 0.307692
Bank_Level_Parallism = 3.288706
Bank_Level_Parallism_Col = 2.242695
Bank_Level_Parallism_Ready = 1.322134
write_to_read_ratio_blp_rw_average = 0.054522
GrpLevelPara = 1.795736 

BW Util details:
bwutil = 0.212392 
total_CMD = 30971 
util_bw = 6578 
Wasted_Col = 7476 
Wasted_Row = 2326 
Idle = 14591 

BW Util Bottlenecks: 
RCDc_limit = 9333 
RCDWRc_limit = 86 
WTRc_limit = 392 
RTWc_limit = 945 
CCDLc_limit = 3474 
rwq = 0 
CCDLc_limit_alone = 3383 
WTRc_limit_alone = 361 
RTWc_limit_alone = 885 

Commands details: 
total_CMD = 30971 
n_nop = 22791 
Read = 6474 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 1322 
n_pre = 1306 
n_ref = 0 
n_req = 6500 
total_req = 6578 

Dual Bus Interface Util: 
issued_total_row = 2628 
issued_total_col = 6578 
Row_Bus_Util =  0.084854 
CoL_Bus_Util = 0.212392 
Either_Row_CoL_Bus_Util = 0.264118 
Issued_on_Two_Bus_Simul_Util = 0.033128 
issued_two_Eff = 0.125428 
queue_avg = 5.644054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=5.64405
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=23095 n_act=1273 n_pre=1257 n_ref_event=0 n_req=6279 n_rd=6250 n_rd_L2_A=0 n_write=0 n_wr_bk=116 bw_util=0.2055
n_activity=18076 dram_eff=0.3522
bk0: 445a 28096i bk1: 390a 28434i bk2: 425a 27881i bk3: 393a 27850i bk4: 390a 28166i bk5: 353a 28368i bk6: 331a 28414i bk7: 324a 28463i bk8: 367a 27746i bk9: 342a 27657i bk10: 416a 27504i bk11: 368a 27737i bk12: 441a 28178i bk13: 427a 27725i bk14: 419a 28076i bk15: 419a 28265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797261
Row_Buffer_Locality_read = 0.799200
Row_Buffer_Locality_write = 0.379310
Bank_Level_Parallism = 3.387723
Bank_Level_Parallism_Col = 2.347537
Bank_Level_Parallism_Ready = 1.371505
write_to_read_ratio_blp_rw_average = 0.056771
GrpLevelPara = 1.815050 

BW Util details:
bwutil = 0.205547 
total_CMD = 30971 
util_bw = 6366 
Wasted_Col = 7118 
Wasted_Row = 2236 
Idle = 15251 

BW Util Bottlenecks: 
RCDc_limit = 8809 
RCDWRc_limit = 84 
WTRc_limit = 331 
RTWc_limit = 1318 
CCDLc_limit = 3333 
rwq = 0 
CCDLc_limit_alone = 3181 
WTRc_limit_alone = 307 
RTWc_limit_alone = 1190 

Commands details: 
total_CMD = 30971 
n_nop = 23095 
Read = 6250 
Write = 0 
L2_Alloc = 0 
L2_WB = 116 
n_act = 1273 
n_pre = 1257 
n_ref = 0 
n_req = 6279 
total_req = 6366 

Dual Bus Interface Util: 
issued_total_row = 2530 
issued_total_col = 6366 
Row_Bus_Util =  0.081689 
CoL_Bus_Util = 0.205547 
Either_Row_CoL_Bus_Util = 0.254302 
Issued_on_Two_Bus_Simul_Util = 0.032934 
issued_two_Eff = 0.129507 
queue_avg = 5.419651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.41965
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=23188 n_act=1271 n_pre=1255 n_ref_event=0 n_req=6151 n_rd=6126 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.201
n_activity=17902 dram_eff=0.3478
bk0: 455a 28261i bk1: 391a 28711i bk2: 430a 27760i bk3: 411a 27547i bk4: 355a 28409i bk5: 314a 28733i bk6: 296a 28612i bk7: 332a 28591i bk8: 390a 27437i bk9: 345a 27745i bk10: 384a 28090i bk11: 383a 27695i bk12: 407a 27766i bk13: 389a 27852i bk14: 422a 28370i bk15: 422a 28477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793367
Row_Buffer_Locality_read = 0.795299
Row_Buffer_Locality_write = 0.320000
Bank_Level_Parallism = 3.270476
Bank_Level_Parallism_Col = 2.207003
Bank_Level_Parallism_Ready = 1.320752
write_to_read_ratio_blp_rw_average = 0.062689
GrpLevelPara = 1.758960 

BW Util details:
bwutil = 0.201027 
total_CMD = 30971 
util_bw = 6226 
Wasted_Col = 7336 
Wasted_Row = 2225 
Idle = 15184 

BW Util Bottlenecks: 
RCDc_limit = 8981 
RCDWRc_limit = 77 
WTRc_limit = 392 
RTWc_limit = 1052 
CCDLc_limit = 3422 
rwq = 0 
CCDLc_limit_alone = 3253 
WTRc_limit_alone = 354 
RTWc_limit_alone = 921 

Commands details: 
total_CMD = 30971 
n_nop = 23188 
Read = 6126 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 1271 
n_pre = 1255 
n_ref = 0 
n_req = 6151 
total_req = 6226 

Dual Bus Interface Util: 
issued_total_row = 2526 
issued_total_col = 6226 
Row_Bus_Util =  0.081560 
CoL_Bus_Util = 0.201027 
Either_Row_CoL_Bus_Util = 0.251300 
Issued_on_Two_Bus_Simul_Util = 0.031287 
issued_two_Eff = 0.124502 
queue_avg = 4.878273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.87827
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=22994 n_act=1305 n_pre=1289 n_ref_event=0 n_req=6318 n_rd=6291 n_rd_L2_A=0 n_write=0 n_wr_bk=108 bw_util=0.2066
n_activity=17955 dram_eff=0.3564
bk0: 471a 28202i bk1: 380a 28633i bk2: 421a 28222i bk3: 396a 28401i bk4: 416a 27989i bk5: 311a 28547i bk6: 381a 28140i bk7: 317a 28250i bk8: 370a 27716i bk9: 363a 27742i bk10: 370a 27731i bk11: 390a 27183i bk12: 411a 28345i bk13: 397a 27880i bk14: 472a 27459i bk15: 425a 27821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793447
Row_Buffer_Locality_read = 0.796376
Row_Buffer_Locality_write = 0.111111
Bank_Level_Parallism = 3.383183
Bank_Level_Parallism_Col = 2.294957
Bank_Level_Parallism_Ready = 1.349742
write_to_read_ratio_blp_rw_average = 0.065189
GrpLevelPara = 1.811431 

BW Util details:
bwutil = 0.206613 
total_CMD = 30971 
util_bw = 6399 
Wasted_Col = 7236 
Wasted_Row = 2206 
Idle = 15130 

BW Util Bottlenecks: 
RCDc_limit = 9056 
RCDWRc_limit = 137 
WTRc_limit = 387 
RTWc_limit = 1202 
CCDLc_limit = 3397 
rwq = 0 
CCDLc_limit_alone = 3244 
WTRc_limit_alone = 360 
RTWc_limit_alone = 1076 

Commands details: 
total_CMD = 30971 
n_nop = 22994 
Read = 6291 
Write = 0 
L2_Alloc = 0 
L2_WB = 108 
n_act = 1305 
n_pre = 1289 
n_ref = 0 
n_req = 6318 
total_req = 6399 

Dual Bus Interface Util: 
issued_total_row = 2594 
issued_total_col = 6399 
Row_Bus_Util =  0.083756 
CoL_Bus_Util = 0.206613 
Either_Row_CoL_Bus_Util = 0.257564 
Issued_on_Two_Bus_Simul_Util = 0.032805 
issued_two_Eff = 0.127366 
queue_avg = 4.935585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=4.93559
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=23270 n_act=1254 n_pre=1238 n_ref_event=0 n_req=6040 n_rd=6014 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.1975
n_activity=18154 dram_eff=0.337
bk0: 475a 28132i bk1: 397a 28615i bk2: 399a 28293i bk3: 368a 28560i bk4: 423a 28064i bk5: 271a 29093i bk6: 363a 28194i bk7: 299a 28533i bk8: 383a 27519i bk9: 345a 28069i bk10: 365a 28198i bk11: 380a 27651i bk12: 378a 28369i bk13: 373a 28144i bk14: 410a 27938i bk15: 385a 28626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792384
Row_Buffer_Locality_read = 0.795644
Row_Buffer_Locality_write = 0.038462
Bank_Level_Parallism = 3.077850
Bank_Level_Parallism_Col = 2.105138
Bank_Level_Parallism_Ready = 1.342759
write_to_read_ratio_blp_rw_average = 0.059200
GrpLevelPara = 1.711953 

BW Util details:
bwutil = 0.197540 
total_CMD = 30971 
util_bw = 6118 
Wasted_Col = 7558 
Wasted_Row = 2432 
Idle = 14863 

BW Util Bottlenecks: 
RCDc_limit = 9048 
RCDWRc_limit = 133 
WTRc_limit = 361 
RTWc_limit = 887 
CCDLc_limit = 3225 
rwq = 0 
CCDLc_limit_alone = 3118 
WTRc_limit_alone = 328 
RTWc_limit_alone = 813 

Commands details: 
total_CMD = 30971 
n_nop = 23270 
Read = 6014 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 1254 
n_pre = 1238 
n_ref = 0 
n_req = 6040 
total_req = 6118 

Dual Bus Interface Util: 
issued_total_row = 2492 
issued_total_col = 6118 
Row_Bus_Util =  0.080462 
CoL_Bus_Util = 0.197540 
Either_Row_CoL_Bus_Util = 0.248652 
Issued_on_Two_Bus_Simul_Util = 0.029350 
issued_two_Eff = 0.118037 
queue_avg = 4.512383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=4.51238
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=22787 n_act=1333 n_pre=1317 n_ref_event=0 n_req=6484 n_rd=6458 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.2119
n_activity=18390 dram_eff=0.3568
bk0: 452a 27782i bk1: 405a 28011i bk2: 393a 28182i bk3: 487a 27715i bk4: 454a 27795i bk5: 425a 28475i bk6: 485a 27696i bk7: 475a 27450i bk8: 422a 27411i bk9: 395a 26884i bk10: 390a 27587i bk11: 412a 27847i bk12: 347a 28487i bk13: 279a 28507i bk14: 315a 28568i bk15: 322a 28853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794417
Row_Buffer_Locality_read = 0.796841
Row_Buffer_Locality_write = 0.192308
Bank_Level_Parallism = 3.318187
Bank_Level_Parallism_Col = 2.279855
Bank_Level_Parallism_Ready = 1.332368
write_to_read_ratio_blp_rw_average = 0.059276
GrpLevelPara = 1.811646 

BW Util details:
bwutil = 0.211876 
total_CMD = 30971 
util_bw = 6562 
Wasted_Col = 7526 
Wasted_Row = 2418 
Idle = 14465 

BW Util Bottlenecks: 
RCDc_limit = 9239 
RCDWRc_limit = 91 
WTRc_limit = 350 
RTWc_limit = 1170 
CCDLc_limit = 3585 
rwq = 0 
CCDLc_limit_alone = 3446 
WTRc_limit_alone = 328 
RTWc_limit_alone = 1053 

Commands details: 
total_CMD = 30971 
n_nop = 22787 
Read = 6458 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 1333 
n_pre = 1317 
n_ref = 0 
n_req = 6484 
total_req = 6562 

Dual Bus Interface Util: 
issued_total_row = 2650 
issued_total_col = 6562 
Row_Bus_Util =  0.085564 
CoL_Bus_Util = 0.211876 
Either_Row_CoL_Bus_Util = 0.264247 
Issued_on_Two_Bus_Simul_Util = 0.033192 
issued_two_Eff = 0.125611 
queue_avg = 5.352749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=5.35275
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=22776 n_act=1317 n_pre=1301 n_ref_event=0 n_req=6570 n_rd=6542 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=0.2148
n_activity=18317 dram_eff=0.3633
bk0: 416a 27822i bk1: 412a 27847i bk2: 426a 27599i bk3: 478a 27233i bk4: 449a 28335i bk5: 420a 28578i bk6: 511a 27667i bk7: 477a 27603i bk8: 436a 26943i bk9: 381a 28131i bk10: 390a 27811i bk11: 395a 27839i bk12: 368a 28047i bk13: 319a 28174i bk14: 325a 28781i bk15: 339a 28598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799543
Row_Buffer_Locality_read = 0.801437
Row_Buffer_Locality_write = 0.357143
Bank_Level_Parallism = 3.404263
Bank_Level_Parallism_Col = 2.382530
Bank_Level_Parallism_Ready = 1.442591
write_to_read_ratio_blp_rw_average = 0.052471
GrpLevelPara = 1.834287 

BW Util details:
bwutil = 0.214846 
total_CMD = 30971 
util_bw = 6654 
Wasted_Col = 7075 
Wasted_Row = 2456 
Idle = 14786 

BW Util Bottlenecks: 
RCDc_limit = 8749 
RCDWRc_limit = 78 
WTRc_limit = 408 
RTWc_limit = 802 
CCDLc_limit = 3371 
rwq = 0 
CCDLc_limit_alone = 3250 
WTRc_limit_alone = 363 
RTWc_limit_alone = 726 

Commands details: 
total_CMD = 30971 
n_nop = 22776 
Read = 6542 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 1317 
n_pre = 1301 
n_ref = 0 
n_req = 6570 
total_req = 6654 

Dual Bus Interface Util: 
issued_total_row = 2618 
issued_total_col = 6654 
Row_Bus_Util =  0.084531 
CoL_Bus_Util = 0.214846 
Either_Row_CoL_Bus_Util = 0.264602 
Issued_on_Two_Bus_Simul_Util = 0.034774 
issued_two_Eff = 0.131422 
queue_avg = 5.909109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.90911
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=23135 n_act=1277 n_pre=1261 n_ref_event=0 n_req=6250 n_rd=6223 n_rd_L2_A=0 n_write=0 n_wr_bk=108 bw_util=0.2044
n_activity=18371 dram_eff=0.3446
bk0: 416a 28152i bk1: 421a 28527i bk2: 365a 27990i bk3: 433a 27624i bk4: 414a 27980i bk5: 408a 27742i bk6: 474a 27741i bk7: 458a 28028i bk8: 422a 27641i bk9: 351a 27103i bk10: 392a 27739i bk11: 349a 27765i bk12: 365a 28432i bk13: 337a 28586i bk14: 305a 28845i bk15: 313a 28527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795680
Row_Buffer_Locality_read = 0.797686
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 3.378537
Bank_Level_Parallism_Col = 2.311148
Bank_Level_Parallism_Ready = 1.352077
write_to_read_ratio_blp_rw_average = 0.067829
GrpLevelPara = 1.798152 

BW Util details:
bwutil = 0.204417 
total_CMD = 30971 
util_bw = 6331 
Wasted_Col = 7237 
Wasted_Row = 2227 
Idle = 15176 

BW Util Bottlenecks: 
RCDc_limit = 8675 
RCDWRc_limit = 94 
WTRc_limit = 399 
RTWc_limit = 1230 
CCDLc_limit = 3647 
rwq = 0 
CCDLc_limit_alone = 3450 
WTRc_limit_alone = 355 
RTWc_limit_alone = 1077 

Commands details: 
total_CMD = 30971 
n_nop = 23135 
Read = 6223 
Write = 0 
L2_Alloc = 0 
L2_WB = 108 
n_act = 1277 
n_pre = 1261 
n_ref = 0 
n_req = 6250 
total_req = 6331 

Dual Bus Interface Util: 
issued_total_row = 2538 
issued_total_col = 6331 
Row_Bus_Util =  0.081948 
CoL_Bus_Util = 0.204417 
Either_Row_CoL_Bus_Util = 0.253011 
Issued_on_Two_Bus_Simul_Util = 0.033354 
issued_two_Eff = 0.131827 
queue_avg = 6.289561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.28956
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30971 n_nop=22834 n_act=1327 n_pre=1311 n_ref_event=0 n_req=6529 n_rd=6500 n_rd_L2_A=0 n_write=0 n_wr_bk=116 bw_util=0.2136
n_activity=18261 dram_eff=0.3623
bk0: 427a 27897i bk1: 402a 28119i bk2: 408a 28241i bk3: 460a 27653i bk4: 422a 28252i bk5: 416a 27981i bk6: 439a 28198i bk7: 488a 27753i bk8: 426a 27001i bk9: 361a 27364i bk10: 420a 27028i bk11: 402a 27974i bk12: 377a 27995i bk13: 360a 27869i bk14: 337a 28236i bk15: 355a 28521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796753
Row_Buffer_Locality_read = 0.799077
Row_Buffer_Locality_write = 0.275862
Bank_Level_Parallism = 3.516962
Bank_Level_Parallism_Col = 2.397682
Bank_Level_Parallism_Ready = 1.395405
write_to_read_ratio_blp_rw_average = 0.063694
GrpLevelPara = 1.842160 

BW Util details:
bwutil = 0.213619 
total_CMD = 30971 
util_bw = 6616 
Wasted_Col = 7101 
Wasted_Row = 2201 
Idle = 15053 

BW Util Bottlenecks: 
RCDc_limit = 8776 
RCDWRc_limit = 93 
WTRc_limit = 368 
RTWc_limit = 1197 
CCDLc_limit = 3429 
rwq = 0 
CCDLc_limit_alone = 3320 
WTRc_limit_alone = 348 
RTWc_limit_alone = 1108 

Commands details: 
total_CMD = 30971 
n_nop = 22834 
Read = 6500 
Write = 0 
L2_Alloc = 0 
L2_WB = 116 
n_act = 1327 
n_pre = 1311 
n_ref = 0 
n_req = 6529 
total_req = 6616 

Dual Bus Interface Util: 
issued_total_row = 2638 
issued_total_col = 6616 
Row_Bus_Util =  0.085176 
CoL_Bus_Util = 0.213619 
Either_Row_CoL_Bus_Util = 0.262730 
Issued_on_Two_Bus_Simul_Util = 0.036066 
issued_two_Eff = 0.137274 
queue_avg = 6.457008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.45701

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14492, Miss = 3334, Miss_rate = 0.230, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[1]: Access = 14799, Miss = 3239, Miss_rate = 0.219, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 13734, Miss = 3360, Miss_rate = 0.245, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[3]: Access = 14703, Miss = 3354, Miss_rate = 0.228, Pending_hits = 44, Reservation_fails = 18
L2_cache_bank[4]: Access = 14539, Miss = 3509, Miss_rate = 0.241, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[5]: Access = 15074, Miss = 3422, Miss_rate = 0.227, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[6]: Access = 14208, Miss = 3471, Miss_rate = 0.244, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[7]: Access = 15005, Miss = 3314, Miss_rate = 0.221, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[8]: Access = 10722, Miss = 3424, Miss_rate = 0.319, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[9]: Access = 10635, Miss = 3353, Miss_rate = 0.315, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[10]: Access = 11143, Miss = 3489, Miss_rate = 0.313, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[11]: Access = 11032, Miss = 3355, Miss_rate = 0.304, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[12]: Access = 11335, Miss = 3285, Miss_rate = 0.290, Pending_hits = 55, Reservation_fails = 110
L2_cache_bank[13]: Access = 10982, Miss = 3249, Miss_rate = 0.296, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[14]: Access = 10972, Miss = 3373, Miss_rate = 0.307, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[15]: Access = 11256, Miss = 3417, Miss_rate = 0.304, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[16]: Access = 18860, Miss = 3311, Miss_rate = 0.176, Pending_hits = 110, Reservation_fails = 161
L2_cache_bank[17]: Access = 15133, Miss = 3210, Miss_rate = 0.212, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[18]: Access = 18481, Miss = 3313, Miss_rate = 0.179, Pending_hits = 103, Reservation_fails = 300
L2_cache_bank[19]: Access = 14680, Miss = 3212, Miss_rate = 0.219, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[20]: Access = 18994, Miss = 3374, Miss_rate = 0.178, Pending_hits = 106, Reservation_fails = 199
L2_cache_bank[21]: Access = 14956, Miss = 3203, Miss_rate = 0.214, Pending_hits = 49, Reservation_fails = 51
L2_cache_bank[22]: Access = 18961, Miss = 3360, Miss_rate = 0.177, Pending_hits = 122, Reservation_fails = 253
L2_cache_bank[23]: Access = 14691, Miss = 3189, Miss_rate = 0.217, Pending_hits = 52, Reservation_fails = 278
L2_cache_bank[24]: Access = 10179, Miss = 3409, Miss_rate = 0.335, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[25]: Access = 10138, Miss = 3139, Miss_rate = 0.310, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[26]: Access = 10438, Miss = 3343, Miss_rate = 0.320, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[27]: Access = 10348, Miss = 3178, Miss_rate = 0.307, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[28]: Access = 14204, Miss = 3178, Miss_rate = 0.224, Pending_hits = 98, Reservation_fails = 77
L2_cache_bank[29]: Access = 11004, Miss = 3148, Miss_rate = 0.286, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[30]: Access = 10942, Miss = 3347, Miss_rate = 0.306, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[31]: Access = 10856, Miss = 3196, Miss_rate = 0.294, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[32]: Access = 13549, Miss = 3093, Miss_rate = 0.228, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[33]: Access = 14588, Miss = 3038, Miss_rate = 0.208, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[34]: Access = 13360, Miss = 3036, Miss_rate = 0.227, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[35]: Access = 14071, Miss = 3010, Miss_rate = 0.214, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[36]: Access = 14091, Miss = 3248, Miss_rate = 0.231, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[37]: Access = 14207, Miss = 3194, Miss_rate = 0.225, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[38]: Access = 13326, Miss = 3089, Miss_rate = 0.232, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[39]: Access = 14076, Miss = 3161, Miss_rate = 0.225, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[40]: Access = 10177, Miss = 3274, Miss_rate = 0.322, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[41]: Access = 10089, Miss = 3205, Miss_rate = 0.318, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[42]: Access = 10220, Miss = 3103, Miss_rate = 0.304, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[43]: Access = 10780, Miss = 3470, Miss_rate = 0.322, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[44]: Access = 9887, Miss = 3123, Miss_rate = 0.316, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[45]: Access = 10566, Miss = 3194, Miss_rate = 0.302, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[46]: Access = 10666, Miss = 3165, Miss_rate = 0.297, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[47]: Access = 11015, Miss = 3373, Miss_rate = 0.306, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[48]: Access = 14516, Miss = 3164, Miss_rate = 0.218, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[49]: Access = 14771, Miss = 3214, Miss_rate = 0.218, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[50]: Access = 13927, Miss = 3109, Miss_rate = 0.223, Pending_hits = 38, Reservation_fails = 96
L2_cache_bank[51]: Access = 14330, Miss = 3241, Miss_rate = 0.226, Pending_hits = 34, Reservation_fails = 73
L2_cache_bank[52]: Access = 14042, Miss = 3188, Miss_rate = 0.227, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[53]: Access = 15056, Miss = 3295, Miss_rate = 0.219, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[54]: Access = 14030, Miss = 3016, Miss_rate = 0.215, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[55]: Access = 14389, Miss = 3158, Miss_rate = 0.219, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[56]: Access = 9998, Miss = 3105, Miss_rate = 0.311, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[57]: Access = 10503, Miss = 3379, Miss_rate = 0.322, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[58]: Access = 10574, Miss = 3286, Miss_rate = 0.311, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[59]: Access = 10808, Miss = 3256, Miss_rate = 0.301, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[60]: Access = 10826, Miss = 3158, Miss_rate = 0.292, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[61]: Access = 10511, Miss = 3065, Miss_rate = 0.292, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[62]: Access = 10618, Miss = 3278, Miss_rate = 0.309, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[63]: Access = 10863, Miss = 3222, Miss_rate = 0.297, Pending_hits = 46, Reservation_fails = 0
L2_total_cache_accesses = 821926
L2_total_cache_misses = 207968
L2_total_cache_miss_rate = 0.2530
L2_total_cache_pending_hits = 3337
L2_total_cache_reservation_fails = 1616
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 555671
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 61204
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1616
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 141781
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3270
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 54950
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4808
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 765196
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 60000
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1616
L2_cache_data_port_util = 0.231
L2_cache_fill_port_util = 0.077

icnt_total_pkts_mem_to_simt=821926
icnt_total_pkts_simt_to_mem=821926
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 821926
Req_Network_cycles = 41246
Req_Network_injected_packets_per_cycle =      19.9274 
Req_Network_conflicts_per_cycle =      40.1497
Req_Network_conflicts_per_cycle_util =      47.0606
Req_Bank_Level_Parallism =      23.3575
Req_Network_in_buffer_full_per_cycle =      32.1993
Req_Network_in_buffer_avg_util =     180.9732
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.5898

Reply_Network_injected_packets_num = 821926
Reply_Network_cycles = 41246
Reply_Network_injected_packets_per_cycle =       19.9274
Reply_Network_conflicts_per_cycle =       23.9982
Reply_Network_conflicts_per_cycle_util =      28.1234
Reply_Bank_Level_Parallism =      23.3528
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      27.7435
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2491
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 46 sec (2026 sec)
gpgpu_simulation_rate = 93610 (inst/sec)
gpgpu_simulation_rate = 20 (cycle/sec)
gpgpu_silicon_slowdown = 56600000x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Time spent in different stages of GPU_CUDA KERNEL:
 0.000055000000 s,  0.000002725875 % : GPU: SET DEVICE / DRIVER INIT
 0.000010000000 s,  0.000000495614 % : GPU MEM: ALO
 0.911643981934 s,  0.045182324946 % : GPU MEM: COPY IN
2016.684692382812 s, 99.949661254883 % : GPU: KERNEL
 0.104019001126 s,  0.005155324005 % : GPU MEM: COPY OUT
 0.000018000001 s,  0.000000892105 % : GPU MEM: FRE
Total time:
2017.700439453125 s
> > > > > > > > > > > > 
 ******command: k count=10000 
records_elem=1000000, records_unit_mem=4, records_mem=4000000
knodes_elem=7874, knodes_unit_mem=2068, knodes_mem=16283432
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
# of blocks = 10000, # of threads/block = 256 (ensure that device can handle)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff928234a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff928234a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff92823498..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff92823490..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff92823488..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff92823480..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff928234c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff928234c8..

GPGPU-Sim PTX: cudaLaunch for 0x0x405b40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for 'findK'...
GPGPU-Sim PTX: Finding dominators for 'findK'...
GPGPU-Sim PTX: Finding immediate dominators for 'findK'...
GPGPU-Sim PTX: Finding postdominators for 'findK'...
GPGPU-Sim PTX: Finding immediate postdominators for 'findK'...
GPGPU-Sim PTX: pre-decoding instructions for 'findK'...
GPGPU-Sim PTX: reconvergence points for findK...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7688 (b+tree-rodinia-3.6.sm_70.ptx:57) @%p8 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7dc0 (b+tree-rodinia-3.6.sm_70.ptx:372) setp.ne.s32%p35, %r94, %r93;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x76c0 (b+tree-rodinia-3.6.sm_70.ptx:65) @%p9 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79f8 (b+tree-rodinia-3.6.sm_70.ptx:209) cvt.s64.s32%rd15, %r34;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x76d0 (b+tree-rodinia-3.6.sm_70.ptx:68) @%p10 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x78e8 (b+tree-rodinia-3.6.sm_70.ptx:164) setp.gt.s32%p18, %r94, %r93;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x76d8 (b+tree-rodinia-3.6.sm_70.ptx:69) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7708 (b+tree-rodinia-3.6.sm_70.ptx:81) setp.eq.s64%p11, %rd45, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x76e8 (b+tree-rodinia-3.6.sm_70.ptx:73) bra.uni BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x78e8 (b+tree-rodinia-3.6.sm_70.ptx:164) setp.gt.s32%p18, %r94, %r93;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x7700 (b+tree-rodinia-3.6.sm_70.ptx:78) bra.uni BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79f8 (b+tree-rodinia-3.6.sm_70.ptx:209) cvt.s64.s32%rd15, %r34;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7710 (b+tree-rodinia-3.6.sm_70.ptx:82) @%p11 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77f0 (b+tree-rodinia-3.6.sm_70.ptx:122) setp.gt.s32%p15, %r94, %r93;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x7720 (b+tree-rodinia-3.6.sm_70.ptx:85) @%p12 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7780 (b+tree-rodinia-3.6.sm_70.ptx:102) setp.eq.s32%p1, %r34, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x7738 (b+tree-rodinia-3.6.sm_70.ptx:89) @%p13 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7780 (b+tree-rodinia-3.6.sm_70.ptx:102) setp.eq.s32%p1, %r34, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x7770 (b+tree-rodinia-3.6.sm_70.ptx:97) @%p14 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7780 (b+tree-rodinia-3.6.sm_70.ptx:102) setp.eq.s32%p1, %r34, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x7790 (b+tree-rodinia-3.6.sm_70.ptx:104) @!%p1 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77b0 (b+tree-rodinia-3.6.sm_70.ptx:112) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x7798 (b+tree-rodinia-3.6.sm_70.ptx:105) bra.uni BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77a0 (b+tree-rodinia-3.6.sm_70.ptx:108) ld.global.u64 %rd54, [%rd4];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x77f8 (b+tree-rodinia-3.6.sm_70.ptx:123) @%p15 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7880 (b+tree-rodinia-3.6.sm_70.ptx:145) setp.eq.s32%p2, %r34, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x7838 (b+tree-rodinia-3.6.sm_70.ptx:132) @%p16 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7880 (b+tree-rodinia-3.6.sm_70.ptx:145) setp.eq.s32%p2, %r34, 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x7870 (b+tree-rodinia-3.6.sm_70.ptx:140) @%p17 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7880 (b+tree-rodinia-3.6.sm_70.ptx:145) setp.eq.s32%p2, %r34, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x7890 (b+tree-rodinia-3.6.sm_70.ptx:147) @!%p2 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x78b0 (b+tree-rodinia-3.6.sm_70.ptx:155) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7898 (b+tree-rodinia-3.6.sm_70.ptx:148) bra.uni BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x78a0 (b+tree-rodinia-3.6.sm_70.ptx:151) ld.global.u64 %rd74, [%rd4];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x78f0 (b+tree-rodinia-3.6.sm_70.ptx:165) @%p18 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7978 (b+tree-rodinia-3.6.sm_70.ptx:187) setp.eq.s32%p3, %r34, 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x7930 (b+tree-rodinia-3.6.sm_70.ptx:174) @%p19 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7978 (b+tree-rodinia-3.6.sm_70.ptx:187) setp.eq.s32%p3, %r34, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x7968 (b+tree-rodinia-3.6.sm_70.ptx:182) @%p20 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7978 (b+tree-rodinia-3.6.sm_70.ptx:187) setp.eq.s32%p3, %r34, 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x7988 (b+tree-rodinia-3.6.sm_70.ptx:189) @!%p3 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79a8 (b+tree-rodinia-3.6.sm_70.ptx:197) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x7990 (b+tree-rodinia-3.6.sm_70.ptx:190) bra.uni BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7998 (b+tree-rodinia-3.6.sm_70.ptx:193) ld.global.u64 %rd94, [%rd4];
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x7a08 (b+tree-rodinia-3.6.sm_70.ptx:211) @%p21 bra BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7dc0 (b+tree-rodinia-3.6.sm_70.ptx:372) setp.ne.s32%p35, %r94, %r93;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x7a10 (b+tree-rodinia-3.6.sm_70.ptx:212) bra.uni BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a30 (b+tree-rodinia-3.6.sm_70.ptx:220) setp.gt.s32%p22, %r94, %r93;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x7a28 (b+tree-rodinia-3.6.sm_70.ptx:217) bra.uni BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7dc0 (b+tree-rodinia-3.6.sm_70.ptx:372) setp.ne.s32%p35, %r94, %r93;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x7a38 (b+tree-rodinia-3.6.sm_70.ptx:221) @%p22 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ac0 (b+tree-rodinia-3.6.sm_70.ptx:243) setp.eq.s32%p4, %r34, 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x7a78 (b+tree-rodinia-3.6.sm_70.ptx:230) @%p23 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ac0 (b+tree-rodinia-3.6.sm_70.ptx:243) setp.eq.s32%p4, %r34, 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x7ab0 (b+tree-rodinia-3.6.sm_70.ptx:238) @%p24 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ac0 (b+tree-rodinia-3.6.sm_70.ptx:243) setp.eq.s32%p4, %r34, 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x7ad0 (b+tree-rodinia-3.6.sm_70.ptx:245) @!%p4 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7af0 (b+tree-rodinia-3.6.sm_70.ptx:253) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x7ad8 (b+tree-rodinia-3.6.sm_70.ptx:246) bra.uni BB0_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ae0 (b+tree-rodinia-3.6.sm_70.ptx:249) ld.global.u64 %rd116, [%rd4];
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x7b40 (b+tree-rodinia-3.6.sm_70.ptx:263) @%p25 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ba0 (b+tree-rodinia-3.6.sm_70.ptx:280) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x7b58 (b+tree-rodinia-3.6.sm_70.ptx:267) @%p26 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ba0 (b+tree-rodinia-3.6.sm_70.ptx:280) bar.sync 0;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x7b90 (b+tree-rodinia-3.6.sm_70.ptx:275) @%p27 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ba0 (b+tree-rodinia-3.6.sm_70.ptx:280) bar.sync 0;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x7ba8 (b+tree-rodinia-3.6.sm_70.ptx:281) @!%p4 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bc8 (b+tree-rodinia-3.6.sm_70.ptx:289) bar.sync 0;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x7bb0 (b+tree-rodinia-3.6.sm_70.ptx:282) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb8 (b+tree-rodinia-3.6.sm_70.ptx:285) ld.global.u64 %rd128, [%rd4];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x7c10 (b+tree-rodinia-3.6.sm_70.ptx:298) @%p28 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c70 (b+tree-rodinia-3.6.sm_70.ptx:315) bar.sync 0;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x7c28 (b+tree-rodinia-3.6.sm_70.ptx:302) @%p29 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c70 (b+tree-rodinia-3.6.sm_70.ptx:315) bar.sync 0;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x7c60 (b+tree-rodinia-3.6.sm_70.ptx:310) @%p30 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c70 (b+tree-rodinia-3.6.sm_70.ptx:315) bar.sync 0;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x7c78 (b+tree-rodinia-3.6.sm_70.ptx:316) @!%p4 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c98 (b+tree-rodinia-3.6.sm_70.ptx:324) bar.sync 0;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x7c80 (b+tree-rodinia-3.6.sm_70.ptx:317) bra.uni BB0_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c88 (b+tree-rodinia-3.6.sm_70.ptx:320) ld.global.u64 %rd140, [%rd4];
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x7ce0 (b+tree-rodinia-3.6.sm_70.ptx:333) @%p31 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d40 (b+tree-rodinia-3.6.sm_70.ptx:350) bar.sync 0;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x7cf8 (b+tree-rodinia-3.6.sm_70.ptx:337) @%p32 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d40 (b+tree-rodinia-3.6.sm_70.ptx:350) bar.sync 0;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x7d30 (b+tree-rodinia-3.6.sm_70.ptx:345) @%p33 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d40 (b+tree-rodinia-3.6.sm_70.ptx:350) bar.sync 0;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x7d48 (b+tree-rodinia-3.6.sm_70.ptx:351) @!%p4 bra BB0_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d68 (b+tree-rodinia-3.6.sm_70.ptx:359) bar.sync 0;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x7d50 (b+tree-rodinia-3.6.sm_70.ptx:352) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (b+tree-rodinia-3.6.sm_70.ptx:355) ld.global.u64 %rd152, [%rd4];
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x7db8 (b+tree-rodinia-3.6.sm_70.ptx:369) @%p34 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7dc0 (b+tree-rodinia-3.6.sm_70.ptx:372) setp.ne.s32%p35, %r94, %r93;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x7dc8 (b+tree-rodinia-3.6.sm_70.ptx:373) @%p35 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e28 (b+tree-rodinia-3.6.sm_70.ptx:388) ret;
GPGPU-Sim PTX: ... end of reconvergence points for findK
GPGPU-Sim PTX: ... done pre-decoding instructions for 'findK'.
GPGPU-Sim PTX: pushing kernel 'findK' to stream 0, gridDim= (10000,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 2: size 0
kernel_name = findK 
kernel_launch_uid = 2 
gpu_sim_cycle = 36913
gpu_sim_insn = 191236937
gpu_ipc =    5180.7480
gpu_tot_sim_cycle = 78159
gpu_tot_sim_insn = 380891849
gpu_tot_ipc =    4873.2949
gpu_tot_issued_cta = 16000
gpu_occupancy = 73.8665% 
gpu_tot_occupancy = 73.2667% 
max_total_param_size = 0
gpu_stall_dramfull = 10527
gpu_stall_icnt2sh    = 5860
partiton_level_parallism =      21.5670
partiton_level_parallism_total  =      20.7017
partiton_level_parallism_util =      25.9215
partiton_level_parallism_util_total  =      24.5632
L2_BW  =     781.2423 GB/Sec
L2_BW_total  =     749.9002 GB/Sec
gpu_total_sim_rate=98269

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 46331, Miss = 16908, Miss_rate = 0.365, Pending_hits = 9501, Reservation_fails = 40075
	L1D_cache_core[1]: Access = 46945, Miss = 17266, Miss_rate = 0.368, Pending_hits = 9730, Reservation_fails = 34349
	L1D_cache_core[2]: Access = 46784, Miss = 17201, Miss_rate = 0.368, Pending_hits = 9885, Reservation_fails = 36010
	L1D_cache_core[3]: Access = 47971, Miss = 17936, Miss_rate = 0.374, Pending_hits = 9954, Reservation_fails = 46531
	L1D_cache_core[4]: Access = 46510, Miss = 17651, Miss_rate = 0.380, Pending_hits = 9589, Reservation_fails = 73207
	L1D_cache_core[5]: Access = 45525, Miss = 16894, Miss_rate = 0.371, Pending_hits = 9348, Reservation_fails = 88774
	L1D_cache_core[6]: Access = 44175, Miss = 16630, Miss_rate = 0.376, Pending_hits = 9155, Reservation_fails = 88942
	L1D_cache_core[7]: Access = 46070, Miss = 16900, Miss_rate = 0.367, Pending_hits = 9454, Reservation_fails = 96416
	L1D_cache_core[8]: Access = 46275, Miss = 17089, Miss_rate = 0.369, Pending_hits = 9606, Reservation_fails = 89020
	L1D_cache_core[9]: Access = 46343, Miss = 17136, Miss_rate = 0.370, Pending_hits = 9590, Reservation_fails = 74939
	L1D_cache_core[10]: Access = 68053, Miss = 24004, Miss_rate = 0.353, Pending_hits = 13568, Reservation_fails = 81843
	L1D_cache_core[11]: Access = 68014, Miss = 23904, Miss_rate = 0.351, Pending_hits = 13515, Reservation_fails = 84990
	L1D_cache_core[12]: Access = 67812, Miss = 24130, Miss_rate = 0.356, Pending_hits = 13537, Reservation_fails = 54849
	L1D_cache_core[13]: Access = 68093, Miss = 24004, Miss_rate = 0.353, Pending_hits = 13498, Reservation_fails = 47037
	L1D_cache_core[14]: Access = 67721, Miss = 24303, Miss_rate = 0.359, Pending_hits = 13722, Reservation_fails = 19620
	L1D_cache_core[15]: Access = 68243, Miss = 23966, Miss_rate = 0.351, Pending_hits = 13985, Reservation_fails = 17506
	L1D_cache_core[16]: Access = 68061, Miss = 23752, Miss_rate = 0.349, Pending_hits = 13641, Reservation_fails = 24999
	L1D_cache_core[17]: Access = 59315, Miss = 21404, Miss_rate = 0.361, Pending_hits = 11862, Reservation_fails = 49730
	L1D_cache_core[18]: Access = 66316, Miss = 23331, Miss_rate = 0.352, Pending_hits = 13391, Reservation_fails = 37727
	L1D_cache_core[19]: Access = 67336, Miss = 24108, Miss_rate = 0.358, Pending_hits = 13405, Reservation_fails = 70749
	L1D_cache_core[20]: Access = 67779, Miss = 23860, Miss_rate = 0.352, Pending_hits = 13619, Reservation_fails = 70425
	L1D_cache_core[21]: Access = 67888, Miss = 24041, Miss_rate = 0.354, Pending_hits = 13599, Reservation_fails = 103389
	L1D_cache_core[22]: Access = 67966, Miss = 24156, Miss_rate = 0.355, Pending_hits = 13515, Reservation_fails = 68933
	L1D_cache_core[23]: Access = 67986, Miss = 24457, Miss_rate = 0.360, Pending_hits = 13674, Reservation_fails = 113890
	L1D_cache_core[24]: Access = 62242, Miss = 21917, Miss_rate = 0.352, Pending_hits = 12781, Reservation_fails = 54156
	L1D_cache_core[25]: Access = 67886, Miss = 23735, Miss_rate = 0.350, Pending_hits = 13564, Reservation_fails = 106828
	L1D_cache_core[26]: Access = 67822, Miss = 24037, Miss_rate = 0.354, Pending_hits = 13641, Reservation_fails = 70364
	L1D_cache_core[27]: Access = 63231, Miss = 22278, Miss_rate = 0.352, Pending_hits = 12695, Reservation_fails = 55606
	L1D_cache_core[28]: Access = 65550, Miss = 23173, Miss_rate = 0.354, Pending_hits = 12992, Reservation_fails = 72696
	L1D_cache_core[29]: Access = 67281, Miss = 23645, Miss_rate = 0.351, Pending_hits = 13556, Reservation_fails = 37722
	L1D_cache_core[30]: Access = 67965, Miss = 23658, Miss_rate = 0.348, Pending_hits = 13406, Reservation_fails = 43567
	L1D_cache_core[31]: Access = 67798, Miss = 23674, Miss_rate = 0.349, Pending_hits = 13419, Reservation_fails = 45899
	L1D_cache_core[32]: Access = 67578, Miss = 23544, Miss_rate = 0.348, Pending_hits = 13340, Reservation_fails = 61502
	L1D_cache_core[33]: Access = 62048, Miss = 21830, Miss_rate = 0.352, Pending_hits = 12396, Reservation_fails = 48257
	L1D_cache_core[34]: Access = 66104, Miss = 23487, Miss_rate = 0.355, Pending_hits = 13296, Reservation_fails = 35478
	L1D_cache_core[35]: Access = 61814, Miss = 21944, Miss_rate = 0.355, Pending_hits = 12477, Reservation_fails = 18689
	L1D_cache_core[36]: Access = 62516, Miss = 22511, Miss_rate = 0.360, Pending_hits = 12940, Reservation_fails = 30233
	L1D_cache_core[37]: Access = 55691, Miss = 20629, Miss_rate = 0.370, Pending_hits = 11393, Reservation_fails = 38877
	L1D_cache_core[38]: Access = 60266, Miss = 21858, Miss_rate = 0.363, Pending_hits = 12253, Reservation_fails = 30612
	L1D_cache_core[39]: Access = 47238, Miss = 17407, Miss_rate = 0.368, Pending_hits = 9715, Reservation_fails = 36707
	L1D_cache_core[40]: Access = 46282, Miss = 16982, Miss_rate = 0.367, Pending_hits = 9582, Reservation_fails = 55954
	L1D_cache_core[41]: Access = 47817, Miss = 17158, Miss_rate = 0.359, Pending_hits = 9842, Reservation_fails = 55389
	L1D_cache_core[42]: Access = 47249, Miss = 17388, Miss_rate = 0.368, Pending_hits = 9764, Reservation_fails = 74837
	L1D_cache_core[43]: Access = 46952, Miss = 17649, Miss_rate = 0.376, Pending_hits = 9540, Reservation_fails = 59233
	L1D_cache_core[44]: Access = 46528, Miss = 17058, Miss_rate = 0.367, Pending_hits = 9512, Reservation_fails = 38224
	L1D_cache_core[45]: Access = 39348, Miss = 14726, Miss_rate = 0.374, Pending_hits = 8023, Reservation_fails = 45931
	L1D_cache_core[46]: Access = 44168, Miss = 16393, Miss_rate = 0.371, Pending_hits = 9111, Reservation_fails = 59253
	L1D_cache_core[47]: Access = 46408, Miss = 17042, Miss_rate = 0.367, Pending_hits = 9553, Reservation_fails = 46726
	L1D_cache_core[48]: Access = 47745, Miss = 17807, Miss_rate = 0.373, Pending_hits = 9873, Reservation_fails = 60303
	L1D_cache_core[49]: Access = 46182, Miss = 17257, Miss_rate = 0.374, Pending_hits = 9553, Reservation_fails = 57628
	L1D_cache_core[50]: Access = 45680, Miss = 16760, Miss_rate = 0.367, Pending_hits = 9271, Reservation_fails = 70616
	L1D_cache_core[51]: Access = 54727, Miss = 19939, Miss_rate = 0.364, Pending_hits = 11143, Reservation_fails = 57967
	L1D_cache_core[52]: Access = 55940, Miss = 20312, Miss_rate = 0.363, Pending_hits = 11478, Reservation_fails = 71618
	L1D_cache_core[53]: Access = 43809, Miss = 16134, Miss_rate = 0.368, Pending_hits = 8923, Reservation_fails = 54488
	L1D_cache_core[54]: Access = 46586, Miss = 17504, Miss_rate = 0.376, Pending_hits = 9585, Reservation_fails = 71948
	L1D_cache_core[55]: Access = 46480, Miss = 17057, Miss_rate = 0.367, Pending_hits = 9535, Reservation_fails = 40746
	L1D_cache_core[56]: Access = 46318, Miss = 17267, Miss_rate = 0.373, Pending_hits = 9507, Reservation_fails = 71900
	L1D_cache_core[57]: Access = 46408, Miss = 17247, Miss_rate = 0.372, Pending_hits = 9606, Reservation_fails = 90986
	L1D_cache_core[58]: Access = 46398, Miss = 17143, Miss_rate = 0.369, Pending_hits = 9506, Reservation_fails = 89778
	L1D_cache_core[59]: Access = 48206, Miss = 17646, Miss_rate = 0.366, Pending_hits = 9960, Reservation_fails = 81458
	L1D_cache_core[60]: Access = 46223, Miss = 16839, Miss_rate = 0.364, Pending_hits = 9429, Reservation_fails = 37805
	L1D_cache_core[61]: Access = 45388, Miss = 16962, Miss_rate = 0.374, Pending_hits = 9354, Reservation_fails = 65738
	L1D_cache_core[62]: Access = 46366, Miss = 17254, Miss_rate = 0.372, Pending_hits = 9513, Reservation_fails = 80796
	L1D_cache_core[63]: Access = 46429, Miss = 17087, Miss_rate = 0.368, Pending_hits = 9625, Reservation_fails = 74983
	L1D_cache_core[64]: Access = 46442, Miss = 17165, Miss_rate = 0.370, Pending_hits = 9654, Reservation_fails = 81118
	L1D_cache_core[65]: Access = 47539, Miss = 17440, Miss_rate = 0.367, Pending_hits = 9758, Reservation_fails = 91803
	L1D_cache_core[66]: Access = 46844, Miss = 17392, Miss_rate = 0.371, Pending_hits = 9504, Reservation_fails = 82065
	L1D_cache_core[67]: Access = 46539, Miss = 17395, Miss_rate = 0.374, Pending_hits = 9591, Reservation_fails = 58698
	L1D_cache_core[68]: Access = 46554, Miss = 17280, Miss_rate = 0.371, Pending_hits = 9688, Reservation_fails = 99652
	L1D_cache_core[69]: Access = 46429, Miss = 17245, Miss_rate = 0.371, Pending_hits = 9722, Reservation_fails = 78238
	L1D_cache_core[70]: Access = 46482, Miss = 17151, Miss_rate = 0.369, Pending_hits = 9541, Reservation_fails = 60789
	L1D_cache_core[71]: Access = 46249, Miss = 17558, Miss_rate = 0.380, Pending_hits = 9394, Reservation_fails = 98793
	L1D_cache_core[72]: Access = 46214, Miss = 17032, Miss_rate = 0.369, Pending_hits = 9470, Reservation_fails = 63149
	L1D_cache_core[73]: Access = 45975, Miss = 16924, Miss_rate = 0.368, Pending_hits = 9535, Reservation_fails = 49870
	L1D_cache_core[74]: Access = 44988, Miss = 16771, Miss_rate = 0.373, Pending_hits = 9378, Reservation_fails = 43301
	L1D_cache_core[75]: Access = 43875, Miss = 16180, Miss_rate = 0.369, Pending_hits = 9035, Reservation_fails = 35252
	L1D_cache_core[76]: Access = 41603, Miss = 15558, Miss_rate = 0.374, Pending_hits = 8727, Reservation_fails = 35316
	L1D_cache_core[77]: Access = 40466, Miss = 14974, Miss_rate = 0.370, Pending_hits = 8358, Reservation_fails = 35363
	L1D_cache_core[78]: Access = 36303, Miss = 13337, Miss_rate = 0.367, Pending_hits = 7578, Reservation_fails = 24468
	L1D_cache_core[79]: Access = 37160, Miss = 13927, Miss_rate = 0.375, Pending_hits = 7720, Reservation_fails = 36924
	L1D_total_cache_accesses = 4249841
	L1D_total_cache_misses = 1542298
	L1D_total_cache_miss_rate = 0.3629
	L1D_total_cache_pending_hits = 865648
	L1D_total_cache_reservation_fails = 4790247
	L1D_cache_data_port_util = 0.047
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1766291
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 865522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 552513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4789474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 955515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 865522
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 75604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 126
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 72
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5005363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 110000

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4559029
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 230445
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 773
ctas_completed 16000, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
385, 299, 281, 313, 273, 273, 273, 273, 381, 355, 276, 291, 273, 273, 273, 273, 386, 308, 307, 307, 273, 273, 273, 273, 380, 340, 289, 301, 273, 273, 273, 273, 368, 339, 313, 307, 273, 273, 273, 273, 370, 339, 323, 284, 273, 273, 273, 273, 387, 307, 292, 298, 273, 273, 273, 273, 221, 177, 174, 166, 150, 150, 150, 150, 
gpgpu_n_tot_thrd_icount = 417527296
gpgpu_n_tot_w_icount = 13047728
gpgpu_n_stall_shd_mem = 1287457
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1508028
gpgpu_n_mem_write_global = 110000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 52939277
gpgpu_n_store_insn = 110000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 37376000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 761777
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 525680
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4942522	W0_Idle:5030320	W0_Scoreboard:134059210	W1:572937	W2:8880	W3:9962	W4:9544	W5:9455	W6:9019	W7:10046	W8:9123	W9:9458	W10:9480	W11:8816	W12:9007	W13:9222	W14:8986	W15:9651	W16:9347	W17:9190	W18:9441	W19:9466	W20:9309	W21:9636	W22:9278	W23:9458	W24:9098	W25:9270	W26:9061	W27:9110	W28:9110	W29:10224	W30:7152	W31:7063	W32:12198929
single_issue_nums: WS0:3535028	WS1:3293682	WS2:3127434	WS3:3091584	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12064224 {8:1508028,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4400000 {40:110000,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60321120 {40:1508028,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 880000 {8:110000,}
maxmflatency = 12241 
max_icnt2mem_latency = 11428 
maxmrqlatency = 1094 
max_icnt2sh_latency = 1198 
averagemflatency = 1064 
avg_icnt2mem_latency = 750 
avg_mrq_latency = 34 
avg_icnt2sh_latency = 108 
mrq_lat_table:75149 	34541 	15244 	22586 	74463 	117038 	45606 	11818 	1831 	325 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	65202 	220370 	655312 	614986 	31805 	20848 	9505 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	87646 	72804 	77527 	130579 	299183 	662182 	242438 	16703 	20441 	8525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	253104 	138286 	147785 	189416 	235652 	256256 	186679 	133749 	75998 	1103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	6 	60 	51 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        54        52        15        18        16        18        12        24        17        17        30        21        16        16         9        16 
dram[1]:        49        48        18        22        16        15        16        16        17        14        31        29        16        17        16        17 
dram[2]:        60        52        16        16        16        12        16        15        16        16        47        33        16        16        16        20 
dram[3]:        58        55        26        16        16        15        19        16        23        20        51        42        16        16        16        17 
dram[4]:        25        32        14        17        20        19        14        25        16        16        40        42        23        16        16        16 
dram[5]:        29        30        17        16        16        24        16        21        16        14        40        35        24        24        16        16 
dram[6]:        45        46        14        16        14        16        16        16        16        16        32        40        21        21        13        16 
dram[7]:        52        50        16        16        13        16        16        17        16        16        24        26        16        12        14         9 
dram[8]:        54        54        15        24        16        14        14        17        15        10        33        25        16        17        16        16 
dram[9]:        49        48        16        24        16        16        13        16        16        16        32        29        16        16        16        16 
dram[10]:        58        53        16        16        16        15        16        16        16        14        49        39        17        21        16        16 
dram[11]:        58        56        16        16        16        21        16        16        16        12        52        41        17        16        16        24 
dram[12]:        27        31        16        16        16        16        16        21        26        13        44        40        20        16        11        16 
dram[13]:        28        27        16        18        12        17        16        19        24        16        44        35        16        16        17        16 
dram[14]:        46        44        16        16        15        16        14        32        24        16        38        43        16        18        15        24 
dram[15]:        45        46        16        16        16        24        16        24        16        16        35        32        16        16        12        24 
dram[16]:        52        43        12        15        16        16        16        12        16        16        35        24        16        19        16        16 
dram[17]:        48        40        16        11        16        16        10        13        17        16        33        30        16        16        16        16 
dram[18]:        55        45        15        16        13        22        19        16        16        16        50        36        15        17        16        20 
dram[19]:        57        44        16        16        16        16        16        16        15        16        54        44        21        15        15        24 
dram[20]:        27        33        16        24        16        17        16        16        16        16        41        38        14        13        16        16 
dram[21]:        26        25        16        16        16        17        16        17        16        16        41        33        14        11        16        16 
dram[22]:        35        20        13        16        22        16        16        16        16        20        35        37        16        20        16        16 
dram[23]:        42        29        16        16        16        13        16        16        16        16        38        26        16        16        15        16 
dram[24]:        53        51        20        16        17        16        16        16        21        20        36        27        16        14        16        15 
dram[25]:        48        48        16        16        16        16        16        22        16        17        33        30        16        17        17        16 
dram[26]:        56        50        16        12        24        16        16        19        16        16        50        40        16        16        16        16 
dram[27]:        55        52        16        16        24        16        16        13        16        17        51        40        10        16        10        17 
dram[28]:        29        22        16        16        16        24        16        16        16        24        42        33        16        15        15        16 
dram[29]:        28        20        16        16        16        17        20        16        17        24        43        30         9        16        13        16 
dram[30]:        45        31        16        16        16        16        17        16        17        16        43        32        15        18        11        15 
dram[31]:        43        28        16        16        16        16        16        16        16        21        46        30        16        16        16        16 
maximum service time to same row:
dram[0]:      9284      9271     14052     14570     16689     18358     17420     16248     12112     17977     14593     17316     15679     17160     13061     16442 
dram[1]:      9300      9279     14085     14558     16408     19299     17431     14823     12125     17899     13220     17353     16638     17176     13061     16454 
dram[2]:      9247      9248     14073     14573     13960     17761     17622     12888     12129     17910     13204     17112     17590     14951     13090     14510 
dram[3]:      9255      9251     14092     14586     13892     17746     17436     15791     12121     17841     13194     15116     18914     17577     17023     17883 
dram[4]:      9254      9966     14807     14593     14147     17337     16071     15994     15794     17953     17918     17116     16609     17653     13277     14502 
dram[5]:     10700      9978     14812     16204     14140     14625     16014     15979     12141     14193     16645     17099     19633     15829     13260     14510 
dram[6]:     11345      9806     14820     12876     17367     15867     15787     16536     18090     15826     15783     13423     16637     17148     13034     14511 
dram[7]:      9633      9298     14071     16934     14681     17562     15526     16019     17492     18244     15790     13390     16605     17155     13033     14495 
dram[8]:     11642      9505     15903     14836     14124     17561     15392     18119     14907     18143     16853     13406     14144     14158     18178     18388 
dram[9]:     12195      9848     17504     14914     17087     13229     15458     18207     14980     15317     18248     13482     14077     15839     18164     18384 
dram[10]:     11320      9833     15920     14067     11941     12555     15891     19077     19117     17388     14735     13430     14056     14101     14710     17393 
dram[11]:     11392      9629     15907     14075     11942     12635     16622     17196     16874     17602     16473     13728     14059     14149     18139     17492 
dram[12]:     10604      9681     15956     14027     16446     17706     16946     17598     15975     13245     14740     18287     14060     14128     18143     17734 
dram[13]:      9829      9888     15943     14053     16469     17268     17035     17704     12937     13256     14731     17770     17797     14111     19332     15231 
dram[14]:     10296      9283     16894     14840     15180     17265     16597     15061     13739     13201     14767     17941     17428     17080     20077     16556 
dram[15]:      9733      9713     17728     14033     19106     17288     16597     16185     13703     13216     14751     17902     17405     16251     20258     18882 
dram[16]:      9252      9377     17756     14506     17500     16280     12539     16140     13374     14638     16359     17272     14622     18135     16673     14217 
dram[17]:      9271      9389     17732     14495     12351     16573     12535     16161     13237     17195     16340     13712     13679     15809     17748     14246 
dram[18]:      9287      9381     17957     14514     17440     14776     15183     18607     13358     14880     16256     13715     13672     18097     17321     14254 
dram[19]:      9479      9693     17705     17895     17428     14791     12543     16148     13374     14868     15935     13688     13664     18011     17336     14229 
dram[20]:      9766      9380     19428     18488     11937     12566     14258     15409     13390     13687     16083     13711     15422     18015     17535     16941 
dram[21]:      9801      9384     18607     15631     11929     12544     14333     15421     15722     13694     16200     13695     15405     18029     17504     14253 
dram[22]:      9798      9388     17705     14519     11933     14899     14357     15394     15754     15136     16196     13700     15389     18159     17489     17728 
dram[23]:      9492      9341     17700     14514     14023     12575     14377     15390     15727     14903     16216     14666     15400     18143     17301     17011 
dram[24]:      9287      9532     13169     12306     13992     17419     13124     17770     14201     16557     15767     14655     17027     14274     15831     17709 
dram[25]:      9266      9517     13173     12298     13985     15867     13149     16645     14209     16581     15766     14658     17011     18690     15839     18584 
dram[26]:      9271      9376     14755     12329     14637     16329     13141     14008     14197     16574     15738     17501     17075     14213     14787     17228 
dram[27]:      9247      9372     14759     16421     14621     16541     13129     17737     14185     16596     15737     17753     17044     14234     15049     17236 
dram[28]:      9280      9721     14783     17168     15076     13912     16497     12848     14856     14863     13176     13655     17079     14285     15826     13285 
dram[29]:      9267      9713     13192     17118     15072     13992     15123     12856     14850     14851     13180     13660     17071     14221     15856     17589 
dram[30]:      9298      9551     13185     12335     16926     13972     12520     12828     14844     14842     17048     14483     17015     14297     15867     18184 
dram[31]:      9255      9385     13174     12319     18188     14763     12523     12825     14866     18990     15113     14373     17524     14289     15834     15109 
average row accesses per activate:
dram[0]:  4.632258  4.522988  3.972222  4.293103  3.993902  4.482143  4.198795  4.885350  4.333333  4.247368  4.375661  4.245000  4.696203  4.696429  4.219653  4.751445 
dram[1]:  4.683230  4.911242  4.345029  4.556180  4.166667  4.646341  4.152047  4.383333  4.080000  4.121212  4.801105  4.545455  4.526946  4.460227  4.166667  4.360656 
dram[2]:  4.827381  5.171597  5.013333  4.629213  4.136612  4.389831  4.214724  4.403727  4.088542  4.834356  4.833333  5.213018  4.579882  4.822222  4.841464  4.516129 
dram[3]:  4.573100  4.831522  4.551724  4.389189  4.210227  4.063830  4.406061  4.087719  4.440678  4.443820  4.821839  5.169697  4.521212  4.520202  4.763975  4.602273 
dram[4]:  4.858757  4.809248  4.561798  4.686567  4.879121  4.897727  4.762195  4.609195  4.329609  4.659575  4.348993  4.935484  4.296970  3.973262  4.286624  4.148718 
dram[5]:  4.500000  4.610169  4.486188  4.643564  4.913043  4.677419  4.552486  4.830509  4.459302  4.653631  4.305195  4.402367  4.679487  4.005376  4.011494  4.302564 
dram[6]:  4.459770  4.786585  4.349727  4.600000  4.453125  4.807909  4.680723  4.854749  4.264706  4.378378  4.523179  4.474286  4.511905  3.806818  4.264151  4.568862 
dram[7]:  4.604651  4.652941  4.751445  4.886598  4.346734  4.867021  4.881657  5.474684  4.655844  4.545455  4.450980  4.317461  4.416667  4.074286  3.898809  4.162303 
dram[8]:  4.748503  4.632530  4.076087  4.527472  4.313610  3.959064  4.193182  4.554914  4.081872  4.281437  4.602273  4.531792  4.114286  4.485876  4.774194  4.560440 
dram[9]:  5.256579  4.964286  4.458824  4.060109  4.093407  4.192983  4.333333  4.739130  4.658536  4.247253  4.502857  4.684848  4.543046  4.588235  4.686747  4.513369 
dram[10]:  4.502924  4.513967  4.112994  3.805128  4.475308  4.158192  4.203593  4.633987  3.978723  4.286517  5.218182  4.707182  4.731707  4.655172  4.870370  4.515306 
dram[11]:  4.788235  5.242424  4.069892  3.961111  4.275862  4.131429  4.214724  4.289773  4.310734  4.064356  5.135294  4.640244  4.790123  4.342697  4.688623  4.748663 
dram[12]:  4.590362  4.633333  4.402116  4.442857  4.882979  4.617143  4.768293  4.737143  4.643275  4.408840  4.464865  4.940397  4.406061  4.537037  4.536424  4.335330 
dram[13]:  4.584795  4.151351  4.170984  4.502512  4.704301  4.466292  4.762500  4.988166  4.267045  4.046632  4.491428  4.526627  4.818792  4.108108  4.350318  4.223529 
dram[14]:  4.364130  4.292818  4.055000  4.882051  4.795181  4.206349  4.601156  5.000000  4.168478  4.425287  4.780645  4.692307  4.807693  4.380000  4.107143  4.190184 
dram[15]:  4.098445  4.517442  4.449198  5.000000  4.381444  4.918605  4.793103  4.508021  4.756098  4.377143  4.190217  4.286517  4.429530  4.576923  4.380368  4.119048 
dram[16]:  4.470588  4.664557  4.305085  4.184358  4.203704  4.220859  4.259494  4.518750  4.142857  4.327486  4.475904  4.524272  4.738853  4.871622  4.670270  5.006667 
dram[17]:  4.674847  4.682119  4.284091  4.293785  3.994382  4.400000  4.064706  4.467066  4.371257  4.689441  4.321638  4.641026  4.429379  4.794702  4.926829  4.771084 
dram[18]:  4.620879  4.927631  4.010526  3.718750  3.934426  4.557576  4.222891  4.247253  4.085714  4.325444  4.697143  5.117021  4.551913  4.532934  4.739884  4.522727 
dram[19]:  4.821621  4.917197  4.355932  4.438710  4.455128  4.283871  4.587500  3.967742  4.408284  4.368132  4.539773  4.694582  4.352941  4.677215  4.295337  4.642857 
dram[20]:  4.734463  4.553192  4.483871  4.567567  4.687861  5.187879  4.988439  4.619883  4.329480  4.609756  4.681250  4.754386  4.160000  4.080537  3.915842  4.708333 
dram[21]:  4.556180  4.606383  4.174757  4.647727  4.502890  4.857955  5.151515  4.621302  4.655629  4.567742  4.508876  4.630682  4.263441  4.526316  4.675324  4.381216 
dram[22]:  4.586592  4.707182  4.411168  4.412935  4.695907  4.513227  4.847457  4.595376  4.309941  4.445122  4.547170  4.386740  4.186047  4.222973  4.059783  4.620482 
dram[23]:  4.323529  4.345745  4.663043  4.937853  4.642857  4.572139  4.536458  4.625000  4.584906  4.297753  4.612121  4.614458  4.073864  4.424657  4.440000  4.377049 
dram[24]:  4.850000  4.946667  4.066667  4.149171  4.357143  4.315069  4.241177  4.270588  4.588235  4.768707  4.958084  4.687898  4.666667  4.658683  4.670588  4.680473 
dram[25]:  4.540698  4.794702  4.297873  3.975124  4.221557  4.293334  4.149068  4.400000  4.735294  4.793103  4.775148  4.829268  4.893750  4.364130  4.831395  5.212903 
dram[26]:  5.101266  4.846667  4.280899  4.149733  4.426035  4.119497  4.271739  4.194286  4.709091  4.679739  4.551136  4.626437  4.828403  4.461538  4.885714  4.321243 
dram[27]:  4.795321  4.807693  4.309524  4.191011  4.148936  3.955696  4.072626  4.140351  4.192708  4.296970  4.765060  4.464865  4.640450  4.312849  4.534483  4.802469 
dram[28]:  4.494845  4.079208  4.824176  4.706185  4.607143  5.178344  4.561497  4.931428  4.907407  4.607143  4.385475  4.676829  4.425926  3.851064  4.140244  4.677631 
dram[29]:  4.553672  4.333333  4.544503  4.371287  5.039548  4.962733  4.846561  4.781421  4.379888  4.835526  4.768750  4.413174  4.100559  4.301775  4.091464  4.386503 
dram[30]:  4.412088  5.046667  4.312500  4.534391  4.363158  4.182321  4.711957  5.238994  4.482759  4.244048  4.634146  4.702703  4.357143  4.157576  4.267974  4.301887 
dram[31]:  4.536313  4.423729  4.608696  4.712707  4.993976  4.844720  4.987879  4.905556  4.239130  4.771812  4.528090  4.500000  4.350000  3.994444  3.952381  4.187134 
average row locality = 398608/88580 = 4.499978
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       718       787       709       739       651       753       697       767       697       801       827       844       742       789       730       822 
dram[1]:       754       830       737       803       697       761       710       789       708       810       867       895       756       785       725       798 
dram[2]:       811       874       748       814       755       775       687       709       781       784       836       877       774       868       794       840 
dram[3]:       782       889       786       804       736       763       727       699       779       787       832       848       746       895       767       810 
dram[4]:       860       832       804       934       886       860       781       802       769       869       644       757       709       741       673       809 
dram[5]:       801       816       805       932       903       866       824       855       759       825       659       735       730       745       698       839 
dram[6]:       776       785       788       936       851       849       777       869       718       802       680       775       758       668       678       763 
dram[7]:       792       791       816       941       864       914       825       865       709       793       678       807       687       711       655       795 
dram[8]:       793       769       743       816       726       676       738       788       690       710       803       781       718       793       740       830 
dram[9]:       799       834       751       735       740       717       754       763       756       769       780       771       684       778       778       844 
dram[10]:       770       808       725       734       722       735       702       709       740       758       855       848       774       810       789       885 
dram[11]:       814       865       753       708       741       720       687       755       755       817       865       756       774       771       783       888 
dram[12]:       762       834       829       925       915       806       782       829       786       795       820       744       727       735       685       724 
dram[13]:       784       768       797       888       872       794       762       843       743       776       779       763       718       760       683       718 
dram[14]:       803       777       805       944       792       794       796       850       759       768       735       730       625       655       690       683 
dram[15]:       791       777       824       937       848       845       834       843       772       760       763       760       660       714       714       692 
dram[16]:       760       737       758       741       679       685       673       723       691       732       737       930       744       719       864       751 
dram[17]:       762       707       748       754       709       658       691       746       728       747       733       902       780       720       808       792 
dram[18]:       841       749       757       707       717       751       701       773       711       721       815       961       831       757       820       796 
dram[19]:       892       772       768       679       692       662       734       738       741       787       792       951       812       739       829       780 
dram[20]:       838       856       830       841       808       853       863       790       743       747       747       809       728       608       791       791 
dram[21]:       811       866       858       811       778       850       850       781       696       697       759       810       793       602       720       793 
dram[22]:       821       852       865       878       801       851       858       795       731       717       721       789       720       624       747       767 
dram[23]:       735       817       853       867       778       918       871       851       723       753       759       761       717       645       777       801 
dram[24]:       776       742       788       743       730       628       721       726       776       689       823       730       812       776       794       791 
dram[25]:       781       724       803       791       703       642       668       704       800       684       806       787       781       802       831       808 
dram[26]:       806       727       760       768       747       652       786       734       771       706       798       799       816       810       855       834 
dram[27]:       820       750       721       739       777       624       729       708       801       702       788       818       824       770       789       778 
dram[28]:       872       824       876       905       901       811       853       863       791       763       779       765       716       722       679       711 
dram[29]:       806       819       865       873       888       799       916       875       780       727       757       731       733       724       671       715 
dram[30]:       803       757       825       849       828       757       867       833       775       704       755       691       670       684       653       684 
dram[31]:       812       783       843       844       825       778       823       883       774       699       802       753       694       717       664       716 
total dram reads = 397270
bank skew: 961/602 = 1.60
chip skew: 12831/11924 = 1.08
number of total write accesses:
dram[0]:         0         0        24        32        16         0         0         0        20        24         0        20         0         0         0         0 
dram[1]:         0         0        24        32        12         4         0         0        24        24         8        20         0         0         0         0 
dram[2]:         0         0        16        40         8         8         0         0        16        16        20        16         0         0         0         0 
dram[3]:         0         0        24        32        20         4         0         0        28        16        28        20         0         0         0         0 
dram[4]:         0         0        32        32         8         8         0         0        24        28        16        32         0         8         0         0 
dram[5]:         0         0        28        24         4        16         0         0        32        32        16        36         0         0         0         0 
dram[6]:         0         0        32        28        16         8         0         0        28        32        12        32         0         8         0         0 
dram[7]:         0         0        24        28         4         4         0         0        32        28        12        36         8         8         0         0 
dram[8]:         0         0        28        32        12         4         0         0        32        20        28        12         8         4         0         0 
dram[9]:         0         0        28        32        20         0         0         0        32        16        32         8         8         8         0         0 
dram[10]:         0         0        12        32        12         4         0         0        32        20        24        16         8         0         0         0 
dram[11]:         0         0        16        20        12        12         0         0        32        16        32        20         8         8         0         0 
dram[12]:         0         0        12        32        12         8         0         0        32        12        24         8         0         0         0         0 
dram[13]:         0         0        32        32        12         4         0         0        32        20        28         8         0         0         0         0 
dram[14]:         0         0        24        32        13         4         0         0        32         8        24         8         0         8         0         0 
dram[15]:         0         0        32        32         8         4         0         0        32        24        32        12         0         0         0         0 
dram[16]:         0         0        16        32         8        12         0         0        20        32        24         8         0         8         0         0 
dram[17]:         0         0        24        24         8         8         0         0         8        32        24        12        16        16         0         0 
dram[18]:         0         0        20        28        12         4         0         0        16        40        28         4         8         0         0         0 
dram[19]:         0         0        12        36        12         8         0         0        16        32        28         8         8         0         0         0 
dram[20]:         0         0        16        16        12        12         0         0        24        36         8        16         0         0         0         0 
dram[21]:         0         0         8        28         4        20         0         0        28        44        12        20         0         0         0         0 
dram[22]:         0         0        16        36         8         8         0         0        24        48         8        20         0         4         0         0 
dram[23]:         0         0        20        28         8         4         0         0        24        48         8        20         0         4         0         0 
dram[24]:         0         0        20        32         8         8         0         0        16        48        20        24         0         8         0         0 
dram[25]:         0         0        20        32         8         8         0         0        20        44         4        20         8         4         0         0 
dram[26]:         0         0         8        32         4        12         0         0        24        40        12        24         0         8         0         0 
dram[27]:         0         0        12        28        12         4         0         0        16        28        12        32         8         8         0         0 
dram[28]:         0         0         8        32         8         8         0         0        16        44        24         8         4         8         0         0 
dram[29]:         0         0        12        40        16         0         0         0        16        32        24        24         4        12         0         0 
dram[30]:         0         0        12        32         4         0         0         0        20        36        20        20         4         8         0         0 
dram[31]:         0         0        20        36        16         8         0         0        24        48        16        12         8         8         0         0 
total dram writes = 5349
min_bank_accesses = 0!
chip skew: 196/136 = 1.44
average mf latency per bank:
dram[0]:      11170      9736      3209      3152      2667      2118      1917      1986      3707      4141      7337      5822      2226      2165      1948      1755
dram[1]:       9984      9068      2927      3037      2551      2183      1872      1998      3702      3023      7368      6492      2176      2189      1914      1766
dram[2]:      10246      9195      3389      3262      2821      2470      2016      1961      3745      4880     10143      8153      2301      2121      1921      1821
dram[3]:       9750      8316      3222      3178      2726      2412      1994      1956      3462      4842     11420      9611      2379      1926      1925      1751
dram[4]:       3780      4177      3130      2802      2277      2408      2312      1765      2984      7241     11829      9554      2067      2127      2106      1722
dram[5]:       4369      4466      3211      2977      2173      2295      2312      1705      2896     39533     10118      7700      2028      2222      2059      1717
dram[6]:      10632      4569      3047      2654      2231      2256      1985      1572      2736      2469      7443      7177      1794      1969      1779      1765
dram[7]:       4443      4634      3035      2547      2152      2228      2033      1636      2823      2823      6354      5450      1913      2134      2049      1807
dram[8]:      34050     10412      3000      3329      2384      2562      1861      1879      3029      4646      7391      6873      2224      2391      2005      1864
dram[9]:      54076      8731      3246      3390      2281      2440      1879      1877      2777      3491      7783      7629      2336      2354      1980      1866
dram[10]:      42149      9794      3639      3646      2671      2821      1880      2045      2938      4709      9374      8327      2248      2336      1952      1895
dram[11]:      33509      8780      3428      3936      2703      2786      1910      2095      3009      4878     10302     10846      2264      2574      1995      1989
dram[12]:       3616      3791      3108      3194      2197      2618      1721      1717      2462      3447      7420      9124      2019      2155      1945      2015
dram[13]:       4052      4396      2927      3203      2355      2581      1802      1717      2591      4542      7731      7815      1921      2123      1910      2027
dram[14]:       7162      4821      2749      2895      2270      2186      1834      1798      2657      3299      5986      7489      2044      2219      1888      1971
dram[15]:       4186      4889      2871      2778      2268      2144      1770      1773      2607      3212      5135      5903      2121      2109      1828      1963
dram[16]:      10893      9398      3323      2932      2539      2596      1932      2040      3567      2677      8544      5703      2241      2117      1961      1776
dram[17]:       9964      9274      2751      3046      2312      2426      1854      1961      3535      3008      8101      6521      2178      2170      1926      1721
dram[18]:       9494      9006      3388      3746      2692      2767      2078      2048      3513      3303     10429      7808      2214      2288      2004      2063
dram[19]:       8776      7997      3639      3867      3218      2871      2076      1978      3616      3171     12039      9196      2319      2361      1892      1919
dram[20]:       3697      3993      3406      3099      3044      2273      1723      1814      3237      2993      9326      8552      2103      2217      1729      1787
dram[21]:       4443      4279      3077      3138      3198      2306      1821      1770      3258      2782      9089      7460      1915      2277      1814      1796
dram[22]:       4295      3673      2672      3008      2842      2168      1683      1521      3447      2833      6297      6188      2207      2254      1798      1622
dram[23]:       4869      4692      2909      2924      2950      2149      1674      1624      3277      2659      5599      5397      2202      2200      1761      1732
dram[24]:      10833     10751      2870      3206      3022      2668      2194      1786      3088     23901      8528      7707      2154      2527      2158      1720
dram[25]:       9656     10229      2644      2746      3069      2549      1927      1692      2846      3412      7611      7239      2022      2225      1918      1624
dram[26]:       9953     10213      3916      3555      3391      3095      2002      2168      3347     38819     12788     11035      2507      2513      2237      1925
dram[27]:       9961     10238      3978      3845      3441      3219      2235      2048      3361     24177     14338     12358      2536      2721      2306      1974
dram[28]:       3717      4082      2508      2983      2617      2396      1828      1662      3192      6050      7618      8367      2172      2020      1995      1854
dram[29]:       4319      4299      2762      2653      1935      2406      1815      1669      3178      2986      7714      7800      1990      2037      1967      1810
dram[30]:       4225      4887      2821      2814      2235      2335      1950      1862      3113      3361      5639      6803      2127      2149      2014      1896
dram[31]:       4148      4672      2561      2904      2201      2376      1987      1688      3100      3238      5099      5546      2091      2066      2013      1858
maximum mf latency per bank:
dram[0]:       3379      3994      9063      9894      1955      2049      2219      2215      9967      9014      2874     11947      2080      2262      2426      1959
dram[1]:       3655      4187      6213      7474      2199      2322      2233      2227      9898      9371      2973     12241      2143      2251      2214      2012
dram[2]:       3606      4210      6918      7918      2108      3944      2294      3117      9965     10500      2967     12177      2176      2334      2065      1990
dram[3]:       3308      3519      8685      7572      2276      2363      2306      2635      9886      9136      2821     11661      2274      2046      2298      1926
dram[4]:       2395      3249      8775      5542      2228      7102      2326      2961     10035      9841      3206      4914      2009      2251      2292      2095
dram[5]:       2511      2887      8748      8495      1841      2485      2102      2484      9994     10052      2819      3355      2148      2144      2337      2188
dram[6]:      10139      3620      9011      7805      2410      2304      2117      2077      9927      6659      2680     11409      1971      2518      2164      1955
dram[7]:       3418      3315      8772      5719      2032      2208      2161      2374      9922      8683      2735      6915      2274      2306      2000      1995
dram[8]:       8739      3428      6229      9615      1993      2127      1988      1853      4331     11050      3870      2879      2198      2288      2129      1970
dram[9]:      11541      3248      8558      9411      2125      2271      1845      1927      4727     10757      3392      2756      2204      2307      1990      1941
dram[10]:      11593      3653      8467      9481      2081      2071      2290      1904      7908     10520      3431      3185      2382      2096      2202      2310
dram[11]:       7412      3621      7038      9552      1927      2085      2293      2389      9240     10531      2834      2974      2361      2286      1975      2176
dram[12]:       2376      3057      8384      9707      1871      1896      2015      2096      2045     10675      2792      2964      2136      2052      2054      2437
dram[13]:       3242      3065      8749      9497      1862      1949      2037      1924      2167     10427      2637      2832      2221      1733      2273      2434
dram[14]:       2498      3553      8555      9447      2089      2110      2028      1903      2670     10726      2670      2849      2040      2096      1898      2425
dram[15]:       3274      2862      8475      9306      2128      2116      1833      1940      2628     10774      2840      2500      1727      2259      1968      2357
dram[16]:       3695      3658      9078      8162      2112      2199      1882      2536     11216      2966      2981      2592      1889      2474      1903      2109
dram[17]:       3716      3694      9715      8179      1950      2198      2133      2171     11027      3662      2801      2573      1923      2086      2048      2188
dram[18]:       3654      3755      9763      8420      2129      2313      2450      2230     11277      6738      3161      3109      2235      2160      2551      2392
dram[19]:       3638      3729      9630      8531      7652      2347      2387      2563     11226      8000      3233      3035      2332      2586      2519      2550
dram[20]:       3259      3350      9735      8609     10556      1892      2307      2139      9197     10509      2953      2849      2229      2055      2358      1903
dram[21]:       3300      3419      6929      8148     10097      2016      2129      2086      9333     10524      2731      2908      2071      2018      2319      2063
dram[22]:       3207      3372      7337      8339      9980      2087      1921      1951     11038     10480      2694      2739      2177      2041      2413      1852
dram[23]:       3071      3519      8908      8351      9940      2019      1811      2039      9416     10485      2594      2230      2188      2028      2327      2008
dram[24]:       3920      3751      8865      7532      9979      2418      2068      1924     11590     10046      2994      2451      2316      2259      2239      2001
dram[25]:       3652      3528      8755      8222      9883      2244      2089      1839     11294     10006      2638      2766      2248      2191      2242      1859
dram[26]:       3529      3539      9009      8675     10469      2785      2687      2590     11207     10116      3846      3311      2469      2685      2426      2847
dram[27]:       3272      3679      9308      8664     10258      2834      3030      2891     11356     10046      3923      3664      2830      2850      2650      3146
dram[28]:       3250      3186      6997      8246      9696      1988      2215      2208     11226      8080      2812     11466      2591      2019      1732      2002
dram[29]:       2849      2848      9187      5734      2208      1824      2380      2314     11249      8170      3051     11538      2067      1870      1726      1999
dram[30]:       3124      3163      9125      5991      2105      1914      2199      1968     11207      9810      2931      2987      2066      1925      1941      2078
dram[31]:       3291      3451      7037      7710      2104      1859      2083      2034     11140      8257      2411      2981      2024      1956      2004      1819
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=43015 n_act=2751 n_pre=2735 n_ref_event=0 n_req=12107 n_rd=12073 n_rd_L2_A=0 n_write=0 n_wr_bk=136 bw_util=0.208
n_activity=34198 dram_eff=0.357
bk0: 718a 53578i bk1: 787a 52959i bk2: 709a 52446i bk3: 739a 51970i bk4: 651a 53248i bk5: 753a 53057i bk6: 697a 52897i bk7: 767a 53055i bk8: 697a 52922i bk9: 801a 51949i bk10: 827a 52375i bk11: 844a 51509i bk12: 742a 53529i bk13: 789a 53009i bk14: 730a 52679i bk15: 822a 52630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772776
Row_Buffer_Locality_read = 0.774373
Row_Buffer_Locality_write = 0.205882
Bank_Level_Parallism = 3.445493
Bank_Level_Parallism_Col = 2.221439
Bank_Level_Parallism_Ready = 1.353837
write_to_read_ratio_blp_rw_average = 0.027239
GrpLevelPara = 1.760909 

BW Util details:
bwutil = 0.208032 
total_CMD = 58688 
util_bw = 12209 
Wasted_Col = 14685 
Wasted_Row = 4249 
Idle = 27545 

BW Util Bottlenecks: 
RCDc_limit = 19938 
RCDWRc_limit = 137 
WTRc_limit = 682 
RTWc_limit = 917 
CCDLc_limit = 6545 
rwq = 0 
CCDLc_limit_alone = 6398 
WTRc_limit_alone = 619 
RTWc_limit_alone = 833 

Commands details: 
total_CMD = 58688 
n_nop = 43015 
Read = 12073 
Write = 0 
L2_Alloc = 0 
L2_WB = 136 
n_act = 2751 
n_pre = 2735 
n_ref = 0 
n_req = 12107 
total_req = 12209 

Dual Bus Interface Util: 
issued_total_row = 5486 
issued_total_col = 12209 
Row_Bus_Util =  0.093477 
CoL_Bus_Util = 0.208032 
Either_Row_CoL_Bus_Util = 0.267056 
Issued_on_Two_Bus_Simul_Util = 0.034453 
issued_two_Eff = 0.129012 
queue_avg = 4.729740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.72974
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=42583 n_act=2814 n_pre=2798 n_ref_event=0 n_req=12462 n_rd=12425 n_rd_L2_A=0 n_write=0 n_wr_bk=148 bw_util=0.2142
n_activity=34447 dram_eff=0.365
bk0: 754a 53343i bk1: 830a 52823i bk2: 737a 52689i bk3: 803a 52206i bk4: 697a 52709i bk5: 761a 52871i bk6: 710a 52967i bk7: 789a 52340i bk8: 708a 52367i bk9: 810a 51831i bk10: 867a 52393i bk11: 895a 51883i bk12: 756a 53136i bk13: 785a 52824i bk14: 725a 52822i bk15: 798a 52386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774194
Row_Buffer_Locality_read = 0.775936
Row_Buffer_Locality_write = 0.189189
Bank_Level_Parallism = 3.486926
Bank_Level_Parallism_Col = 2.235397
Bank_Level_Parallism_Ready = 1.345582
write_to_read_ratio_blp_rw_average = 0.032463
GrpLevelPara = 1.775725 

BW Util details:
bwutil = 0.214235 
total_CMD = 58688 
util_bw = 12573 
Wasted_Col = 14700 
Wasted_Row = 4239 
Idle = 27176 

BW Util Bottlenecks: 
RCDc_limit = 20126 
RCDWRc_limit = 159 
WTRc_limit = 631 
RTWc_limit = 1033 
CCDLc_limit = 6739 
rwq = 0 
CCDLc_limit_alone = 6606 
WTRc_limit_alone = 570 
RTWc_limit_alone = 961 

Commands details: 
total_CMD = 58688 
n_nop = 42583 
Read = 12425 
Write = 0 
L2_Alloc = 0 
L2_WB = 148 
n_act = 2814 
n_pre = 2798 
n_ref = 0 
n_req = 12462 
total_req = 12573 

Dual Bus Interface Util: 
issued_total_row = 5612 
issued_total_col = 12573 
Row_Bus_Util =  0.095624 
CoL_Bus_Util = 0.214235 
Either_Row_CoL_Bus_Util = 0.274417 
Issued_on_Two_Bus_Simul_Util = 0.035442 
issued_two_Eff = 0.129152 
queue_avg = 4.712667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=4.71267
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=42471 n_act=2746 n_pre=2730 n_ref_event=0 n_req=12762 n_rd=12727 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.2192
n_activity=34076 dram_eff=0.3776
bk0: 811a 53041i bk1: 874a 52785i bk2: 748a 53338i bk3: 814a 51678i bk4: 755a 52189i bk5: 775a 52553i bk6: 687a 53297i bk7: 709a 53373i bk8: 781a 51777i bk9: 784a 52721i bk10: 836a 52385i bk11: 877a 52584i bk12: 774a 52883i bk13: 868a 52464i bk14: 794a 53109i bk15: 840a 52452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784830
Row_Buffer_Locality_read = 0.786124
Row_Buffer_Locality_write = 0.314286
Bank_Level_Parallism = 3.524315
Bank_Level_Parallism_Col = 2.275530
Bank_Level_Parallism_Ready = 1.347789
write_to_read_ratio_blp_rw_average = 0.036211
GrpLevelPara = 1.791360 

BW Util details:
bwutil = 0.219244 
total_CMD = 58688 
util_bw = 12867 
Wasted_Col = 14197 
Wasted_Row = 3904 
Idle = 27720 

BW Util Bottlenecks: 
RCDc_limit = 19003 
RCDWRc_limit = 107 
WTRc_limit = 445 
RTWc_limit = 1225 
CCDLc_limit = 6902 
rwq = 0 
CCDLc_limit_alone = 6678 
WTRc_limit_alone = 408 
RTWc_limit_alone = 1038 

Commands details: 
total_CMD = 58688 
n_nop = 42471 
Read = 12727 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 2746 
n_pre = 2730 
n_ref = 0 
n_req = 12762 
total_req = 12867 

Dual Bus Interface Util: 
issued_total_row = 5476 
issued_total_col = 12867 
Row_Bus_Util =  0.093307 
CoL_Bus_Util = 0.219244 
Either_Row_CoL_Bus_Util = 0.276326 
Issued_on_Two_Bus_Simul_Util = 0.036225 
issued_two_Eff = 0.131097 
queue_avg = 5.013887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=5.01389
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=42422 n_act=2808 n_pre=2792 n_ref_event=0 n_req=12693 n_rd=12650 n_rd_L2_A=0 n_write=0 n_wr_bk=172 bw_util=0.2185
n_activity=33887 dram_eff=0.3784
bk0: 782a 52751i bk1: 889a 52289i bk2: 786a 52244i bk3: 804a 51854i bk4: 736a 51956i bk5: 763a 52221i bk6: 727a 53057i bk7: 699a 52971i bk8: 779a 52063i bk9: 787a 52438i bk10: 832a 52416i bk11: 848a 52513i bk12: 746a 52879i bk13: 895a 51743i bk14: 767a 53129i bk15: 810a 52634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778776
Row_Buffer_Locality_read = 0.780632
Row_Buffer_Locality_write = 0.232558
Bank_Level_Parallism = 3.614678
Bank_Level_Parallism_Col = 2.327857
Bank_Level_Parallism_Ready = 1.354313
write_to_read_ratio_blp_rw_average = 0.041238
GrpLevelPara = 1.824180 

BW Util details:
bwutil = 0.218477 
total_CMD = 58688 
util_bw = 12822 
Wasted_Col = 14306 
Wasted_Row = 4007 
Idle = 27553 

BW Util Bottlenecks: 
RCDc_limit = 19503 
RCDWRc_limit = 142 
WTRc_limit = 590 
RTWc_limit = 1639 
CCDLc_limit = 6949 
rwq = 0 
CCDLc_limit_alone = 6748 
WTRc_limit_alone = 535 
RTWc_limit_alone = 1493 

Commands details: 
total_CMD = 58688 
n_nop = 42422 
Read = 12650 
Write = 0 
L2_Alloc = 0 
L2_WB = 172 
n_act = 2808 
n_pre = 2792 
n_ref = 0 
n_req = 12693 
total_req = 12822 

Dual Bus Interface Util: 
issued_total_row = 5600 
issued_total_col = 12822 
Row_Bus_Util =  0.095420 
CoL_Bus_Util = 0.218477 
Either_Row_CoL_Bus_Util = 0.277161 
Issued_on_Two_Bus_Simul_Util = 0.036737 
issued_two_Eff = 0.132546 
queue_avg = 5.201762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=5.20176
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=42384 n_act=2800 n_pre=2784 n_ref_event=0 n_req=12777 n_rd=12730 n_rd_L2_A=0 n_write=0 n_wr_bk=188 bw_util=0.2201
n_activity=34640 dram_eff=0.3729
bk0: 860a 52491i bk1: 832a 52701i bk2: 804a 52103i bk3: 934a 51006i bk4: 886a 51971i bk5: 860a 52067i bk6: 781a 53066i bk7: 802a 52619i bk8: 769a 51431i bk9: 869a 51444i bk10: 644a 53462i bk11: 757a 52165i bk12: 709a 53160i bk13: 741a 52170i bk14: 673a 53365i bk15: 809a 51920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780856
Row_Buffer_Locality_read = 0.783032
Row_Buffer_Locality_write = 0.191489
Bank_Level_Parallism = 3.649920
Bank_Level_Parallism_Col = 2.388292
Bank_Level_Parallism_Ready = 1.403391
write_to_read_ratio_blp_rw_average = 0.060546
GrpLevelPara = 1.848079 

BW Util details:
bwutil = 0.220113 
total_CMD = 58688 
util_bw = 12918 
Wasted_Col = 14623 
Wasted_Row = 3869 
Idle = 27278 

BW Util Bottlenecks: 
RCDc_limit = 19307 
RCDWRc_limit = 191 
WTRc_limit = 853 
RTWc_limit = 2251 
CCDLc_limit = 7246 
rwq = 0 
CCDLc_limit_alone = 6976 
WTRc_limit_alone = 777 
RTWc_limit_alone = 2057 

Commands details: 
total_CMD = 58688 
n_nop = 42384 
Read = 12730 
Write = 0 
L2_Alloc = 0 
L2_WB = 188 
n_act = 2800 
n_pre = 2784 
n_ref = 0 
n_req = 12777 
total_req = 12918 

Dual Bus Interface Util: 
issued_total_row = 5584 
issued_total_col = 12918 
Row_Bus_Util =  0.095147 
CoL_Bus_Util = 0.220113 
Either_Row_CoL_Bus_Util = 0.277808 
Issued_on_Two_Bus_Simul_Util = 0.037452 
issued_two_Eff = 0.134814 
queue_avg = 5.908908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.90891
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=42269 n_act=2851 n_pre=2835 n_ref_event=0 n_req=12839 n_rd=12792 n_rd_L2_A=0 n_write=0 n_wr_bk=188 bw_util=0.2212
n_activity=34835 dram_eff=0.3726
bk0: 801a 52478i bk1: 816a 52588i bk2: 805a 52124i bk3: 932a 50899i bk4: 903a 51803i bk5: 866a 51104i bk6: 824a 52228i bk7: 855a 52547i bk8: 759a 51813i bk9: 825a 51939i bk10: 659a 53212i bk11: 735a 52081i bk12: 730a 53362i bk13: 745a 52361i bk14: 698a 52868i bk15: 839a 51734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777942
Row_Buffer_Locality_read = 0.779784
Row_Buffer_Locality_write = 0.276596
Bank_Level_Parallism = 3.716515
Bank_Level_Parallism_Col = 2.445975
Bank_Level_Parallism_Ready = 1.393374
write_to_read_ratio_blp_rw_average = 0.057366
GrpLevelPara = 1.890568 

BW Util details:
bwutil = 0.221170 
total_CMD = 58688 
util_bw = 12980 
Wasted_Col = 14291 
Wasted_Row = 4131 
Idle = 27286 

BW Util Bottlenecks: 
RCDc_limit = 19450 
RCDWRc_limit = 154 
WTRc_limit = 694 
RTWc_limit = 2166 
CCDLc_limit = 6913 
rwq = 0 
CCDLc_limit_alone = 6604 
WTRc_limit_alone = 599 
RTWc_limit_alone = 1952 

Commands details: 
total_CMD = 58688 
n_nop = 42269 
Read = 12792 
Write = 0 
L2_Alloc = 0 
L2_WB = 188 
n_act = 2851 
n_pre = 2835 
n_ref = 0 
n_req = 12839 
total_req = 12980 

Dual Bus Interface Util: 
issued_total_row = 5686 
issued_total_col = 12980 
Row_Bus_Util =  0.096885 
CoL_Bus_Util = 0.221170 
Either_Row_CoL_Bus_Util = 0.279768 
Issued_on_Two_Bus_Simul_Util = 0.038287 
issued_two_Eff = 0.136854 
queue_avg = 5.957896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.9579
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=42603 n_act=2791 n_pre=2775 n_ref_event=0 n_req=12522 n_rd=12473 n_rd_L2_A=0 n_write=0 n_wr_bk=196 bw_util=0.2159
n_activity=34908 dram_eff=0.3629
bk0: 776a 52840i bk1: 785a 53205i bk2: 788a 51731i bk3: 936a 50732i bk4: 851a 51590i bk5: 849a 52561i bk6: 777a 52590i bk7: 869a 52430i bk8: 718a 52423i bk9: 802a 51505i bk10: 680a 53555i bk11: 775a 51894i bk12: 758a 52990i bk13: 668a 52699i bk14: 678a 53364i bk15: 763a 52971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777112
Row_Buffer_Locality_read = 0.779123
Row_Buffer_Locality_write = 0.265306
Bank_Level_Parallism = 3.568935
Bank_Level_Parallism_Col = 2.328800
Bank_Level_Parallism_Ready = 1.361118
write_to_read_ratio_blp_rw_average = 0.051534
GrpLevelPara = 1.822448 

BW Util details:
bwutil = 0.215870 
total_CMD = 58688 
util_bw = 12669 
Wasted_Col = 14579 
Wasted_Row = 4260 
Idle = 27180 

BW Util Bottlenecks: 
RCDc_limit = 19516 
RCDWRc_limit = 173 
WTRc_limit = 682 
RTWc_limit = 1890 
CCDLc_limit = 6904 
rwq = 0 
CCDLc_limit_alone = 6649 
WTRc_limit_alone = 651 
RTWc_limit_alone = 1666 

Commands details: 
total_CMD = 58688 
n_nop = 42603 
Read = 12473 
Write = 0 
L2_Alloc = 0 
L2_WB = 196 
n_act = 2791 
n_pre = 2775 
n_ref = 0 
n_req = 12522 
total_req = 12669 

Dual Bus Interface Util: 
issued_total_row = 5566 
issued_total_col = 12669 
Row_Bus_Util =  0.094841 
CoL_Bus_Util = 0.215870 
Either_Row_CoL_Bus_Util = 0.274076 
Issued_on_Two_Bus_Simul_Util = 0.036634 
issued_two_Eff = 0.133665 
queue_avg = 5.485005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.48501
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=42440 n_act=2785 n_pre=2769 n_ref_event=0 n_req=12689 n_rd=12643 n_rd_L2_A=0 n_write=0 n_wr_bk=184 bw_util=0.2186
n_activity=35409 dram_eff=0.3623
bk0: 792a 52808i bk1: 791a 52657i bk2: 816a 52386i bk3: 941a 51639i bk4: 864a 51950i bk5: 914a 51804i bk6: 825a 52856i bk7: 865a 53044i bk8: 709a 52722i bk9: 793a 51948i bk10: 678a 53358i bk11: 807a 51096i bk12: 687a 53095i bk13: 711a 52518i bk14: 655a 52851i bk15: 795a 52249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780519
Row_Buffer_Locality_read = 0.782330
Row_Buffer_Locality_write = 0.282609
Bank_Level_Parallism = 3.560539
Bank_Level_Parallism_Col = 2.346654
Bank_Level_Parallism_Ready = 1.393623
write_to_read_ratio_blp_rw_average = 0.046237
GrpLevelPara = 1.840523 

BW Util details:
bwutil = 0.218563 
total_CMD = 58688 
util_bw = 12827 
Wasted_Col = 14400 
Wasted_Row = 4430 
Idle = 27031 

BW Util Bottlenecks: 
RCDc_limit = 19344 
RCDWRc_limit = 174 
WTRc_limit = 641 
RTWc_limit = 1624 
CCDLc_limit = 6812 
rwq = 0 
CCDLc_limit_alone = 6657 
WTRc_limit_alone = 619 
RTWc_limit_alone = 1491 

Commands details: 
total_CMD = 58688 
n_nop = 42440 
Read = 12643 
Write = 0 
L2_Alloc = 0 
L2_WB = 184 
n_act = 2785 
n_pre = 2769 
n_ref = 0 
n_req = 12689 
total_req = 12827 

Dual Bus Interface Util: 
issued_total_row = 5554 
issued_total_col = 12827 
Row_Bus_Util =  0.094636 
CoL_Bus_Util = 0.218563 
Either_Row_CoL_Bus_Util = 0.276854 
Issued_on_Two_Bus_Simul_Util = 0.036345 
issued_two_Eff = 0.131278 
queue_avg = 5.360448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=5.36045
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=43035 n_act=2764 n_pre=2748 n_ref_event=0 n_req=12159 n_rd=12114 n_rd_L2_A=0 n_write=0 n_wr_bk=180 bw_util=0.2095
n_activity=33965 dram_eff=0.362
bk0: 793a 53046i bk1: 769a 52909i bk2: 743a 52038i bk3: 816a 51717i bk4: 726a 52840i bk5: 676a 52234i bk6: 738a 52709i bk7: 788a 52429i bk8: 690a 51653i bk9: 710a 52920i bk10: 803a 51676i bk11: 781a 52280i bk12: 718a 52560i bk13: 793a 52557i bk14: 740a 53339i bk15: 830a 52373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772679
Row_Buffer_Locality_read = 0.774558
Row_Buffer_Locality_write = 0.266667
Bank_Level_Parallism = 3.660625
Bank_Level_Parallism_Col = 2.387211
Bank_Level_Parallism_Ready = 1.392875
write_to_read_ratio_blp_rw_average = 0.063111
GrpLevelPara = 1.869671 

BW Util details:
bwutil = 0.209481 
total_CMD = 58688 
util_bw = 12294 
Wasted_Col = 14380 
Wasted_Row = 3891 
Idle = 28123 

BW Util Bottlenecks: 
RCDc_limit = 19269 
RCDWRc_limit = 161 
WTRc_limit = 654 
RTWc_limit = 2352 
CCDLc_limit = 6675 
rwq = 0 
CCDLc_limit_alone = 6359 
WTRc_limit_alone = 592 
RTWc_limit_alone = 2098 

Commands details: 
total_CMD = 58688 
n_nop = 43035 
Read = 12114 
Write = 0 
L2_Alloc = 0 
L2_WB = 180 
n_act = 2764 
n_pre = 2748 
n_ref = 0 
n_req = 12159 
total_req = 12294 

Dual Bus Interface Util: 
issued_total_row = 5512 
issued_total_col = 12294 
Row_Bus_Util =  0.093920 
CoL_Bus_Util = 0.209481 
Either_Row_CoL_Bus_Util = 0.266716 
Issued_on_Two_Bus_Simul_Util = 0.036686 
issued_two_Eff = 0.137546 
queue_avg = 5.585810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.58581
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=42938 n_act=2721 n_pre=2705 n_ref_event=0 n_req=12299 n_rd=12253 n_rd_L2_A=0 n_write=0 n_wr_bk=184 bw_util=0.2119
n_activity=34020 dram_eff=0.3656
bk0: 799a 53549i bk1: 834a 52971i bk2: 751a 52194i bk3: 735a 51911i bk4: 740a 52205i bk5: 717a 52751i bk6: 754a 52837i bk7: 763a 53172i bk8: 756a 52130i bk9: 769a 52206i bk10: 780a 52680i bk11: 771a 52687i bk12: 684a 53493i bk13: 778a 52721i bk14: 778a 53015i bk15: 844a 52300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778763
Row_Buffer_Locality_read = 0.780870
Row_Buffer_Locality_write = 0.217391
Bank_Level_Parallism = 3.555836
Bank_Level_Parallism_Col = 2.323728
Bank_Level_Parallism_Ready = 1.344778
write_to_read_ratio_blp_rw_average = 0.049768
GrpLevelPara = 1.835297 

BW Util details:
bwutil = 0.211917 
total_CMD = 58688 
util_bw = 12437 
Wasted_Col = 13912 
Wasted_Row = 4160 
Idle = 28179 

BW Util Bottlenecks: 
RCDc_limit = 18633 
RCDWRc_limit = 152 
WTRc_limit = 590 
RTWc_limit = 1608 
CCDLc_limit = 6608 
rwq = 0 
CCDLc_limit_alone = 6396 
WTRc_limit_alone = 530 
RTWc_limit_alone = 1456 

Commands details: 
total_CMD = 58688 
n_nop = 42938 
Read = 12253 
Write = 0 
L2_Alloc = 0 
L2_WB = 184 
n_act = 2721 
n_pre = 2705 
n_ref = 0 
n_req = 12299 
total_req = 12437 

Dual Bus Interface Util: 
issued_total_row = 5426 
issued_total_col = 12437 
Row_Bus_Util =  0.092455 
CoL_Bus_Util = 0.211917 
Either_Row_CoL_Bus_Util = 0.268368 
Issued_on_Two_Bus_Simul_Util = 0.036004 
issued_two_Eff = 0.134159 
queue_avg = 5.212480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=5.21248
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=42785 n_act=2789 n_pre=2773 n_ref_event=0 n_req=12404 n_rd=12364 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=0.2134
n_activity=34351 dram_eff=0.3646
bk0: 770a 52886i bk1: 808a 52483i bk2: 725a 52442i bk3: 734a 51560i bk4: 722a 52964i bk5: 735a 52605i bk6: 702a 53140i bk7: 709a 53304i bk8: 740a 51540i bk9: 758a 52262i bk10: 855a 52701i bk11: 848a 52049i bk12: 774a 52794i bk13: 810a 52419i bk14: 789a 52952i bk15: 885a 51875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775153
Row_Buffer_Locality_read = 0.777257
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 3.601797
Bank_Level_Parallism_Col = 2.306194
Bank_Level_Parallism_Ready = 1.373124
write_to_read_ratio_blp_rw_average = 0.042488
GrpLevelPara = 1.806535 

BW Util details:
bwutil = 0.213400 
total_CMD = 58688 
util_bw = 12524 
Wasted_Col = 14317 
Wasted_Row = 4098 
Idle = 27749 

BW Util Bottlenecks: 
RCDc_limit = 19288 
RCDWRc_limit = 173 
WTRc_limit = 761 
RTWc_limit = 1370 
CCDLc_limit = 6716 
rwq = 0 
CCDLc_limit_alone = 6543 
WTRc_limit_alone = 690 
RTWc_limit_alone = 1268 

Commands details: 
total_CMD = 58688 
n_nop = 42785 
Read = 12364 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 2789 
n_pre = 2773 
n_ref = 0 
n_req = 12404 
total_req = 12524 

Dual Bus Interface Util: 
issued_total_row = 5562 
issued_total_col = 12524 
Row_Bus_Util =  0.094772 
CoL_Bus_Util = 0.213400 
Either_Row_CoL_Bus_Util = 0.270975 
Issued_on_Two_Bus_Simul_Util = 0.037197 
issued_two_Eff = 0.137270 
queue_avg = 5.424175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.42418
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=42674 n_act=2796 n_pre=2780 n_ref_event=0 n_req=12496 n_rd=12452 n_rd_L2_A=0 n_write=0 n_wr_bk=176 bw_util=0.2152
n_activity=34485 dram_eff=0.3662
bk0: 814a 52858i bk1: 865a 52905i bk2: 753a 51419i bk3: 708a 52221i bk4: 741a 52438i bk5: 720a 52362i bk6: 687a 52936i bk7: 755a 52485i bk8: 755a 52025i bk9: 817a 51345i bk10: 865a 51743i bk11: 756a 52913i bk12: 774a 52839i bk13: 771a 52492i bk14: 783a 52792i bk15: 888a 52197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776248
Row_Buffer_Locality_read = 0.778911
Row_Buffer_Locality_write = 0.022727
Bank_Level_Parallism = 3.678525
Bank_Level_Parallism_Col = 2.354445
Bank_Level_Parallism_Ready = 1.365616
write_to_read_ratio_blp_rw_average = 0.051060
GrpLevelPara = 1.838421 

BW Util details:
bwutil = 0.215172 
total_CMD = 58688 
util_bw = 12628 
Wasted_Col = 14083 
Wasted_Row = 4153 
Idle = 27824 

BW Util Bottlenecks: 
RCDc_limit = 19030 
RCDWRc_limit = 218 
WTRc_limit = 761 
RTWc_limit = 1691 
CCDLc_limit = 6758 
rwq = 0 
CCDLc_limit_alone = 6558 
WTRc_limit_alone = 697 
RTWc_limit_alone = 1555 

Commands details: 
total_CMD = 58688 
n_nop = 42674 
Read = 12452 
Write = 0 
L2_Alloc = 0 
L2_WB = 176 
n_act = 2796 
n_pre = 2780 
n_ref = 0 
n_req = 12496 
total_req = 12628 

Dual Bus Interface Util: 
issued_total_row = 5576 
issued_total_col = 12628 
Row_Bus_Util =  0.095011 
CoL_Bus_Util = 0.215172 
Either_Row_CoL_Bus_Util = 0.272867 
Issued_on_Two_Bus_Simul_Util = 0.037316 
issued_two_Eff = 0.136755 
queue_avg = 5.562040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=5.56204
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=42470 n_act=2780 n_pre=2764 n_ref_event=0 n_req=12733 n_rd=12698 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.2188
n_activity=34396 dram_eff=0.3732
bk0: 762a 53056i bk1: 834a 52496i bk2: 829a 51941i bk3: 925a 50487i bk4: 915a 51773i bk5: 806a 52583i bk6: 782a 53099i bk7: 829a 52694i bk8: 786a 51989i bk9: 795a 51924i bk10: 820a 51572i bk11: 744a 53184i bk12: 727a 53027i bk13: 735a 53241i bk14: 685a 53559i bk15: 724a 52927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781670
Row_Buffer_Locality_read = 0.783194
Row_Buffer_Locality_write = 0.228571
Bank_Level_Parallism = 3.569715
Bank_Level_Parallism_Col = 2.314398
Bank_Level_Parallism_Ready = 1.370229
write_to_read_ratio_blp_rw_average = 0.047508
GrpLevelPara = 1.805281 

BW Util details:
bwutil = 0.218750 
total_CMD = 58688 
util_bw = 12838 
Wasted_Col = 14657 
Wasted_Row = 3933 
Idle = 27260 

BW Util Bottlenecks: 
RCDc_limit = 19508 
RCDWRc_limit = 134 
WTRc_limit = 583 
RTWc_limit = 1642 
CCDLc_limit = 7395 
rwq = 0 
CCDLc_limit_alone = 7205 
WTRc_limit_alone = 520 
RTWc_limit_alone = 1515 

Commands details: 
total_CMD = 58688 
n_nop = 42470 
Read = 12698 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 2780 
n_pre = 2764 
n_ref = 0 
n_req = 12733 
total_req = 12838 

Dual Bus Interface Util: 
issued_total_row = 5544 
issued_total_col = 12838 
Row_Bus_Util =  0.094466 
CoL_Bus_Util = 0.218750 
Either_Row_CoL_Bus_Util = 0.276343 
Issued_on_Two_Bus_Simul_Util = 0.036873 
issued_two_Eff = 0.133432 
queue_avg = 5.480882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=5.48088
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=42529 n_act=2815 n_pre=2799 n_ref_event=0 n_req=12490 n_rd=12448 n_rd_L2_A=0 n_write=0 n_wr_bk=168 bw_util=0.215
n_activity=34094 dram_eff=0.37
bk0: 784a 52749i bk1: 768a 52429i bk2: 797a 51262i bk3: 888a 51627i bk4: 872a 52057i bk5: 794a 52372i bk6: 762a 53350i bk7: 843a 52713i bk8: 743a 51830i bk9: 776a 51852i bk10: 779a 52371i bk11: 763a 52637i bk12: 718a 53483i bk13: 760a 52327i bk14: 683a 53462i bk15: 718a 52874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774620
Row_Buffer_Locality_read = 0.776510
Row_Buffer_Locality_write = 0.214286
Bank_Level_Parallism = 3.611100
Bank_Level_Parallism_Col = 2.335605
Bank_Level_Parallism_Ready = 1.363427
write_to_read_ratio_blp_rw_average = 0.049644
GrpLevelPara = 1.817326 

BW Util details:
bwutil = 0.214967 
total_CMD = 58688 
util_bw = 12616 
Wasted_Col = 14396 
Wasted_Row = 4032 
Idle = 27644 

BW Util Bottlenecks: 
RCDc_limit = 19712 
RCDWRc_limit = 162 
WTRc_limit = 597 
RTWc_limit = 1682 
CCDLc_limit = 7071 
rwq = 0 
CCDLc_limit_alone = 6797 
WTRc_limit_alone = 555 
RTWc_limit_alone = 1450 

Commands details: 
total_CMD = 58688 
n_nop = 42529 
Read = 12448 
Write = 0 
L2_Alloc = 0 
L2_WB = 168 
n_act = 2815 
n_pre = 2799 
n_ref = 0 
n_req = 12490 
total_req = 12616 

Dual Bus Interface Util: 
issued_total_row = 5614 
issued_total_col = 12616 
Row_Bus_Util =  0.095658 
CoL_Bus_Util = 0.214967 
Either_Row_CoL_Bus_Util = 0.275337 
Issued_on_Two_Bus_Simul_Util = 0.035288 
issued_two_Eff = 0.128164 
queue_avg = 5.238362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=5.23836
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=42866 n_act=2738 n_pre=2722 n_ref_event=0 n_req=12245 n_rd=12206 n_rd_L2_A=0 n_write=0 n_wr_bk=153 bw_util=0.2106
n_activity=34767 dram_eff=0.3555
bk0: 803a 52659i bk1: 777a 52654i bk2: 805a 51622i bk3: 944a 51170i bk4: 792a 52661i bk5: 794a 51911i bk6: 796a 52859i bk7: 850a 52682i bk8: 759a 52123i bk9: 768a 52738i bk10: 735a 53061i bk11: 730a 53167i bk12: 625a 54333i bk13: 655a 53671i bk14: 690a 53065i bk15: 683a 53261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776399
Row_Buffer_Locality_read = 0.778142
Row_Buffer_Locality_write = 0.230769
Bank_Level_Parallism = 3.438980
Bank_Level_Parallism_Col = 2.242699
Bank_Level_Parallism_Ready = 1.338134
write_to_read_ratio_blp_rw_average = 0.040033
GrpLevelPara = 1.790132 

BW Util details:
bwutil = 0.210588 
total_CMD = 58688 
util_bw = 12359 
Wasted_Col = 14593 
Wasted_Row = 4341 
Idle = 27395 

BW Util Bottlenecks: 
RCDc_limit = 19680 
RCDWRc_limit = 142 
WTRc_limit = 619 
RTWc_limit = 1457 
CCDLc_limit = 6805 
rwq = 0 
CCDLc_limit_alone = 6631 
WTRc_limit_alone = 574 
RTWc_limit_alone = 1328 

Commands details: 
total_CMD = 58688 
n_nop = 42866 
Read = 12206 
Write = 0 
L2_Alloc = 0 
L2_WB = 153 
n_act = 2738 
n_pre = 2722 
n_ref = 0 
n_req = 12245 
total_req = 12359 

Dual Bus Interface Util: 
issued_total_row = 5460 
issued_total_col = 12359 
Row_Bus_Util =  0.093034 
CoL_Bus_Util = 0.210588 
Either_Row_CoL_Bus_Util = 0.269595 
Issued_on_Two_Bus_Simul_Util = 0.034027 
issued_two_Eff = 0.126217 
queue_avg = 5.149622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=5.14962
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=42605 n_act=2805 n_pre=2789 n_ref_event=0 n_req=12578 n_rd=12534 n_rd_L2_A=0 n_write=0 n_wr_bk=176 bw_util=0.2166
n_activity=34426 dram_eff=0.3692
bk0: 791a 52424i bk1: 777a 52807i bk2: 824a 51303i bk3: 937a 51590i bk4: 848a 51902i bk5: 845a 52876i bk6: 834a 52592i bk7: 843a 52189i bk8: 772a 52368i bk9: 760a 52567i bk10: 763a 51686i bk11: 760a 52724i bk12: 660a 53598i bk13: 714a 53326i bk14: 714a 53168i bk15: 692a 53056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776992
Row_Buffer_Locality_read = 0.778921
Row_Buffer_Locality_write = 0.227273
Bank_Level_Parallism = 3.611696
Bank_Level_Parallism_Col = 2.336112
Bank_Level_Parallism_Ready = 1.366798
write_to_read_ratio_blp_rw_average = 0.047050
GrpLevelPara = 1.839451 

BW Util details:
bwutil = 0.216569 
total_CMD = 58688 
util_bw = 12710 
Wasted_Col = 14256 
Wasted_Row = 3881 
Idle = 27841 

BW Util Bottlenecks: 
RCDc_limit = 19293 
RCDWRc_limit = 153 
WTRc_limit = 668 
RTWc_limit = 1544 
CCDLc_limit = 6832 
rwq = 0 
CCDLc_limit_alone = 6608 
WTRc_limit_alone = 614 
RTWc_limit_alone = 1374 

Commands details: 
total_CMD = 58688 
n_nop = 42605 
Read = 12534 
Write = 0 
L2_Alloc = 0 
L2_WB = 176 
n_act = 2805 
n_pre = 2789 
n_ref = 0 
n_req = 12578 
total_req = 12710 

Dual Bus Interface Util: 
issued_total_row = 5594 
issued_total_col = 12710 
Row_Bus_Util =  0.095318 
CoL_Bus_Util = 0.216569 
Either_Row_CoL_Bus_Util = 0.274042 
Issued_on_Two_Bus_Simul_Util = 0.037844 
issued_two_Eff = 0.138096 
queue_avg = 5.424874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=5.42487
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=43292 n_act=2678 n_pre=2662 n_ref_event=0 n_req=11964 n_rd=11924 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=0.2059
n_activity=33335 dram_eff=0.3625
bk0: 760a 53084i bk1: 737a 53451i bk2: 758a 52196i bk3: 741a 51871i bk4: 679a 53006i bk5: 685a 52744i bk6: 673a 53449i bk7: 723a 53111i bk8: 691a 52773i bk9: 732a 52514i bk10: 737a 52792i bk11: 930a 51576i bk12: 744a 53404i bk13: 719a 53080i bk14: 864a 52347i bk15: 751a 53368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776162
Row_Buffer_Locality_read = 0.778011
Row_Buffer_Locality_write = 0.225000
Bank_Level_Parallism = 3.486851
Bank_Level_Parallism_Col = 2.261785
Bank_Level_Parallism_Ready = 1.330520
write_to_read_ratio_blp_rw_average = 0.047037
GrpLevelPara = 1.801829 

BW Util details:
bwutil = 0.205902 
total_CMD = 58688 
util_bw = 12084 
Wasted_Col = 14313 
Wasted_Row = 4062 
Idle = 28229 

BW Util Bottlenecks: 
RCDc_limit = 18986 
RCDWRc_limit = 160 
WTRc_limit = 614 
RTWc_limit = 1596 
CCDLc_limit = 6665 
rwq = 0 
CCDLc_limit_alone = 6498 
WTRc_limit_alone = 579 
RTWc_limit_alone = 1464 

Commands details: 
total_CMD = 58688 
n_nop = 43292 
Read = 11924 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 2678 
n_pre = 2662 
n_ref = 0 
n_req = 11964 
total_req = 12084 

Dual Bus Interface Util: 
issued_total_row = 5340 
issued_total_col = 12084 
Row_Bus_Util =  0.090990 
CoL_Bus_Util = 0.205902 
Either_Row_CoL_Bus_Util = 0.262336 
Issued_on_Two_Bus_Simul_Util = 0.034556 
issued_two_Eff = 0.131723 
queue_avg = 4.855064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=4.85506
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=43221 n_act=2684 n_pre=2668 n_ref_event=0 n_req=12028 n_rd=11985 n_rd_L2_A=0 n_write=0 n_wr_bk=172 bw_util=0.2071
n_activity=33694 dram_eff=0.3608
bk0: 762a 53167i bk1: 707a 53716i bk2: 748a 52309i bk3: 754a 51753i bk4: 709a 52612i bk5: 658a 52825i bk6: 691a 53068i bk7: 746a 52827i bk8: 728a 52567i bk9: 747a 52816i bk10: 733a 52344i bk11: 902a 51876i bk12: 780a 52502i bk13: 720a 53363i bk14: 808a 53029i bk15: 792a 52725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776854
Row_Buffer_Locality_read = 0.778640
Row_Buffer_Locality_write = 0.279070
Bank_Level_Parallism = 3.499073
Bank_Level_Parallism_Col = 2.304616
Bank_Level_Parallism_Ready = 1.359299
write_to_read_ratio_blp_rw_average = 0.050847
GrpLevelPara = 1.814634 

BW Util details:
bwutil = 0.207146 
total_CMD = 58688 
util_bw = 12157 
Wasted_Col = 14281 
Wasted_Row = 4295 
Idle = 27955 

BW Util Bottlenecks: 
RCDc_limit = 19060 
RCDWRc_limit = 158 
WTRc_limit = 509 
RTWc_limit = 1798 
CCDLc_limit = 6798 
rwq = 0 
CCDLc_limit_alone = 6569 
WTRc_limit_alone = 480 
RTWc_limit_alone = 1598 

Commands details: 
total_CMD = 58688 
n_nop = 43221 
Read = 11985 
Write = 0 
L2_Alloc = 0 
L2_WB = 172 
n_act = 2684 
n_pre = 2668 
n_ref = 0 
n_req = 12028 
total_req = 12157 

Dual Bus Interface Util: 
issued_total_row = 5352 
issued_total_col = 12157 
Row_Bus_Util =  0.091194 
CoL_Bus_Util = 0.207146 
Either_Row_CoL_Bus_Util = 0.263546 
Issued_on_Two_Bus_Simul_Util = 0.034794 
issued_two_Eff = 0.132023 
queue_avg = 4.849220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=4.84922
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=42633 n_act=2818 n_pre=2802 n_ref_event=0 n_req=12448 n_rd=12408 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=0.2141
n_activity=34305 dram_eff=0.3664
bk0: 841a 52537i bk1: 749a 53567i bk2: 757a 51988i bk3: 707a 51100i bk4: 717a 52192i bk5: 751a 53122i bk6: 701a 53306i bk7: 773a 52444i bk8: 711a 52735i bk9: 721a 52187i bk10: 815a 52334i bk11: 961a 52184i bk12: 831a 51948i bk13: 757a 52893i bk14: 820a 53012i bk15: 796a 52470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773618
Row_Buffer_Locality_read = 0.775387
Row_Buffer_Locality_write = 0.225000
Bank_Level_Parallism = 3.570211
Bank_Level_Parallism_Col = 2.297069
Bank_Level_Parallism_Ready = 1.340229
write_to_read_ratio_blp_rw_average = 0.048764
GrpLevelPara = 1.814646 

BW Util details:
bwutil = 0.214149 
total_CMD = 58688 
util_bw = 12568 
Wasted_Col = 14592 
Wasted_Row = 4053 
Idle = 27475 

BW Util Bottlenecks: 
RCDc_limit = 19783 
RCDWRc_limit = 148 
WTRc_limit = 536 
RTWc_limit = 1696 
CCDLc_limit = 6772 
rwq = 0 
CCDLc_limit_alone = 6598 
WTRc_limit_alone = 494 
RTWc_limit_alone = 1564 

Commands details: 
total_CMD = 58688 
n_nop = 42633 
Read = 12408 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 2818 
n_pre = 2802 
n_ref = 0 
n_req = 12448 
total_req = 12568 

Dual Bus Interface Util: 
issued_total_row = 5620 
issued_total_col = 12568 
Row_Bus_Util =  0.095761 
CoL_Bus_Util = 0.214149 
Either_Row_CoL_Bus_Util = 0.273565 
Issued_on_Two_Bus_Simul_Util = 0.036345 
issued_two_Eff = 0.132856 
queue_avg = 5.252045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=5.25204
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=42763 n_act=2767 n_pre=2751 n_ref_event=0 n_req=12408 n_rd=12368 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=0.2135
n_activity=34261 dram_eff=0.3657
bk0: 892a 52481i bk1: 772a 53270i bk2: 768a 52460i bk3: 679a 52171i bk4: 692a 53224i bk5: 662a 53548i bk6: 734a 53267i bk7: 738a 52223i bk8: 741a 52932i bk9: 787a 52019i bk10: 792a 52356i bk11: 951a 51645i bk12: 812a 52051i bk13: 739a 53341i bk14: 829a 52129i bk15: 780a 52828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776999
Row_Buffer_Locality_read = 0.778703
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 3.514092
Bank_Level_Parallism_Col = 2.281805
Bank_Level_Parallism_Ready = 1.340437
write_to_read_ratio_blp_rw_average = 0.042873
GrpLevelPara = 1.807053 

BW Util details:
bwutil = 0.213468 
total_CMD = 58688 
util_bw = 12528 
Wasted_Col = 14405 
Wasted_Row = 4219 
Idle = 27536 

BW Util Bottlenecks: 
RCDc_limit = 19309 
RCDWRc_limit = 156 
WTRc_limit = 655 
RTWc_limit = 1413 
CCDLc_limit = 6824 
rwq = 0 
CCDLc_limit_alone = 6621 
WTRc_limit_alone = 583 
RTWc_limit_alone = 1282 

Commands details: 
total_CMD = 58688 
n_nop = 42763 
Read = 12368 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 2767 
n_pre = 2751 
n_ref = 0 
n_req = 12408 
total_req = 12528 

Dual Bus Interface Util: 
issued_total_row = 5518 
issued_total_col = 12528 
Row_Bus_Util =  0.094023 
CoL_Bus_Util = 0.213468 
Either_Row_CoL_Bus_Util = 0.271350 
Issued_on_Two_Bus_Simul_Util = 0.036140 
issued_two_Eff = 0.133187 
queue_avg = 5.075501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=5.0755
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=42450 n_act=2780 n_pre=2764 n_ref_event=0 n_req=12678 n_rd=12643 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.2178
n_activity=34603 dram_eff=0.3694
bk0: 838a 52633i bk1: 856a 52226i bk2: 830a 51924i bk3: 841a 51767i bk4: 808a 52528i bk5: 853a 52561i bk6: 863a 52388i bk7: 790a 53032i bk8: 743a 52684i bk9: 747a 52371i bk10: 747a 53296i bk11: 809a 52827i bk12: 728a 52621i bk13: 608a 53577i bk14: 791a 51706i bk15: 791a 53080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780722
Row_Buffer_Locality_read = 0.782330
Row_Buffer_Locality_write = 0.200000
Bank_Level_Parallism = 3.512066
Bank_Level_Parallism_Col = 2.269242
Bank_Level_Parallism_Ready = 1.365485
write_to_read_ratio_blp_rw_average = 0.032294
GrpLevelPara = 1.802010 

BW Util details:
bwutil = 0.217813 
total_CMD = 58688 
util_bw = 12783 
Wasted_Col = 14484 
Wasted_Row = 4186 
Idle = 27235 

BW Util Bottlenecks: 
RCDc_limit = 19440 
RCDWRc_limit = 134 
WTRc_limit = 640 
RTWc_limit = 1076 
CCDLc_limit = 6563 
rwq = 0 
CCDLc_limit_alone = 6429 
WTRc_limit_alone = 568 
RTWc_limit_alone = 1014 

Commands details: 
total_CMD = 58688 
n_nop = 42450 
Read = 12643 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 2780 
n_pre = 2764 
n_ref = 0 
n_req = 12678 
total_req = 12783 

Dual Bus Interface Util: 
issued_total_row = 5544 
issued_total_col = 12783 
Row_Bus_Util =  0.094466 
CoL_Bus_Util = 0.217813 
Either_Row_CoL_Bus_Util = 0.276683 
Issued_on_Two_Bus_Simul_Util = 0.035595 
issued_two_Eff = 0.128649 
queue_avg = 5.140063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=5.14006
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=42630 n_act=2736 n_pre=2720 n_ref_event=0 n_req=12516 n_rd=12475 n_rd_L2_A=0 n_write=0 n_wr_bk=164 bw_util=0.2154
n_activity=34579 dram_eff=0.3655
bk0: 811a 52563i bk1: 866a 52452i bk2: 858a 51568i bk3: 811a 52190i bk4: 778a 52747i bk5: 850a 52322i bk6: 850a 53109i bk7: 781a 52868i bk8: 696a 53340i bk9: 697a 52435i bk10: 759a 53132i bk11: 810a 52431i bk12: 793a 52340i bk13: 602a 54425i bk14: 720a 53591i bk15: 793a 52614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781400
Row_Buffer_Locality_read = 0.783086
Row_Buffer_Locality_write = 0.268293
Bank_Level_Parallism = 3.407914
Bank_Level_Parallism_Col = 2.232061
Bank_Level_Parallism_Ready = 1.330010
write_to_read_ratio_blp_rw_average = 0.039235
GrpLevelPara = 1.782186 

BW Util details:
bwutil = 0.215359 
total_CMD = 58688 
util_bw = 12639 
Wasted_Col = 14605 
Wasted_Row = 4270 
Idle = 27174 

BW Util Bottlenecks: 
RCDc_limit = 19331 
RCDWRc_limit = 164 
WTRc_limit = 492 
RTWc_limit = 1323 
CCDLc_limit = 6776 
rwq = 0 
CCDLc_limit_alone = 6607 
WTRc_limit_alone = 437 
RTWc_limit_alone = 1209 

Commands details: 
total_CMD = 58688 
n_nop = 42630 
Read = 12475 
Write = 0 
L2_Alloc = 0 
L2_WB = 164 
n_act = 2736 
n_pre = 2720 
n_ref = 0 
n_req = 12516 
total_req = 12639 

Dual Bus Interface Util: 
issued_total_row = 5456 
issued_total_col = 12639 
Row_Bus_Util =  0.092966 
CoL_Bus_Util = 0.215359 
Either_Row_CoL_Bus_Util = 0.273616 
Issued_on_Two_Bus_Simul_Util = 0.034709 
issued_two_Eff = 0.126853 
queue_avg = 5.021367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=5.02137
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=42480 n_act=2813 n_pre=2797 n_ref_event=0 n_req=12580 n_rd=12537 n_rd_L2_A=0 n_write=0 n_wr_bk=172 bw_util=0.2166
n_activity=34887 dram_eff=0.3643
bk0: 821a 52370i bk1: 852a 52590i bk2: 865a 51679i bk3: 878a 51208i bk4: 801a 52587i bk5: 851a 52458i bk6: 858a 52730i bk7: 795a 52547i bk8: 731a 52624i bk9: 717a 52351i bk10: 721a 53270i bk11: 789a 52343i bk12: 720a 52688i bk13: 624a 53739i bk14: 747a 52419i bk15: 767a 52919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776391
Row_Buffer_Locality_read = 0.778097
Row_Buffer_Locality_write = 0.279070
Bank_Level_Parallism = 3.507864
Bank_Level_Parallism_Col = 2.266489
Bank_Level_Parallism_Ready = 1.354867
write_to_read_ratio_blp_rw_average = 0.040028
GrpLevelPara = 1.796876 

BW Util details:
bwutil = 0.216552 
total_CMD = 58688 
util_bw = 12709 
Wasted_Col = 14789 
Wasted_Row = 4164 
Idle = 27026 

BW Util Bottlenecks: 
RCDc_limit = 19811 
RCDWRc_limit = 161 
WTRc_limit = 894 
RTWc_limit = 1194 
CCDLc_limit = 7014 
rwq = 0 
CCDLc_limit_alone = 6842 
WTRc_limit_alone = 820 
RTWc_limit_alone = 1096 

Commands details: 
total_CMD = 58688 
n_nop = 42480 
Read = 12537 
Write = 0 
L2_Alloc = 0 
L2_WB = 172 
n_act = 2813 
n_pre = 2797 
n_ref = 0 
n_req = 12580 
total_req = 12709 

Dual Bus Interface Util: 
issued_total_row = 5610 
issued_total_col = 12709 
Row_Bus_Util =  0.095590 
CoL_Bus_Util = 0.216552 
Either_Row_CoL_Bus_Util = 0.276172 
Issued_on_Two_Bus_Simul_Util = 0.035970 
issued_two_Eff = 0.130244 
queue_avg = 5.278950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=5.27895
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=42432 n_act=2812 n_pre=2796 n_ref_event=0 n_req=12667 n_rd=12626 n_rd_L2_A=0 n_write=0 n_wr_bk=164 bw_util=0.2179
n_activity=34904 dram_eff=0.3664
bk0: 735a 53162i bk1: 817a 52445i bk2: 853a 51486i bk3: 867a 51890i bk4: 778a 53108i bk5: 918a 51885i bk6: 871a 52127i bk7: 851a 52151i bk8: 723a 52487i bk9: 753a 51785i bk10: 759a 53126i bk11: 761a 52799i bk12: 717a 52820i bk13: 645a 53537i bk14: 777a 52737i bk15: 801a 52213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778006
Row_Buffer_Locality_read = 0.779661
Row_Buffer_Locality_write = 0.268293
Bank_Level_Parallism = 3.543359
Bank_Level_Parallism_Col = 2.315196
Bank_Level_Parallism_Ready = 1.346521
write_to_read_ratio_blp_rw_average = 0.043749
GrpLevelPara = 1.839452 

BW Util details:
bwutil = 0.217932 
total_CMD = 58688 
util_bw = 12790 
Wasted_Col = 14489 
Wasted_Row = 4306 
Idle = 27103 

BW Util Bottlenecks: 
RCDc_limit = 19634 
RCDWRc_limit = 148 
WTRc_limit = 541 
RTWc_limit = 1550 
CCDLc_limit = 6726 
rwq = 0 
CCDLc_limit_alone = 6563 
WTRc_limit_alone = 499 
RTWc_limit_alone = 1429 

Commands details: 
total_CMD = 58688 
n_nop = 42432 
Read = 12626 
Write = 0 
L2_Alloc = 0 
L2_WB = 164 
n_act = 2812 
n_pre = 2796 
n_ref = 0 
n_req = 12667 
total_req = 12790 

Dual Bus Interface Util: 
issued_total_row = 5608 
issued_total_col = 12790 
Row_Bus_Util =  0.095556 
CoL_Bus_Util = 0.217932 
Either_Row_CoL_Bus_Util = 0.276990 
Issued_on_Two_Bus_Simul_Util = 0.036498 
issued_two_Eff = 0.131767 
queue_avg = 5.854348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=5.85435
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=43196 n_act=2661 n_pre=2645 n_ref_event=0 n_req=12091 n_rd=12045 n_rd_L2_A=0 n_write=0 n_wr_bk=184 bw_util=0.2084
n_activity=34695 dram_eff=0.3525
bk0: 776a 53102i bk1: 742a 53698i bk2: 788a 51391i bk3: 743a 51481i bk4: 730a 52748i bk5: 628a 53785i bk6: 721a 52760i bk7: 726a 52808i bk8: 776a 52067i bk9: 689a 52887i bk10: 823a 52560i bk11: 730a 53066i bk12: 812a 52690i bk13: 776a 52562i bk14: 794a 52733i bk15: 791a 52830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779919
Row_Buffer_Locality_read = 0.781735
Row_Buffer_Locality_write = 0.304348
Bank_Level_Parallism = 3.482431
Bank_Level_Parallism_Col = 2.316249
Bank_Level_Parallism_Ready = 1.336986
write_to_read_ratio_blp_rw_average = 0.053889
GrpLevelPara = 1.817628 

BW Util details:
bwutil = 0.208373 
total_CMD = 58688 
util_bw = 12229 
Wasted_Col = 14368 
Wasted_Row = 4396 
Idle = 27695 

BW Util Bottlenecks: 
RCDc_limit = 18883 
RCDWRc_limit = 148 
WTRc_limit = 632 
RTWc_limit = 2306 
CCDLc_limit = 6449 
rwq = 0 
CCDLc_limit_alone = 6176 
WTRc_limit_alone = 573 
RTWc_limit_alone = 2092 

Commands details: 
total_CMD = 58688 
n_nop = 43196 
Read = 12045 
Write = 0 
L2_Alloc = 0 
L2_WB = 184 
n_act = 2661 
n_pre = 2645 
n_ref = 0 
n_req = 12091 
total_req = 12229 

Dual Bus Interface Util: 
issued_total_row = 5306 
issued_total_col = 12229 
Row_Bus_Util =  0.090410 
CoL_Bus_Util = 0.208373 
Either_Row_CoL_Bus_Util = 0.263972 
Issued_on_Two_Bus_Simul_Util = 0.034811 
issued_two_Eff = 0.131875 
queue_avg = 5.614282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.61428
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=43129 n_act=2669 n_pre=2653 n_ref_event=0 n_req=12157 n_rd=12115 n_rd_L2_A=0 n_write=0 n_wr_bk=168 bw_util=0.2093
n_activity=34223 dram_eff=0.3589
bk0: 781a 52693i bk1: 724a 53749i bk2: 803a 51730i bk3: 791a 51239i bk4: 703a 52969i bk5: 642a 53296i bk6: 668a 53243i bk7: 704a 53137i bk8: 800a 52334i bk9: 684a 52797i bk10: 806a 52789i bk11: 787a 52472i bk12: 781a 53101i bk13: 802a 52390i bk14: 831a 52604i bk15: 808a 53370i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780456
Row_Buffer_Locality_read = 0.782418
Row_Buffer_Locality_write = 0.214286
Bank_Level_Parallism = 3.472175
Bank_Level_Parallism_Col = 2.264800
Bank_Level_Parallism_Ready = 1.350647
write_to_read_ratio_blp_rw_average = 0.054851
GrpLevelPara = 1.784924 

BW Util details:
bwutil = 0.209293 
total_CMD = 58688 
util_bw = 12283 
Wasted_Col = 14564 
Wasted_Row = 4042 
Idle = 27799 

BW Util Bottlenecks: 
RCDc_limit = 18942 
RCDWRc_limit = 169 
WTRc_limit = 729 
RTWc_limit = 1808 
CCDLc_limit = 6827 
rwq = 0 
CCDLc_limit_alone = 6568 
WTRc_limit_alone = 670 
RTWc_limit_alone = 1608 

Commands details: 
total_CMD = 58688 
n_nop = 43129 
Read = 12115 
Write = 0 
L2_Alloc = 0 
L2_WB = 168 
n_act = 2669 
n_pre = 2653 
n_ref = 0 
n_req = 12157 
total_req = 12283 

Dual Bus Interface Util: 
issued_total_row = 5322 
issued_total_col = 12283 
Row_Bus_Util =  0.090683 
CoL_Bus_Util = 0.209293 
Either_Row_CoL_Bus_Util = 0.265114 
Issued_on_Two_Bus_Simul_Util = 0.034862 
issued_two_Eff = 0.131499 
queue_avg = 4.987340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.98734
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=42850 n_act=2747 n_pre=2731 n_ref_event=0 n_req=12410 n_rd=12369 n_rd_L2_A=0 n_write=0 n_wr_bk=164 bw_util=0.2136
n_activity=34889 dram_eff=0.3592
bk0: 806a 53280i bk1: 727a 53558i bk2: 760a 52396i bk3: 768a 51519i bk4: 747a 52476i bk5: 652a 53028i bk6: 786a 52237i bk7: 734a 52798i bk8: 771a 52529i bk9: 706a 52732i bk10: 798a 52291i bk11: 799a 51902i bk12: 816a 52934i bk13: 810a 52178i bk14: 855a 52717i bk15: 834a 52242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778646
Row_Buffer_Locality_read = 0.780742
Row_Buffer_Locality_write = 0.146341
Bank_Level_Parallism = 3.574115
Bank_Level_Parallism_Col = 2.352274
Bank_Level_Parallism_Ready = 1.365754
write_to_read_ratio_blp_rw_average = 0.052864
GrpLevelPara = 1.851911 

BW Util details:
bwutil = 0.213553 
total_CMD = 58688 
util_bw = 12533 
Wasted_Col = 14128 
Wasted_Row = 4284 
Idle = 27743 

BW Util Bottlenecks: 
RCDc_limit = 18888 
RCDWRc_limit = 175 
WTRc_limit = 602 
RTWc_limit = 2015 
CCDLc_limit = 6430 
rwq = 0 
CCDLc_limit_alone = 6210 
WTRc_limit_alone = 565 
RTWc_limit_alone = 1832 

Commands details: 
total_CMD = 58688 
n_nop = 42850 
Read = 12369 
Write = 0 
L2_Alloc = 0 
L2_WB = 164 
n_act = 2747 
n_pre = 2731 
n_ref = 0 
n_req = 12410 
total_req = 12533 

Dual Bus Interface Util: 
issued_total_row = 5478 
issued_total_col = 12533 
Row_Bus_Util =  0.093341 
CoL_Bus_Util = 0.213553 
Either_Row_CoL_Bus_Util = 0.269868 
Issued_on_Two_Bus_Simul_Util = 0.037026 
issued_two_Eff = 0.137202 
queue_avg = 5.094227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=5.09423
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=43011 n_act=2770 n_pre=2754 n_ref_event=0 n_req=12178 n_rd=12138 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=0.2095
n_activity=34796 dram_eff=0.3534
bk0: 820a 52897i bk1: 750a 53569i bk2: 721a 52513i bk3: 739a 52268i bk4: 777a 52071i bk5: 624a 53466i bk6: 729a 52541i bk7: 708a 52928i bk8: 801a 51739i bk9: 702a 52696i bk10: 788a 52834i bk11: 818a 52106i bk12: 824a 52515i bk13: 770a 52533i bk14: 789a 52913i bk15: 778a 53292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772541
Row_Buffer_Locality_read = 0.775004
Row_Buffer_Locality_write = 0.025000
Bank_Level_Parallism = 3.460998
Bank_Level_Parallism_Col = 2.244556
Bank_Level_Parallism_Ready = 1.351602
write_to_read_ratio_blp_rw_average = 0.046568
GrpLevelPara = 1.779865 

BW Util details:
bwutil = 0.209549 
total_CMD = 58688 
util_bw = 12298 
Wasted_Col = 14639 
Wasted_Row = 4356 
Idle = 27395 

BW Util Bottlenecks: 
RCDc_limit = 19284 
RCDWRc_limit = 202 
WTRc_limit = 651 
RTWc_limit = 1486 
CCDLc_limit = 6627 
rwq = 0 
CCDLc_limit_alone = 6435 
WTRc_limit_alone = 603 
RTWc_limit_alone = 1342 

Commands details: 
total_CMD = 58688 
n_nop = 43011 
Read = 12138 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 2770 
n_pre = 2754 
n_ref = 0 
n_req = 12178 
total_req = 12298 

Dual Bus Interface Util: 
issued_total_row = 5524 
issued_total_col = 12298 
Row_Bus_Util =  0.094125 
CoL_Bus_Util = 0.209549 
Either_Row_CoL_Bus_Util = 0.267124 
Issued_on_Two_Bus_Simul_Util = 0.036549 
issued_two_Eff = 0.136825 
queue_avg = 4.890779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=4.89078
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=42309 n_act=2826 n_pre=2810 n_ref_event=0 n_req=12871 n_rd=12831 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=0.2214
n_activity=35218 dram_eff=0.3689
bk0: 872a 51860i bk1: 824a 51963i bk2: 876a 52407i bk3: 905a 51495i bk4: 901a 51558i bk5: 811a 52746i bk6: 853a 52248i bk7: 863a 52474i bk8: 791a 52291i bk9: 763a 51484i bk10: 779a 52119i bk11: 765a 53022i bk12: 716a 53113i bk13: 722a 52026i bk14: 679a 53103i bk15: 711a 53473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780437
Row_Buffer_Locality_read = 0.782168
Row_Buffer_Locality_write = 0.225000
Bank_Level_Parallism = 3.584977
Bank_Level_Parallism_Col = 2.349120
Bank_Level_Parallism_Ready = 1.375953
write_to_read_ratio_blp_rw_average = 0.044512
GrpLevelPara = 1.837335 

BW Util details:
bwutil = 0.221357 
total_CMD = 58688 
util_bw = 12991 
Wasted_Col = 14600 
Wasted_Row = 4347 
Idle = 26750 

BW Util Bottlenecks: 
RCDc_limit = 19494 
RCDWRc_limit = 132 
WTRc_limit = 660 
RTWc_limit = 1717 
CCDLc_limit = 7076 
rwq = 0 
CCDLc_limit_alone = 6846 
WTRc_limit_alone = 612 
RTWc_limit_alone = 1535 

Commands details: 
total_CMD = 58688 
n_nop = 42309 
Read = 12831 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 2826 
n_pre = 2810 
n_ref = 0 
n_req = 12871 
total_req = 12991 

Dual Bus Interface Util: 
issued_total_row = 5636 
issued_total_col = 12991 
Row_Bus_Util =  0.096033 
CoL_Bus_Util = 0.221357 
Either_Row_CoL_Bus_Util = 0.279086 
Issued_on_Two_Bus_Simul_Util = 0.038304 
issued_two_Eff = 0.137249 
queue_avg = 5.725378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=5.72538
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=42474 n_act=2802 n_pre=2786 n_ref_event=0 n_req=12724 n_rd=12679 n_rd_L2_A=0 n_write=0 n_wr_bk=180 bw_util=0.2191
n_activity=34832 dram_eff=0.3692
bk0: 806a 52659i bk1: 819a 52304i bk2: 865a 51313i bk3: 873a 50373i bk4: 888a 51957i bk5: 799a 53302i bk6: 916a 52004i bk7: 875a 52142i bk8: 780a 51670i bk9: 727a 53203i bk10: 757a 52810i bk11: 731a 52758i bk12: 733a 52567i bk13: 724a 52593i bk14: 671a 53104i bk15: 715a 53218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779786
Row_Buffer_Locality_read = 0.781529
Row_Buffer_Locality_write = 0.288889
Bank_Level_Parallism = 3.615632
Bank_Level_Parallism_Col = 2.396154
Bank_Level_Parallism_Ready = 1.385955
write_to_read_ratio_blp_rw_average = 0.051546
GrpLevelPara = 1.851119 

BW Util details:
bwutil = 0.219108 
total_CMD = 58688 
util_bw = 12859 
Wasted_Col = 14304 
Wasted_Row = 4299 
Idle = 27226 

BW Util Bottlenecks: 
RCDc_limit = 19247 
RCDWRc_limit = 143 
WTRc_limit = 634 
RTWc_limit = 1923 
CCDLc_limit = 6918 
rwq = 0 
CCDLc_limit_alone = 6671 
WTRc_limit_alone = 584 
RTWc_limit_alone = 1726 

Commands details: 
total_CMD = 58688 
n_nop = 42474 
Read = 12679 
Write = 0 
L2_Alloc = 0 
L2_WB = 180 
n_act = 2802 
n_pre = 2786 
n_ref = 0 
n_req = 12724 
total_req = 12859 

Dual Bus Interface Util: 
issued_total_row = 5588 
issued_total_col = 12859 
Row_Bus_Util =  0.095215 
CoL_Bus_Util = 0.219108 
Either_Row_CoL_Bus_Util = 0.276275 
Issued_on_Two_Bus_Simul_Util = 0.038049 
issued_two_Eff = 0.137720 
queue_avg = 6.114027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.11403
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=43084 n_act=2712 n_pre=2696 n_ref_event=0 n_req=12174 n_rd=12135 n_rd_L2_A=0 n_write=0 n_wr_bk=156 bw_util=0.2094
n_activity=34995 dram_eff=0.3512
bk0: 803a 52445i bk1: 757a 53678i bk2: 825a 51656i bk3: 849a 51452i bk4: 828a 52120i bk5: 757a 52599i bk6: 867a 52338i bk7: 833a 52989i bk8: 775a 52217i bk9: 704a 51653i bk10: 755a 52461i bk11: 691a 52834i bk12: 670a 53183i bk13: 684a 53110i bk14: 653a 53625i bk15: 684a 53395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777230
Row_Buffer_Locality_read = 0.778822
Row_Buffer_Locality_write = 0.282051
Bank_Level_Parallism = 3.533779
Bank_Level_Parallism_Col = 2.305314
Bank_Level_Parallism_Ready = 1.350989
write_to_read_ratio_blp_rw_average = 0.047633
GrpLevelPara = 1.806115 

BW Util details:
bwutil = 0.209430 
total_CMD = 58688 
util_bw = 12291 
Wasted_Col = 14399 
Wasted_Row = 4276 
Idle = 27722 

BW Util Bottlenecks: 
RCDc_limit = 19091 
RCDWRc_limit = 147 
WTRc_limit = 607 
RTWc_limit = 1699 
CCDLc_limit = 6992 
rwq = 0 
CCDLc_limit_alone = 6749 
WTRc_limit_alone = 557 
RTWc_limit_alone = 1506 

Commands details: 
total_CMD = 58688 
n_nop = 43084 
Read = 12135 
Write = 0 
L2_Alloc = 0 
L2_WB = 156 
n_act = 2712 
n_pre = 2696 
n_ref = 0 
n_req = 12174 
total_req = 12291 

Dual Bus Interface Util: 
issued_total_row = 5408 
issued_total_col = 12291 
Row_Bus_Util =  0.092148 
CoL_Bus_Util = 0.209430 
Either_Row_CoL_Bus_Util = 0.265881 
Issued_on_Two_Bus_Simul_Util = 0.035697 
issued_two_Eff = 0.134260 
queue_avg = 5.904495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.90449
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58688 n_nop=42741 n_act=2751 n_pre=2735 n_ref_event=0 n_req=12459 n_rd=12410 n_rd_L2_A=0 n_write=0 n_wr_bk=196 bw_util=0.2148
n_activity=34943 dram_eff=0.3608
bk0: 812a 52671i bk1: 783a 52746i bk2: 843a 51886i bk3: 844a 51564i bk4: 825a 52558i bk5: 778a 52717i bk6: 823a 53058i bk7: 883a 52166i bk8: 774a 51804i bk9: 699a 52562i bk10: 802a 51909i bk11: 753a 52730i bk12: 694a 52896i bk13: 717a 52228i bk14: 664a 53044i bk15: 716a 52855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779196
Row_Buffer_Locality_read = 0.781547
Row_Buffer_Locality_write = 0.183673
Bank_Level_Parallism = 3.581866
Bank_Level_Parallism_Col = 2.365340
Bank_Level_Parallism_Ready = 1.389735
write_to_read_ratio_blp_rw_average = 0.055919
GrpLevelPara = 1.834848 

BW Util details:
bwutil = 0.214797 
total_CMD = 58688 
util_bw = 12606 
Wasted_Col = 14409 
Wasted_Row = 4274 
Idle = 27399 

BW Util Bottlenecks: 
RCDc_limit = 18903 
RCDWRc_limit = 206 
WTRc_limit = 678 
RTWc_limit = 2006 
CCDLc_limit = 6678 
rwq = 0 
CCDLc_limit_alone = 6484 
WTRc_limit_alone = 623 
RTWc_limit_alone = 1867 

Commands details: 
total_CMD = 58688 
n_nop = 42741 
Read = 12410 
Write = 0 
L2_Alloc = 0 
L2_WB = 196 
n_act = 2751 
n_pre = 2735 
n_ref = 0 
n_req = 12459 
total_req = 12606 

Dual Bus Interface Util: 
issued_total_row = 5486 
issued_total_col = 12606 
Row_Bus_Util =  0.093477 
CoL_Bus_Util = 0.214797 
Either_Row_CoL_Bus_Util = 0.271725 
Issued_on_Two_Bus_Simul_Util = 0.036549 
issued_two_Eff = 0.134508 
queue_avg = 6.006321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.00632

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25286, Miss = 6300, Miss_rate = 0.249, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[1]: Access = 26480, Miss = 6040, Miss_rate = 0.228, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[2]: Access = 24928, Miss = 6373, Miss_rate = 0.256, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[3]: Access = 26458, Miss = 6355, Miss_rate = 0.240, Pending_hits = 135, Reservation_fails = 18
L2_cache_bank[4]: Access = 27912, Miss = 6565, Miss_rate = 0.235, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[5]: Access = 28327, Miss = 6475, Miss_rate = 0.229, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[6]: Access = 28220, Miss = 6385, Miss_rate = 0.226, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[7]: Access = 29641, Miss = 6494, Miss_rate = 0.219, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[8]: Access = 24078, Miss = 6472, Miss_rate = 0.269, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[9]: Access = 23653, Miss = 6556, Miss_rate = 0.277, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[10]: Access = 23955, Miss = 6533, Miss_rate = 0.273, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[11]: Access = 27385, Miss = 6521, Miss_rate = 0.238, Pending_hits = 106, Reservation_fails = 271
L2_cache_bank[12]: Access = 22075, Miss = 6334, Miss_rate = 0.287, Pending_hits = 113, Reservation_fails = 110
L2_cache_bank[13]: Access = 22369, Miss = 6411, Miss_rate = 0.287, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[14]: Access = 20926, Miss = 6374, Miss_rate = 0.305, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[15]: Access = 21453, Miss = 6512, Miss_rate = 0.304, Pending_hits = 145, Reservation_fails = 121
L2_cache_bank[16]: Access = 30001, Miss = 6176, Miss_rate = 0.206, Pending_hits = 208, Reservation_fails = 161
L2_cache_bank[17]: Access = 27527, Miss = 6236, Miss_rate = 0.227, Pending_hits = 117, Reservation_fails = 270
L2_cache_bank[18]: Access = 29684, Miss = 6198, Miss_rate = 0.209, Pending_hits = 197, Reservation_fails = 300
L2_cache_bank[19]: Access = 27121, Miss = 6382, Miss_rate = 0.235, Pending_hits = 135, Reservation_fails = 666
L2_cache_bank[20]: Access = 32579, Miss = 6384, Miss_rate = 0.196, Pending_hits = 192, Reservation_fails = 199
L2_cache_bank[21]: Access = 28257, Miss = 6267, Miss_rate = 0.222, Pending_hits = 100, Reservation_fails = 51
L2_cache_bank[22]: Access = 32841, Miss = 6327, Miss_rate = 0.193, Pending_hits = 207, Reservation_fails = 264
L2_cache_bank[23]: Access = 29168, Miss = 6435, Miss_rate = 0.221, Pending_hits = 131, Reservation_fails = 862
L2_cache_bank[24]: Access = 23039, Miss = 6612, Miss_rate = 0.287, Pending_hits = 128, Reservation_fails = 187
L2_cache_bank[25]: Access = 22683, Miss = 6525, Miss_rate = 0.288, Pending_hits = 103, Reservation_fails = 142
L2_cache_bank[26]: Access = 22972, Miss = 6439, Miss_rate = 0.280, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[27]: Access = 23144, Miss = 6463, Miss_rate = 0.279, Pending_hits = 137, Reservation_fails = 522
L2_cache_bank[28]: Access = 24971, Miss = 6204, Miss_rate = 0.248, Pending_hits = 201, Reservation_fails = 198
L2_cache_bank[29]: Access = 22554, Miss = 6386, Miss_rate = 0.283, Pending_hits = 85, Reservation_fails = 224
L2_cache_bank[30]: Access = 21511, Miss = 6482, Miss_rate = 0.301, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[31]: Access = 21180, Miss = 6462, Miss_rate = 0.305, Pending_hits = 88, Reservation_fails = 462
L2_cache_bank[32]: Access = 25228, Miss = 6202, Miss_rate = 0.246, Pending_hits = 149, Reservation_fails = 207
L2_cache_bank[33]: Access = 25933, Miss = 5907, Miss_rate = 0.228, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[34]: Access = 25061, Miss = 6121, Miss_rate = 0.244, Pending_hits = 95, Reservation_fails = 153
L2_cache_bank[35]: Access = 25948, Miss = 6077, Miss_rate = 0.234, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[36]: Access = 27640, Miss = 6418, Miss_rate = 0.232, Pending_hits = 113, Reservation_fails = 261
L2_cache_bank[37]: Access = 26662, Miss = 6330, Miss_rate = 0.237, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[38]: Access = 27286, Miss = 6422, Miss_rate = 0.235, Pending_hits = 114, Reservation_fails = 221
L2_cache_bank[39]: Access = 27224, Miss = 6202, Miss_rate = 0.228, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[40]: Access = 23259, Miss = 6516, Miss_rate = 0.280, Pending_hits = 135, Reservation_fails = 88
L2_cache_bank[41]: Access = 22225, Miss = 6383, Miss_rate = 0.287, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[42]: Access = 23135, Miss = 6224, Miss_rate = 0.269, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[43]: Access = 22152, Miss = 6571, Miss_rate = 0.297, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[44]: Access = 20620, Miss = 6366, Miss_rate = 0.309, Pending_hits = 110, Reservation_fails = 98
L2_cache_bank[45]: Access = 21761, Miss = 6331, Miss_rate = 0.291, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[46]: Access = 21198, Miss = 6362, Miss_rate = 0.300, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[47]: Access = 20933, Miss = 6424, Miss_rate = 0.307, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[48]: Access = 26350, Miss = 6040, Miss_rate = 0.229, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[49]: Access = 31837, Miss = 6197, Miss_rate = 0.195, Pending_hits = 126, Reservation_fails = 337
L2_cache_bank[50]: Access = 25368, Miss = 6053, Miss_rate = 0.239, Pending_hits = 86, Reservation_fails = 96
L2_cache_bank[51]: Access = 26343, Miss = 6318, Miss_rate = 0.240, Pending_hits = 94, Reservation_fails = 73
L2_cache_bank[52]: Access = 28403, Miss = 6258, Miss_rate = 0.220, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[53]: Access = 32603, Miss = 6431, Miss_rate = 0.197, Pending_hits = 93, Reservation_fails = 88
L2_cache_bank[54]: Access = 28670, Miss = 6071, Miss_rate = 0.212, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[55]: Access = 32736, Miss = 6323, Miss_rate = 0.193, Pending_hits = 81, Reservation_fails = 224
L2_cache_bank[56]: Access = 22400, Miss = 6322, Miss_rate = 0.282, Pending_hits = 99, Reservation_fails = 205
L2_cache_bank[57]: Access = 26381, Miss = 6663, Miss_rate = 0.253, Pending_hits = 151, Reservation_fails = 10
L2_cache_bank[58]: Access = 22947, Miss = 6460, Miss_rate = 0.282, Pending_hits = 96, Reservation_fails = 65
L2_cache_bank[59]: Access = 21630, Miss = 6347, Miss_rate = 0.293, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[60]: Access = 21100, Miss = 6064, Miss_rate = 0.287, Pending_hits = 122, Reservation_fails = 479
L2_cache_bank[61]: Access = 21235, Miss = 6103, Miss_rate = 0.287, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[62]: Access = 20464, Miss = 6313, Miss_rate = 0.308, Pending_hits = 98, Reservation_fails = 125
L2_cache_bank[63]: Access = 20918, Miss = 6129, Miss_rate = 0.293, Pending_hits = 94, Reservation_fails = 0
L2_total_cache_accesses = 1618028
L2_total_cache_misses = 405626
L2_total_cache_miss_rate = 0.2507
L2_total_cache_pending_hits = 7822
L2_total_cache_reservation_fails = 7758
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1103003
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 125494
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7758
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 271776
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7755
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 101577
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 281
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8075
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1515783
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 110000
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7758
L2_cache_data_port_util = 0.241
L2_cache_fill_port_util = 0.079

icnt_total_pkts_mem_to_simt=1618028
icnt_total_pkts_simt_to_mem=1618028
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1618028
Req_Network_cycles = 78159
Req_Network_injected_packets_per_cycle =      20.7017 
Req_Network_conflicts_per_cycle =      39.0025
Req_Network_conflicts_per_cycle_util =      46.1508
Req_Bank_Level_Parallism =      24.4959
Req_Network_in_buffer_full_per_cycle =      28.0660
Req_Network_in_buffer_avg_util =     176.4533
Req_Network_out_buffer_full_per_cycle =       0.0040
Req_Network_out_buffer_avg_util =       1.9962

Reply_Network_injected_packets_num = 1618028
Reply_Network_cycles = 78159
Reply_Network_injected_packets_per_cycle =       20.7017
Reply_Network_conflicts_per_cycle =       23.3380
Reply_Network_conflicts_per_cycle_util =      27.6116
Reply_Bank_Level_Parallism =      24.4926
Reply_Network_in_buffer_full_per_cycle =       0.0750
Reply_Network_in_buffer_avg_util =      34.3381
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2588
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 4 min, 36 sec (3876 sec)
gpgpu_simulation_rate = 98269 (inst/sec)
gpgpu_simulation_rate = 20 (cycle/sec)
gpgpu_silicon_slowdown = 56600000x
GPGPU-Sim: detected inactive GPU simulation thread
Time spent in different stages of GPU_CUDA KERNEL:
 0.000047000001 s,  0.000002540710 % : GPU: SET DEVICE / DRIVER INIT
 0.000005000000 s,  0.000000270288 % : GPU MEM: ALO
 1.086277008057 s,  0.058721583337 % : GPU MEM: COPY IN
1848.738647460938 s, 99.938461303711 % : GPU: KERNEL
 0.051925998181 s,  0.002806997392 % : GPU MEM: COPY OUT
 0.000001000000 s,  0.000000054058 % : GPU MEM: FRE
Total time:
1849.876953125000 s
> > > > > > > > > > 
GPGPU-Sim: *** exit detected ***
