m255
K4
z2
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/satheesh/chiploop-saas/chiploop-runner
vauto_module
!s110 1760298987
!i10b 1
!s100 ]iKK_^0dcZV3C4@PRi8M93
I37z2l4VXBK_d_E^mQ_J>g3
R0
w1760298984
8downloads\92068349-0a17-4eca-939c-a5e3cfa88f0c\auto_module.v
Fdownloads\92068349-0a17-4eca-939c-a5e3cfa88f0c\auto_module.v
!i122 2
Z1 L0 1 16
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OL;L;2024.3;79
r1
!s85 0
31
!s108 1760298987.000000
!s107 C:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|C:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|C:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|C:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|C:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|C:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|C:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|C:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|C:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|C:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|C:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|C:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|downloads\\92068349-0a17-4eca-939c-a5e3cfa88f0c\\tb_auto_module.sv|downloads\\92068349-0a17-4eca-939c-a5e3cfa88f0c\\generated_tests.sv|downloads\\92068349-0a17-4eca-939c-a5e3cfa88f0c\\covergroups.sv|downloads\\92068349-0a17-4eca-939c-a5e3cfa88f0c\\auto_module_seq.sv|downloads\\92068349-0a17-4eca-939c-a5e3cfa88f0c\\auto_module_mon.sv|downloads\\92068349-0a17-4eca-939c-a5e3cfa88f0c\\auto_module_if.sv|downloads\\92068349-0a17-4eca-939c-a5e3cfa88f0c\\auto_module_extra_uvm.sv|downloads\\92068349-0a17-4eca-939c-a5e3cfa88f0c\\auto_module_env.sv|downloads\\92068349-0a17-4eca-939c-a5e3cfa88f0c\\auto_module_drv.sv|downloads\\92068349-0a17-4eca-939c-a5e3cfa88f0c\\assertions.sv|downloads\\92068349-0a17-4eca-939c-a5e3cfa88f0c\\auto_module.v|
!s90 -cover|bcest|+acc=rn|downloads\92068349-0a17-4eca-939c-a5e3cfa88f0c\auto_module.v|downloads\92068349-0a17-4eca-939c-a5e3cfa88f0c\assertions.sv|downloads\92068349-0a17-4eca-939c-a5e3cfa88f0c\auto_module_drv.sv|downloads\92068349-0a17-4eca-939c-a5e3cfa88f0c\auto_module_env.sv|downloads\92068349-0a17-4eca-939c-a5e3cfa88f0c\auto_module_extra_uvm.sv|downloads\92068349-0a17-4eca-939c-a5e3cfa88f0c\auto_module_if.sv|downloads\92068349-0a17-4eca-939c-a5e3cfa88f0c\auto_module_mon.sv|downloads\92068349-0a17-4eca-939c-a5e3cfa88f0c\auto_module_seq.sv|downloads\92068349-0a17-4eca-939c-a5e3cfa88f0c\covergroups.sv|downloads\92068349-0a17-4eca-939c-a5e3cfa88f0c\generated_tests.sv|downloads\92068349-0a17-4eca-939c-a5e3cfa88f0c\tb_auto_module.sv|
!i113 0
Z4 !s102 -cover bcest
Z5 o-cover bcest +acc=rn -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z6 tCvgOpt 0
vcounter_4b
Z7 2downloads\ee7e4655-28f2-41f1-98eb-daa1bc9f764e/auto_module.v|downloads\ee7e4655-28f2-41f1-98eb-daa1bc9f764e/tb_counter_4b.sv
Z8 !s110 1760292364
!i10b 1
!s100 Yo=lS1>iY>ik<g>iUd?fR2
I:5O]WmP`RWLE<0E2h8Sb90
R0
w1760292362
8downloads\ee7e4655-28f2-41f1-98eb-daa1bc9f764e/auto_module.v
Fdownloads\ee7e4655-28f2-41f1-98eb-daa1bc9f764e/auto_module.v
!i122 1
R1
R2
R3
r1
!s85 0
31
Z9 !s108 1760292364.000000
Z10 !s107 C:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|C:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|C:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|C:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|C:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|C:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|C:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|C:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|C:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|C:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|C:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|C:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|downloads\\ee7e4655-28f2-41f1-98eb-daa1bc9f764e/tb_counter_4b.sv|downloads\\ee7e4655-28f2-41f1-98eb-daa1bc9f764e/auto_module.v|
Z11 !s90 -cover|bcest|+acc=rn|downloads\ee7e4655-28f2-41f1-98eb-daa1bc9f764e/auto_module.v|downloads\ee7e4655-28f2-41f1-98eb-daa1bc9f764e/tb_counter_4b.sv|
!i113 0
R4
R5
R6
vtb_counter_4b
R7
Z12 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z13 DXx6 mtiUvm 7 uvm_pkg 0 22 MiVhEBb9cnBN5^J=<XBKI2
DXx4 work 21 tb_counter_4b_sv_unit 0 22 E[PhzNTJej>QlL1W3i_WO0
R8
R2
r1
!s85 0
!i10b 1
!s100 =1l7F63<b4716hn;m=1EI0
IDG83mEiL]Yo7:_^FKH1ld3
!s105 tb_counter_4b_sv_unit
S1
R0
Z14 w1760292364
Z15 8downloads\ee7e4655-28f2-41f1-98eb-daa1bc9f764e/tb_counter_4b.sv
Z16 Fdownloads\ee7e4655-28f2-41f1-98eb-daa1bc9f764e/tb_counter_4b.sv
!i122 1
L0 4 10
R3
31
R9
R10
R11
!i113 0
R4
R5
R6
Xtb_counter_4b_sv_unit
R7
R12
R13
R8
VE[PhzNTJej>QlL1W3i_WO0
r1
!s85 0
!i10b 1
!s100 1eQL<A052k1QI8Y_n@5PU2
IE[PhzNTJej>QlL1W3i_WO0
!i103 1
S1
R0
R14
R15
R16
FC:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh
FC:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
FC:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
FC:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
FC:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
FC:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
FC:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
FC:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
FC:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
FC:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
FC:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
FC:/altera/24.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
!i122 1
L0 3 0
R3
31
R9
R10
R11
!i113 0
R4
R5
R6
