#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17cb600 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17cb790 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x17c38f0 .functor NOT 1, L_0x17fb860, C4<0>, C4<0>, C4<0>;
L_0x17fb120 .functor XOR 1, L_0x17fb4d0, L_0x17fb590, C4<0>, C4<0>;
L_0x17fb750 .functor XOR 1, L_0x17fb120, L_0x17fb680, C4<0>, C4<0>;
v0x17f89e0_0 .net *"_ivl_10", 0 0, L_0x17fb680;  1 drivers
v0x17f8ae0_0 .net *"_ivl_12", 0 0, L_0x17fb750;  1 drivers
v0x17f8bc0_0 .net *"_ivl_2", 0 0, L_0x17fb430;  1 drivers
v0x17f8c80_0 .net *"_ivl_4", 0 0, L_0x17fb4d0;  1 drivers
v0x17f8d60_0 .net *"_ivl_6", 0 0, L_0x17fb590;  1 drivers
v0x17f8e90_0 .net *"_ivl_8", 0 0, L_0x17fb120;  1 drivers
v0x17f8f70_0 .var "clk", 0 0;
v0x17f9010_0 .net "f_dut", 0 0, L_0x17fb250;  1 drivers
v0x17f90b0_0 .net "f_ref", 0 0, L_0x17fa190;  1 drivers
v0x17f9150_0 .var/2u "stats1", 159 0;
v0x17f91f0_0 .var/2u "strobe", 0 0;
v0x17f9290_0 .net "tb_match", 0 0, L_0x17fb860;  1 drivers
v0x17f9350_0 .net "tb_mismatch", 0 0, L_0x17c38f0;  1 drivers
v0x17f9410_0 .net "wavedrom_enable", 0 0, v0x17f7080_0;  1 drivers
v0x17f94b0_0 .net "wavedrom_title", 511 0, v0x17f7140_0;  1 drivers
v0x17f9580_0 .net "x1", 0 0, v0x17f7200_0;  1 drivers
v0x17f9620_0 .net "x2", 0 0, v0x17f72a0_0;  1 drivers
v0x17f97d0_0 .net "x3", 0 0, v0x17f7390_0;  1 drivers
L_0x17fb430 .concat [ 1 0 0 0], L_0x17fa190;
L_0x17fb4d0 .concat [ 1 0 0 0], L_0x17fa190;
L_0x17fb590 .concat [ 1 0 0 0], L_0x17fb250;
L_0x17fb680 .concat [ 1 0 0 0], L_0x17fa190;
L_0x17fb860 .cmp/eeq 1, L_0x17fb430, L_0x17fb750;
S_0x17cb920 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x17cb790;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x17b7e70 .functor NOT 1, v0x17f7390_0, C4<0>, C4<0>, C4<0>;
L_0x17cc040 .functor AND 1, L_0x17b7e70, v0x17f72a0_0, C4<1>, C4<1>;
L_0x17c3960 .functor NOT 1, v0x17f7200_0, C4<0>, C4<0>, C4<0>;
L_0x17f9a70 .functor AND 1, L_0x17cc040, L_0x17c3960, C4<1>, C4<1>;
L_0x17f9b40 .functor NOT 1, v0x17f7390_0, C4<0>, C4<0>, C4<0>;
L_0x17f9bb0 .functor AND 1, L_0x17f9b40, v0x17f72a0_0, C4<1>, C4<1>;
L_0x17f9c60 .functor AND 1, L_0x17f9bb0, v0x17f7200_0, C4<1>, C4<1>;
L_0x17f9d20 .functor OR 1, L_0x17f9a70, L_0x17f9c60, C4<0>, C4<0>;
L_0x17f9e80 .functor NOT 1, v0x17f72a0_0, C4<0>, C4<0>, C4<0>;
L_0x17f9ef0 .functor AND 1, v0x17f7390_0, L_0x17f9e80, C4<1>, C4<1>;
L_0x17fa010 .functor AND 1, L_0x17f9ef0, v0x17f7200_0, C4<1>, C4<1>;
L_0x17fa080 .functor OR 1, L_0x17f9d20, L_0x17fa010, C4<0>, C4<0>;
L_0x17fa200 .functor AND 1, v0x17f7390_0, v0x17f72a0_0, C4<1>, C4<1>;
L_0x17fa270 .functor AND 1, L_0x17fa200, v0x17f7200_0, C4<1>, C4<1>;
L_0x17fa190 .functor OR 1, L_0x17fa080, L_0x17fa270, C4<0>, C4<0>;
v0x17c3b60_0 .net *"_ivl_0", 0 0, L_0x17b7e70;  1 drivers
v0x17c3c00_0 .net *"_ivl_10", 0 0, L_0x17f9bb0;  1 drivers
v0x17b7ee0_0 .net *"_ivl_12", 0 0, L_0x17f9c60;  1 drivers
v0x17f59e0_0 .net *"_ivl_14", 0 0, L_0x17f9d20;  1 drivers
v0x17f5ac0_0 .net *"_ivl_16", 0 0, L_0x17f9e80;  1 drivers
v0x17f5bf0_0 .net *"_ivl_18", 0 0, L_0x17f9ef0;  1 drivers
v0x17f5cd0_0 .net *"_ivl_2", 0 0, L_0x17cc040;  1 drivers
v0x17f5db0_0 .net *"_ivl_20", 0 0, L_0x17fa010;  1 drivers
v0x17f5e90_0 .net *"_ivl_22", 0 0, L_0x17fa080;  1 drivers
v0x17f6000_0 .net *"_ivl_24", 0 0, L_0x17fa200;  1 drivers
v0x17f60e0_0 .net *"_ivl_26", 0 0, L_0x17fa270;  1 drivers
v0x17f61c0_0 .net *"_ivl_4", 0 0, L_0x17c3960;  1 drivers
v0x17f62a0_0 .net *"_ivl_6", 0 0, L_0x17f9a70;  1 drivers
v0x17f6380_0 .net *"_ivl_8", 0 0, L_0x17f9b40;  1 drivers
v0x17f6460_0 .net "f", 0 0, L_0x17fa190;  alias, 1 drivers
v0x17f6520_0 .net "x1", 0 0, v0x17f7200_0;  alias, 1 drivers
v0x17f65e0_0 .net "x2", 0 0, v0x17f72a0_0;  alias, 1 drivers
v0x17f66a0_0 .net "x3", 0 0, v0x17f7390_0;  alias, 1 drivers
S_0x17f67e0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x17cb790;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x17f6fc0_0 .net "clk", 0 0, v0x17f8f70_0;  1 drivers
v0x17f7080_0 .var "wavedrom_enable", 0 0;
v0x17f7140_0 .var "wavedrom_title", 511 0;
v0x17f7200_0 .var "x1", 0 0;
v0x17f72a0_0 .var "x2", 0 0;
v0x17f7390_0 .var "x3", 0 0;
E_0x17c64e0/0 .event negedge, v0x17f6fc0_0;
E_0x17c64e0/1 .event posedge, v0x17f6fc0_0;
E_0x17c64e0 .event/or E_0x17c64e0/0, E_0x17c64e0/1;
E_0x17c6270 .event negedge, v0x17f6fc0_0;
E_0x17b19f0 .event posedge, v0x17f6fc0_0;
S_0x17f6ac0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x17f67e0;
 .timescale -12 -12;
v0x17f6cc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17f6dc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x17f67e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17f7490 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x17cb790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x17fa4a0 .functor NOT 1, v0x17f7390_0, C4<0>, C4<0>, C4<0>;
L_0x17fa620 .functor AND 1, L_0x17fa4a0, v0x17f72a0_0, C4<1>, C4<1>;
L_0x17fa810 .functor AND 1, L_0x17fa620, v0x17f7200_0, C4<1>, C4<1>;
L_0x17fa9e0 .functor NOT 1, v0x17f72a0_0, C4<0>, C4<0>, C4<0>;
L_0x17faa80 .functor AND 1, v0x17f7390_0, L_0x17fa9e0, C4<1>, C4<1>;
L_0x17fab40 .functor AND 1, L_0x17faa80, v0x17f7200_0, C4<1>, C4<1>;
L_0x17fac40 .functor OR 1, L_0x17fa810, L_0x17fab40, C4<0>, C4<0>;
L_0x17fad50 .functor AND 1, v0x17f7390_0, v0x17f72a0_0, C4<1>, C4<1>;
L_0x17fae10 .functor NOT 1, v0x17f7200_0, C4<0>, C4<0>, C4<0>;
L_0x17fae80 .functor AND 1, L_0x17fad50, L_0x17fae10, C4<1>, C4<1>;
L_0x17faff0 .functor OR 1, L_0x17fac40, L_0x17fae80, C4<0>, C4<0>;
L_0x17fb0b0 .functor AND 1, v0x17f7390_0, v0x17f72a0_0, C4<1>, C4<1>;
L_0x17fb190 .functor AND 1, L_0x17fb0b0, v0x17f7200_0, C4<1>, C4<1>;
L_0x17fb250 .functor OR 1, L_0x17faff0, L_0x17fb190, C4<0>, C4<0>;
v0x17f76a0_0 .net *"_ivl_0", 0 0, L_0x17fa4a0;  1 drivers
v0x17f7780_0 .net *"_ivl_10", 0 0, L_0x17fab40;  1 drivers
v0x17f7860_0 .net *"_ivl_12", 0 0, L_0x17fac40;  1 drivers
v0x17f7950_0 .net *"_ivl_14", 0 0, L_0x17fad50;  1 drivers
v0x17f7a30_0 .net *"_ivl_16", 0 0, L_0x17fae10;  1 drivers
v0x17f7b60_0 .net *"_ivl_18", 0 0, L_0x17fae80;  1 drivers
v0x17f7c40_0 .net *"_ivl_2", 0 0, L_0x17fa620;  1 drivers
v0x17f7d20_0 .net *"_ivl_20", 0 0, L_0x17faff0;  1 drivers
v0x17f7e00_0 .net *"_ivl_22", 0 0, L_0x17fb0b0;  1 drivers
v0x17f7f70_0 .net *"_ivl_24", 0 0, L_0x17fb190;  1 drivers
v0x17f8050_0 .net *"_ivl_4", 0 0, L_0x17fa810;  1 drivers
v0x17f8130_0 .net *"_ivl_6", 0 0, L_0x17fa9e0;  1 drivers
v0x17f8210_0 .net *"_ivl_8", 0 0, L_0x17faa80;  1 drivers
v0x17f82f0_0 .net "f", 0 0, L_0x17fb250;  alias, 1 drivers
v0x17f83b0_0 .net "x1", 0 0, v0x17f7200_0;  alias, 1 drivers
v0x17f8450_0 .net "x2", 0 0, v0x17f72a0_0;  alias, 1 drivers
v0x17f8540_0 .net "x3", 0 0, v0x17f7390_0;  alias, 1 drivers
S_0x17f87c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x17cb790;
 .timescale -12 -12;
E_0x17c6730 .event anyedge, v0x17f91f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17f91f0_0;
    %nor/r;
    %assign/vec4 v0x17f91f0_0, 0;
    %wait E_0x17c6730;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17f67e0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x17f7200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f72a0_0, 0;
    %assign/vec4 v0x17f7390_0, 0;
    %wait E_0x17c6270;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17b19f0;
    %load/vec4 v0x17f7390_0;
    %load/vec4 v0x17f72a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17f7200_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x17f7200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f72a0_0, 0;
    %assign/vec4 v0x17f7390_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x17c6270;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17f6dc0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17c64e0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x17f7200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f72a0_0, 0;
    %assign/vec4 v0x17f7390_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17cb790;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f8f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f91f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17cb790;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17f8f70_0;
    %inv;
    %store/vec4 v0x17f8f70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17cb790;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17f6fc0_0, v0x17f9350_0, v0x17f97d0_0, v0x17f9620_0, v0x17f9580_0, v0x17f90b0_0, v0x17f9010_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17cb790;
T_7 ;
    %load/vec4 v0x17f9150_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17f9150_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17f9150_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17f9150_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17f9150_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17f9150_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17f9150_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17cb790;
T_8 ;
    %wait E_0x17c64e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17f9150_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f9150_0, 4, 32;
    %load/vec4 v0x17f9290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17f9150_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f9150_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17f9150_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f9150_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17f90b0_0;
    %load/vec4 v0x17f90b0_0;
    %load/vec4 v0x17f9010_0;
    %xor;
    %load/vec4 v0x17f90b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17f9150_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f9150_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17f9150_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f9150_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/truthtable1/iter0/response52/top_module.sv";
