<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (hog_svm_fpga/xillybus_wrapper.cpp:91) of variable 'p_Val2_s', hog_svm_fpga/xillybus_wrapper.cpp:91 on array 'bin_vote.V', hog_svm_fpga/xillybus_wrapper.cpp:73 and 'load' operation ('__Val2__', hog_svm_fpga/xillybus_wrapper.cpp:91) on array 'bin_vote.V', hog_svm_fpga/xillybus_wrapper.cpp:73." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:16:01.102+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_V_load_2', hog_svm_fpga/xillybus_wrapper.cpp:36) on array 'image_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_V'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:16:00.416+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'xillybus_wrapper/out' to 'xillybus_wrapper/out_r' to avoid the conflict with HDL keywords or other object names." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:59.884+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'xillybus_wrapper/in' to 'xillybus_wrapper/in_r' to avoid the conflict with HDL keywords or other object names." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:59.874+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:59.854+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop8.preheader42_proc' to 'Block_arrayctor.loop' (hog_svm_fpga/xillybus_wrapper.cpp:234:2)" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:59.754+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (hog_svm_fpga/xillybus_wrapper.cpp:71:18) in function 'compute_cells' : &#xD;&#xA;&#xD;&#xA;more than one sub loop." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:58.929+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'cells.mag_sq.V' should be updated in process function 'compute_cells', otherwise it may not be synthesized correctly." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:57.409+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'cells.bin.V' should be updated in process function 'compute_cells', otherwise it may not be synthesized correctly." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:57.380+0800" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] hog_svm_fpga/hardware_approximation.cpp:109: variable-indexed range selection may cause suboptimal QoR." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:55.907+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:46.081+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:46.065+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:46.065+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:46.049+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:46.049+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:46.049+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:46.034+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:46.034+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:46.018+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:46.018+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:46.018+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:46.013+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:45.996+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:45.996+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:45.980+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:45.980+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:45.965+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:45.965+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:45.965+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:45.949+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:45.949+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:45.933+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:45.933+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:45.933+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:45.918+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:15:45.918+0800" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:19:11.773+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[1]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.921+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[2]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.906+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[3]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.891+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[4]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.874+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[5]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.859+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[6]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.845+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[7]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.830+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[8]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.817+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[9]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.803+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[10]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.788+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[11]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.772+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[12]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.757+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[13]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.743+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[14]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.731+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[15]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.718+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[16]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.705+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[17]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.691+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[18]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.677+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[19]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.664+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[20]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.651+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[21]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.637+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[22]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.622+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[23]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.608+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[24]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.595+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[25]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.583+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[26]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.561+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[27]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.546+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[28]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.532+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[29]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.520+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[30]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.507+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (dout_r_reg[31]) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.493+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module xillybus_wrapper_dEe." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.479+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[17]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.463+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[18]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.450+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[19]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.437+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[20]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.423+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[21]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.407+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[22]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.392+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[23]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.376+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[24]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.362+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[25]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.349+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[26]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.335+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[27]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.321+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[28]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.307+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[29]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.291+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[30]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.276+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[31]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.262+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[32]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.249+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[33]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.236+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[34]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.222+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[35]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.209+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[36]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.195+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[37]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.182+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[38]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.170+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[39]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.156+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[40]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.143+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[41]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.131+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[42]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.119+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[43]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.105+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[44]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.093+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[45]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.081+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[46]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.068+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[47]__0) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.056+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[17]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.043+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[18]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.030+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[19]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.017+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[20]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:01.002+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[21]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.990+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[22]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.977+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[23]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.965+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[24]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.954+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[25]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.942+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[26]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.929+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[27]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.917+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[28]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.905+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[29]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.892+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[30]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.878+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[31]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.863+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[32]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.853+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[33]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.840+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[34]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.827+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[35]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.815+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[36]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.803+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[37]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.790+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[38]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.777+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[39]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.765+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[40]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.752+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[41]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.707+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[42]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.695+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[43]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.683+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[44]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.670+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[45]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.656+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[46]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.642+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/p_Val2_1_reg_709_reg[47]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.628+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/q1_reg[0]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.617+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/tmp_mid2_v_v_v_reg_603_reg[6]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.605+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (compute_cells_U0/i_op_assign_1_reg_178_reg[6]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.590+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/tmp_117_cast_reg_298_reg[12]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.575+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/tmp_117_cast_reg_298_reg[5]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.562+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/tmp_117_cast_reg_298_reg[13]) is unused and will be removed from module xillybus_wrapper." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.545+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grad_vote_bin_V_U/xillybus_wrapper_lbW_memcore_U/xillybus_wrapper_lbW_memcore_ram_U/ram_reg was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:18:00.529+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grad_vote_bin_V_U/xillybus_wrapper_lbW_memcore_U/xillybus_wrapper_lbW_memcore_ram_U/q0_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_lbW_memcore.v:39]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.954+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grad_vote_magnitude_s_U/xillybus_wrapper_kbM_memcore_U/xillybus_wrapper_kbM_memcore_ram_U/ram_reg was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.940+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grad_vote_magnitude_s_U/xillybus_wrapper_kbM_memcore_U/xillybus_wrapper_kbM_memcore_ram_U/q0_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_kbM_memcore.v:39]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.926+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.913+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:729]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.898+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.885+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:728]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.870+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element tmp_53_reg_1995_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:709]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.857+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element tmp_51_reg_1990_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:708]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.843+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.831+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1469]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.821+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.809+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1417]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.795+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1417]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.784+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1417]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.773+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.762+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1417]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.751+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.740+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1455]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.728+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.716+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1409]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.705+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1409]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.693+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1409]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.679+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.667+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1409]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.654+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element tmp_49_reg_1975_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:789]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.629+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element reg_361_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:729]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.615+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element tmp_47_reg_1970_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:788]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.603+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element OP2_V_cast_reg_1903_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:593]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.592+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element reg_357_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:728]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.578+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element p_Val2_4_reg_2020_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:698]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.567+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element p_Val2_8_reg_2010_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:699]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.556+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element p_Val2_9_reg_2005_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:707]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.543+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element p_Val2_6_reg_2000_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:706]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.531+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:55.518+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:483]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:45.612+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:859]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:45.602+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:859]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:45.590+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:45.578+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:45.565+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:45.554+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:859]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:45.542+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element addconv_reg_704_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:411]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:45.530+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element p_Val2_1_reg_709_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:483]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:45.519+0800" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met " projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:45.507+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element tmp_50_reg_1752_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:684]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:40.595+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_42_reg_1893_reg' and it is trimmed from '7' to '6' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:597]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:40.584+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'SVM_index_reg_1919_reg' and it is trimmed from '12' to '11' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:605]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:40.575+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_72_cast_reg_1959_reg' and it is trimmed from '16' to '11' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:807]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:40.565+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_12_reg_1762_reg' and it is trimmed from '32' to '23' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:748]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:40.555+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'man_V_2_reg_1843_reg' and it is trimmed from '54' to '32' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:670]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:40.544+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_reg_2046_reg' and it is trimmed from '32' to '23' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:769]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:40.533+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element p_Val2_7_fu_164_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:577]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:40.523+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_73_mid2_v_reg_1008_pp0_iter1_reg_reg' and it is trimmed from '7' to '6' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:366]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:40.509+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_73_mid2_v_reg_1008_pp0_iter2_reg_reg' and it is trimmed from '7' to '6' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:367]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:40.495+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[27]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.472+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[28]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.472+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[29]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.461+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[30]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.438+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[31]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.438+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tvalid" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.432+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tlast" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.421+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tuser[0]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.411+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[0]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.386+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[1]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.386+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[2]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.371+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[3]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.369+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[4]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.358+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[5]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.346+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[6]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.329+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[7]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.313+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[8]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.313+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[9]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.309+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[10]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.299+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[11]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.288+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[12]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.277+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[13]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.260+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[14]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.244+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[15]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.244+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[16]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.228+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[17]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.228+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[18]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.213+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[19]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.213+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[20]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.203+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[21]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.186+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[22]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.170+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[23]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.170+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[24]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.155+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[25]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.155+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[26]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.146+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[27]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.135+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[28]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.125+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[29]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.116+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[30]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.106+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[31]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.097+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tvalid" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.087+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_a_tlast" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.078+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_a_tuser[0]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.069+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port aresetn" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.060+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port aclken" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.048+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port m_axis_result_tlast" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.036+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port m_axis_result_tuser[0]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.027+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port SINIT" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.018+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port SSET" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:21.009+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port SCLR" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.999+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port CE" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.987+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port CLK" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.978+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SINIT" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.969+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SSET" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.959+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SCLR" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.951+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port CE" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.942+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port CLK" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.933+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design special_detect__parameterized1 has unconnected port A[31]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.923+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design compare_eq_im__parameterized2 has unconnected port CARRYS_OUT[0]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.914+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.905+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.896+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.887+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.878+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.869+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SINIT" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.859+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SSET" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.848+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SCLR" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.838+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port CE" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.830+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port CLK" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.820+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.812+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.803+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.793+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.784+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.776+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SINIT" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.767+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SSET" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.758+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SCLR" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.749+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CE" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.741+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CLK" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.732+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SINIT" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.711+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SSET" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.702+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SCLR" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.693+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CE" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.684+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CLK" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.676+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SINIT" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.667+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SSET" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.659+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SCLR" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.650+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CE" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.641+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CLK" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.633+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port CE" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.624+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port CLK" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.616+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[8]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.608+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[9]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.599+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[10]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.591+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[11]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.582+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port SINIT" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.573+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port SSET" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.565+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port SCLR" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.557+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port CE" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.548+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port CLK" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.539+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1876]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.529+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1874]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.521+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1826]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.513+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1822]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.505+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1820]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.496+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1810]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.488+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1808]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.480+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1527]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.471+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1509]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.463+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1429]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.454+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1419]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.445+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1280]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.437+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/svm_detect.v:1252]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:20.428+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:929]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.389+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:925]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.372+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:915]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.372+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:875]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.356+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:837]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.356+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:864]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.339+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:862]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.339+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:856]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.321+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:854]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.321+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:838]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.305+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:824]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.305+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:822]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.290+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:820]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.290+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:810]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.286+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:804]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.268+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:776]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.268+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:768]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.253+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:764]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.253+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:748]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.237+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:746]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.237+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:744]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.221+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:706]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.221+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:698]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.217+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:686]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.210+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:682]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.202+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:678]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.194+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:676]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.186+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:670]" projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:17:15.178+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'xillybus_wrapper_ap_uitofp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:16:43.430+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'xillybus_wrapper_ap_fsub_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:16:40.888+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'xillybus_wrapper_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:16:38.808+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'xillybus_wrapper_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hog_svm_fpga" solutionName="hog_svm_fpga" date="2018-05-19T01:16:36.670+0800" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
