Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan 15 21:16:31 2026
| Host         : DESKTOP-VGVTN86 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file combined_withvision_timing_summary_routed.rpt -pb combined_withvision_timing_summary_routed.pb -rpx combined_withvision_timing_summary_routed.rpx -warn_on_violation
| Design       : combined_withvision
| Device       : 7a35t-cpg236
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.053        0.000                      0                  119        0.195        0.000                      0                  119        4.500        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.053        0.000                      0                  119        0.195        0.000                      0                  119        4.500        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 u_pwm/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.748ns (19.140%)  route 3.160ns (80.860%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.422     4.581    u_pwm/clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  u_pwm/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.433     5.014 f  u_pwm/counter_reg[10]/Q
                         net (fo=8, routed)           1.513     6.527    u_pwm/counter[10]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.105     6.632 f  u_pwm/counter[20]_i_5/O
                         net (fo=1, routed)           0.692     7.324    u_pwm/counter[20]_i_5_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I2_O)        0.105     7.429 f  u_pwm/counter[20]_i_3/O
                         net (fo=21, routed)          0.955     8.384    u_pwm/counter[20]_i_3_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I3_O)        0.105     8.489 r  u_pwm/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.489    u_pwm/counter[7]_i_1_n_0
    SLICE_X63Y27         FDCE                                         r  u_pwm/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.319    14.319    u_pwm/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  u_pwm/counter_reg[7]/C
                         clock pessimism              0.225    14.544    
                         clock uncertainty           -0.035    14.509    
    SLICE_X63Y27         FDCE (Setup_fdce_C_D)        0.033    14.542    u_pwm/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                          -8.489    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 u_pwm/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.748ns (19.150%)  route 3.158ns (80.850%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.422     4.581    u_pwm/clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  u_pwm/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.433     5.014 f  u_pwm/counter_reg[10]/Q
                         net (fo=8, routed)           1.513     6.527    u_pwm/counter[10]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.105     6.632 f  u_pwm/counter[20]_i_5/O
                         net (fo=1, routed)           0.692     7.324    u_pwm/counter[20]_i_5_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I2_O)        0.105     7.429 f  u_pwm/counter[20]_i_3/O
                         net (fo=21, routed)          0.953     8.382    u_pwm/counter[20]_i_3_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I3_O)        0.105     8.487 r  u_pwm/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.487    u_pwm/counter[16]_i_1_n_0
    SLICE_X63Y27         FDCE                                         r  u_pwm/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.319    14.319    u_pwm/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  u_pwm/counter_reg[16]/C
                         clock pessimism              0.225    14.544    
                         clock uncertainty           -0.035    14.509    
    SLICE_X63Y27         FDCE (Setup_fdce_C_D)        0.032    14.541    u_pwm/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 u_pwm/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.748ns (19.160%)  route 3.156ns (80.840%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.422     4.581    u_pwm/clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  u_pwm/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.433     5.014 f  u_pwm/counter_reg[10]/Q
                         net (fo=8, routed)           1.513     6.527    u_pwm/counter[10]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.105     6.632 f  u_pwm/counter[20]_i_5/O
                         net (fo=1, routed)           0.692     7.324    u_pwm/counter[20]_i_5_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I2_O)        0.105     7.429 f  u_pwm/counter[20]_i_3/O
                         net (fo=21, routed)          0.951     8.380    u_pwm/counter[20]_i_3_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I3_O)        0.105     8.485 r  u_pwm/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.485    u_pwm/counter[14]_i_1_n_0
    SLICE_X63Y27         FDCE                                         r  u_pwm/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.319    14.319    u_pwm/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  u_pwm/counter_reg[14]/C
                         clock pessimism              0.225    14.544    
                         clock uncertainty           -0.035    14.509    
    SLICE_X63Y27         FDCE (Setup_fdce_C_D)        0.032    14.541    u_pwm/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 u_uart/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/clk_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.710ns (20.364%)  route 2.777ns (79.636%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.590ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.431     4.590    u_uart/CLK
    SLICE_X61Y15         FDRE                                         r  u_uart/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.379     4.969 r  u_uart/clk_count_reg[7]/Q
                         net (fo=4, routed)           0.838     5.807    u_uart/clk_count_reg_n_0_[7]
    SLICE_X58Y15         LUT5 (Prop_lut5_I3_O)        0.105     5.912 r  u_uart/state[1]_i_6/O
                         net (fo=2, routed)           0.521     6.432    u_uart/state[1]_i_6_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I0_O)        0.105     6.537 r  u_uart/state[1]_i_4/O
                         net (fo=2, routed)           0.871     7.408    u_uart/state[1]_i_4_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I1_O)        0.121     7.529 r  u_uart/clk_count[13]_i_1/O
                         net (fo=14, routed)          0.548     8.077    u_uart/clk_count[13]_i_1_n_0
    SLICE_X58Y14         FDRE                                         r  u_uart/clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.325    14.325    u_uart/CLK
    SLICE_X58Y14         FDRE                                         r  u_uart/clk_count_reg[4]/C
                         clock pessimism              0.240    14.565    
                         clock uncertainty           -0.035    14.530    
    SLICE_X58Y14         FDRE (Setup_fdre_C_CE)      -0.331    14.199    u_uart/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                          -8.077    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 u_uart/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/clk_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.710ns (20.449%)  route 2.762ns (79.551%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.590ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.431     4.590    u_uart/CLK
    SLICE_X61Y15         FDRE                                         r  u_uart/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.379     4.969 r  u_uart/clk_count_reg[7]/Q
                         net (fo=4, routed)           0.838     5.807    u_uart/clk_count_reg_n_0_[7]
    SLICE_X58Y15         LUT5 (Prop_lut5_I3_O)        0.105     5.912 r  u_uart/state[1]_i_6/O
                         net (fo=2, routed)           0.521     6.432    u_uart/state[1]_i_6_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I0_O)        0.105     6.537 r  u_uart/state[1]_i_4/O
                         net (fo=2, routed)           0.871     7.408    u_uart/state[1]_i_4_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I1_O)        0.121     7.529 r  u_uart/clk_count[13]_i_1/O
                         net (fo=14, routed)          0.533     8.062    u_uart/clk_count[13]_i_1_n_0
    SLICE_X58Y17         FDRE                                         r  u_uart/clk_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.323    14.323    u_uart/CLK
    SLICE_X58Y17         FDRE                                         r  u_uart/clk_count_reg[12]/C
                         clock pessimism              0.240    14.563    
                         clock uncertainty           -0.035    14.528    
    SLICE_X58Y17         FDRE (Setup_fdre_C_CE)      -0.331    14.197    u_uart/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.197    
                         arrival time                          -8.062    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 u_uart/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/clk_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.710ns (20.449%)  route 2.762ns (79.551%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.590ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.431     4.590    u_uart/CLK
    SLICE_X61Y15         FDRE                                         r  u_uart/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.379     4.969 r  u_uart/clk_count_reg[7]/Q
                         net (fo=4, routed)           0.838     5.807    u_uart/clk_count_reg_n_0_[7]
    SLICE_X58Y15         LUT5 (Prop_lut5_I3_O)        0.105     5.912 r  u_uart/state[1]_i_6/O
                         net (fo=2, routed)           0.521     6.432    u_uart/state[1]_i_6_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I0_O)        0.105     6.537 r  u_uart/state[1]_i_4/O
                         net (fo=2, routed)           0.871     7.408    u_uart/state[1]_i_4_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I1_O)        0.121     7.529 r  u_uart/clk_count[13]_i_1/O
                         net (fo=14, routed)          0.533     8.062    u_uart/clk_count[13]_i_1_n_0
    SLICE_X58Y17         FDRE                                         r  u_uart/clk_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.323    14.323    u_uart/CLK
    SLICE_X58Y17         FDRE                                         r  u_uart/clk_count_reg[13]/C
                         clock pessimism              0.240    14.563    
                         clock uncertainty           -0.035    14.528    
    SLICE_X58Y17         FDRE (Setup_fdre_C_CE)      -0.331    14.197    u_uart/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.197    
                         arrival time                          -8.062    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 u_uart/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/clk_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.710ns (20.449%)  route 2.762ns (79.551%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.590ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.431     4.590    u_uart/CLK
    SLICE_X61Y15         FDRE                                         r  u_uart/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.379     4.969 r  u_uart/clk_count_reg[7]/Q
                         net (fo=4, routed)           0.838     5.807    u_uart/clk_count_reg_n_0_[7]
    SLICE_X58Y15         LUT5 (Prop_lut5_I3_O)        0.105     5.912 r  u_uart/state[1]_i_6/O
                         net (fo=2, routed)           0.521     6.432    u_uart/state[1]_i_6_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I0_O)        0.105     6.537 r  u_uart/state[1]_i_4/O
                         net (fo=2, routed)           0.871     7.408    u_uart/state[1]_i_4_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I1_O)        0.121     7.529 r  u_uart/clk_count[13]_i_1/O
                         net (fo=14, routed)          0.533     8.062    u_uart/clk_count[13]_i_1_n_0
    SLICE_X58Y17         FDRE                                         r  u_uart/clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.323    14.323    u_uart/CLK
    SLICE_X58Y17         FDRE                                         r  u_uart/clk_count_reg[5]/C
                         clock pessimism              0.240    14.563    
                         clock uncertainty           -0.035    14.528    
    SLICE_X58Y17         FDRE (Setup_fdre_C_CE)      -0.331    14.197    u_uart/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.197    
                         arrival time                          -8.062    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 u_uart/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/clk_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.710ns (20.449%)  route 2.762ns (79.551%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.590ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.431     4.590    u_uart/CLK
    SLICE_X61Y15         FDRE                                         r  u_uart/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.379     4.969 r  u_uart/clk_count_reg[7]/Q
                         net (fo=4, routed)           0.838     5.807    u_uart/clk_count_reg_n_0_[7]
    SLICE_X58Y15         LUT5 (Prop_lut5_I3_O)        0.105     5.912 r  u_uart/state[1]_i_6/O
                         net (fo=2, routed)           0.521     6.432    u_uart/state[1]_i_6_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I0_O)        0.105     6.537 r  u_uart/state[1]_i_4/O
                         net (fo=2, routed)           0.871     7.408    u_uart/state[1]_i_4_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I1_O)        0.121     7.529 r  u_uart/clk_count[13]_i_1/O
                         net (fo=14, routed)          0.533     8.062    u_uart/clk_count[13]_i_1_n_0
    SLICE_X58Y17         FDRE                                         r  u_uart/clk_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.323    14.323    u_uart/CLK
    SLICE_X58Y17         FDRE                                         r  u_uart/clk_count_reg[6]/C
                         clock pessimism              0.240    14.563    
                         clock uncertainty           -0.035    14.528    
    SLICE_X58Y17         FDRE (Setup_fdre_C_CE)      -0.331    14.197    u_uart/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.197    
                         arrival time                          -8.062    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 u_pwm/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.748ns (19.625%)  route 3.064ns (80.375%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.422     4.581    u_pwm/clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  u_pwm/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.433     5.014 f  u_pwm/counter_reg[10]/Q
                         net (fo=8, routed)           1.513     6.527    u_pwm/counter[10]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.105     6.632 f  u_pwm/counter[20]_i_5/O
                         net (fo=1, routed)           0.692     7.324    u_pwm/counter[20]_i_5_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I2_O)        0.105     7.429 f  u_pwm/counter[20]_i_3/O
                         net (fo=21, routed)          0.859     8.288    u_pwm/counter[20]_i_3_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.105     8.393 r  u_pwm/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.393    u_pwm/counter[0]_i_1_n_0
    SLICE_X63Y22         FDCE                                         r  u_pwm/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.319    14.319    u_pwm/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  u_pwm/counter_reg[0]/C
                         clock pessimism              0.241    14.560    
                         clock uncertainty           -0.035    14.525    
    SLICE_X63Y22         FDCE (Setup_fdce_C_D)        0.032    14.557    u_pwm/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  6.164    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 u_pwm/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.748ns (20.168%)  route 2.961ns (79.832%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.422     4.581    u_pwm/clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  u_pwm/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.433     5.014 f  u_pwm/counter_reg[10]/Q
                         net (fo=8, routed)           1.513     6.527    u_pwm/counter[10]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.105     6.632 f  u_pwm/counter[20]_i_5/O
                         net (fo=1, routed)           0.692     7.324    u_pwm/counter[20]_i_5_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I2_O)        0.105     7.429 f  u_pwm/counter[20]_i_3/O
                         net (fo=21, routed)          0.756     8.185    u_pwm/counter[20]_i_3_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I3_O)        0.105     8.290 r  u_pwm/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.290    u_pwm/counter[13]_i_1_n_0
    SLICE_X63Y27         FDCE                                         r  u_pwm/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.319    14.319    u_pwm/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  u_pwm/counter_reg[13]/C
                         clock pessimism              0.225    14.544    
                         clock uncertainty           -0.035    14.509    
    SLICE_X63Y27         FDCE (Setup_fdce_C_D)        0.030    14.539    u_pwm/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  6.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_pwm/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.975%)  route 0.140ns (43.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.585     1.468    u_pwm/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  u_pwm/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  u_pwm/counter_reg[16]/Q
                         net (fo=27, routed)          0.140     1.750    u_pwm/counter[16]
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.045     1.795 r  u_pwm/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     1.795    u_pwm/counter[17]_i_1_n_0
    SLICE_X64Y26         FDCE                                         r  u_pwm/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.851     1.978    u_pwm/clk_IBUF_BUFG
    SLICE_X64Y26         FDCE                                         r  u_pwm/counter_reg[17]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y26         FDCE (Hold_fdce_C_D)         0.120     1.599    u_pwm/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u_uart/rx_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.077%)  route 0.186ns (56.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.589     1.472    u_uart/CLK
    SLICE_X62Y17         FDRE                                         r  u_uart/rx_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  u_uart/rx_byte_reg[1]/Q
                         net (fo=3, routed)           0.186     1.799    rx_byte[1]
    SLICE_X61Y20         FDRE                                         r  val_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  val_x_reg[1]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.070     1.572    val_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.227ns (70.303%)  route 0.096ns (29.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.096     1.693    u_uart/val_y
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.099     1.792 r  u_uart/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.792    u_uart_n_1
    SLICE_X62Y20         FDRE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.092     1.561    FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.227ns (70.343%)  route 0.096ns (29.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.096     1.693    u_uart/val_y
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.099     1.792 r  u_uart/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.792    u_uart_n_0
    SLICE_X62Y20         FDRE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.091     1.560    FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_uart/rx_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.968%)  route 0.187ns (57.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.587     1.470    u_uart/CLK
    SLICE_X63Y19         FDRE                                         r  u_uart/rx_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  u_uart/rx_byte_reg[3]/Q
                         net (fo=3, routed)           0.187     1.798    rx_byte[3]
    SLICE_X60Y20         FDRE                                         r  val_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  val_y_reg[3]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.063     1.565    val_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u_uart/rx_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.638%)  route 0.175ns (55.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.586     1.469    u_uart/CLK
    SLICE_X61Y19         FDRE                                         r  u_uart/rx_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  u_uart/rx_byte_reg[7]/Q
                         net (fo=3, routed)           0.175     1.785    rx_byte[7]
    SLICE_X60Y20         FDRE                                         r  val_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  val_y_reg[7]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.063     1.545    val_y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_disp/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_disp/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.274ns (70.967%)  route 0.112ns (29.033%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.589     1.472    u_disp/clk_IBUF_BUFG
    SLICE_X60Y16         FDCE                                         r  u_disp/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  u_disp/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.112     1.748    u_disp/refresh_counter_reg_n_0_[10]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.858 r  u_disp/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    u_disp/refresh_counter_reg[8]_i_1_n_5
    SLICE_X60Y16         FDCE                                         r  u_disp/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.857     1.984    u_disp/clk_IBUF_BUFG
    SLICE_X60Y16         FDCE                                         r  u_disp/refresh_counter_reg[10]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X60Y16         FDCE (Hold_fdce_C_D)         0.134     1.606    u_disp/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_disp/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_disp/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.274ns (70.967%)  route 0.112ns (29.033%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.590     1.473    u_disp/clk_IBUF_BUFG
    SLICE_X60Y14         FDCE                                         r  u_disp/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  u_disp/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.112     1.749    u_disp/refresh_counter_reg_n_0_[2]
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.859 r  u_disp/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    u_disp/refresh_counter_reg[0]_i_1_n_5
    SLICE_X60Y14         FDCE                                         r  u_disp/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.859     1.986    u_disp/clk_IBUF_BUFG
    SLICE_X60Y14         FDCE                                         r  u_disp/refresh_counter_reg[2]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y14         FDCE (Hold_fdce_C_D)         0.134     1.607    u_disp/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 u_pwm/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.250%)  route 0.170ns (47.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.585     1.468    u_pwm/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  u_pwm/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  u_pwm/counter_reg[16]/Q
                         net (fo=27, routed)          0.170     1.779    u_pwm/counter[16]
    SLICE_X63Y26         LUT6 (Prop_lut6_I4_O)        0.045     1.824 r  u_pwm/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.824    u_pwm/counter[19]_i_1_n_0
    SLICE_X63Y26         FDCE                                         r  u_pwm/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.851     1.978    u_pwm/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  u_pwm/counter_reg[19]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X63Y26         FDCE (Hold_fdce_C_D)         0.092     1.571    u_pwm/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u_pwm/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.104%)  route 0.171ns (47.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.585     1.468    u_pwm/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  u_pwm/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  u_pwm/counter_reg[16]/Q
                         net (fo=27, routed)          0.171     1.780    u_pwm/counter[16]
    SLICE_X63Y26         LUT6 (Prop_lut6_I4_O)        0.045     1.825 r  u_pwm/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     1.825    u_pwm/counter[18]_i_1_n_0
    SLICE_X63Y26         FDCE                                         r  u_pwm/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.851     1.978    u_pwm/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  u_pwm/counter_reg[18]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X63Y26         FDCE (Hold_fdce_C_D)         0.091     1.570    u_pwm/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   val_x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y20   val_x_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y20   val_x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y20   val_x_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   val_x_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   val_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   val_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   val_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   val_x_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   val_x_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   val_x_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   val_x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   val_x_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   val_x_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 val_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.508ns  (logic 6.864ns (50.813%)  route 6.644ns (49.187%))
  Logic Levels:           13  (CARRY4=8 LUT1=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.426     4.585    clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  val_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.433     5.018 f  val_y_reg[1]/Q
                         net (fo=6, routed)           1.030     6.048    u_pwm/i__carry_i_18_0[1]
    SLICE_X56Y21         LUT1 (Prop_lut1_I0_O)        0.105     6.153 r  u_pwm/i__carry_i_30/O
                         net (fo=1, routed)           0.000     6.153    u_pwm/i__carry_i_30_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     6.633 r  u_pwm/i__carry_i_23/O[2]
                         net (fo=1, routed)           0.663     7.297    u_pwm/i__carry_i_23_n_5
    SLICE_X57Y20         LUT2 (Prop_lut2_I1_O)        0.244     7.541 r  u_pwm/i__carry_i_20/O
                         net (fo=1, routed)           0.000     7.541    u_pwm/i__carry_i_20_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.873 r  u_pwm/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.873    u_pwm/i__carry_i_13_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.971 r  u_pwm/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.971    u_pwm/i__carry_i_12_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.236 f  u_pwm/i__carry__0_i_11/O[1]
                         net (fo=2, routed)           0.983     9.219    u_pwm/width20[15]
    SLICE_X61Y24         LUT1 (Prop_lut1_I0_O)        0.250     9.469 r  u_pwm/i__carry__0_i_13/O
                         net (fo=1, routed)           0.000     9.469    u_pwm/i__carry__0_i_13_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.801 r  u_pwm/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.008     9.809    u_pwm/i__carry__0_i_10_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.989 r  u_pwm/i__carry__0_i_9/O[0]
                         net (fo=2, routed)           0.713    10.702    u_pwm/i__carry__0_i_9_n_7
    SLICE_X63Y24         LUT4 (Prop_lut4_I2_O)        0.249    10.951 r  u_pwm/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.951    u_pwm/i__carry__0_i_5_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.283 r  u_pwm/servo_pwm0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.008    11.291    u_pwm/servo_pwm0_inferred__0/i__carry__0_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    11.423 r  u_pwm/servo_pwm0_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           3.238    14.661    ja_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.432    18.093 r  ja_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.093    ja[1]
    L2                                                                r  ja[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.870ns  (logic 6.605ns (51.317%)  route 6.266ns (48.683%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.427     4.586    clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  val_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.379     4.965 r  val_x_reg[0]/Q
                         net (fo=6, routed)           0.642     5.607    u_pwm/Q[0]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.558     6.165 r  u_pwm/servo_pwm0_carry_i_23/O[2]
                         net (fo=1, routed)           0.667     6.832    u_pwm/servo_pwm0_carry_i_23_n_5
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.253     7.085 r  u_pwm/servo_pwm0_carry_i_20/O
                         net (fo=1, routed)           0.000     7.085    u_pwm/servo_pwm0_carry_i_20_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.417 r  u_pwm/servo_pwm0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.417    u_pwm/servo_pwm0_carry_i_13_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.617 r  u_pwm/servo_pwm0_carry_i_12/O[2]
                         net (fo=1, routed)           0.765     8.382    u_pwm/width10[12]
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.756     9.138 r  u_pwm/servo_pwm0_carry__0_i_10/O[3]
                         net (fo=2, routed)           0.814     9.952    u_pwm/servo_pwm0_carry__0_i_10_n_4
    SLICE_X60Y26         LUT4 (Prop_lut4_I1_O)        0.257    10.209 r  u_pwm/servo_pwm0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.209    u_pwm/servo_pwm0_carry__0_i_6_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.525 r  u_pwm/servo_pwm0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.525    u_pwm/servo_pwm0_carry__0_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.656 r  u_pwm/servo_pwm0_carry__1/CO[1]
                         net (fo=1, routed)           3.378    14.034    ja_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.423    17.456 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.456    ja[0]
    J1                                                                r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.685ns  (logic 3.983ns (45.868%)  route 4.701ns (54.132%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.423     4.582    u_pwm/clk_IBUF_BUFG
    SLICE_X64Y23         FDCE                                         r  u_pwm/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.433     5.015 f  u_pwm/counter_reg[5]/Q
                         net (fo=7, routed)           0.957     5.972    u_pwm/counter[5]
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.105     6.077 f  u_pwm/ja_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.234     6.311    u_pwm/ja_OBUF[3]_inst_i_4_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I5_O)        0.105     6.416 r  u_pwm/ja_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.121     6.537    u_pwm/ja_OBUF[3]_inst_i_3_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I5_O)        0.105     6.642 r  u_pwm/ja_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.389    10.031    ja_OBUF[2]
    G2                   OBUF (Prop_obuf_I_O)         3.235    13.267 r  ja_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.267    ja[3]
    G2                                                                r  ja[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.584ns  (logic 4.002ns (46.619%)  route 4.582ns (53.381%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.423     4.582    u_pwm/clk_IBUF_BUFG
    SLICE_X64Y23         FDCE                                         r  u_pwm/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.433     5.015 f  u_pwm/counter_reg[5]/Q
                         net (fo=7, routed)           0.957     5.972    u_pwm/counter[5]
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.105     6.077 f  u_pwm/ja_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.234     6.311    u_pwm/ja_OBUF[3]_inst_i_4_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I5_O)        0.105     6.416 r  u_pwm/ja_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.121     6.537    u_pwm/ja_OBUF[3]_inst_i_3_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I5_O)        0.105     6.642 r  u_pwm/ja_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.270     9.912    ja_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         3.254    13.166 r  ja_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.166    ja[2]
    J2                                                                r  ja[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.069ns  (logic 4.065ns (57.506%)  route 3.004ns (42.494%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.428     4.587    u_disp/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  u_disp/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.433     5.020 r  u_disp/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.683     5.703    u_disp/digit_select[1]
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.105     5.808 r  u_disp/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.814     6.621    u_disp/hex_digit__31[2]
    SLICE_X64Y19         LUT4 (Prop_lut4_I3_O)        0.118     6.739 r  u_disp/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.508     8.247    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.409    11.656 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.656    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.032ns  (logic 4.078ns (57.997%)  route 2.954ns (42.003%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.428     4.587    u_disp/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  u_disp/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.433     5.020 r  u_disp/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.682     5.702    u_disp/digit_select[1]
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.105     5.807 r  u_disp/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.790     6.596    u_disp/hex_digit__31[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.125     6.721 r  u_disp/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.482     8.204    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.415    11.619 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.619    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.971ns  (logic 4.123ns (59.146%)  route 2.848ns (40.854%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.428     4.587    u_disp/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  u_disp/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.433     5.020 r  u_disp/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.682     5.702    u_disp/digit_select[1]
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.105     5.807 r  u_disp/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.791     6.597    u_disp/hex_digit__31[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.126     6.723 r  u_disp/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.376     8.099    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.459    11.558 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.558    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 3.920ns (56.483%)  route 3.020ns (43.517%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.428     4.587    u_disp/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  u_disp/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.433     5.020 r  u_disp/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.683     5.703    u_disp/digit_select[1]
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.105     5.808 r  u_disp/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.805     6.612    u_disp/hex_digit__31[2]
    SLICE_X64Y19         LUT4 (Prop_lut4_I1_O)        0.105     6.717 r  u_disp/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.533     8.250    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.277    11.527 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.527    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.880ns  (logic 3.918ns (56.942%)  route 2.962ns (43.058%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.428     4.587    u_disp/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  u_disp/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.433     5.020 r  u_disp/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.682     5.702    u_disp/digit_select[1]
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.105     5.807 r  u_disp/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.790     6.596    u_disp/hex_digit__31[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.105     6.701 r  u_disp/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.491     8.192    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.275    11.467 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.467    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.791ns  (logic 3.908ns (57.554%)  route 2.882ns (42.446%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.428     4.587    u_disp/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  u_disp/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.433     5.020 r  u_disp/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.683     5.703    u_disp/digit_select[1]
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.105     5.808 r  u_disp/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.814     6.621    u_disp/hex_digit__31[2]
    SLICE_X64Y19         LUT4 (Prop_lut4_I2_O)        0.105     6.726 r  u_disp/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.386     8.112    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.265    11.378 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.378    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 val_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.452ns (68.789%)  route 0.659ns (31.211%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  val_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  val_x_reg[3]/Q
                         net (fo=6, routed)           0.079     1.688    u_disp/Q[3]
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.733 f  u_disp/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.260     1.993    u_disp/hex_digit__31[3]
    SLICE_X64Y19         LUT4 (Prop_lut4_I1_O)        0.045     2.038 r  u_disp/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.320     2.358    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.579 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.579    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.463ns (69.120%)  route 0.654ns (30.880%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  val_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  val_x_reg[3]/Q
                         net (fo=6, routed)           0.079     1.688    u_disp/Q[3]
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.733 r  u_disp/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.164     1.897    u_disp/hex_digit__31[3]
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.045     1.942 r  u_disp/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.411     2.353    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.585 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.585    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.467ns (67.787%)  route 0.697ns (32.213%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  val_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  val_x_reg[2]/Q
                         net (fo=6, routed)           0.162     1.771    u_disp/Q[2]
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.816 r  u_disp/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.207     2.023    u_disp/hex_digit__31[2]
    SLICE_X64Y21         LUT4 (Prop_lut4_I1_O)        0.045     2.068 r  u_disp/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.396    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.632 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.632    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.506ns (68.196%)  route 0.702ns (31.804%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  val_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  val_x_reg[3]/Q
                         net (fo=6, routed)           0.079     1.688    u_disp/Q[3]
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.733 r  u_disp/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.260     1.993    u_disp/hex_digit__31[3]
    SLICE_X64Y19         LUT4 (Prop_lut4_I2_O)        0.048     2.041 r  u_disp/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.364     2.404    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.272     3.676 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.676    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.461ns (66.144%)  route 0.748ns (33.856%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  val_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  val_x_reg[2]/Q
                         net (fo=6, routed)           0.162     1.771    u_disp/Q[2]
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.816 r  u_disp/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.203     2.019    u_disp/hex_digit__31[2]
    SLICE_X64Y21         LUT4 (Prop_lut4_I1_O)        0.045     2.064 r  u_disp/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.383     2.447    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.677 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.677    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.229ns  (logic 1.433ns (64.284%)  route 0.796ns (35.716%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.587     1.470    u_disp/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  u_disp/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  u_disp/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.356     1.990    u_disp/digit_select[0]
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.035 r  u_disp/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.440     2.475    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.699 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.699    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.543ns (69.123%)  route 0.689ns (30.877%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  val_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  val_x_reg[2]/Q
                         net (fo=6, routed)           0.162     1.771    u_disp/Q[2]
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.816 r  u_disp/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.207     2.023    u_disp/hex_digit__31[2]
    SLICE_X64Y21         LUT4 (Prop_lut4_I1_O)        0.048     2.071 r  u_disp/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.321     2.392    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     3.701 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.701    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.409ns (62.810%)  route 0.834ns (37.190%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.587     1.470    u_disp/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  u_disp/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  u_disp/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.368     2.002    u_disp/digit_select[1]
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.047 r  u_disp/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.466     2.514    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.714 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.714    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.512ns (66.752%)  route 0.753ns (33.248%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  val_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  val_x_reg[2]/Q
                         net (fo=6, routed)           0.162     1.771    u_disp/Q[2]
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.816 r  u_disp/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.203     2.019    u_disp/hex_digit__31[2]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.048     2.067 r  u_disp/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.388     2.455    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     3.733 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.733    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.273ns  (logic 1.487ns (65.430%)  route 0.786ns (34.570%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.587     1.470    u_disp/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  u_disp/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.164     1.634 f  u_disp/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.356     1.990    u_disp/digit_select[0]
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.035 r  u_disp/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.430     2.465    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.743 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.743    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           108 Endpoints
Min Delay           108 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            u_uart/clk_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.602ns  (logic 1.514ns (19.917%)  route 6.088ns (80.083%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.387     1.387 f  RsRx_IBUF_inst/O
                         net (fo=25, routed)          5.540     6.928    u_uart/RsRx_IBUF
    SLICE_X62Y16         LUT5 (Prop_lut5_I3_O)        0.127     7.055 r  u_uart/clk_count[13]_i_1/O
                         net (fo=14, routed)          0.548     7.602    u_uart/clk_count[13]_i_1_n_0
    SLICE_X58Y14         FDRE                                         r  u_uart/clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.325     4.325    u_uart/CLK
    SLICE_X58Y14         FDRE                                         r  u_uart/clk_count_reg[4]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            u_uart/clk_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.588ns  (logic 1.514ns (19.956%)  route 6.074ns (80.044%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.387     1.387 f  RsRx_IBUF_inst/O
                         net (fo=25, routed)          5.540     6.928    u_uart/RsRx_IBUF
    SLICE_X62Y16         LUT5 (Prop_lut5_I3_O)        0.127     7.055 r  u_uart/clk_count[13]_i_1/O
                         net (fo=14, routed)          0.533     7.588    u_uart/clk_count[13]_i_1_n_0
    SLICE_X58Y17         FDRE                                         r  u_uart/clk_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.323     4.323    u_uart/CLK
    SLICE_X58Y17         FDRE                                         r  u_uart/clk_count_reg[12]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            u_uart/clk_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.588ns  (logic 1.514ns (19.956%)  route 6.074ns (80.044%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.387     1.387 f  RsRx_IBUF_inst/O
                         net (fo=25, routed)          5.540     6.928    u_uart/RsRx_IBUF
    SLICE_X62Y16         LUT5 (Prop_lut5_I3_O)        0.127     7.055 r  u_uart/clk_count[13]_i_1/O
                         net (fo=14, routed)          0.533     7.588    u_uart/clk_count[13]_i_1_n_0
    SLICE_X58Y17         FDRE                                         r  u_uart/clk_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.323     4.323    u_uart/CLK
    SLICE_X58Y17         FDRE                                         r  u_uart/clk_count_reg[13]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            u_uart/clk_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.588ns  (logic 1.514ns (19.956%)  route 6.074ns (80.044%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.387     1.387 f  RsRx_IBUF_inst/O
                         net (fo=25, routed)          5.540     6.928    u_uart/RsRx_IBUF
    SLICE_X62Y16         LUT5 (Prop_lut5_I3_O)        0.127     7.055 r  u_uart/clk_count[13]_i_1/O
                         net (fo=14, routed)          0.533     7.588    u_uart/clk_count[13]_i_1_n_0
    SLICE_X58Y17         FDRE                                         r  u_uart/clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.323     4.323    u_uart/CLK
    SLICE_X58Y17         FDRE                                         r  u_uart/clk_count_reg[5]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            u_uart/clk_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.588ns  (logic 1.514ns (19.956%)  route 6.074ns (80.044%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.387     1.387 f  RsRx_IBUF_inst/O
                         net (fo=25, routed)          5.540     6.928    u_uart/RsRx_IBUF
    SLICE_X62Y16         LUT5 (Prop_lut5_I3_O)        0.127     7.055 r  u_uart/clk_count[13]_i_1/O
                         net (fo=14, routed)          0.533     7.588    u_uart/clk_count[13]_i_1_n_0
    SLICE_X58Y17         FDRE                                         r  u_uart/clk_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.323     4.323    u_uart/CLK
    SLICE_X58Y17         FDRE                                         r  u_uart/clk_count_reg[6]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            u_uart/clk_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.483ns  (logic 1.514ns (20.234%)  route 5.969ns (79.766%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.387     1.387 f  RsRx_IBUF_inst/O
                         net (fo=25, routed)          5.540     6.928    u_uart/RsRx_IBUF
    SLICE_X62Y16         LUT5 (Prop_lut5_I3_O)        0.127     7.055 r  u_uart/clk_count[13]_i_1/O
                         net (fo=14, routed)          0.429     7.483    u_uart/clk_count[13]_i_1_n_0
    SLICE_X61Y15         FDRE                                         r  u_uart/clk_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.324     4.324    u_uart/CLK
    SLICE_X61Y15         FDRE                                         r  u_uart/clk_count_reg[7]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            u_uart/clk_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.474ns  (logic 1.514ns (20.261%)  route 5.959ns (79.739%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.387     1.387 f  RsRx_IBUF_inst/O
                         net (fo=25, routed)          5.540     6.928    u_uart/RsRx_IBUF
    SLICE_X62Y16         LUT5 (Prop_lut5_I3_O)        0.127     7.055 r  u_uart/clk_count[13]_i_1/O
                         net (fo=14, routed)          0.419     7.474    u_uart/clk_count[13]_i_1_n_0
    SLICE_X61Y14         FDRE                                         r  u_uart/clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.325     4.325    u_uart/CLK
    SLICE_X61Y14         FDRE                                         r  u_uart/clk_count_reg[0]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            u_uart/clk_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.474ns  (logic 1.514ns (20.261%)  route 5.959ns (79.739%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.387     1.387 f  RsRx_IBUF_inst/O
                         net (fo=25, routed)          5.540     6.928    u_uart/RsRx_IBUF
    SLICE_X62Y16         LUT5 (Prop_lut5_I3_O)        0.127     7.055 r  u_uart/clk_count[13]_i_1/O
                         net (fo=14, routed)          0.419     7.474    u_uart/clk_count[13]_i_1_n_0
    SLICE_X61Y14         FDRE                                         r  u_uart/clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.325     4.325    u_uart/CLK
    SLICE_X61Y14         FDRE                                         r  u_uart/clk_count_reg[1]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            u_uart/clk_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.474ns  (logic 1.514ns (20.261%)  route 5.959ns (79.739%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.387     1.387 f  RsRx_IBUF_inst/O
                         net (fo=25, routed)          5.540     6.928    u_uart/RsRx_IBUF
    SLICE_X62Y16         LUT5 (Prop_lut5_I3_O)        0.127     7.055 r  u_uart/clk_count[13]_i_1/O
                         net (fo=14, routed)          0.419     7.474    u_uart/clk_count[13]_i_1_n_0
    SLICE_X61Y14         FDRE                                         r  u_uart/clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.325     4.325    u_uart/CLK
    SLICE_X61Y14         FDRE                                         r  u_uart/clk_count_reg[2]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            u_uart/clk_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.474ns  (logic 1.514ns (20.261%)  route 5.959ns (79.739%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.387     1.387 f  RsRx_IBUF_inst/O
                         net (fo=25, routed)          5.540     6.928    u_uart/RsRx_IBUF
    SLICE_X62Y16         LUT5 (Prop_lut5_I3_O)        0.127     7.055 r  u_uart/clk_count[13]_i_1/O
                         net (fo=14, routed)          0.419     7.474    u_uart/clk_count[13]_i_1_n_0
    SLICE_X61Y14         FDRE                                         r  u_uart/clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.325     4.325    u_uart/CLK
    SLICE_X61Y14         FDRE                                         r  u_uart/clk_count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_uart/clk_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.528ns  (logic 0.210ns (13.714%)  route 1.318ns (86.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=70, routed)          1.318     1.528    u_uart/AR[0]
    SLICE_X58Y17         FDRE                                         r  u_uart/clk_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.856     1.983    u_uart/CLK
    SLICE_X58Y17         FDRE                                         r  u_uart/clk_count_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_uart/clk_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.528ns  (logic 0.210ns (13.714%)  route 1.318ns (86.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=70, routed)          1.318     1.528    u_uart/AR[0]
    SLICE_X58Y17         FDRE                                         r  u_uart/clk_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.856     1.983    u_uart/CLK
    SLICE_X58Y17         FDRE                                         r  u_uart/clk_count_reg[13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_uart/clk_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.528ns  (logic 0.210ns (13.714%)  route 1.318ns (86.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=70, routed)          1.318     1.528    u_uart/AR[0]
    SLICE_X58Y17         FDRE                                         r  u_uart/clk_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.856     1.983    u_uart/CLK
    SLICE_X58Y17         FDRE                                         r  u_uart/clk_count_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_uart/clk_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.528ns  (logic 0.210ns (13.714%)  route 1.318ns (86.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=70, routed)          1.318     1.528    u_uart/AR[0]
    SLICE_X58Y17         FDRE                                         r  u_uart/clk_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.856     1.983    u_uart/CLK
    SLICE_X58Y17         FDRE                                         r  u_uart/clk_count_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_uart/clk_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.587ns  (logic 0.210ns (13.199%)  route 1.378ns (86.801%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=70, routed)          1.378     1.587    u_uart/AR[0]
    SLICE_X58Y16         FDRE                                         r  u_uart/clk_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.857     1.984    u_uart/CLK
    SLICE_X58Y16         FDRE                                         r  u_uart/clk_count_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_disp/refresh_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.619ns  (logic 0.210ns (12.944%)  route 1.409ns (87.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=70, routed)          1.409     1.619    u_disp/AR[0]
    SLICE_X60Y15         FDCE                                         f  u_disp/refresh_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.858     1.985    u_disp/clk_IBUF_BUFG
    SLICE_X60Y15         FDCE                                         r  u_disp/refresh_counter_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_disp/refresh_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.619ns  (logic 0.210ns (12.944%)  route 1.409ns (87.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=70, routed)          1.409     1.619    u_disp/AR[0]
    SLICE_X60Y15         FDCE                                         f  u_disp/refresh_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.858     1.985    u_disp/clk_IBUF_BUFG
    SLICE_X60Y15         FDCE                                         r  u_disp/refresh_counter_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_disp/refresh_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.619ns  (logic 0.210ns (12.944%)  route 1.409ns (87.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=70, routed)          1.409     1.619    u_disp/AR[0]
    SLICE_X60Y15         FDCE                                         f  u_disp/refresh_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.858     1.985    u_disp/clk_IBUF_BUFG
    SLICE_X60Y15         FDCE                                         r  u_disp/refresh_counter_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_disp/refresh_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.619ns  (logic 0.210ns (12.944%)  route 1.409ns (87.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=70, routed)          1.409     1.619    u_disp/AR[0]
    SLICE_X60Y15         FDCE                                         f  u_disp/refresh_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.858     1.985    u_disp/clk_IBUF_BUFG
    SLICE_X60Y15         FDCE                                         r  u_disp/refresh_counter_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_uart/clk_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.619ns  (logic 0.210ns (12.944%)  route 1.409ns (87.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=70, routed)          1.409     1.619    u_uart/AR[0]
    SLICE_X61Y15         FDRE                                         r  u_uart/clk_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.858     1.985    u_uart/CLK
    SLICE_X61Y15         FDRE                                         r  u_uart/clk_count_reg[7]/C





