/// This is a super cool module
module X {
	/// System clock input
	input clock clk;
}

impl X {
	/// Internal clock
	wire clk2 = clk;
	
	{
		wire clk3 = clk2;
	}

	/// Reg output
	ubus<16> reg_data;

	/// Dummy register
	reg r {
		clk: clk,
		en: true,
		nreset: true,
		next: 0u16,
		data: reg_data
	}
}
