python assembler.py $1 test && cd ../blocks && iverilog tb_core.v && ./a.out && cd ../utils
