<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_U_U_4142d037</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_4142d037'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_U_U_4142d037')">rsnoc_z_H_R_N_A_G2_U_U_4142d037</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.07</td>
<td class="s10 cl rt"><a href="mod1236.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod1236.html#Cond" > 90.00</a></td>
<td class="s7 cl rt"><a href="mod1236.html#Toggle" > 76.09</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1236.html#Branch" > 98.18</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_29_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_29_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1236.html#inst_tag_79450"  onclick="showContent('inst_tag_79450')">config_ss_tb.DUT.flexnoc.flexnoc.Periph_Multi_APB_main.GenericToSpecific</a></td>
<td class="s9 cl rt"> 91.07</td>
<td class="s10 cl rt"><a href="mod1236.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod1236.html#Cond" > 90.00</a></td>
<td class="s7 cl rt"><a href="mod1236.html#Toggle" > 76.09</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1236.html#Branch" > 98.18</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_4142d037'>
<hr>
<a name="inst_tag_79450"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_79450" >config_ss_tb.DUT.flexnoc.flexnoc.Periph_Multi_APB_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.07</td>
<td class="s10 cl rt"><a href="mod1236.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod1236.html#Cond" > 90.00</a></td>
<td class="s7 cl rt"><a href="mod1236.html#Toggle" > 76.09</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1236.html#Branch" > 98.18</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.45</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.00</td>
<td class="s8 cl rt"> 83.15</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 99.12</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 88.08</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod548.html#inst_tag_31864" >Periph_Multi_APB_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod609.html#inst_tag_36680" id="tag_urg_inst_36680">FsmCurState</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2393.html#inst_tag_231157" id="tag_urg_inst_231157">ummd756d1</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2028.html#inst_tag_191633" id="tag_urg_inst_191633">ummd90eb2</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2028.html#inst_tag_191634" id="tag_urg_inst_191634">ummd90eb2_268</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2028.html#inst_tag_191635" id="tag_urg_inst_191635">ummd90eb2_283</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1821.html#inst_tag_172982" id="tag_urg_inst_172982">ummddfd43</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1765.html#inst_tag_170861" id="tag_urg_inst_170861">ur</a></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_1.html#inst_tag_252290" id="tag_urg_inst_252290">ursrrrg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_1.html#inst_tag_252289" id="tag_urg_inst_252289">ursrrrg123</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_1.html#inst_tag_252283" id="tag_urg_inst_252283">ursrrrg204</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_1.html#inst_tag_252291" id="tag_urg_inst_252291">ursrrrg205</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_1.html#inst_tag_252284" id="tag_urg_inst_252284">ursrrrg207</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_1.html#inst_tag_252292" id="tag_urg_inst_252292">ursrrrg208</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_1.html#inst_tag_252285" id="tag_urg_inst_252285">ursrrrg210</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_1.html#inst_tag_252293" id="tag_urg_inst_252293">ursrrrg211</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_1.html#inst_tag_252286" id="tag_urg_inst_252286">ursrrrg213</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_1.html#inst_tag_252294" id="tag_urg_inst_252294">ursrrrg214</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_1.html#inst_tag_252287" id="tag_urg_inst_252287">ursrrrg216</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_1.html#inst_tag_252295" id="tag_urg_inst_252295">ursrrrg217</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_1.html#inst_tag_252288" id="tag_urg_inst_252288">ursrrrg219</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_1.html#inst_tag_252296" id="tag_urg_inst_252296">ursrrrg220</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1632.html#inst_tag_146774" id="tag_urg_inst_146774">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1632.html#inst_tag_146773" id="tag_urg_inst_146773">us6abbdefa_255</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod108.html#inst_tag_10586" id="tag_urg_inst_10586">uu28ffddff0f</a></td>
<td class="s8 cl rt"> 85.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod331.html#inst_tag_27314" id="tag_urg_inst_27314">uu99110120</a></td>
<td class="s8 cl rt"> 85.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_4142d037'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1236.html" >rsnoc_z_H_R_N_A_G2_U_U_4142d037</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>62</td><td>62</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62467</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62472</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62480</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62569</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62593</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62605</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62610</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62618</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62694</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62699</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62704</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62732</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62740</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62748</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>62851</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
62466                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
62467      1/1          		if ( ! Sys_Clk_RstN )
62468      1/1          			Cnt &lt;= #1.0 ( 5'b0 );
62469      1/1          		else if ( CntCe )
62470      1/1          			Cnt &lt;= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
                        MISSING_ELSE
62471                   	always @( CurState  or u_14e  or u_c602  or u_e7c7 ) begin
62472      1/1          		case ( CurState )
62473      1/1          			2'b10   : PSelSetV = u_14e ;
62474      1/1          			2'b01   : PSelSetV = u_c602 ;
62475      1/1          			2'b0    : PSelSetV = u_e7c7 ;
62476      1/1          			default : PSelSetV = 1'b0 ;
62477                   		endcase
62478                   	end
62479                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
62480      1/1          		if ( ! Sys_Clk_RstN )
62481      1/1          			u_f325 &lt;= #1.0 ( 3'b0 );
62482      1/1          		else if ( StartCnt )
62483      1/1          			u_f325 &lt;= #1.0 ( GenLcl_Req_FlowId );
                        MISSING_ELSE
62484                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg204(
62485                   		.Clk( Sys_Clk )
62486                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62487                   	,	.Clk_En( Sys_Clk_En )
62488                   	,	.Clk_EnS( Sys_Clk_EnS )
62489                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62490                   	,	.Clk_RstN( Sys_Clk_RstN )
62491                   	,	.Clk_Tm( Sys_Clk_Tm )
62492                   	,	.O( ApbA_0_PSel )
62493                   	,	.Reset( PRdy )
62494                   	,	.Set( PSelSetV &amp; SlvNum == 3'b0 )
62495                   	);
62496                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg207(
62497                   		.Clk( Sys_Clk )
62498                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62499                   	,	.Clk_En( Sys_Clk_En )
62500                   	,	.Clk_EnS( Sys_Clk_EnS )
62501                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62502                   	,	.Clk_RstN( Sys_Clk_RstN )
62503                   	,	.Clk_Tm( Sys_Clk_Tm )
62504                   	,	.O( ApbA_1_PSel )
62505                   	,	.Reset( PRdy )
62506                   	,	.Set( PSelSetV &amp; SlvNum == 3'b001 )
62507                   	);
62508                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg210(
62509                   		.Clk( Sys_Clk )
62510                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62511                   	,	.Clk_En( Sys_Clk_En )
62512                   	,	.Clk_EnS( Sys_Clk_EnS )
62513                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62514                   	,	.Clk_RstN( Sys_Clk_RstN )
62515                   	,	.Clk_Tm( Sys_Clk_Tm )
62516                   	,	.O( ApbA_2_PSel )
62517                   	,	.Reset( PRdy )
62518                   	,	.Set( PSelSetV &amp; SlvNum == 3'b010 )
62519                   	);
62520                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg213(
62521                   		.Clk( Sys_Clk )
62522                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62523                   	,	.Clk_En( Sys_Clk_En )
62524                   	,	.Clk_EnS( Sys_Clk_EnS )
62525                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62526                   	,	.Clk_RstN( Sys_Clk_RstN )
62527                   	,	.Clk_Tm( Sys_Clk_Tm )
62528                   	,	.O( ApbA_3_PSel )
62529                   	,	.Reset( PRdy )
62530                   	,	.Set( PSelSetV &amp; SlvNum == 3'b011 )
62531                   	);
62532                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg216(
62533                   		.Clk( Sys_Clk )
62534                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62535                   	,	.Clk_En( Sys_Clk_En )
62536                   	,	.Clk_EnS( Sys_Clk_EnS )
62537                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62538                   	,	.Clk_RstN( Sys_Clk_RstN )
62539                   	,	.Clk_Tm( Sys_Clk_Tm )
62540                   	,	.O( ApbA_4_PSel )
62541                   	,	.Reset( PRdy )
62542                   	,	.Set( PSelSetV &amp; SlvNum == 3'b100 )
62543                   	);
62544                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg219(
62545                   		.Clk( Sys_Clk )
62546                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62547                   	,	.Clk_En( Sys_Clk_En )
62548                   	,	.Clk_EnS( Sys_Clk_EnS )
62549                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62550                   	,	.Clk_RstN( Sys_Clk_RstN )
62551                   	,	.Clk_Tm( Sys_Clk_Tm )
62552                   	,	.O( ApbA_5_PSel )
62553                   	,	.Reset( PRdy )
62554                   	,	.Set( PSelSetV &amp; SlvNum == 3'b101 )
62555                   	);
62556                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg123(
62557                   		.Clk( Sys_Clk )
62558                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62559                   	,	.Clk_En( Sys_Clk_En )
62560                   	,	.Clk_EnS( Sys_Clk_EnS )
62561                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62562                   	,	.Clk_RstN( Sys_Clk_RstN )
62563                   	,	.Clk_Tm( Sys_Clk_Tm )
62564                   	,	.O( PEn )
62565                   	,	.Reset( PRdy )
62566                   	,	.Set( PSel )
62567                   	);
62568                   	always @( CurState  or u_825f  or u_b081  or u_b9a5 ) begin
62569      1/1          		case ( CurState )
62570      1/1          			2'b10   : PSelSet = u_b9a5 ;
62571      1/1          			2'b01   : PSelSet = u_b081 ;
62572      1/1          			2'b0    : PSelSet = u_825f ;
62573      1/1          			default : PSelSet = 1'b0 ;
62574                   		endcase
62575                   	end
62576                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
62577                   		.Clk( Sys_Clk )
62578                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62579                   	,	.Clk_En( Sys_Clk_En )
62580                   	,	.Clk_EnS( Sys_Clk_EnS )
62581                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62582                   	,	.Clk_RstN( Sys_Clk_RstN )
62583                   	,	.Clk_Tm( Sys_Clk_Tm )
62584                   	,	.O( PSel )
62585                   	,	.Reset( PRdy )
62586                   	,	.Set( PSelSet )
62587                   	);
62588                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_268(
62589                   		.Dflt( ~ PSel &amp; ~ CntNull ) , .I_00( 1'b1 ) , .I_01( 1'b0 ) , .O( GenLcl_Req_Rdy ) , .Sel( CurState )
62590                   	);
62591                   	assign uRdData1_caseSel = { ApbA_5_PSel , ApbA_4_PSel , ApbA_3_PSel , ApbA_2_PSel , ApbA_1_PSel , ApbA_0_PSel } ;
62592                   	always @( ApbA_0_PRData or ApbA_1_PRData or ApbA_2_PRData or ApbA_3_PRData or ApbA_4_PRData or ApbA_5_PRData or uRdData1_caseSel ) begin
62593      1/1          		case ( uRdData1_caseSel )
62594      1/1          			6'b000001 : RdData1 = ApbA_0_PRData ;
62595      1/1          			6'b000010 : RdData1 = ApbA_1_PRData ;
62596      1/1          			6'b000100 : RdData1 = ApbA_2_PRData ;
62597      1/1          			6'b001000 : RdData1 = ApbA_3_PRData ;
62598      1/1          			6'b010000 : RdData1 = ApbA_4_PRData ;
62599      1/1          			6'b100000 : RdData1 = ApbA_5_PRData ;
62600      1/1          			default   : RdData1 = 32'b0 ;
62601                   		endcase
62602                   	end
62603                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_255( .I( RdData1 ) , .O( RdData ) );
62604                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
62605      1/1          		if ( ! Sys_Clk_RstN )
62606      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( 32'b0 );
62607      1/1          		else if ( Sm_RD &amp; PRdy )
62608      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( RdData );
                        MISSING_ELSE
62609                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
62610      1/1          		if ( ! Sys_Clk_RstN )
62611      1/1          			GenLcl_Rsp_FlowId &lt;= #1.0 ( 3'b0 );
62612      1/1          		else if ( Sm_IDLE &amp; GenLcl_Req_Vld )
62613      1/1          			GenLcl_Rsp_FlowId &lt;= #1.0 ( GenLcl_Req_FlowId );
                        MISSING_ELSE
62614                   	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
62615                   		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
62616                   	);
62617                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
62618      1/1          		if ( ! Sys_Clk_RstN )
62619      1/1          			GErr &lt;= #1.0 ( 1'b0 );
62620      1/1          		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
62621      1/1          			GErr &lt;= #1.0 ( u_884c );
                        MISSING_ELSE
62622                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_283(
62623                   		.Dflt( ~ PSel &amp; CntNull ) , .I_00( 1'b0 ) , .I_01( ~ PSel ) , .O( GenLcl_Rsp_Vld ) , .Sel( CurState )
62624                   	);
62625                   	rsnoc_z_H_R_G_U_P_U_99110120 uu99110120(
62626                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
62627                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
62628                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
62629                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
62630                   	,	.GenLcl_Req_FlowId( GenLcl_Req_FlowId )
62631                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
62632                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
62633                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
62634                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
62635                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
62636                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
62637                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
62638                   	,	.GenLcl_Req_User( GenLcl_Req_User )
62639                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
62640                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
62641                   	,	.GenLcl_Rsp_FlowId( GenLcl_Rsp_FlowId )
62642                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
62643                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
62644                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
62645                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
62646                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
62647                   	,	.GenPrt_Req_Addr( u_Req_Addr )
62648                   	,	.GenPrt_Req_Be( u_Req_Be )
62649                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
62650                   	,	.GenPrt_Req_Data( u_Req_Data )
62651                   	,	.GenPrt_Req_FlowId( u_Req_FlowId )
62652                   	,	.GenPrt_Req_Last( u_Req_Last )
62653                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
62654                   	,	.GenPrt_Req_Lock( u_Req_Lock )
62655                   	,	.GenPrt_Req_Opc( u_Req_Opc )
62656                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
62657                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
62658                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
62659                   	,	.GenPrt_Req_User( u_Req_User )
62660                   	,	.GenPrt_Req_Vld( u_Req_Vld )
62661                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
62662                   	,	.GenPrt_Rsp_FlowId( u_Rsp_FlowId )
62663                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
62664                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
62665                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
62666                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
62667                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
62668                   	);
62669                   	assign u_89_IDLE_RD = GenLcl_Req_Vld &amp; Read;
62670                   	assign u_89_IDLE_WR = GenLcl_Req_Vld &amp; ~ Read;
62671                   	assign u_89_RD_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
62672                   	assign u_89_WR_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
62673                   	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
62674                   		.Clk( Sys_Clk )
62675                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62676                   	,	.Clk_En( Sys_Clk_En )
62677                   	,	.Clk_EnS( Sys_Clk_EnS )
62678                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62679                   	,	.Clk_RstN( Sys_Clk_RstN )
62680                   	,	.Clk_Tm( Sys_Clk_Tm )
62681                   	,	.Conditions_IDLE_RD( u_89_IDLE_RD )
62682                   	,	.Conditions_IDLE_WR( u_89_IDLE_WR )
62683                   	,	.Conditions_RD_IDLE( u_89_RD_IDLE )
62684                   	,	.Conditions_WR_IDLE( u_89_WR_IDLE )
62685                   	,	.CurState( u_bdb6 )
62686                   	,	.NextState( u_b9ec )
62687                   	);
62688                   	assign CurState = u_bdb6;
62689                   	assign Sm_IDLE = CurState == 2'b00;
62690                   	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask &amp; AddrW | WrapMask &amp; AddrW + 30'b000000000000000000000000000001;
62691                   	assign ApbA_0_PAddr = { AddrW , 2'b00 };
62692                   	assign Apb_0_paddr = ApbA_0_PAddr;
62693                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
62694      1/1          		if ( ! Sys_Clk_RstN )
62695      1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
62696      1/1          		else if ( StartCnt )
62697      1/1          			u_7c15 &lt;= #1.0 ( GenLcl_Req_Len1 [5:2] );
                        MISSING_ELSE
62698                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
62699      1/1          		if ( ! Sys_Clk_RstN )
62700      1/1          			u_9d0d &lt;= #1.0 ( 1'b0 );
62701      1/1          		else if ( StartCnt )
62702      1/1          			u_9d0d &lt;= #1.0 ( GenIsIncr );
                        MISSING_ELSE
62703                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
62704      1/1          		if ( ! Sys_Clk_RstN )
62705      1/1          			AddrW &lt;= #1.0 ( 30'b0 );
62706      1/1          		else if ( PSelSet )
62707      1/1          			AddrW &lt;= #1.0 ( AddrW1 &amp; ~ { 30 { 1'b0 }  } );
                        MISSING_ELSE
62708                   	assign Apb_0_psel = ApbA_0_PSel;
62709                   	assign Apb_0_penable = ApbA_0_PEnable;
62710                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg205(
62711                   		.Clk( Sys_Clk )
62712                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62713                   	,	.Clk_En( Sys_Clk_En )
62714                   	,	.Clk_EnS( Sys_Clk_EnS )
62715                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62716                   	,	.Clk_RstN( Sys_Clk_RstN )
62717                   	,	.Clk_Tm( Sys_Clk_Tm )
62718                   	,	.O( ApbA_0_PEnable )
62719                   	,	.Reset( PRdy )
62720                   	,	.Set( Apb_0_psel )
62721                   	);
62722                   	assign ApbA_0_PWBe = WrBe1;
62723                   	assign Apb_0_pwbe = ApbA_0_PWBe;
62724                   	rsnoc_z_T_C_S_C_L_R_Mm_D756d1_O1 ummd756d1(
62725                   		.Dflt( 1'b0 )
62726                   	,	.I_00( GenLcl_Req_Vld &amp; GenLcl_Req_Opc == 3'b100 &amp; BeFull )
62727                   	,	.I_10( GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeFull )
62728                   	,	.O( WDCe )
62729                   	,	.Sel( CurState )
62730                   	);
62731                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
62732      1/1          		if ( ! Sys_Clk_RstN )
62733      1/1          			WrBe &lt;= #1.0 ( 4'b0 );
62734      1/1          		else if ( WDCe )
62735      1/1          			WrBe &lt;= #1.0 ( GenLcl_Req_Be &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
62736                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( WrBe ) , .O( WrBe1 ) );
62737                   	assign ApbA_0_PWData = WrData1;
62738                   	assign Apb_0_pwdata = ApbA_0_PWData;
62739                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
62740      1/1          		if ( ! Sys_Clk_RstN )
62741      1/1          			WrData &lt;= #1.0 ( 32'b0 );
62742      1/1          		else if ( WDCe )
62743      1/1          			WrData &lt;= #1.0 ( GenLcl_Req_Data &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
62744                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( WrData ) , .O( WrData1 ) );
62745                   	assign ApbA_0_PWrite = WriteEn;
62746                   	assign Apb_0_pwrite = ApbA_0_PWrite;
62747                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
62748      1/1          		if ( ! Sys_Clk_RstN )
62749      1/1          			WriteEn &lt;= #1.0 ( 1'b0 );
62750      1/1          		else if ( StartCnt )
62751      1/1          			WriteEn &lt;= #1.0 ( GenLcl_Req_Opc == 3'b100 );
                        MISSING_ELSE
62752                   	assign Apb_1_paddr = ApbA_0_PAddr;
62753                   	assign Apb_1_psel = ApbA_1_PSel;
62754                   	assign Apb_1_penable = ApbA_1_PEnable;
62755                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg208(
62756                   		.Clk( Sys_Clk )
62757                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62758                   	,	.Clk_En( Sys_Clk_En )
62759                   	,	.Clk_EnS( Sys_Clk_EnS )
62760                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62761                   	,	.Clk_RstN( Sys_Clk_RstN )
62762                   	,	.Clk_Tm( Sys_Clk_Tm )
62763                   	,	.O( ApbA_1_PEnable )
62764                   	,	.Reset( PRdy )
62765                   	,	.Set( Apb_1_psel )
62766                   	);
62767                   	assign Apb_1_pwbe = ApbA_0_PWBe;
62768                   	assign Apb_1_pwdata = ApbA_0_PWData;
62769                   	assign Apb_1_pwrite = ApbA_0_PWrite;
62770                   	assign Apb_2_paddr = ApbA_0_PAddr;
62771                   	assign Apb_2_psel = ApbA_2_PSel;
62772                   	assign Apb_2_penable = ApbA_2_PEnable;
62773                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg211(
62774                   		.Clk( Sys_Clk )
62775                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62776                   	,	.Clk_En( Sys_Clk_En )
62777                   	,	.Clk_EnS( Sys_Clk_EnS )
62778                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62779                   	,	.Clk_RstN( Sys_Clk_RstN )
62780                   	,	.Clk_Tm( Sys_Clk_Tm )
62781                   	,	.O( ApbA_2_PEnable )
62782                   	,	.Reset( PRdy )
62783                   	,	.Set( Apb_2_psel )
62784                   	);
62785                   	assign Apb_2_pwbe = ApbA_0_PWBe;
62786                   	assign Apb_2_pwdata = ApbA_0_PWData;
62787                   	assign Apb_2_pwrite = ApbA_0_PWrite;
62788                   	assign Apb_3_paddr = ApbA_0_PAddr;
62789                   	assign Apb_3_psel = ApbA_3_PSel;
62790                   	assign Apb_3_penable = ApbA_3_PEnable;
62791                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg214(
62792                   		.Clk( Sys_Clk )
62793                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62794                   	,	.Clk_En( Sys_Clk_En )
62795                   	,	.Clk_EnS( Sys_Clk_EnS )
62796                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62797                   	,	.Clk_RstN( Sys_Clk_RstN )
62798                   	,	.Clk_Tm( Sys_Clk_Tm )
62799                   	,	.O( ApbA_3_PEnable )
62800                   	,	.Reset( PRdy )
62801                   	,	.Set( Apb_3_psel )
62802                   	);
62803                   	assign Apb_3_pwbe = ApbA_0_PWBe;
62804                   	assign Apb_3_pwdata = ApbA_0_PWData;
62805                   	assign Apb_3_pwrite = ApbA_0_PWrite;
62806                   	assign Apb_4_paddr = ApbA_0_PAddr;
62807                   	assign Apb_4_psel = ApbA_4_PSel;
62808                   	assign Apb_4_penable = ApbA_4_PEnable;
62809                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg217(
62810                   		.Clk( Sys_Clk )
62811                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62812                   	,	.Clk_En( Sys_Clk_En )
62813                   	,	.Clk_EnS( Sys_Clk_EnS )
62814                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62815                   	,	.Clk_RstN( Sys_Clk_RstN )
62816                   	,	.Clk_Tm( Sys_Clk_Tm )
62817                   	,	.O( ApbA_4_PEnable )
62818                   	,	.Reset( PRdy )
62819                   	,	.Set( Apb_4_psel )
62820                   	);
62821                   	assign Apb_4_pwbe = ApbA_0_PWBe;
62822                   	assign Apb_4_pwdata = ApbA_0_PWData;
62823                   	assign Apb_4_pwrite = ApbA_0_PWrite;
62824                   	assign Apb_5_paddr = ApbA_0_PAddr;
62825                   	assign Apb_5_psel = ApbA_5_PSel;
62826                   	assign Apb_5_penable = ApbA_5_PEnable;
62827                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg220(
62828                   		.Clk( Sys_Clk )
62829                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62830                   	,	.Clk_En( Sys_Clk_En )
62831                   	,	.Clk_EnS( Sys_Clk_EnS )
62832                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62833                   	,	.Clk_RstN( Sys_Clk_RstN )
62834                   	,	.Clk_Tm( Sys_Clk_Tm )
62835                   	,	.O( ApbA_5_PEnable )
62836                   	,	.Reset( PRdy )
62837                   	,	.Set( Apb_5_psel )
62838                   	);
62839                   	assign Apb_5_pwbe = ApbA_0_PWBe;
62840                   	assign Apb_5_pwdata = ApbA_0_PWData;
62841                   	assign Apb_5_pwrite = ApbA_0_PWrite;
62842                   	assign NiuEmpty = 1'b1;
62843                   	assign SmPwr_Idle = Sm_IDLE;
62844                   	assign Sys_Pwr_Idle = SmPwr_Idle;
62845                   	assign SmPwr_WakeUp = GenLcl_Req_Vld;
62846                   	assign Sys_Pwr_WakeUp = SmPwr_WakeUp;
62847                   	assign WakeUp_Gen = GenLcl_Req_Vld;
62848                   	// synopsys translate_off
62849                   	// synthesis translate_off
62850                   	always @( posedge Sys_Clk )
62851      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
62852      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; GenLcl_Req_Vld &amp; Sm_IDLE &amp; ( GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
62853      <font color = "grey">unreachable  </font>				dontStop = 0;
62854      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
62855      <font color = "grey">unreachable  </font>				if (!dontStop) begin
62856      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[APB-G2S] On Gen.Req.SeqUnOrdered expected 0x0 and got 0x##&quot; );
62857      <font color = "grey">unreachable  </font>					$stop;
62858                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
62859                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1236.html" >rsnoc_z_H_R_N_A_G2_U_U_4142d037</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>10</td><td>9</td><td>90.00</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>10</td><td>9</td><td>90.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62357
 EXPRESSION (StartCnt ? GenLcl_Req_FlowId : u_f325)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62405
 EXPRESSION (u_1197 ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62470
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62620
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62690
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1236.html" >rsnoc_z_H_R_N_A_G2_U_U_4142d037</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">86</td>
<td class="rt">55</td>
<td class="rt">63.95 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">1556</td>
<td class="rt">1184</td>
<td class="rt">76.09 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">778</td>
<td class="rt">603</td>
<td class="rt">77.51 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">778</td>
<td class="rt">581</td>
<td class="rt">74.68 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">86</td>
<td class="rt">55</td>
<td class="rt">63.95 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">1556</td>
<td class="rt">1184</td>
<td class="rt">76.09 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">778</td>
<td class="rt">603</td>
<td class="rt">77.51 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">778</td>
<td class="rt">581</td>
<td class="rt">74.68 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_prdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pwbe[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwbe[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_paddr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_paddr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_paddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_prdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_pwbe[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pwbe[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_paddr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_paddr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_paddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_prdata[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_prdata[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_pwbe[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pwbe[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_paddr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_paddr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_paddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_prdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_3_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_3_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_3_pwbe[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pwbe[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_paddr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_paddr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_paddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_prdata[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_prdata[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_prdata[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_prdata[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_prdata[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_prdata[24:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_prdata[25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_prdata[31:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_pwbe[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pwbe[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_paddr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_paddr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_paddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_prdata[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_prdata[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_prdata[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_prdata[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_prdata[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_prdata[24:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_prdata[25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_prdata[31:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_pwbe[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pwbe[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[18:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[23:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_FlowId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_FlowId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1236.html" >rsnoc_z_H_R_N_A_G2_U_U_4142d037</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">55</td>
<td class="rt">54</td>
<td class="rt">98.18 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">62357</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">62405</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">62690</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62467</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">62472</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62480</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">62569</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">62593</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62605</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62610</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62618</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62694</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62699</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62704</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62732</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62740</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62748</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62357      	assign SlvNum = StartCnt ? GenLcl_Req_FlowId : u_f325;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62405      	assign GenLcl_Rsp_Status = u_1197 ? 2'b01 : 2'b00;
           	                                  <font color = "red">-1-</font>  
           	                                  <font color = "red">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62690      	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask & AddrW | WrapMask & AddrW + 30'b000000000000000000000000000001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62467      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
62468      			Cnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
62469      		else if ( CntCe )
           		     <font color = "green">-2-</font>  
62470      			Cnt <= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62472      		case ( CurState )
           		<font color = "green">-1-</font>  
62473      			2'b10   : PSelSetV = u_14e ;
           <font color = "green">			==></font>
62474      			2'b01   : PSelSetV = u_c602 ;
           <font color = "green">			==></font>
62475      			2'b0    : PSelSetV = u_e7c7 ;
           <font color = "green">			==></font>
62476      			default : PSelSetV = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62480      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
62481      			u_f325 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
62482      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
62483      			u_f325 <= #1.0 ( GenLcl_Req_FlowId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62569      		case ( CurState )
           		<font color = "green">-1-</font>  
62570      			2'b10   : PSelSet = u_b9a5 ;
           <font color = "green">			==></font>
62571      			2'b01   : PSelSet = u_b081 ;
           <font color = "green">			==></font>
62572      			2'b0    : PSelSet = u_825f ;
           <font color = "green">			==></font>
62573      			default : PSelSet = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62593      		case ( uRdData1_caseSel )
           		<font color = "green">-1-</font>                
62594      			6'b000001 : RdData1 = ApbA_0_PRData ;
           <font color = "green">			==></font>
62595      			6'b000010 : RdData1 = ApbA_1_PRData ;
           <font color = "green">			==></font>
62596      			6'b000100 : RdData1 = ApbA_2_PRData ;
           <font color = "green">			==></font>
62597      			6'b001000 : RdData1 = ApbA_3_PRData ;
           <font color = "green">			==></font>
62598      			6'b010000 : RdData1 = ApbA_4_PRData ;
           <font color = "green">			==></font>
62599      			6'b100000 : RdData1 = ApbA_5_PRData ;
           <font color = "green">			==></font>
62600      			default   : RdData1 = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>6'b000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b000010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b000100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b001000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b010000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b100000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62605      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
62606      			GenLcl_Rsp_Data <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
62607      		else if ( Sm_RD & PRdy )
           		     <font color = "green">-2-</font>  
62608      			GenLcl_Rsp_Data <= #1.0 ( RdData );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62610      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
62611      			GenLcl_Rsp_FlowId <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
62612      		else if ( Sm_IDLE & GenLcl_Req_Vld )
           		     <font color = "green">-2-</font>  
62613      			GenLcl_Rsp_FlowId <= #1.0 ( GenLcl_Req_FlowId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62618      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
62619      			GErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
62620      		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           		     <font color = "green">-2-</font>  
62621      			GErr <= #1.0 ( u_884c );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62694      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
62695      			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
62696      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
62697      			u_7c15 <= #1.0 ( GenLcl_Req_Len1 [5:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62699      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
62700      			u_9d0d <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
62701      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
62702      			u_9d0d <= #1.0 ( GenIsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62704      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
62705      			AddrW <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
62706      		else if ( PSelSet )
           		     <font color = "green">-2-</font>  
62707      			AddrW <= #1.0 ( AddrW1 & ~ { 30 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62732      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
62733      			WrBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
62734      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
62735      			WrBe <= #1.0 ( GenLcl_Req_Be & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62740      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
62741      			WrData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
62742      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
62743      			WrData <= #1.0 ( GenLcl_Req_Data & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62748      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
62749      			WriteEn <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
62750      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
62751      			WriteEn <= #1.0 ( GenLcl_Req_Opc == 3'b100 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_79450">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_U_U_4142d037">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
