 
****************************************
Report : area
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:57:00 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32lvt_ss0p7v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p7v125c.db)
    saed32rvt_ss0p7v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p7v125c.db)
    saed32hvt_ss0p7v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p7v125c.db)

Number of ports:                          199
Number of nets:                          1843
Number of cells:                         1676
Number of combinational cells:           1463
Number of sequential cells:               195
Number of macros/black boxes:               0
Number of buf/inv:                        219
Number of references:                      70

Combinational area:               3226.103948
Buf/Inv area:                      319.967299
Noncombinational area:            1301.725607
Macro/Black Box area:                0.000000
Net Interconnect area:            1098.534308

Total cell area:                  4527.829555
Total area:                       5626.363863
1
