Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Reading design: interleaver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "interleaver.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "interleaver"
Output Format                      : NGC
Target Device                      : xa3s50-4-vqg100

---- Source Options
Top Module Name                    : interleaver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "interleaver.v" in library work
Module <interleaver> compiled
No errors in compilation
Analysis of file <"interleaver.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <interleaver> in library <work> with parameters.
	SIZE = "00000000000000000000000000001000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <interleaver>.
	SIZE = 32'sb00000000000000000000000000001000
Module <interleaver> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <interleaver>.
    Related source file is "interleaver.v".
    Found 1-bit register for signal <dout>.
    Found 1-bit register for signal <dout_valid>.
    Found 1-bit 128-to-1 multiplexer for signal <$varindex0000> created at line 109.
    Found 6-bit register for signal <in_state>.
    Found 6-bit comparator greatequal for signal <in_state$cmp_ge0000> created at line 69.
    Found 7-bit comparator greatequal for signal <in_state$cmp_ge0001> created at line 56.
    Found 6-bit comparator less for signal <in_state$cmp_lt0000> created at line 30.
    Found 7-bit comparator less for signal <in_state$cmp_lt0001> created at line 56.
    Found 6-bit adder for signal <in_state$share0000>.
    Found 1-bit register for signal <op_state>.
    Found 7-bit register for signal <out_state>.
    Found 7-bit adder for signal <out_state$addsub0000> created at line 59.
    Found 128-bit register for signal <temp>.
    Summary:
	inferred 137 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <interleaver> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 6-bit adder                                           : 1
 7-bit adder                                           : 2
# Registers                                            : 133
 1-bit register                                        : 131
 6-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 4
 6-bit comparator greatequal                           : 1
 6-bit comparator less                                 : 1
 7-bit comparator greatequal                           : 1
 7-bit comparator less                                 : 1
# Multiplexers                                         : 1
 1-bit 128-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 6-bit adder                                           : 1
 7-bit adder                                           : 2
# Registers                                            : 144
 Flip-Flops                                            : 144
# Comparators                                          : 4
 6-bit comparator greatequal                           : 1
 6-bit comparator less                                 : 1
 7-bit comparator greatequal                           : 1
 7-bit comparator less                                 : 1
# Multiplexers                                         : 1
 1-bit 128-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <interleaver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block interleaver, actual ratio is 17.
FlipFlop out_state_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 145
 Flip-Flops                                            : 145

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : interleaver.ngr
Top Level Output File Name         : interleaver
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 320
#      INV                         : 3
#      LUT2                        : 5
#      LUT2_L                      : 1
#      LUT3                        : 72
#      LUT3_D                      : 8
#      LUT3_L                      : 1
#      LUT4                        : 152
#      LUT4_D                      : 7
#      LUT4_L                      : 6
#      MUXF5                       : 37
#      MUXF6                       : 16
#      MUXF7                       : 8
#      MUXF8                       : 4
# FlipFlops/Latches                : 145
#      FDC                         : 2
#      FDCE                        : 14
#      FDE                         : 128
#      FDPE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 3
#      OBUF                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : xa3s50vqg100-4 

 Number of Slices:                      141  out of    768    18%  
 Number of Slice Flip Flops:            145  out of   1536     9%  
 Number of 4 input LUTs:                255  out of   1536    16%  
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of     63     9%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk2                               | BUFGP                  | 145   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------+------------------------+-------+
Control Signal                                 | Buffer(FF name)        | Load  |
-----------------------------------------------+------------------------+-------+
out_state_Acst_inv(out_state_Acst_inv1_INV_0:O)| NONE(dout)             | 17    |
-----------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.079ns (Maximum Frequency: 110.139MHz)
   Minimum input arrival time before clock: 6.975ns
   Maximum output required time after clock: 7.165ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk2'
  Clock period: 9.079ns (frequency: 110.139MHz)
  Total number of paths / destination ports: 1918 / 160
-------------------------------------------------------------------------
Delay:               9.079ns (Levels of Logic = 4)
  Source:            in_state_5 (FF)
  Destination:       out_state_5 (FF)
  Source Clock:      clk2 rising
  Destination Clock: clk2 rising

  Data Path: in_state_5 to out_state_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           134   0.720   2.632  in_state_5 (in_state_5)
     LUT3:I1->O            1   0.551   0.827  in_state_cmp_lt00001_SW0 (N9)
     LUT4_D:I3->O         10   0.551   1.202  in_state_cmp_lt00001 (in_state_cmp_lt0000)
     LUT4:I2->O            1   0.551   0.000  out_state_not0002_F (N53)
     MUXF5:I0->O           8   0.360   1.083  out_state_not0002 (out_state_not0002)
     FDCE:CE                   0.602          out_state_0
    ----------------------------------------
    Total                      9.079ns (3.335ns logic, 5.744ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk2'
  Total number of paths / destination ports: 401 / 272
-------------------------------------------------------------------------
Offset:              6.975ns (Levels of Logic = 3)
  Source:            din_valid (PAD)
  Destination:       temp_4 (FF)
  Destination Clock: clk2 rising

  Data Path: din_valid to temp_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.821   1.463  din_valid_IBUF (din_valid_IBUF)
     LUT4_D:I0->O         31   0.551   2.186  temp_0_and000061 (N18)
     LUT4:I0->O            1   0.551   0.801  temp_6_and00001 (temp_6_and0000)
     FDE:CE                    0.602          temp_6
    ----------------------------------------
    Total                      6.975ns (2.525ns logic, 4.450ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk2'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            dout_valid (FF)
  Destination:       dout_valid (PAD)
  Source Clock:      clk2 rising

  Data Path: dout_valid to dout_valid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.720   0.801  dout_valid (dout_valid_OBUF)
     OBUF:I->O                 5.644          dout_valid_OBUF (dout_valid)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.23 secs
 
--> 

Total memory usage is 273300 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

