[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~StackFiltersUnit|Regs",
    "duplicate":"~StackFiltersUnit|StackFiltersUnit/Regs:Regs",
    "index":0.0625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~StackFiltersUnit|Regs_1",
    "duplicate":"~StackFiltersUnit|StackFiltersUnit/Regs_1:Regs",
    "index":0.125
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~StackFiltersUnit|Regs_2",
    "duplicate":"~StackFiltersUnit|StackFiltersUnit/Regs_2:Regs",
    "index":0.1875
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~StackFiltersUnit|Regs_3",
    "duplicate":"~StackFiltersUnit|StackFiltersUnit/Regs_3:Regs",
    "index":0.25
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~StackFiltersUnit|Regs_4",
    "duplicate":"~StackFiltersUnit|StackFiltersUnit/Regs_4:Regs",
    "index":0.3125
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~StackFiltersUnit|Regs_5",
    "duplicate":"~StackFiltersUnit|StackFiltersUnit/Regs_5:Regs",
    "index":0.375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~StackFiltersUnit|Regs_6",
    "duplicate":"~StackFiltersUnit|StackFiltersUnit/Regs_6:Regs",
    "index":0.4375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~StackFiltersUnit|BLL",
    "duplicate":"~StackFiltersUnit|StackFiltersUnit/BLL:BLL",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~StackFiltersUnit|BLL_1",
    "duplicate":"~StackFiltersUnit|StackFiltersUnit/BLL_1:BLL",
    "index":0.5625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~StackFiltersUnit|BLL_2",
    "duplicate":"~StackFiltersUnit|StackFiltersUnit/BLL_2:BLL",
    "index":0.625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~StackFiltersUnit|BLL_3",
    "duplicate":"~StackFiltersUnit|StackFiltersUnit/BLL_3:BLL",
    "index":0.6875
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~StackFiltersUnit|BLL_4",
    "duplicate":"~StackFiltersUnit|StackFiltersUnit/BLL_4:BLL",
    "index":0.75
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~StackFiltersUnit|BLL_5",
    "duplicate":"~StackFiltersUnit|StackFiltersUnit/BLL_5:BLL",
    "index":0.8125
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~StackFiltersUnit|BLL_6",
    "duplicate":"~StackFiltersUnit|StackFiltersUnit/BLL_6:BLL",
    "index":0.875
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  }
]