// Seed: 4011004070
module module_0;
  assign id_1 = 1;
  wand id_3 = id_1;
  id_4(
      id_2, 1'b0
  );
  wire id_5;
  id_6(
      .id_0(1), .id_1(id_1 | 1'b0), .id_2(1), .id_3(1), .id_4(1)
  );
  wire id_7;
  wire id_8, id_9, id_10;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    output tri1 id_2,
    input uwire id_3,
    output tri0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    output supply1 id_7,
    input tri1 id_8,
    input wand id_9,
    output uwire id_10,
    input supply0 id_11
);
  assign id_10 = id_3;
  module_0();
  assign id_7  = 1;
endmodule
