// Seed: 15072719
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout logic [7:0] id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wand id_5 = id_4[-1==-1] & id_1;
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_14 = 32'd11,
    parameter id_4  = 32'd34
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  inout logic [7:0] id_11;
  input wire id_10;
  input wire id_9;
  inout tri1 id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire _id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  wire _id_14;
  assign id_8 = -1'd0;
  assign id_11[id_4] = 1 >= -1 ? id_2[1'h0-id_14] : "" !== -1;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_8,
      id_11
  );
endmodule
