<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-e</Part>
        <TopModelName>top</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.857</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>28843</Best-caseLatency>
            <Average-caseLatency>28843</Average-caseLatency>
            <Worst-caseLatency>28843</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.144 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.144 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.144 ms</Worst-caseRealTimeLatency>
            <Interval-min>28844</Interval-min>
            <Interval-max>28844</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>4</DSP>
            <FF>2233</FF>
            <LUT>2697</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_deadlock</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_ap_vld</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_reduce_basic_ii_is_3_fu_41</InstName>
                    <ModuleName>reduce_basic_ii_is_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>41</ID>
                    <BindInstances>add_ln23_fu_80_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_reduce_accum2_ii_is_4_fu_47</InstName>
                    <ModuleName>reduce_accum2_ii_is_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>47</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_reduce_accum2_ii_is_4_Pipeline_1_fu_34</InstName>
                            <ModuleName>reduce_accum2_ii_is_4_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>34</ID>
                            <BindInstances>empty_17_fu_68_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_reduce_accum2_ii_is_4_Pipeline_accum2_fu_40</InstName>
                            <ModuleName>reduce_accum2_ii_is_4_Pipeline_accum2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>40</ID>
                            <BindInstances>add_ln33_fu_125_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_reduce_accum4_ii_is_3_fu_53</InstName>
                    <ModuleName>reduce_accum4_ii_is_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>53</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_reduce_accum4_ii_is_3_Pipeline_1_fu_66</InstName>
                            <ModuleName>reduce_accum4_ii_is_3_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>66</ID>
                            <BindInstances>empty_14_fu_152_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_reduce_accum4_ii_is_3_Pipeline_accum4_fu_78</InstName>
                            <ModuleName>reduce_accum4_ii_is_3_Pipeline_accum4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>78</ID>
                            <BindInstances>add_ln44_fu_253_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_reduce_accum8_ii_is_1_fu_59</InstName>
                    <ModuleName>reduce_accum8_ii_is_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>59</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_reduce_accum8_ii_is_1_Pipeline_1_fu_109</InstName>
                            <ModuleName>reduce_accum8_ii_is_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>109</ID>
                            <BindInstances>empty_12_fu_58_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_reduce_accum8_ii_is_1_Pipeline_accum8_fu_115</InstName>
                            <ModuleName>reduce_accum8_ii_is_1_Pipeline_accum8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>115</ID>
                            <BindInstances>add_ln54_fu_88_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>accum_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>fadd_32ns_32ns_32_8_full_dsp_1_U46 fadd_32ns_32ns_32_8_full_dsp_1_U46 fadd_32ns_32ns_32_8_full_dsp_1_U47 fadd_32ns_32ns_32_8_full_dsp_1_U46</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>reduce_basic_ii_is_3</Name>
            <Loops>
                <basic/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.454</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8196</Best-caseLatency>
                    <Average-caseLatency>8196</Average-caseLatency>
                    <Worst-caseLatency>8196</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8196</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <basic>
                        <Name>basic</Name>
                        <TripCount>1024</TripCount>
                        <Latency>8194</Latency>
                        <AbsoluteTimeLatency>40.970 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </basic>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>119</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>162</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="basic" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_80_p2" SOURCE="reduce.cpp:23" URAM="0" VARIABLE="add_ln23"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>reduce_accum2_ii_is_4_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>0.975</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2</TripCount>
                        <Latency>2</Latency>
                        <AbsoluteTimeLatency>10.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>68</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>108</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_17_fu_68_p2" SOURCE="" URAM="0" VARIABLE="empty_17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>reduce_accum2_ii_is_4_Pipeline_accum2</Name>
            <Loops>
                <accum2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.454</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9219</Best-caseLatency>
                    <Average-caseLatency>9219</Average-caseLatency>
                    <Worst-caseLatency>9219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.095 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.095 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.095 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <accum2>
                        <Name>accum2</Name>
                        <TripCount>1024</TripCount>
                        <Latency>9217</Latency>
                        <AbsoluteTimeLatency>46.085 us</AbsoluteTimeLatency>
                        <PipelineII>9</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </accum2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>250</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>272</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="accum2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_125_p2" SOURCE="reduce.cpp:33" URAM="0" VARIABLE="add_ln33"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>reduce_accum2_ii_is_4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.454</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9234</Best-caseLatency>
                    <Average-caseLatency>9234</Average-caseLatency>
                    <Worst-caseLatency>9234</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9234</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>364</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>491</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>reduce_accum4_ii_is_3_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.100</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>20.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>46</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_14_fu_152_p2" SOURCE="" URAM="0" VARIABLE="empty_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>reduce_accum4_ii_is_3_Pipeline_accum4</Name>
            <Loops>
                <accum4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.454</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9219</Best-caseLatency>
                    <Average-caseLatency>9219</Average-caseLatency>
                    <Worst-caseLatency>9219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.095 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.095 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.095 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <accum4>
                        <Name>accum4</Name>
                        <TripCount>1024</TripCount>
                        <Latency>9217</Latency>
                        <AbsoluteTimeLatency>46.085 us</AbsoluteTimeLatency>
                        <PipelineII>9</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </accum4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>380</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>268</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="accum4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_253_p2" SOURCE="reduce.cpp:44" URAM="0" VARIABLE="add_ln44"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>reduce_accum4_ii_is_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.454</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9252</Best-caseLatency>
                    <Average-caseLatency>9252</Average-caseLatency>
                    <Worst-caseLatency>9252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>479</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>523</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>reduce_accum8_ii_is_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.398</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_12_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>reduce_accum8_ii_is_1_Pipeline_accum8</Name>
            <Loops>
                <accum8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.454</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2058</Best-caseLatency>
                    <Average-caseLatency>2058</Average-caseLatency>
                    <Worst-caseLatency>2058</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.290 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2058</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <accum8>
                        <Name>accum8</Name>
                        <TripCount>1024</TripCount>
                        <Latency>2056</Latency>
                        <AbsoluteTimeLatency>10.280 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </accum8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>252</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>200</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="accum8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_88_p2" SOURCE="reduce.cpp:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>reduce_accum8_ii_is_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.857</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2129</Best-caseLatency>
                    <Average-caseLatency>2129</Average-caseLatency>
                    <Worst-caseLatency>2129</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.645 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.645 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.645 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2129</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>514</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>718</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="accum_U" SOURCE="reduce.cpp:53" URAM="0" VARIABLE="accum"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.857</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28843</Best-caseLatency>
                    <Average-caseLatency>28843</Average-caseLatency>
                    <Worst-caseLatency>28843</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.144 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.144 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.144 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28844</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2233</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2697</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="7" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_8_full_dsp_1_U46" SOURCE="reduce.cpp:64" URAM="0" VARIABLE="accum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="7" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_8_full_dsp_1_U46" SOURCE="reduce.cpp:66" URAM="0" VARIABLE="accum_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="7" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_8_full_dsp_1_U47" SOURCE="reduce.cpp:68" URAM="0" VARIABLE="accum_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="7" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_8_full_dsp_1_U46" SOURCE="reduce.cpp:70" URAM="0" VARIABLE="accum_3"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="1" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="B" name="B" usage="data" direction="out"/>
                <hwRef type="port" interface="B_ap_vld" name="B_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="B">DATA</portMap>
            </portMaps>
            <ports>
                <port>B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="B"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="A_address0">10</column>
                    <column name="A_q0">32</column>
                </table>
            </item>
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="B">ap_none, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, float*</column>
                    <column name="B">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="A">A_address0, port, offset</column>
                    <column name="A">A_ce0, port, </column>
                    <column name="A">A_q0, port, </column>
                    <column name="B">B, port, </column>
                    <column name="B">B_ap_vld, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="inline" location="reduce.cpp:21" status="valid" parentFunction="reduce_basic_ii_is_3" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="reduce.cpp:31" status="valid" parentFunction="reduce_accum2_ii_is_4" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="reduce.cpp:42" status="valid" parentFunction="reduce_accum4_ii_is_3" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="reduce.cpp:52" status="valid" parentFunction="reduce_accum8_ii_is_1" variable="" isDirective="0" options="off"/>
    </PragmaReport>
</profile>

