#!/usr/bin/env python
import logging          as log
from os                 import environ
from enum               import Enum, auto
from argparse           import ArgumentParser, ArgumentDefaultsHelpFormatter, Namespace
from pathlib            import Path
from concurrent.futures import ThreadPoolExecutor
from datetime           import datetime

import re
import sys

import tatsu
from jinja2             import Template, Environment
from rich               import traceback
from rich.logging       import RichHandler


# The path where all our templates and such are located
EXTRA_DIR         = (Path(__file__).parent / 'ext')

TATSU_LEF_GRAMMAR = (EXTRA_DIR / 'lef.tatsu')
KISYM_TEMPLATE    = (EXTRA_DIR / 'kicad_sym.jinja')

CELL_TEMPLATE_CELL  = (EXTRA_DIR / 'cell.jinja')
CELL_TEMPLATE_NMOS3 = (EXTRA_DIR / 'nmos3.jinja')
CELL_TEMPLATE_NMOS4 = (EXTRA_DIR / 'nmos4.jinja')
CELL_TEMPLATE_PMOS3 = (EXTRA_DIR / 'pmos3.jinja')
CELL_TEMPLATE_PMOS4 = (EXTRA_DIR / 'pmos4.jinja')

env = Environment(trim_blocks = True, lstrip_blocks = True)
env.globals['now'] = datetime.utcnow
env.globals['len'] = len


def _setup_logging(args: Namespace = None) -> None:
	level = log.INFO
	if args is not None and args.verbose:
		level = log.DEBUG

	log.basicConfig(
		force    = True,
		format   = '%(message)s',
		datefmt  = '[%X]',
		level    = level,
		handlers = [
			RichHandler(rich_tracebacks = True, show_path = False)
		]
	)

class Property:
	def __init__(self, name: str, value: str, pid: int, hide: bool = True) -> None:
		self.name = name
		self.value = value
		self.id = pid
		self.hide = hide
		self.pos = (0, 0, 0)
		self.justify = False

	def __str__(self) -> str:
		return self.__repr__()

	def __repr__(self) -> str:
		return f'(property "{self.name}" "{self.value}" (id {self.id}))'


class PinDir(Enum):
	INPUT         = auto()
	OUTPUT        = auto()
	TRISTATE      = auto()
	BIDIRECTIONAL = auto()
	PASSIVE       = auto()
	UNSPECIFIED   = auto()

	def __str__(self) -> str:
		if self == PinDir.INPUT:
			return 'input'
		elif self == PinDir.OUTPUT:
			return 'output'
		elif self == PinDir.TRISTATE:
			return 'tristate'
		elif self == PinDir.BIDIRECTIONAL:
			return 'bidirectional'
		elif self == PinDir.PASSIVE:
			return 'passive'
		else:
			return 'unspecified'

	@staticmethod
	def from_str(s: str) -> 'PinDir':
		if s is None:
			return PinDir.BIDIRECTIONAL

		normalized = s.lower()

		if normalized == 'input':
			return PinDir.INPUT
		elif normalized == 'output':
			return PinDir.OUTPUT
		elif 'tristate' in normalized:
			return PinDir.TRISTATE
		elif normalized == 'bidirectional' or normalized == 'inout':
			return PinDir.BIDIRECTIONAL
		elif normalized == 'passive' or normalized == 'feedthru':
			return PinDir.PASSIVE
		else:
			return PinDir.UNSPECIFIED

class PinType(Enum):
	SIGNAL = auto()
	POWER  = auto()
	GROUND = auto()
	CLOCK  = auto()

	def __str__(self) -> str:
		if self == PinType.POWER:
			return 'power'
		elif self == PinType.GROUND:
			return 'ground'
		elif self == PinType.CLOCK:
			return 'clock'
		else:
			return 'signal'

	@staticmethod
	def from_str(s: str) -> 'PinType':
		if s is None:
			return PinType.SIGNAL
		normalized = s.lower()

		if normalized == 'power':
			return PinType.POWER
		elif normalized == "ground":
			return PinType.GROUND
		elif normalized == 'clock':
			return PinType.CLOCK
		else:
			return PinType.SIGNAL

class Pin:
	def __init__(self, name: str, d: str, typ: str, num: int = 0) -> None:
		self.name = name
		self.number = num
		self.dir = PinDir.from_str(d)
		self.type = PinType.from_str(typ)
		self.pos = (0, 0, 0)

	def set_x(self, x: float):
		self.pos = (x, self.pos[1], self.pos[2])

	def set_y(self, y: float):
		self.pos = (self.pos[0], y, self.pos[2])

	def set_rot(self, r: float):
		self.pos = (self.pos[0], self.pos[1], r)

	def electrical_type(self) -> str:
		if self.type == PinType.POWER or self.type == PinType.GROUND:
			return 'power_in'
		else:
			if self.dir == PinDir.INPUT:
				return 'input'
			elif self.dir == PinDir.OUTPUT:
				return 'output'
			elif self.dir == PinDir.TRISTATE:
				return 'tristate'
			elif self.dir == PinDir.BIDIRECTIONAL:
				return 'bidirectional'
			elif self.dir == PinDir.PASSIVE:
				return 'passive'
			else:
				return 'unspecified'

	def graphical_style(self) -> str:
		if self.is_clk():
			return 'clock'
		elif self.is_inverted():
			return 'inverted'
		else:
			return 'line'

	def is_clk(self) -> bool:
		return self.type == PinType.CLOCK

	def is_inverted(self) -> bool:
		return self.name.lower().split('_')[-1] in ('bar', 'n')

	def __str__(self) -> str:
		return self.__repr__()

	def __repr__(self) -> str:
		return f'(pin "{self.name}" {self.type} {self.dir})'

class CellType(Enum):
	PFET      = auto()
	NFET      = auto()
	CELL      = auto()

	def __str__(self) -> str:
		match self:
			case CellType.PFET:
				return 'PFET'
			case CellType.NFET:
				return 'NFET'
			case _:
				return 'CELL'

	@staticmethod
	def from_str(s: str) -> 'CellType':
		if s is None:
			return CellType.CELL
		normalized = s.lower()
		match normalized:
			case 'pfet':
				return CellType.PFET
			case 'nfet':
				return CellType.NFET
			case _:
				return CellType.CELL


class Cell:
	def _count_pins(self) -> None:
		pwr = 0
		gnd = 0
		inp = 0
		out = 0
		iop = 0

		for pin in self.pins:
			if pin.type == PinType.POWER:
				pwr += 1
			elif pin.type == PinType.GROUND:
				gnd += 1
			elif pin.type == PinType.SIGNAL or pin.type == PinType.CLOCK:
				if pin.dir == PinDir.INPUT:
					inp += 1
				elif pin.dir == PinDir.OUTPUT:
					out += 1
				elif pin.dir == PinDir.BIDIRECTIONAL:
					iop += 1

		self._pin_counts = (pwr, gnd, inp, out, iop)

	def _calc_bounds(self) -> tuple[float, float, float, float]:
		hpad = 0
		wpad = 0

		for pin in self.pins:
			nlen = len(pin.name)
			if pin.type == PinType.POWER or pin.type == PinType.GROUND:
				hpad = max(hpad, nlen)
			else:
				wpad = max(wpad, nlen)

		hpad *= 1.27
		wpad *= 1.27

		self._padding = (wpad, hpad)

		width = (max(self._pin_counts[0], self._pin_counts[1]) * 2.54) + 2.54
		x = width / 2

		lheight = self._pin_counts[2]
		rheight = self._pin_counts[3]

		hdiff = lheight - rheight

		iops = self._pin_counts[4]
		io_fixup = min(abs(hdiff), iops)

		if hdiff < 0:
			lheight += io_fixup
		else:
			rheight += io_fixup

		iops -= io_fixup

		lheight += iops // 2
		rheight += iops - (iops // 2)

		height = (max(lheight, rheight) * 2.54) + 2.54
		y = height / 2

		return (-x - wpad, -y - hpad, x + wpad, y + hpad)

	def _fixup_pins(self) -> None:
		x0, y0, x1, y1 = self._bounds

		pin_idx = 0
		for pin in self.pins:
			if pin.type == PinType.POWER:
				pin.set_y(y1 + 2.54)
				pin.set_x(x0 + (2.54 * (pin_idx +1)) + self._padding[0])
				pin.set_rot(270)
				pin_idx += 1

		pin_idx = 0
		for pin in self.pins:
			if pin.type == PinType.GROUND:
				pin.set_y(y0 - 2.54)
				pin.set_x(x0 + (2.54 * (pin_idx +1)) + self._padding[0])
				pin.set_rot(90)
				pin_idx += 1

		pin_idx = 0
		inp_y = y0 + 2.54
		for pin in self.pins:
			if (pin.type == PinType.SIGNAL or pin.type == PinType.CLOCK) and pin.dir == PinDir.INPUT:
				pin.set_x(x0 - 2.54)
				inp_y = (y1 - (2.54 * (pin_idx + 1)) - self._padding[1])
				pin.set_y(inp_y)
				pin_idx += 1

		pin_idx = 0
		out_y = y0 + 2.54
		for pin in self.pins:
			if (pin.type == PinType.SIGNAL or pin.type == PinType.CLOCK) and pin.dir == PinDir.OUTPUT:
				pin.set_x(x1 + 2.54)
				out_y = (y1 - (2.54 * (pin_idx + 1)) - self._padding[1])
				pin.set_y(out_y)
				pin.set_rot(180)
				pin_idx += 1


		iop_remaining = abs(self._pin_counts[2] - self._pin_counts[3])

		rot = 0
		for pin in self.pins:
			if pin.type == PinType.SIGNAL or pin.type == PinType.CLOCK:
				if pin.dir == PinDir.BIDIRECTIONAL or pin.dir == PinDir.PASSIVE:
					if iop_remaining > 0:
						if inp_y < out_y:
							pin.set_x(x1 + 2.54)
							pin.set_rot(180)
						else:
							pin.set_x(x0 - 2.54)
							pin.set_rot(0)


						pin.set_y(min(inp_y, out_y) + 2.54)

						if inp_y < out_y:
							inp_y += 2.54
						else:
							out_y += 2.54

						iop_remaining -= 1
					else:
						if rot == 0:
							pin.set_x(x0 - 2.54)
							pin.set_y(inp_y)
							pin.set_rot(rot)
							inp_y += 2.54
							rot = 180
						else:
							pin.set_x(x1 + 2.54)
							pin.set_y(out_y)
							pin.set_rot(rot)
							out_y += 2.54
							rot = 0

	def _fixup_properties(self) -> None:
		for prop in self.properties:
			if prop.name == 'Value':
				prop.pos = (self._bounds[0], self._bounds[1], 0)
				prop.justify = True


	def __init__(
			self, name: str, pins: list[Pin], lef_file_name: str, cell_type: CellType,
			bounds: tuple[float, float] = (0.0, 0.0), properties: list[Property] = []
	) -> None:
		self.id = name
		self.pins = pins
		self.cell_type = cell_type
		self._pin_counts = None
		self._count_pins()
		self._padding = (0, 0, 0, 0)
		self._bounds = self._calc_bounds()
		self._fixup_pins()

		self.properties = []

		match self.cell_type:
			case CellType.PFET | CellType.NFET:
				self.properties.append(Property('Reference', 'Q', 0))
			case _:
				self.properties.append(Property('Reference', 'X', 0))

		self.properties += [
			Property('Value',     name,          1, False),
			Property('Footprint', f'{bounds}',   2),
			Property('Datasheet', lef_file_name, 3),
			*properties
		]



		self._fixup_properties()

	def append_property(self, prop: Property) -> None:
		self.properties.append(prop)
		self._fixup_properties()

	def render_cell(self) -> str:
		template = None
		match self.cell_type:
			case CellType.CELL:
				template = CELL_TEMPLATE_CELL
			case CellType.NFET:
				if self.pin_count() == 3:
					template = CELL_TEMPLATE_NMOS3
				elif self.pin_count() == 4:
					template = CELL_TEMPLATE_NMOS4
				else:
					log.warning(
						f'FET {self.id} has a non-standard pin count ({self.pin_count()}). defaulting to CELL template'
					)
					template = CELL_TEMPLATE_CELL
			case CellType.PFET:
				if self.pin_count() == 3:
					template = CELL_TEMPLATE_PMOS3
				elif self.pin_count() == 4:
					template = CELL_TEMPLATE_PMOS4
				else:
					log.warning(
						f'FET {self.id} has a non-standard pin count ({self.pin_count()}). defaulting to CELL template'
					)
					template = CELL_TEMPLATE_CELL
			case _:
				raise RuntimeError('Unknown Cell type')


		with template.open('r') as tmpl:
			cell_tmpl = env.from_string(''.join(tmpl.readlines()))

		return cell_tmpl.render(
			sym = self
		)

	def fet_gates(self) -> dict[str, int]:
		if self.cell_type not in (CellType.NFET, CellType.PFET):
			raise RuntimeError(f'Cell is a {self.cell_type}, not a FET')

		drain  = list(filter(lambda p: p.name.lower() == 'drain', self.pins))
		gate   = list(filter(lambda p: p.name.lower() == 'gate', self.pins))
		source = list(filter(lambda p: p.name.lower() == 'source', self.pins))
		bulk   = list(filter(lambda p: p.name.lower() in ('substrate', 'psub', 'bulk'), self.pins))


		return {
			'drain':  drain[0].number  if len(drain)  > 0 else '?',
			'gate':   gate[0].number   if len(gate)   > 0 else '?',
			'source': source[0].number if len(source) > 0 else '?',
			'bulk':   bulk[0].number   if len(bulk)   > 0 else '?',
		}


	def get_bounds(self) -> tuple[float, float, float, float]:
		return self._bounds

	def pin_count(self) -> int:
		return len(self.pins)

	def pwr_pins(self) -> int:
		return self._pin_counts[0]

	def gnd_pins(self) -> int:
		return self._pin_counts[1]

	def inp_pins(self) -> int:
		return self._pin_counts[2]

	def out_pins(self) -> int:
		return self._pin_counts[3]

	def iop_pins(self) -> int:
		return self._pin_counts[4]

	def __str__(self) -> str:
		return self.__repr__()

	def __repr__(self) -> str:
		return f'({self.cell_type} "{self.id}" {" ".join(map(str, self.pins))})'


def _flatten(col):
	return [i for sl in list(col) for i in sl]

def _flatten_str(col):
	return ''.join(_flatten(col))


def extract(model, cellib: Path, args: Namespace) -> list[Cell]:
	IGNORE_PWR: bool = args.ignore_pwr
	INFER_PWR: bool = not args.dont_infer_pwr
	SPLIT_STR: str = args.split_char
	PDK: str = args.pdk
	STRIP_NAME: bool = not args.dont_strip
	KEEP_EMPTY: bool = args.keep_empty

	ast = None
	cells = list()

	log.debug(f' ==> Parsing {cellib.name}')
	with cellib.open('r') as lib:
		ast = model.parse(''.join(lib.readlines()))

	if ast is None:
		log.error(f'Error parsing cell library {cellib.name}')
		return None

	log.debug(' ==> Extracting cells')
	for elem in ast[0]:
		macro = None if 'macro' not in elem else elem['macro']
		if macro is not None:
			raw_name = ''.join(macro['name'][0])
			cell_name = raw_name.split(SPLIT_STR)[-1] if SPLIT_STR is not None else raw_name
			if STRIP_NAME:
				cell_name = cell_name.removeprefix(f'{cellib.stem}__')
			log.debug(f' ===> Found cell \'{cell_name}\'')

			cell_pins = list()
			ignored_pins = 0

			log.debug(' ===> Looking for pins')
			for stmt in macro['mstmts']:
				pin = None if 'pin' not in stmt else stmt['pin']
				if pin is not None:
					pin_name = _flatten_str(pin['name'])
					pin_dir = None
					pin_type = None
					for stmt in pin['pstmnts']:
						if 'dir' in stmt:
							pin_dir = stmt['dir']['pin_dir']
						if 'use' in stmt:
							pin_type = stmt['use']['pin_type']

					if pin_type is None and INFER_PWR:
						if 'vss' in pin_name.lower() or 'gnd' in pin_name.lower():
							pin_type = 'GROUND'
						elif 'vdd' in pin_name.lower() or 'vcc' in pin_name.lower():
							pin_type = 'POWER'

					if IGNORE_PWR and pin_type in ('GROUND', 'POWER'):
						ignored_pins += 1
						continue

					cell_pins.append(Pin(
						pin_name, pin_dir, pin_type, num = len(cell_pins) + 1
					))

			cell_pin_count = len(cell_pins)
			log.debug(f' ===> Found {cell_pin_count} pins in cell \'{cell_name}\' ({ignored_pins} ignored)')

			bounds     = (0.0, 0.0)
			origin     = (0.0, 0.0)
			cell_class = ''
			foreign    = ''
			symmetry   = ''

			for stmt in macro['mstmts']:
				if 'size'     in stmt:
					bounds = (
						float(_flatten_str(stmt['size'][2])),
						float(_flatten_str(stmt['size'][5])),
					)
				if 'origin'   in stmt:
					origin = (
						float(_flatten_str(stmt['origin'][2]['x'])),
						float(_flatten_str(stmt['origin'][2]['y'])),
					)
				if 'class'    in stmt:
					cell_class = stmt['class']['type']
				if 'foreign'  in stmt:
					foreign = _flatten_str(stmt['foreign']['name'])
				if 'symmetry' in stmt:
					symmetry = _flatten_str(stmt['symmetry'][1])


			cell_type = CellType.CELL

			# TODO: Generalize/Better heuristics
			# These are specific to sky130_fd_pr
			if cell_name.startswith('rf_nfet'):
				cell_type = CellType.NFET
			elif cell_name.startswith('rf_pfet'):
				cell_type = CellType.PFET

			if cell_pin_count > 0 or KEEP_EMPTY:
				if cell_pin_count == 0:
					log.warning(f'The cell \'{cell_name}\' has 0 pins, but was kept anyway')
				cells.append(Cell(
					cell_name, cell_pins, cellib.name, cell_type,
					bounds = bounds, properties = (
						Property('Cell Class',    f'{cell_class}',  10),
						Property('Foreign Cell',  f'{foreign}',     11),
						Property('Cell Origin',   f'{origin}',      12),
						Property('Cell Size',     f'{bounds}',      13),
						Property('Cell Symmetry', f'{symmetry}',    14),
						Property('Cell PDK',      f'{PDK}',         15),
						Property('Cell Library',  f'{cellib.stem}', 16)
					)
				))

	log.info(f' ==> Found {len(cells)} cells in {cellib.stem}')

	if cellib.stem == 'sky130_fd_pr':
		log.info(' ==> Cell library is sky130 primitive library, injecting fundamental FETs')
		for fet_type in ('nfet', 'pfet'):
			for fet_voltage in ('01v8', '03v3', '05v0'):
				FET_NAME = f'sky130_{fet_type}_{fet_voltage}'
				log.info(f' ===> Inserting \'{FET_NAME}\'')
				cells.append(Cell(
					FET_NAME, [
						Pin('drain',  'bidirectional', 'signal', num = 1),
						Pin('gate',   'bidirectional', 'signal', num = 2),
						Pin('source', 'bidirectional', 'signal', num = 3),
						Pin('bulk',   'bidirectional', 'signal', num = 4),
					], cellib.name,
					CellType.PFET if fet_type == 'pfet' else CellType.NFET,
					bounds = bounds, properties = (
						Property('Cell PDK',     f'{PDK}',         15),
						Property('Cell Library', f'{cellib.stem}', 16),
						Property('Sim.Library',  '${PDK_LIBS}/spice/sky130_fet.lib', 90),
						Property('Sim.Name',     FET_NAME, 91),
						Property('Sim.Device',  'SUBCKT',  92),
					)
				))

	return cells


def collect_spice(args: Namespace) -> list[Path]:
	PDK: str = args.pdk
	PDK_ROOT: Path = args.pdk_root
	PDK_PATH   = (PDK_ROOT / PDK)
	PDK_REFLIB = (PDK_PATH / 'libs.ref')
	SKIP_SRAM: bool = args.skip_sram

	spice_files = list()

	log.info(f'Collecting SPICE files from \'{PDK}\'')
	log.debug(f'PDK_ROOT: {PDK_ROOT}, PDK: {PDK}')

	if not PDK_PATH.exists() or not PDK_REFLIB.exists():
		log.error(f'Unable to find PDK {PDK} in PDK_ROOT: {PDK_ROOT}')
		return None

	for cellib in PDK_REFLIB.iterdir():
		log.info(f' => Found Cell library \'{cellib.name}\'')

		if SKIP_SRAM and 'sram' in cellib.name.lower():
			log.info(' ==> Skipping cell library, likely contains SRAM cells')
			continue

		CELL_LEFS = (cellib / 'spice')
		if not CELL_LEFS.exists():
			log.warning(f' => Cell library \'{cellib.name}\' has no SPICE files, skipping...')
			continue

		for spice in CELL_LEFS.iterdir():
			if spice.suffix.lower() == '.spice':
				log.debug(f' => Found SPICE file \'{spice}\'')
				spice_files.append(spice)

	log.info(f'Found {len(spice_files)} SPICE files for PDK')
	return spice_files



def collect_lefs(args: Namespace) -> list[Path]:
	PDK: str = args.pdk
	PDK_ROOT: Path = args.pdk_root
	PDK_PATH   = (PDK_ROOT / PDK)
	PDK_REFLIB = (PDK_PATH / 'libs.ref')
	SKIP_SRAM: bool = args.skip_sram

	lef_files = list()

	log.info(f'Collecting LEF files from \'{PDK}\'')
	log.debug(f'PDK_ROOT: {PDK_ROOT}, PDK: {PDK}')

	if not PDK_PATH.exists() or not PDK_REFLIB.exists():
		log.error(f'Unable to find PDK {PDK} in PDK_ROOT: {PDK_ROOT}')
		return None

	for cellib in PDK_REFLIB.iterdir():
		log.info(f' => Found Cell library \'{cellib.name}\'')

		if SKIP_SRAM and 'sram' in cellib.name.lower():
			log.info(' ==> Skipping cell library, likely contains SRAM cells')
			continue

		CELL_LEFS = (cellib / 'lef')
		if not CELL_LEFS.exists():
			log.warning(f' => Cell library \'{cellib.name}\' has no LEF files, skipping...')
			continue

		for lef in CELL_LEFS.iterdir():
			if lef.suffix.lower() == '.lef':
				log.debug(f' => Found LEF file \'{lef}\'')
				lef_files.append(lef)

	log.info(f'Found {len(lef_files)} LEF files for PDK')
	return lef_files

def process_lefs(args: Namespace, lefs: list[Path]) -> list[tuple[list[Cell], Path]]:
	PDK: str = args.pdk
	JOBS: int = args.jobs

	log.info('Processing LEFs')

	log.info('Compiling TatSu parser, this might take a minute')
	with TATSU_LEF_GRAMMAR.open('r') as lef_grammar:
		model = tatsu.compile(''.join(lef_grammar.readlines()))

	log.info('Processing cell libraries, this will take a while.')

	def _process_cell_lib(cellib: Path):
		log.info(f' => Processing Cell Library \'{PDK}/{cellib.stem}\'')
		cells = extract(model, cellib, args)
		return (cells, cellib)

	cellibs = list()
	if JOBS == 1:
		for cellib in lefs:
			cellibs.append(_process_cell_lib(cellib))
	else:
		futures = list()
		with ThreadPoolExecutor(max_workers = JOBS) as pool:
			for cellib in lefs:
				futures.append(pool.submit(
					_process_cell_lib, cellib
				))

		cellibs = list(map(lambda f: f.result(), futures))
	return cellibs

def process_spices(args: Namespace, spices: list[Path]) -> list[tuple[Path, dict[str, str]]]:
	PDK: str = args.pdk
	JOBS: int = args.jobs

	subckt_regex = re.compile(r'(\.subckt\s+([\w\d]+)\s+([\w\d\s]+)\n([\w\d\s#+=.]+\n)+\.ends)\n')

	log.info('Processing SPICE netlists')

	def _process_spice(netlist: Path) -> tuple[Path, dict[str, str]]:
		log.info(f' => Processing SPICE netlist \'{PDK}/{netlist.stem}\'')

		with netlist.open('r') as f:
			spice = ''.join(f.readlines())

		spices = dict()

		for subckt in subckt_regex.finditer(spice):
			full = subckt.group(1)
			name = subckt.group(2)
			spices[name] = full

		log.info(f' ==> Found {len(spices)} subckts in {netlist.stem}')
		return (netlist, spices)

	spicelibs = list()
	if JOBS == 1:
		for netlist in spices:
			spicelibs.append(_process_spice(netlist))
	else:
		futures = list()
		with ThreadPoolExecutor(max_workers = JOBS) as pool:
			for netlist in spices:
				futures.append(pool.submit(
					_process_spice, netlist
				))
		spicelibs = list(map(lambda f: f.result(), futures))
	return spicelibs

def merge_spice(
	args: Namespace, cellibs: list[tuple[list[Cell], Path]],
	spicelibs:  list[tuple[Path, dict[str, str]]]
) -> None:
	PDK: str = args.pdk
	LINK_SPICE: bool = args.dont_link

	log.info('Merging SPICE netlists into symbols')

	netlists = dict()
	total = 0
	unk = 0

	for f, model in spicelibs:
		netlists[f.stem] = model

	for cells, cellib in cellibs:
		# sky130_fd_pr is a special case where rather than one monolithic spice model,
		# everything is broken out, and there is a lot of other stuff, due to it being
		# the core primitive models and the like.

		# Therefore, it needs to be speical cased below, it's kinda anoying but it works

		if cellib.stem == 'sky130_fd_pr':
			for cell in cells:
				total += 1
				CELL_NAME = f'{cellib.stem}__{cell.id}'

				# BUG(aki): This excludes a handfull of cells due to them being in
				# a different SPICE file, should be fixed, but it's not a big deal right now.
				if CELL_NAME not in netlists:
					log.warning(f'No SPICE lib found for primitive cell \'{CELL_NAME}\'')
					continue

				if LINK_SPICE:
					SPICE_LIB = f'${{PDK_ROOT}}/{PDK}/libs.ref/{cellib.stem}/spice/{CELL_NAME}.spice'

				log.debug(f'Looking for model for {CELL_NAME}')
				model = netlists[CELL_NAME].get(CELL_NAME, None)
				if model is None:
					unk += 1
					continue

				if LINK_SPICE:
					cell.append_property(Property('Sim.Library', SPICE_LIB, 90))
					cell.append_property(Property('Sim.Name',    CELL_NAME, 91))
					cell.append_property(Property('Sim.Device',  'SUBCKT',  92))
				else:
					cell.append_property(Property('Sim.Device',  'SPICE', 92))
					cell.append_property(Property(
						'Sim.Params',  f'model=\\"{model.encode("unicode_escape").decode("utf-8")}\\"', 93
					))
		else:
			if cellib.stem not in netlists:
				log.warning(f'No SPICE lib found for cell library \'{cellib.stem}\'')
				continue

			if LINK_SPICE:
				SPICE_LIB = f'${{PDK_ROOT}}/{PDK}/libs.ref/{cellib.stem}/spice/{cellib.stem}.spice'

			for cell in cells:
				total += 1
				CELL_NAME = f'{cellib.stem}__{cell.id}'
				log.debug(f'Looking for model for {CELL_NAME}')
				model = netlists[cellib.stem].get(CELL_NAME, None)
				if model is None:
					unk += 1
					continue

				if LINK_SPICE:
					cell.append_property(Property('Sim.Library', SPICE_LIB, 90))
					cell.append_property(Property('Sim.Name',    CELL_NAME, 91))
					cell.append_property(Property('Sim.Device',  'SUBCKT',  92))
				else:
					cell.append_property(Property('Sim.Device',  'SPICE', 92))
					cell.append_property(Property(
						'Sim.Params',  f'model=\\"{model.encode("unicode_escape").decode("utf-8")}\\"', 93
					))

	log.info(f'Merged {total - unk} SPICE models with matching cells (Total: {total}, No Models: {unk})')


def emit_symlibs(args: Namespace, cellibs: tuple[list[Cell], Path]) -> bool:
	OUTDIR: Path = args.outdir
	PDK: str = args.pdk
	FLATTEN: bool = args.flatten

	if not FLATTEN:
		OUTDIR = (OUTDIR / PDK)

	for cells, cellib in cellibs:
		if FLATTEN:
			KISYM_LIB = (OUTDIR / f'{PDK}_{cellib.stem}.kicad_sym')
		else:
			KISYM_LIB = (OUTDIR / f'{cellib.stem}.kicad_sym')

		if not OUTDIR.exists():
			OUTDIR.mkdir(exist_ok = True, parents = True)

		log.info(f' => Writing KiCad symbols to \'{KISYM_LIB.name}\'')

		log.debug(' ==> Rendering Symbol Library')

		with KISYM_TEMPLATE.open('r') as tmpl:
			template = env.from_string(''.join(tmpl.readlines()))

		symfile = template.render(
			name     = cellib.stem,
			lef_file = cellib.name,
			symbols  = cells
		)

		log.debug(f' ==> Writing to \'{KISYM_LIB}\'')
		with KISYM_LIB.open('w') as sym:
			sym.write(symfile)
			sym.write('\n')

	return True

def main():
	traceback.install()
	_setup_logging()

	parser = ArgumentParser(
		prog            = 'pdk2kicad',
		description     = 'Generate KiCad symbol libraries from an open_pdk PDK',
		formatter_class = ArgumentDefaultsHelpFormatter
	)

	core_options    = parser.add_argument_group('Core Options')
	parsing_options = parser.add_argument_group('Parsing Options')
	pdk_options     = parser.add_argument_group('PDK Options')
	symbol_options  = parser.add_argument_group('KiCad Symbol Options')
	spice_options   = parser.add_argument_group('SPICE Model Options')

	core_options.add_argument(
		'--verbose', '-v',
		action = 'store_true',
		help   = 'Enable verbose output'
	)

	core_options.add_argument(
		'--outdir', '-o',
		type    = Path,
		default = Path.cwd() / 'symbols',
		help    = 'output directory for kicad_sym files'
	)

	core_options.add_argument(
		'--skip-existing', '-S',
		action = 'store_true',
		help   = 'Skip ingestion and parsing of a LEF file if the .kicad_sym file already exists'
	)

	core_options.add_argument(
		'--jobs', '-j',
		type    = int,
		default = 1,
		help    = 'Number of independant threads to run'
	)

	parsing_options.add_argument(
		'--ignore-pwr', '-I',
		action = 'store_true',
		help   = 'Ignore power pins from cells'
	)

	parsing_options.add_argument(
		'--dont-infer-pwr', '-i',
		action  = 'store_true',
		default = False,
		help    = 'Don\'t try to infer power signals based on name id pin has no type'
	)

	parsing_options.add_argument(
		'--split-char', '-s',
		type = str,
		help = 'The characters to split cell names on, (such as `__`), the left most element will be selected as the cell name'
	)

	pdk_options.add_argument(
		'--pdk-root',
		type    = Path,
		default = environ.get('PDK_ROOT', None),
		help    = 'The PDK Root',
	)

	pdk_options.add_argument(
		'--pdk', '-p',
		type     = str,
		choices  = (
			'sky130A', 'sky130B',
			'gf180mcuA', 'gf180mcuB', 'gf180mcuC', 'gf180mcuD'
		),
		default  = 'sky130B',
		help     = 'The PDK to generate the KiCad libraries for.'
	)

	pdk_options.add_argument(
		'--skip-sram',
		action  = 'store_true',
		default = False,
		help    = 'Skip libraries with \'sram\' in the name, might improve speed.'
	)

	symbol_options.add_argument(
		'--flatten', '-f',
		action  = 'store_true',
		default = False,
		help    = 'Flatten the directory structure for the output symbol libraries'
	)

	symbol_options.add_argument(
		'--dont-strip', '-D',
		action  = 'store_true',
		default = False,
		help    = 'Don\'t strip the cell library name from the cell'
	)

	symbol_options.add_argument(
		'--keep-empty', '-K',
		action  = 'store_true',
		default = False,
		help    = 'Don\'t discard symbols with no pins'
	)

	spice_options.add_argument(
		'--spice',
		action  = 'store_true',
		default = False,
		help    = 'Attempt to extract and then embed SPICE info in the symbol files'
	)

	spice_options.add_argument(
		'--dont-link',
		action  = 'store_false',
		default = True,
		help    = 'Rather than linking the SPICE subckt model into the symbol, embed it.'
	)

	args = parser.parse_args()
	_setup_logging(args)

	if args.pdk_root is None:
		log.error('PDK_ROOT must be set or passed via --pdk!')
		return 1

	if not args.pdk_root.exists():
		log.error(f'PDK_ROOT {args.pdk_root} does not exist!')
		return 1

	log.info(f'Generating KiCad symbol libraries for PDK {args.pdk}')
	log.info('This might take some time...')

	sub_times = dict()

	_start = datetime.utcnow()

	_lef_start = datetime.utcnow()

	lefs = collect_lefs(args)
	if lefs is None:
		log.error('PDK had no LEF files, aborting')
		return 1

	cells = process_lefs(args, lefs)

	sub_times['lef'] = datetime.utcnow() - _lef_start

	if args.spice:
		_spice_start = datetime.utcnow()
		log.info('Preforming SPICE merge...')
		spices = collect_spice(args)
		spicelibs = process_spices(args, spices)

		merge_spice(args, cells, spicelibs)

		sub_times['spice'] = datetime.utcnow() - _spice_start

	else:
		log.warning('Skipping SPICE merge')

	_symlib_start = datetime.utcnow()
	res = emit_symlibs(args, cells)

	sub_times['symlib'] = datetime.utcnow() - _symlib_start

	_end = datetime.utcnow()

	log.info(f'Total Runtime: {_end - _start}')
	log.info(f' => Cell Library ingestion: {sub_times["lef"]}')
	if args.spice:
		log.info(f' => SPICE Merge: {sub_times["spice"]}')
	log.info(f' => Symbol library generating: {sub_times["symlib"]}')

	if res:
		log.info(f'Run complete, KiCad symbol library for {args.pdk} generated.')
		return 0
	else:
		log.error(f'Unable to generate KiCad symbol library for {args.pdk}')
		return 1




if __name__ == '__main__':
	sys.exit(main())
