{
    "spec": "Module name: Computer_System_mm_interconnect_2. Module specification: This module implements an interconnect for a computer system, specifically handling memory-mapped connections between various components. It includes logic for address decoding, data routing, and arbitration between multiple masters and slaves. The module has input ports for clock, reset, and various AXI and Avalon interface signals from the ARM A9 processor and other peripherals. Output ports include signals for controlling and communicating with various slave interfaces such as audio subsystem, VGA subsystem, LEDs, and pushbuttons. Internal signals like cmd_demux_src*, rsp_demux_src*, and router_*_src* are used for packet routing and command/response handling. The module implements AXI and Avalon interfaces, handles burst adapters, and includes components like demultiplexers, multiplexers, and response FIFOs. It's organize",
    "gpt-message": [
        {
            "role": "system",
            "content": "You are an expert in hardware design with a deep understanding of Verilog RTL codes. Now I want to train a large language model for code comment generation tasks specifically focused on Verilog RTL codes. And I want you to help me process the raw data, transforming it into suitable formats that can serve as inputs and outputs for the model."
        },
        {
            "role": "user",
            "content": "Name of the module and its functionality is as follows: \nModule name: Computer_System_mm_interconnect_2\n\nExplanation: This module appears to be an interconnect for a computer system, specifically handling memory-mapped connections between various components. It includes logic for address decoding, data routing, and arbitration between multiple masters and slaves. The module implements AXI and Avalon interfaces, handles burst adapters, and includes components like demultiplexers, multiplexers, and response FIFOs. It's likely part of a larger system-on-chip design, facilitating communication between different hardware blocks such as processors, memory, and peripherals."
        },
        {
            "role": "user",
            "content": "Input and output ports and their explanation is as follows: \nBased on the given Verilog code, here are the input and output ports of the Computer_System_mm_interconnect_2 module:\n\nInput ports:\n- ARM_A9_HPS_h2f_lw_axi_master_* (multiple ports): AXI interface signals from the ARM A9 processor's H2F lightweight master port.\n- System_PLL_sys_clk_clk: System clock input.\n- *_reset_reset_bridge_in_reset_reset (multiple ports): Reset signals for various components.\n- *_s1_readdata (multiple ports): Read data inputs from various slave interfaces.\n- *_slave_readdata (multiple ports): Read data inputs from various slave interfaces.\n- *_slave_waitrequest (multiple ports): Wait request signals from various slave interfaces.\n\nExplanation: These input ports receive control signals, data, and status information from various components in the system, including the ARM processor, system clock, reset signals, and slave interfaces.\n\nOutput ports:\n- ARM_A9_HPS_h2f_lw_axi_master_* (multiple ports): AXI interface signals to the ARM A9 processor's H2F lightweight master port.\n- *_s1_address (multiple ports): Address outputs to various slave interfaces.\n- *_s1_write (multiple ports): Write enable signals to various slave interfaces.\n- *_s1_writedata (multiple ports): Write data outputs to various slave interfaces.\n- *_s1_chipselect (multiple ports): Chip select signals for various slave interfaces.\n- *_slave_address (multiple ports): Address outputs to various slave interfaces.\n- *_slave_write (multiple ports): Write enable signals to various slave interfaces.\n- *_slave_read (multiple ports): Read enable signals to various slave interfaces.\n- *_slave_writedata (multiple ports): Write data outputs to various slave interfaces.\n- *_slave_byteenable (multiple ports): Byte enable signals for various slave interfaces.\n\nExplanation: These output ports send control signals, addresses, and data to various components in the system, including the ARM processor and slave interfaces. They are used to control read and write operations, select specific slaves, and transfer data between different parts of the system."
        },
        {
            "role": "user",
            "content": "Internal signals and their explanation is as follows: \nBased on the provided Verilog code for the Computer_System_mm_interconnect_2 module, here are the internal signals and their explanations:\n\nInternal signals:\n- cmd_demux_src*\n- cmd_mux_src*\n- rsp_demux_src*\n- rsp_mux_src*\n- router_*_src*\n- *_burst_adapter_source0_*\n- *_agent_*\n- avalon_st_adapter_*_out_0_*\n\nExplanation:\n1. cmd_demux_src*: Command demultiplexer output signals, used to route commands from masters to appropriate slaves.\n2. cmd_mux_src*: Command multiplexer output signals, combining commands from multiple masters to a single slave.\n3. rsp_demux_src*: Response demultiplexer output signals, used to route responses from slaves back to appropriate masters.\n4. rsp_mux_src*: Response multiplexer output signals, combining responses from multiple slaves to a single master.\n5. router_*_src*: Router output signals, used for packet routing between different components.\n6. *_burst_adapter_source0_*: Burst adapter output signals, used to convert between different burst types and sizes.\n7. *_agent_*: Agent signals for various components, handling communication protocols and interfaces.\n8. avalon_st_adapter_*_out_0_*: Avalon streaming adapter output signals, used to convert between different interface types.\n\nThese internal signals facilitate data routing, protocol conversion, and communication between different components within the interconnect module."
        },
        {
            "role": "user",
            "content": "Original Verilog code is as follows: \n```verilog\n\n\n\n\n\n\n\n`timescale 1 ps / 1 ps\nmodule Computer_System_mm_interconnect_2 (\n\t\tinput  wire [11:0] ARM_A9_HPS_h2f_lw_axi_master_awid,                                        \n\t\tinput  wire [20:0] ARM_A9_HPS_h2f_lw_axi_master_awaddr,                                      \n\t\tinput  wire [3:0]  ARM_A9_HPS_h2f_lw_axi_master_awlen,                                       \n\t\tinput  wire [2:0]  ARM_A9_HPS_h2f_lw_axi_master_awsize,                                      \n\t\tinput  wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_awburst,                                     \n\t\tinput  wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_awlock,                                      \n\t\tinput  wire [3:0]  ARM_A9_HPS_h2f_lw_axi_master_awcache,                                     \n\t\tinput  wire [2:0]  ARM_A9_HPS_h2f_lw_axi_master_awprot,                                      \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_awvalid,                                     \n\t\toutput wire        ARM_A9_HPS_h2f_lw_axi_master_awready,                                     \n\t\tinput  wire [11:0] ARM_A9_HPS_h2f_lw_axi_master_wid,                                         \n\t\tinput  wire [31:0] ARM_A9_HPS_h2f_lw_axi_master_wdata,                                       \n\t\tinput  wire [3:0]  ARM_A9_HPS_h2f_lw_axi_master_wstrb,                                       \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_wlast,                                       \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_wvalid,                                      \n\t\toutput wire        ARM_A9_HPS_h2f_lw_axi_master_wready,                                      \n\t\toutput wire [11:0] ARM_A9_HPS_h2f_lw_axi_master_bid,                                         \n\t\toutput wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_bresp,                                       \n\t\toutput wire        ARM_A9_HPS_h2f_lw_axi_master_bvalid,                                      \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_bready,                                      \n\t\tinput  wire [11:0] ARM_A9_HPS_h2f_lw_axi_master_arid,                                        \n\t\tinput  wire [20:0] ARM_A9_HPS_h2f_lw_axi_master_araddr,                                      \n\t\tinput  wire [3:0]  ARM_A9_HPS_h2f_lw_axi_master_arlen,                                       \n\t\tinput  wire [2:0]  ARM_A9_HPS_h2f_lw_axi_master_arsize,                                      \n\t\tinput  wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_arburst,                                     \n\t\tinput  wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_arlock,                                      \n\t\tinput  wire [3:0]  ARM_A9_HPS_h2f_lw_axi_master_arcache,                                     \n\t\tinput  wire [2:0]  ARM_A9_HPS_h2f_lw_axi_master_arprot,                                      \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_arvalid,                                     \n\t\toutput wire        ARM_A9_HPS_h2f_lw_axi_master_arready,                                     \n\t\toutput wire [11:0] ARM_A9_HPS_h2f_lw_axi_master_rid,                                         \n\t\toutput wire [31:0] ARM_A9_HPS_h2f_lw_axi_master_rdata,                                       \n\t\toutput wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_rresp,                                       \n\t\toutput wire        ARM_A9_HPS_h2f_lw_axi_master_rlast,                                       \n\t\toutput wire        ARM_A9_HPS_h2f_lw_axi_master_rvalid,                                      \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_rready,                                      \n\t\tinput  wire        System_PLL_sys_clk_clk,                                                   \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset, \n\t\tinput  wire        Audio_Subsystem_sys_reset_reset_bridge_in_reset_reset,                    \n\t\tinput  wire        AV_Config_reset_reset_bridge_in_reset_reset,                              \n\t\toutput wire [1:0]  Audio_Subsystem_audio_slave_address,                                      \n\t\toutput wire        Audio_Subsystem_audio_slave_write,                                        \n\t\toutput wire        Audio_Subsystem_audio_slave_read,                                         \n\t\tinput  wire [31:0] Audio_Subsystem_audio_slave_readdata,                                     \n\t\toutput wire [31:0] Audio_Subsystem_audio_slave_writedata,                                    \n\t\toutput wire        Audio_Subsystem_audio_slave_chipselect,                                   \n\t\toutput wire [1:0]  AV_Config_avalon_av_config_slave_address,                                 \n\t\toutput wire        AV_Config_avalon_av_config_slave_write,                                   \n\t\toutput wire        AV_Config_avalon_av_config_slave_read,                                    \n\t\tinput  wire [31:0] AV_Config_avalon_av_config_slave_readdata,                                \n\t\toutput wire [31:0] AV_Config_avalon_av_config_slave_writedata,                               \n\t\toutput wire [3:0]  AV_Config_avalon_av_config_slave_byteenable,                              \n\t\tinput  wire        AV_Config_avalon_av_config_slave_waitrequest,                             \n\t\toutput wire [1:0]  HEX3_HEX0_s1_address,                                                     \n\t\toutput wire        HEX3_HEX0_s1_write,                                                       \n\t\tinput  wire [31:0] HEX3_HEX0_s1_readdata,                                                    \n\t\toutput wire [31:0] HEX3_HEX0_s1_writedata,                                                   \n\t\toutput wire        HEX3_HEX0_s1_chipselect,                                                  \n\t\toutput wire [1:0]  LEDs_s1_address,                                                          \n\t\toutput wire        LEDs_s1_write,                                                            \n\t\tinput  wire [31:0] LEDs_s1_readdata,                                                         \n\t\toutput wire [31:0] LEDs_s1_writedata,                                                        \n\t\toutput wire        LEDs_s1_chipselect,                                                       \n\t\toutput wire [1:0]  Pixel_DMA_Addr_Translation_slave_address,                                 \n\t\toutput wire        Pixel_DMA_Addr_Translation_slave_write,                                   \n\t\toutput wire        Pixel_DMA_Addr_Translation_slave_read,                                    \n\t\tinput  wire [31:0] Pixel_DMA_Addr_Translation_slave_readdata,                                \n\t\toutput wire [31:0] Pixel_DMA_Addr_Translation_slave_writedata,                               \n\t\toutput wire [3:0]  Pixel_DMA_Addr_Translation_slave_byteenable,                              \n\t\tinput  wire        Pixel_DMA_Addr_Translation_slave_waitrequest,                             \n\t\toutput wire [1:0]  Pushbuttons_s1_address,                                                   \n\t\toutput wire        Pushbuttons_s1_write,                                                     \n\t\tinput  wire [31:0] Pushbuttons_s1_readdata,                                                  \n\t\toutput wire [31:0] Pushbuttons_s1_writedata,                                                 \n\t\toutput wire        Pushbuttons_s1_chipselect,                                                \n\t\toutput wire [1:0]  Slider_Switches_s1_address,                                               \n\t\tinput  wire [31:0] Slider_Switches_s1_readdata,                                              \n\t\toutput wire [0:0]  SysID_control_slave_address,                                              \n\t\tinput  wire [31:0] SysID_control_slave_readdata,                                             \n\t\toutput wire [0:0]  VGA_Subsystem_char_buffer_control_slave_address,                          \n\t\toutput wire        VGA_Subsystem_char_buffer_control_slave_write,                            \n\t\toutput wire        VGA_Subsystem_char_buffer_control_slave_read,                             \n\t\tinput  wire [31:0] VGA_Subsystem_char_buffer_control_slave_readdata,                         \n\t\toutput wire [31:0] VGA_Subsystem_char_buffer_control_slave_writedata,                        \n\t\toutput wire [3:0]  VGA_Subsystem_char_buffer_control_slave_byteenable,                       \n\t\toutput wire        VGA_Subsystem_char_buffer_control_slave_chipselect                        \n\t);\n\n\twire   [31:0] audio_subsystem_audio_slave_agent_m0_readdata;                               \n\twire          audio_subsystem_audio_slave_agent_m0_waitrequest;                            \n\twire          audio_subsystem_audio_slave_agent_m0_debugaccess;                            \n\twire   [20:0] audio_subsystem_audio_slave_agent_m0_address;                                \n\twire    [3:0] audio_subsystem_audio_slave_agent_m0_byteenable;                             \n\twire          audio_subsystem_audio_slave_agent_m0_read;                                   \n\twire          audio_subsystem_audio_slave_agent_m0_readdatavalid;                          \n\twire          audio_subsystem_audio_slave_agent_m0_lock;                                   \n\twire   [31:0] audio_subsystem_audio_slave_agent_m0_writedata;                              \n\twire          audio_subsystem_audio_slave_agent_m0_write;                                  \n\twire    [2:0] audio_subsystem_audio_slave_agent_m0_burstcount;                             \n\twire          audio_subsystem_audio_slave_agent_rf_source_valid;                           \n\twire  [118:0] audio_subsystem_audio_slave_agent_rf_source_data;                            \n\twire          audio_subsystem_audio_slave_agent_rf_source_ready;                           \n\twire          audio_subsystem_audio_slave_agent_rf_source_startofpacket;                   \n\twire          audio_subsystem_audio_slave_agent_rf_source_endofpacket;                     \n\twire          audio_subsystem_audio_slave_agent_rsp_fifo_out_valid;                        \n\twire  [118:0] audio_subsystem_audio_slave_agent_rsp_fifo_out_data;                         \n\twire          audio_subsystem_audio_slave_agent_rsp_fifo_out_ready;                        \n\twire          audio_subsystem_audio_slave_agent_rsp_fifo_out_startofpacket;                \n\twire          audio_subsystem_audio_slave_agent_rsp_fifo_out_endofpacket;                  \n\twire          audio_subsystem_audio_slave_agent_rdata_fifo_src_valid;                      \n\twire   [33:0] audio_subsystem_audio_slave_agent_rdata_fifo_src_data;                       \n\twire          audio_subsystem_audio_slave_agent_rdata_fifo_src_ready;                      \n\twire   [31:0] av_config_avalon_av_config_slave_agent_m0_readdata;                          \n\twire          av_config_avalon_av_config_slave_agent_m0_waitrequest;                       \n\twire          av_config_avalon_av_config_slave_agent_m0_debugaccess;                       \n\twire   [20:0] av_config_avalon_av_config_slave_agent_m0_address;                           \n\twire    [3:0] av_config_avalon_av_config_slave_agent_m0_byteenable;                        \n\twire          av_config_avalon_av_config_slave_agent_m0_read;                              \n\twire          av_config_avalon_av_config_slave_agent_m0_readdatavalid;                     \n\twire          av_config_avalon_av_config_slave_agent_m0_lock;                              \n\twire   [31:0] av_config_avalon_av_config_slave_agent_m0_writedata;                         \n\twire          av_config_avalon_av_config_slave_agent_m0_write;                             \n\twire    [2:0] av_config_avalon_av_config_slave_agent_m0_burstcount;                        \n\twire          av_config_avalon_av_config_slave_agent_rf_source_valid;                      \n\twire  [118:0] av_config_avalon_av_config_slave_agent_rf_source_data;                       \n\twire          av_config_avalon_av_config_slave_agent_rf_source_ready;                      \n\twire          av_config_avalon_av_config_slave_agent_rf_source_startofpacket;              \n\twire          av_config_avalon_av_config_slave_agent_rf_source_endofpacket;                \n\twire          av_config_avalon_av_config_slave_agent_rsp_fifo_out_valid;                   \n\twire  [118:0] av_config_avalon_av_config_slave_agent_rsp_fifo_out_data;                    \n\twire          av_config_avalon_av_config_slave_agent_rsp_fifo_out_ready;                   \n\twire          av_config_avalon_av_config_slave_agent_rsp_fifo_out_startofpacket;           \n\twire          av_config_avalon_av_config_slave_agent_rsp_fifo_out_endofpacket;             \n\twire          av_config_avalon_av_config_slave_agent_rdata_fifo_src_valid;                 \n\twire   [33:0] av_config_avalon_av_config_slave_agent_rdata_fifo_src_data;                  \n\twire          av_config_avalon_av_config_slave_agent_rdata_fifo_src_ready;                 \n\twire   [31:0] vga_subsystem_char_buffer_control_slave_agent_m0_readdata;                   \n\twire          vga_subsystem_char_buffer_control_slave_agent_m0_waitrequest;                \n\twire          vga_subsystem_char_buffer_control_slave_agent_m0_debugaccess;                \n\twire   [20:0] vga_subsystem_char_buffer_control_slave_agent_m0_address;                    \n\twire    [3:0] vga_subsystem_char_buffer_control_slave_agent_m0_byteenable;                 \n\twire          vga_subsystem_char_buffer_control_slave_agent_m0_read;                       \n\twire          vga_subsystem_char_buffer_control_slave_agent_m0_readdatavalid;              \n\twire          vga_subsystem_char_buffer_control_slave_agent_m0_lock;                       \n\twire   [31:0] vga_subsystem_char_buffer_control_slave_agent_m0_writedata;                  \n\twire          vga_subsystem_char_buffer_control_slave_agent_m0_write;                      \n\twire    [2:0] vga_subsystem_char_buffer_control_slave_agent_m0_burstcount;                 \n\twire          vga_subsystem_char_buffer_control_slave_agent_rf_source_valid;               \n\twire  [118:0] vga_subsystem_char_buffer_control_slave_agent_rf_source_data;                \n\twire          vga_subsystem_char_buffer_control_slave_agent_rf_source_ready;               \n\twire          vga_subsystem_char_buffer_control_slave_agent_rf_source_startofpacket;       \n\twire          vga_subsystem_char_buffer_control_slave_agent_rf_source_endofpacket;         \n\twire          vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_valid;            \n\twire  [118:0] vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_data;             \n\twire          vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_ready;            \n\twire          vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_startofpacket;    \n\twire          vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_endofpacket;      \n\twire          vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_src_valid;          \n\twire   [33:0] vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_src_data;           \n\twire          vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_src_ready;          \n\twire   [31:0] sysid_control_slave_agent_m0_readdata;                                       \n\twire          sysid_control_slave_agent_m0_waitrequest;                                    \n\twire          sysid_control_slave_agent_m0_debugaccess;                                    \n\twire   [20:0] sysid_control_slave_agent_m0_address;                                        \n\twire    [3:0] sysid_control_slave_agent_m0_byteenable;                                     \n\twire          sysid_control_slave_agent_m0_read;                                           \n\twire          sysid_control_slave_agent_m0_readdatavalid;                                  \n\twire          sysid_control_slave_agent_m0_lock;                                           \n\twire   [31:0] sysid_control_slave_agent_m0_writedata;                                      \n\twire          sysid_control_slave_agent_m0_write;                                          \n\twire    [2:0] sysid_control_slave_agent_m0_burstcount;                                     \n\twire          sysid_control_slave_agent_rf_source_valid;                                   \n\twire  [118:0] sysid_control_slave_agent_rf_source_data;                                    \n\twire          sysid_control_slave_agent_rf_source_ready;                                   \n\twire          sysid_control_slave_agent_rf_source_startofpacket;                           \n\twire          sysid_control_slave_agent_rf_source_endofpacket;                             \n\twire          sysid_control_slave_agent_rsp_fifo_out_valid;                                \n\twire  [118:0] sysid_control_slave_agent_rsp_fifo_out_data;                                 \n\twire          sysid_control_slave_agent_rsp_fifo_out_ready;                                \n\twire          sysid_control_slave_agent_rsp_fifo_out_startofpacket;                        \n\twire          sysid_control_slave_agent_rsp_fifo_out_endofpacket;                          \n\twire          sysid_control_slave_agent_rdata_fifo_src_valid;                              \n\twire   [33:0] sysid_control_slave_agent_rdata_fifo_src_data;                               \n\twire          sysid_control_slave_agent_rdata_fifo_src_ready;                              \n\twire   [31:0] leds_s1_agent_m0_readdata;                                                   \n\twire          leds_s1_agent_m0_waitrequest;                                                \n\twire          leds_s1_agent_m0_debugaccess;                                                \n\twire   [20:0] leds_s1_agent_m0_address;                                                    \n\twire    [3:0] leds_s1_agent_m0_byteenable;                                                 \n\twire          leds_s1_agent_m0_read;                                                       \n\twire          leds_s1_agent_m0_readdatavalid;                                              \n\twire          leds_s1_agent_m0_lock;                                                       \n\twire   [31:0] leds_s1_agent_m0_writedata;                                                  \n\twire          leds_s1_agent_m0_write;                                                      \n\twire    [2:0] leds_s1_agent_m0_burstcount;                                                 \n\twire          leds_s1_agent_rf_source_valid;                                               \n\twire  [118:0] leds_s1_agent_rf_source_data;                                                \n\twire          leds_s1_agent_rf_source_ready;                                               \n\twire          leds_s1_agent_rf_source_startofpacket;                                       \n\twire          leds_s1_agent_rf_source_endofpacket;                                         \n\twire          leds_s1_agent_rsp_fifo_out_valid;                                            \n\twire  [118:0] leds_s1_agent_rsp_fifo_out_data;                                             \n\twire          leds_s1_agent_rsp_fifo_out_ready;                                            \n\twire          leds_s1_agent_rsp_fifo_out_startofpacket;                                    \n\twire          leds_s1_agent_rsp_fifo_out_endofpacket;                                      \n\twire          leds_s1_agent_rdata_fifo_src_valid;                                          \n\twire   [33:0] leds_s1_agent_rdata_fifo_src_data;                                           \n\twire          leds_s1_agent_rdata_fifo_src_ready;                                          \n\twire   [31:0] hex3_hex0_s1_agent_m0_readdata;                                              \n\twire          hex3_hex0_s1_agent_m0_waitrequest;                                           \n\twire          hex3_hex0_s1_agent_m0_debugaccess;                                           \n\twire   [20:0] hex3_hex0_s1_agent_m0_address;                                               \n\twire    [3:0] hex3_hex0_s1_agent_m0_byteenable;                                            \n\twire          hex3_hex0_s1_agent_m0_read;                                                  \n\twire          hex3_hex0_s1_agent_m0_readdatavalid;                                         \n\twire          hex3_hex0_s1_agent_m0_lock;                                                  \n\twire   [31:0] hex3_hex0_s1_agent_m0_writedata;                                             \n\twire          hex3_hex0_s1_agent_m0_write;                                                 \n\twire    [2:0] hex3_hex0_s1_agent_m0_burstcount;                                            \n\twire          hex3_hex0_s1_agent_rf_source_valid;                                          \n\twire  [118:0] hex3_hex0_s1_agent_rf_source_data;                                           \n\twire          hex3_hex0_s1_agent_rf_source_ready;                                          \n\twire          hex3_hex0_s1_agent_rf_source_startofpacket;                                  \n\twire          hex3_hex0_s1_agent_rf_source_endofpacket;                                    \n\twire          hex3_hex0_s1_agent_rsp_fifo_out_valid;                                       \n\twire  [118:0] hex3_hex0_s1_agent_rsp_fifo_out_data;                                        \n\twire          hex3_hex0_s1_agent_rsp_fifo_out_ready;                                       \n\twire          hex3_hex0_s1_agent_rsp_fifo_out_startofpacket;                               \n\twire          hex3_hex0_s1_agent_rsp_fifo_out_endofpacket;                                 \n\twire          hex3_hex0_s1_agent_rdata_fifo_src_valid;                                     \n\twire   [33:0] hex3_hex0_s1_agent_rdata_fifo_src_data;                                      \n\twire          hex3_hex0_s1_agent_rdata_fifo_src_ready;                                     \n\twire   [31:0] slider_switches_s1_agent_m0_readdata;                                        \n\twire          slider_switches_s1_agent_m0_waitrequest;                                     \n\twire          slider_switches_s1_agent_m0_debugaccess;                                     \n\twire   [20:0] slider_switches_s1_agent_m0_address;                                         \n\twire    [3:0] slider_switches_s1_agent_m0_byteenable;                                      \n\twire          slider_switches_s1_agent_m0_read;                                            \n\twire          slider_switches_s1_agent_m0_readdatavalid;                                   \n\twire          slider_switches_s1_agent_m0_lock;                                            \n\twire   [31:0] slider_switches_s1_agent_m0_writedata;                                       \n\twire          slider_switches_s1_agent_m0_write;                                           \n\twire    [2:0] slider_switches_s1_agent_m0_burstcount;                                      \n\twire          slider_switches_s1_agent_rf_source_valid;                                    \n\twire  [118:0] slider_switches_s1_agent_rf_source_data;                                     \n\twire          slider_switches_s1_agent_rf_source_ready;                                    \n\twire          slider_switches_s1_agent_rf_source_startofpacket;                            \n\twire          slider_switches_s1_agent_rf_source_endofpacket;                              \n\twire          slider_switches_s1_agent_rsp_fifo_out_valid;                                 \n\twire  [118:0] slider_switches_s1_agent_rsp_fifo_out_data;                                  \n\twire          slider_switches_s1_agent_rsp_fifo_out_ready;                                 \n\twire          slider_switches_s1_agent_rsp_fifo_out_startofpacket;                         \n\twire          slider_switches_s1_agent_rsp_fifo_out_endofpacket;                           \n\twire          slider_switches_s1_agent_rdata_fifo_src_valid;                               \n\twire   [33:0] slider_switches_s1_agent_rdata_fifo_src_data;                                \n\twire          slider_switches_s1_agent_rdata_fifo_src_ready;                               \n\twire   [31:0] pushbuttons_s1_agent_m0_readdata;                                            \n\twire          pushbuttons_s1_agent_m0_waitrequest;                                         \n\twire          pushbuttons_s1_agent_m0_debugaccess;                                         \n\twire   [20:0] pushbuttons_s1_agent_m0_address;                                             \n\twire    [3:0] pushbuttons_s1_agent_m0_byteenable;                                          \n\twire          pushbuttons_s1_agent_m0_read;                                                \n\twire          pushbuttons_s1_agent_m0_readdatavalid;                                       \n\twire          pushbuttons_s1_agent_m0_lock;                                                \n\twire   [31:0] pushbuttons_s1_agent_m0_writedata;                                           \n\twire          pushbuttons_s1_agent_m0_write;                                               \n\twire    [2:0] pushbuttons_s1_agent_m0_burstcount;                                          \n\twire          pushbuttons_s1_agent_rf_source_valid;                                        \n\twire  [118:0] pushbuttons_s1_agent_rf_source_data;                                         \n\twire          pushbuttons_s1_agent_rf_source_ready;                                        \n\twire          pushbuttons_s1_agent_rf_source_startofpacket;                                \n\twire          pushbuttons_s1_agent_rf_source_endofpacket;                                  \n\twire          pushbuttons_s1_agent_rsp_fifo_out_valid;                                     \n\twire  [118:0] pushbuttons_s1_agent_rsp_fifo_out_data;                                      \n\twire          pushbuttons_s1_agent_rsp_fifo_out_ready;                                     \n\twire          pushbuttons_s1_agent_rsp_fifo_out_startofpacket;                             \n\twire          pushbuttons_s1_agent_rsp_fifo_out_endofpacket;                               \n\twire          pushbuttons_s1_agent_rdata_fifo_src_valid;                                   \n\twire   [33:0] pushbuttons_s1_agent_rdata_fifo_src_data;                                    \n\twire          pushbuttons_s1_agent_rdata_fifo_src_ready;                                   \n\twire   [31:0] pixel_dma_addr_translation_slave_agent_m0_readdata;                          \n\twire          pixel_dma_addr_translation_slave_agent_m0_waitrequest;                       \n\twire          pixel_dma_addr_translation_slave_agent_m0_debugaccess;                       \n\twire   [20:0] pixel_dma_addr_translation_slave_agent_m0_address;                           \n\twire    [3:0] pixel_dma_addr_translation_slave_agent_m0_byteenable;                        \n\twire          pixel_dma_addr_translation_slave_agent_m0_read;                              \n\twire          pixel_dma_addr_translation_slave_agent_m0_readdatavalid;                     \n\twire          pixel_dma_addr_translation_slave_agent_m0_lock;                              \n\twire   [31:0] pixel_dma_addr_translation_slave_agent_m0_writedata;                         \n\twire          pixel_dma_addr_translation_slave_agent_m0_write;                             \n\twire    [2:0] pixel_dma_addr_translation_slave_agent_m0_burstcount;                        \n\twire          pixel_dma_addr_translation_slave_agent_rf_source_valid;                      \n\twire  [118:0] pixel_dma_addr_translation_slave_agent_rf_source_data;                       \n\twire          pixel_dma_addr_translation_slave_agent_rf_source_ready;                      \n\twire          pixel_dma_addr_translation_slave_agent_rf_source_startofpacket;              \n\twire          pixel_dma_addr_translation_slave_agent_rf_source_endofpacket;                \n\twire          pixel_dma_addr_translation_slave_agent_rsp_fifo_out_valid;                   \n\twire  [118:0] pixel_dma_addr_translation_slave_agent_rsp_fifo_out_data;                    \n\twire          pixel_dma_addr_translation_slave_agent_rsp_fifo_out_ready;                   \n\twire          pixel_dma_addr_translation_slave_agent_rsp_fifo_out_startofpacket;           \n\twire          pixel_dma_addr_translation_slave_agent_rsp_fifo_out_endofpacket;             \n\twire          pixel_dma_addr_translation_slave_agent_rdata_fifo_src_valid;                 \n\twire   [33:0] pixel_dma_addr_translation_slave_agent_rdata_fifo_src_data;                  \n\twire          pixel_dma_addr_translation_slave_agent_rdata_fifo_src_ready;                 \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_write_cp_valid;                           \n\twire  [117:0] arm_a9_hps_h2f_lw_axi_master_agent_write_cp_data;                            \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_write_cp_ready;                           \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_write_cp_startofpacket;                   \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_write_cp_endofpacket;                     \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_read_cp_valid;                            \n\twire  [117:0] arm_a9_hps_h2f_lw_axi_master_agent_read_cp_data;                             \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_read_cp_ready;                            \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_read_cp_startofpacket;                    \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_read_cp_endofpacket;                      \n\twire          audio_subsystem_audio_slave_agent_rp_valid;                                  \n\twire  [117:0] audio_subsystem_audio_slave_agent_rp_data;                                   \n\twire          audio_subsystem_audio_slave_agent_rp_ready;                                  \n\twire          audio_subsystem_audio_slave_agent_rp_startofpacket;                          \n\twire          audio_subsystem_audio_slave_agent_rp_endofpacket;                            \n\twire          router_002_src_valid;                                                        \n\twire  [117:0] router_002_src_data;                                                         \n\twire          router_002_src_ready;                                                        \n\twire    [8:0] router_002_src_channel;                                                      \n\twire          router_002_src_startofpacket;                                                \n\twire          router_002_src_endofpacket;                                                  \n\twire          av_config_avalon_av_config_slave_agent_rp_valid;                             \n\twire  [117:0] av_config_avalon_av_config_slave_agent_rp_data;                              \n\twire          av_config_avalon_av_config_slave_agent_rp_ready;                             \n\twire          av_config_avalon_av_config_slave_agent_rp_startofpacket;                     \n\twire          av_config_avalon_av_config_slave_agent_rp_endofpacket;                       \n\twire          router_003_src_valid;                                                        \n\twire  [117:0] router_003_src_data;                                                         \n\twire          router_003_src_ready;                                                        \n\twire    [8:0] router_003_src_channel;                                                      \n\twire          router_003_src_startofpacket;                                                \n\twire          router_003_src_endofpacket;                                                  \n\twire          vga_subsystem_char_buffer_control_slave_agent_rp_valid;                      \n\twire  [117:0] vga_subsystem_char_buffer_control_slave_agent_rp_data;                       \n\twire          vga_subsystem_char_buffer_control_slave_agent_rp_ready;                      \n\twire          vga_subsystem_char_buffer_control_slave_agent_rp_startofpacket;              \n\twire          vga_subsystem_char_buffer_control_slave_agent_rp_endofpacket;                \n\twire          router_004_src_valid;                                                        \n\twire  [117:0] router_004_src_data;                                                         \n\twire          router_004_src_ready;                                                        \n\twire    [8:0] router_004_src_channel;                                                      \n\twire          router_004_src_startofpacket;                                                \n\twire          router_004_src_endofpacket;                                                  \n\twire          sysid_control_slave_agent_rp_valid;                                          \n\twire  [117:0] sysid_control_slave_agent_rp_data;                                           \n\twire          sysid_control_slave_agent_rp_ready;                                          \n\twire          sysid_control_slave_agent_rp_startofpacket;                                  \n\twire          sysid_control_slave_agent_rp_endofpacket;                                    \n\twire          router_005_src_valid;                                                        \n\twire  [117:0] router_005_src_data;                                                         \n\twire          router_005_src_ready;                                                        \n\twire    [8:0] router_005_src_channel;                                                      \n\twire          router_005_src_startofpacket;                                                \n\twire          router_005_src_endofpacket;                                                  \n\twire          leds_s1_agent_rp_valid;                                                      \n\twire  [117:0] leds_s1_agent_rp_data;                                                       \n\twire          leds_s1_agent_rp_ready;                                                      \n\twire          leds_s1_agent_rp_startofpacket;                                              \n\twire          leds_s1_agent_rp_endofpacket;                                                \n\twire          router_006_src_valid;                                                        \n\twire  [117:0] router_006_src_data;                                                         \n\twire          router_006_src_ready;                                                        \n\twire    [8:0] router_006_src_channel;                                                      \n\twire          router_006_src_startofpacket;                                                \n\twire          router_006_src_endofpacket;                                                  \n\twire          hex3_hex0_s1_agent_rp_valid;                                                 \n\twire  [117:0] hex3_hex0_s1_agent_rp_data;                                                  \n\twire          hex3_hex0_s1_agent_rp_ready;                                                 \n\twire          hex3_hex0_s1_agent_rp_startofpacket;                                         \n\twire          hex3_hex0_s1_agent_rp_endofpacket;                                           \n\twire          router_007_src_valid;                                                        \n\twire  [117:0] router_007_src_data;                                                         \n\twire          router_007_src_ready;                                                        \n\twire    [8:0] router_007_src_channel;                                                      \n\twire          router_007_src_startofpacket;                                                \n\twire          router_007_src_endofpacket;                                                  \n\twire          slider_switches_s1_agent_rp_valid;                                           \n\twire  [117:0] slider_switches_s1_agent_rp_data;                                            \n\twire          slider_switches_s1_agent_rp_ready;                                           \n\twire          slider_switches_s1_agent_rp_startofpacket;                                   \n\twire          slider_switches_s1_agent_rp_endofpacket;                                     \n\twire          router_008_src_valid;                                                        \n\twire  [117:0] router_008_src_data;                                                         \n\twire          router_008_src_ready;                                                        \n\twire    [8:0] router_008_src_channel;                                                      \n\twire          router_008_src_startofpacket;                                                \n\twire          router_008_src_endofpacket;                                                  \n\twire          pushbuttons_s1_agent_rp_valid;                                               \n\twire  [117:0] pushbuttons_s1_agent_rp_data;                                                \n\twire          pushbuttons_s1_agent_rp_ready;                                               \n\twire          pushbuttons_s1_agent_rp_startofpacket;                                       \n\twire          pushbuttons_s1_agent_rp_endofpacket;                                         \n\twire          router_009_src_valid;                                                        \n\twire  [117:0] router_009_src_data;                                                         \n\twire          router_009_src_ready;                                                        \n\twire    [8:0] router_009_src_channel;                                                      \n\twire          router_009_src_startofpacket;                                                \n\twire          router_009_src_endofpacket;                                                  \n\twire          pixel_dma_addr_translation_slave_agent_rp_valid;                             \n\twire  [117:0] pixel_dma_addr_translation_slave_agent_rp_data;                              \n\twire          pixel_dma_addr_translation_slave_agent_rp_ready;                             \n\twire          pixel_dma_addr_translation_slave_agent_rp_startofpacket;                     \n\twire          pixel_dma_addr_translation_slave_agent_rp_endofpacket;                       \n\twire          router_010_src_valid;                                                        \n\twire  [117:0] router_010_src_data;                                                         \n\twire          router_010_src_ready;                                                        \n\twire    [8:0] router_010_src_channel;                                                      \n\twire          router_010_src_startofpacket;                                                \n\twire          router_010_src_endofpacket;                                                  \n\twire          router_src_valid;                                                            \n\twire  [117:0] router_src_data;                                                             \n\twire          router_src_ready;                                                            \n\twire    [8:0] router_src_channel;                                                          \n\twire          router_src_startofpacket;                                                    \n\twire          router_src_endofpacket;                                                      \n\twire  [117:0] arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_data;                        \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_ready;                       \n\twire    [8:0] arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_channel;                     \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_startofpacket;               \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_endofpacket;                 \n\twire          rsp_mux_src_valid;                                                           \n\twire  [117:0] rsp_mux_src_data;                                                            \n\twire          rsp_mux_src_ready;                                                           \n\twire    [8:0] rsp_mux_src_channel;                                                         \n\twire          rsp_mux_src_startofpacket;                                                   \n\twire          rsp_mux_src_endofpacket;                                                     \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_valid;                       \n\twire  [117:0] arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_data;                        \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_ready;                       \n\twire    [8:0] arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_channel;                     \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_startofpacket;               \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_endofpacket;                 \n\twire          router_001_src_valid;                                                        \n\twire  [117:0] router_001_src_data;                                                         \n\twire          router_001_src_ready;                                                        \n\twire    [8:0] router_001_src_channel;                                                      \n\twire          router_001_src_startofpacket;                                                \n\twire          router_001_src_endofpacket;                                                  \n\twire  [117:0] arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_data;                        \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_ready;                       \n\twire    [8:0] arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_channel;                     \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_startofpacket;               \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_endofpacket;                 \n\twire          rsp_mux_001_src_valid;                                                       \n\twire  [117:0] rsp_mux_001_src_data;                                                        \n\twire          rsp_mux_001_src_ready;                                                       \n\twire    [8:0] rsp_mux_001_src_channel;                                                     \n\twire          rsp_mux_001_src_startofpacket;                                               \n\twire          rsp_mux_001_src_endofpacket;                                                 \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_valid;                       \n\twire  [117:0] arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_data;                        \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_ready;                       \n\twire    [8:0] arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_channel;                     \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_startofpacket;               \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_endofpacket;                 \n\twire          cmd_mux_src_valid;                                                           \n\twire  [117:0] cmd_mux_src_data;                                                            \n\twire          cmd_mux_src_ready;                                                           \n\twire    [8:0] cmd_mux_src_channel;                                                         \n\twire          cmd_mux_src_startofpacket;                                                   \n\twire          cmd_mux_src_endofpacket;                                                     \n\twire          audio_subsystem_audio_slave_burst_adapter_source0_valid;                     \n\twire  [117:0] audio_subsystem_audio_slave_burst_adapter_source0_data;                      \n\twire          audio_subsystem_audio_slave_burst_adapter_source0_ready;                     \n\twire    [8:0] audio_subsystem_audio_slave_burst_adapter_source0_channel;                   \n\twire          audio_subsystem_audio_slave_burst_adapter_source0_startofpacket;             \n\twire          audio_subsystem_audio_slave_burst_adapter_source0_endofpacket;               \n\twire          cmd_mux_001_src_valid;                                                       \n\twire  [117:0] cmd_mux_001_src_data;                                                        \n\twire          cmd_mux_001_src_ready;                                                       \n\twire    [8:0] cmd_mux_001_src_channel;                                                     \n\twire          cmd_mux_001_src_startofpacket;                                               \n\twire          cmd_mux_001_src_endofpacket;                                                 \n\twire          av_config_avalon_av_config_slave_burst_adapter_source0_valid;                \n\twire  [117:0] av_config_avalon_av_config_slave_burst_adapter_source0_data;                 \n\twire          av_config_avalon_av_config_slave_burst_adapter_source0_ready;                \n\twire    [8:0] av_config_avalon_av_config_slave_burst_adapter_source0_channel;              \n\twire          av_config_avalon_av_config_slave_burst_adapter_source0_startofpacket;        \n\twire          av_config_avalon_av_config_slave_burst_adapter_source0_endofpacket;          \n\twire          cmd_mux_002_src_valid;                                                       \n\twire  [117:0] cmd_mux_002_src_data;                                                        \n\twire          cmd_mux_002_src_ready;                                                       \n\twire    [8:0] cmd_mux_002_src_channel;                                                     \n\twire          cmd_mux_002_src_startofpacket;                                               \n\twire          cmd_mux_002_src_endofpacket;                                                 \n\twire          vga_subsystem_char_buffer_control_slave_burst_adapter_source0_valid;         \n\twire  [117:0] vga_subsystem_char_buffer_control_slave_burst_adapter_source0_data;          \n\twire          vga_subsystem_char_buffer_control_slave_burst_adapter_source0_ready;         \n\twire    [8:0] vga_subsystem_char_buffer_control_slave_burst_adapter_source0_channel;       \n\twire          vga_subsystem_char_buffer_control_slave_burst_adapter_source0_startofpacket; \n\twire          vga_subsystem_char_buffer_control_slave_burst_adapter_source0_endofpacket;   \n\twire          cmd_mux_003_src_valid;                                                       \n\twire  [117:0] cmd_mux_003_src_data;                                                        \n\twire          cmd_mux_003_src_ready;                                                       \n\twire    [8:0] cmd_mux_003_src_channel;                                                     \n\twire          cmd_mux_003_src_startofpacket;                                               \n\twire          cmd_mux_003_src_endofpacket;                                                 \n\twire          sysid_control_slave_burst_adapter_source0_valid;                             \n\twire  [117:0] sysid_control_slave_burst_adapter_source0_data;                              \n\twire          sysid_control_slave_burst_adapter_source0_ready;                             \n\twire    [8:0] sysid_control_slave_burst_adapter_source0_channel;                           \n\twire          sysid_control_slave_burst_adapter_source0_startofpacket;                     \n\twire          sysid_control_slave_burst_adapter_source0_endofpacket;                       \n\twire          cmd_mux_004_src_valid;                                                       \n\twire  [117:0] cmd_mux_004_src_data;                                                        \n\twire          cmd_mux_004_src_ready;                                                       \n\twire    [8:0] cmd_mux_004_src_channel;                                                     \n\twire          cmd_mux_004_src_startofpacket;                                               \n\twire          cmd_mux_004_src_endofpacket;                                                 \n\twire          leds_s1_burst_adapter_source0_valid;                                         \n\twire  [117:0] leds_s1_burst_adapter_source0_data;                                          \n\twire          leds_s1_burst_adapter_source0_ready;                                         \n\twire    [8:0] leds_s1_burst_adapter_source0_channel;                                       \n\twire          leds_s1_burst_adapter_source0_startofpacket;                                 \n\twire          leds_s1_burst_adapter_source0_endofpacket;                                   \n\twire          cmd_mux_005_src_valid;                                                       \n\twire  [117:0] cmd_mux_005_src_data;                                                        \n\twire          cmd_mux_005_src_ready;                                                       \n\twire    [8:0] cmd_mux_005_src_channel;                                                     \n\twire          cmd_mux_005_src_startofpacket;                                               \n\twire          cmd_mux_005_src_endofpacket;                                                 \n\twire          hex3_hex0_s1_burst_adapter_source0_valid;                                    \n\twire  [117:0] hex3_hex0_s1_burst_adapter_source0_data;                                     \n\twire          hex3_hex0_s1_burst_adapter_source0_ready;                                    \n\twire    [8:0] hex3_hex0_s1_burst_adapter_source0_channel;                                  \n\twire          hex3_hex0_s1_burst_adapter_source0_startofpacket;                            \n\twire          hex3_hex0_s1_burst_adapter_source0_endofpacket;                              \n\twire          cmd_mux_006_src_valid;                                                       \n\twire  [117:0] cmd_mux_006_src_data;                                                        \n\twire          cmd_mux_006_src_ready;                                                       \n\twire    [8:0] cmd_mux_006_src_channel;                                                     \n\twire          cmd_mux_006_src_startofpacket;                                               \n\twire          cmd_mux_006_src_endofpacket;                                                 \n\twire          slider_switches_s1_burst_adapter_source0_valid;                              \n\twire  [117:0] slider_switches_s1_burst_adapter_source0_data;                               \n\twire          slider_switches_s1_burst_adapter_source0_ready;                              \n\twire    [8:0] slider_switches_s1_burst_adapter_source0_channel;                            \n\twire          slider_switches_s1_burst_adapter_source0_startofpacket;                      \n\twire          slider_switches_s1_burst_adapter_source0_endofpacket;                        \n\twire          cmd_mux_007_src_valid;                                                       \n\twire  [117:0] cmd_mux_007_src_data;                                                        \n\twire          cmd_mux_007_src_ready;                                                       \n\twire    [8:0] cmd_mux_007_src_channel;                                                     \n\twire          cmd_mux_007_src_startofpacket;                                               \n\twire          cmd_mux_007_src_endofpacket;                                                 \n\twire          pushbuttons_s1_burst_adapter_source0_valid;                                  \n\twire  [117:0] pushbuttons_s1_burst_adapter_source0_data;                                   \n\twire          pushbuttons_s1_burst_adapter_source0_ready;                                  \n\twire    [8:0] pushbuttons_s1_burst_adapter_source0_channel;                                \n\twire          pushbuttons_s1_burst_adapter_source0_startofpacket;                          \n\twire          pushbuttons_s1_burst_adapter_source0_endofpacket;                            \n\twire          cmd_mux_008_src_valid;                                                       \n\twire  [117:0] cmd_mux_008_src_data;                                                        \n\twire          cmd_mux_008_src_ready;                                                       \n\twire    [8:0] cmd_mux_008_src_channel;                                                     \n\twire          cmd_mux_008_src_startofpacket;                                               \n\twire          cmd_mux_008_src_endofpacket;                                                 \n\twire          pixel_dma_addr_translation_slave_burst_adapter_source0_valid;                \n\twire  [117:0] pixel_dma_addr_translation_slave_burst_adapter_source0_data;                 \n\twire          pixel_dma_addr_translation_slave_burst_adapter_source0_ready;                \n\twire    [8:0] pixel_dma_addr_translation_slave_burst_adapter_source0_channel;              \n\twire          pixel_dma_addr_translation_slave_burst_adapter_source0_startofpacket;        \n\twire          pixel_dma_addr_translation_slave_burst_adapter_source0_endofpacket;          \n\twire          cmd_demux_src0_valid;                                                        \n\twire  [117:0] cmd_demux_src0_data;                                                         \n\twire          cmd_demux_src0_ready;                                                        \n\twire    [8:0] cmd_demux_src0_channel;                                                      \n\twire          cmd_demux_src0_startofpacket;                                                \n\twire          cmd_demux_src0_endofpacket;                                                  \n\twire          cmd_demux_src1_valid;                                                        \n\twire  [117:0] cmd_demux_src1_data;                                                         \n\twire          cmd_demux_src1_ready;                                                        \n\twire    [8:0] cmd_demux_src1_channel;                                                      \n\twire          cmd_demux_src1_startofpacket;                                                \n\twire          cmd_demux_src1_endofpacket;                                                  \n\twire          cmd_demux_src2_valid;                                                        \n\twire  [117:0] cmd_demux_src2_data;                                                         \n\twire          cmd_demux_src2_ready;                                                        \n\twire    [8:0] cmd_demux_src2_channel;                                                      \n\twire          cmd_demux_src2_startofpacket;                                                \n\twire          cmd_demux_src2_endofpacket;                                                  \n\twire          cmd_demux_src3_valid;                                                        \n\twire  [117:0] cmd_demux_src3_data;                                                         \n\twire          cmd_demux_src3_ready;                                                        \n\twire    [8:0] cmd_demux_src3_channel;                                                      \n\twire          cmd_demux_src3_startofpacket;                                                \n\twire          cmd_demux_src3_endofpacket;                                                  \n\twire          cmd_demux_src4_valid;                                                        \n\twire  [117:0] cmd_demux_src4_data;                                                         \n\twire          cmd_demux_src4_ready;                                                        \n\twire    [8:0] cmd_demux_src4_channel;                                                      \n\twire          cmd_demux_src4_startofpacket;                                                \n\twire          cmd_demux_src4_endofpacket;                                                  \n\twire          cmd_demux_src5_valid;                                                        \n\twire  [117:0] cmd_demux_src5_data;                                                         \n\twire          cmd_demux_src5_ready;                                                        \n\twire    [8:0] cmd_demux_src5_channel;                                                      \n\twire          cmd_demux_src5_startofpacket;                                                \n\twire          cmd_demux_src5_endofpacket;                                                  \n\twire          cmd_demux_src6_valid;                                                        \n\twire  [117:0] cmd_demux_src6_data;                                                         \n\twire          cmd_demux_src6_ready;                                                        \n\twire    [8:0] cmd_demux_src6_channel;                                                      \n\twire          cmd_demux_src6_startofpacket;                                                \n\twire          cmd_demux_src6_endofpacket;                                                  \n\twire          cmd_demux_src7_valid;                                                        \n\twire  [117:0] cmd_demux_src7_data;                                                         \n\twire          cmd_demux_src7_ready;                                                        \n\twire    [8:0] cmd_demux_src7_channel;                                                      \n\twire          cmd_demux_src7_startofpacket;                                                \n\twire          cmd_demux_src7_endofpacket;                                                  \n\twire          cmd_demux_src8_valid;                                                        \n\twire  [117:0] cmd_demux_src8_data;                                                         \n\twire          cmd_demux_src8_ready;                                                        \n\twire    [8:0] cmd_demux_src8_channel;                                                      \n\twire          cmd_demux_src8_startofpacket;                                                \n\twire          cmd_demux_src8_endofpacket;                                                  \n\twire          cmd_demux_001_src0_valid;                                                    \n\twire  [117:0] cmd_demux_001_src0_data;                                                     \n\twire          cmd_demux_001_src0_ready;                                                    \n\twire    [8:0] cmd_demux_001_src0_channel;                                                  \n\twire          cmd_demux_001_src0_startofpacket;                                            \n\twire          cmd_demux_001_src0_endofpacket;                                              \n\twire          cmd_demux_001_src1_valid;                                                    \n\twire  [117:0] cmd_demux_001_src1_data;                                                     \n\twire          cmd_demux_001_src1_ready;                                                    \n\twire    [8:0] cmd_demux_001_src1_channel;                                                  \n\twire          cmd_demux_001_src1_startofpacket;                                            \n\twire          cmd_demux_001_src1_endofpacket;                                              \n\twire          cmd_demux_001_src2_valid;                                                    \n\twire  [117:0] cmd_demux_001_src2_data;                                                     \n\twire          cmd_demux_001_src2_ready;                                                    \n\twire    [8:0] cmd_demux_001_src2_channel;                                                  \n\twire          cmd_demux_001_src2_startofpacket;                                            \n\twire          cmd_demux_001_src2_endofpacket;                                              \n\twire          cmd_demux_001_src3_valid;                                                    \n\twire  [117:0] cmd_demux_001_src3_data;                                                     \n\twire          cmd_demux_001_src3_ready;                                                    \n\twire    [8:0] cmd_demux_001_src3_channel;                                                  \n\twire          cmd_demux_001_src3_startofpacket;                                            \n\twire          cmd_demux_001_src3_endofpacket;                                              \n\twire          cmd_demux_001_src4_valid;                                                    \n\twire  [117:0] cmd_demux_001_src4_data;                                                     \n\twire          cmd_demux_001_src4_ready;                                                    \n\twire    [8:0] cmd_demux_001_src4_channel;                                                  \n\twire          cmd_demux_001_src4_startofpacket;                                            \n\twire          cmd_demux_001_src4_endofpacket;                                              \n\twire          cmd_demux_001_src5_valid;                                                    \n\twire  [117:0] cmd_demux_001_src5_data;                                                     \n\twire          cmd_demux_001_src5_ready;                                                    \n\twire    [8:0] cmd_demux_001_src5_channel;                                                  \n\twire          cmd_demux_001_src5_startofpacket;                                            \n\twire          cmd_demux_001_src5_endofpacket;                                              \n\twire          cmd_demux_001_src6_valid;                                                    \n\twire  [117:0] cmd_demux_001_src6_data;                                                     \n\twire          cmd_demux_001_src6_ready;                                                    \n\twire    [8:0] cmd_demux_001_src6_channel;                                                  \n\twire          cmd_demux_001_src6_startofpacket;                                            \n\twire          cmd_demux_001_src6_endofpacket;                                              \n\twire          cmd_demux_001_src7_valid;                                                    \n\twire  [117:0] cmd_demux_001_src7_data;                                                     \n\twire          cmd_demux_001_src7_ready;                                                    \n\twire    [8:0] cmd_demux_001_src7_channel;                                                  \n\twire          cmd_demux_001_src7_startofpacket;                                            \n\twire          cmd_demux_001_src7_endofpacket;                                              \n\twire          cmd_demux_001_src8_valid;                                                    \n\twire  [117:0] cmd_demux_001_src8_data;                                                     \n\twire          cmd_demux_001_src8_ready;                                                    \n\twire    [8:0] cmd_demux_001_src8_channel;                                                  \n\twire          cmd_demux_001_src8_startofpacket;                                            \n\twire          cmd_demux_001_src8_endofpacket;                                              \n\twire          rsp_demux_src0_valid;                                                        \n\twire  [117:0] rsp_demux_src0_data;                                                         \n\twire          rsp_demux_src0_ready;                                                        \n\twire    [8:0] rsp_demux_src0_channel;                                                      \n\twire          rsp_demux_src0_startofpacket;                                                \n\twire          rsp_demux_src0_endofpacket;                                                  \n\twire          rsp_demux_src1_valid;                                                        \n\twire  [117:0] rsp_demux_src1_data;                                                         \n\twire          rsp_demux_src1_ready;                                                        \n\twire    [8:0] rsp_demux_src1_channel;                                                      \n\twire          rsp_demux_src1_startofpacket;                                                \n\twire          rsp_demux_src1_endofpacket;                                                  \n\twire          rsp_demux_001_src0_valid;                                                    \n\twire  [117:0] rsp_demux_001_src0_data;                                                     \n\twire          rsp_demux_001_src0_ready;                                                    \n\twire    [8:0] rsp_demux_001_src0_channel;                                                  \n\twire          rsp_demux_001_src0_startofpacket;                                            \n\twire          rsp_demux_001_src0_endofpacket;                                              \n\twire          rsp_demux_001_src1_valid;                                                    \n\twire  [117:0] rsp_demux_001_src1_data;                                                     \n\twire          rsp_demux_001_src1_ready;                                                    \n\twire    [8:0] rsp_demux_001_src1_channel;                                                  \n\twire          rsp_demux_001_src1_startofpacket;                                            \n\twire          rsp_demux_001_src1_endofpacket;                                              \n\twire          rsp_demux_002_src0_valid;                                                    \n\twire  [117:0] rsp_demux_002_src0_data;                                                     \n\twire          rsp_demux_002_src0_ready;                                                    \n\twire    [8:0] rsp_demux_002_src0_channel;                                                  \n\twire          rsp_demux_002_src0_startofpacket;                                            \n\twire          rsp_demux_002_src0_endofpacket;                                              \n\twire          rsp_demux_002_src1_valid;                                                    \n\twire  [117:0] rsp_demux_002_src1_data;                                                     \n\twire          rsp_demux_002_src1_ready;                                                    \n\twire    [8:0] rsp_demux_002_src1_channel;                                                  \n\twire          rsp_demux_002_src1_startofpacket;                                            \n\twire          rsp_demux_002_src1_endofpacket;                                              \n\twire          rsp_demux_003_src0_valid;                                                    \n\twire  [117:0] rsp_demux_003_src0_data;                                                     \n\twire          rsp_demux_003_src0_ready;                                                    \n\twire    [8:0] rsp_demux_003_src0_channel;                                                  \n\twire          rsp_demux_003_src0_startofpacket;                                            \n\twire          rsp_demux_003_src0_endofpacket;                                              \n\twire          rsp_demux_003_src1_valid;                                                    \n\twire  [117:0] rsp_demux_003_src1_data;                                                     \n\twire          rsp_demux_003_src1_ready;                                                    \n\twire    [8:0] rsp_demux_003_src1_channel;                                                  \n\twire          rsp_demux_003_src1_startofpacket;                                            \n\twire          rsp_demux_003_src1_endofpacket;                                              \n\twire          rsp_demux_004_src0_valid;                                                    \n\twire  [117:0] rsp_demux_004_src0_data;                                                     \n\twire          rsp_demux_004_src0_ready;                                                    \n\twire    [8:0] rsp_demux_004_src0_channel;                                                  \n\twire          rsp_demux_004_src0_startofpacket;                                            \n\twire          rsp_demux_004_src0_endofpacket;                                              \n\twire          rsp_demux_004_src1_valid;                                                    \n\twire  [117:0] rsp_demux_004_src1_data;                                                     \n\twire          rsp_demux_004_src1_ready;                                                    \n\twire    [8:0] rsp_demux_004_src1_channel;                                                  \n\twire          rsp_demux_004_src1_startofpacket;                                            \n\twire          rsp_demux_004_src1_endofpacket;                                              \n\twire          rsp_demux_005_src0_valid;                                                    \n\twire  [117:0] rsp_demux_005_src0_data;                                                     \n\twire          rsp_demux_005_src0_ready;                                                    \n\twire    [8:0] rsp_demux_005_src0_channel;                                                  \n\twire          rsp_demux_005_src0_startofpacket;                                            \n\twire          rsp_demux_005_src0_endofpacket;                                              \n\twire          rsp_demux_005_src1_valid;                                                    \n\twire  [117:0] rsp_demux_005_src1_data;                                                     \n\twire          rsp_demux_005_src1_ready;                                                    \n\twire    [8:0] rsp_demux_005_src1_channel;                                                  \n\twire          rsp_demux_005_src1_startofpacket;                                            \n\twire          rsp_demux_005_src1_endofpacket;                                              \n\twire          rsp_demux_006_src0_valid;                                                    \n\twire  [117:0] rsp_demux_006_src0_data;                                                     \n\twire          rsp_demux_006_src0_ready;                                                    \n\twire    [8:0] rsp_demux_006_src0_channel;                                                  \n\twire          rsp_demux_006_src0_startofpacket;                                            \n\twire          rsp_demux_006_src0_endofpacket;                                              \n\twire          rsp_demux_006_src1_valid;                                                    \n\twire  [117:0] rsp_demux_006_src1_data;                                                     \n\twire          rsp_demux_006_src1_ready;                                                    \n\twire    [8:0] rsp_demux_006_src1_channel;                                                  \n\twire          rsp_demux_006_src1_startofpacket;                                            \n\twire          rsp_demux_006_src1_endofpacket;                                              \n\twire          rsp_demux_007_src0_valid;                                                    \n\twire  [117:0] rsp_demux_007_src0_data;                                                     \n\twire          rsp_demux_007_src0_ready;                                                    \n\twire    [8:0] rsp_demux_007_src0_channel;                                                  \n\twire          rsp_demux_007_src0_startofpacket;                                            \n\twire          rsp_demux_007_src0_endofpacket;                                              \n\twire          rsp_demux_007_src1_valid;                                                    \n\twire  [117:0] rsp_demux_007_src1_data;                                                     \n\twire          rsp_demux_007_src1_ready;                                                    \n\twire    [8:0] rsp_demux_007_src1_channel;                                                  \n\twire          rsp_demux_007_src1_startofpacket;                                            \n\twire          rsp_demux_007_src1_endofpacket;                                              \n\twire          rsp_demux_008_src0_valid;                                                    \n\twire  [117:0] rsp_demux_008_src0_data;                                                     \n\twire          rsp_demux_008_src0_ready;                                                    \n\twire    [8:0] rsp_demux_008_src0_channel;                                                  \n\twire          rsp_demux_008_src0_startofpacket;                                            \n\twire          rsp_demux_008_src0_endofpacket;                                              \n\twire          rsp_demux_008_src1_valid;                                                    \n\twire  [117:0] rsp_demux_008_src1_data;                                                     \n\twire          rsp_demux_008_src1_ready;                                                    \n\twire    [8:0] rsp_demux_008_src1_channel;                                                  \n\twire          rsp_demux_008_src1_startofpacket;                                            \n\twire          rsp_demux_008_src1_endofpacket;                                              \n\twire    [8:0] arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_valid_data;                      \n\twire    [8:0] arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_valid_data;                      \n\twire          audio_subsystem_audio_slave_agent_rdata_fifo_out_valid;                      \n\twire   [33:0] audio_subsystem_audio_slave_agent_rdata_fifo_out_data;                       \n\twire          audio_subsystem_audio_slave_agent_rdata_fifo_out_ready;                      \n\twire          avalon_st_adapter_out_0_valid;                                               \n\twire   [33:0] avalon_st_adapter_out_0_data;                                                \n\twire          avalon_st_adapter_out_0_ready;                                               \n\twire    [0:0] avalon_st_adapter_out_0_error;                                               \n\twire          av_config_avalon_av_config_slave_agent_rdata_fifo_out_valid;                 \n\twire   [33:0] av_config_avalon_av_config_slave_agent_rdata_fifo_out_data;                  \n\twire          av_config_avalon_av_config_slave_agent_rdata_fifo_out_ready;                 \n\twire          avalon_st_adapter_001_out_0_valid;                                           \n\twire   [33:0] avalon_st_adapter_001_out_0_data;                                            \n\twire          avalon_st_adapter_001_out_0_ready;                                           \n\twire    [0:0] avalon_st_adapter_001_out_0_error;                                           \n\twire          vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_out_valid;          \n\twire   [33:0] vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_out_data;           \n\twire          vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_out_ready;          \n\twire          avalon_st_adapter_002_out_0_valid;                                           \n\twire   [33:0] avalon_st_adapter_002_out_0_data;                                            \n\twire          avalon_st_adapter_002_out_0_ready;                                           \n\twire    [0:0] avalon_st_adapter_002_out_0_error;                                           \n\twire          sysid_control_slave_agent_rdata_fifo_out_valid;                              \n\twire   [33:0] sysid_control_slave_agent_rdata_fifo_out_data;                               \n\twire          sysid_control_slave_agent_rdata_fifo_out_ready;                              \n\twire          avalon_st_adapter_003_out_0_valid;                                           \n\twire   [33:0] avalon_st_adapter_003_out_0_data;                                            \n\twire          avalon_st_adapter_003_out_0_ready;                                           \n\twire    [0:0] avalon_st_adapter_003_out_0_error;                                           \n\twire          leds_s1_agent_rdata_fifo_out_valid;                                          \n\twire   [33:0] leds_s1_agent_rdata_fifo_out_data;                                           \n\twire          leds_s1_agent_rdata_fifo_out_ready;                                          \n\twire          avalon_st_adapter_004_out_0_valid;                                           \n\twire   [33:0] avalon_st_adapter_004_out_0_data;                                            \n\twire          avalon_st_adapter_004_out_0_ready;                                           \n\twire    [0:0] avalon_st_adapter_004_out_0_error;                                           \n\twire          hex3_hex0_s1_agent_rdata_fifo_out_valid;                                     \n\twire   [33:0] hex3_hex0_s1_agent_rdata_fifo_out_data;                                      \n\twire          hex3_hex0_s1_agent_rdata_fifo_out_ready;                                     \n\twire          avalon_st_adapter_005_out_0_valid;                                           \n\twire   [33:0] avalon_st_adapter_005_out_0_data;                                            \n\twire          avalon_st_adapter_005_out_0_ready;                                           \n\twire    [0:0] avalon_st_adapter_005_out_0_error;                                           \n\twire          slider_switches_s1_agent_rdata_fifo_out_valid;                               \n\twire   [33:0] slider_switches_s1_agent_rdata_fifo_out_data;                                \n\twire          slider_switches_s1_agent_rdata_fifo_out_ready;                               \n\twire          avalon_st_adapter_006_out_0_valid;                                           \n\twire   [33:0] avalon_st_adapter_006_out_0_data;                                            \n\twire          avalon_st_adapter_006_out_0_ready;                                           \n\twire    [0:0] avalon_st_adapter_006_out_0_error;                                           \n\twire          pushbuttons_s1_agent_rdata_fifo_out_valid;                                   \n\twire   [33:0] pushbuttons_s1_agent_rdata_fifo_out_data;                                    \n\twire          pushbuttons_s1_agent_rdata_fifo_out_ready;                                   \n\twire          avalon_st_adapter_007_out_0_valid;                                           \n\twire   [33:0] avalon_st_adapter_007_out_0_data;                                            \n\twire          avalon_st_adapter_007_out_0_ready;                                           \n\twire    [0:0] avalon_st_adapter_007_out_0_error;                                           \n\twire          pixel_dma_addr_translation_slave_agent_rdata_fifo_out_valid;                 \n\twire   [33:0] pixel_dma_addr_translation_slave_agent_rdata_fifo_out_data;                  \n\twire          pixel_dma_addr_translation_slave_agent_rdata_fifo_out_ready;                 \n\twire          avalon_st_adapter_008_out_0_valid;                                           \n\twire   [33:0] avalon_st_adapter_008_out_0_data;                                            \n\twire          avalon_st_adapter_008_out_0_ready;                                           \n\twire    [0:0] avalon_st_adapter_008_out_0_error;                                           \n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (21),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (1),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) audio_subsystem_audio_slave_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                             \n\t\t.reset                  (AV_Config_reset_reset_bridge_in_reset_reset),        \n\t\t.uav_address            (audio_subsystem_audio_slave_agent_m0_address),       \n\t\t.uav_burstcount         (audio_subsystem_audio_slave_agent_m0_burstcount),    \n\t\t.uav_read               (audio_subsystem_audio_slave_agent_m0_read),          \n\t\t.uav_write              (audio_subsystem_audio_slave_agent_m0_write),         \n\t\t.uav_waitrequest        (audio_subsystem_audio_slave_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid      (audio_subsystem_audio_slave_agent_m0_readdatavalid), \n\t\t.uav_byteenable         (audio_subsystem_audio_slave_agent_m0_byteenable),    \n\t\t.uav_readdata           (audio_subsystem_audio_slave_agent_m0_readdata),      \n\t\t.uav_writedata          (audio_subsystem_audio_slave_agent_m0_writedata),     \n\t\t.uav_lock               (audio_subsystem_audio_slave_agent_m0_lock),          \n\t\t.uav_debugaccess        (audio_subsystem_audio_slave_agent_m0_debugaccess),   \n\t\t.av_address             (Audio_Subsystem_audio_slave_address),                \n\t\t.av_write               (Audio_Subsystem_audio_slave_write),                  \n\t\t.av_read                (Audio_Subsystem_audio_slave_read),                   \n\t\t.av_readdata            (Audio_Subsystem_audio_slave_readdata),               \n\t\t.av_writedata           (Audio_Subsystem_audio_slave_writedata),              \n\t\t.av_chipselect          (Audio_Subsystem_audio_slave_chipselect),             \n\t\t.av_begintransfer       (),                                                   \n\t\t.av_beginbursttransfer  (),                                                   \n\t\t.av_burstcount          (),                                                   \n\t\t.av_byteenable          (),                                                   \n\t\t.av_readdatavalid       (1'b0),                                               \n\t\t.av_waitrequest         (1'b0),                                               \n\t\t.av_writebyteenable     (),                                                   \n\t\t.av_lock                (),                                                   \n\t\t.av_clken               (),                                                   \n\t\t.uav_clken              (1'b0),                                               \n\t\t.av_debugaccess         (),                                                   \n\t\t.av_outputenable        (),                                                   \n\t\t.uav_response           (),                                                   \n\t\t.av_response            (2'b00),                                              \n\t\t.uav_writeresponsevalid (),                                                   \n\t\t.av_writeresponsevalid  (1'b0)                                                \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (21),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (1),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) av_config_avalon_av_config_slave_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                  \n\t\t.reset                  (AV_Config_reset_reset_bridge_in_reset_reset),             \n\t\t.uav_address            (av_config_avalon_av_config_slave_agent_m0_address),       \n\t\t.uav_burstcount         (av_config_avalon_av_config_slave_agent_m0_burstcount),    \n\t\t.uav_read               (av_config_avalon_av_config_slave_agent_m0_read),          \n\t\t.uav_write              (av_config_avalon_av_config_slave_agent_m0_write),         \n\t\t.uav_waitrequest        (av_config_avalon_av_config_slave_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid      (av_config_avalon_av_config_slave_agent_m0_readdatavalid), \n\t\t.uav_byteenable         (av_config_avalon_av_config_slave_agent_m0_byteenable),    \n\t\t.uav_readdata           (av_config_avalon_av_config_slave_agent_m0_readdata),      \n\t\t.uav_writedata          (av_config_avalon_av_config_slave_agent_m0_writedata),     \n\t\t.uav_lock               (av_config_avalon_av_config_slave_agent_m0_lock),          \n\t\t.uav_debugaccess        (av_config_avalon_av_config_slave_agent_m0_debugaccess),   \n\t\t.av_address             (AV_Config_avalon_av_config_slave_address),                \n\t\t.av_write               (AV_Config_avalon_av_config_slave_write),                  \n\t\t.av_read                (AV_Config_avalon_av_config_slave_read),                   \n\t\t.av_readdata            (AV_Config_avalon_av_config_slave_readdata),               \n\t\t.av_writedata           (AV_Config_avalon_av_config_slave_writedata),              \n\t\t.av_byteenable          (AV_Config_avalon_av_config_slave_byteenable),             \n\t\t.av_waitrequest         (AV_Config_avalon_av_config_slave_waitrequest),            \n\t\t.av_begintransfer       (),                                                        \n\t\t.av_beginbursttransfer  (),                                                        \n\t\t.av_burstcount          (),                                                        \n\t\t.av_readdatavalid       (1'b0),                                                    \n\t\t.av_writebyteenable     (),                                                        \n\t\t.av_lock                (),                                                        \n\t\t.av_chipselect          (),                                                        \n\t\t.av_clken               (),                                                        \n\t\t.uav_clken              (1'b0),                                                    \n\t\t.av_debugaccess         (),                                                        \n\t\t.av_outputenable        (),                                                        \n\t\t.uav_response           (),                                                        \n\t\t.av_response            (2'b00),                                                   \n\t\t.uav_writeresponsevalid (),                                                        \n\t\t.av_writeresponsevalid  (1'b0)                                                     \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (1),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (21),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (1),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) vga_subsystem_char_buffer_control_slave_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                         \n\t\t.reset                  (AV_Config_reset_reset_bridge_in_reset_reset),                    \n\t\t.uav_address            (vga_subsystem_char_buffer_control_slave_agent_m0_address),       \n\t\t.uav_burstcount         (vga_subsystem_char_buffer_control_slave_agent_m0_burstcount),    \n\t\t.uav_read               (vga_subsystem_char_buffer_control_slave_agent_m0_read),          \n\t\t.uav_write              (vga_subsystem_char_buffer_control_slave_agent_m0_write),         \n\t\t.uav_waitrequest        (vga_subsystem_char_buffer_control_slave_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid      (vga_subsystem_char_buffer_control_slave_agent_m0_readdatavalid), \n\t\t.uav_byteenable         (vga_subsystem_char_buffer_control_slave_agent_m0_byteenable),    \n\t\t.uav_readdata           (vga_subsystem_char_buffer_control_slave_agent_m0_readdata),      \n\t\t.uav_writedata          (vga_subsystem_char_buffer_control_slave_agent_m0_writedata),     \n\t\t.uav_lock               (vga_subsystem_char_buffer_control_slave_agent_m0_lock),          \n\t\t.uav_debugaccess        (vga_subsystem_char_buffer_control_slave_agent_m0_debugaccess),   \n\t\t.av_address             (VGA_Subsystem_char_buffer_control_slave_address),                \n\t\t.av_write               (VGA_Subsystem_char_buffer_control_slave_write),                  \n\t\t.av_read                (VGA_Subsystem_char_buffer_control_slave_read),                   \n\t\t.av_readdata            (VGA_Subsystem_char_buffer_control_slave_readdata),               \n\t\t.av_writedata           (VGA_Subsystem_char_buffer_control_slave_writedata),              \n\t\t.av_byteenable          (VGA_Subsystem_char_buffer_control_slave_byteenable),             \n\t\t.av_chipselect          (VGA_Subsystem_char_buffer_control_slave_chipselect),             \n\t\t.av_begintransfer       (),                                                               \n\t\t.av_beginbursttransfer  (),                                                               \n\t\t.av_burstcount          (),                                                               \n\t\t.av_readdatavalid       (1'b0),                                                           \n\t\t.av_waitrequest         (1'b0),                                                           \n\t\t.av_writebyteenable     (),                                                               \n\t\t.av_lock                (),                                                               \n\t\t.av_clken               (),                                                               \n\t\t.uav_clken              (1'b0),                                                           \n\t\t.av_debugaccess         (),                                                               \n\t\t.av_outputenable        (),                                                               \n\t\t.uav_response           (),                                                               \n\t\t.av_response            (2'b00),                                                          \n\t\t.uav_writeresponsevalid (),                                                               \n\t\t.av_writeresponsevalid  (1'b0)                                                            \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (1),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (21),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) sysid_control_slave_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                      \n\t\t.reset                  (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (sysid_control_slave_agent_m0_address),        \n\t\t.uav_burstcount         (sysid_control_slave_agent_m0_burstcount),     \n\t\t.uav_read               (sysid_control_slave_agent_m0_read),           \n\t\t.uav_write              (sysid_control_slave_agent_m0_write),          \n\t\t.uav_waitrequest        (sysid_control_slave_agent_m0_waitrequest),    \n\t\t.uav_readdatavalid      (sysid_control_slave_agent_m0_readdatavalid),  \n\t\t.uav_byteenable         (sysid_control_slave_agent_m0_byteenable),     \n\t\t.uav_readdata           (sysid_control_slave_agent_m0_readdata),       \n\t\t.uav_writedata          (sysid_control_slave_agent_m0_writedata),      \n\t\t.uav_lock               (sysid_control_slave_agent_m0_lock),           \n\t\t.uav_debugaccess        (sysid_control_slave_agent_m0_debugaccess),    \n\t\t.av_address             (SysID_control_slave_address),                 \n\t\t.av_readdata            (SysID_control_slave_readdata),                \n\t\t.av_write               (),                                            \n\t\t.av_read                (),                                            \n\t\t.av_writedata           (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_byteenable          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_chipselect          (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (21),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) leds_s1_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                      \n\t\t.reset                  (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (leds_s1_agent_m0_address),                    \n\t\t.uav_burstcount         (leds_s1_agent_m0_burstcount),                 \n\t\t.uav_read               (leds_s1_agent_m0_read),                       \n\t\t.uav_write              (leds_s1_agent_m0_write),                      \n\t\t.uav_waitrequest        (leds_s1_agent_m0_waitrequest),                \n\t\t.uav_readdatavalid      (leds_s1_agent_m0_readdatavalid),              \n\t\t.uav_byteenable         (leds_s1_agent_m0_byteenable),                 \n\t\t.uav_readdata           (leds_s1_agent_m0_readdata),                   \n\t\t.uav_writedata          (leds_s1_agent_m0_writedata),                  \n\t\t.uav_lock               (leds_s1_agent_m0_lock),                       \n\t\t.uav_debugaccess        (leds_s1_agent_m0_debugaccess),                \n\t\t.av_address             (LEDs_s1_address),                             \n\t\t.av_write               (LEDs_s1_write),                               \n\t\t.av_readdata            (LEDs_s1_readdata),                            \n\t\t.av_writedata           (LEDs_s1_writedata),                           \n\t\t.av_chipselect          (LEDs_s1_chipselect),                          \n\t\t.av_read                (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_byteenable          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (21),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) hex3_hex0_s1_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                      \n\t\t.reset                  (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (hex3_hex0_s1_agent_m0_address),               \n\t\t.uav_burstcount         (hex3_hex0_s1_agent_m0_burstcount),            \n\t\t.uav_read               (hex3_hex0_s1_agent_m0_read),                  \n\t\t.uav_write              (hex3_hex0_s1_agent_m0_write),                 \n\t\t.uav_waitrequest        (hex3_hex0_s1_agent_m0_waitrequest),           \n\t\t.uav_readdatavalid      (hex3_hex0_s1_agent_m0_readdatavalid),         \n\t\t.uav_byteenable         (hex3_hex0_s1_agent_m0_byteenable),            \n\t\t.uav_readdata           (hex3_hex0_s1_agent_m0_readdata),              \n\t\t.uav_writedata          (hex3_hex0_s1_agent_m0_writedata),             \n\t\t.uav_lock               (hex3_hex0_s1_agent_m0_lock),                  \n\t\t.uav_debugaccess        (hex3_hex0_s1_agent_m0_debugaccess),           \n\t\t.av_address             (HEX3_HEX0_s1_address),                        \n\t\t.av_write               (HEX3_HEX0_s1_write),                          \n\t\t.av_readdata            (HEX3_HEX0_s1_readdata),                       \n\t\t.av_writedata           (HEX3_HEX0_s1_writedata),                      \n\t\t.av_chipselect          (HEX3_HEX0_s1_chipselect),                     \n\t\t.av_read                (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_byteenable          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (21),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) slider_switches_s1_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                      \n\t\t.reset                  (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (slider_switches_s1_agent_m0_address),         \n\t\t.uav_burstcount         (slider_switches_s1_agent_m0_burstcount),      \n\t\t.uav_read               (slider_switches_s1_agent_m0_read),            \n\t\t.uav_write              (slider_switches_s1_agent_m0_write),           \n\t\t.uav_waitrequest        (slider_switches_s1_agent_m0_waitrequest),     \n\t\t.uav_readdatavalid      (slider_switches_s1_agent_m0_readdatavalid),   \n\t\t.uav_byteenable         (slider_switches_s1_agent_m0_byteenable),      \n\t\t.uav_readdata           (slider_switches_s1_agent_m0_readdata),        \n\t\t.uav_writedata          (slider_switches_s1_agent_m0_writedata),       \n\t\t.uav_lock               (slider_switches_s1_agent_m0_lock),            \n\t\t.uav_debugaccess        (slider_switches_s1_agent_m0_debugaccess),     \n\t\t.av_address             (Slider_Switches_s1_address),                  \n\t\t.av_readdata            (Slider_Switches_s1_readdata),                 \n\t\t.av_write               (),                                            \n\t\t.av_read                (),                                            \n\t\t.av_writedata           (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_byteenable          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_chipselect          (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (21),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) pushbuttons_s1_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                      \n\t\t.reset                  (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (pushbuttons_s1_agent_m0_address),             \n\t\t.uav_burstcount         (pushbuttons_s1_agent_m0_burstcount),          \n\t\t.uav_read               (pushbuttons_s1_agent_m0_read),                \n\t\t.uav_write              (pushbuttons_s1_agent_m0_write),               \n\t\t.uav_waitrequest        (pushbuttons_s1_agent_m0_waitrequest),         \n\t\t.uav_readdatavalid      (pushbuttons_s1_agent_m0_readdatavalid),       \n\t\t.uav_byteenable         (pushbuttons_s1_agent_m0_byteenable),          \n\t\t.uav_readdata           (pushbuttons_s1_agent_m0_readdata),            \n\t\t.uav_writedata          (pushbuttons_s1_agent_m0_writedata),           \n\t\t.uav_lock               (pushbuttons_s1_agent_m0_lock),                \n\t\t.uav_debugaccess        (pushbuttons_s1_agent_m0_debugaccess),         \n\t\t.av_address             (Pushbuttons_s1_address),                      \n\t\t.av_write               (Pushbuttons_s1_write),                        \n\t\t.av_readdata            (Pushbuttons_s1_readdata),                     \n\t\t.av_writedata           (Pushbuttons_s1_writedata),                    \n\t\t.av_chipselect          (Pushbuttons_s1_chipselect),                   \n\t\t.av_read                (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_byteenable          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (21),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) pixel_dma_addr_translation_slave_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                  \n\t\t.reset                  (AV_Config_reset_reset_bridge_in_reset_reset),             \n\t\t.uav_address            (pixel_dma_addr_translation_slave_agent_m0_address),       \n\t\t.uav_burstcount         (pixel_dma_addr_translation_slave_agent_m0_burstcount),    \n\t\t.uav_read               (pixel_dma_addr_translation_slave_agent_m0_read),          \n\t\t.uav_write              (pixel_dma_addr_translation_slave_agent_m0_write),         \n\t\t.uav_waitrequest        (pixel_dma_addr_translation_slave_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid      (pixel_dma_addr_translation_slave_agent_m0_readdatavalid), \n\t\t.uav_byteenable         (pixel_dma_addr_translation_slave_agent_m0_byteenable),    \n\t\t.uav_readdata           (pixel_dma_addr_translation_slave_agent_m0_readdata),      \n\t\t.uav_writedata          (pixel_dma_addr_translation_slave_agent_m0_writedata),     \n\t\t.uav_lock               (pixel_dma_addr_translation_slave_agent_m0_lock),          \n\t\t.uav_debugaccess        (pixel_dma_addr_translation_slave_agent_m0_debugaccess),   \n\t\t.av_address             (Pixel_DMA_Addr_Translation_slave_address),                \n\t\t.av_write               (Pixel_DMA_Addr_Translation_slave_write),                  \n\t\t.av_read                (Pixel_DMA_Addr_Translation_slave_read),                   \n\t\t.av_readdata            (Pixel_DMA_Addr_Translation_slave_readdata),               \n\t\t.av_writedata           (Pixel_DMA_Addr_Translation_slave_writedata),              \n\t\t.av_byteenable          (Pixel_DMA_Addr_Translation_slave_byteenable),             \n\t\t.av_waitrequest         (Pixel_DMA_Addr_Translation_slave_waitrequest),            \n\t\t.av_begintransfer       (),                                                        \n\t\t.av_beginbursttransfer  (),                                                        \n\t\t.av_burstcount          (),                                                        \n\t\t.av_readdatavalid       (1'b0),                                                    \n\t\t.av_writebyteenable     (),                                                        \n\t\t.av_lock                (),                                                        \n\t\t.av_chipselect          (),                                                        \n\t\t.av_clken               (),                                                        \n\t\t.uav_clken              (1'b0),                                                    \n\t\t.av_debugaccess         (),                                                        \n\t\t.av_outputenable        (),                                                        \n\t\t.uav_response           (),                                                        \n\t\t.av_response            (2'b00),                                                   \n\t\t.uav_writeresponsevalid (),                                                        \n\t\t.av_writeresponsevalid  (1'b0)                                                     \n\t);\n\n\taltera_merlin_axi_master_ni #(\n\t\t.ID_WIDTH                  (12),\n\t\t.ADDR_WIDTH                (21),\n\t\t.RDATA_WIDTH               (32),\n\t\t.WDATA_WIDTH               (32),\n\t\t.ADDR_USER_WIDTH           (1),\n\t\t.DATA_USER_WIDTH           (1),\n\t\t.AXI_BURST_LENGTH_WIDTH    (4),\n\t\t.AXI_LOCK_WIDTH            (2),\n\t\t.AXI_VERSION               (\"AXI3\"),\n\t\t.WRITE_ISSUING_CAPABILITY  (8),\n\t\t.READ_ISSUING_CAPABILITY   (8),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_CACHE_H               (112),\n\t\t.PKT_CACHE_L               (109),\n\t\t.PKT_ADDR_SIDEBAND_H       (82),\n\t\t.PKT_ADDR_SIDEBAND_L       (82),\n\t\t.PKT_PROTECTION_H          (108),\n\t\t.PKT_PROTECTION_L          (106),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_RESPONSE_STATUS_L     (113),\n\t\t.PKT_RESPONSE_STATUS_H     (114),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_EXCLUSIVE       (62),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (93),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_THREAD_ID_H           (105),\n\t\t.PKT_THREAD_ID_L           (94),\n\t\t.PKT_QOS_L                 (85),\n\t\t.PKT_QOS_H                 (85),\n\t\t.PKT_ORI_BURST_SIZE_L      (115),\n\t\t.PKT_ORI_BURST_SIZE_H      (117),\n\t\t.PKT_DATA_SIDEBAND_H       (83),\n\t\t.PKT_DATA_SIDEBAND_L       (83),\n\t\t.ST_DATA_W                 (118),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.ID                        (0)\n\t) arm_a9_hps_h2f_lw_axi_master_agent (\n\t\t.aclk                   (System_PLL_sys_clk_clk),                                                    \n\t\t.aresetn                (~ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.write_cp_valid         (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_valid),                         \n\t\t.write_cp_data          (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_data),                          \n\t\t.write_cp_startofpacket (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_startofpacket),                 \n\t\t.write_cp_endofpacket   (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_endofpacket),                   \n\t\t.write_cp_ready         (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_ready),                         \n\t\t.write_rp_valid         (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_valid),                     \n\t\t.write_rp_data          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_data),                      \n\t\t.write_rp_channel       (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_channel),                   \n\t\t.write_rp_startofpacket (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_startofpacket),             \n\t\t.write_rp_endofpacket   (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_endofpacket),               \n\t\t.write_rp_ready         (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_ready),                     \n\t\t.read_cp_valid          (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_valid),                          \n\t\t.read_cp_data           (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_data),                           \n\t\t.read_cp_startofpacket  (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_startofpacket),                  \n\t\t.read_cp_endofpacket    (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_endofpacket),                    \n\t\t.read_cp_ready          (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_ready),                          \n\t\t.read_rp_valid          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_valid),                     \n\t\t.read_rp_data           (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_data),                      \n\t\t.read_rp_channel        (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_channel),                   \n\t\t.read_rp_startofpacket  (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_startofpacket),             \n\t\t.read_rp_endofpacket    (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_endofpacket),               \n\t\t.read_rp_ready          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_ready),                     \n\t\t.awid                   (ARM_A9_HPS_h2f_lw_axi_master_awid),                                         \n\t\t.awaddr                 (ARM_A9_HPS_h2f_lw_axi_master_awaddr),                                       \n\t\t.awlen                  (ARM_A9_HPS_h2f_lw_axi_master_awlen),                                        \n\t\t.awsize                 (ARM_A9_HPS_h2f_lw_axi_master_awsize),                                       \n\t\t.awburst                (ARM_A9_HPS_h2f_lw_axi_master_awburst),                                      \n\t\t.awlock                 (ARM_A9_HPS_h2f_lw_axi_master_awlock),                                       \n\t\t.awcache                (ARM_A9_HPS_h2f_lw_axi_master_awcache),                                      \n\t\t.awprot                 (ARM_A9_HPS_h2f_lw_axi_master_awprot),                                       \n\t\t.awvalid                (ARM_A9_HPS_h2f_lw_axi_master_awvalid),                                      \n\t\t.awready                (ARM_A9_HPS_h2f_lw_axi_master_awready),                                      \n\t\t.wid                    (ARM_A9_HPS_h2f_lw_axi_master_wid),                                          \n\t\t.wdata                  (ARM_A9_HPS_h2f_lw_axi_master_wdata),                                        \n\t\t.wstrb                  (ARM_A9_HPS_h2f_lw_axi_master_wstrb),                                        \n\t\t.wlast                  (ARM_A9_HPS_h2f_lw_axi_master_wlast),                                        \n\t\t.wvalid                 (ARM_A9_HPS_h2f_lw_axi_master_wvalid),                                       \n\t\t.wready                 (ARM_A9_HPS_h2f_lw_axi_master_wready),                                       \n\t\t.bid                    (ARM_A9_HPS_h2f_lw_axi_master_bid),                                          \n\t\t.bresp                  (ARM_A9_HPS_h2f_lw_axi_master_bresp),                                        \n\t\t.bvalid                 (ARM_A9_HPS_h2f_lw_axi_master_bvalid),                                       \n\t\t.bready                 (ARM_A9_HPS_h2f_lw_axi_master_bready),                                       \n\t\t.arid                   (ARM_A9_HPS_h2f_lw_axi_master_arid),                                         \n\t\t.araddr                 (ARM_A9_HPS_h2f_lw_axi_master_araddr),                                       \n\t\t.arlen                  (ARM_A9_HPS_h2f_lw_axi_master_arlen),                                        \n\t\t.arsize                 (ARM_A9_HPS_h2f_lw_axi_master_arsize),                                       \n\t\t.arburst                (ARM_A9_HPS_h2f_lw_axi_master_arburst),                                      \n\t\t.arlock                 (ARM_A9_HPS_h2f_lw_axi_master_arlock),                                       \n\t\t.arcache                (ARM_A9_HPS_h2f_lw_axi_master_arcache),                                      \n\t\t.arprot                 (ARM_A9_HPS_h2f_lw_axi_master_arprot),                                       \n\t\t.arvalid                (ARM_A9_HPS_h2f_lw_axi_master_arvalid),                                      \n\t\t.arready                (ARM_A9_HPS_h2f_lw_axi_master_arready),                                      \n\t\t.rid                    (ARM_A9_HPS_h2f_lw_axi_master_rid),                                          \n\t\t.rdata                  (ARM_A9_HPS_h2f_lw_axi_master_rdata),                                        \n\t\t.rresp                  (ARM_A9_HPS_h2f_lw_axi_master_rresp),                                        \n\t\t.rlast                  (ARM_A9_HPS_h2f_lw_axi_master_rlast),                                        \n\t\t.rvalid                 (ARM_A9_HPS_h2f_lw_axi_master_rvalid),                                       \n\t\t.rready                 (ARM_A9_HPS_h2f_lw_axi_master_rready),                                       \n\t\t.awuser                 (1'b0),                                                                      \n\t\t.aruser                 (1'b0),                                                                      \n\t\t.awqos                  (4'b0000),                                                                   \n\t\t.arqos                  (4'b0000),                                                                   \n\t\t.awregion               (4'b0000),                                                                   \n\t\t.arregion               (4'b0000),                                                                   \n\t\t.wuser                  (1'b0),                                                                      \n\t\t.ruser                  (),                                                                          \n\t\t.buser                  ()                                                                           \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (117),\n\t\t.PKT_ORI_BURST_SIZE_L      (115),\n\t\t.PKT_RESPONSE_STATUS_H     (114),\n\t\t.PKT_RESPONSE_STATUS_L     (113),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_PROTECTION_H          (108),\n\t\t.PKT_PROTECTION_L          (106),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (93),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.ST_DATA_W                 (118),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) audio_subsystem_audio_slave_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                                          \n\t\t.reset                   (AV_Config_reset_reset_bridge_in_reset_reset),                     \n\t\t.m0_address              (audio_subsystem_audio_slave_agent_m0_address),                    \n\t\t.m0_burstcount           (audio_subsystem_audio_slave_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (audio_subsystem_audio_slave_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (audio_subsystem_audio_slave_agent_m0_debugaccess),                \n\t\t.m0_lock                 (audio_subsystem_audio_slave_agent_m0_lock),                       \n\t\t.m0_readdata             (audio_subsystem_audio_slave_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (audio_subsystem_audio_slave_agent_m0_readdatavalid),              \n\t\t.m0_read                 (audio_subsystem_audio_slave_agent_m0_read),                       \n\t\t.m0_waitrequest          (audio_subsystem_audio_slave_agent_m0_waitrequest),                \n\t\t.m0_writedata            (audio_subsystem_audio_slave_agent_m0_writedata),                  \n\t\t.m0_write                (audio_subsystem_audio_slave_agent_m0_write),                      \n\t\t.rp_endofpacket          (audio_subsystem_audio_slave_agent_rp_endofpacket),                \n\t\t.rp_ready                (audio_subsystem_audio_slave_agent_rp_ready),                      \n\t\t.rp_valid                (audio_subsystem_audio_slave_agent_rp_valid),                      \n\t\t.rp_data                 (audio_subsystem_audio_slave_agent_rp_data),                       \n\t\t.rp_startofpacket        (audio_subsystem_audio_slave_agent_rp_startofpacket),              \n\t\t.cp_ready                (audio_subsystem_audio_slave_burst_adapter_source0_ready),         \n\t\t.cp_valid                (audio_subsystem_audio_slave_burst_adapter_source0_valid),         \n\t\t.cp_data                 (audio_subsystem_audio_slave_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (audio_subsystem_audio_slave_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (audio_subsystem_audio_slave_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (audio_subsystem_audio_slave_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (audio_subsystem_audio_slave_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (audio_subsystem_audio_slave_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (audio_subsystem_audio_slave_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (audio_subsystem_audio_slave_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (audio_subsystem_audio_slave_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (audio_subsystem_audio_slave_agent_rf_source_ready),               \n\t\t.rf_source_valid         (audio_subsystem_audio_slave_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (audio_subsystem_audio_slave_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (audio_subsystem_audio_slave_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (audio_subsystem_audio_slave_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                                   \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                                   \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                                    \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                                   \n\t\t.rdata_fifo_src_ready    (audio_subsystem_audio_slave_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (audio_subsystem_audio_slave_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (audio_subsystem_audio_slave_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                                           \n\t\t.m0_writeresponsevalid   (1'b0)                                                             \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (119),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) audio_subsystem_audio_slave_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                       \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),                  \n\t\t.in_data           (audio_subsystem_audio_slave_agent_rf_source_data),             \n\t\t.in_valid          (audio_subsystem_audio_slave_agent_rf_source_valid),            \n\t\t.in_ready          (audio_subsystem_audio_slave_agent_rf_source_ready),            \n\t\t.in_startofpacket  (audio_subsystem_audio_slave_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (audio_subsystem_audio_slave_agent_rf_source_endofpacket),      \n\t\t.out_data          (audio_subsystem_audio_slave_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (audio_subsystem_audio_slave_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (audio_subsystem_audio_slave_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (audio_subsystem_audio_slave_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (audio_subsystem_audio_slave_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                        \n\t\t.csr_read          (1'b0),                                                         \n\t\t.csr_write         (1'b0),                                                         \n\t\t.csr_readdata      (),                                                             \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                         \n\t\t.almost_full_data  (),                                                             \n\t\t.almost_empty_data (),                                                             \n\t\t.in_empty          (1'b0),                                                         \n\t\t.out_empty         (),                                                             \n\t\t.in_error          (1'b0),                                                         \n\t\t.out_error         (),                                                             \n\t\t.in_channel        (1'b0),                                                         \n\t\t.out_channel       ()                                                              \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) audio_subsystem_audio_slave_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                 \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),            \n\t\t.in_data           (audio_subsystem_audio_slave_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (audio_subsystem_audio_slave_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (audio_subsystem_audio_slave_agent_rdata_fifo_src_ready), \n\t\t.out_data          (audio_subsystem_audio_slave_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (audio_subsystem_audio_slave_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (audio_subsystem_audio_slave_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                  \n\t\t.csr_read          (1'b0),                                                   \n\t\t.csr_write         (1'b0),                                                   \n\t\t.csr_readdata      (),                                                       \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                   \n\t\t.almost_full_data  (),                                                       \n\t\t.almost_empty_data (),                                                       \n\t\t.in_startofpacket  (1'b0),                                                   \n\t\t.in_endofpacket    (1'b0),                                                   \n\t\t.out_startofpacket (),                                                       \n\t\t.out_endofpacket   (),                                                       \n\t\t.in_empty          (1'b0),                                                   \n\t\t.out_empty         (),                                                       \n\t\t.in_error          (1'b0),                                                   \n\t\t.out_error         (),                                                       \n\t\t.in_channel        (1'b0),                                                   \n\t\t.out_channel       ()                                                        \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (117),\n\t\t.PKT_ORI_BURST_SIZE_L      (115),\n\t\t.PKT_RESPONSE_STATUS_H     (114),\n\t\t.PKT_RESPONSE_STATUS_L     (113),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_PROTECTION_H          (108),\n\t\t.PKT_PROTECTION_L          (106),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (93),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.ST_DATA_W                 (118),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) av_config_avalon_av_config_slave_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                                               \n\t\t.reset                   (AV_Config_reset_reset_bridge_in_reset_reset),                          \n\t\t.m0_address              (av_config_avalon_av_config_slave_agent_m0_address),                    \n\t\t.m0_burstcount           (av_config_avalon_av_config_slave_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (av_config_avalon_av_config_slave_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (av_config_avalon_av_config_slave_agent_m0_debugaccess),                \n\t\t.m0_lock                 (av_config_avalon_av_config_slave_agent_m0_lock),                       \n\t\t.m0_readdata             (av_config_avalon_av_config_slave_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (av_config_avalon_av_config_slave_agent_m0_readdatavalid),              \n\t\t.m0_read                 (av_config_avalon_av_config_slave_agent_m0_read),                       \n\t\t.m0_waitrequest          (av_config_avalon_av_config_slave_agent_m0_waitrequest),                \n\t\t.m0_writedata            (av_config_avalon_av_config_slave_agent_m0_writedata),                  \n\t\t.m0_write                (av_config_avalon_av_config_slave_agent_m0_write),                      \n\t\t.rp_endofpacket          (av_config_avalon_av_config_slave_agent_rp_endofpacket),                \n\t\t.rp_ready                (av_config_avalon_av_config_slave_agent_rp_ready),                      \n\t\t.rp_valid                (av_config_avalon_av_config_slave_agent_rp_valid),                      \n\t\t.rp_data                 (av_config_avalon_av_config_slave_agent_rp_data),                       \n\t\t.rp_startofpacket        (av_config_avalon_av_config_slave_agent_rp_startofpacket),              \n\t\t.cp_ready                (av_config_avalon_av_config_slave_burst_adapter_source0_ready),         \n\t\t.cp_valid                (av_config_avalon_av_config_slave_burst_adapter_source0_valid),         \n\t\t.cp_data                 (av_config_avalon_av_config_slave_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (av_config_avalon_av_config_slave_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (av_config_avalon_av_config_slave_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (av_config_avalon_av_config_slave_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (av_config_avalon_av_config_slave_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (av_config_avalon_av_config_slave_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (av_config_avalon_av_config_slave_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (av_config_avalon_av_config_slave_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (av_config_avalon_av_config_slave_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (av_config_avalon_av_config_slave_agent_rf_source_ready),               \n\t\t.rf_source_valid         (av_config_avalon_av_config_slave_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (av_config_avalon_av_config_slave_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (av_config_avalon_av_config_slave_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (av_config_avalon_av_config_slave_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),                                    \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),                                    \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),                                     \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),                                    \n\t\t.rdata_fifo_src_ready    (av_config_avalon_av_config_slave_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (av_config_avalon_av_config_slave_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (av_config_avalon_av_config_slave_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                                                \n\t\t.m0_writeresponsevalid   (1'b0)                                                                  \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (119),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) av_config_avalon_av_config_slave_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                            \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),                       \n\t\t.in_data           (av_config_avalon_av_config_slave_agent_rf_source_data),             \n\t\t.in_valid          (av_config_avalon_av_config_slave_agent_rf_source_valid),            \n\t\t.in_ready          (av_config_avalon_av_config_slave_agent_rf_source_ready),            \n\t\t.in_startofpacket  (av_config_avalon_av_config_slave_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (av_config_avalon_av_config_slave_agent_rf_source_endofpacket),      \n\t\t.out_data          (av_config_avalon_av_config_slave_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (av_config_avalon_av_config_slave_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (av_config_avalon_av_config_slave_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (av_config_avalon_av_config_slave_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (av_config_avalon_av_config_slave_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                             \n\t\t.csr_read          (1'b0),                                                              \n\t\t.csr_write         (1'b0),                                                              \n\t\t.csr_readdata      (),                                                                  \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                              \n\t\t.almost_full_data  (),                                                                  \n\t\t.almost_empty_data (),                                                                  \n\t\t.in_empty          (1'b0),                                                              \n\t\t.out_empty         (),                                                                  \n\t\t.in_error          (1'b0),                                                              \n\t\t.out_error         (),                                                                  \n\t\t.in_channel        (1'b0),                                                              \n\t\t.out_channel       ()                                                                   \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) av_config_avalon_av_config_slave_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                      \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),                 \n\t\t.in_data           (av_config_avalon_av_config_slave_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (av_config_avalon_av_config_slave_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (av_config_avalon_av_config_slave_agent_rdata_fifo_src_ready), \n\t\t.out_data          (av_config_avalon_av_config_slave_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (av_config_avalon_av_config_slave_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (av_config_avalon_av_config_slave_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                       \n\t\t.csr_read          (1'b0),                                                        \n\t\t.csr_write         (1'b0),                                                        \n\t\t.csr_readdata      (),                                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                        \n\t\t.almost_full_data  (),                                                            \n\t\t.almost_empty_data (),                                                            \n\t\t.in_startofpacket  (1'b0),                                                        \n\t\t.in_endofpacket    (1'b0),                                                        \n\t\t.out_startofpacket (),                                                            \n\t\t.out_endofpacket   (),                                                            \n\t\t.in_empty          (1'b0),                                                        \n\t\t.out_empty         (),                                                            \n\t\t.in_error          (1'b0),                                                        \n\t\t.out_error         (),                                                            \n\t\t.in_channel        (1'b0),                                                        \n\t\t.out_channel       ()                                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (117),\n\t\t.PKT_ORI_BURST_SIZE_L      (115),\n\t\t.PKT_RESPONSE_STATUS_H     (114),\n\t\t.PKT_RESPONSE_STATUS_L     (113),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_PROTECTION_H          (108),\n\t\t.PKT_PROTECTION_L          (106),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (93),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.ST_DATA_W                 (118),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) vga_subsystem_char_buffer_control_slave_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                                                      \n\t\t.reset                   (AV_Config_reset_reset_bridge_in_reset_reset),                                 \n\t\t.m0_address              (vga_subsystem_char_buffer_control_slave_agent_m0_address),                    \n\t\t.m0_burstcount           (vga_subsystem_char_buffer_control_slave_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (vga_subsystem_char_buffer_control_slave_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (vga_subsystem_char_buffer_control_slave_agent_m0_debugaccess),                \n\t\t.m0_lock                 (vga_subsystem_char_buffer_control_slave_agent_m0_lock),                       \n\t\t.m0_readdata             (vga_subsystem_char_buffer_control_slave_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (vga_subsystem_char_buffer_control_slave_agent_m0_readdatavalid),              \n\t\t.m0_read                 (vga_subsystem_char_buffer_control_slave_agent_m0_read),                       \n\t\t.m0_waitrequest          (vga_subsystem_char_buffer_control_slave_agent_m0_waitrequest),                \n\t\t.m0_writedata            (vga_subsystem_char_buffer_control_slave_agent_m0_writedata),                  \n\t\t.m0_write                (vga_subsystem_char_buffer_control_slave_agent_m0_write),                      \n\t\t.rp_endofpacket          (vga_subsystem_char_buffer_control_slave_agent_rp_endofpacket),                \n\t\t.rp_ready                (vga_subsystem_char_buffer_control_slave_agent_rp_ready),                      \n\t\t.rp_valid                (vga_subsystem_char_buffer_control_slave_agent_rp_valid),                      \n\t\t.rp_data                 (vga_subsystem_char_buffer_control_slave_agent_rp_data),                       \n\t\t.rp_startofpacket        (vga_subsystem_char_buffer_control_slave_agent_rp_startofpacket),              \n\t\t.cp_ready                (vga_subsystem_char_buffer_control_slave_burst_adapter_source0_ready),         \n\t\t.cp_valid                (vga_subsystem_char_buffer_control_slave_burst_adapter_source0_valid),         \n\t\t.cp_data                 (vga_subsystem_char_buffer_control_slave_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (vga_subsystem_char_buffer_control_slave_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (vga_subsystem_char_buffer_control_slave_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (vga_subsystem_char_buffer_control_slave_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (vga_subsystem_char_buffer_control_slave_agent_rf_source_ready),               \n\t\t.rf_source_valid         (vga_subsystem_char_buffer_control_slave_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (vga_subsystem_char_buffer_control_slave_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (vga_subsystem_char_buffer_control_slave_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (vga_subsystem_char_buffer_control_slave_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),                                           \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),                                           \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),                                            \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),                                           \n\t\t.rdata_fifo_src_ready    (vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                                                       \n\t\t.m0_writeresponsevalid   (1'b0)                                                                         \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (119),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) vga_subsystem_char_buffer_control_slave_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                                   \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),                              \n\t\t.in_data           (vga_subsystem_char_buffer_control_slave_agent_rf_source_data),             \n\t\t.in_valid          (vga_subsystem_char_buffer_control_slave_agent_rf_source_valid),            \n\t\t.in_ready          (vga_subsystem_char_buffer_control_slave_agent_rf_source_ready),            \n\t\t.in_startofpacket  (vga_subsystem_char_buffer_control_slave_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (vga_subsystem_char_buffer_control_slave_agent_rf_source_endofpacket),      \n\t\t.out_data          (vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                    \n\t\t.csr_read          (1'b0),                                                                     \n\t\t.csr_write         (1'b0),                                                                     \n\t\t.csr_readdata      (),                                                                         \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                     \n\t\t.almost_full_data  (),                                                                         \n\t\t.almost_empty_data (),                                                                         \n\t\t.in_empty          (1'b0),                                                                     \n\t\t.out_empty         (),                                                                         \n\t\t.in_error          (1'b0),                                                                     \n\t\t.out_error         (),                                                                         \n\t\t.in_channel        (1'b0),                                                                     \n\t\t.out_channel       ()                                                                          \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) vga_subsystem_char_buffer_control_slave_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                             \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),                        \n\t\t.in_data           (vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_src_ready), \n\t\t.out_data          (vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                              \n\t\t.csr_read          (1'b0),                                                               \n\t\t.csr_write         (1'b0),                                                               \n\t\t.csr_readdata      (),                                                                   \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                               \n\t\t.almost_full_data  (),                                                                   \n\t\t.almost_empty_data (),                                                                   \n\t\t.in_startofpacket  (1'b0),                                                               \n\t\t.in_endofpacket    (1'b0),                                                               \n\t\t.out_startofpacket (),                                                                   \n\t\t.out_endofpacket   (),                                                                   \n\t\t.in_empty          (1'b0),                                                               \n\t\t.out_empty         (),                                                                   \n\t\t.in_error          (1'b0),                                                               \n\t\t.out_error         (),                                                                   \n\t\t.in_channel        (1'b0),                                                               \n\t\t.out_channel       ()                                                                    \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (117),\n\t\t.PKT_ORI_BURST_SIZE_L      (115),\n\t\t.PKT_RESPONSE_STATUS_H     (114),\n\t\t.PKT_RESPONSE_STATUS_L     (113),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_PROTECTION_H          (108),\n\t\t.PKT_PROTECTION_L          (106),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (93),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.ST_DATA_W                 (118),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) sysid_control_slave_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                                  \n\t\t.reset                   (AV_Config_reset_reset_bridge_in_reset_reset),             \n\t\t.m0_address              (sysid_control_slave_agent_m0_address),                    \n\t\t.m0_burstcount           (sysid_control_slave_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (sysid_control_slave_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (sysid_control_slave_agent_m0_debugaccess),                \n\t\t.m0_lock                 (sysid_control_slave_agent_m0_lock),                       \n\t\t.m0_readdata             (sysid_control_slave_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (sysid_control_slave_agent_m0_readdatavalid),              \n\t\t.m0_read                 (sysid_control_slave_agent_m0_read),                       \n\t\t.m0_waitrequest          (sysid_control_slave_agent_m0_waitrequest),                \n\t\t.m0_writedata            (sysid_control_slave_agent_m0_writedata),                  \n\t\t.m0_write                (sysid_control_slave_agent_m0_write),                      \n\t\t.rp_endofpacket          (sysid_control_slave_agent_rp_endofpacket),                \n\t\t.rp_ready                (sysid_control_slave_agent_rp_ready),                      \n\t\t.rp_valid                (sysid_control_slave_agent_rp_valid),                      \n\t\t.rp_data                 (sysid_control_slave_agent_rp_data),                       \n\t\t.rp_startofpacket        (sysid_control_slave_agent_rp_startofpacket),              \n\t\t.cp_ready                (sysid_control_slave_burst_adapter_source0_ready),         \n\t\t.cp_valid                (sysid_control_slave_burst_adapter_source0_valid),         \n\t\t.cp_data                 (sysid_control_slave_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (sysid_control_slave_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (sysid_control_slave_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (sysid_control_slave_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (sysid_control_slave_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (sysid_control_slave_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (sysid_control_slave_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (sysid_control_slave_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (sysid_control_slave_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (sysid_control_slave_agent_rf_source_ready),               \n\t\t.rf_source_valid         (sysid_control_slave_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (sysid_control_slave_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (sysid_control_slave_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (sysid_control_slave_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_003_out_0_ready),                       \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_003_out_0_valid),                       \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_003_out_0_data),                        \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_003_out_0_error),                       \n\t\t.rdata_fifo_src_ready    (sysid_control_slave_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (sysid_control_slave_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (sysid_control_slave_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                                   \n\t\t.m0_writeresponsevalid   (1'b0)                                                     \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (119),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sysid_control_slave_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                               \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),          \n\t\t.in_data           (sysid_control_slave_agent_rf_source_data),             \n\t\t.in_valid          (sysid_control_slave_agent_rf_source_valid),            \n\t\t.in_ready          (sysid_control_slave_agent_rf_source_ready),            \n\t\t.in_startofpacket  (sysid_control_slave_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (sysid_control_slave_agent_rf_source_endofpacket),      \n\t\t.out_data          (sysid_control_slave_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (sysid_control_slave_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (sysid_control_slave_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (sysid_control_slave_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (sysid_control_slave_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                \n\t\t.csr_read          (1'b0),                                                 \n\t\t.csr_write         (1'b0),                                                 \n\t\t.csr_readdata      (),                                                     \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                 \n\t\t.almost_full_data  (),                                                     \n\t\t.almost_empty_data (),                                                     \n\t\t.in_empty          (1'b0),                                                 \n\t\t.out_empty         (),                                                     \n\t\t.in_error          (1'b0),                                                 \n\t\t.out_error         (),                                                     \n\t\t.in_channel        (1'b0),                                                 \n\t\t.out_channel       ()                                                      \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sysid_control_slave_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                         \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),    \n\t\t.in_data           (sysid_control_slave_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (sysid_control_slave_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (sysid_control_slave_agent_rdata_fifo_src_ready), \n\t\t.out_data          (sysid_control_slave_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (sysid_control_slave_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (sysid_control_slave_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                          \n\t\t.csr_read          (1'b0),                                           \n\t\t.csr_write         (1'b0),                                           \n\t\t.csr_readdata      (),                                               \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),           \n\t\t.almost_full_data  (),                                               \n\t\t.almost_empty_data (),                                               \n\t\t.in_startofpacket  (1'b0),                                           \n\t\t.in_endofpacket    (1'b0),                                           \n\t\t.out_startofpacket (),                                               \n\t\t.out_endofpacket   (),                                               \n\t\t.in_empty          (1'b0),                                           \n\t\t.out_empty         (),                                               \n\t\t.in_error          (1'b0),                                           \n\t\t.out_error         (),                                               \n\t\t.in_channel        (1'b0),                                           \n\t\t.out_channel       ()                                                \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (117),\n\t\t.PKT_ORI_BURST_SIZE_L      (115),\n\t\t.PKT_RESPONSE_STATUS_H     (114),\n\t\t.PKT_RESPONSE_STATUS_L     (113),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_PROTECTION_H          (108),\n\t\t.PKT_PROTECTION_L          (106),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (93),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.ST_DATA_W                 (118),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) leds_s1_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                      \n\t\t.reset                   (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.m0_address              (leds_s1_agent_m0_address),                    \n\t\t.m0_burstcount           (leds_s1_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (leds_s1_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (leds_s1_agent_m0_debugaccess),                \n\t\t.m0_lock                 (leds_s1_agent_m0_lock),                       \n\t\t.m0_readdata             (leds_s1_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (leds_s1_agent_m0_readdatavalid),              \n\t\t.m0_read                 (leds_s1_agent_m0_read),                       \n\t\t.m0_waitrequest          (leds_s1_agent_m0_waitrequest),                \n\t\t.m0_writedata            (leds_s1_agent_m0_writedata),                  \n\t\t.m0_write                (leds_s1_agent_m0_write),                      \n\t\t.rp_endofpacket          (leds_s1_agent_rp_endofpacket),                \n\t\t.rp_ready                (leds_s1_agent_rp_ready),                      \n\t\t.rp_valid                (leds_s1_agent_rp_valid),                      \n\t\t.rp_data                 (leds_s1_agent_rp_data),                       \n\t\t.rp_startofpacket        (leds_s1_agent_rp_startofpacket),              \n\t\t.cp_ready                (leds_s1_burst_adapter_source0_ready),         \n\t\t.cp_valid                (leds_s1_burst_adapter_source0_valid),         \n\t\t.cp_data                 (leds_s1_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (leds_s1_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (leds_s1_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (leds_s1_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (leds_s1_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (leds_s1_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (leds_s1_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (leds_s1_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (leds_s1_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (leds_s1_agent_rf_source_ready),               \n\t\t.rf_source_valid         (leds_s1_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (leds_s1_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (leds_s1_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (leds_s1_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_004_out_0_ready),           \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_004_out_0_valid),           \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_004_out_0_data),            \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_004_out_0_error),           \n\t\t.rdata_fifo_src_ready    (leds_s1_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (leds_s1_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (leds_s1_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                       \n\t\t.m0_writeresponsevalid   (1'b0)                                         \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (119),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) leds_s1_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                      \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.in_data           (leds_s1_agent_rf_source_data),                \n\t\t.in_valid          (leds_s1_agent_rf_source_valid),               \n\t\t.in_ready          (leds_s1_agent_rf_source_ready),               \n\t\t.in_startofpacket  (leds_s1_agent_rf_source_startofpacket),       \n\t\t.in_endofpacket    (leds_s1_agent_rf_source_endofpacket),         \n\t\t.out_data          (leds_s1_agent_rsp_fifo_out_data),             \n\t\t.out_valid         (leds_s1_agent_rsp_fifo_out_valid),            \n\t\t.out_ready         (leds_s1_agent_rsp_fifo_out_ready),            \n\t\t.out_startofpacket (leds_s1_agent_rsp_fifo_out_startofpacket),    \n\t\t.out_endofpacket   (leds_s1_agent_rsp_fifo_out_endofpacket),      \n\t\t.csr_address       (2'b00),                                       \n\t\t.csr_read          (1'b0),                                        \n\t\t.csr_write         (1'b0),                                        \n\t\t.csr_readdata      (),                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),        \n\t\t.almost_full_data  (),                                            \n\t\t.almost_empty_data (),                                            \n\t\t.in_empty          (1'b0),                                        \n\t\t.out_empty         (),                                            \n\t\t.in_error          (1'b0),                                        \n\t\t.out_error         (),                                            \n\t\t.in_channel        (1'b0),                                        \n\t\t.out_channel       ()                                             \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) leds_s1_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                      \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.in_data           (leds_s1_agent_rdata_fifo_src_data),           \n\t\t.in_valid          (leds_s1_agent_rdata_fifo_src_valid),          \n\t\t.in_ready          (leds_s1_agent_rdata_fifo_src_ready),          \n\t\t.out_data          (leds_s1_agent_rdata_fifo_out_data),           \n\t\t.out_valid         (leds_s1_agent_rdata_fifo_out_valid),          \n\t\t.out_ready         (leds_s1_agent_rdata_fifo_out_ready),          \n\t\t.csr_address       (2'b00),                                       \n\t\t.csr_read          (1'b0),                                        \n\t\t.csr_write         (1'b0),                                        \n\t\t.csr_readdata      (),                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),        \n\t\t.almost_full_data  (),                                            \n\t\t.almost_empty_data (),                                            \n\t\t.in_startofpacket  (1'b0),                                        \n\t\t.in_endofpacket    (1'b0),                                        \n\t\t.out_startofpacket (),                                            \n\t\t.out_endofpacket   (),                                            \n\t\t.in_empty          (1'b0),                                        \n\t\t.out_empty         (),                                            \n\t\t.in_error          (1'b0),                                        \n\t\t.out_error         (),                                            \n\t\t.in_channel        (1'b0),                                        \n\t\t.out_channel       ()                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (117),\n\t\t.PKT_ORI_BURST_SIZE_L      (115),\n\t\t.PKT_RESPONSE_STATUS_H     (114),\n\t\t.PKT_RESPONSE_STATUS_L     (113),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_PROTECTION_H          (108),\n\t\t.PKT_PROTECTION_L          (106),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (93),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.ST_DATA_W                 (118),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) hex3_hex0_s1_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                           \n\t\t.reset                   (AV_Config_reset_reset_bridge_in_reset_reset),      \n\t\t.m0_address              (hex3_hex0_s1_agent_m0_address),                    \n\t\t.m0_burstcount           (hex3_hex0_s1_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (hex3_hex0_s1_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (hex3_hex0_s1_agent_m0_debugaccess),                \n\t\t.m0_lock                 (hex3_hex0_s1_agent_m0_lock),                       \n\t\t.m0_readdata             (hex3_hex0_s1_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (hex3_hex0_s1_agent_m0_readdatavalid),              \n\t\t.m0_read                 (hex3_hex0_s1_agent_m0_read),                       \n\t\t.m0_waitrequest          (hex3_hex0_s1_agent_m0_waitrequest),                \n\t\t.m0_writedata            (hex3_hex0_s1_agent_m0_writedata),                  \n\t\t.m0_write                (hex3_hex0_s1_agent_m0_write),                      \n\t\t.rp_endofpacket          (hex3_hex0_s1_agent_rp_endofpacket),                \n\t\t.rp_ready                (hex3_hex0_s1_agent_rp_ready),                      \n\t\t.rp_valid                (hex3_hex0_s1_agent_rp_valid),                      \n\t\t.rp_data                 (hex3_hex0_s1_agent_rp_data),                       \n\t\t.rp_startofpacket        (hex3_hex0_s1_agent_rp_startofpacket),              \n\t\t.cp_ready                (hex3_hex0_s1_burst_adapter_source0_ready),         \n\t\t.cp_valid                (hex3_hex0_s1_burst_adapter_source0_valid),         \n\t\t.cp_data                 (hex3_hex0_s1_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (hex3_hex0_s1_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (hex3_hex0_s1_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (hex3_hex0_s1_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (hex3_hex0_s1_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (hex3_hex0_s1_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (hex3_hex0_s1_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (hex3_hex0_s1_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (hex3_hex0_s1_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (hex3_hex0_s1_agent_rf_source_ready),               \n\t\t.rf_source_valid         (hex3_hex0_s1_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (hex3_hex0_s1_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (hex3_hex0_s1_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (hex3_hex0_s1_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_005_out_0_ready),                \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_005_out_0_valid),                \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_005_out_0_data),                 \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_005_out_0_error),                \n\t\t.rdata_fifo_src_ready    (hex3_hex0_s1_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (hex3_hex0_s1_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (hex3_hex0_s1_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                            \n\t\t.m0_writeresponsevalid   (1'b0)                                              \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (119),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) hex3_hex0_s1_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                        \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),   \n\t\t.in_data           (hex3_hex0_s1_agent_rf_source_data),             \n\t\t.in_valid          (hex3_hex0_s1_agent_rf_source_valid),            \n\t\t.in_ready          (hex3_hex0_s1_agent_rf_source_ready),            \n\t\t.in_startofpacket  (hex3_hex0_s1_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (hex3_hex0_s1_agent_rf_source_endofpacket),      \n\t\t.out_data          (hex3_hex0_s1_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (hex3_hex0_s1_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (hex3_hex0_s1_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (hex3_hex0_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (hex3_hex0_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                         \n\t\t.csr_read          (1'b0),                                          \n\t\t.csr_write         (1'b0),                                          \n\t\t.csr_readdata      (),                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),          \n\t\t.almost_full_data  (),                                              \n\t\t.almost_empty_data (),                                              \n\t\t.in_empty          (1'b0),                                          \n\t\t.out_empty         (),                                              \n\t\t.in_error          (1'b0),                                          \n\t\t.out_error         (),                                              \n\t\t.in_channel        (1'b0),                                          \n\t\t.out_channel       ()                                               \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) hex3_hex0_s1_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                      \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.in_data           (hex3_hex0_s1_agent_rdata_fifo_src_data),      \n\t\t.in_valid          (hex3_hex0_s1_agent_rdata_fifo_src_valid),     \n\t\t.in_ready          (hex3_hex0_s1_agent_rdata_fifo_src_ready),     \n\t\t.out_data          (hex3_hex0_s1_agent_rdata_fifo_out_data),      \n\t\t.out_valid         (hex3_hex0_s1_agent_rdata_fifo_out_valid),     \n\t\t.out_ready         (hex3_hex0_s1_agent_rdata_fifo_out_ready),     \n\t\t.csr_address       (2'b00),                                       \n\t\t.csr_read          (1'b0),                                        \n\t\t.csr_write         (1'b0),                                        \n\t\t.csr_readdata      (),                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),        \n\t\t.almost_full_data  (),                                            \n\t\t.almost_empty_data (),                                            \n\t\t.in_startofpacket  (1'b0),                                        \n\t\t.in_endofpacket    (1'b0),                                        \n\t\t.out_startofpacket (),                                            \n\t\t.out_endofpacket   (),                                            \n\t\t.in_empty          (1'b0),                                        \n\t\t.out_empty         (),                                            \n\t\t.in_error          (1'b0),                                        \n\t\t.out_error         (),                                            \n\t\t.in_channel        (1'b0),                                        \n\t\t.out_channel       ()                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (117),\n\t\t.PKT_ORI_BURST_SIZE_L      (115),\n\t\t.PKT_RESPONSE_STATUS_H     (114),\n\t\t.PKT_RESPONSE_STATUS_L     (113),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_PROTECTION_H          (108),\n\t\t.PKT_PROTECTION_L          (106),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (93),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.ST_DATA_W                 (118),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) slider_switches_s1_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                                 \n\t\t.reset                   (AV_Config_reset_reset_bridge_in_reset_reset),            \n\t\t.m0_address              (slider_switches_s1_agent_m0_address),                    \n\t\t.m0_burstcount           (slider_switches_s1_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (slider_switches_s1_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (slider_switches_s1_agent_m0_debugaccess),                \n\t\t.m0_lock                 (slider_switches_s1_agent_m0_lock),                       \n\t\t.m0_readdata             (slider_switches_s1_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (slider_switches_s1_agent_m0_readdatavalid),              \n\t\t.m0_read                 (slider_switches_s1_agent_m0_read),                       \n\t\t.m0_waitrequest          (slider_switches_s1_agent_m0_waitrequest),                \n\t\t.m0_writedata            (slider_switches_s1_agent_m0_writedata),                  \n\t\t.m0_write                (slider_switches_s1_agent_m0_write),                      \n\t\t.rp_endofpacket          (slider_switches_s1_agent_rp_endofpacket),                \n\t\t.rp_ready                (slider_switches_s1_agent_rp_ready),                      \n\t\t.rp_valid                (slider_switches_s1_agent_rp_valid),                      \n\t\t.rp_data                 (slider_switches_s1_agent_rp_data),                       \n\t\t.rp_startofpacket        (slider_switches_s1_agent_rp_startofpacket),              \n\t\t.cp_ready                (slider_switches_s1_burst_adapter_source0_ready),         \n\t\t.cp_valid                (slider_switches_s1_burst_adapter_source0_valid),         \n\t\t.cp_data                 (slider_switches_s1_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (slider_switches_s1_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (slider_switches_s1_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (slider_switches_s1_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (slider_switches_s1_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (slider_switches_s1_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (slider_switches_s1_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (slider_switches_s1_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (slider_switches_s1_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (slider_switches_s1_agent_rf_source_ready),               \n\t\t.rf_source_valid         (slider_switches_s1_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (slider_switches_s1_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (slider_switches_s1_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (slider_switches_s1_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_006_out_0_ready),                      \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_006_out_0_valid),                      \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_006_out_0_data),                       \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_006_out_0_error),                      \n\t\t.rdata_fifo_src_ready    (slider_switches_s1_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (slider_switches_s1_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (slider_switches_s1_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                                  \n\t\t.m0_writeresponsevalid   (1'b0)                                                    \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (119),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) slider_switches_s1_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                              \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),         \n\t\t.in_data           (slider_switches_s1_agent_rf_source_data),             \n\t\t.in_valid          (slider_switches_s1_agent_rf_source_valid),            \n\t\t.in_ready          (slider_switches_s1_agent_rf_source_ready),            \n\t\t.in_startofpacket  (slider_switches_s1_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (slider_switches_s1_agent_rf_source_endofpacket),      \n\t\t.out_data          (slider_switches_s1_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (slider_switches_s1_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (slider_switches_s1_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (slider_switches_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (slider_switches_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                               \n\t\t.csr_read          (1'b0),                                                \n\t\t.csr_write         (1'b0),                                                \n\t\t.csr_readdata      (),                                                    \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                \n\t\t.almost_full_data  (),                                                    \n\t\t.almost_empty_data (),                                                    \n\t\t.in_empty          (1'b0),                                                \n\t\t.out_empty         (),                                                    \n\t\t.in_error          (1'b0),                                                \n\t\t.out_error         (),                                                    \n\t\t.in_channel        (1'b0),                                                \n\t\t.out_channel       ()                                                     \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) slider_switches_s1_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                        \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),   \n\t\t.in_data           (slider_switches_s1_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (slider_switches_s1_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (slider_switches_s1_agent_rdata_fifo_src_ready), \n\t\t.out_data          (slider_switches_s1_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (slider_switches_s1_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (slider_switches_s1_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                         \n\t\t.csr_read          (1'b0),                                          \n\t\t.csr_write         (1'b0),                                          \n\t\t.csr_readdata      (),                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),          \n\t\t.almost_full_data  (),                                              \n\t\t.almost_empty_data (),                                              \n\t\t.in_startofpacket  (1'b0),                                          \n\t\t.in_endofpacket    (1'b0),                                          \n\t\t.out_startofpacket (),                                              \n\t\t.out_endofpacket   (),                                              \n\t\t.in_empty          (1'b0),                                          \n\t\t.out_empty         (),                                              \n\t\t.in_error          (1'b0),                                          \n\t\t.out_error         (),                                              \n\t\t.in_channel        (1'b0),                                          \n\t\t.out_channel       ()                                               \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (117),\n\t\t.PKT_ORI_BURST_SIZE_L      (115),\n\t\t.PKT_RESPONSE_STATUS_H     (114),\n\t\t.PKT_RESPONSE_STATUS_L     (113),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_PROTECTION_H          (108),\n\t\t.PKT_PROTECTION_L          (106),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (93),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.ST_DATA_W                 (118),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) pushbuttons_s1_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                             \n\t\t.reset                   (AV_Config_reset_reset_bridge_in_reset_reset),        \n\t\t.m0_address              (pushbuttons_s1_agent_m0_address),                    \n\t\t.m0_burstcount           (pushbuttons_s1_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (pushbuttons_s1_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (pushbuttons_s1_agent_m0_debugaccess),                \n\t\t.m0_lock                 (pushbuttons_s1_agent_m0_lock),                       \n\t\t.m0_readdata             (pushbuttons_s1_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (pushbuttons_s1_agent_m0_readdatavalid),              \n\t\t.m0_read                 (pushbuttons_s1_agent_m0_read),                       \n\t\t.m0_waitrequest          (pushbuttons_s1_agent_m0_waitrequest),                \n\t\t.m0_writedata            (pushbuttons_s1_agent_m0_writedata),                  \n\t\t.m0_write                (pushbuttons_s1_agent_m0_write),                      \n\t\t.rp_endofpacket          (pushbuttons_s1_agent_rp_endofpacket),                \n\t\t.rp_ready                (pushbuttons_s1_agent_rp_ready),                      \n\t\t.rp_valid                (pushbuttons_s1_agent_rp_valid),                      \n\t\t.rp_data                 (pushbuttons_s1_agent_rp_data),                       \n\t\t.rp_startofpacket        (pushbuttons_s1_agent_rp_startofpacket),              \n\t\t.cp_ready                (pushbuttons_s1_burst_adapter_source0_ready),         \n\t\t.cp_valid                (pushbuttons_s1_burst_adapter_source0_valid),         \n\t\t.cp_data                 (pushbuttons_s1_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (pushbuttons_s1_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (pushbuttons_s1_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (pushbuttons_s1_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (pushbuttons_s1_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (pushbuttons_s1_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (pushbuttons_s1_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (pushbuttons_s1_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (pushbuttons_s1_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (pushbuttons_s1_agent_rf_source_ready),               \n\t\t.rf_source_valid         (pushbuttons_s1_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (pushbuttons_s1_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (pushbuttons_s1_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (pushbuttons_s1_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_007_out_0_ready),                  \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_007_out_0_valid),                  \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_007_out_0_data),                   \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_007_out_0_error),                  \n\t\t.rdata_fifo_src_ready    (pushbuttons_s1_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (pushbuttons_s1_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (pushbuttons_s1_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (119),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) pushbuttons_s1_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                          \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),     \n\t\t.in_data           (pushbuttons_s1_agent_rf_source_data),             \n\t\t.in_valid          (pushbuttons_s1_agent_rf_source_valid),            \n\t\t.in_ready          (pushbuttons_s1_agent_rf_source_ready),            \n\t\t.in_startofpacket  (pushbuttons_s1_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (pushbuttons_s1_agent_rf_source_endofpacket),      \n\t\t.out_data          (pushbuttons_s1_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (pushbuttons_s1_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (pushbuttons_s1_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (pushbuttons_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (pushbuttons_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                           \n\t\t.csr_read          (1'b0),                                            \n\t\t.csr_write         (1'b0),                                            \n\t\t.csr_readdata      (),                                                \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),            \n\t\t.almost_full_data  (),                                                \n\t\t.almost_empty_data (),                                                \n\t\t.in_empty          (1'b0),                                            \n\t\t.out_empty         (),                                                \n\t\t.in_error          (1'b0),                                            \n\t\t.out_error         (),                                                \n\t\t.in_channel        (1'b0),                                            \n\t\t.out_channel       ()                                                 \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) pushbuttons_s1_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                      \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.in_data           (pushbuttons_s1_agent_rdata_fifo_src_data),    \n\t\t.in_valid          (pushbuttons_s1_agent_rdata_fifo_src_valid),   \n\t\t.in_ready          (pushbuttons_s1_agent_rdata_fifo_src_ready),   \n\t\t.out_data          (pushbuttons_s1_agent_rdata_fifo_out_data),    \n\t\t.out_valid         (pushbuttons_s1_agent_rdata_fifo_out_valid),   \n\t\t.out_ready         (pushbuttons_s1_agent_rdata_fifo_out_ready),   \n\t\t.csr_address       (2'b00),                                       \n\t\t.csr_read          (1'b0),                                        \n\t\t.csr_write         (1'b0),                                        \n\t\t.csr_readdata      (),                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),        \n\t\t.almost_full_data  (),                                            \n\t\t.almost_empty_data (),                                            \n\t\t.in_startofpacket  (1'b0),                                        \n\t\t.in_endofpacket    (1'b0),                                        \n\t\t.out_startofpacket (),                                            \n\t\t.out_endofpacket   (),                                            \n\t\t.in_empty          (1'b0),                                        \n\t\t.out_empty         (),                                            \n\t\t.in_error          (1'b0),                                        \n\t\t.out_error         (),                                            \n\t\t.in_channel        (1'b0),                                        \n\t\t.out_channel       ()                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (117),\n\t\t.PKT_ORI_BURST_SIZE_L      (115),\n\t\t.PKT_RESPONSE_STATUS_H     (114),\n\t\t.PKT_RESPONSE_STATUS_L     (113),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_PROTECTION_H          (108),\n\t\t.PKT_PROTECTION_L          (106),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (93),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.ST_DATA_W                 (118),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) pixel_dma_addr_translation_slave_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                                               \n\t\t.reset                   (AV_Config_reset_reset_bridge_in_reset_reset),                          \n\t\t.m0_address              (pixel_dma_addr_translation_slave_agent_m0_address),                    \n\t\t.m0_burstcount           (pixel_dma_addr_translation_slave_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (pixel_dma_addr_translation_slave_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (pixel_dma_addr_translation_slave_agent_m0_debugaccess),                \n\t\t.m0_lock                 (pixel_dma_addr_translation_slave_agent_m0_lock),                       \n\t\t.m0_readdata             (pixel_dma_addr_translation_slave_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (pixel_dma_addr_translation_slave_agent_m0_readdatavalid),              \n\t\t.m0_read                 (pixel_dma_addr_translation_slave_agent_m0_read),                       \n\t\t.m0_waitrequest          (pixel_dma_addr_translation_slave_agent_m0_waitrequest),                \n\t\t.m0_writedata            (pixel_dma_addr_translation_slave_agent_m0_writedata),                  \n\t\t.m0_write                (pixel_dma_addr_translation_slave_agent_m0_write),                      \n\t\t.rp_endofpacket          (pixel_dma_addr_translation_slave_agent_rp_endofpacket),                \n\t\t.rp_ready                (pixel_dma_addr_translation_slave_agent_rp_ready),                      \n\t\t.rp_valid                (pixel_dma_addr_translation_slave_agent_rp_valid),                      \n\t\t.rp_data                 (pixel_dma_addr_translation_slave_agent_rp_data),                       \n\t\t.rp_startofpacket        (pixel_dma_addr_translation_slave_agent_rp_startofpacket),              \n\t\t.cp_ready                (pixel_dma_addr_translation_slave_burst_adapter_source0_ready),         \n\t\t.cp_valid                (pixel_dma_addr_translation_slave_burst_adapter_source0_valid),         \n\t\t.cp_data                 (pixel_dma_addr_translation_slave_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (pixel_dma_addr_translation_slave_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (pixel_dma_addr_translation_slave_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (pixel_dma_addr_translation_slave_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (pixel_dma_addr_translation_slave_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (pixel_dma_addr_translation_slave_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (pixel_dma_addr_translation_slave_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (pixel_dma_addr_translation_slave_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (pixel_dma_addr_translation_slave_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (pixel_dma_addr_translation_slave_agent_rf_source_ready),               \n\t\t.rf_source_valid         (pixel_dma_addr_translation_slave_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (pixel_dma_addr_translation_slave_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (pixel_dma_addr_translation_slave_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (pixel_dma_addr_translation_slave_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_008_out_0_ready),                                    \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_008_out_0_valid),                                    \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_008_out_0_data),                                     \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_008_out_0_error),                                    \n\t\t.rdata_fifo_src_ready    (pixel_dma_addr_translation_slave_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (pixel_dma_addr_translation_slave_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (pixel_dma_addr_translation_slave_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                                                \n\t\t.m0_writeresponsevalid   (1'b0)                                                                  \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (119),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) pixel_dma_addr_translation_slave_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                            \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),                       \n\t\t.in_data           (pixel_dma_addr_translation_slave_agent_rf_source_data),             \n\t\t.in_valid          (pixel_dma_addr_translation_slave_agent_rf_source_valid),            \n\t\t.in_ready          (pixel_dma_addr_translation_slave_agent_rf_source_ready),            \n\t\t.in_startofpacket  (pixel_dma_addr_translation_slave_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (pixel_dma_addr_translation_slave_agent_rf_source_endofpacket),      \n\t\t.out_data          (pixel_dma_addr_translation_slave_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (pixel_dma_addr_translation_slave_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (pixel_dma_addr_translation_slave_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (pixel_dma_addr_translation_slave_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (pixel_dma_addr_translation_slave_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                             \n\t\t.csr_read          (1'b0),                                                              \n\t\t.csr_write         (1'b0),                                                              \n\t\t.csr_readdata      (),                                                                  \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                              \n\t\t.almost_full_data  (),                                                                  \n\t\t.almost_empty_data (),                                                                  \n\t\t.in_empty          (1'b0),                                                              \n\t\t.out_empty         (),                                                                  \n\t\t.in_error          (1'b0),                                                              \n\t\t.out_error         (),                                                                  \n\t\t.in_channel        (1'b0),                                                              \n\t\t.out_channel       ()                                                                   \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) pixel_dma_addr_translation_slave_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                      \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),                 \n\t\t.in_data           (pixel_dma_addr_translation_slave_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (pixel_dma_addr_translation_slave_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (pixel_dma_addr_translation_slave_agent_rdata_fifo_src_ready), \n\t\t.out_data          (pixel_dma_addr_translation_slave_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (pixel_dma_addr_translation_slave_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (pixel_dma_addr_translation_slave_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                       \n\t\t.csr_read          (1'b0),                                                        \n\t\t.csr_write         (1'b0),                                                        \n\t\t.csr_readdata      (),                                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                        \n\t\t.almost_full_data  (),                                                            \n\t\t.almost_empty_data (),                                                            \n\t\t.in_startofpacket  (1'b0),                                                        \n\t\t.in_endofpacket    (1'b0),                                                        \n\t\t.out_startofpacket (),                                                            \n\t\t.out_endofpacket   (),                                                            \n\t\t.in_empty          (1'b0),                                                        \n\t\t.out_empty         (),                                                            \n\t\t.in_error          (1'b0),                                                        \n\t\t.out_error         (),                                                            \n\t\t.in_channel        (1'b0),                                                        \n\t\t.out_channel       ()                                                             \n\t);\n\n\tComputer_System_mm_interconnect_2_router router (\n\t\t.sink_ready         (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_ready),                        \n\t\t.sink_valid         (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_valid),                        \n\t\t.sink_data          (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_data),                         \n\t\t.sink_startofpacket (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_startofpacket),                \n\t\t.sink_endofpacket   (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_endofpacket),                  \n\t\t.clk                (System_PLL_sys_clk_clk),                                                   \n\t\t.reset              (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_src_ready),                                                         \n\t\t.src_valid          (router_src_valid),                                                         \n\t\t.src_data           (router_src_data),                                                          \n\t\t.src_channel        (router_src_channel),                                                       \n\t\t.src_startofpacket  (router_src_startofpacket),                                                 \n\t\t.src_endofpacket    (router_src_endofpacket)                                                    \n\t);\n\n\tComputer_System_mm_interconnect_2_router router_001 (\n\t\t.sink_ready         (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_ready),                         \n\t\t.sink_valid         (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_valid),                         \n\t\t.sink_data          (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_data),                          \n\t\t.sink_startofpacket (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_startofpacket),                 \n\t\t.sink_endofpacket   (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_endofpacket),                   \n\t\t.clk                (System_PLL_sys_clk_clk),                                                   \n\t\t.reset              (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_001_src_ready),                                                     \n\t\t.src_valid          (router_001_src_valid),                                                     \n\t\t.src_data           (router_001_src_data),                                                      \n\t\t.src_channel        (router_001_src_channel),                                                   \n\t\t.src_startofpacket  (router_001_src_startofpacket),                                             \n\t\t.src_endofpacket    (router_001_src_endofpacket)                                                \n\t);\n\n\tComputer_System_mm_interconnect_2_router_002 router_002 (\n\t\t.sink_ready         (audio_subsystem_audio_slave_agent_rp_ready),         \n\t\t.sink_valid         (audio_subsystem_audio_slave_agent_rp_valid),         \n\t\t.sink_data          (audio_subsystem_audio_slave_agent_rp_data),          \n\t\t.sink_startofpacket (audio_subsystem_audio_slave_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (audio_subsystem_audio_slave_agent_rp_endofpacket),   \n\t\t.clk                (System_PLL_sys_clk_clk),                             \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset),        \n\t\t.src_ready          (router_002_src_ready),                               \n\t\t.src_valid          (router_002_src_valid),                               \n\t\t.src_data           (router_002_src_data),                                \n\t\t.src_channel        (router_002_src_channel),                             \n\t\t.src_startofpacket  (router_002_src_startofpacket),                       \n\t\t.src_endofpacket    (router_002_src_endofpacket)                          \n\t);\n\n\tComputer_System_mm_interconnect_2_router_002 router_003 (\n\t\t.sink_ready         (av_config_avalon_av_config_slave_agent_rp_ready),         \n\t\t.sink_valid         (av_config_avalon_av_config_slave_agent_rp_valid),         \n\t\t.sink_data          (av_config_avalon_av_config_slave_agent_rp_data),          \n\t\t.sink_startofpacket (av_config_avalon_av_config_slave_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (av_config_avalon_av_config_slave_agent_rp_endofpacket),   \n\t\t.clk                (System_PLL_sys_clk_clk),                                  \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset),             \n\t\t.src_ready          (router_003_src_ready),                                    \n\t\t.src_valid          (router_003_src_valid),                                    \n\t\t.src_data           (router_003_src_data),                                     \n\t\t.src_channel        (router_003_src_channel),                                  \n\t\t.src_startofpacket  (router_003_src_startofpacket),                            \n\t\t.src_endofpacket    (router_003_src_endofpacket)                               \n\t);\n\n\tComputer_System_mm_interconnect_2_router_002 router_004 (\n\t\t.sink_ready         (vga_subsystem_char_buffer_control_slave_agent_rp_ready),         \n\t\t.sink_valid         (vga_subsystem_char_buffer_control_slave_agent_rp_valid),         \n\t\t.sink_data          (vga_subsystem_char_buffer_control_slave_agent_rp_data),          \n\t\t.sink_startofpacket (vga_subsystem_char_buffer_control_slave_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (vga_subsystem_char_buffer_control_slave_agent_rp_endofpacket),   \n\t\t.clk                (System_PLL_sys_clk_clk),                                         \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset),                    \n\t\t.src_ready          (router_004_src_ready),                                           \n\t\t.src_valid          (router_004_src_valid),                                           \n\t\t.src_data           (router_004_src_data),                                            \n\t\t.src_channel        (router_004_src_channel),                                         \n\t\t.src_startofpacket  (router_004_src_startofpacket),                                   \n\t\t.src_endofpacket    (router_004_src_endofpacket)                                      \n\t);\n\n\tComputer_System_mm_interconnect_2_router_002 router_005 (\n\t\t.sink_ready         (sysid_control_slave_agent_rp_ready),          \n\t\t.sink_valid         (sysid_control_slave_agent_rp_valid),          \n\t\t.sink_data          (sysid_control_slave_agent_rp_data),           \n\t\t.sink_startofpacket (sysid_control_slave_agent_rp_startofpacket),  \n\t\t.sink_endofpacket   (sysid_control_slave_agent_rp_endofpacket),    \n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_005_src_ready),                        \n\t\t.src_valid          (router_005_src_valid),                        \n\t\t.src_data           (router_005_src_data),                         \n\t\t.src_channel        (router_005_src_channel),                      \n\t\t.src_startofpacket  (router_005_src_startofpacket),                \n\t\t.src_endofpacket    (router_005_src_endofpacket)                   \n\t);\n\n\tComputer_System_mm_interconnect_2_router_002 router_006 (\n\t\t.sink_ready         (leds_s1_agent_rp_ready),                      \n\t\t.sink_valid         (leds_s1_agent_rp_valid),                      \n\t\t.sink_data          (leds_s1_agent_rp_data),                       \n\t\t.sink_startofpacket (leds_s1_agent_rp_startofpacket),              \n\t\t.sink_endofpacket   (leds_s1_agent_rp_endofpacket),                \n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_006_src_ready),                        \n\t\t.src_valid          (router_006_src_valid),                        \n\t\t.src_data           (router_006_src_data),                         \n\t\t.src_channel        (router_006_src_channel),                      \n\t\t.src_startofpacket  (router_006_src_startofpacket),                \n\t\t.src_endofpacket    (router_006_src_endofpacket)                   \n\t);\n\n\tComputer_System_mm_interconnect_2_router_002 router_007 (\n\t\t.sink_ready         (hex3_hex0_s1_agent_rp_ready),                 \n\t\t.sink_valid         (hex3_hex0_s1_agent_rp_valid),                 \n\t\t.sink_data          (hex3_hex0_s1_agent_rp_data),                  \n\t\t.sink_startofpacket (hex3_hex0_s1_agent_rp_startofpacket),         \n\t\t.sink_endofpacket   (hex3_hex0_s1_agent_rp_endofpacket),           \n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_007_src_ready),                        \n\t\t.src_valid          (router_007_src_valid),                        \n\t\t.src_data           (router_007_src_data),                         \n\t\t.src_channel        (router_007_src_channel),                      \n\t\t.src_startofpacket  (router_007_src_startofpacket),                \n\t\t.src_endofpacket    (router_007_src_endofpacket)                   \n\t);\n\n\tComputer_System_mm_interconnect_2_router_002 router_008 (\n\t\t.sink_ready         (slider_switches_s1_agent_rp_ready),           \n\t\t.sink_valid         (slider_switches_s1_agent_rp_valid),           \n\t\t.sink_data          (slider_switches_s1_agent_rp_data),            \n\t\t.sink_startofpacket (slider_switches_s1_agent_rp_startofpacket),   \n\t\t.sink_endofpacket   (slider_switches_s1_agent_rp_endofpacket),     \n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_008_src_ready),                        \n\t\t.src_valid          (router_008_src_valid),                        \n\t\t.src_data           (router_008_src_data),                         \n\t\t.src_channel        (router_008_src_channel),                      \n\t\t.src_startofpacket  (router_008_src_startofpacket),                \n\t\t.src_endofpacket    (router_008_src_endofpacket)                   \n\t);\n\n\tComputer_System_mm_interconnect_2_router_002 router_009 (\n\t\t.sink_ready         (pushbuttons_s1_agent_rp_ready),               \n\t\t.sink_valid         (pushbuttons_s1_agent_rp_valid),               \n\t\t.sink_data          (pushbuttons_s1_agent_rp_data),                \n\t\t.sink_startofpacket (pushbuttons_s1_agent_rp_startofpacket),       \n\t\t.sink_endofpacket   (pushbuttons_s1_agent_rp_endofpacket),         \n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_009_src_ready),                        \n\t\t.src_valid          (router_009_src_valid),                        \n\t\t.src_data           (router_009_src_data),                         \n\t\t.src_channel        (router_009_src_channel),                      \n\t\t.src_startofpacket  (router_009_src_startofpacket),                \n\t\t.src_endofpacket    (router_009_src_endofpacket)                   \n\t);\n\n\tComputer_System_mm_interconnect_2_router_002 router_010 (\n\t\t.sink_ready         (pixel_dma_addr_translation_slave_agent_rp_ready),         \n\t\t.sink_valid         (pixel_dma_addr_translation_slave_agent_rp_valid),         \n\t\t.sink_data          (pixel_dma_addr_translation_slave_agent_rp_data),          \n\t\t.sink_startofpacket (pixel_dma_addr_translation_slave_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (pixel_dma_addr_translation_slave_agent_rp_endofpacket),   \n\t\t.clk                (System_PLL_sys_clk_clk),                                  \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset),             \n\t\t.src_ready          (router_010_src_ready),                                    \n\t\t.src_valid          (router_010_src_valid),                                    \n\t\t.src_data           (router_010_src_data),                                     \n\t\t.src_channel        (router_010_src_channel),                                  \n\t\t.src_startofpacket  (router_010_src_startofpacket),                            \n\t\t.src_endofpacket    (router_010_src_endofpacket)                               \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (93),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.MAX_OUTSTANDING_RESPONSES (3),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (118),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.VALID_WIDTH               (9),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.SUPPORTS_POSTED_WRITES    (1),\n\t\t.SUPPORTS_NONPOSTED_WRITES (0),\n\t\t.REORDER                   (0)\n\t) arm_a9_hps_h2f_lw_axi_master_wr_limiter (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                                   \n\t\t.reset                  (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.cmd_sink_ready         (router_src_ready),                                                         \n\t\t.cmd_sink_valid         (router_src_valid),                                                         \n\t\t.cmd_sink_data          (router_src_data),                                                          \n\t\t.cmd_sink_channel       (router_src_channel),                                                       \n\t\t.cmd_sink_startofpacket (router_src_startofpacket),                                                 \n\t\t.cmd_sink_endofpacket   (router_src_endofpacket),                                                   \n\t\t.cmd_src_ready          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_ready),                    \n\t\t.cmd_src_data           (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_data),                     \n\t\t.cmd_src_channel        (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_channel),                  \n\t\t.cmd_src_startofpacket  (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_startofpacket),            \n\t\t.cmd_src_endofpacket    (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_endofpacket),              \n\t\t.rsp_sink_ready         (rsp_mux_src_ready),                                                        \n\t\t.rsp_sink_valid         (rsp_mux_src_valid),                                                        \n\t\t.rsp_sink_channel       (rsp_mux_src_channel),                                                      \n\t\t.rsp_sink_data          (rsp_mux_src_data),                                                         \n\t\t.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                                                \n\t\t.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                                                  \n\t\t.rsp_src_ready          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_ready),                    \n\t\t.rsp_src_valid          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_valid),                    \n\t\t.rsp_src_data           (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_data),                     \n\t\t.rsp_src_channel        (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_channel),                  \n\t\t.rsp_src_startofpacket  (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_startofpacket),            \n\t\t.rsp_src_endofpacket    (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_endofpacket),              \n\t\t.cmd_src_valid          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_valid_data)                    \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (93),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.MAX_OUTSTANDING_RESPONSES (3),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (118),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.VALID_WIDTH               (9),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.SUPPORTS_POSTED_WRITES    (1),\n\t\t.SUPPORTS_NONPOSTED_WRITES (0),\n\t\t.REORDER                   (0)\n\t) arm_a9_hps_h2f_lw_axi_master_rd_limiter (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                                   \n\t\t.reset                  (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.cmd_sink_ready         (router_001_src_ready),                                                     \n\t\t.cmd_sink_valid         (router_001_src_valid),                                                     \n\t\t.cmd_sink_data          (router_001_src_data),                                                      \n\t\t.cmd_sink_channel       (router_001_src_channel),                                                   \n\t\t.cmd_sink_startofpacket (router_001_src_startofpacket),                                             \n\t\t.cmd_sink_endofpacket   (router_001_src_endofpacket),                                               \n\t\t.cmd_src_ready          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_ready),                    \n\t\t.cmd_src_data           (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_data),                     \n\t\t.cmd_src_channel        (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_channel),                  \n\t\t.cmd_src_startofpacket  (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_startofpacket),            \n\t\t.cmd_src_endofpacket    (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_endofpacket),              \n\t\t.rsp_sink_ready         (rsp_mux_001_src_ready),                                                    \n\t\t.rsp_sink_valid         (rsp_mux_001_src_valid),                                                    \n\t\t.rsp_sink_channel       (rsp_mux_001_src_channel),                                                  \n\t\t.rsp_sink_data          (rsp_mux_001_src_data),                                                     \n\t\t.rsp_sink_startofpacket (rsp_mux_001_src_startofpacket),                                            \n\t\t.rsp_sink_endofpacket   (rsp_mux_001_src_endofpacket),                                              \n\t\t.rsp_src_ready          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_ready),                    \n\t\t.rsp_src_valid          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_valid),                    \n\t\t.rsp_src_data           (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_data),                     \n\t\t.rsp_src_channel        (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_channel),                  \n\t\t.rsp_src_startofpacket  (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_startofpacket),            \n\t\t.rsp_src_endofpacket    (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_endofpacket),              \n\t\t.cmd_src_valid          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_valid_data)                    \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (118),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.OUT_BYTE_CNT_H            (65),\n\t\t.OUT_BURSTWRAP_H           (76),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) audio_subsystem_audio_slave_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                                          \n\t\t.reset                 (AV_Config_reset_reset_bridge_in_reset_reset),                     \n\t\t.sink0_valid           (cmd_mux_src_valid),                                               \n\t\t.sink0_data            (cmd_mux_src_data),                                                \n\t\t.sink0_channel         (cmd_mux_src_channel),                                             \n\t\t.sink0_startofpacket   (cmd_mux_src_startofpacket),                                       \n\t\t.sink0_endofpacket     (cmd_mux_src_endofpacket),                                         \n\t\t.sink0_ready           (cmd_mux_src_ready),                                               \n\t\t.source0_valid         (audio_subsystem_audio_slave_burst_adapter_source0_valid),         \n\t\t.source0_data          (audio_subsystem_audio_slave_burst_adapter_source0_data),          \n\t\t.source0_channel       (audio_subsystem_audio_slave_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (audio_subsystem_audio_slave_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (audio_subsystem_audio_slave_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (audio_subsystem_audio_slave_burst_adapter_source0_ready)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (118),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.OUT_BYTE_CNT_H            (65),\n\t\t.OUT_BURSTWRAP_H           (76),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) av_config_avalon_av_config_slave_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                                               \n\t\t.reset                 (AV_Config_reset_reset_bridge_in_reset_reset),                          \n\t\t.sink0_valid           (cmd_mux_001_src_valid),                                                \n\t\t.sink0_data            (cmd_mux_001_src_data),                                                 \n\t\t.sink0_channel         (cmd_mux_001_src_channel),                                              \n\t\t.sink0_startofpacket   (cmd_mux_001_src_startofpacket),                                        \n\t\t.sink0_endofpacket     (cmd_mux_001_src_endofpacket),                                          \n\t\t.sink0_ready           (cmd_mux_001_src_ready),                                                \n\t\t.source0_valid         (av_config_avalon_av_config_slave_burst_adapter_source0_valid),         \n\t\t.source0_data          (av_config_avalon_av_config_slave_burst_adapter_source0_data),          \n\t\t.source0_channel       (av_config_avalon_av_config_slave_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (av_config_avalon_av_config_slave_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (av_config_avalon_av_config_slave_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (av_config_avalon_av_config_slave_burst_adapter_source0_ready)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (118),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.OUT_BYTE_CNT_H            (65),\n\t\t.OUT_BURSTWRAP_H           (76),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) vga_subsystem_char_buffer_control_slave_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                                                      \n\t\t.reset                 (AV_Config_reset_reset_bridge_in_reset_reset),                                 \n\t\t.sink0_valid           (cmd_mux_002_src_valid),                                                       \n\t\t.sink0_data            (cmd_mux_002_src_data),                                                        \n\t\t.sink0_channel         (cmd_mux_002_src_channel),                                                     \n\t\t.sink0_startofpacket   (cmd_mux_002_src_startofpacket),                                               \n\t\t.sink0_endofpacket     (cmd_mux_002_src_endofpacket),                                                 \n\t\t.sink0_ready           (cmd_mux_002_src_ready),                                                       \n\t\t.source0_valid         (vga_subsystem_char_buffer_control_slave_burst_adapter_source0_valid),         \n\t\t.source0_data          (vga_subsystem_char_buffer_control_slave_burst_adapter_source0_data),          \n\t\t.source0_channel       (vga_subsystem_char_buffer_control_slave_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (vga_subsystem_char_buffer_control_slave_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (vga_subsystem_char_buffer_control_slave_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (vga_subsystem_char_buffer_control_slave_burst_adapter_source0_ready)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (118),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.OUT_BYTE_CNT_H            (65),\n\t\t.OUT_BURSTWRAP_H           (76),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) sysid_control_slave_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                                  \n\t\t.reset                 (AV_Config_reset_reset_bridge_in_reset_reset),             \n\t\t.sink0_valid           (cmd_mux_003_src_valid),                                   \n\t\t.sink0_data            (cmd_mux_003_src_data),                                    \n\t\t.sink0_channel         (cmd_mux_003_src_channel),                                 \n\t\t.sink0_startofpacket   (cmd_mux_003_src_startofpacket),                           \n\t\t.sink0_endofpacket     (cmd_mux_003_src_endofpacket),                             \n\t\t.sink0_ready           (cmd_mux_003_src_ready),                                   \n\t\t.source0_valid         (sysid_control_slave_burst_adapter_source0_valid),         \n\t\t.source0_data          (sysid_control_slave_burst_adapter_source0_data),          \n\t\t.source0_channel       (sysid_control_slave_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (sysid_control_slave_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (sysid_control_slave_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (sysid_control_slave_burst_adapter_source0_ready)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (118),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.OUT_BYTE_CNT_H            (65),\n\t\t.OUT_BURSTWRAP_H           (76),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) leds_s1_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                      \n\t\t.reset                 (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.sink0_valid           (cmd_mux_004_src_valid),                       \n\t\t.sink0_data            (cmd_mux_004_src_data),                        \n\t\t.sink0_channel         (cmd_mux_004_src_channel),                     \n\t\t.sink0_startofpacket   (cmd_mux_004_src_startofpacket),               \n\t\t.sink0_endofpacket     (cmd_mux_004_src_endofpacket),                 \n\t\t.sink0_ready           (cmd_mux_004_src_ready),                       \n\t\t.source0_valid         (leds_s1_burst_adapter_source0_valid),         \n\t\t.source0_data          (leds_s1_burst_adapter_source0_data),          \n\t\t.source0_channel       (leds_s1_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (leds_s1_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (leds_s1_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (leds_s1_burst_adapter_source0_ready)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (118),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.OUT_BYTE_CNT_H            (65),\n\t\t.OUT_BURSTWRAP_H           (76),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) hex3_hex0_s1_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                           \n\t\t.reset                 (AV_Config_reset_reset_bridge_in_reset_reset),      \n\t\t.sink0_valid           (cmd_mux_005_src_valid),                            \n\t\t.sink0_data            (cmd_mux_005_src_data),                             \n\t\t.sink0_channel         (cmd_mux_005_src_channel),                          \n\t\t.sink0_startofpacket   (cmd_mux_005_src_startofpacket),                    \n\t\t.sink0_endofpacket     (cmd_mux_005_src_endofpacket),                      \n\t\t.sink0_ready           (cmd_mux_005_src_ready),                            \n\t\t.source0_valid         (hex3_hex0_s1_burst_adapter_source0_valid),         \n\t\t.source0_data          (hex3_hex0_s1_burst_adapter_source0_data),          \n\t\t.source0_channel       (hex3_hex0_s1_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (hex3_hex0_s1_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (hex3_hex0_s1_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (hex3_hex0_s1_burst_adapter_source0_ready)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (118),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.OUT_BYTE_CNT_H            (65),\n\t\t.OUT_BURSTWRAP_H           (76),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) slider_switches_s1_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                                 \n\t\t.reset                 (AV_Config_reset_reset_bridge_in_reset_reset),            \n\t\t.sink0_valid           (cmd_mux_006_src_valid),                                  \n\t\t.sink0_data            (cmd_mux_006_src_data),                                   \n\t\t.sink0_channel         (cmd_mux_006_src_channel),                                \n\t\t.sink0_startofpacket   (cmd_mux_006_src_startofpacket),                          \n\t\t.sink0_endofpacket     (cmd_mux_006_src_endofpacket),                            \n\t\t.sink0_ready           (cmd_mux_006_src_ready),                                  \n\t\t.source0_valid         (slider_switches_s1_burst_adapter_source0_valid),         \n\t\t.source0_data          (slider_switches_s1_burst_adapter_source0_data),          \n\t\t.source0_channel       (slider_switches_s1_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (slider_switches_s1_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (slider_switches_s1_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (slider_switches_s1_burst_adapter_source0_ready)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (118),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.OUT_BYTE_CNT_H            (65),\n\t\t.OUT_BURSTWRAP_H           (76),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) pushbuttons_s1_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                             \n\t\t.reset                 (AV_Config_reset_reset_bridge_in_reset_reset),        \n\t\t.sink0_valid           (cmd_mux_007_src_valid),                              \n\t\t.sink0_data            (cmd_mux_007_src_data),                               \n\t\t.sink0_channel         (cmd_mux_007_src_channel),                            \n\t\t.sink0_startofpacket   (cmd_mux_007_src_startofpacket),                      \n\t\t.sink0_endofpacket     (cmd_mux_007_src_endofpacket),                        \n\t\t.sink0_ready           (cmd_mux_007_src_ready),                              \n\t\t.source0_valid         (pushbuttons_s1_burst_adapter_source0_valid),         \n\t\t.source0_data          (pushbuttons_s1_burst_adapter_source0_data),          \n\t\t.source0_channel       (pushbuttons_s1_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (pushbuttons_s1_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (pushbuttons_s1_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (pushbuttons_s1_burst_adapter_source0_ready)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (118),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.OUT_BYTE_CNT_H            (65),\n\t\t.OUT_BURSTWRAP_H           (76),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) pixel_dma_addr_translation_slave_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                                               \n\t\t.reset                 (AV_Config_reset_reset_bridge_in_reset_reset),                          \n\t\t.sink0_valid           (cmd_mux_008_src_valid),                                                \n\t\t.sink0_data            (cmd_mux_008_src_data),                                                 \n\t\t.sink0_channel         (cmd_mux_008_src_channel),                                              \n\t\t.sink0_startofpacket   (cmd_mux_008_src_startofpacket),                                        \n\t\t.sink0_endofpacket     (cmd_mux_008_src_endofpacket),                                          \n\t\t.sink0_ready           (cmd_mux_008_src_ready),                                                \n\t\t.source0_valid         (pixel_dma_addr_translation_slave_burst_adapter_source0_valid),         \n\t\t.source0_data          (pixel_dma_addr_translation_slave_burst_adapter_source0_data),          \n\t\t.source0_channel       (pixel_dma_addr_translation_slave_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (pixel_dma_addr_translation_slave_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (pixel_dma_addr_translation_slave_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (pixel_dma_addr_translation_slave_burst_adapter_source0_ready)          \n\t);\n\n\tComputer_System_mm_interconnect_2_cmd_demux cmd_demux (\n\t\t.clk                (System_PLL_sys_clk_clk),                                                   \n\t\t.reset              (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_ready),                    \n\t\t.sink_channel       (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_channel),                  \n\t\t.sink_data          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_data),                     \n\t\t.sink_startofpacket (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_startofpacket),            \n\t\t.sink_endofpacket   (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_endofpacket),              \n\t\t.sink_valid         (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_valid_data),                   \n\t\t.src0_ready         (cmd_demux_src0_ready),                                                     \n\t\t.src0_valid         (cmd_demux_src0_valid),                                                     \n\t\t.src0_data          (cmd_demux_src0_data),                                                      \n\t\t.src0_channel       (cmd_demux_src0_channel),                                                   \n\t\t.src0_startofpacket (cmd_demux_src0_startofpacket),                                             \n\t\t.src0_endofpacket   (cmd_demux_src0_endofpacket),                                               \n\t\t.src1_ready         (cmd_demux_src1_ready),                                                     \n\t\t.src1_valid         (cmd_demux_src1_valid),                                                     \n\t\t.src1_data          (cmd_demux_src1_data),                                                      \n\t\t.src1_channel       (cmd_demux_src1_channel),                                                   \n\t\t.src1_startofpacket (cmd_demux_src1_startofpacket),                                             \n\t\t.src1_endofpacket   (cmd_demux_src1_endofpacket),                                               \n\t\t.src2_ready         (cmd_demux_src2_ready),                                                     \n\t\t.src2_valid         (cmd_demux_src2_valid),                                                     \n\t\t.src2_data          (cmd_demux_src2_data),                                                      \n\t\t.src2_channel       (cmd_demux_src2_channel),                                                   \n\t\t.src2_startofpacket (cmd_demux_src2_startofpacket),                                             \n\t\t.src2_endofpacket   (cmd_demux_src2_endofpacket),                                               \n\t\t.src3_ready         (cmd_demux_src3_ready),                                                     \n\t\t.src3_valid         (cmd_demux_src3_valid),                                                     \n\t\t.src3_data          (cmd_demux_src3_data),                                                      \n\t\t.src3_channel       (cmd_demux_src3_channel),                                                   \n\t\t.src3_startofpacket (cmd_demux_src3_startofpacket),                                             \n\t\t.src3_endofpacket   (cmd_demux_src3_endofpacket),                                               \n\t\t.src4_ready         (cmd_demux_src4_ready),                                                     \n\t\t.src4_valid         (cmd_demux_src4_valid),                                                     \n\t\t.src4_data          (cmd_demux_src4_data),                                                      \n\t\t.src4_channel       (cmd_demux_src4_channel),                                                   \n\t\t.src4_startofpacket (cmd_demux_src4_startofpacket),                                             \n\t\t.src4_endofpacket   (cmd_demux_src4_endofpacket),                                               \n\t\t.src5_ready         (cmd_demux_src5_ready),                                                     \n\t\t.src5_valid         (cmd_demux_src5_valid),                                                     \n\t\t.src5_data          (cmd_demux_src5_data),                                                      \n\t\t.src5_channel       (cmd_demux_src5_channel),                                                   \n\t\t.src5_startofpacket (cmd_demux_src5_startofpacket),                                             \n\t\t.src5_endofpacket   (cmd_demux_src5_endofpacket),                                               \n\t\t.src6_ready         (cmd_demux_src6_ready),                                                     \n\t\t.src6_valid         (cmd_demux_src6_valid),                                                     \n\t\t.src6_data          (cmd_demux_src6_data),                                                      \n\t\t.src6_channel       (cmd_demux_src6_channel),                                                   \n\t\t.src6_startofpacket (cmd_demux_src6_startofpacket),                                             \n\t\t.src6_endofpacket   (cmd_demux_src6_endofpacket),                                               \n\t\t.src7_ready         (cmd_demux_src7_ready),                                                     \n\t\t.src7_valid         (cmd_demux_src7_valid),                                                     \n\t\t.src7_data          (cmd_demux_src7_data),                                                      \n\t\t.src7_channel       (cmd_demux_src7_channel),                                                   \n\t\t.src7_startofpacket (cmd_demux_src7_startofpacket),                                             \n\t\t.src7_endofpacket   (cmd_demux_src7_endofpacket),                                               \n\t\t.src8_ready         (cmd_demux_src8_ready),                                                     \n\t\t.src8_valid         (cmd_demux_src8_valid),                                                     \n\t\t.src8_data          (cmd_demux_src8_data),                                                      \n\t\t.src8_channel       (cmd_demux_src8_channel),                                                   \n\t\t.src8_startofpacket (cmd_demux_src8_startofpacket),                                             \n\t\t.src8_endofpacket   (cmd_demux_src8_endofpacket)                                                \n\t);\n\n\tComputer_System_mm_interconnect_2_cmd_demux cmd_demux_001 (\n\t\t.clk                (System_PLL_sys_clk_clk),                                                   \n\t\t.reset              (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_ready),                    \n\t\t.sink_channel       (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_channel),                  \n\t\t.sink_data          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_data),                     \n\t\t.sink_startofpacket (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_startofpacket),            \n\t\t.sink_endofpacket   (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_endofpacket),              \n\t\t.sink_valid         (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_valid_data),                   \n\t\t.src0_ready         (cmd_demux_001_src0_ready),                                                 \n\t\t.src0_valid         (cmd_demux_001_src0_valid),                                                 \n\t\t.src0_data          (cmd_demux_001_src0_data),                                                  \n\t\t.src0_channel       (cmd_demux_001_src0_channel),                                               \n\t\t.src0_startofpacket (cmd_demux_001_src0_startofpacket),                                         \n\t\t.src0_endofpacket   (cmd_demux_001_src0_endofpacket),                                           \n\t\t.src1_ready         (cmd_demux_001_src1_ready),                                                 \n\t\t.src1_valid         (cmd_demux_001_src1_valid),                                                 \n\t\t.src1_data          (cmd_demux_001_src1_data),                                                  \n\t\t.src1_channel       (cmd_demux_001_src1_channel),                                               \n\t\t.src1_startofpacket (cmd_demux_001_src1_startofpacket),                                         \n\t\t.src1_endofpacket   (cmd_demux_001_src1_endofpacket),                                           \n\t\t.src2_ready         (cmd_demux_001_src2_ready),                                                 \n\t\t.src2_valid         (cmd_demux_001_src2_valid),                                                 \n\t\t.src2_data          (cmd_demux_001_src2_data),                                                  \n\t\t.src2_channel       (cmd_demux_001_src2_channel),                                               \n\t\t.src2_startofpacket (cmd_demux_001_src2_startofpacket),                                         \n\t\t.src2_endofpacket   (cmd_demux_001_src2_endofpacket),                                           \n\t\t.src3_ready         (cmd_demux_001_src3_ready),                                                 \n\t\t.src3_valid         (cmd_demux_001_src3_valid),                                                 \n\t\t.src3_data          (cmd_demux_001_src3_data),                                                  \n\t\t.src3_channel       (cmd_demux_001_src3_channel),                                               \n\t\t.src3_startofpacket (cmd_demux_001_src3_startofpacket),                                         \n\t\t.src3_endofpacket   (cmd_demux_001_src3_endofpacket),                                           \n\t\t.src4_ready         (cmd_demux_001_src4_ready),                                                 \n\t\t.src4_valid         (cmd_demux_001_src4_valid),                                                 \n\t\t.src4_data          (cmd_demux_001_src4_data),                                                  \n\t\t.src4_channel       (cmd_demux_001_src4_channel),                                               \n\t\t.src4_startofpacket (cmd_demux_001_src4_startofpacket),                                         \n\t\t.src4_endofpacket   (cmd_demux_001_src4_endofpacket),                                           \n\t\t.src5_ready         (cmd_demux_001_src5_ready),                                                 \n\t\t.src5_valid         (cmd_demux_001_src5_valid),                                                 \n\t\t.src5_data          (cmd_demux_001_src5_data),                                                  \n\t\t.src5_channel       (cmd_demux_001_src5_channel),                                               \n\t\t.src5_startofpacket (cmd_demux_001_src5_startofpacket),                                         \n\t\t.src5_endofpacket   (cmd_demux_001_src5_endofpacket),                                           \n\t\t.src6_ready         (cmd_demux_001_src6_ready),                                                 \n\t\t.src6_valid         (cmd_demux_001_src6_valid),                                                 \n\t\t.src6_data          (cmd_demux_001_src6_data),                                                  \n\t\t.src6_channel       (cmd_demux_001_src6_channel),                                               \n\t\t.src6_startofpacket (cmd_demux_001_src6_startofpacket),                                         \n\t\t.src6_endofpacket   (cmd_demux_001_src6_endofpacket),                                           \n\t\t.src7_ready         (cmd_demux_001_src7_ready),                                                 \n\t\t.src7_valid         (cmd_demux_001_src7_valid),                                                 \n\t\t.src7_data          (cmd_demux_001_src7_data),                                                  \n\t\t.src7_channel       (cmd_demux_001_src7_channel),                                               \n\t\t.src7_startofpacket (cmd_demux_001_src7_startofpacket),                                         \n\t\t.src7_endofpacket   (cmd_demux_001_src7_endofpacket),                                           \n\t\t.src8_ready         (cmd_demux_001_src8_ready),                                                 \n\t\t.src8_valid         (cmd_demux_001_src8_valid),                                                 \n\t\t.src8_data          (cmd_demux_001_src8_data),                                                  \n\t\t.src8_channel       (cmd_demux_001_src8_channel),                                               \n\t\t.src8_startofpacket (cmd_demux_001_src8_startofpacket),                                         \n\t\t.src8_endofpacket   (cmd_demux_001_src8_endofpacket)                                            \n\t);\n\n\tComputer_System_mm_interconnect_2_cmd_mux cmd_mux (\n\t\t.clk                 (System_PLL_sys_clk_clk),                      \n\t\t.reset               (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_src_ready),                           \n\t\t.src_valid           (cmd_mux_src_valid),                           \n\t\t.src_data            (cmd_mux_src_data),                            \n\t\t.src_channel         (cmd_mux_src_channel),                         \n\t\t.src_startofpacket   (cmd_mux_src_startofpacket),                   \n\t\t.src_endofpacket     (cmd_mux_src_endofpacket),                     \n\t\t.sink0_ready         (cmd_demux_src0_ready),                        \n\t\t.sink0_valid         (cmd_demux_src0_valid),                        \n\t\t.sink0_channel       (cmd_demux_src0_channel),                      \n\t\t.sink0_data          (cmd_demux_src0_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src0_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src0_endofpacket),                  \n\t\t.sink1_ready         (cmd_demux_001_src0_ready),                    \n\t\t.sink1_valid         (cmd_demux_001_src0_valid),                    \n\t\t.sink1_channel       (cmd_demux_001_src0_channel),                  \n\t\t.sink1_data          (cmd_demux_001_src0_data),                     \n\t\t.sink1_startofpacket (cmd_demux_001_src0_startofpacket),            \n\t\t.sink1_endofpacket   (cmd_demux_001_src0_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_cmd_mux cmd_mux_001 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                      \n\t\t.reset               (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_001_src_ready),                       \n\t\t.src_valid           (cmd_mux_001_src_valid),                       \n\t\t.src_data            (cmd_mux_001_src_data),                        \n\t\t.src_channel         (cmd_mux_001_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_001_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_001_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src1_ready),                        \n\t\t.sink0_valid         (cmd_demux_src1_valid),                        \n\t\t.sink0_channel       (cmd_demux_src1_channel),                      \n\t\t.sink0_data          (cmd_demux_src1_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src1_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src1_endofpacket),                  \n\t\t.sink1_ready         (cmd_demux_001_src1_ready),                    \n\t\t.sink1_valid         (cmd_demux_001_src1_valid),                    \n\t\t.sink1_channel       (cmd_demux_001_src1_channel),                  \n\t\t.sink1_data          (cmd_demux_001_src1_data),                     \n\t\t.sink1_startofpacket (cmd_demux_001_src1_startofpacket),            \n\t\t.sink1_endofpacket   (cmd_demux_001_src1_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_cmd_mux cmd_mux_002 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                      \n\t\t.reset               (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_002_src_ready),                       \n\t\t.src_valid           (cmd_mux_002_src_valid),                       \n\t\t.src_data            (cmd_mux_002_src_data),                        \n\t\t.src_channel         (cmd_mux_002_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_002_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_002_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src2_ready),                        \n\t\t.sink0_valid         (cmd_demux_src2_valid),                        \n\t\t.sink0_channel       (cmd_demux_src2_channel),                      \n\t\t.sink0_data          (cmd_demux_src2_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src2_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src2_endofpacket),                  \n\t\t.sink1_ready         (cmd_demux_001_src2_ready),                    \n\t\t.sink1_valid         (cmd_demux_001_src2_valid),                    \n\t\t.sink1_channel       (cmd_demux_001_src2_channel),                  \n\t\t.sink1_data          (cmd_demux_001_src2_data),                     \n\t\t.sink1_startofpacket (cmd_demux_001_src2_startofpacket),            \n\t\t.sink1_endofpacket   (cmd_demux_001_src2_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_cmd_mux cmd_mux_003 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                      \n\t\t.reset               (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_003_src_ready),                       \n\t\t.src_valid           (cmd_mux_003_src_valid),                       \n\t\t.src_data            (cmd_mux_003_src_data),                        \n\t\t.src_channel         (cmd_mux_003_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_003_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_003_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src3_ready),                        \n\t\t.sink0_valid         (cmd_demux_src3_valid),                        \n\t\t.sink0_channel       (cmd_demux_src3_channel),                      \n\t\t.sink0_data          (cmd_demux_src3_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src3_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src3_endofpacket),                  \n\t\t.sink1_ready         (cmd_demux_001_src3_ready),                    \n\t\t.sink1_valid         (cmd_demux_001_src3_valid),                    \n\t\t.sink1_channel       (cmd_demux_001_src3_channel),                  \n\t\t.sink1_data          (cmd_demux_001_src3_data),                     \n\t\t.sink1_startofpacket (cmd_demux_001_src3_startofpacket),            \n\t\t.sink1_endofpacket   (cmd_demux_001_src3_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_cmd_mux cmd_mux_004 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                      \n\t\t.reset               (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_004_src_ready),                       \n\t\t.src_valid           (cmd_mux_004_src_valid),                       \n\t\t.src_data            (cmd_mux_004_src_data),                        \n\t\t.src_channel         (cmd_mux_004_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_004_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_004_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src4_ready),                        \n\t\t.sink0_valid         (cmd_demux_src4_valid),                        \n\t\t.sink0_channel       (cmd_demux_src4_channel),                      \n\t\t.sink0_data          (cmd_demux_src4_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src4_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src4_endofpacket),                  \n\t\t.sink1_ready         (cmd_demux_001_src4_ready),                    \n\t\t.sink1_valid         (cmd_demux_001_src4_valid),                    \n\t\t.sink1_channel       (cmd_demux_001_src4_channel),                  \n\t\t.sink1_data          (cmd_demux_001_src4_data),                     \n\t\t.sink1_startofpacket (cmd_demux_001_src4_startofpacket),            \n\t\t.sink1_endofpacket   (cmd_demux_001_src4_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_cmd_mux cmd_mux_005 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                      \n\t\t.reset               (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_005_src_ready),                       \n\t\t.src_valid           (cmd_mux_005_src_valid),                       \n\t\t.src_data            (cmd_mux_005_src_data),                        \n\t\t.src_channel         (cmd_mux_005_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_005_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_005_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src5_ready),                        \n\t\t.sink0_valid         (cmd_demux_src5_valid),                        \n\t\t.sink0_channel       (cmd_demux_src5_channel),                      \n\t\t.sink0_data          (cmd_demux_src5_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src5_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src5_endofpacket),                  \n\t\t.sink1_ready         (cmd_demux_001_src5_ready),                    \n\t\t.sink1_valid         (cmd_demux_001_src5_valid),                    \n\t\t.sink1_channel       (cmd_demux_001_src5_channel),                  \n\t\t.sink1_data          (cmd_demux_001_src5_data),                     \n\t\t.sink1_startofpacket (cmd_demux_001_src5_startofpacket),            \n\t\t.sink1_endofpacket   (cmd_demux_001_src5_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_cmd_mux cmd_mux_006 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                      \n\t\t.reset               (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_006_src_ready),                       \n\t\t.src_valid           (cmd_mux_006_src_valid),                       \n\t\t.src_data            (cmd_mux_006_src_data),                        \n\t\t.src_channel         (cmd_mux_006_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_006_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_006_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src6_ready),                        \n\t\t.sink0_valid         (cmd_demux_src6_valid),                        \n\t\t.sink0_channel       (cmd_demux_src6_channel),                      \n\t\t.sink0_data          (cmd_demux_src6_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src6_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src6_endofpacket),                  \n\t\t.sink1_ready         (cmd_demux_001_src6_ready),                    \n\t\t.sink1_valid         (cmd_demux_001_src6_valid),                    \n\t\t.sink1_channel       (cmd_demux_001_src6_channel),                  \n\t\t.sink1_data          (cmd_demux_001_src6_data),                     \n\t\t.sink1_startofpacket (cmd_demux_001_src6_startofpacket),            \n\t\t.sink1_endofpacket   (cmd_demux_001_src6_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_cmd_mux cmd_mux_007 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                      \n\t\t.reset               (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_007_src_ready),                       \n\t\t.src_valid           (cmd_mux_007_src_valid),                       \n\t\t.src_data            (cmd_mux_007_src_data),                        \n\t\t.src_channel         (cmd_mux_007_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_007_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_007_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src7_ready),                        \n\t\t.sink0_valid         (cmd_demux_src7_valid),                        \n\t\t.sink0_channel       (cmd_demux_src7_channel),                      \n\t\t.sink0_data          (cmd_demux_src7_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src7_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src7_endofpacket),                  \n\t\t.sink1_ready         (cmd_demux_001_src7_ready),                    \n\t\t.sink1_valid         (cmd_demux_001_src7_valid),                    \n\t\t.sink1_channel       (cmd_demux_001_src7_channel),                  \n\t\t.sink1_data          (cmd_demux_001_src7_data),                     \n\t\t.sink1_startofpacket (cmd_demux_001_src7_startofpacket),            \n\t\t.sink1_endofpacket   (cmd_demux_001_src7_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_cmd_mux cmd_mux_008 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                      \n\t\t.reset               (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_008_src_ready),                       \n\t\t.src_valid           (cmd_mux_008_src_valid),                       \n\t\t.src_data            (cmd_mux_008_src_data),                        \n\t\t.src_channel         (cmd_mux_008_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_008_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_008_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src8_ready),                        \n\t\t.sink0_valid         (cmd_demux_src8_valid),                        \n\t\t.sink0_channel       (cmd_demux_src8_channel),                      \n\t\t.sink0_data          (cmd_demux_src8_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src8_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src8_endofpacket),                  \n\t\t.sink1_ready         (cmd_demux_001_src8_ready),                    \n\t\t.sink1_valid         (cmd_demux_001_src8_valid),                    \n\t\t.sink1_channel       (cmd_demux_001_src8_channel),                  \n\t\t.sink1_data          (cmd_demux_001_src8_data),                     \n\t\t.sink1_startofpacket (cmd_demux_001_src8_startofpacket),            \n\t\t.sink1_endofpacket   (cmd_demux_001_src8_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_rsp_demux rsp_demux (\n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_002_src_ready),                        \n\t\t.sink_channel       (router_002_src_channel),                      \n\t\t.sink_data          (router_002_src_data),                         \n\t\t.sink_startofpacket (router_002_src_startofpacket),                \n\t\t.sink_endofpacket   (router_002_src_endofpacket),                  \n\t\t.sink_valid         (router_002_src_valid),                        \n\t\t.src0_ready         (rsp_demux_src0_ready),                        \n\t\t.src0_valid         (rsp_demux_src0_valid),                        \n\t\t.src0_data          (rsp_demux_src0_data),                         \n\t\t.src0_channel       (rsp_demux_src0_channel),                      \n\t\t.src0_startofpacket (rsp_demux_src0_startofpacket),                \n\t\t.src0_endofpacket   (rsp_demux_src0_endofpacket),                  \n\t\t.src1_ready         (rsp_demux_src1_ready),                        \n\t\t.src1_valid         (rsp_demux_src1_valid),                        \n\t\t.src1_data          (rsp_demux_src1_data),                         \n\t\t.src1_channel       (rsp_demux_src1_channel),                      \n\t\t.src1_startofpacket (rsp_demux_src1_startofpacket),                \n\t\t.src1_endofpacket   (rsp_demux_src1_endofpacket)                   \n\t);\n\n\tComputer_System_mm_interconnect_2_rsp_demux rsp_demux_001 (\n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_003_src_ready),                        \n\t\t.sink_channel       (router_003_src_channel),                      \n\t\t.sink_data          (router_003_src_data),                         \n\t\t.sink_startofpacket (router_003_src_startofpacket),                \n\t\t.sink_endofpacket   (router_003_src_endofpacket),                  \n\t\t.sink_valid         (router_003_src_valid),                        \n\t\t.src0_ready         (rsp_demux_001_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_001_src0_valid),                    \n\t\t.src0_data          (rsp_demux_001_src0_data),                     \n\t\t.src0_channel       (rsp_demux_001_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_001_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_001_src0_endofpacket),              \n\t\t.src1_ready         (rsp_demux_001_src1_ready),                    \n\t\t.src1_valid         (rsp_demux_001_src1_valid),                    \n\t\t.src1_data          (rsp_demux_001_src1_data),                     \n\t\t.src1_channel       (rsp_demux_001_src1_channel),                  \n\t\t.src1_startofpacket (rsp_demux_001_src1_startofpacket),            \n\t\t.src1_endofpacket   (rsp_demux_001_src1_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_rsp_demux rsp_demux_002 (\n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_004_src_ready),                        \n\t\t.sink_channel       (router_004_src_channel),                      \n\t\t.sink_data          (router_004_src_data),                         \n\t\t.sink_startofpacket (router_004_src_startofpacket),                \n\t\t.sink_endofpacket   (router_004_src_endofpacket),                  \n\t\t.sink_valid         (router_004_src_valid),                        \n\t\t.src0_ready         (rsp_demux_002_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_002_src0_valid),                    \n\t\t.src0_data          (rsp_demux_002_src0_data),                     \n\t\t.src0_channel       (rsp_demux_002_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_002_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_002_src0_endofpacket),              \n\t\t.src1_ready         (rsp_demux_002_src1_ready),                    \n\t\t.src1_valid         (rsp_demux_002_src1_valid),                    \n\t\t.src1_data          (rsp_demux_002_src1_data),                     \n\t\t.src1_channel       (rsp_demux_002_src1_channel),                  \n\t\t.src1_startofpacket (rsp_demux_002_src1_startofpacket),            \n\t\t.src1_endofpacket   (rsp_demux_002_src1_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_rsp_demux rsp_demux_003 (\n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_005_src_ready),                        \n\t\t.sink_channel       (router_005_src_channel),                      \n\t\t.sink_data          (router_005_src_data),                         \n\t\t.sink_startofpacket (router_005_src_startofpacket),                \n\t\t.sink_endofpacket   (router_005_src_endofpacket),                  \n\t\t.sink_valid         (router_005_src_valid),                        \n\t\t.src0_ready         (rsp_demux_003_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_003_src0_valid),                    \n\t\t.src0_data          (rsp_demux_003_src0_data),                     \n\t\t.src0_channel       (rsp_demux_003_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_003_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_003_src0_endofpacket),              \n\t\t.src1_ready         (rsp_demux_003_src1_ready),                    \n\t\t.src1_valid         (rsp_demux_003_src1_valid),                    \n\t\t.src1_data          (rsp_demux_003_src1_data),                     \n\t\t.src1_channel       (rsp_demux_003_src1_channel),                  \n\t\t.src1_startofpacket (rsp_demux_003_src1_startofpacket),            \n\t\t.src1_endofpacket   (rsp_demux_003_src1_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_rsp_demux rsp_demux_004 (\n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_006_src_ready),                        \n\t\t.sink_channel       (router_006_src_channel),                      \n\t\t.sink_data          (router_006_src_data),                         \n\t\t.sink_startofpacket (router_006_src_startofpacket),                \n\t\t.sink_endofpacket   (router_006_src_endofpacket),                  \n\t\t.sink_valid         (router_006_src_valid),                        \n\t\t.src0_ready         (rsp_demux_004_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_004_src0_valid),                    \n\t\t.src0_data          (rsp_demux_004_src0_data),                     \n\t\t.src0_channel       (rsp_demux_004_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_004_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_004_src0_endofpacket),              \n\t\t.src1_ready         (rsp_demux_004_src1_ready),                    \n\t\t.src1_valid         (rsp_demux_004_src1_valid),                    \n\t\t.src1_data          (rsp_demux_004_src1_data),                     \n\t\t.src1_channel       (rsp_demux_004_src1_channel),                  \n\t\t.src1_startofpacket (rsp_demux_004_src1_startofpacket),            \n\t\t.src1_endofpacket   (rsp_demux_004_src1_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_rsp_demux rsp_demux_005 (\n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_007_src_ready),                        \n\t\t.sink_channel       (router_007_src_channel),                      \n\t\t.sink_data          (router_007_src_data),                         \n\t\t.sink_startofpacket (router_007_src_startofpacket),                \n\t\t.sink_endofpacket   (router_007_src_endofpacket),                  \n\t\t.sink_valid         (router_007_src_valid),                        \n\t\t.src0_ready         (rsp_demux_005_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_005_src0_valid),                    \n\t\t.src0_data          (rsp_demux_005_src0_data),                     \n\t\t.src0_channel       (rsp_demux_005_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_005_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_005_src0_endofpacket),              \n\t\t.src1_ready         (rsp_demux_005_src1_ready),                    \n\t\t.src1_valid         (rsp_demux_005_src1_valid),                    \n\t\t.src1_data          (rsp_demux_005_src1_data),                     \n\t\t.src1_channel       (rsp_demux_005_src1_channel),                  \n\t\t.src1_startofpacket (rsp_demux_005_src1_startofpacket),            \n\t\t.src1_endofpacket   (rsp_demux_005_src1_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_rsp_demux rsp_demux_006 (\n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_008_src_ready),                        \n\t\t.sink_channel       (router_008_src_channel),                      \n\t\t.sink_data          (router_008_src_data),                         \n\t\t.sink_startofpacket (router_008_src_startofpacket),                \n\t\t.sink_endofpacket   (router_008_src_endofpacket),                  \n\t\t.sink_valid         (router_008_src_valid),                        \n\t\t.src0_ready         (rsp_demux_006_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_006_src0_valid),                    \n\t\t.src0_data          (rsp_demux_006_src0_data),                     \n\t\t.src0_channel       (rsp_demux_006_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_006_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_006_src0_endofpacket),              \n\t\t.src1_ready         (rsp_demux_006_src1_ready),                    \n\t\t.src1_valid         (rsp_demux_006_src1_valid),                    \n\t\t.src1_data          (rsp_demux_006_src1_data),                     \n\t\t.src1_channel       (rsp_demux_006_src1_channel),                  \n\t\t.src1_startofpacket (rsp_demux_006_src1_startofpacket),            \n\t\t.src1_endofpacket   (rsp_demux_006_src1_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_rsp_demux rsp_demux_007 (\n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_009_src_ready),                        \n\t\t.sink_channel       (router_009_src_channel),                      \n\t\t.sink_data          (router_009_src_data),                         \n\t\t.sink_startofpacket (router_009_src_startofpacket),                \n\t\t.sink_endofpacket   (router_009_src_endofpacket),                  \n\t\t.sink_valid         (router_009_src_valid),                        \n\t\t.src0_ready         (rsp_demux_007_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_007_src0_valid),                    \n\t\t.src0_data          (rsp_demux_007_src0_data),                     \n\t\t.src0_channel       (rsp_demux_007_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_007_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_007_src0_endofpacket),              \n\t\t.src1_ready         (rsp_demux_007_src1_ready),                    \n\t\t.src1_valid         (rsp_demux_007_src1_valid),                    \n\t\t.src1_data          (rsp_demux_007_src1_data),                     \n\t\t.src1_channel       (rsp_demux_007_src1_channel),                  \n\t\t.src1_startofpacket (rsp_demux_007_src1_startofpacket),            \n\t\t.src1_endofpacket   (rsp_demux_007_src1_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_rsp_demux rsp_demux_008 (\n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_010_src_ready),                        \n\t\t.sink_channel       (router_010_src_channel),                      \n\t\t.sink_data          (router_010_src_data),                         \n\t\t.sink_startofpacket (router_010_src_startofpacket),                \n\t\t.sink_endofpacket   (router_010_src_endofpacket),                  \n\t\t.sink_valid         (router_010_src_valid),                        \n\t\t.src0_ready         (rsp_demux_008_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_008_src0_valid),                    \n\t\t.src0_data          (rsp_demux_008_src0_data),                     \n\t\t.src0_channel       (rsp_demux_008_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_008_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_008_src0_endofpacket),              \n\t\t.src1_ready         (rsp_demux_008_src1_ready),                    \n\t\t.src1_valid         (rsp_demux_008_src1_valid),                    \n\t\t.src1_data          (rsp_demux_008_src1_data),                     \n\t\t.src1_channel       (rsp_demux_008_src1_channel),                  \n\t\t.src1_startofpacket (rsp_demux_008_src1_startofpacket),            \n\t\t.src1_endofpacket   (rsp_demux_008_src1_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_rsp_mux rsp_mux (\n\t\t.clk                 (System_PLL_sys_clk_clk),                                                   \n\t\t.reset               (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_mux_src_ready),                                                        \n\t\t.src_valid           (rsp_mux_src_valid),                                                        \n\t\t.src_data            (rsp_mux_src_data),                                                         \n\t\t.src_channel         (rsp_mux_src_channel),                                                      \n\t\t.src_startofpacket   (rsp_mux_src_startofpacket),                                                \n\t\t.src_endofpacket     (rsp_mux_src_endofpacket),                                                  \n\t\t.sink0_ready         (rsp_demux_src0_ready),                                                     \n\t\t.sink0_valid         (rsp_demux_src0_valid),                                                     \n\t\t.sink0_channel       (rsp_demux_src0_channel),                                                   \n\t\t.sink0_data          (rsp_demux_src0_data),                                                      \n\t\t.sink0_startofpacket (rsp_demux_src0_startofpacket),                                             \n\t\t.sink0_endofpacket   (rsp_demux_src0_endofpacket),                                               \n\t\t.sink1_ready         (rsp_demux_001_src0_ready),                                                 \n\t\t.sink1_valid         (rsp_demux_001_src0_valid),                                                 \n\t\t.sink1_channel       (rsp_demux_001_src0_channel),                                               \n\t\t.sink1_data          (rsp_demux_001_src0_data),                                                  \n\t\t.sink1_startofpacket (rsp_demux_001_src0_startofpacket),                                         \n\t\t.sink1_endofpacket   (rsp_demux_001_src0_endofpacket),                                           \n\t\t.sink2_ready         (rsp_demux_002_src0_ready),                                                 \n\t\t.sink2_valid         (rsp_demux_002_src0_valid),                                                 \n\t\t.sink2_channel       (rsp_demux_002_src0_channel),                                               \n\t\t.sink2_data          (rsp_demux_002_src0_data),                                                  \n\t\t.sink2_startofpacket (rsp_demux_002_src0_startofpacket),                                         \n\t\t.sink2_endofpacket   (rsp_demux_002_src0_endofpacket),                                           \n\t\t.sink3_ready         (rsp_demux_003_src0_ready),                                                 \n\t\t.sink3_valid         (rsp_demux_003_src0_valid),                                                 \n\t\t.sink3_channel       (rsp_demux_003_src0_channel),                                               \n\t\t.sink3_data          (rsp_demux_003_src0_data),                                                  \n\t\t.sink3_startofpacket (rsp_demux_003_src0_startofpacket),                                         \n\t\t.sink3_endofpacket   (rsp_demux_003_src0_endofpacket),                                           \n\t\t.sink4_ready         (rsp_demux_004_src0_ready),                                                 \n\t\t.sink4_valid         (rsp_demux_004_src0_valid),                                                 \n\t\t.sink4_channel       (rsp_demux_004_src0_channel),                                               \n\t\t.sink4_data          (rsp_demux_004_src0_data),                                                  \n\t\t.sink4_startofpacket (rsp_demux_004_src0_startofpacket),                                         \n\t\t.sink4_endofpacket   (rsp_demux_004_src0_endofpacket),                                           \n\t\t.sink5_ready         (rsp_demux_005_src0_ready),                                                 \n\t\t.sink5_valid         (rsp_demux_005_src0_valid),                                                 \n\t\t.sink5_channel       (rsp_demux_005_src0_channel),                                               \n\t\t.sink5_data          (rsp_demux_005_src0_data),                                                  \n\t\t.sink5_startofpacket (rsp_demux_005_src0_startofpacket),                                         \n\t\t.sink5_endofpacket   (rsp_demux_005_src0_endofpacket),                                           \n\t\t.sink6_ready         (rsp_demux_006_src0_ready),                                                 \n\t\t.sink6_valid         (rsp_demux_006_src0_valid),                                                 \n\t\t.sink6_channel       (rsp_demux_006_src0_channel),                                               \n\t\t.sink6_data          (rsp_demux_006_src0_data),                                                  \n\t\t.sink6_startofpacket (rsp_demux_006_src0_startofpacket),                                         \n\t\t.sink6_endofpacket   (rsp_demux_006_src0_endofpacket),                                           \n\t\t.sink7_ready         (rsp_demux_007_src0_ready),                                                 \n\t\t.sink7_valid         (rsp_demux_007_src0_valid),                                                 \n\t\t.sink7_channel       (rsp_demux_007_src0_channel),                                               \n\t\t.sink7_data          (rsp_demux_007_src0_data),                                                  \n\t\t.sink7_startofpacket (rsp_demux_007_src0_startofpacket),                                         \n\t\t.sink7_endofpacket   (rsp_demux_007_src0_endofpacket),                                           \n\t\t.sink8_ready         (rsp_demux_008_src0_ready),                                                 \n\t\t.sink8_valid         (rsp_demux_008_src0_valid),                                                 \n\t\t.sink8_channel       (rsp_demux_008_src0_channel),                                               \n\t\t.sink8_data          (rsp_demux_008_src0_data),                                                  \n\t\t.sink8_startofpacket (rsp_demux_008_src0_startofpacket),                                         \n\t\t.sink8_endofpacket   (rsp_demux_008_src0_endofpacket)                                            \n\t);\n\n\tComputer_System_mm_interconnect_2_rsp_mux rsp_mux_001 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                                                   \n\t\t.reset               (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_mux_001_src_ready),                                                    \n\t\t.src_valid           (rsp_mux_001_src_valid),                                                    \n\t\t.src_data            (rsp_mux_001_src_data),                                                     \n\t\t.src_channel         (rsp_mux_001_src_channel),                                                  \n\t\t.src_startofpacket   (rsp_mux_001_src_startofpacket),                                            \n\t\t.src_endofpacket     (rsp_mux_001_src_endofpacket),                                              \n\t\t.sink0_ready         (rsp_demux_src1_ready),                                                     \n\t\t.sink0_valid         (rsp_demux_src1_valid),                                                     \n\t\t.sink0_channel       (rsp_demux_src1_channel),                                                   \n\t\t.sink0_data          (rsp_demux_src1_data),                                                      \n\t\t.sink0_startofpacket (rsp_demux_src1_startofpacket),                                             \n\t\t.sink0_endofpacket   (rsp_demux_src1_endofpacket),                                               \n\t\t.sink1_ready         (rsp_demux_001_src1_ready),                                                 \n\t\t.sink1_valid         (rsp_demux_001_src1_valid),                                                 \n\t\t.sink1_channel       (rsp_demux_001_src1_channel),                                               \n\t\t.sink1_data          (rsp_demux_001_src1_data),                                                  \n\t\t.sink1_startofpacket (rsp_demux_001_src1_startofpacket),                                         \n\t\t.sink1_endofpacket   (rsp_demux_001_src1_endofpacket),                                           \n\t\t.sink2_ready         (rsp_demux_002_src1_ready),                                                 \n\t\t.sink2_valid         (rsp_demux_002_src1_valid),                                                 \n\t\t.sink2_channel       (rsp_demux_002_src1_channel),                                               \n\t\t.sink2_data          (rsp_demux_002_src1_data),                                                  \n\t\t.sink2_startofpacket (rsp_demux_002_src1_startofpacket),                                         \n\t\t.sink2_endofpacket   (rsp_demux_002_src1_endofpacket),                                           \n\t\t.sink3_ready         (rsp_demux_003_src1_ready),                                                 \n\t\t.sink3_valid         (rsp_demux_003_src1_valid),                                                 \n\t\t.sink3_channel       (rsp_demux_003_src1_channel),                                               \n\t\t.sink3_data          (rsp_demux_003_src1_data),                                                  \n\t\t.sink3_startofpacket (rsp_demux_003_src1_startofpacket),                                         \n\t\t.sink3_endofpacket   (rsp_demux_003_src1_endofpacket),                                           \n\t\t.sink4_ready         (rsp_demux_004_src1_ready),                                                 \n\t\t.sink4_valid         (rsp_demux_004_src1_valid),                                                 \n\t\t.sink4_channel       (rsp_demux_004_src1_channel),                                               \n\t\t.sink4_data          (rsp_demux_004_src1_data),                                                  \n\t\t.sink4_startofpacket (rsp_demux_004_src1_startofpacket),                                         \n\t\t.sink4_endofpacket   (rsp_demux_004_src1_endofpacket),                                           \n\t\t.sink5_ready         (rsp_demux_005_src1_ready),                                                 \n\t\t.sink5_valid         (rsp_demux_005_src1_valid),                                                 \n\t\t.sink5_channel       (rsp_demux_005_src1_channel),                                               \n\t\t.sink5_data          (rsp_demux_005_src1_data),                                                  \n\t\t.sink5_startofpacket (rsp_demux_005_src1_startofpacket),                                         \n\t\t.sink5_endofpacket   (rsp_demux_005_src1_endofpacket),                                           \n\t\t.sink6_ready         (rsp_demux_006_src1_ready),                                                 \n\t\t.sink6_valid         (rsp_demux_006_src1_valid),                                                 \n\t\t.sink6_channel       (rsp_demux_006_src1_channel),                                               \n\t\t.sink6_data          (rsp_demux_006_src1_data),                                                  \n\t\t.sink6_startofpacket (rsp_demux_006_src1_startofpacket),                                         \n\t\t.sink6_endofpacket   (rsp_demux_006_src1_endofpacket),                                           \n\t\t.sink7_ready         (rsp_demux_007_src1_ready),                                                 \n\t\t.sink7_valid         (rsp_demux_007_src1_valid),                                                 \n\t\t.sink7_channel       (rsp_demux_007_src1_channel),                                               \n\t\t.sink7_data          (rsp_demux_007_src1_data),                                                  \n\t\t.sink7_startofpacket (rsp_demux_007_src1_startofpacket),                                         \n\t\t.sink7_endofpacket   (rsp_demux_007_src1_endofpacket),                                           \n\t\t.sink8_ready         (rsp_demux_008_src1_ready),                                                 \n\t\t.sink8_valid         (rsp_demux_008_src1_valid),                                                 \n\t\t.sink8_channel       (rsp_demux_008_src1_channel),                                               \n\t\t.sink8_data          (rsp_demux_008_src1_data),                                                  \n\t\t.sink8_startofpacket (rsp_demux_008_src1_startofpacket),                                         \n\t\t.sink8_endofpacket   (rsp_demux_008_src1_endofpacket)                                            \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter_002 #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                                 \n\t\t.in_rst_0_reset (AV_Config_reset_reset_bridge_in_reset_reset),            \n\t\t.in_0_data      (audio_subsystem_audio_slave_agent_rdata_fifo_out_data),  \n\t\t.in_0_valid     (audio_subsystem_audio_slave_agent_rdata_fifo_out_valid), \n\t\t.in_0_ready     (audio_subsystem_audio_slave_agent_rdata_fifo_out_ready), \n\t\t.out_0_data     (avalon_st_adapter_out_0_data),                           \n\t\t.out_0_valid    (avalon_st_adapter_out_0_valid),                          \n\t\t.out_0_ready    (avalon_st_adapter_out_0_ready),                          \n\t\t.out_0_error    (avalon_st_adapter_out_0_error)                           \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter_002 #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_001 (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                                      \n\t\t.in_rst_0_reset (AV_Config_reset_reset_bridge_in_reset_reset),                 \n\t\t.in_0_data      (av_config_avalon_av_config_slave_agent_rdata_fifo_out_data),  \n\t\t.in_0_valid     (av_config_avalon_av_config_slave_agent_rdata_fifo_out_valid), \n\t\t.in_0_ready     (av_config_avalon_av_config_slave_agent_rdata_fifo_out_ready), \n\t\t.out_0_data     (avalon_st_adapter_001_out_0_data),                            \n\t\t.out_0_valid    (avalon_st_adapter_001_out_0_valid),                           \n\t\t.out_0_ready    (avalon_st_adapter_001_out_0_ready),                           \n\t\t.out_0_error    (avalon_st_adapter_001_out_0_error)                            \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter_002 #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_002 (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                                             \n\t\t.in_rst_0_reset (AV_Config_reset_reset_bridge_in_reset_reset),                        \n\t\t.in_0_data      (vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_out_data),  \n\t\t.in_0_valid     (vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_out_valid), \n\t\t.in_0_ready     (vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_out_ready), \n\t\t.out_0_data     (avalon_st_adapter_002_out_0_data),                                   \n\t\t.out_0_valid    (avalon_st_adapter_002_out_0_valid),                                  \n\t\t.out_0_ready    (avalon_st_adapter_002_out_0_ready),                                  \n\t\t.out_0_error    (avalon_st_adapter_002_out_0_error)                                   \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter_002 #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_003 (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                         \n\t\t.in_rst_0_reset (AV_Config_reset_reset_bridge_in_reset_reset),    \n\t\t.in_0_data      (sysid_control_slave_agent_rdata_fifo_out_data),  \n\t\t.in_0_valid     (sysid_control_slave_agent_rdata_fifo_out_valid), \n\t\t.in_0_ready     (sysid_control_slave_agent_rdata_fifo_out_ready), \n\t\t.out_0_data     (avalon_st_adapter_003_out_0_data),               \n\t\t.out_0_valid    (avalon_st_adapter_003_out_0_valid),              \n\t\t.out_0_ready    (avalon_st_adapter_003_out_0_ready),              \n\t\t.out_0_error    (avalon_st_adapter_003_out_0_error)               \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter_002 #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_004 (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                      \n\t\t.in_rst_0_reset (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.in_0_data      (leds_s1_agent_rdata_fifo_out_data),           \n\t\t.in_0_valid     (leds_s1_agent_rdata_fifo_out_valid),          \n\t\t.in_0_ready     (leds_s1_agent_rdata_fifo_out_ready),          \n\t\t.out_0_data     (avalon_st_adapter_004_out_0_data),            \n\t\t.out_0_valid    (avalon_st_adapter_004_out_0_valid),           \n\t\t.out_0_ready    (avalon_st_adapter_004_out_0_ready),           \n\t\t.out_0_error    (avalon_st_adapter_004_out_0_error)            \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter_002 #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_005 (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                      \n\t\t.in_rst_0_reset (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.in_0_data      (hex3_hex0_s1_agent_rdata_fifo_out_data),      \n\t\t.in_0_valid     (hex3_hex0_s1_agent_rdata_fifo_out_valid),     \n\t\t.in_0_ready     (hex3_hex0_s1_agent_rdata_fifo_out_ready),     \n\t\t.out_0_data     (avalon_st_adapter_005_out_0_data),            \n\t\t.out_0_valid    (avalon_st_adapter_005_out_0_valid),           \n\t\t.out_0_ready    (avalon_st_adapter_005_out_0_ready),           \n\t\t.out_0_error    (avalon_st_adapter_005_out_0_error)            \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter_002 #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_006 (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                        \n\t\t.in_rst_0_reset (AV_Config_reset_reset_bridge_in_reset_reset),   \n\t\t.in_0_data      (slider_switches_s1_agent_rdata_fifo_out_data),  \n\t\t.in_0_valid     (slider_switches_s1_agent_rdata_fifo_out_valid), \n\t\t.in_0_ready     (slider_switches_s1_agent_rdata_fifo_out_ready), \n\t\t.out_0_data     (avalon_st_adapter_006_out_0_data),              \n\t\t.out_0_valid    (avalon_st_adapter_006_out_0_valid),             \n\t\t.out_0_ready    (avalon_st_adapter_006_out_0_ready),             \n\t\t.out_0_error    (avalon_st_adapter_006_out_0_error)              \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter_002 #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_007 (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                      \n\t\t.in_rst_0_reset (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.in_0_data      (pushbuttons_s1_agent_rdata_fifo_out_data),    \n\t\t.in_0_valid     (pushbuttons_s1_agent_rdata_fifo_out_valid),   \n\t\t.in_0_ready     (pushbuttons_s1_agent_rdata_fifo_out_ready),   \n\t\t.out_0_data     (avalon_st_adapter_007_out_0_data),            \n\t\t.out_0_valid    (avalon_st_adapter_007_out_0_valid),           \n\t\t.out_0_ready    (avalon_st_adapter_007_out_0_ready),           \n\t\t.out_0_error    (avalon_st_adapter_007_out_0_error)            \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter_002 #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_008 (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                                      \n\t\t.in_rst_0_reset (AV_Config_reset_reset_bridge_in_reset_reset),                 \n\t\t.in_0_data      (pixel_dma_addr_translation_slave_agent_rdata_fifo_out_data),  \n\t\t.in_0_valid     (pixel_dma_addr_translation_slave_agent_rdata_fifo_out_valid), \n\t\t.in_0_ready     (pixel_dma_addr_translation_slave_agent_rdata_fifo_out_ready), \n\t\t.out_0_data     (avalon_st_adapter_008_out_0_data),                            \n\t\t.out_0_valid    (avalon_st_adapter_008_out_0_valid),                           \n\t\t.out_0_ready    (avalon_st_adapter_008_out_0_ready),                           \n\t\t.out_0_error    (avalon_st_adapter_008_out_0_error)                            \n\t);\n\nendmodule\n```"
        },
        {
            "role": "user",
            "content": "Based on the provided original Verilog code, its comments and above answers, generate a detailed specification for the module. Include the following information in a single, concise paragraph:\n1. The name of the module.\n2. A simple explanation of the module's functionality.\n3. The input and output ports, along with a brief explanation of each.\n4. The internal signals used within the module, with a brief explanation of their purpose.\n5. An overview of the different blocks or sections in the code and their functions.\nEnsure that the specification is clear and accurately reflects the details from the code and comments.\nYour answer should be structured and well-organized, providing a comprehensive and detailed overview of the module's design and operation.\nPlease provide your answer in the following format:\nModule name: [module name]. Module specification: [module specification]."
        },
        {
            "role": "assistant",
            "content": "Module name: Computer_System_mm_interconnect_2. Module specification: This module implements an interconnect for a computer system, specifically handling memory-mapped connections between various components. It includes logic for address decoding, data routing, and arbitration between multiple masters and slaves. The module has input ports for clock, reset, and various AXI and Avalon interface signals from the ARM A9 processor and other peripherals. Output ports include signals for controlling and communicating with various slave interfaces such as audio subsystem, VGA subsystem, LEDs, and pushbuttons. Internal signals like cmd_demux_src*, rsp_demux_src*, and router_*_src* are used for packet routing and command/response handling. The module implements AXI and Avalon interfaces, handles burst adapters, and includes components like demultiplexers, multiplexers, and response FIFOs. It's organize"
        }
    ],
    "claude-message": [
        {
            "role": "user",
            "content": [
                {
                    "type": "text",
                    "text": "You are an expert in hardware design with a deep understanding of Verilog RTL codes. Now I want to train a large language model for code comment generation tasks specifically focused on Verilog RTL codes. And I want you to help me process the raw data, transforming it into suitable formats that can serve as inputs and outputs for the model."
                },
                {
                    "type": "text",
                    "text": "Name of the module and its functionality is as follows: \nModule name: Computer_System_mm_interconnect_2\n\nExplanation: This module appears to be an interconnect for a computer system, specifically handling memory-mapped connections between various components. It includes logic for address decoding, data routing, and arbitration between multiple masters and slaves. The module implements AXI and Avalon interfaces, handles burst adapters, and includes components like demultiplexers, multiplexers, and response FIFOs. It's likely part of a larger system-on-chip design, facilitating communication between different hardware blocks such as processors, memory, and peripherals."
                },
                {
                    "type": "text",
                    "text": "Input and output ports and their explanation is as follows: \nBased on the given Verilog code, here are the input and output ports of the Computer_System_mm_interconnect_2 module:\n\nInput ports:\n- ARM_A9_HPS_h2f_lw_axi_master_* (multiple ports): AXI interface signals from the ARM A9 processor's H2F lightweight master port.\n- System_PLL_sys_clk_clk: System clock input.\n- *_reset_reset_bridge_in_reset_reset (multiple ports): Reset signals for various components.\n- *_s1_readdata (multiple ports): Read data inputs from various slave interfaces.\n- *_slave_readdata (multiple ports): Read data inputs from various slave interfaces.\n- *_slave_waitrequest (multiple ports): Wait request signals from various slave interfaces.\n\nExplanation: These input ports receive control signals, data, and status information from various components in the system, including the ARM processor, system clock, reset signals, and slave interfaces.\n\nOutput ports:\n- ARM_A9_HPS_h2f_lw_axi_master_* (multiple ports): AXI interface signals to the ARM A9 processor's H2F lightweight master port.\n- *_s1_address (multiple ports): Address outputs to various slave interfaces.\n- *_s1_write (multiple ports): Write enable signals to various slave interfaces.\n- *_s1_writedata (multiple ports): Write data outputs to various slave interfaces.\n- *_s1_chipselect (multiple ports): Chip select signals for various slave interfaces.\n- *_slave_address (multiple ports): Address outputs to various slave interfaces.\n- *_slave_write (multiple ports): Write enable signals to various slave interfaces.\n- *_slave_read (multiple ports): Read enable signals to various slave interfaces.\n- *_slave_writedata (multiple ports): Write data outputs to various slave interfaces.\n- *_slave_byteenable (multiple ports): Byte enable signals for various slave interfaces.\n\nExplanation: These output ports send control signals, addresses, and data to various components in the system, including the ARM processor and slave interfaces. They are used to control read and write operations, select specific slaves, and transfer data between different parts of the system."
                },
                {
                    "type": "text",
                    "text": "Internal signals and their explanation is as follows: \nBased on the provided Verilog code for the Computer_System_mm_interconnect_2 module, here are the internal signals and their explanations:\n\nInternal signals:\n- cmd_demux_src*\n- cmd_mux_src*\n- rsp_demux_src*\n- rsp_mux_src*\n- router_*_src*\n- *_burst_adapter_source0_*\n- *_agent_*\n- avalon_st_adapter_*_out_0_*\n\nExplanation:\n1. cmd_demux_src*: Command demultiplexer output signals, used to route commands from masters to appropriate slaves.\n2. cmd_mux_src*: Command multiplexer output signals, combining commands from multiple masters to a single slave.\n3. rsp_demux_src*: Response demultiplexer output signals, used to route responses from slaves back to appropriate masters.\n4. rsp_mux_src*: Response multiplexer output signals, combining responses from multiple slaves to a single master.\n5. router_*_src*: Router output signals, used for packet routing between different components.\n6. *_burst_adapter_source0_*: Burst adapter output signals, used to convert between different burst types and sizes.\n7. *_agent_*: Agent signals for various components, handling communication protocols and interfaces.\n8. avalon_st_adapter_*_out_0_*: Avalon streaming adapter output signals, used to convert between different interface types.\n\nThese internal signals facilitate data routing, protocol conversion, and communication between different components within the interconnect module."
                },
                {
                    "type": "text",
                    "text": "Original Verilog code is as follows: \n<code>\n\n\n\n\n\n\n`timescale 1 ps / 1 ps\nmodule Computer_System_mm_interconnect_2 (\n\t\tinput  wire [11:0] ARM_A9_HPS_h2f_lw_axi_master_awid,                                        \n\t\tinput  wire [20:0] ARM_A9_HPS_h2f_lw_axi_master_awaddr,                                      \n\t\tinput  wire [3:0]  ARM_A9_HPS_h2f_lw_axi_master_awlen,                                       \n\t\tinput  wire [2:0]  ARM_A9_HPS_h2f_lw_axi_master_awsize,                                      \n\t\tinput  wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_awburst,                                     \n\t\tinput  wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_awlock,                                      \n\t\tinput  wire [3:0]  ARM_A9_HPS_h2f_lw_axi_master_awcache,                                     \n\t\tinput  wire [2:0]  ARM_A9_HPS_h2f_lw_axi_master_awprot,                                      \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_awvalid,                                     \n\t\toutput wire        ARM_A9_HPS_h2f_lw_axi_master_awready,                                     \n\t\tinput  wire [11:0] ARM_A9_HPS_h2f_lw_axi_master_wid,                                         \n\t\tinput  wire [31:0] ARM_A9_HPS_h2f_lw_axi_master_wdata,                                       \n\t\tinput  wire [3:0]  ARM_A9_HPS_h2f_lw_axi_master_wstrb,                                       \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_wlast,                                       \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_wvalid,                                      \n\t\toutput wire        ARM_A9_HPS_h2f_lw_axi_master_wready,                                      \n\t\toutput wire [11:0] ARM_A9_HPS_h2f_lw_axi_master_bid,                                         \n\t\toutput wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_bresp,                                       \n\t\toutput wire        ARM_A9_HPS_h2f_lw_axi_master_bvalid,                                      \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_bready,                                      \n\t\tinput  wire [11:0] ARM_A9_HPS_h2f_lw_axi_master_arid,                                        \n\t\tinput  wire [20:0] ARM_A9_HPS_h2f_lw_axi_master_araddr,                                      \n\t\tinput  wire [3:0]  ARM_A9_HPS_h2f_lw_axi_master_arlen,                                       \n\t\tinput  wire [2:0]  ARM_A9_HPS_h2f_lw_axi_master_arsize,                                      \n\t\tinput  wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_arburst,                                     \n\t\tinput  wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_arlock,                                      \n\t\tinput  wire [3:0]  ARM_A9_HPS_h2f_lw_axi_master_arcache,                                     \n\t\tinput  wire [2:0]  ARM_A9_HPS_h2f_lw_axi_master_arprot,                                      \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_arvalid,                                     \n\t\toutput wire        ARM_A9_HPS_h2f_lw_axi_master_arready,                                     \n\t\toutput wire [11:0] ARM_A9_HPS_h2f_lw_axi_master_rid,                                         \n\t\toutput wire [31:0] ARM_A9_HPS_h2f_lw_axi_master_rdata,                                       \n\t\toutput wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_rresp,                                       \n\t\toutput wire        ARM_A9_HPS_h2f_lw_axi_master_rlast,                                       \n\t\toutput wire        ARM_A9_HPS_h2f_lw_axi_master_rvalid,                                      \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_rready,                                      \n\t\tinput  wire        System_PLL_sys_clk_clk,                                                   \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset, \n\t\tinput  wire        Audio_Subsystem_sys_reset_reset_bridge_in_reset_reset,                    \n\t\tinput  wire        AV_Config_reset_reset_bridge_in_reset_reset,                              \n\t\toutput wire [1:0]  Audio_Subsystem_audio_slave_address,                                      \n\t\toutput wire        Audio_Subsystem_audio_slave_write,                                        \n\t\toutput wire        Audio_Subsystem_audio_slave_read,                                         \n\t\tinput  wire [31:0] Audio_Subsystem_audio_slave_readdata,                                     \n\t\toutput wire [31:0] Audio_Subsystem_audio_slave_writedata,                                    \n\t\toutput wire        Audio_Subsystem_audio_slave_chipselect,                                   \n\t\toutput wire [1:0]  AV_Config_avalon_av_config_slave_address,                                 \n\t\toutput wire        AV_Config_avalon_av_config_slave_write,                                   \n\t\toutput wire        AV_Config_avalon_av_config_slave_read,                                    \n\t\tinput  wire [31:0] AV_Config_avalon_av_config_slave_readdata,                                \n\t\toutput wire [31:0] AV_Config_avalon_av_config_slave_writedata,                               \n\t\toutput wire [3:0]  AV_Config_avalon_av_config_slave_byteenable,                              \n\t\tinput  wire        AV_Config_avalon_av_config_slave_waitrequest,                             \n\t\toutput wire [1:0]  HEX3_HEX0_s1_address,                                                     \n\t\toutput wire        HEX3_HEX0_s1_write,                                                       \n\t\tinput  wire [31:0] HEX3_HEX0_s1_readdata,                                                    \n\t\toutput wire [31:0] HEX3_HEX0_s1_writedata,                                                   \n\t\toutput wire        HEX3_HEX0_s1_chipselect,                                                  \n\t\toutput wire [1:0]  LEDs_s1_address,                                                          \n\t\toutput wire        LEDs_s1_write,                                                            \n\t\tinput  wire [31:0] LEDs_s1_readdata,                                                         \n\t\toutput wire [31:0] LEDs_s1_writedata,                                                        \n\t\toutput wire        LEDs_s1_chipselect,                                                       \n\t\toutput wire [1:0]  Pixel_DMA_Addr_Translation_slave_address,                                 \n\t\toutput wire        Pixel_DMA_Addr_Translation_slave_write,                                   \n\t\toutput wire        Pixel_DMA_Addr_Translation_slave_read,                                    \n\t\tinput  wire [31:0] Pixel_DMA_Addr_Translation_slave_readdata,                                \n\t\toutput wire [31:0] Pixel_DMA_Addr_Translation_slave_writedata,                               \n\t\toutput wire [3:0]  Pixel_DMA_Addr_Translation_slave_byteenable,                              \n\t\tinput  wire        Pixel_DMA_Addr_Translation_slave_waitrequest,                             \n\t\toutput wire [1:0]  Pushbuttons_s1_address,                                                   \n\t\toutput wire        Pushbuttons_s1_write,                                                     \n\t\tinput  wire [31:0] Pushbuttons_s1_readdata,                                                  \n\t\toutput wire [31:0] Pushbuttons_s1_writedata,                                                 \n\t\toutput wire        Pushbuttons_s1_chipselect,                                                \n\t\toutput wire [1:0]  Slider_Switches_s1_address,                                               \n\t\tinput  wire [31:0] Slider_Switches_s1_readdata,                                              \n\t\toutput wire [0:0]  SysID_control_slave_address,                                              \n\t\tinput  wire [31:0] SysID_control_slave_readdata,                                             \n\t\toutput wire [0:0]  VGA_Subsystem_char_buffer_control_slave_address,                          \n\t\toutput wire        VGA_Subsystem_char_buffer_control_slave_write,                            \n\t\toutput wire        VGA_Subsystem_char_buffer_control_slave_read,                             \n\t\tinput  wire [31:0] VGA_Subsystem_char_buffer_control_slave_readdata,                         \n\t\toutput wire [31:0] VGA_Subsystem_char_buffer_control_slave_writedata,                        \n\t\toutput wire [3:0]  VGA_Subsystem_char_buffer_control_slave_byteenable,                       \n\t\toutput wire        VGA_Subsystem_char_buffer_control_slave_chipselect                        \n\t);\n\n\twire   [31:0] audio_subsystem_audio_slave_agent_m0_readdata;                               \n\twire          audio_subsystem_audio_slave_agent_m0_waitrequest;                            \n\twire          audio_subsystem_audio_slave_agent_m0_debugaccess;                            \n\twire   [20:0] audio_subsystem_audio_slave_agent_m0_address;                                \n\twire    [3:0] audio_subsystem_audio_slave_agent_m0_byteenable;                             \n\twire          audio_subsystem_audio_slave_agent_m0_read;                                   \n\twire          audio_subsystem_audio_slave_agent_m0_readdatavalid;                          \n\twire          audio_subsystem_audio_slave_agent_m0_lock;                                   \n\twire   [31:0] audio_subsystem_audio_slave_agent_m0_writedata;                              \n\twire          audio_subsystem_audio_slave_agent_m0_write;                                  \n\twire    [2:0] audio_subsystem_audio_slave_agent_m0_burstcount;                             \n\twire          audio_subsystem_audio_slave_agent_rf_source_valid;                           \n\twire  [118:0] audio_subsystem_audio_slave_agent_rf_source_data;                            \n\twire          audio_subsystem_audio_slave_agent_rf_source_ready;                           \n\twire          audio_subsystem_audio_slave_agent_rf_source_startofpacket;                   \n\twire          audio_subsystem_audio_slave_agent_rf_source_endofpacket;                     \n\twire          audio_subsystem_audio_slave_agent_rsp_fifo_out_valid;                        \n\twire  [118:0] audio_subsystem_audio_slave_agent_rsp_fifo_out_data;                         \n\twire          audio_subsystem_audio_slave_agent_rsp_fifo_out_ready;                        \n\twire          audio_subsystem_audio_slave_agent_rsp_fifo_out_startofpacket;                \n\twire          audio_subsystem_audio_slave_agent_rsp_fifo_out_endofpacket;                  \n\twire          audio_subsystem_audio_slave_agent_rdata_fifo_src_valid;                      \n\twire   [33:0] audio_subsystem_audio_slave_agent_rdata_fifo_src_data;                       \n\twire          audio_subsystem_audio_slave_agent_rdata_fifo_src_ready;                      \n\twire   [31:0] av_config_avalon_av_config_slave_agent_m0_readdata;                          \n\twire          av_config_avalon_av_config_slave_agent_m0_waitrequest;                       \n\twire          av_config_avalon_av_config_slave_agent_m0_debugaccess;                       \n\twire   [20:0] av_config_avalon_av_config_slave_agent_m0_address;                           \n\twire    [3:0] av_config_avalon_av_config_slave_agent_m0_byteenable;                        \n\twire          av_config_avalon_av_config_slave_agent_m0_read;                              \n\twire          av_config_avalon_av_config_slave_agent_m0_readdatavalid;                     \n\twire          av_config_avalon_av_config_slave_agent_m0_lock;                              \n\twire   [31:0] av_config_avalon_av_config_slave_agent_m0_writedata;                         \n\twire          av_config_avalon_av_config_slave_agent_m0_write;                             \n\twire    [2:0] av_config_avalon_av_config_slave_agent_m0_burstcount;                        \n\twire          av_config_avalon_av_config_slave_agent_rf_source_valid;                      \n\twire  [118:0] av_config_avalon_av_config_slave_agent_rf_source_data;                       \n\twire          av_config_avalon_av_config_slave_agent_rf_source_ready;                      \n\twire          av_config_avalon_av_config_slave_agent_rf_source_startofpacket;              \n\twire          av_config_avalon_av_config_slave_agent_rf_source_endofpacket;                \n\twire          av_config_avalon_av_config_slave_agent_rsp_fifo_out_valid;                   \n\twire  [118:0] av_config_avalon_av_config_slave_agent_rsp_fifo_out_data;                    \n\twire          av_config_avalon_av_config_slave_agent_rsp_fifo_out_ready;                   \n\twire          av_config_avalon_av_config_slave_agent_rsp_fifo_out_startofpacket;           \n\twire          av_config_avalon_av_config_slave_agent_rsp_fifo_out_endofpacket;             \n\twire          av_config_avalon_av_config_slave_agent_rdata_fifo_src_valid;                 \n\twire   [33:0] av_config_avalon_av_config_slave_agent_rdata_fifo_src_data;                  \n\twire          av_config_avalon_av_config_slave_agent_rdata_fifo_src_ready;                 \n\twire   [31:0] vga_subsystem_char_buffer_control_slave_agent_m0_readdata;                   \n\twire          vga_subsystem_char_buffer_control_slave_agent_m0_waitrequest;                \n\twire          vga_subsystem_char_buffer_control_slave_agent_m0_debugaccess;                \n\twire   [20:0] vga_subsystem_char_buffer_control_slave_agent_m0_address;                    \n\twire    [3:0] vga_subsystem_char_buffer_control_slave_agent_m0_byteenable;                 \n\twire          vga_subsystem_char_buffer_control_slave_agent_m0_read;                       \n\twire          vga_subsystem_char_buffer_control_slave_agent_m0_readdatavalid;              \n\twire          vga_subsystem_char_buffer_control_slave_agent_m0_lock;                       \n\twire   [31:0] vga_subsystem_char_buffer_control_slave_agent_m0_writedata;                  \n\twire          vga_subsystem_char_buffer_control_slave_agent_m0_write;                      \n\twire    [2:0] vga_subsystem_char_buffer_control_slave_agent_m0_burstcount;                 \n\twire          vga_subsystem_char_buffer_control_slave_agent_rf_source_valid;               \n\twire  [118:0] vga_subsystem_char_buffer_control_slave_agent_rf_source_data;                \n\twire          vga_subsystem_char_buffer_control_slave_agent_rf_source_ready;               \n\twire          vga_subsystem_char_buffer_control_slave_agent_rf_source_startofpacket;       \n\twire          vga_subsystem_char_buffer_control_slave_agent_rf_source_endofpacket;         \n\twire          vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_valid;            \n\twire  [118:0] vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_data;             \n\twire          vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_ready;            \n\twire          vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_startofpacket;    \n\twire          vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_endofpacket;      \n\twire          vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_src_valid;          \n\twire   [33:0] vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_src_data;           \n\twire          vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_src_ready;          \n\twire   [31:0] sysid_control_slave_agent_m0_readdata;                                       \n\twire          sysid_control_slave_agent_m0_waitrequest;                                    \n\twire          sysid_control_slave_agent_m0_debugaccess;                                    \n\twire   [20:0] sysid_control_slave_agent_m0_address;                                        \n\twire    [3:0] sysid_control_slave_agent_m0_byteenable;                                     \n\twire          sysid_control_slave_agent_m0_read;                                           \n\twire          sysid_control_slave_agent_m0_readdatavalid;                                  \n\twire          sysid_control_slave_agent_m0_lock;                                           \n\twire   [31:0] sysid_control_slave_agent_m0_writedata;                                      \n\twire          sysid_control_slave_agent_m0_write;                                          \n\twire    [2:0] sysid_control_slave_agent_m0_burstcount;                                     \n\twire          sysid_control_slave_agent_rf_source_valid;                                   \n\twire  [118:0] sysid_control_slave_agent_rf_source_data;                                    \n\twire          sysid_control_slave_agent_rf_source_ready;                                   \n\twire          sysid_control_slave_agent_rf_source_startofpacket;                           \n\twire          sysid_control_slave_agent_rf_source_endofpacket;                             \n\twire          sysid_control_slave_agent_rsp_fifo_out_valid;                                \n\twire  [118:0] sysid_control_slave_agent_rsp_fifo_out_data;                                 \n\twire          sysid_control_slave_agent_rsp_fifo_out_ready;                                \n\twire          sysid_control_slave_agent_rsp_fifo_out_startofpacket;                        \n\twire          sysid_control_slave_agent_rsp_fifo_out_endofpacket;                          \n\twire          sysid_control_slave_agent_rdata_fifo_src_valid;                              \n\twire   [33:0] sysid_control_slave_agent_rdata_fifo_src_data;                               \n\twire          sysid_control_slave_agent_rdata_fifo_src_ready;                              \n\twire   [31:0] leds_s1_agent_m0_readdata;                                                   \n\twire          leds_s1_agent_m0_waitrequest;                                                \n\twire          leds_s1_agent_m0_debugaccess;                                                \n\twire   [20:0] leds_s1_agent_m0_address;                                                    \n\twire    [3:0] leds_s1_agent_m0_byteenable;                                                 \n\twire          leds_s1_agent_m0_read;                                                       \n\twire          leds_s1_agent_m0_readdatavalid;                                              \n\twire          leds_s1_agent_m0_lock;                                                       \n\twire   [31:0] leds_s1_agent_m0_writedata;                                                  \n\twire          leds_s1_agent_m0_write;                                                      \n\twire    [2:0] leds_s1_agent_m0_burstcount;                                                 \n\twire          leds_s1_agent_rf_source_valid;                                               \n\twire  [118:0] leds_s1_agent_rf_source_data;                                                \n\twire          leds_s1_agent_rf_source_ready;                                               \n\twire          leds_s1_agent_rf_source_startofpacket;                                       \n\twire          leds_s1_agent_rf_source_endofpacket;                                         \n\twire          leds_s1_agent_rsp_fifo_out_valid;                                            \n\twire  [118:0] leds_s1_agent_rsp_fifo_out_data;                                             \n\twire          leds_s1_agent_rsp_fifo_out_ready;                                            \n\twire          leds_s1_agent_rsp_fifo_out_startofpacket;                                    \n\twire          leds_s1_agent_rsp_fifo_out_endofpacket;                                      \n\twire          leds_s1_agent_rdata_fifo_src_valid;                                          \n\twire   [33:0] leds_s1_agent_rdata_fifo_src_data;                                           \n\twire          leds_s1_agent_rdata_fifo_src_ready;                                          \n\twire   [31:0] hex3_hex0_s1_agent_m0_readdata;                                              \n\twire          hex3_hex0_s1_agent_m0_waitrequest;                                           \n\twire          hex3_hex0_s1_agent_m0_debugaccess;                                           \n\twire   [20:0] hex3_hex0_s1_agent_m0_address;                                               \n\twire    [3:0] hex3_hex0_s1_agent_m0_byteenable;                                            \n\twire          hex3_hex0_s1_agent_m0_read;                                                  \n\twire          hex3_hex0_s1_agent_m0_readdatavalid;                                         \n\twire          hex3_hex0_s1_agent_m0_lock;                                                  \n\twire   [31:0] hex3_hex0_s1_agent_m0_writedata;                                             \n\twire          hex3_hex0_s1_agent_m0_write;                                                 \n\twire    [2:0] hex3_hex0_s1_agent_m0_burstcount;                                            \n\twire          hex3_hex0_s1_agent_rf_source_valid;                                          \n\twire  [118:0] hex3_hex0_s1_agent_rf_source_data;                                           \n\twire          hex3_hex0_s1_agent_rf_source_ready;                                          \n\twire          hex3_hex0_s1_agent_rf_source_startofpacket;                                  \n\twire          hex3_hex0_s1_agent_rf_source_endofpacket;                                    \n\twire          hex3_hex0_s1_agent_rsp_fifo_out_valid;                                       \n\twire  [118:0] hex3_hex0_s1_agent_rsp_fifo_out_data;                                        \n\twire          hex3_hex0_s1_agent_rsp_fifo_out_ready;                                       \n\twire          hex3_hex0_s1_agent_rsp_fifo_out_startofpacket;                               \n\twire          hex3_hex0_s1_agent_rsp_fifo_out_endofpacket;                                 \n\twire          hex3_hex0_s1_agent_rdata_fifo_src_valid;                                     \n\twire   [33:0] hex3_hex0_s1_agent_rdata_fifo_src_data;                                      \n\twire          hex3_hex0_s1_agent_rdata_fifo_src_ready;                                     \n\twire   [31:0] slider_switches_s1_agent_m0_readdata;                                        \n\twire          slider_switches_s1_agent_m0_waitrequest;                                     \n\twire          slider_switches_s1_agent_m0_debugaccess;                                     \n\twire   [20:0] slider_switches_s1_agent_m0_address;                                         \n\twire    [3:0] slider_switches_s1_agent_m0_byteenable;                                      \n\twire          slider_switches_s1_agent_m0_read;                                            \n\twire          slider_switches_s1_agent_m0_readdatavalid;                                   \n\twire          slider_switches_s1_agent_m0_lock;                                            \n\twire   [31:0] slider_switches_s1_agent_m0_writedata;                                       \n\twire          slider_switches_s1_agent_m0_write;                                           \n\twire    [2:0] slider_switches_s1_agent_m0_burstcount;                                      \n\twire          slider_switches_s1_agent_rf_source_valid;                                    \n\twire  [118:0] slider_switches_s1_agent_rf_source_data;                                     \n\twire          slider_switches_s1_agent_rf_source_ready;                                    \n\twire          slider_switches_s1_agent_rf_source_startofpacket;                            \n\twire          slider_switches_s1_agent_rf_source_endofpacket;                              \n\twire          slider_switches_s1_agent_rsp_fifo_out_valid;                                 \n\twire  [118:0] slider_switches_s1_agent_rsp_fifo_out_data;                                  \n\twire          slider_switches_s1_agent_rsp_fifo_out_ready;                                 \n\twire          slider_switches_s1_agent_rsp_fifo_out_startofpacket;                         \n\twire          slider_switches_s1_agent_rsp_fifo_out_endofpacket;                           \n\twire          slider_switches_s1_agent_rdata_fifo_src_valid;                               \n\twire   [33:0] slider_switches_s1_agent_rdata_fifo_src_data;                                \n\twire          slider_switches_s1_agent_rdata_fifo_src_ready;                               \n\twire   [31:0] pushbuttons_s1_agent_m0_readdata;                                            \n\twire          pushbuttons_s1_agent_m0_waitrequest;                                         \n\twire          pushbuttons_s1_agent_m0_debugaccess;                                         \n\twire   [20:0] pushbuttons_s1_agent_m0_address;                                             \n\twire    [3:0] pushbuttons_s1_agent_m0_byteenable;                                          \n\twire          pushbuttons_s1_agent_m0_read;                                                \n\twire          pushbuttons_s1_agent_m0_readdatavalid;                                       \n\twire          pushbuttons_s1_agent_m0_lock;                                                \n\twire   [31:0] pushbuttons_s1_agent_m0_writedata;                                           \n\twire          pushbuttons_s1_agent_m0_write;                                               \n\twire    [2:0] pushbuttons_s1_agent_m0_burstcount;                                          \n\twire          pushbuttons_s1_agent_rf_source_valid;                                        \n\twire  [118:0] pushbuttons_s1_agent_rf_source_data;                                         \n\twire          pushbuttons_s1_agent_rf_source_ready;                                        \n\twire          pushbuttons_s1_agent_rf_source_startofpacket;                                \n\twire          pushbuttons_s1_agent_rf_source_endofpacket;                                  \n\twire          pushbuttons_s1_agent_rsp_fifo_out_valid;                                     \n\twire  [118:0] pushbuttons_s1_agent_rsp_fifo_out_data;                                      \n\twire          pushbuttons_s1_agent_rsp_fifo_out_ready;                                     \n\twire          pushbuttons_s1_agent_rsp_fifo_out_startofpacket;                             \n\twire          pushbuttons_s1_agent_rsp_fifo_out_endofpacket;                               \n\twire          pushbuttons_s1_agent_rdata_fifo_src_valid;                                   \n\twire   [33:0] pushbuttons_s1_agent_rdata_fifo_src_data;                                    \n\twire          pushbuttons_s1_agent_rdata_fifo_src_ready;                                   \n\twire   [31:0] pixel_dma_addr_translation_slave_agent_m0_readdata;                          \n\twire          pixel_dma_addr_translation_slave_agent_m0_waitrequest;                       \n\twire          pixel_dma_addr_translation_slave_agent_m0_debugaccess;                       \n\twire   [20:0] pixel_dma_addr_translation_slave_agent_m0_address;                           \n\twire    [3:0] pixel_dma_addr_translation_slave_agent_m0_byteenable;                        \n\twire          pixel_dma_addr_translation_slave_agent_m0_read;                              \n\twire          pixel_dma_addr_translation_slave_agent_m0_readdatavalid;                     \n\twire          pixel_dma_addr_translation_slave_agent_m0_lock;                              \n\twire   [31:0] pixel_dma_addr_translation_slave_agent_m0_writedata;                         \n\twire          pixel_dma_addr_translation_slave_agent_m0_write;                             \n\twire    [2:0] pixel_dma_addr_translation_slave_agent_m0_burstcount;                        \n\twire          pixel_dma_addr_translation_slave_agent_rf_source_valid;                      \n\twire  [118:0] pixel_dma_addr_translation_slave_agent_rf_source_data;                       \n\twire          pixel_dma_addr_translation_slave_agent_rf_source_ready;                      \n\twire          pixel_dma_addr_translation_slave_agent_rf_source_startofpacket;              \n\twire          pixel_dma_addr_translation_slave_agent_rf_source_endofpacket;                \n\twire          pixel_dma_addr_translation_slave_agent_rsp_fifo_out_valid;                   \n\twire  [118:0] pixel_dma_addr_translation_slave_agent_rsp_fifo_out_data;                    \n\twire          pixel_dma_addr_translation_slave_agent_rsp_fifo_out_ready;                   \n\twire          pixel_dma_addr_translation_slave_agent_rsp_fifo_out_startofpacket;           \n\twire          pixel_dma_addr_translation_slave_agent_rsp_fifo_out_endofpacket;             \n\twire          pixel_dma_addr_translation_slave_agent_rdata_fifo_src_valid;                 \n\twire   [33:0] pixel_dma_addr_translation_slave_agent_rdata_fifo_src_data;                  \n\twire          pixel_dma_addr_translation_slave_agent_rdata_fifo_src_ready;                 \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_write_cp_valid;                           \n\twire  [117:0] arm_a9_hps_h2f_lw_axi_master_agent_write_cp_data;                            \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_write_cp_ready;                           \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_write_cp_startofpacket;                   \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_write_cp_endofpacket;                     \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_read_cp_valid;                            \n\twire  [117:0] arm_a9_hps_h2f_lw_axi_master_agent_read_cp_data;                             \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_read_cp_ready;                            \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_read_cp_startofpacket;                    \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_read_cp_endofpacket;                      \n\twire          audio_subsystem_audio_slave_agent_rp_valid;                                  \n\twire  [117:0] audio_subsystem_audio_slave_agent_rp_data;                                   \n\twire          audio_subsystem_audio_slave_agent_rp_ready;                                  \n\twire          audio_subsystem_audio_slave_agent_rp_startofpacket;                          \n\twire          audio_subsystem_audio_slave_agent_rp_endofpacket;                            \n\twire          router_002_src_valid;                                                        \n\twire  [117:0] router_002_src_data;                                                         \n\twire          router_002_src_ready;                                                        \n\twire    [8:0] router_002_src_channel;                                                      \n\twire          router_002_src_startofpacket;                                                \n\twire          router_002_src_endofpacket;                                                  \n\twire          av_config_avalon_av_config_slave_agent_rp_valid;                             \n\twire  [117:0] av_config_avalon_av_config_slave_agent_rp_data;                              \n\twire          av_config_avalon_av_config_slave_agent_rp_ready;                             \n\twire          av_config_avalon_av_config_slave_agent_rp_startofpacket;                     \n\twire          av_config_avalon_av_config_slave_agent_rp_endofpacket;                       \n\twire          router_003_src_valid;                                                        \n\twire  [117:0] router_003_src_data;                                                         \n\twire          router_003_src_ready;                                                        \n\twire    [8:0] router_003_src_channel;                                                      \n\twire          router_003_src_startofpacket;                                                \n\twire          router_003_src_endofpacket;                                                  \n\twire          vga_subsystem_char_buffer_control_slave_agent_rp_valid;                      \n\twire  [117:0] vga_subsystem_char_buffer_control_slave_agent_rp_data;                       \n\twire          vga_subsystem_char_buffer_control_slave_agent_rp_ready;                      \n\twire          vga_subsystem_char_buffer_control_slave_agent_rp_startofpacket;              \n\twire          vga_subsystem_char_buffer_control_slave_agent_rp_endofpacket;                \n\twire          router_004_src_valid;                                                        \n\twire  [117:0] router_004_src_data;                                                         \n\twire          router_004_src_ready;                                                        \n\twire    [8:0] router_004_src_channel;                                                      \n\twire          router_004_src_startofpacket;                                                \n\twire          router_004_src_endofpacket;                                                  \n\twire          sysid_control_slave_agent_rp_valid;                                          \n\twire  [117:0] sysid_control_slave_agent_rp_data;                                           \n\twire          sysid_control_slave_agent_rp_ready;                                          \n\twire          sysid_control_slave_agent_rp_startofpacket;                                  \n\twire          sysid_control_slave_agent_rp_endofpacket;                                    \n\twire          router_005_src_valid;                                                        \n\twire  [117:0] router_005_src_data;                                                         \n\twire          router_005_src_ready;                                                        \n\twire    [8:0] router_005_src_channel;                                                      \n\twire          router_005_src_startofpacket;                                                \n\twire          router_005_src_endofpacket;                                                  \n\twire          leds_s1_agent_rp_valid;                                                      \n\twire  [117:0] leds_s1_agent_rp_data;                                                       \n\twire          leds_s1_agent_rp_ready;                                                      \n\twire          leds_s1_agent_rp_startofpacket;                                              \n\twire          leds_s1_agent_rp_endofpacket;                                                \n\twire          router_006_src_valid;                                                        \n\twire  [117:0] router_006_src_data;                                                         \n\twire          router_006_src_ready;                                                        \n\twire    [8:0] router_006_src_channel;                                                      \n\twire          router_006_src_startofpacket;                                                \n\twire          router_006_src_endofpacket;                                                  \n\twire          hex3_hex0_s1_agent_rp_valid;                                                 \n\twire  [117:0] hex3_hex0_s1_agent_rp_data;                                                  \n\twire          hex3_hex0_s1_agent_rp_ready;                                                 \n\twire          hex3_hex0_s1_agent_rp_startofpacket;                                         \n\twire          hex3_hex0_s1_agent_rp_endofpacket;                                           \n\twire          router_007_src_valid;                                                        \n\twire  [117:0] router_007_src_data;                                                         \n\twire          router_007_src_ready;                                                        \n\twire    [8:0] router_007_src_channel;                                                      \n\twire          router_007_src_startofpacket;                                                \n\twire          router_007_src_endofpacket;                                                  \n\twire          slider_switches_s1_agent_rp_valid;                                           \n\twire  [117:0] slider_switches_s1_agent_rp_data;                                            \n\twire          slider_switches_s1_agent_rp_ready;                                           \n\twire          slider_switches_s1_agent_rp_startofpacket;                                   \n\twire          slider_switches_s1_agent_rp_endofpacket;                                     \n\twire          router_008_src_valid;                                                        \n\twire  [117:0] router_008_src_data;                                                         \n\twire          router_008_src_ready;                                                        \n\twire    [8:0] router_008_src_channel;                                                      \n\twire          router_008_src_startofpacket;                                                \n\twire          router_008_src_endofpacket;                                                  \n\twire          pushbuttons_s1_agent_rp_valid;                                               \n\twire  [117:0] pushbuttons_s1_agent_rp_data;                                                \n\twire          pushbuttons_s1_agent_rp_ready;                                               \n\twire          pushbuttons_s1_agent_rp_startofpacket;                                       \n\twire          pushbuttons_s1_agent_rp_endofpacket;                                         \n\twire          router_009_src_valid;                                                        \n\twire  [117:0] router_009_src_data;                                                         \n\twire          router_009_src_ready;                                                        \n\twire    [8:0] router_009_src_channel;                                                      \n\twire          router_009_src_startofpacket;                                                \n\twire          router_009_src_endofpacket;                                                  \n\twire          pixel_dma_addr_translation_slave_agent_rp_valid;                             \n\twire  [117:0] pixel_dma_addr_translation_slave_agent_rp_data;                              \n\twire          pixel_dma_addr_translation_slave_agent_rp_ready;                             \n\twire          pixel_dma_addr_translation_slave_agent_rp_startofpacket;                     \n\twire          pixel_dma_addr_translation_slave_agent_rp_endofpacket;                       \n\twire          router_010_src_valid;                                                        \n\twire  [117:0] router_010_src_data;                                                         \n\twire          router_010_src_ready;                                                        \n\twire    [8:0] router_010_src_channel;                                                      \n\twire          router_010_src_startofpacket;                                                \n\twire          router_010_src_endofpacket;                                                  \n\twire          router_src_valid;                                                            \n\twire  [117:0] router_src_data;                                                             \n\twire          router_src_ready;                                                            \n\twire    [8:0] router_src_channel;                                                          \n\twire          router_src_startofpacket;                                                    \n\twire          router_src_endofpacket;                                                      \n\twire  [117:0] arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_data;                        \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_ready;                       \n\twire    [8:0] arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_channel;                     \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_startofpacket;               \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_endofpacket;                 \n\twire          rsp_mux_src_valid;                                                           \n\twire  [117:0] rsp_mux_src_data;                                                            \n\twire          rsp_mux_src_ready;                                                           \n\twire    [8:0] rsp_mux_src_channel;                                                         \n\twire          rsp_mux_src_startofpacket;                                                   \n\twire          rsp_mux_src_endofpacket;                                                     \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_valid;                       \n\twire  [117:0] arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_data;                        \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_ready;                       \n\twire    [8:0] arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_channel;                     \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_startofpacket;               \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_endofpacket;                 \n\twire          router_001_src_valid;                                                        \n\twire  [117:0] router_001_src_data;                                                         \n\twire          router_001_src_ready;                                                        \n\twire    [8:0] router_001_src_channel;                                                      \n\twire          router_001_src_startofpacket;                                                \n\twire          router_001_src_endofpacket;                                                  \n\twire  [117:0] arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_data;                        \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_ready;                       \n\twire    [8:0] arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_channel;                     \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_startofpacket;               \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_endofpacket;                 \n\twire          rsp_mux_001_src_valid;                                                       \n\twire  [117:0] rsp_mux_001_src_data;                                                        \n\twire          rsp_mux_001_src_ready;                                                       \n\twire    [8:0] rsp_mux_001_src_channel;                                                     \n\twire          rsp_mux_001_src_startofpacket;                                               \n\twire          rsp_mux_001_src_endofpacket;                                                 \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_valid;                       \n\twire  [117:0] arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_data;                        \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_ready;                       \n\twire    [8:0] arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_channel;                     \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_startofpacket;               \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_endofpacket;                 \n\twire          cmd_mux_src_valid;                                                           \n\twire  [117:0] cmd_mux_src_data;                                                            \n\twire          cmd_mux_src_ready;                                                           \n\twire    [8:0] cmd_mux_src_channel;                                                         \n\twire          cmd_mux_src_startofpacket;                                                   \n\twire          cmd_mux_src_endofpacket;                                                     \n\twire          audio_subsystem_audio_slave_burst_adapter_source0_valid;                     \n\twire  [117:0] audio_subsystem_audio_slave_burst_adapter_source0_data;                      \n\twire          audio_subsystem_audio_slave_burst_adapter_source0_ready;                     \n\twire    [8:0] audio_subsystem_audio_slave_burst_adapter_source0_channel;                   \n\twire          audio_subsystem_audio_slave_burst_adapter_source0_startofpacket;             \n\twire          audio_subsystem_audio_slave_burst_adapter_source0_endofpacket;               \n\twire          cmd_mux_001_src_valid;                                                       \n\twire  [117:0] cmd_mux_001_src_data;                                                        \n\twire          cmd_mux_001_src_ready;                                                       \n\twire    [8:0] cmd_mux_001_src_channel;                                                     \n\twire          cmd_mux_001_src_startofpacket;                                               \n\twire          cmd_mux_001_src_endofpacket;                                                 \n\twire          av_config_avalon_av_config_slave_burst_adapter_source0_valid;                \n\twire  [117:0] av_config_avalon_av_config_slave_burst_adapter_source0_data;                 \n\twire          av_config_avalon_av_config_slave_burst_adapter_source0_ready;                \n\twire    [8:0] av_config_avalon_av_config_slave_burst_adapter_source0_channel;              \n\twire          av_config_avalon_av_config_slave_burst_adapter_source0_startofpacket;        \n\twire          av_config_avalon_av_config_slave_burst_adapter_source0_endofpacket;          \n\twire          cmd_mux_002_src_valid;                                                       \n\twire  [117:0] cmd_mux_002_src_data;                                                        \n\twire          cmd_mux_002_src_ready;                                                       \n\twire    [8:0] cmd_mux_002_src_channel;                                                     \n\twire          cmd_mux_002_src_startofpacket;                                               \n\twire          cmd_mux_002_src_endofpacket;                                                 \n\twire          vga_subsystem_char_buffer_control_slave_burst_adapter_source0_valid;         \n\twire  [117:0] vga_subsystem_char_buffer_control_slave_burst_adapter_source0_data;          \n\twire          vga_subsystem_char_buffer_control_slave_burst_adapter_source0_ready;         \n\twire    [8:0] vga_subsystem_char_buffer_control_slave_burst_adapter_source0_channel;       \n\twire          vga_subsystem_char_buffer_control_slave_burst_adapter_source0_startofpacket; \n\twire          vga_subsystem_char_buffer_control_slave_burst_adapter_source0_endofpacket;   \n\twire          cmd_mux_003_src_valid;                                                       \n\twire  [117:0] cmd_mux_003_src_data;                                                        \n\twire          cmd_mux_003_src_ready;                                                       \n\twire    [8:0] cmd_mux_003_src_channel;                                                     \n\twire          cmd_mux_003_src_startofpacket;                                               \n\twire          cmd_mux_003_src_endofpacket;                                                 \n\twire          sysid_control_slave_burst_adapter_source0_valid;                             \n\twire  [117:0] sysid_control_slave_burst_adapter_source0_data;                              \n\twire          sysid_control_slave_burst_adapter_source0_ready;                             \n\twire    [8:0] sysid_control_slave_burst_adapter_source0_channel;                           \n\twire          sysid_control_slave_burst_adapter_source0_startofpacket;                     \n\twire          sysid_control_slave_burst_adapter_source0_endofpacket;                       \n\twire          cmd_mux_004_src_valid;                                                       \n\twire  [117:0] cmd_mux_004_src_data;                                                        \n\twire          cmd_mux_004_src_ready;                                                       \n\twire    [8:0] cmd_mux_004_src_channel;                                                     \n\twire          cmd_mux_004_src_startofpacket;                                               \n\twire          cmd_mux_004_src_endofpacket;                                                 \n\twire          leds_s1_burst_adapter_source0_valid;                                         \n\twire  [117:0] leds_s1_burst_adapter_source0_data;                                          \n\twire          leds_s1_burst_adapter_source0_ready;                                         \n\twire    [8:0] leds_s1_burst_adapter_source0_channel;                                       \n\twire          leds_s1_burst_adapter_source0_startofpacket;                                 \n\twire          leds_s1_burst_adapter_source0_endofpacket;                                   \n\twire          cmd_mux_005_src_valid;                                                       \n\twire  [117:0] cmd_mux_005_src_data;                                                        \n\twire          cmd_mux_005_src_ready;                                                       \n\twire    [8:0] cmd_mux_005_src_channel;                                                     \n\twire          cmd_mux_005_src_startofpacket;                                               \n\twire          cmd_mux_005_src_endofpacket;                                                 \n\twire          hex3_hex0_s1_burst_adapter_source0_valid;                                    \n\twire  [117:0] hex3_hex0_s1_burst_adapter_source0_data;                                     \n\twire          hex3_hex0_s1_burst_adapter_source0_ready;                                    \n\twire    [8:0] hex3_hex0_s1_burst_adapter_source0_channel;                                  \n\twire          hex3_hex0_s1_burst_adapter_source0_startofpacket;                            \n\twire          hex3_hex0_s1_burst_adapter_source0_endofpacket;                              \n\twire          cmd_mux_006_src_valid;                                                       \n\twire  [117:0] cmd_mux_006_src_data;                                                        \n\twire          cmd_mux_006_src_ready;                                                       \n\twire    [8:0] cmd_mux_006_src_channel;                                                     \n\twire          cmd_mux_006_src_startofpacket;                                               \n\twire          cmd_mux_006_src_endofpacket;                                                 \n\twire          slider_switches_s1_burst_adapter_source0_valid;                              \n\twire  [117:0] slider_switches_s1_burst_adapter_source0_data;                               \n\twire          slider_switches_s1_burst_adapter_source0_ready;                              \n\twire    [8:0] slider_switches_s1_burst_adapter_source0_channel;                            \n\twire          slider_switches_s1_burst_adapter_source0_startofpacket;                      \n\twire          slider_switches_s1_burst_adapter_source0_endofpacket;                        \n\twire          cmd_mux_007_src_valid;                                                       \n\twire  [117:0] cmd_mux_007_src_data;                                                        \n\twire          cmd_mux_007_src_ready;                                                       \n\twire    [8:0] cmd_mux_007_src_channel;                                                     \n\twire          cmd_mux_007_src_startofpacket;                                               \n\twire          cmd_mux_007_src_endofpacket;                                                 \n\twire          pushbuttons_s1_burst_adapter_source0_valid;                                  \n\twire  [117:0] pushbuttons_s1_burst_adapter_source0_data;                                   \n\twire          pushbuttons_s1_burst_adapter_source0_ready;                                  \n\twire    [8:0] pushbuttons_s1_burst_adapter_source0_channel;                                \n\twire          pushbuttons_s1_burst_adapter_source0_startofpacket;                          \n\twire          pushbuttons_s1_burst_adapter_source0_endofpacket;                            \n\twire          cmd_mux_008_src_valid;                                                       \n\twire  [117:0] cmd_mux_008_src_data;                                                        \n\twire          cmd_mux_008_src_ready;                                                       \n\twire    [8:0] cmd_mux_008_src_channel;                                                     \n\twire          cmd_mux_008_src_startofpacket;                                               \n\twire          cmd_mux_008_src_endofpacket;                                                 \n\twire          pixel_dma_addr_translation_slave_burst_adapter_source0_valid;                \n\twire  [117:0] pixel_dma_addr_translation_slave_burst_adapter_source0_data;                 \n\twire          pixel_dma_addr_translation_slave_burst_adapter_source0_ready;                \n\twire    [8:0] pixel_dma_addr_translation_slave_burst_adapter_source0_channel;              \n\twire          pixel_dma_addr_translation_slave_burst_adapter_source0_startofpacket;        \n\twire          pixel_dma_addr_translation_slave_burst_adapter_source0_endofpacket;          \n\twire          cmd_demux_src0_valid;                                                        \n\twire  [117:0] cmd_demux_src0_data;                                                         \n\twire          cmd_demux_src0_ready;                                                        \n\twire    [8:0] cmd_demux_src0_channel;                                                      \n\twire          cmd_demux_src0_startofpacket;                                                \n\twire          cmd_demux_src0_endofpacket;                                                  \n\twire          cmd_demux_src1_valid;                                                        \n\twire  [117:0] cmd_demux_src1_data;                                                         \n\twire          cmd_demux_src1_ready;                                                        \n\twire    [8:0] cmd_demux_src1_channel;                                                      \n\twire          cmd_demux_src1_startofpacket;                                                \n\twire          cmd_demux_src1_endofpacket;                                                  \n\twire          cmd_demux_src2_valid;                                                        \n\twire  [117:0] cmd_demux_src2_data;                                                         \n\twire          cmd_demux_src2_ready;                                                        \n\twire    [8:0] cmd_demux_src2_channel;                                                      \n\twire          cmd_demux_src2_startofpacket;                                                \n\twire          cmd_demux_src2_endofpacket;                                                  \n\twire          cmd_demux_src3_valid;                                                        \n\twire  [117:0] cmd_demux_src3_data;                                                         \n\twire          cmd_demux_src3_ready;                                                        \n\twire    [8:0] cmd_demux_src3_channel;                                                      \n\twire          cmd_demux_src3_startofpacket;                                                \n\twire          cmd_demux_src3_endofpacket;                                                  \n\twire          cmd_demux_src4_valid;                                                        \n\twire  [117:0] cmd_demux_src4_data;                                                         \n\twire          cmd_demux_src4_ready;                                                        \n\twire    [8:0] cmd_demux_src4_channel;                                                      \n\twire          cmd_demux_src4_startofpacket;                                                \n\twire          cmd_demux_src4_endofpacket;                                                  \n\twire          cmd_demux_src5_valid;                                                        \n\twire  [117:0] cmd_demux_src5_data;                                                         \n\twire          cmd_demux_src5_ready;                                                        \n\twire    [8:0] cmd_demux_src5_channel;                                                      \n\twire          cmd_demux_src5_startofpacket;                                                \n\twire          cmd_demux_src5_endofpacket;                                                  \n\twire          cmd_demux_src6_valid;                                                        \n\twire  [117:0] cmd_demux_src6_data;                                                         \n\twire          cmd_demux_src6_ready;                                                        \n\twire    [8:0] cmd_demux_src6_channel;                                                      \n\twire          cmd_demux_src6_startofpacket;                                                \n\twire          cmd_demux_src6_endofpacket;                                                  \n\twire          cmd_demux_src7_valid;                                                        \n\twire  [117:0] cmd_demux_src7_data;                                                         \n\twire          cmd_demux_src7_ready;                                                        \n\twire    [8:0] cmd_demux_src7_channel;                                                      \n\twire          cmd_demux_src7_startofpacket;                                                \n\twire          cmd_demux_src7_endofpacket;                                                  \n\twire          cmd_demux_src8_valid;                                                        \n\twire  [117:0] cmd_demux_src8_data;                                                         \n\twire          cmd_demux_src8_ready;                                                        \n\twire    [8:0] cmd_demux_src8_channel;                                                      \n\twire          cmd_demux_src8_startofpacket;                                                \n\twire          cmd_demux_src8_endofpacket;                                                  \n\twire          cmd_demux_001_src0_valid;                                                    \n\twire  [117:0] cmd_demux_001_src0_data;                                                     \n\twire          cmd_demux_001_src0_ready;                                                    \n\twire    [8:0] cmd_demux_001_src0_channel;                                                  \n\twire          cmd_demux_001_src0_startofpacket;                                            \n\twire          cmd_demux_001_src0_endofpacket;                                              \n\twire          cmd_demux_001_src1_valid;                                                    \n\twire  [117:0] cmd_demux_001_src1_data;                                                     \n\twire          cmd_demux_001_src1_ready;                                                    \n\twire    [8:0] cmd_demux_001_src1_channel;                                                  \n\twire          cmd_demux_001_src1_startofpacket;                                            \n\twire          cmd_demux_001_src1_endofpacket;                                              \n\twire          cmd_demux_001_src2_valid;                                                    \n\twire  [117:0] cmd_demux_001_src2_data;                                                     \n\twire          cmd_demux_001_src2_ready;                                                    \n\twire    [8:0] cmd_demux_001_src2_channel;                                                  \n\twire          cmd_demux_001_src2_startofpacket;                                            \n\twire          cmd_demux_001_src2_endofpacket;                                              \n\twire          cmd_demux_001_src3_valid;                                                    \n\twire  [117:0] cmd_demux_001_src3_data;                                                     \n\twire          cmd_demux_001_src3_ready;                                                    \n\twire    [8:0] cmd_demux_001_src3_channel;                                                  \n\twire          cmd_demux_001_src3_startofpacket;                                            \n\twire          cmd_demux_001_src3_endofpacket;                                              \n\twire          cmd_demux_001_src4_valid;                                                    \n\twire  [117:0] cmd_demux_001_src4_data;                                                     \n\twire          cmd_demux_001_src4_ready;                                                    \n\twire    [8:0] cmd_demux_001_src4_channel;                                                  \n\twire          cmd_demux_001_src4_startofpacket;                                            \n\twire          cmd_demux_001_src4_endofpacket;                                              \n\twire          cmd_demux_001_src5_valid;                                                    \n\twire  [117:0] cmd_demux_001_src5_data;                                                     \n\twire          cmd_demux_001_src5_ready;                                                    \n\twire    [8:0] cmd_demux_001_src5_channel;                                                  \n\twire          cmd_demux_001_src5_startofpacket;                                            \n\twire          cmd_demux_001_src5_endofpacket;                                              \n\twire          cmd_demux_001_src6_valid;                                                    \n\twire  [117:0] cmd_demux_001_src6_data;                                                     \n\twire          cmd_demux_001_src6_ready;                                                    \n\twire    [8:0] cmd_demux_001_src6_channel;                                                  \n\twire          cmd_demux_001_src6_startofpacket;                                            \n\twire          cmd_demux_001_src6_endofpacket;                                              \n\twire          cmd_demux_001_src7_valid;                                                    \n\twire  [117:0] cmd_demux_001_src7_data;                                                     \n\twire          cmd_demux_001_src7_ready;                                                    \n\twire    [8:0] cmd_demux_001_src7_channel;                                                  \n\twire          cmd_demux_001_src7_startofpacket;                                            \n\twire          cmd_demux_001_src7_endofpacket;                                              \n\twire          cmd_demux_001_src8_valid;                                                    \n\twire  [117:0] cmd_demux_001_src8_data;                                                     \n\twire          cmd_demux_001_src8_ready;                                                    \n\twire    [8:0] cmd_demux_001_src8_channel;                                                  \n\twire          cmd_demux_001_src8_startofpacket;                                            \n\twire          cmd_demux_001_src8_endofpacket;                                              \n\twire          rsp_demux_src0_valid;                                                        \n\twire  [117:0] rsp_demux_src0_data;                                                         \n\twire          rsp_demux_src0_ready;                                                        \n\twire    [8:0] rsp_demux_src0_channel;                                                      \n\twire          rsp_demux_src0_startofpacket;                                                \n\twire          rsp_demux_src0_endofpacket;                                                  \n\twire          rsp_demux_src1_valid;                                                        \n\twire  [117:0] rsp_demux_src1_data;                                                         \n\twire          rsp_demux_src1_ready;                                                        \n\twire    [8:0] rsp_demux_src1_channel;                                                      \n\twire          rsp_demux_src1_startofpacket;                                                \n\twire          rsp_demux_src1_endofpacket;                                                  \n\twire          rsp_demux_001_src0_valid;                                                    \n\twire  [117:0] rsp_demux_001_src0_data;                                                     \n\twire          rsp_demux_001_src0_ready;                                                    \n\twire    [8:0] rsp_demux_001_src0_channel;                                                  \n\twire          rsp_demux_001_src0_startofpacket;                                            \n\twire          rsp_demux_001_src0_endofpacket;                                              \n\twire          rsp_demux_001_src1_valid;                                                    \n\twire  [117:0] rsp_demux_001_src1_data;                                                     \n\twire          rsp_demux_001_src1_ready;                                                    \n\twire    [8:0] rsp_demux_001_src1_channel;                                                  \n\twire          rsp_demux_001_src1_startofpacket;                                            \n\twire          rsp_demux_001_src1_endofpacket;                                              \n\twire          rsp_demux_002_src0_valid;                                                    \n\twire  [117:0] rsp_demux_002_src0_data;                                                     \n\twire          rsp_demux_002_src0_ready;                                                    \n\twire    [8:0] rsp_demux_002_src0_channel;                                                  \n\twire          rsp_demux_002_src0_startofpacket;                                            \n\twire          rsp_demux_002_src0_endofpacket;                                              \n\twire          rsp_demux_002_src1_valid;                                                    \n\twire  [117:0] rsp_demux_002_src1_data;                                                     \n\twire          rsp_demux_002_src1_ready;                                                    \n\twire    [8:0] rsp_demux_002_src1_channel;                                                  \n\twire          rsp_demux_002_src1_startofpacket;                                            \n\twire          rsp_demux_002_src1_endofpacket;                                              \n\twire          rsp_demux_003_src0_valid;                                                    \n\twire  [117:0] rsp_demux_003_src0_data;                                                     \n\twire          rsp_demux_003_src0_ready;                                                    \n\twire    [8:0] rsp_demux_003_src0_channel;                                                  \n\twire          rsp_demux_003_src0_startofpacket;                                            \n\twire          rsp_demux_003_src0_endofpacket;                                              \n\twire          rsp_demux_003_src1_valid;                                                    \n\twire  [117:0] rsp_demux_003_src1_data;                                                     \n\twire          rsp_demux_003_src1_ready;                                                    \n\twire    [8:0] rsp_demux_003_src1_channel;                                                  \n\twire          rsp_demux_003_src1_startofpacket;                                            \n\twire          rsp_demux_003_src1_endofpacket;                                              \n\twire          rsp_demux_004_src0_valid;                                                    \n\twire  [117:0] rsp_demux_004_src0_data;                                                     \n\twire          rsp_demux_004_src0_ready;                                                    \n\twire    [8:0] rsp_demux_004_src0_channel;                                                  \n\twire          rsp_demux_004_src0_startofpacket;                                            \n\twire          rsp_demux_004_src0_endofpacket;                                              \n\twire          rsp_demux_004_src1_valid;                                                    \n\twire  [117:0] rsp_demux_004_src1_data;                                                     \n\twire          rsp_demux_004_src1_ready;                                                    \n\twire    [8:0] rsp_demux_004_src1_channel;                                                  \n\twire          rsp_demux_004_src1_startofpacket;                                            \n\twire          rsp_demux_004_src1_endofpacket;                                              \n\twire          rsp_demux_005_src0_valid;                                                    \n\twire  [117:0] rsp_demux_005_src0_data;                                                     \n\twire          rsp_demux_005_src0_ready;                                                    \n\twire    [8:0] rsp_demux_005_src0_channel;                                                  \n\twire          rsp_demux_005_src0_startofpacket;                                            \n\twire          rsp_demux_005_src0_endofpacket;                                              \n\twire          rsp_demux_005_src1_valid;                                                    \n\twire  [117:0] rsp_demux_005_src1_data;                                                     \n\twire          rsp_demux_005_src1_ready;                                                    \n\twire    [8:0] rsp_demux_005_src1_channel;                                                  \n\twire          rsp_demux_005_src1_startofpacket;                                            \n\twire          rsp_demux_005_src1_endofpacket;                                              \n\twire          rsp_demux_006_src0_valid;                                                    \n\twire  [117:0] rsp_demux_006_src0_data;                                                     \n\twire          rsp_demux_006_src0_ready;                                                    \n\twire    [8:0] rsp_demux_006_src0_channel;                                                  \n\twire          rsp_demux_006_src0_startofpacket;                                            \n\twire          rsp_demux_006_src0_endofpacket;                                              \n\twire          rsp_demux_006_src1_valid;                                                    \n\twire  [117:0] rsp_demux_006_src1_data;                                                     \n\twire          rsp_demux_006_src1_ready;                                                    \n\twire    [8:0] rsp_demux_006_src1_channel;                                                  \n\twire          rsp_demux_006_src1_startofpacket;                                            \n\twire          rsp_demux_006_src1_endofpacket;                                              \n\twire          rsp_demux_007_src0_valid;                                                    \n\twire  [117:0] rsp_demux_007_src0_data;                                                     \n\twire          rsp_demux_007_src0_ready;                                                    \n\twire    [8:0] rsp_demux_007_src0_channel;                                                  \n\twire          rsp_demux_007_src0_startofpacket;                                            \n\twire          rsp_demux_007_src0_endofpacket;                                              \n\twire          rsp_demux_007_src1_valid;                                                    \n\twire  [117:0] rsp_demux_007_src1_data;                                                     \n\twire          rsp_demux_007_src1_ready;                                                    \n\twire    [8:0] rsp_demux_007_src1_channel;                                                  \n\twire          rsp_demux_007_src1_startofpacket;                                            \n\twire          rsp_demux_007_src1_endofpacket;                                              \n\twire          rsp_demux_008_src0_valid;                                                    \n\twire  [117:0] rsp_demux_008_src0_data;                                                     \n\twire          rsp_demux_008_src0_ready;                                                    \n\twire    [8:0] rsp_demux_008_src0_channel;                                                  \n\twire          rsp_demux_008_src0_startofpacket;                                            \n\twire          rsp_demux_008_src0_endofpacket;                                              \n\twire          rsp_demux_008_src1_valid;                                                    \n\twire  [117:0] rsp_demux_008_src1_data;                                                     \n\twire          rsp_demux_008_src1_ready;                                                    \n\twire    [8:0] rsp_demux_008_src1_channel;                                                  \n\twire          rsp_demux_008_src1_startofpacket;                                            \n\twire          rsp_demux_008_src1_endofpacket;                                              \n\twire    [8:0] arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_valid_data;                      \n\twire    [8:0] arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_valid_data;                      \n\twire          audio_subsystem_audio_slave_agent_rdata_fifo_out_valid;                      \n\twire   [33:0] audio_subsystem_audio_slave_agent_rdata_fifo_out_data;                       \n\twire          audio_subsystem_audio_slave_agent_rdata_fifo_out_ready;                      \n\twire          avalon_st_adapter_out_0_valid;                                               \n\twire   [33:0] avalon_st_adapter_out_0_data;                                                \n\twire          avalon_st_adapter_out_0_ready;                                               \n\twire    [0:0] avalon_st_adapter_out_0_error;                                               \n\twire          av_config_avalon_av_config_slave_agent_rdata_fifo_out_valid;                 \n\twire   [33:0] av_config_avalon_av_config_slave_agent_rdata_fifo_out_data;                  \n\twire          av_config_avalon_av_config_slave_agent_rdata_fifo_out_ready;                 \n\twire          avalon_st_adapter_001_out_0_valid;                                           \n\twire   [33:0] avalon_st_adapter_001_out_0_data;                                            \n\twire          avalon_st_adapter_001_out_0_ready;                                           \n\twire    [0:0] avalon_st_adapter_001_out_0_error;                                           \n\twire          vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_out_valid;          \n\twire   [33:0] vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_out_data;           \n\twire          vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_out_ready;          \n\twire          avalon_st_adapter_002_out_0_valid;                                           \n\twire   [33:0] avalon_st_adapter_002_out_0_data;                                            \n\twire          avalon_st_adapter_002_out_0_ready;                                           \n\twire    [0:0] avalon_st_adapter_002_out_0_error;                                           \n\twire          sysid_control_slave_agent_rdata_fifo_out_valid;                              \n\twire   [33:0] sysid_control_slave_agent_rdata_fifo_out_data;                               \n\twire          sysid_control_slave_agent_rdata_fifo_out_ready;                              \n\twire          avalon_st_adapter_003_out_0_valid;                                           \n\twire   [33:0] avalon_st_adapter_003_out_0_data;                                            \n\twire          avalon_st_adapter_003_out_0_ready;                                           \n\twire    [0:0] avalon_st_adapter_003_out_0_error;                                           \n\twire          leds_s1_agent_rdata_fifo_out_valid;                                          \n\twire   [33:0] leds_s1_agent_rdata_fifo_out_data;                                           \n\twire          leds_s1_agent_rdata_fifo_out_ready;                                          \n\twire          avalon_st_adapter_004_out_0_valid;                                           \n\twire   [33:0] avalon_st_adapter_004_out_0_data;                                            \n\twire          avalon_st_adapter_004_out_0_ready;                                           \n\twire    [0:0] avalon_st_adapter_004_out_0_error;                                           \n\twire          hex3_hex0_s1_agent_rdata_fifo_out_valid;                                     \n\twire   [33:0] hex3_hex0_s1_agent_rdata_fifo_out_data;                                      \n\twire          hex3_hex0_s1_agent_rdata_fifo_out_ready;                                     \n\twire          avalon_st_adapter_005_out_0_valid;                                           \n\twire   [33:0] avalon_st_adapter_005_out_0_data;                                            \n\twire          avalon_st_adapter_005_out_0_ready;                                           \n\twire    [0:0] avalon_st_adapter_005_out_0_error;                                           \n\twire          slider_switches_s1_agent_rdata_fifo_out_valid;                               \n\twire   [33:0] slider_switches_s1_agent_rdata_fifo_out_data;                                \n\twire          slider_switches_s1_agent_rdata_fifo_out_ready;                               \n\twire          avalon_st_adapter_006_out_0_valid;                                           \n\twire   [33:0] avalon_st_adapter_006_out_0_data;                                            \n\twire          avalon_st_adapter_006_out_0_ready;                                           \n\twire    [0:0] avalon_st_adapter_006_out_0_error;                                           \n\twire          pushbuttons_s1_agent_rdata_fifo_out_valid;                                   \n\twire   [33:0] pushbuttons_s1_agent_rdata_fifo_out_data;                                    \n\twire          pushbuttons_s1_agent_rdata_fifo_out_ready;                                   \n\twire          avalon_st_adapter_007_out_0_valid;                                           \n\twire   [33:0] avalon_st_adapter_007_out_0_data;                                            \n\twire          avalon_st_adapter_007_out_0_ready;                                           \n\twire    [0:0] avalon_st_adapter_007_out_0_error;                                           \n\twire          pixel_dma_addr_translation_slave_agent_rdata_fifo_out_valid;                 \n\twire   [33:0] pixel_dma_addr_translation_slave_agent_rdata_fifo_out_data;                  \n\twire          pixel_dma_addr_translation_slave_agent_rdata_fifo_out_ready;                 \n\twire          avalon_st_adapter_008_out_0_valid;                                           \n\twire   [33:0] avalon_st_adapter_008_out_0_data;                                            \n\twire          avalon_st_adapter_008_out_0_ready;                                           \n\twire    [0:0] avalon_st_adapter_008_out_0_error;                                           \n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (21),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (1),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) audio_subsystem_audio_slave_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                             \n\t\t.reset                  (AV_Config_reset_reset_bridge_in_reset_reset),        \n\t\t.uav_address            (audio_subsystem_audio_slave_agent_m0_address),       \n\t\t.uav_burstcount         (audio_subsystem_audio_slave_agent_m0_burstcount),    \n\t\t.uav_read               (audio_subsystem_audio_slave_agent_m0_read),          \n\t\t.uav_write              (audio_subsystem_audio_slave_agent_m0_write),         \n\t\t.uav_waitrequest        (audio_subsystem_audio_slave_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid      (audio_subsystem_audio_slave_agent_m0_readdatavalid), \n\t\t.uav_byteenable         (audio_subsystem_audio_slave_agent_m0_byteenable),    \n\t\t.uav_readdata           (audio_subsystem_audio_slave_agent_m0_readdata),      \n\t\t.uav_writedata          (audio_subsystem_audio_slave_agent_m0_writedata),     \n\t\t.uav_lock               (audio_subsystem_audio_slave_agent_m0_lock),          \n\t\t.uav_debugaccess        (audio_subsystem_audio_slave_agent_m0_debugaccess),   \n\t\t.av_address             (Audio_Subsystem_audio_slave_address),                \n\t\t.av_write               (Audio_Subsystem_audio_slave_write),                  \n\t\t.av_read                (Audio_Subsystem_audio_slave_read),                   \n\t\t.av_readdata            (Audio_Subsystem_audio_slave_readdata),               \n\t\t.av_writedata           (Audio_Subsystem_audio_slave_writedata),              \n\t\t.av_chipselect          (Audio_Subsystem_audio_slave_chipselect),             \n\t\t.av_begintransfer       (),                                                   \n\t\t.av_beginbursttransfer  (),                                                   \n\t\t.av_burstcount          (),                                                   \n\t\t.av_byteenable          (),                                                   \n\t\t.av_readdatavalid       (1'b0),                                               \n\t\t.av_waitrequest         (1'b0),                                               \n\t\t.av_writebyteenable     (),                                                   \n\t\t.av_lock                (),                                                   \n\t\t.av_clken               (),                                                   \n\t\t.uav_clken              (1'b0),                                               \n\t\t.av_debugaccess         (),                                                   \n\t\t.av_outputenable        (),                                                   \n\t\t.uav_response           (),                                                   \n\t\t.av_response            (2'b00),                                              \n\t\t.uav_writeresponsevalid (),                                                   \n\t\t.av_writeresponsevalid  (1'b0)                                                \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (21),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (1),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) av_config_avalon_av_config_slave_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                  \n\t\t.reset                  (AV_Config_reset_reset_bridge_in_reset_reset),             \n\t\t.uav_address            (av_config_avalon_av_config_slave_agent_m0_address),       \n\t\t.uav_burstcount         (av_config_avalon_av_config_slave_agent_m0_burstcount),    \n\t\t.uav_read               (av_config_avalon_av_config_slave_agent_m0_read),          \n\t\t.uav_write              (av_config_avalon_av_config_slave_agent_m0_write),         \n\t\t.uav_waitrequest        (av_config_avalon_av_config_slave_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid      (av_config_avalon_av_config_slave_agent_m0_readdatavalid), \n\t\t.uav_byteenable         (av_config_avalon_av_config_slave_agent_m0_byteenable),    \n\t\t.uav_readdata           (av_config_avalon_av_config_slave_agent_m0_readdata),      \n\t\t.uav_writedata          (av_config_avalon_av_config_slave_agent_m0_writedata),     \n\t\t.uav_lock               (av_config_avalon_av_config_slave_agent_m0_lock),          \n\t\t.uav_debugaccess        (av_config_avalon_av_config_slave_agent_m0_debugaccess),   \n\t\t.av_address             (AV_Config_avalon_av_config_slave_address),                \n\t\t.av_write               (AV_Config_avalon_av_config_slave_write),                  \n\t\t.av_read                (AV_Config_avalon_av_config_slave_read),                   \n\t\t.av_readdata            (AV_Config_avalon_av_config_slave_readdata),               \n\t\t.av_writedata           (AV_Config_avalon_av_config_slave_writedata),              \n\t\t.av_byteenable          (AV_Config_avalon_av_config_slave_byteenable),             \n\t\t.av_waitrequest         (AV_Config_avalon_av_config_slave_waitrequest),            \n\t\t.av_begintransfer       (),                                                        \n\t\t.av_beginbursttransfer  (),                                                        \n\t\t.av_burstcount          (),                                                        \n\t\t.av_readdatavalid       (1'b0),                                                    \n\t\t.av_writebyteenable     (),                                                        \n\t\t.av_lock                (),                                                        \n\t\t.av_chipselect          (),                                                        \n\t\t.av_clken               (),                                                        \n\t\t.uav_clken              (1'b0),                                                    \n\t\t.av_debugaccess         (),                                                        \n\t\t.av_outputenable        (),                                                        \n\t\t.uav_response           (),                                                        \n\t\t.av_response            (2'b00),                                                   \n\t\t.uav_writeresponsevalid (),                                                        \n\t\t.av_writeresponsevalid  (1'b0)                                                     \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (1),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (21),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (1),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) vga_subsystem_char_buffer_control_slave_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                         \n\t\t.reset                  (AV_Config_reset_reset_bridge_in_reset_reset),                    \n\t\t.uav_address            (vga_subsystem_char_buffer_control_slave_agent_m0_address),       \n\t\t.uav_burstcount         (vga_subsystem_char_buffer_control_slave_agent_m0_burstcount),    \n\t\t.uav_read               (vga_subsystem_char_buffer_control_slave_agent_m0_read),          \n\t\t.uav_write              (vga_subsystem_char_buffer_control_slave_agent_m0_write),         \n\t\t.uav_waitrequest        (vga_subsystem_char_buffer_control_slave_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid      (vga_subsystem_char_buffer_control_slave_agent_m0_readdatavalid), \n\t\t.uav_byteenable         (vga_subsystem_char_buffer_control_slave_agent_m0_byteenable),    \n\t\t.uav_readdata           (vga_subsystem_char_buffer_control_slave_agent_m0_readdata),      \n\t\t.uav_writedata          (vga_subsystem_char_buffer_control_slave_agent_m0_writedata),     \n\t\t.uav_lock               (vga_subsystem_char_buffer_control_slave_agent_m0_lock),          \n\t\t.uav_debugaccess        (vga_subsystem_char_buffer_control_slave_agent_m0_debugaccess),   \n\t\t.av_address             (VGA_Subsystem_char_buffer_control_slave_address),                \n\t\t.av_write               (VGA_Subsystem_char_buffer_control_slave_write),                  \n\t\t.av_read                (VGA_Subsystem_char_buffer_control_slave_read),                   \n\t\t.av_readdata            (VGA_Subsystem_char_buffer_control_slave_readdata),               \n\t\t.av_writedata           (VGA_Subsystem_char_buffer_control_slave_writedata),              \n\t\t.av_byteenable          (VGA_Subsystem_char_buffer_control_slave_byteenable),             \n\t\t.av_chipselect          (VGA_Subsystem_char_buffer_control_slave_chipselect),             \n\t\t.av_begintransfer       (),                                                               \n\t\t.av_beginbursttransfer  (),                                                               \n\t\t.av_burstcount          (),                                                               \n\t\t.av_readdatavalid       (1'b0),                                                           \n\t\t.av_waitrequest         (1'b0),                                                           \n\t\t.av_writebyteenable     (),                                                               \n\t\t.av_lock                (),                                                               \n\t\t.av_clken               (),                                                               \n\t\t.uav_clken              (1'b0),                                                           \n\t\t.av_debugaccess         (),                                                               \n\t\t.av_outputenable        (),                                                               \n\t\t.uav_response           (),                                                               \n\t\t.av_response            (2'b00),                                                          \n\t\t.uav_writeresponsevalid (),                                                               \n\t\t.av_writeresponsevalid  (1'b0)                                                            \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (1),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (21),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) sysid_control_slave_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                      \n\t\t.reset                  (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (sysid_control_slave_agent_m0_address),        \n\t\t.uav_burstcount         (sysid_control_slave_agent_m0_burstcount),     \n\t\t.uav_read               (sysid_control_slave_agent_m0_read),           \n\t\t.uav_write              (sysid_control_slave_agent_m0_write),          \n\t\t.uav_waitrequest        (sysid_control_slave_agent_m0_waitrequest),    \n\t\t.uav_readdatavalid      (sysid_control_slave_agent_m0_readdatavalid),  \n\t\t.uav_byteenable         (sysid_control_slave_agent_m0_byteenable),     \n\t\t.uav_readdata           (sysid_control_slave_agent_m0_readdata),       \n\t\t.uav_writedata          (sysid_control_slave_agent_m0_writedata),      \n\t\t.uav_lock               (sysid_control_slave_agent_m0_lock),           \n\t\t.uav_debugaccess        (sysid_control_slave_agent_m0_debugaccess),    \n\t\t.av_address             (SysID_control_slave_address),                 \n\t\t.av_readdata            (SysID_control_slave_readdata),                \n\t\t.av_write               (),                                            \n\t\t.av_read                (),                                            \n\t\t.av_writedata           (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_byteenable          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_chipselect          (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (21),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) leds_s1_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                      \n\t\t.reset                  (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (leds_s1_agent_m0_address),                    \n\t\t.uav_burstcount         (leds_s1_agent_m0_burstcount),                 \n\t\t.uav_read               (leds_s1_agent_m0_read),                       \n\t\t.uav_write              (leds_s1_agent_m0_write),                      \n\t\t.uav_waitrequest        (leds_s1_agent_m0_waitrequest),                \n\t\t.uav_readdatavalid      (leds_s1_agent_m0_readdatavalid),              \n\t\t.uav_byteenable         (leds_s1_agent_m0_byteenable),                 \n\t\t.uav_readdata           (leds_s1_agent_m0_readdata),                   \n\t\t.uav_writedata          (leds_s1_agent_m0_writedata),                  \n\t\t.uav_lock               (leds_s1_agent_m0_lock),                       \n\t\t.uav_debugaccess        (leds_s1_agent_m0_debugaccess),                \n\t\t.av_address             (LEDs_s1_address),                             \n\t\t.av_write               (LEDs_s1_write),                               \n\t\t.av_readdata            (LEDs_s1_readdata),                            \n\t\t.av_writedata           (LEDs_s1_writedata),                           \n\t\t.av_chipselect          (LEDs_s1_chipselect),                          \n\t\t.av_read                (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_byteenable          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (21),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) hex3_hex0_s1_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                      \n\t\t.reset                  (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (hex3_hex0_s1_agent_m0_address),               \n\t\t.uav_burstcount         (hex3_hex0_s1_agent_m0_burstcount),            \n\t\t.uav_read               (hex3_hex0_s1_agent_m0_read),                  \n\t\t.uav_write              (hex3_hex0_s1_agent_m0_write),                 \n\t\t.uav_waitrequest        (hex3_hex0_s1_agent_m0_waitrequest),           \n\t\t.uav_readdatavalid      (hex3_hex0_s1_agent_m0_readdatavalid),         \n\t\t.uav_byteenable         (hex3_hex0_s1_agent_m0_byteenable),            \n\t\t.uav_readdata           (hex3_hex0_s1_agent_m0_readdata),              \n\t\t.uav_writedata          (hex3_hex0_s1_agent_m0_writedata),             \n\t\t.uav_lock               (hex3_hex0_s1_agent_m0_lock),                  \n\t\t.uav_debugaccess        (hex3_hex0_s1_agent_m0_debugaccess),           \n\t\t.av_address             (HEX3_HEX0_s1_address),                        \n\t\t.av_write               (HEX3_HEX0_s1_write),                          \n\t\t.av_readdata            (HEX3_HEX0_s1_readdata),                       \n\t\t.av_writedata           (HEX3_HEX0_s1_writedata),                      \n\t\t.av_chipselect          (HEX3_HEX0_s1_chipselect),                     \n\t\t.av_read                (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_byteenable          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (21),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) slider_switches_s1_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                      \n\t\t.reset                  (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (slider_switches_s1_agent_m0_address),         \n\t\t.uav_burstcount         (slider_switches_s1_agent_m0_burstcount),      \n\t\t.uav_read               (slider_switches_s1_agent_m0_read),            \n\t\t.uav_write              (slider_switches_s1_agent_m0_write),           \n\t\t.uav_waitrequest        (slider_switches_s1_agent_m0_waitrequest),     \n\t\t.uav_readdatavalid      (slider_switches_s1_agent_m0_readdatavalid),   \n\t\t.uav_byteenable         (slider_switches_s1_agent_m0_byteenable),      \n\t\t.uav_readdata           (slider_switches_s1_agent_m0_readdata),        \n\t\t.uav_writedata          (slider_switches_s1_agent_m0_writedata),       \n\t\t.uav_lock               (slider_switches_s1_agent_m0_lock),            \n\t\t.uav_debugaccess        (slider_switches_s1_agent_m0_debugaccess),     \n\t\t.av_address             (Slider_Switches_s1_address),                  \n\t\t.av_readdata            (Slider_Switches_s1_readdata),                 \n\t\t.av_write               (),                                            \n\t\t.av_read                (),                                            \n\t\t.av_writedata           (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_byteenable          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_chipselect          (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (21),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) pushbuttons_s1_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                      \n\t\t.reset                  (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (pushbuttons_s1_agent_m0_address),             \n\t\t.uav_burstcount         (pushbuttons_s1_agent_m0_burstcount),          \n\t\t.uav_read               (pushbuttons_s1_agent_m0_read),                \n\t\t.uav_write              (pushbuttons_s1_agent_m0_write),               \n\t\t.uav_waitrequest        (pushbuttons_s1_agent_m0_waitrequest),         \n\t\t.uav_readdatavalid      (pushbuttons_s1_agent_m0_readdatavalid),       \n\t\t.uav_byteenable         (pushbuttons_s1_agent_m0_byteenable),          \n\t\t.uav_readdata           (pushbuttons_s1_agent_m0_readdata),            \n\t\t.uav_writedata          (pushbuttons_s1_agent_m0_writedata),           \n\t\t.uav_lock               (pushbuttons_s1_agent_m0_lock),                \n\t\t.uav_debugaccess        (pushbuttons_s1_agent_m0_debugaccess),         \n\t\t.av_address             (Pushbuttons_s1_address),                      \n\t\t.av_write               (Pushbuttons_s1_write),                        \n\t\t.av_readdata            (Pushbuttons_s1_readdata),                     \n\t\t.av_writedata           (Pushbuttons_s1_writedata),                    \n\t\t.av_chipselect          (Pushbuttons_s1_chipselect),                   \n\t\t.av_read                (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_byteenable          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (21),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) pixel_dma_addr_translation_slave_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                  \n\t\t.reset                  (AV_Config_reset_reset_bridge_in_reset_reset),             \n\t\t.uav_address            (pixel_dma_addr_translation_slave_agent_m0_address),       \n\t\t.uav_burstcount         (pixel_dma_addr_translation_slave_agent_m0_burstcount),    \n\t\t.uav_read               (pixel_dma_addr_translation_slave_agent_m0_read),          \n\t\t.uav_write              (pixel_dma_addr_translation_slave_agent_m0_write),         \n\t\t.uav_waitrequest        (pixel_dma_addr_translation_slave_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid      (pixel_dma_addr_translation_slave_agent_m0_readdatavalid), \n\t\t.uav_byteenable         (pixel_dma_addr_translation_slave_agent_m0_byteenable),    \n\t\t.uav_readdata           (pixel_dma_addr_translation_slave_agent_m0_readdata),      \n\t\t.uav_writedata          (pixel_dma_addr_translation_slave_agent_m0_writedata),     \n\t\t.uav_lock               (pixel_dma_addr_translation_slave_agent_m0_lock),          \n\t\t.uav_debugaccess        (pixel_dma_addr_translation_slave_agent_m0_debugaccess),   \n\t\t.av_address             (Pixel_DMA_Addr_Translation_slave_address),                \n\t\t.av_write               (Pixel_DMA_Addr_Translation_slave_write),                  \n\t\t.av_read                (Pixel_DMA_Addr_Translation_slave_read),                   \n\t\t.av_readdata            (Pixel_DMA_Addr_Translation_slave_readdata),               \n\t\t.av_writedata           (Pixel_DMA_Addr_Translation_slave_writedata),              \n\t\t.av_byteenable          (Pixel_DMA_Addr_Translation_slave_byteenable),             \n\t\t.av_waitrequest         (Pixel_DMA_Addr_Translation_slave_waitrequest),            \n\t\t.av_begintransfer       (),                                                        \n\t\t.av_beginbursttransfer  (),                                                        \n\t\t.av_burstcount          (),                                                        \n\t\t.av_readdatavalid       (1'b0),                                                    \n\t\t.av_writebyteenable     (),                                                        \n\t\t.av_lock                (),                                                        \n\t\t.av_chipselect          (),                                                        \n\t\t.av_clken               (),                                                        \n\t\t.uav_clken              (1'b0),                                                    \n\t\t.av_debugaccess         (),                                                        \n\t\t.av_outputenable        (),                                                        \n\t\t.uav_response           (),                                                        \n\t\t.av_response            (2'b00),                                                   \n\t\t.uav_writeresponsevalid (),                                                        \n\t\t.av_writeresponsevalid  (1'b0)                                                     \n\t);\n\n\taltera_merlin_axi_master_ni #(\n\t\t.ID_WIDTH                  (12),\n\t\t.ADDR_WIDTH                (21),\n\t\t.RDATA_WIDTH               (32),\n\t\t.WDATA_WIDTH               (32),\n\t\t.ADDR_USER_WIDTH           (1),\n\t\t.DATA_USER_WIDTH           (1),\n\t\t.AXI_BURST_LENGTH_WIDTH    (4),\n\t\t.AXI_LOCK_WIDTH            (2),\n\t\t.AXI_VERSION               (\"AXI3\"),\n\t\t.WRITE_ISSUING_CAPABILITY  (8),\n\t\t.READ_ISSUING_CAPABILITY   (8),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_CACHE_H               (112),\n\t\t.PKT_CACHE_L               (109),\n\t\t.PKT_ADDR_SIDEBAND_H       (82),\n\t\t.PKT_ADDR_SIDEBAND_L       (82),\n\t\t.PKT_PROTECTION_H          (108),\n\t\t.PKT_PROTECTION_L          (106),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_RESPONSE_STATUS_L     (113),\n\t\t.PKT_RESPONSE_STATUS_H     (114),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_EXCLUSIVE       (62),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (93),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_THREAD_ID_H           (105),\n\t\t.PKT_THREAD_ID_L           (94),\n\t\t.PKT_QOS_L                 (85),\n\t\t.PKT_QOS_H                 (85),\n\t\t.PKT_ORI_BURST_SIZE_L      (115),\n\t\t.PKT_ORI_BURST_SIZE_H      (117),\n\t\t.PKT_DATA_SIDEBAND_H       (83),\n\t\t.PKT_DATA_SIDEBAND_L       (83),\n\t\t.ST_DATA_W                 (118),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.ID                        (0)\n\t) arm_a9_hps_h2f_lw_axi_master_agent (\n\t\t.aclk                   (System_PLL_sys_clk_clk),                                                    \n\t\t.aresetn                (~ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.write_cp_valid         (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_valid),                         \n\t\t.write_cp_data          (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_data),                          \n\t\t.write_cp_startofpacket (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_startofpacket),                 \n\t\t.write_cp_endofpacket   (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_endofpacket),                   \n\t\t.write_cp_ready         (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_ready),                         \n\t\t.write_rp_valid         (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_valid),                     \n\t\t.write_rp_data          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_data),                      \n\t\t.write_rp_channel       (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_channel),                   \n\t\t.write_rp_startofpacket (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_startofpacket),             \n\t\t.write_rp_endofpacket   (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_endofpacket),               \n\t\t.write_rp_ready         (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_ready),                     \n\t\t.read_cp_valid          (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_valid),                          \n\t\t.read_cp_data           (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_data),                           \n\t\t.read_cp_startofpacket  (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_startofpacket),                  \n\t\t.read_cp_endofpacket    (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_endofpacket),                    \n\t\t.read_cp_ready          (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_ready),                          \n\t\t.read_rp_valid          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_valid),                     \n\t\t.read_rp_data           (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_data),                      \n\t\t.read_rp_channel        (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_channel),                   \n\t\t.read_rp_startofpacket  (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_startofpacket),             \n\t\t.read_rp_endofpacket    (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_endofpacket),               \n\t\t.read_rp_ready          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_ready),                     \n\t\t.awid                   (ARM_A9_HPS_h2f_lw_axi_master_awid),                                         \n\t\t.awaddr                 (ARM_A9_HPS_h2f_lw_axi_master_awaddr),                                       \n\t\t.awlen                  (ARM_A9_HPS_h2f_lw_axi_master_awlen),                                        \n\t\t.awsize                 (ARM_A9_HPS_h2f_lw_axi_master_awsize),                                       \n\t\t.awburst                (ARM_A9_HPS_h2f_lw_axi_master_awburst),                                      \n\t\t.awlock                 (ARM_A9_HPS_h2f_lw_axi_master_awlock),                                       \n\t\t.awcache                (ARM_A9_HPS_h2f_lw_axi_master_awcache),                                      \n\t\t.awprot                 (ARM_A9_HPS_h2f_lw_axi_master_awprot),                                       \n\t\t.awvalid                (ARM_A9_HPS_h2f_lw_axi_master_awvalid),                                      \n\t\t.awready                (ARM_A9_HPS_h2f_lw_axi_master_awready),                                      \n\t\t.wid                    (ARM_A9_HPS_h2f_lw_axi_master_wid),                                          \n\t\t.wdata                  (ARM_A9_HPS_h2f_lw_axi_master_wdata),                                        \n\t\t.wstrb                  (ARM_A9_HPS_h2f_lw_axi_master_wstrb),                                        \n\t\t.wlast                  (ARM_A9_HPS_h2f_lw_axi_master_wlast),                                        \n\t\t.wvalid                 (ARM_A9_HPS_h2f_lw_axi_master_wvalid),                                       \n\t\t.wready                 (ARM_A9_HPS_h2f_lw_axi_master_wready),                                       \n\t\t.bid                    (ARM_A9_HPS_h2f_lw_axi_master_bid),                                          \n\t\t.bresp                  (ARM_A9_HPS_h2f_lw_axi_master_bresp),                                        \n\t\t.bvalid                 (ARM_A9_HPS_h2f_lw_axi_master_bvalid),                                       \n\t\t.bready                 (ARM_A9_HPS_h2f_lw_axi_master_bready),                                       \n\t\t.arid                   (ARM_A9_HPS_h2f_lw_axi_master_arid),                                         \n\t\t.araddr                 (ARM_A9_HPS_h2f_lw_axi_master_araddr),                                       \n\t\t.arlen                  (ARM_A9_HPS_h2f_lw_axi_master_arlen),                                        \n\t\t.arsize                 (ARM_A9_HPS_h2f_lw_axi_master_arsize),                                       \n\t\t.arburst                (ARM_A9_HPS_h2f_lw_axi_master_arburst),                                      \n\t\t.arlock                 (ARM_A9_HPS_h2f_lw_axi_master_arlock),                                       \n\t\t.arcache                (ARM_A9_HPS_h2f_lw_axi_master_arcache),                                      \n\t\t.arprot                 (ARM_A9_HPS_h2f_lw_axi_master_arprot),                                       \n\t\t.arvalid                (ARM_A9_HPS_h2f_lw_axi_master_arvalid),                                      \n\t\t.arready                (ARM_A9_HPS_h2f_lw_axi_master_arready),                                      \n\t\t.rid                    (ARM_A9_HPS_h2f_lw_axi_master_rid),                                          \n\t\t.rdata                  (ARM_A9_HPS_h2f_lw_axi_master_rdata),                                        \n\t\t.rresp                  (ARM_A9_HPS_h2f_lw_axi_master_rresp),                                        \n\t\t.rlast                  (ARM_A9_HPS_h2f_lw_axi_master_rlast),                                        \n\t\t.rvalid                 (ARM_A9_HPS_h2f_lw_axi_master_rvalid),                                       \n\t\t.rready                 (ARM_A9_HPS_h2f_lw_axi_master_rready),                                       \n\t\t.awuser                 (1'b0),                                                                      \n\t\t.aruser                 (1'b0),                                                                      \n\t\t.awqos                  (4'b0000),                                                                   \n\t\t.arqos                  (4'b0000),                                                                   \n\t\t.awregion               (4'b0000),                                                                   \n\t\t.arregion               (4'b0000),                                                                   \n\t\t.wuser                  (1'b0),                                                                      \n\t\t.ruser                  (),                                                                          \n\t\t.buser                  ()                                                                           \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (117),\n\t\t.PKT_ORI_BURST_SIZE_L      (115),\n\t\t.PKT_RESPONSE_STATUS_H     (114),\n\t\t.PKT_RESPONSE_STATUS_L     (113),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_PROTECTION_H          (108),\n\t\t.PKT_PROTECTION_L          (106),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (93),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.ST_DATA_W                 (118),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) audio_subsystem_audio_slave_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                                          \n\t\t.reset                   (AV_Config_reset_reset_bridge_in_reset_reset),                     \n\t\t.m0_address              (audio_subsystem_audio_slave_agent_m0_address),                    \n\t\t.m0_burstcount           (audio_subsystem_audio_slave_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (audio_subsystem_audio_slave_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (audio_subsystem_audio_slave_agent_m0_debugaccess),                \n\t\t.m0_lock                 (audio_subsystem_audio_slave_agent_m0_lock),                       \n\t\t.m0_readdata             (audio_subsystem_audio_slave_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (audio_subsystem_audio_slave_agent_m0_readdatavalid),              \n\t\t.m0_read                 (audio_subsystem_audio_slave_agent_m0_read),                       \n\t\t.m0_waitrequest          (audio_subsystem_audio_slave_agent_m0_waitrequest),                \n\t\t.m0_writedata            (audio_subsystem_audio_slave_agent_m0_writedata),                  \n\t\t.m0_write                (audio_subsystem_audio_slave_agent_m0_write),                      \n\t\t.rp_endofpacket          (audio_subsystem_audio_slave_agent_rp_endofpacket),                \n\t\t.rp_ready                (audio_subsystem_audio_slave_agent_rp_ready),                      \n\t\t.rp_valid                (audio_subsystem_audio_slave_agent_rp_valid),                      \n\t\t.rp_data                 (audio_subsystem_audio_slave_agent_rp_data),                       \n\t\t.rp_startofpacket        (audio_subsystem_audio_slave_agent_rp_startofpacket),              \n\t\t.cp_ready                (audio_subsystem_audio_slave_burst_adapter_source0_ready),         \n\t\t.cp_valid                (audio_subsystem_audio_slave_burst_adapter_source0_valid),         \n\t\t.cp_data                 (audio_subsystem_audio_slave_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (audio_subsystem_audio_slave_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (audio_subsystem_audio_slave_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (audio_subsystem_audio_slave_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (audio_subsystem_audio_slave_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (audio_subsystem_audio_slave_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (audio_subsystem_audio_slave_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (audio_subsystem_audio_slave_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (audio_subsystem_audio_slave_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (audio_subsystem_audio_slave_agent_rf_source_ready),               \n\t\t.rf_source_valid         (audio_subsystem_audio_slave_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (audio_subsystem_audio_slave_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (audio_subsystem_audio_slave_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (audio_subsystem_audio_slave_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                                   \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                                   \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                                    \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                                   \n\t\t.rdata_fifo_src_ready    (audio_subsystem_audio_slave_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (audio_subsystem_audio_slave_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (audio_subsystem_audio_slave_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                                           \n\t\t.m0_writeresponsevalid   (1'b0)                                                             \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (119),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) audio_subsystem_audio_slave_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                       \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),                  \n\t\t.in_data           (audio_subsystem_audio_slave_agent_rf_source_data),             \n\t\t.in_valid          (audio_subsystem_audio_slave_agent_rf_source_valid),            \n\t\t.in_ready          (audio_subsystem_audio_slave_agent_rf_source_ready),            \n\t\t.in_startofpacket  (audio_subsystem_audio_slave_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (audio_subsystem_audio_slave_agent_rf_source_endofpacket),      \n\t\t.out_data          (audio_subsystem_audio_slave_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (audio_subsystem_audio_slave_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (audio_subsystem_audio_slave_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (audio_subsystem_audio_slave_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (audio_subsystem_audio_slave_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                        \n\t\t.csr_read          (1'b0),                                                         \n\t\t.csr_write         (1'b0),                                                         \n\t\t.csr_readdata      (),                                                             \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                         \n\t\t.almost_full_data  (),                                                             \n\t\t.almost_empty_data (),                                                             \n\t\t.in_empty          (1'b0),                                                         \n\t\t.out_empty         (),                                                             \n\t\t.in_error          (1'b0),                                                         \n\t\t.out_error         (),                                                             \n\t\t.in_channel        (1'b0),                                                         \n\t\t.out_channel       ()                                                              \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) audio_subsystem_audio_slave_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                 \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),            \n\t\t.in_data           (audio_subsystem_audio_slave_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (audio_subsystem_audio_slave_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (audio_subsystem_audio_slave_agent_rdata_fifo_src_ready), \n\t\t.out_data          (audio_subsystem_audio_slave_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (audio_subsystem_audio_slave_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (audio_subsystem_audio_slave_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                  \n\t\t.csr_read          (1'b0),                                                   \n\t\t.csr_write         (1'b0),                                                   \n\t\t.csr_readdata      (),                                                       \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                   \n\t\t.almost_full_data  (),                                                       \n\t\t.almost_empty_data (),                                                       \n\t\t.in_startofpacket  (1'b0),                                                   \n\t\t.in_endofpacket    (1'b0),                                                   \n\t\t.out_startofpacket (),                                                       \n\t\t.out_endofpacket   (),                                                       \n\t\t.in_empty          (1'b0),                                                   \n\t\t.out_empty         (),                                                       \n\t\t.in_error          (1'b0),                                                   \n\t\t.out_error         (),                                                       \n\t\t.in_channel        (1'b0),                                                   \n\t\t.out_channel       ()                                                        \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (117),\n\t\t.PKT_ORI_BURST_SIZE_L      (115),\n\t\t.PKT_RESPONSE_STATUS_H     (114),\n\t\t.PKT_RESPONSE_STATUS_L     (113),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_PROTECTION_H          (108),\n\t\t.PKT_PROTECTION_L          (106),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (93),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.ST_DATA_W                 (118),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) av_config_avalon_av_config_slave_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                                               \n\t\t.reset                   (AV_Config_reset_reset_bridge_in_reset_reset),                          \n\t\t.m0_address              (av_config_avalon_av_config_slave_agent_m0_address),                    \n\t\t.m0_burstcount           (av_config_avalon_av_config_slave_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (av_config_avalon_av_config_slave_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (av_config_avalon_av_config_slave_agent_m0_debugaccess),                \n\t\t.m0_lock                 (av_config_avalon_av_config_slave_agent_m0_lock),                       \n\t\t.m0_readdata             (av_config_avalon_av_config_slave_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (av_config_avalon_av_config_slave_agent_m0_readdatavalid),              \n\t\t.m0_read                 (av_config_avalon_av_config_slave_agent_m0_read),                       \n\t\t.m0_waitrequest          (av_config_avalon_av_config_slave_agent_m0_waitrequest),                \n\t\t.m0_writedata            (av_config_avalon_av_config_slave_agent_m0_writedata),                  \n\t\t.m0_write                (av_config_avalon_av_config_slave_agent_m0_write),                      \n\t\t.rp_endofpacket          (av_config_avalon_av_config_slave_agent_rp_endofpacket),                \n\t\t.rp_ready                (av_config_avalon_av_config_slave_agent_rp_ready),                      \n\t\t.rp_valid                (av_config_avalon_av_config_slave_agent_rp_valid),                      \n\t\t.rp_data                 (av_config_avalon_av_config_slave_agent_rp_data),                       \n\t\t.rp_startofpacket        (av_config_avalon_av_config_slave_agent_rp_startofpacket),              \n\t\t.cp_ready                (av_config_avalon_av_config_slave_burst_adapter_source0_ready),         \n\t\t.cp_valid                (av_config_avalon_av_config_slave_burst_adapter_source0_valid),         \n\t\t.cp_data                 (av_config_avalon_av_config_slave_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (av_config_avalon_av_config_slave_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (av_config_avalon_av_config_slave_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (av_config_avalon_av_config_slave_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (av_config_avalon_av_config_slave_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (av_config_avalon_av_config_slave_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (av_config_avalon_av_config_slave_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (av_config_avalon_av_config_slave_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (av_config_avalon_av_config_slave_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (av_config_avalon_av_config_slave_agent_rf_source_ready),               \n\t\t.rf_source_valid         (av_config_avalon_av_config_slave_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (av_config_avalon_av_config_slave_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (av_config_avalon_av_config_slave_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (av_config_avalon_av_config_slave_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),                                    \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),                                    \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),                                     \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),                                    \n\t\t.rdata_fifo_src_ready    (av_config_avalon_av_config_slave_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (av_config_avalon_av_config_slave_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (av_config_avalon_av_config_slave_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                                                \n\t\t.m0_writeresponsevalid   (1'b0)                                                                  \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (119),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) av_config_avalon_av_config_slave_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                            \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),                       \n\t\t.in_data           (av_config_avalon_av_config_slave_agent_rf_source_data),             \n\t\t.in_valid          (av_config_avalon_av_config_slave_agent_rf_source_valid),            \n\t\t.in_ready          (av_config_avalon_av_config_slave_agent_rf_source_ready),            \n\t\t.in_startofpacket  (av_config_avalon_av_config_slave_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (av_config_avalon_av_config_slave_agent_rf_source_endofpacket),      \n\t\t.out_data          (av_config_avalon_av_config_slave_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (av_config_avalon_av_config_slave_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (av_config_avalon_av_config_slave_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (av_config_avalon_av_config_slave_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (av_config_avalon_av_config_slave_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                             \n\t\t.csr_read          (1'b0),                                                              \n\t\t.csr_write         (1'b0),                                                              \n\t\t.csr_readdata      (),                                                                  \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                              \n\t\t.almost_full_data  (),                                                                  \n\t\t.almost_empty_data (),                                                                  \n\t\t.in_empty          (1'b0),                                                              \n\t\t.out_empty         (),                                                                  \n\t\t.in_error          (1'b0),                                                              \n\t\t.out_error         (),                                                                  \n\t\t.in_channel        (1'b0),                                                              \n\t\t.out_channel       ()                                                                   \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) av_config_avalon_av_config_slave_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                      \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),                 \n\t\t.in_data           (av_config_avalon_av_config_slave_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (av_config_avalon_av_config_slave_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (av_config_avalon_av_config_slave_agent_rdata_fifo_src_ready), \n\t\t.out_data          (av_config_avalon_av_config_slave_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (av_config_avalon_av_config_slave_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (av_config_avalon_av_config_slave_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                       \n\t\t.csr_read          (1'b0),                                                        \n\t\t.csr_write         (1'b0),                                                        \n\t\t.csr_readdata      (),                                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                        \n\t\t.almost_full_data  (),                                                            \n\t\t.almost_empty_data (),                                                            \n\t\t.in_startofpacket  (1'b0),                                                        \n\t\t.in_endofpacket    (1'b0),                                                        \n\t\t.out_startofpacket (),                                                            \n\t\t.out_endofpacket   (),                                                            \n\t\t.in_empty          (1'b0),                                                        \n\t\t.out_empty         (),                                                            \n\t\t.in_error          (1'b0),                                                        \n\t\t.out_error         (),                                                            \n\t\t.in_channel        (1'b0),                                                        \n\t\t.out_channel       ()                                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (117),\n\t\t.PKT_ORI_BURST_SIZE_L      (115),\n\t\t.PKT_RESPONSE_STATUS_H     (114),\n\t\t.PKT_RESPONSE_STATUS_L     (113),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_PROTECTION_H          (108),\n\t\t.PKT_PROTECTION_L          (106),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (93),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.ST_DATA_W                 (118),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) vga_subsystem_char_buffer_control_slave_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                                                      \n\t\t.reset                   (AV_Config_reset_reset_bridge_in_reset_reset),                                 \n\t\t.m0_address              (vga_subsystem_char_buffer_control_slave_agent_m0_address),                    \n\t\t.m0_burstcount           (vga_subsystem_char_buffer_control_slave_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (vga_subsystem_char_buffer_control_slave_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (vga_subsystem_char_buffer_control_slave_agent_m0_debugaccess),                \n\t\t.m0_lock                 (vga_subsystem_char_buffer_control_slave_agent_m0_lock),                       \n\t\t.m0_readdata             (vga_subsystem_char_buffer_control_slave_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (vga_subsystem_char_buffer_control_slave_agent_m0_readdatavalid),              \n\t\t.m0_read                 (vga_subsystem_char_buffer_control_slave_agent_m0_read),                       \n\t\t.m0_waitrequest          (vga_subsystem_char_buffer_control_slave_agent_m0_waitrequest),                \n\t\t.m0_writedata            (vga_subsystem_char_buffer_control_slave_agent_m0_writedata),                  \n\t\t.m0_write                (vga_subsystem_char_buffer_control_slave_agent_m0_write),                      \n\t\t.rp_endofpacket          (vga_subsystem_char_buffer_control_slave_agent_rp_endofpacket),                \n\t\t.rp_ready                (vga_subsystem_char_buffer_control_slave_agent_rp_ready),                      \n\t\t.rp_valid                (vga_subsystem_char_buffer_control_slave_agent_rp_valid),                      \n\t\t.rp_data                 (vga_subsystem_char_buffer_control_slave_agent_rp_data),                       \n\t\t.rp_startofpacket        (vga_subsystem_char_buffer_control_slave_agent_rp_startofpacket),              \n\t\t.cp_ready                (vga_subsystem_char_buffer_control_slave_burst_adapter_source0_ready),         \n\t\t.cp_valid                (vga_subsystem_char_buffer_control_slave_burst_adapter_source0_valid),         \n\t\t.cp_data                 (vga_subsystem_char_buffer_control_slave_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (vga_subsystem_char_buffer_control_slave_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (vga_subsystem_char_buffer_control_slave_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (vga_subsystem_char_buffer_control_slave_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (vga_subsystem_char_buffer_control_slave_agent_rf_source_ready),               \n\t\t.rf_source_valid         (vga_subsystem_char_buffer_control_slave_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (vga_subsystem_char_buffer_control_slave_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (vga_subsystem_char_buffer_control_slave_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (vga_subsystem_char_buffer_control_slave_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),                                           \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),                                           \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),                                            \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),                                           \n\t\t.rdata_fifo_src_ready    (vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                                                       \n\t\t.m0_writeresponsevalid   (1'b0)                                                                         \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (119),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) vga_subsystem_char_buffer_control_slave_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                                   \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),                              \n\t\t.in_data           (vga_subsystem_char_buffer_control_slave_agent_rf_source_data),             \n\t\t.in_valid          (vga_subsystem_char_buffer_control_slave_agent_rf_source_valid),            \n\t\t.in_ready          (vga_subsystem_char_buffer_control_slave_agent_rf_source_ready),            \n\t\t.in_startofpacket  (vga_subsystem_char_buffer_control_slave_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (vga_subsystem_char_buffer_control_slave_agent_rf_source_endofpacket),      \n\t\t.out_data          (vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (vga_subsystem_char_buffer_control_slave_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                    \n\t\t.csr_read          (1'b0),                                                                     \n\t\t.csr_write         (1'b0),                                                                     \n\t\t.csr_readdata      (),                                                                         \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                     \n\t\t.almost_full_data  (),                                                                         \n\t\t.almost_empty_data (),                                                                         \n\t\t.in_empty          (1'b0),                                                                     \n\t\t.out_empty         (),                                                                         \n\t\t.in_error          (1'b0),                                                                     \n\t\t.out_error         (),                                                                         \n\t\t.in_channel        (1'b0),                                                                     \n\t\t.out_channel       ()                                                                          \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) vga_subsystem_char_buffer_control_slave_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                             \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),                        \n\t\t.in_data           (vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_src_ready), \n\t\t.out_data          (vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                              \n\t\t.csr_read          (1'b0),                                                               \n\t\t.csr_write         (1'b0),                                                               \n\t\t.csr_readdata      (),                                                                   \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                               \n\t\t.almost_full_data  (),                                                                   \n\t\t.almost_empty_data (),                                                                   \n\t\t.in_startofpacket  (1'b0),                                                               \n\t\t.in_endofpacket    (1'b0),                                                               \n\t\t.out_startofpacket (),                                                                   \n\t\t.out_endofpacket   (),                                                                   \n\t\t.in_empty          (1'b0),                                                               \n\t\t.out_empty         (),                                                                   \n\t\t.in_error          (1'b0),                                                               \n\t\t.out_error         (),                                                                   \n\t\t.in_channel        (1'b0),                                                               \n\t\t.out_channel       ()                                                                    \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (117),\n\t\t.PKT_ORI_BURST_SIZE_L      (115),\n\t\t.PKT_RESPONSE_STATUS_H     (114),\n\t\t.PKT_RESPONSE_STATUS_L     (113),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_PROTECTION_H          (108),\n\t\t.PKT_PROTECTION_L          (106),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (93),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.ST_DATA_W                 (118),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) sysid_control_slave_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                                  \n\t\t.reset                   (AV_Config_reset_reset_bridge_in_reset_reset),             \n\t\t.m0_address              (sysid_control_slave_agent_m0_address),                    \n\t\t.m0_burstcount           (sysid_control_slave_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (sysid_control_slave_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (sysid_control_slave_agent_m0_debugaccess),                \n\t\t.m0_lock                 (sysid_control_slave_agent_m0_lock),                       \n\t\t.m0_readdata             (sysid_control_slave_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (sysid_control_slave_agent_m0_readdatavalid),              \n\t\t.m0_read                 (sysid_control_slave_agent_m0_read),                       \n\t\t.m0_waitrequest          (sysid_control_slave_agent_m0_waitrequest),                \n\t\t.m0_writedata            (sysid_control_slave_agent_m0_writedata),                  \n\t\t.m0_write                (sysid_control_slave_agent_m0_write),                      \n\t\t.rp_endofpacket          (sysid_control_slave_agent_rp_endofpacket),                \n\t\t.rp_ready                (sysid_control_slave_agent_rp_ready),                      \n\t\t.rp_valid                (sysid_control_slave_agent_rp_valid),                      \n\t\t.rp_data                 (sysid_control_slave_agent_rp_data),                       \n\t\t.rp_startofpacket        (sysid_control_slave_agent_rp_startofpacket),              \n\t\t.cp_ready                (sysid_control_slave_burst_adapter_source0_ready),         \n\t\t.cp_valid                (sysid_control_slave_burst_adapter_source0_valid),         \n\t\t.cp_data                 (sysid_control_slave_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (sysid_control_slave_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (sysid_control_slave_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (sysid_control_slave_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (sysid_control_slave_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (sysid_control_slave_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (sysid_control_slave_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (sysid_control_slave_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (sysid_control_slave_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (sysid_control_slave_agent_rf_source_ready),               \n\t\t.rf_source_valid         (sysid_control_slave_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (sysid_control_slave_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (sysid_control_slave_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (sysid_control_slave_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_003_out_0_ready),                       \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_003_out_0_valid),                       \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_003_out_0_data),                        \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_003_out_0_error),                       \n\t\t.rdata_fifo_src_ready    (sysid_control_slave_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (sysid_control_slave_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (sysid_control_slave_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                                   \n\t\t.m0_writeresponsevalid   (1'b0)                                                     \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (119),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sysid_control_slave_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                               \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),          \n\t\t.in_data           (sysid_control_slave_agent_rf_source_data),             \n\t\t.in_valid          (sysid_control_slave_agent_rf_source_valid),            \n\t\t.in_ready          (sysid_control_slave_agent_rf_source_ready),            \n\t\t.in_startofpacket  (sysid_control_slave_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (sysid_control_slave_agent_rf_source_endofpacket),      \n\t\t.out_data          (sysid_control_slave_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (sysid_control_slave_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (sysid_control_slave_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (sysid_control_slave_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (sysid_control_slave_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                \n\t\t.csr_read          (1'b0),                                                 \n\t\t.csr_write         (1'b0),                                                 \n\t\t.csr_readdata      (),                                                     \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                 \n\t\t.almost_full_data  (),                                                     \n\t\t.almost_empty_data (),                                                     \n\t\t.in_empty          (1'b0),                                                 \n\t\t.out_empty         (),                                                     \n\t\t.in_error          (1'b0),                                                 \n\t\t.out_error         (),                                                     \n\t\t.in_channel        (1'b0),                                                 \n\t\t.out_channel       ()                                                      \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sysid_control_slave_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                         \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),    \n\t\t.in_data           (sysid_control_slave_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (sysid_control_slave_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (sysid_control_slave_agent_rdata_fifo_src_ready), \n\t\t.out_data          (sysid_control_slave_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (sysid_control_slave_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (sysid_control_slave_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                          \n\t\t.csr_read          (1'b0),                                           \n\t\t.csr_write         (1'b0),                                           \n\t\t.csr_readdata      (),                                               \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),           \n\t\t.almost_full_data  (),                                               \n\t\t.almost_empty_data (),                                               \n\t\t.in_startofpacket  (1'b0),                                           \n\t\t.in_endofpacket    (1'b0),                                           \n\t\t.out_startofpacket (),                                               \n\t\t.out_endofpacket   (),                                               \n\t\t.in_empty          (1'b0),                                           \n\t\t.out_empty         (),                                               \n\t\t.in_error          (1'b0),                                           \n\t\t.out_error         (),                                               \n\t\t.in_channel        (1'b0),                                           \n\t\t.out_channel       ()                                                \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (117),\n\t\t.PKT_ORI_BURST_SIZE_L      (115),\n\t\t.PKT_RESPONSE_STATUS_H     (114),\n\t\t.PKT_RESPONSE_STATUS_L     (113),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_PROTECTION_H          (108),\n\t\t.PKT_PROTECTION_L          (106),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (93),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.ST_DATA_W                 (118),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) leds_s1_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                      \n\t\t.reset                   (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.m0_address              (leds_s1_agent_m0_address),                    \n\t\t.m0_burstcount           (leds_s1_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (leds_s1_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (leds_s1_agent_m0_debugaccess),                \n\t\t.m0_lock                 (leds_s1_agent_m0_lock),                       \n\t\t.m0_readdata             (leds_s1_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (leds_s1_agent_m0_readdatavalid),              \n\t\t.m0_read                 (leds_s1_agent_m0_read),                       \n\t\t.m0_waitrequest          (leds_s1_agent_m0_waitrequest),                \n\t\t.m0_writedata            (leds_s1_agent_m0_writedata),                  \n\t\t.m0_write                (leds_s1_agent_m0_write),                      \n\t\t.rp_endofpacket          (leds_s1_agent_rp_endofpacket),                \n\t\t.rp_ready                (leds_s1_agent_rp_ready),                      \n\t\t.rp_valid                (leds_s1_agent_rp_valid),                      \n\t\t.rp_data                 (leds_s1_agent_rp_data),                       \n\t\t.rp_startofpacket        (leds_s1_agent_rp_startofpacket),              \n\t\t.cp_ready                (leds_s1_burst_adapter_source0_ready),         \n\t\t.cp_valid                (leds_s1_burst_adapter_source0_valid),         \n\t\t.cp_data                 (leds_s1_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (leds_s1_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (leds_s1_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (leds_s1_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (leds_s1_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (leds_s1_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (leds_s1_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (leds_s1_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (leds_s1_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (leds_s1_agent_rf_source_ready),               \n\t\t.rf_source_valid         (leds_s1_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (leds_s1_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (leds_s1_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (leds_s1_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_004_out_0_ready),           \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_004_out_0_valid),           \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_004_out_0_data),            \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_004_out_0_error),           \n\t\t.rdata_fifo_src_ready    (leds_s1_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (leds_s1_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (leds_s1_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                       \n\t\t.m0_writeresponsevalid   (1'b0)                                         \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (119),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) leds_s1_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                      \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.in_data           (leds_s1_agent_rf_source_data),                \n\t\t.in_valid          (leds_s1_agent_rf_source_valid),               \n\t\t.in_ready          (leds_s1_agent_rf_source_ready),               \n\t\t.in_startofpacket  (leds_s1_agent_rf_source_startofpacket),       \n\t\t.in_endofpacket    (leds_s1_agent_rf_source_endofpacket),         \n\t\t.out_data          (leds_s1_agent_rsp_fifo_out_data),             \n\t\t.out_valid         (leds_s1_agent_rsp_fifo_out_valid),            \n\t\t.out_ready         (leds_s1_agent_rsp_fifo_out_ready),            \n\t\t.out_startofpacket (leds_s1_agent_rsp_fifo_out_startofpacket),    \n\t\t.out_endofpacket   (leds_s1_agent_rsp_fifo_out_endofpacket),      \n\t\t.csr_address       (2'b00),                                       \n\t\t.csr_read          (1'b0),                                        \n\t\t.csr_write         (1'b0),                                        \n\t\t.csr_readdata      (),                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),        \n\t\t.almost_full_data  (),                                            \n\t\t.almost_empty_data (),                                            \n\t\t.in_empty          (1'b0),                                        \n\t\t.out_empty         (),                                            \n\t\t.in_error          (1'b0),                                        \n\t\t.out_error         (),                                            \n\t\t.in_channel        (1'b0),                                        \n\t\t.out_channel       ()                                             \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) leds_s1_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                      \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.in_data           (leds_s1_agent_rdata_fifo_src_data),           \n\t\t.in_valid          (leds_s1_agent_rdata_fifo_src_valid),          \n\t\t.in_ready          (leds_s1_agent_rdata_fifo_src_ready),          \n\t\t.out_data          (leds_s1_agent_rdata_fifo_out_data),           \n\t\t.out_valid         (leds_s1_agent_rdata_fifo_out_valid),          \n\t\t.out_ready         (leds_s1_agent_rdata_fifo_out_ready),          \n\t\t.csr_address       (2'b00),                                       \n\t\t.csr_read          (1'b0),                                        \n\t\t.csr_write         (1'b0),                                        \n\t\t.csr_readdata      (),                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),        \n\t\t.almost_full_data  (),                                            \n\t\t.almost_empty_data (),                                            \n\t\t.in_startofpacket  (1'b0),                                        \n\t\t.in_endofpacket    (1'b0),                                        \n\t\t.out_startofpacket (),                                            \n\t\t.out_endofpacket   (),                                            \n\t\t.in_empty          (1'b0),                                        \n\t\t.out_empty         (),                                            \n\t\t.in_error          (1'b0),                                        \n\t\t.out_error         (),                                            \n\t\t.in_channel        (1'b0),                                        \n\t\t.out_channel       ()                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (117),\n\t\t.PKT_ORI_BURST_SIZE_L      (115),\n\t\t.PKT_RESPONSE_STATUS_H     (114),\n\t\t.PKT_RESPONSE_STATUS_L     (113),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_PROTECTION_H          (108),\n\t\t.PKT_PROTECTION_L          (106),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (93),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.ST_DATA_W                 (118),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) hex3_hex0_s1_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                           \n\t\t.reset                   (AV_Config_reset_reset_bridge_in_reset_reset),      \n\t\t.m0_address              (hex3_hex0_s1_agent_m0_address),                    \n\t\t.m0_burstcount           (hex3_hex0_s1_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (hex3_hex0_s1_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (hex3_hex0_s1_agent_m0_debugaccess),                \n\t\t.m0_lock                 (hex3_hex0_s1_agent_m0_lock),                       \n\t\t.m0_readdata             (hex3_hex0_s1_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (hex3_hex0_s1_agent_m0_readdatavalid),              \n\t\t.m0_read                 (hex3_hex0_s1_agent_m0_read),                       \n\t\t.m0_waitrequest          (hex3_hex0_s1_agent_m0_waitrequest),                \n\t\t.m0_writedata            (hex3_hex0_s1_agent_m0_writedata),                  \n\t\t.m0_write                (hex3_hex0_s1_agent_m0_write),                      \n\t\t.rp_endofpacket          (hex3_hex0_s1_agent_rp_endofpacket),                \n\t\t.rp_ready                (hex3_hex0_s1_agent_rp_ready),                      \n\t\t.rp_valid                (hex3_hex0_s1_agent_rp_valid),                      \n\t\t.rp_data                 (hex3_hex0_s1_agent_rp_data),                       \n\t\t.rp_startofpacket        (hex3_hex0_s1_agent_rp_startofpacket),              \n\t\t.cp_ready                (hex3_hex0_s1_burst_adapter_source0_ready),         \n\t\t.cp_valid                (hex3_hex0_s1_burst_adapter_source0_valid),         \n\t\t.cp_data                 (hex3_hex0_s1_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (hex3_hex0_s1_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (hex3_hex0_s1_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (hex3_hex0_s1_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (hex3_hex0_s1_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (hex3_hex0_s1_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (hex3_hex0_s1_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (hex3_hex0_s1_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (hex3_hex0_s1_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (hex3_hex0_s1_agent_rf_source_ready),               \n\t\t.rf_source_valid         (hex3_hex0_s1_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (hex3_hex0_s1_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (hex3_hex0_s1_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (hex3_hex0_s1_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_005_out_0_ready),                \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_005_out_0_valid),                \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_005_out_0_data),                 \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_005_out_0_error),                \n\t\t.rdata_fifo_src_ready    (hex3_hex0_s1_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (hex3_hex0_s1_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (hex3_hex0_s1_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                            \n\t\t.m0_writeresponsevalid   (1'b0)                                              \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (119),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) hex3_hex0_s1_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                        \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),   \n\t\t.in_data           (hex3_hex0_s1_agent_rf_source_data),             \n\t\t.in_valid          (hex3_hex0_s1_agent_rf_source_valid),            \n\t\t.in_ready          (hex3_hex0_s1_agent_rf_source_ready),            \n\t\t.in_startofpacket  (hex3_hex0_s1_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (hex3_hex0_s1_agent_rf_source_endofpacket),      \n\t\t.out_data          (hex3_hex0_s1_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (hex3_hex0_s1_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (hex3_hex0_s1_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (hex3_hex0_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (hex3_hex0_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                         \n\t\t.csr_read          (1'b0),                                          \n\t\t.csr_write         (1'b0),                                          \n\t\t.csr_readdata      (),                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),          \n\t\t.almost_full_data  (),                                              \n\t\t.almost_empty_data (),                                              \n\t\t.in_empty          (1'b0),                                          \n\t\t.out_empty         (),                                              \n\t\t.in_error          (1'b0),                                          \n\t\t.out_error         (),                                              \n\t\t.in_channel        (1'b0),                                          \n\t\t.out_channel       ()                                               \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) hex3_hex0_s1_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                      \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.in_data           (hex3_hex0_s1_agent_rdata_fifo_src_data),      \n\t\t.in_valid          (hex3_hex0_s1_agent_rdata_fifo_src_valid),     \n\t\t.in_ready          (hex3_hex0_s1_agent_rdata_fifo_src_ready),     \n\t\t.out_data          (hex3_hex0_s1_agent_rdata_fifo_out_data),      \n\t\t.out_valid         (hex3_hex0_s1_agent_rdata_fifo_out_valid),     \n\t\t.out_ready         (hex3_hex0_s1_agent_rdata_fifo_out_ready),     \n\t\t.csr_address       (2'b00),                                       \n\t\t.csr_read          (1'b0),                                        \n\t\t.csr_write         (1'b0),                                        \n\t\t.csr_readdata      (),                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),        \n\t\t.almost_full_data  (),                                            \n\t\t.almost_empty_data (),                                            \n\t\t.in_startofpacket  (1'b0),                                        \n\t\t.in_endofpacket    (1'b0),                                        \n\t\t.out_startofpacket (),                                            \n\t\t.out_endofpacket   (),                                            \n\t\t.in_empty          (1'b0),                                        \n\t\t.out_empty         (),                                            \n\t\t.in_error          (1'b0),                                        \n\t\t.out_error         (),                                            \n\t\t.in_channel        (1'b0),                                        \n\t\t.out_channel       ()                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (117),\n\t\t.PKT_ORI_BURST_SIZE_L      (115),\n\t\t.PKT_RESPONSE_STATUS_H     (114),\n\t\t.PKT_RESPONSE_STATUS_L     (113),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_PROTECTION_H          (108),\n\t\t.PKT_PROTECTION_L          (106),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (93),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.ST_DATA_W                 (118),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) slider_switches_s1_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                                 \n\t\t.reset                   (AV_Config_reset_reset_bridge_in_reset_reset),            \n\t\t.m0_address              (slider_switches_s1_agent_m0_address),                    \n\t\t.m0_burstcount           (slider_switches_s1_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (slider_switches_s1_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (slider_switches_s1_agent_m0_debugaccess),                \n\t\t.m0_lock                 (slider_switches_s1_agent_m0_lock),                       \n\t\t.m0_readdata             (slider_switches_s1_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (slider_switches_s1_agent_m0_readdatavalid),              \n\t\t.m0_read                 (slider_switches_s1_agent_m0_read),                       \n\t\t.m0_waitrequest          (slider_switches_s1_agent_m0_waitrequest),                \n\t\t.m0_writedata            (slider_switches_s1_agent_m0_writedata),                  \n\t\t.m0_write                (slider_switches_s1_agent_m0_write),                      \n\t\t.rp_endofpacket          (slider_switches_s1_agent_rp_endofpacket),                \n\t\t.rp_ready                (slider_switches_s1_agent_rp_ready),                      \n\t\t.rp_valid                (slider_switches_s1_agent_rp_valid),                      \n\t\t.rp_data                 (slider_switches_s1_agent_rp_data),                       \n\t\t.rp_startofpacket        (slider_switches_s1_agent_rp_startofpacket),              \n\t\t.cp_ready                (slider_switches_s1_burst_adapter_source0_ready),         \n\t\t.cp_valid                (slider_switches_s1_burst_adapter_source0_valid),         \n\t\t.cp_data                 (slider_switches_s1_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (slider_switches_s1_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (slider_switches_s1_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (slider_switches_s1_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (slider_switches_s1_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (slider_switches_s1_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (slider_switches_s1_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (slider_switches_s1_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (slider_switches_s1_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (slider_switches_s1_agent_rf_source_ready),               \n\t\t.rf_source_valid         (slider_switches_s1_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (slider_switches_s1_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (slider_switches_s1_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (slider_switches_s1_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_006_out_0_ready),                      \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_006_out_0_valid),                      \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_006_out_0_data),                       \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_006_out_0_error),                      \n\t\t.rdata_fifo_src_ready    (slider_switches_s1_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (slider_switches_s1_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (slider_switches_s1_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                                  \n\t\t.m0_writeresponsevalid   (1'b0)                                                    \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (119),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) slider_switches_s1_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                              \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),         \n\t\t.in_data           (slider_switches_s1_agent_rf_source_data),             \n\t\t.in_valid          (slider_switches_s1_agent_rf_source_valid),            \n\t\t.in_ready          (slider_switches_s1_agent_rf_source_ready),            \n\t\t.in_startofpacket  (slider_switches_s1_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (slider_switches_s1_agent_rf_source_endofpacket),      \n\t\t.out_data          (slider_switches_s1_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (slider_switches_s1_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (slider_switches_s1_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (slider_switches_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (slider_switches_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                               \n\t\t.csr_read          (1'b0),                                                \n\t\t.csr_write         (1'b0),                                                \n\t\t.csr_readdata      (),                                                    \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                \n\t\t.almost_full_data  (),                                                    \n\t\t.almost_empty_data (),                                                    \n\t\t.in_empty          (1'b0),                                                \n\t\t.out_empty         (),                                                    \n\t\t.in_error          (1'b0),                                                \n\t\t.out_error         (),                                                    \n\t\t.in_channel        (1'b0),                                                \n\t\t.out_channel       ()                                                     \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) slider_switches_s1_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                        \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),   \n\t\t.in_data           (slider_switches_s1_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (slider_switches_s1_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (slider_switches_s1_agent_rdata_fifo_src_ready), \n\t\t.out_data          (slider_switches_s1_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (slider_switches_s1_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (slider_switches_s1_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                         \n\t\t.csr_read          (1'b0),                                          \n\t\t.csr_write         (1'b0),                                          \n\t\t.csr_readdata      (),                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),          \n\t\t.almost_full_data  (),                                              \n\t\t.almost_empty_data (),                                              \n\t\t.in_startofpacket  (1'b0),                                          \n\t\t.in_endofpacket    (1'b0),                                          \n\t\t.out_startofpacket (),                                              \n\t\t.out_endofpacket   (),                                              \n\t\t.in_empty          (1'b0),                                          \n\t\t.out_empty         (),                                              \n\t\t.in_error          (1'b0),                                          \n\t\t.out_error         (),                                              \n\t\t.in_channel        (1'b0),                                          \n\t\t.out_channel       ()                                               \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (117),\n\t\t.PKT_ORI_BURST_SIZE_L      (115),\n\t\t.PKT_RESPONSE_STATUS_H     (114),\n\t\t.PKT_RESPONSE_STATUS_L     (113),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_PROTECTION_H          (108),\n\t\t.PKT_PROTECTION_L          (106),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (93),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.ST_DATA_W                 (118),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) pushbuttons_s1_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                             \n\t\t.reset                   (AV_Config_reset_reset_bridge_in_reset_reset),        \n\t\t.m0_address              (pushbuttons_s1_agent_m0_address),                    \n\t\t.m0_burstcount           (pushbuttons_s1_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (pushbuttons_s1_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (pushbuttons_s1_agent_m0_debugaccess),                \n\t\t.m0_lock                 (pushbuttons_s1_agent_m0_lock),                       \n\t\t.m0_readdata             (pushbuttons_s1_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (pushbuttons_s1_agent_m0_readdatavalid),              \n\t\t.m0_read                 (pushbuttons_s1_agent_m0_read),                       \n\t\t.m0_waitrequest          (pushbuttons_s1_agent_m0_waitrequest),                \n\t\t.m0_writedata            (pushbuttons_s1_agent_m0_writedata),                  \n\t\t.m0_write                (pushbuttons_s1_agent_m0_write),                      \n\t\t.rp_endofpacket          (pushbuttons_s1_agent_rp_endofpacket),                \n\t\t.rp_ready                (pushbuttons_s1_agent_rp_ready),                      \n\t\t.rp_valid                (pushbuttons_s1_agent_rp_valid),                      \n\t\t.rp_data                 (pushbuttons_s1_agent_rp_data),                       \n\t\t.rp_startofpacket        (pushbuttons_s1_agent_rp_startofpacket),              \n\t\t.cp_ready                (pushbuttons_s1_burst_adapter_source0_ready),         \n\t\t.cp_valid                (pushbuttons_s1_burst_adapter_source0_valid),         \n\t\t.cp_data                 (pushbuttons_s1_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (pushbuttons_s1_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (pushbuttons_s1_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (pushbuttons_s1_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (pushbuttons_s1_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (pushbuttons_s1_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (pushbuttons_s1_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (pushbuttons_s1_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (pushbuttons_s1_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (pushbuttons_s1_agent_rf_source_ready),               \n\t\t.rf_source_valid         (pushbuttons_s1_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (pushbuttons_s1_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (pushbuttons_s1_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (pushbuttons_s1_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_007_out_0_ready),                  \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_007_out_0_valid),                  \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_007_out_0_data),                   \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_007_out_0_error),                  \n\t\t.rdata_fifo_src_ready    (pushbuttons_s1_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (pushbuttons_s1_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (pushbuttons_s1_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (119),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) pushbuttons_s1_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                          \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),     \n\t\t.in_data           (pushbuttons_s1_agent_rf_source_data),             \n\t\t.in_valid          (pushbuttons_s1_agent_rf_source_valid),            \n\t\t.in_ready          (pushbuttons_s1_agent_rf_source_ready),            \n\t\t.in_startofpacket  (pushbuttons_s1_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (pushbuttons_s1_agent_rf_source_endofpacket),      \n\t\t.out_data          (pushbuttons_s1_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (pushbuttons_s1_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (pushbuttons_s1_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (pushbuttons_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (pushbuttons_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                           \n\t\t.csr_read          (1'b0),                                            \n\t\t.csr_write         (1'b0),                                            \n\t\t.csr_readdata      (),                                                \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),            \n\t\t.almost_full_data  (),                                                \n\t\t.almost_empty_data (),                                                \n\t\t.in_empty          (1'b0),                                            \n\t\t.out_empty         (),                                                \n\t\t.in_error          (1'b0),                                            \n\t\t.out_error         (),                                                \n\t\t.in_channel        (1'b0),                                            \n\t\t.out_channel       ()                                                 \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) pushbuttons_s1_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                      \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.in_data           (pushbuttons_s1_agent_rdata_fifo_src_data),    \n\t\t.in_valid          (pushbuttons_s1_agent_rdata_fifo_src_valid),   \n\t\t.in_ready          (pushbuttons_s1_agent_rdata_fifo_src_ready),   \n\t\t.out_data          (pushbuttons_s1_agent_rdata_fifo_out_data),    \n\t\t.out_valid         (pushbuttons_s1_agent_rdata_fifo_out_valid),   \n\t\t.out_ready         (pushbuttons_s1_agent_rdata_fifo_out_ready),   \n\t\t.csr_address       (2'b00),                                       \n\t\t.csr_read          (1'b0),                                        \n\t\t.csr_write         (1'b0),                                        \n\t\t.csr_readdata      (),                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),        \n\t\t.almost_full_data  (),                                            \n\t\t.almost_empty_data (),                                            \n\t\t.in_startofpacket  (1'b0),                                        \n\t\t.in_endofpacket    (1'b0),                                        \n\t\t.out_startofpacket (),                                            \n\t\t.out_endofpacket   (),                                            \n\t\t.in_empty          (1'b0),                                        \n\t\t.out_empty         (),                                            \n\t\t.in_error          (1'b0),                                        \n\t\t.out_error         (),                                            \n\t\t.in_channel        (1'b0),                                        \n\t\t.out_channel       ()                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (117),\n\t\t.PKT_ORI_BURST_SIZE_L      (115),\n\t\t.PKT_RESPONSE_STATUS_H     (114),\n\t\t.PKT_RESPONSE_STATUS_L     (113),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_PROTECTION_H          (108),\n\t\t.PKT_PROTECTION_L          (106),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (93),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.ST_DATA_W                 (118),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) pixel_dma_addr_translation_slave_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                                               \n\t\t.reset                   (AV_Config_reset_reset_bridge_in_reset_reset),                          \n\t\t.m0_address              (pixel_dma_addr_translation_slave_agent_m0_address),                    \n\t\t.m0_burstcount           (pixel_dma_addr_translation_slave_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (pixel_dma_addr_translation_slave_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (pixel_dma_addr_translation_slave_agent_m0_debugaccess),                \n\t\t.m0_lock                 (pixel_dma_addr_translation_slave_agent_m0_lock),                       \n\t\t.m0_readdata             (pixel_dma_addr_translation_slave_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (pixel_dma_addr_translation_slave_agent_m0_readdatavalid),              \n\t\t.m0_read                 (pixel_dma_addr_translation_slave_agent_m0_read),                       \n\t\t.m0_waitrequest          (pixel_dma_addr_translation_slave_agent_m0_waitrequest),                \n\t\t.m0_writedata            (pixel_dma_addr_translation_slave_agent_m0_writedata),                  \n\t\t.m0_write                (pixel_dma_addr_translation_slave_agent_m0_write),                      \n\t\t.rp_endofpacket          (pixel_dma_addr_translation_slave_agent_rp_endofpacket),                \n\t\t.rp_ready                (pixel_dma_addr_translation_slave_agent_rp_ready),                      \n\t\t.rp_valid                (pixel_dma_addr_translation_slave_agent_rp_valid),                      \n\t\t.rp_data                 (pixel_dma_addr_translation_slave_agent_rp_data),                       \n\t\t.rp_startofpacket        (pixel_dma_addr_translation_slave_agent_rp_startofpacket),              \n\t\t.cp_ready                (pixel_dma_addr_translation_slave_burst_adapter_source0_ready),         \n\t\t.cp_valid                (pixel_dma_addr_translation_slave_burst_adapter_source0_valid),         \n\t\t.cp_data                 (pixel_dma_addr_translation_slave_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (pixel_dma_addr_translation_slave_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (pixel_dma_addr_translation_slave_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (pixel_dma_addr_translation_slave_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (pixel_dma_addr_translation_slave_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (pixel_dma_addr_translation_slave_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (pixel_dma_addr_translation_slave_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (pixel_dma_addr_translation_slave_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (pixel_dma_addr_translation_slave_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (pixel_dma_addr_translation_slave_agent_rf_source_ready),               \n\t\t.rf_source_valid         (pixel_dma_addr_translation_slave_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (pixel_dma_addr_translation_slave_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (pixel_dma_addr_translation_slave_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (pixel_dma_addr_translation_slave_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_008_out_0_ready),                                    \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_008_out_0_valid),                                    \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_008_out_0_data),                                     \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_008_out_0_error),                                    \n\t\t.rdata_fifo_src_ready    (pixel_dma_addr_translation_slave_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (pixel_dma_addr_translation_slave_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (pixel_dma_addr_translation_slave_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                                                \n\t\t.m0_writeresponsevalid   (1'b0)                                                                  \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (119),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) pixel_dma_addr_translation_slave_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                            \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),                       \n\t\t.in_data           (pixel_dma_addr_translation_slave_agent_rf_source_data),             \n\t\t.in_valid          (pixel_dma_addr_translation_slave_agent_rf_source_valid),            \n\t\t.in_ready          (pixel_dma_addr_translation_slave_agent_rf_source_ready),            \n\t\t.in_startofpacket  (pixel_dma_addr_translation_slave_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (pixel_dma_addr_translation_slave_agent_rf_source_endofpacket),      \n\t\t.out_data          (pixel_dma_addr_translation_slave_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (pixel_dma_addr_translation_slave_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (pixel_dma_addr_translation_slave_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (pixel_dma_addr_translation_slave_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (pixel_dma_addr_translation_slave_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                             \n\t\t.csr_read          (1'b0),                                                              \n\t\t.csr_write         (1'b0),                                                              \n\t\t.csr_readdata      (),                                                                  \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                              \n\t\t.almost_full_data  (),                                                                  \n\t\t.almost_empty_data (),                                                                  \n\t\t.in_empty          (1'b0),                                                              \n\t\t.out_empty         (),                                                                  \n\t\t.in_error          (1'b0),                                                              \n\t\t.out_error         (),                                                                  \n\t\t.in_channel        (1'b0),                                                              \n\t\t.out_channel       ()                                                                   \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) pixel_dma_addr_translation_slave_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                      \n\t\t.reset             (AV_Config_reset_reset_bridge_in_reset_reset),                 \n\t\t.in_data           (pixel_dma_addr_translation_slave_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (pixel_dma_addr_translation_slave_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (pixel_dma_addr_translation_slave_agent_rdata_fifo_src_ready), \n\t\t.out_data          (pixel_dma_addr_translation_slave_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (pixel_dma_addr_translation_slave_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (pixel_dma_addr_translation_slave_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                       \n\t\t.csr_read          (1'b0),                                                        \n\t\t.csr_write         (1'b0),                                                        \n\t\t.csr_readdata      (),                                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                        \n\t\t.almost_full_data  (),                                                            \n\t\t.almost_empty_data (),                                                            \n\t\t.in_startofpacket  (1'b0),                                                        \n\t\t.in_endofpacket    (1'b0),                                                        \n\t\t.out_startofpacket (),                                                            \n\t\t.out_endofpacket   (),                                                            \n\t\t.in_empty          (1'b0),                                                        \n\t\t.out_empty         (),                                                            \n\t\t.in_error          (1'b0),                                                        \n\t\t.out_error         (),                                                            \n\t\t.in_channel        (1'b0),                                                        \n\t\t.out_channel       ()                                                             \n\t);\n\n\tComputer_System_mm_interconnect_2_router router (\n\t\t.sink_ready         (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_ready),                        \n\t\t.sink_valid         (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_valid),                        \n\t\t.sink_data          (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_data),                         \n\t\t.sink_startofpacket (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_startofpacket),                \n\t\t.sink_endofpacket   (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_endofpacket),                  \n\t\t.clk                (System_PLL_sys_clk_clk),                                                   \n\t\t.reset              (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_src_ready),                                                         \n\t\t.src_valid          (router_src_valid),                                                         \n\t\t.src_data           (router_src_data),                                                          \n\t\t.src_channel        (router_src_channel),                                                       \n\t\t.src_startofpacket  (router_src_startofpacket),                                                 \n\t\t.src_endofpacket    (router_src_endofpacket)                                                    \n\t);\n\n\tComputer_System_mm_interconnect_2_router router_001 (\n\t\t.sink_ready         (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_ready),                         \n\t\t.sink_valid         (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_valid),                         \n\t\t.sink_data          (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_data),                          \n\t\t.sink_startofpacket (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_startofpacket),                 \n\t\t.sink_endofpacket   (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_endofpacket),                   \n\t\t.clk                (System_PLL_sys_clk_clk),                                                   \n\t\t.reset              (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_001_src_ready),                                                     \n\t\t.src_valid          (router_001_src_valid),                                                     \n\t\t.src_data           (router_001_src_data),                                                      \n\t\t.src_channel        (router_001_src_channel),                                                   \n\t\t.src_startofpacket  (router_001_src_startofpacket),                                             \n\t\t.src_endofpacket    (router_001_src_endofpacket)                                                \n\t);\n\n\tComputer_System_mm_interconnect_2_router_002 router_002 (\n\t\t.sink_ready         (audio_subsystem_audio_slave_agent_rp_ready),         \n\t\t.sink_valid         (audio_subsystem_audio_slave_agent_rp_valid),         \n\t\t.sink_data          (audio_subsystem_audio_slave_agent_rp_data),          \n\t\t.sink_startofpacket (audio_subsystem_audio_slave_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (audio_subsystem_audio_slave_agent_rp_endofpacket),   \n\t\t.clk                (System_PLL_sys_clk_clk),                             \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset),        \n\t\t.src_ready          (router_002_src_ready),                               \n\t\t.src_valid          (router_002_src_valid),                               \n\t\t.src_data           (router_002_src_data),                                \n\t\t.src_channel        (router_002_src_channel),                             \n\t\t.src_startofpacket  (router_002_src_startofpacket),                       \n\t\t.src_endofpacket    (router_002_src_endofpacket)                          \n\t);\n\n\tComputer_System_mm_interconnect_2_router_002 router_003 (\n\t\t.sink_ready         (av_config_avalon_av_config_slave_agent_rp_ready),         \n\t\t.sink_valid         (av_config_avalon_av_config_slave_agent_rp_valid),         \n\t\t.sink_data          (av_config_avalon_av_config_slave_agent_rp_data),          \n\t\t.sink_startofpacket (av_config_avalon_av_config_slave_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (av_config_avalon_av_config_slave_agent_rp_endofpacket),   \n\t\t.clk                (System_PLL_sys_clk_clk),                                  \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset),             \n\t\t.src_ready          (router_003_src_ready),                                    \n\t\t.src_valid          (router_003_src_valid),                                    \n\t\t.src_data           (router_003_src_data),                                     \n\t\t.src_channel        (router_003_src_channel),                                  \n\t\t.src_startofpacket  (router_003_src_startofpacket),                            \n\t\t.src_endofpacket    (router_003_src_endofpacket)                               \n\t);\n\n\tComputer_System_mm_interconnect_2_router_002 router_004 (\n\t\t.sink_ready         (vga_subsystem_char_buffer_control_slave_agent_rp_ready),         \n\t\t.sink_valid         (vga_subsystem_char_buffer_control_slave_agent_rp_valid),         \n\t\t.sink_data          (vga_subsystem_char_buffer_control_slave_agent_rp_data),          \n\t\t.sink_startofpacket (vga_subsystem_char_buffer_control_slave_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (vga_subsystem_char_buffer_control_slave_agent_rp_endofpacket),   \n\t\t.clk                (System_PLL_sys_clk_clk),                                         \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset),                    \n\t\t.src_ready          (router_004_src_ready),                                           \n\t\t.src_valid          (router_004_src_valid),                                           \n\t\t.src_data           (router_004_src_data),                                            \n\t\t.src_channel        (router_004_src_channel),                                         \n\t\t.src_startofpacket  (router_004_src_startofpacket),                                   \n\t\t.src_endofpacket    (router_004_src_endofpacket)                                      \n\t);\n\n\tComputer_System_mm_interconnect_2_router_002 router_005 (\n\t\t.sink_ready         (sysid_control_slave_agent_rp_ready),          \n\t\t.sink_valid         (sysid_control_slave_agent_rp_valid),          \n\t\t.sink_data          (sysid_control_slave_agent_rp_data),           \n\t\t.sink_startofpacket (sysid_control_slave_agent_rp_startofpacket),  \n\t\t.sink_endofpacket   (sysid_control_slave_agent_rp_endofpacket),    \n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_005_src_ready),                        \n\t\t.src_valid          (router_005_src_valid),                        \n\t\t.src_data           (router_005_src_data),                         \n\t\t.src_channel        (router_005_src_channel),                      \n\t\t.src_startofpacket  (router_005_src_startofpacket),                \n\t\t.src_endofpacket    (router_005_src_endofpacket)                   \n\t);\n\n\tComputer_System_mm_interconnect_2_router_002 router_006 (\n\t\t.sink_ready         (leds_s1_agent_rp_ready),                      \n\t\t.sink_valid         (leds_s1_agent_rp_valid),                      \n\t\t.sink_data          (leds_s1_agent_rp_data),                       \n\t\t.sink_startofpacket (leds_s1_agent_rp_startofpacket),              \n\t\t.sink_endofpacket   (leds_s1_agent_rp_endofpacket),                \n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_006_src_ready),                        \n\t\t.src_valid          (router_006_src_valid),                        \n\t\t.src_data           (router_006_src_data),                         \n\t\t.src_channel        (router_006_src_channel),                      \n\t\t.src_startofpacket  (router_006_src_startofpacket),                \n\t\t.src_endofpacket    (router_006_src_endofpacket)                   \n\t);\n\n\tComputer_System_mm_interconnect_2_router_002 router_007 (\n\t\t.sink_ready         (hex3_hex0_s1_agent_rp_ready),                 \n\t\t.sink_valid         (hex3_hex0_s1_agent_rp_valid),                 \n\t\t.sink_data          (hex3_hex0_s1_agent_rp_data),                  \n\t\t.sink_startofpacket (hex3_hex0_s1_agent_rp_startofpacket),         \n\t\t.sink_endofpacket   (hex3_hex0_s1_agent_rp_endofpacket),           \n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_007_src_ready),                        \n\t\t.src_valid          (router_007_src_valid),                        \n\t\t.src_data           (router_007_src_data),                         \n\t\t.src_channel        (router_007_src_channel),                      \n\t\t.src_startofpacket  (router_007_src_startofpacket),                \n\t\t.src_endofpacket    (router_007_src_endofpacket)                   \n\t);\n\n\tComputer_System_mm_interconnect_2_router_002 router_008 (\n\t\t.sink_ready         (slider_switches_s1_agent_rp_ready),           \n\t\t.sink_valid         (slider_switches_s1_agent_rp_valid),           \n\t\t.sink_data          (slider_switches_s1_agent_rp_data),            \n\t\t.sink_startofpacket (slider_switches_s1_agent_rp_startofpacket),   \n\t\t.sink_endofpacket   (slider_switches_s1_agent_rp_endofpacket),     \n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_008_src_ready),                        \n\t\t.src_valid          (router_008_src_valid),                        \n\t\t.src_data           (router_008_src_data),                         \n\t\t.src_channel        (router_008_src_channel),                      \n\t\t.src_startofpacket  (router_008_src_startofpacket),                \n\t\t.src_endofpacket    (router_008_src_endofpacket)                   \n\t);\n\n\tComputer_System_mm_interconnect_2_router_002 router_009 (\n\t\t.sink_ready         (pushbuttons_s1_agent_rp_ready),               \n\t\t.sink_valid         (pushbuttons_s1_agent_rp_valid),               \n\t\t.sink_data          (pushbuttons_s1_agent_rp_data),                \n\t\t.sink_startofpacket (pushbuttons_s1_agent_rp_startofpacket),       \n\t\t.sink_endofpacket   (pushbuttons_s1_agent_rp_endofpacket),         \n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_009_src_ready),                        \n\t\t.src_valid          (router_009_src_valid),                        \n\t\t.src_data           (router_009_src_data),                         \n\t\t.src_channel        (router_009_src_channel),                      \n\t\t.src_startofpacket  (router_009_src_startofpacket),                \n\t\t.src_endofpacket    (router_009_src_endofpacket)                   \n\t);\n\n\tComputer_System_mm_interconnect_2_router_002 router_010 (\n\t\t.sink_ready         (pixel_dma_addr_translation_slave_agent_rp_ready),         \n\t\t.sink_valid         (pixel_dma_addr_translation_slave_agent_rp_valid),         \n\t\t.sink_data          (pixel_dma_addr_translation_slave_agent_rp_data),          \n\t\t.sink_startofpacket (pixel_dma_addr_translation_slave_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (pixel_dma_addr_translation_slave_agent_rp_endofpacket),   \n\t\t.clk                (System_PLL_sys_clk_clk),                                  \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset),             \n\t\t.src_ready          (router_010_src_ready),                                    \n\t\t.src_valid          (router_010_src_valid),                                    \n\t\t.src_data           (router_010_src_data),                                     \n\t\t.src_channel        (router_010_src_channel),                                  \n\t\t.src_startofpacket  (router_010_src_startofpacket),                            \n\t\t.src_endofpacket    (router_010_src_endofpacket)                               \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (93),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.MAX_OUTSTANDING_RESPONSES (3),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (118),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.VALID_WIDTH               (9),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.SUPPORTS_POSTED_WRITES    (1),\n\t\t.SUPPORTS_NONPOSTED_WRITES (0),\n\t\t.REORDER                   (0)\n\t) arm_a9_hps_h2f_lw_axi_master_wr_limiter (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                                   \n\t\t.reset                  (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.cmd_sink_ready         (router_src_ready),                                                         \n\t\t.cmd_sink_valid         (router_src_valid),                                                         \n\t\t.cmd_sink_data          (router_src_data),                                                          \n\t\t.cmd_sink_channel       (router_src_channel),                                                       \n\t\t.cmd_sink_startofpacket (router_src_startofpacket),                                                 \n\t\t.cmd_sink_endofpacket   (router_src_endofpacket),                                                   \n\t\t.cmd_src_ready          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_ready),                    \n\t\t.cmd_src_data           (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_data),                     \n\t\t.cmd_src_channel        (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_channel),                  \n\t\t.cmd_src_startofpacket  (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_startofpacket),            \n\t\t.cmd_src_endofpacket    (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_endofpacket),              \n\t\t.rsp_sink_ready         (rsp_mux_src_ready),                                                        \n\t\t.rsp_sink_valid         (rsp_mux_src_valid),                                                        \n\t\t.rsp_sink_channel       (rsp_mux_src_channel),                                                      \n\t\t.rsp_sink_data          (rsp_mux_src_data),                                                         \n\t\t.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                                                \n\t\t.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                                                  \n\t\t.rsp_src_ready          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_ready),                    \n\t\t.rsp_src_valid          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_valid),                    \n\t\t.rsp_src_data           (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_data),                     \n\t\t.rsp_src_channel        (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_channel),                  \n\t\t.rsp_src_startofpacket  (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_startofpacket),            \n\t\t.rsp_src_endofpacket    (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_endofpacket),              \n\t\t.cmd_src_valid          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_valid_data)                    \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (93),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.MAX_OUTSTANDING_RESPONSES (3),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (118),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.VALID_WIDTH               (9),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.SUPPORTS_POSTED_WRITES    (1),\n\t\t.SUPPORTS_NONPOSTED_WRITES (0),\n\t\t.REORDER                   (0)\n\t) arm_a9_hps_h2f_lw_axi_master_rd_limiter (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                                   \n\t\t.reset                  (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.cmd_sink_ready         (router_001_src_ready),                                                     \n\t\t.cmd_sink_valid         (router_001_src_valid),                                                     \n\t\t.cmd_sink_data          (router_001_src_data),                                                      \n\t\t.cmd_sink_channel       (router_001_src_channel),                                                   \n\t\t.cmd_sink_startofpacket (router_001_src_startofpacket),                                             \n\t\t.cmd_sink_endofpacket   (router_001_src_endofpacket),                                               \n\t\t.cmd_src_ready          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_ready),                    \n\t\t.cmd_src_data           (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_data),                     \n\t\t.cmd_src_channel        (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_channel),                  \n\t\t.cmd_src_startofpacket  (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_startofpacket),            \n\t\t.cmd_src_endofpacket    (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_endofpacket),              \n\t\t.rsp_sink_ready         (rsp_mux_001_src_ready),                                                    \n\t\t.rsp_sink_valid         (rsp_mux_001_src_valid),                                                    \n\t\t.rsp_sink_channel       (rsp_mux_001_src_channel),                                                  \n\t\t.rsp_sink_data          (rsp_mux_001_src_data),                                                     \n\t\t.rsp_sink_startofpacket (rsp_mux_001_src_startofpacket),                                            \n\t\t.rsp_sink_endofpacket   (rsp_mux_001_src_endofpacket),                                              \n\t\t.rsp_src_ready          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_ready),                    \n\t\t.rsp_src_valid          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_valid),                    \n\t\t.rsp_src_data           (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_data),                     \n\t\t.rsp_src_channel        (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_channel),                  \n\t\t.rsp_src_startofpacket  (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_startofpacket),            \n\t\t.rsp_src_endofpacket    (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_endofpacket),              \n\t\t.cmd_src_valid          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_valid_data)                    \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (118),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.OUT_BYTE_CNT_H            (65),\n\t\t.OUT_BURSTWRAP_H           (76),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) audio_subsystem_audio_slave_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                                          \n\t\t.reset                 (AV_Config_reset_reset_bridge_in_reset_reset),                     \n\t\t.sink0_valid           (cmd_mux_src_valid),                                               \n\t\t.sink0_data            (cmd_mux_src_data),                                                \n\t\t.sink0_channel         (cmd_mux_src_channel),                                             \n\t\t.sink0_startofpacket   (cmd_mux_src_startofpacket),                                       \n\t\t.sink0_endofpacket     (cmd_mux_src_endofpacket),                                         \n\t\t.sink0_ready           (cmd_mux_src_ready),                                               \n\t\t.source0_valid         (audio_subsystem_audio_slave_burst_adapter_source0_valid),         \n\t\t.source0_data          (audio_subsystem_audio_slave_burst_adapter_source0_data),          \n\t\t.source0_channel       (audio_subsystem_audio_slave_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (audio_subsystem_audio_slave_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (audio_subsystem_audio_slave_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (audio_subsystem_audio_slave_burst_adapter_source0_ready)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (118),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.OUT_BYTE_CNT_H            (65),\n\t\t.OUT_BURSTWRAP_H           (76),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) av_config_avalon_av_config_slave_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                                               \n\t\t.reset                 (AV_Config_reset_reset_bridge_in_reset_reset),                          \n\t\t.sink0_valid           (cmd_mux_001_src_valid),                                                \n\t\t.sink0_data            (cmd_mux_001_src_data),                                                 \n\t\t.sink0_channel         (cmd_mux_001_src_channel),                                              \n\t\t.sink0_startofpacket   (cmd_mux_001_src_startofpacket),                                        \n\t\t.sink0_endofpacket     (cmd_mux_001_src_endofpacket),                                          \n\t\t.sink0_ready           (cmd_mux_001_src_ready),                                                \n\t\t.source0_valid         (av_config_avalon_av_config_slave_burst_adapter_source0_valid),         \n\t\t.source0_data          (av_config_avalon_av_config_slave_burst_adapter_source0_data),          \n\t\t.source0_channel       (av_config_avalon_av_config_slave_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (av_config_avalon_av_config_slave_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (av_config_avalon_av_config_slave_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (av_config_avalon_av_config_slave_burst_adapter_source0_ready)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (118),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.OUT_BYTE_CNT_H            (65),\n\t\t.OUT_BURSTWRAP_H           (76),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) vga_subsystem_char_buffer_control_slave_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                                                      \n\t\t.reset                 (AV_Config_reset_reset_bridge_in_reset_reset),                                 \n\t\t.sink0_valid           (cmd_mux_002_src_valid),                                                       \n\t\t.sink0_data            (cmd_mux_002_src_data),                                                        \n\t\t.sink0_channel         (cmd_mux_002_src_channel),                                                     \n\t\t.sink0_startofpacket   (cmd_mux_002_src_startofpacket),                                               \n\t\t.sink0_endofpacket     (cmd_mux_002_src_endofpacket),                                                 \n\t\t.sink0_ready           (cmd_mux_002_src_ready),                                                       \n\t\t.source0_valid         (vga_subsystem_char_buffer_control_slave_burst_adapter_source0_valid),         \n\t\t.source0_data          (vga_subsystem_char_buffer_control_slave_burst_adapter_source0_data),          \n\t\t.source0_channel       (vga_subsystem_char_buffer_control_slave_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (vga_subsystem_char_buffer_control_slave_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (vga_subsystem_char_buffer_control_slave_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (vga_subsystem_char_buffer_control_slave_burst_adapter_source0_ready)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (118),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.OUT_BYTE_CNT_H            (65),\n\t\t.OUT_BURSTWRAP_H           (76),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) sysid_control_slave_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                                  \n\t\t.reset                 (AV_Config_reset_reset_bridge_in_reset_reset),             \n\t\t.sink0_valid           (cmd_mux_003_src_valid),                                   \n\t\t.sink0_data            (cmd_mux_003_src_data),                                    \n\t\t.sink0_channel         (cmd_mux_003_src_channel),                                 \n\t\t.sink0_startofpacket   (cmd_mux_003_src_startofpacket),                           \n\t\t.sink0_endofpacket     (cmd_mux_003_src_endofpacket),                             \n\t\t.sink0_ready           (cmd_mux_003_src_ready),                                   \n\t\t.source0_valid         (sysid_control_slave_burst_adapter_source0_valid),         \n\t\t.source0_data          (sysid_control_slave_burst_adapter_source0_data),          \n\t\t.source0_channel       (sysid_control_slave_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (sysid_control_slave_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (sysid_control_slave_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (sysid_control_slave_burst_adapter_source0_ready)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (118),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.OUT_BYTE_CNT_H            (65),\n\t\t.OUT_BURSTWRAP_H           (76),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) leds_s1_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                      \n\t\t.reset                 (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.sink0_valid           (cmd_mux_004_src_valid),                       \n\t\t.sink0_data            (cmd_mux_004_src_data),                        \n\t\t.sink0_channel         (cmd_mux_004_src_channel),                     \n\t\t.sink0_startofpacket   (cmd_mux_004_src_startofpacket),               \n\t\t.sink0_endofpacket     (cmd_mux_004_src_endofpacket),                 \n\t\t.sink0_ready           (cmd_mux_004_src_ready),                       \n\t\t.source0_valid         (leds_s1_burst_adapter_source0_valid),         \n\t\t.source0_data          (leds_s1_burst_adapter_source0_data),          \n\t\t.source0_channel       (leds_s1_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (leds_s1_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (leds_s1_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (leds_s1_burst_adapter_source0_ready)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (118),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.OUT_BYTE_CNT_H            (65),\n\t\t.OUT_BURSTWRAP_H           (76),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) hex3_hex0_s1_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                           \n\t\t.reset                 (AV_Config_reset_reset_bridge_in_reset_reset),      \n\t\t.sink0_valid           (cmd_mux_005_src_valid),                            \n\t\t.sink0_data            (cmd_mux_005_src_data),                             \n\t\t.sink0_channel         (cmd_mux_005_src_channel),                          \n\t\t.sink0_startofpacket   (cmd_mux_005_src_startofpacket),                    \n\t\t.sink0_endofpacket     (cmd_mux_005_src_endofpacket),                      \n\t\t.sink0_ready           (cmd_mux_005_src_ready),                            \n\t\t.source0_valid         (hex3_hex0_s1_burst_adapter_source0_valid),         \n\t\t.source0_data          (hex3_hex0_s1_burst_adapter_source0_data),          \n\t\t.source0_channel       (hex3_hex0_s1_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (hex3_hex0_s1_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (hex3_hex0_s1_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (hex3_hex0_s1_burst_adapter_source0_ready)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (118),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.OUT_BYTE_CNT_H            (65),\n\t\t.OUT_BURSTWRAP_H           (76),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) slider_switches_s1_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                                 \n\t\t.reset                 (AV_Config_reset_reset_bridge_in_reset_reset),            \n\t\t.sink0_valid           (cmd_mux_006_src_valid),                                  \n\t\t.sink0_data            (cmd_mux_006_src_data),                                   \n\t\t.sink0_channel         (cmd_mux_006_src_channel),                                \n\t\t.sink0_startofpacket   (cmd_mux_006_src_startofpacket),                          \n\t\t.sink0_endofpacket     (cmd_mux_006_src_endofpacket),                            \n\t\t.sink0_ready           (cmd_mux_006_src_ready),                                  \n\t\t.source0_valid         (slider_switches_s1_burst_adapter_source0_valid),         \n\t\t.source0_data          (slider_switches_s1_burst_adapter_source0_data),          \n\t\t.source0_channel       (slider_switches_s1_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (slider_switches_s1_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (slider_switches_s1_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (slider_switches_s1_burst_adapter_source0_ready)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (118),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.OUT_BYTE_CNT_H            (65),\n\t\t.OUT_BURSTWRAP_H           (76),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) pushbuttons_s1_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                             \n\t\t.reset                 (AV_Config_reset_reset_bridge_in_reset_reset),        \n\t\t.sink0_valid           (cmd_mux_007_src_valid),                              \n\t\t.sink0_data            (cmd_mux_007_src_data),                               \n\t\t.sink0_channel         (cmd_mux_007_src_channel),                            \n\t\t.sink0_startofpacket   (cmd_mux_007_src_startofpacket),                      \n\t\t.sink0_endofpacket     (cmd_mux_007_src_endofpacket),                        \n\t\t.sink0_ready           (cmd_mux_007_src_ready),                              \n\t\t.source0_valid         (pushbuttons_s1_burst_adapter_source0_valid),         \n\t\t.source0_data          (pushbuttons_s1_burst_adapter_source0_data),          \n\t\t.source0_channel       (pushbuttons_s1_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (pushbuttons_s1_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (pushbuttons_s1_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (pushbuttons_s1_burst_adapter_source0_ready)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (118),\n\t\t.ST_CHANNEL_W              (9),\n\t\t.OUT_BYTE_CNT_H            (65),\n\t\t.OUT_BURSTWRAP_H           (76),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) pixel_dma_addr_translation_slave_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                                               \n\t\t.reset                 (AV_Config_reset_reset_bridge_in_reset_reset),                          \n\t\t.sink0_valid           (cmd_mux_008_src_valid),                                                \n\t\t.sink0_data            (cmd_mux_008_src_data),                                                 \n\t\t.sink0_channel         (cmd_mux_008_src_channel),                                              \n\t\t.sink0_startofpacket   (cmd_mux_008_src_startofpacket),                                        \n\t\t.sink0_endofpacket     (cmd_mux_008_src_endofpacket),                                          \n\t\t.sink0_ready           (cmd_mux_008_src_ready),                                                \n\t\t.source0_valid         (pixel_dma_addr_translation_slave_burst_adapter_source0_valid),         \n\t\t.source0_data          (pixel_dma_addr_translation_slave_burst_adapter_source0_data),          \n\t\t.source0_channel       (pixel_dma_addr_translation_slave_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (pixel_dma_addr_translation_slave_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (pixel_dma_addr_translation_slave_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (pixel_dma_addr_translation_slave_burst_adapter_source0_ready)          \n\t);\n\n\tComputer_System_mm_interconnect_2_cmd_demux cmd_demux (\n\t\t.clk                (System_PLL_sys_clk_clk),                                                   \n\t\t.reset              (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_ready),                    \n\t\t.sink_channel       (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_channel),                  \n\t\t.sink_data          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_data),                     \n\t\t.sink_startofpacket (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_startofpacket),            \n\t\t.sink_endofpacket   (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_endofpacket),              \n\t\t.sink_valid         (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_valid_data),                   \n\t\t.src0_ready         (cmd_demux_src0_ready),                                                     \n\t\t.src0_valid         (cmd_demux_src0_valid),                                                     \n\t\t.src0_data          (cmd_demux_src0_data),                                                      \n\t\t.src0_channel       (cmd_demux_src0_channel),                                                   \n\t\t.src0_startofpacket (cmd_demux_src0_startofpacket),                                             \n\t\t.src0_endofpacket   (cmd_demux_src0_endofpacket),                                               \n\t\t.src1_ready         (cmd_demux_src1_ready),                                                     \n\t\t.src1_valid         (cmd_demux_src1_valid),                                                     \n\t\t.src1_data          (cmd_demux_src1_data),                                                      \n\t\t.src1_channel       (cmd_demux_src1_channel),                                                   \n\t\t.src1_startofpacket (cmd_demux_src1_startofpacket),                                             \n\t\t.src1_endofpacket   (cmd_demux_src1_endofpacket),                                               \n\t\t.src2_ready         (cmd_demux_src2_ready),                                                     \n\t\t.src2_valid         (cmd_demux_src2_valid),                                                     \n\t\t.src2_data          (cmd_demux_src2_data),                                                      \n\t\t.src2_channel       (cmd_demux_src2_channel),                                                   \n\t\t.src2_startofpacket (cmd_demux_src2_startofpacket),                                             \n\t\t.src2_endofpacket   (cmd_demux_src2_endofpacket),                                               \n\t\t.src3_ready         (cmd_demux_src3_ready),                                                     \n\t\t.src3_valid         (cmd_demux_src3_valid),                                                     \n\t\t.src3_data          (cmd_demux_src3_data),                                                      \n\t\t.src3_channel       (cmd_demux_src3_channel),                                                   \n\t\t.src3_startofpacket (cmd_demux_src3_startofpacket),                                             \n\t\t.src3_endofpacket   (cmd_demux_src3_endofpacket),                                               \n\t\t.src4_ready         (cmd_demux_src4_ready),                                                     \n\t\t.src4_valid         (cmd_demux_src4_valid),                                                     \n\t\t.src4_data          (cmd_demux_src4_data),                                                      \n\t\t.src4_channel       (cmd_demux_src4_channel),                                                   \n\t\t.src4_startofpacket (cmd_demux_src4_startofpacket),                                             \n\t\t.src4_endofpacket   (cmd_demux_src4_endofpacket),                                               \n\t\t.src5_ready         (cmd_demux_src5_ready),                                                     \n\t\t.src5_valid         (cmd_demux_src5_valid),                                                     \n\t\t.src5_data          (cmd_demux_src5_data),                                                      \n\t\t.src5_channel       (cmd_demux_src5_channel),                                                   \n\t\t.src5_startofpacket (cmd_demux_src5_startofpacket),                                             \n\t\t.src5_endofpacket   (cmd_demux_src5_endofpacket),                                               \n\t\t.src6_ready         (cmd_demux_src6_ready),                                                     \n\t\t.src6_valid         (cmd_demux_src6_valid),                                                     \n\t\t.src6_data          (cmd_demux_src6_data),                                                      \n\t\t.src6_channel       (cmd_demux_src6_channel),                                                   \n\t\t.src6_startofpacket (cmd_demux_src6_startofpacket),                                             \n\t\t.src6_endofpacket   (cmd_demux_src6_endofpacket),                                               \n\t\t.src7_ready         (cmd_demux_src7_ready),                                                     \n\t\t.src7_valid         (cmd_demux_src7_valid),                                                     \n\t\t.src7_data          (cmd_demux_src7_data),                                                      \n\t\t.src7_channel       (cmd_demux_src7_channel),                                                   \n\t\t.src7_startofpacket (cmd_demux_src7_startofpacket),                                             \n\t\t.src7_endofpacket   (cmd_demux_src7_endofpacket),                                               \n\t\t.src8_ready         (cmd_demux_src8_ready),                                                     \n\t\t.src8_valid         (cmd_demux_src8_valid),                                                     \n\t\t.src8_data          (cmd_demux_src8_data),                                                      \n\t\t.src8_channel       (cmd_demux_src8_channel),                                                   \n\t\t.src8_startofpacket (cmd_demux_src8_startofpacket),                                             \n\t\t.src8_endofpacket   (cmd_demux_src8_endofpacket)                                                \n\t);\n\n\tComputer_System_mm_interconnect_2_cmd_demux cmd_demux_001 (\n\t\t.clk                (System_PLL_sys_clk_clk),                                                   \n\t\t.reset              (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_ready),                    \n\t\t.sink_channel       (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_channel),                  \n\t\t.sink_data          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_data),                     \n\t\t.sink_startofpacket (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_startofpacket),            \n\t\t.sink_endofpacket   (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_endofpacket),              \n\t\t.sink_valid         (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_valid_data),                   \n\t\t.src0_ready         (cmd_demux_001_src0_ready),                                                 \n\t\t.src0_valid         (cmd_demux_001_src0_valid),                                                 \n\t\t.src0_data          (cmd_demux_001_src0_data),                                                  \n\t\t.src0_channel       (cmd_demux_001_src0_channel),                                               \n\t\t.src0_startofpacket (cmd_demux_001_src0_startofpacket),                                         \n\t\t.src0_endofpacket   (cmd_demux_001_src0_endofpacket),                                           \n\t\t.src1_ready         (cmd_demux_001_src1_ready),                                                 \n\t\t.src1_valid         (cmd_demux_001_src1_valid),                                                 \n\t\t.src1_data          (cmd_demux_001_src1_data),                                                  \n\t\t.src1_channel       (cmd_demux_001_src1_channel),                                               \n\t\t.src1_startofpacket (cmd_demux_001_src1_startofpacket),                                         \n\t\t.src1_endofpacket   (cmd_demux_001_src1_endofpacket),                                           \n\t\t.src2_ready         (cmd_demux_001_src2_ready),                                                 \n\t\t.src2_valid         (cmd_demux_001_src2_valid),                                                 \n\t\t.src2_data          (cmd_demux_001_src2_data),                                                  \n\t\t.src2_channel       (cmd_demux_001_src2_channel),                                               \n\t\t.src2_startofpacket (cmd_demux_001_src2_startofpacket),                                         \n\t\t.src2_endofpacket   (cmd_demux_001_src2_endofpacket),                                           \n\t\t.src3_ready         (cmd_demux_001_src3_ready),                                                 \n\t\t.src3_valid         (cmd_demux_001_src3_valid),                                                 \n\t\t.src3_data          (cmd_demux_001_src3_data),                                                  \n\t\t.src3_channel       (cmd_demux_001_src3_channel),                                               \n\t\t.src3_startofpacket (cmd_demux_001_src3_startofpacket),                                         \n\t\t.src3_endofpacket   (cmd_demux_001_src3_endofpacket),                                           \n\t\t.src4_ready         (cmd_demux_001_src4_ready),                                                 \n\t\t.src4_valid         (cmd_demux_001_src4_valid),                                                 \n\t\t.src4_data          (cmd_demux_001_src4_data),                                                  \n\t\t.src4_channel       (cmd_demux_001_src4_channel),                                               \n\t\t.src4_startofpacket (cmd_demux_001_src4_startofpacket),                                         \n\t\t.src4_endofpacket   (cmd_demux_001_src4_endofpacket),                                           \n\t\t.src5_ready         (cmd_demux_001_src5_ready),                                                 \n\t\t.src5_valid         (cmd_demux_001_src5_valid),                                                 \n\t\t.src5_data          (cmd_demux_001_src5_data),                                                  \n\t\t.src5_channel       (cmd_demux_001_src5_channel),                                               \n\t\t.src5_startofpacket (cmd_demux_001_src5_startofpacket),                                         \n\t\t.src5_endofpacket   (cmd_demux_001_src5_endofpacket),                                           \n\t\t.src6_ready         (cmd_demux_001_src6_ready),                                                 \n\t\t.src6_valid         (cmd_demux_001_src6_valid),                                                 \n\t\t.src6_data          (cmd_demux_001_src6_data),                                                  \n\t\t.src6_channel       (cmd_demux_001_src6_channel),                                               \n\t\t.src6_startofpacket (cmd_demux_001_src6_startofpacket),                                         \n\t\t.src6_endofpacket   (cmd_demux_001_src6_endofpacket),                                           \n\t\t.src7_ready         (cmd_demux_001_src7_ready),                                                 \n\t\t.src7_valid         (cmd_demux_001_src7_valid),                                                 \n\t\t.src7_data          (cmd_demux_001_src7_data),                                                  \n\t\t.src7_channel       (cmd_demux_001_src7_channel),                                               \n\t\t.src7_startofpacket (cmd_demux_001_src7_startofpacket),                                         \n\t\t.src7_endofpacket   (cmd_demux_001_src7_endofpacket),                                           \n\t\t.src8_ready         (cmd_demux_001_src8_ready),                                                 \n\t\t.src8_valid         (cmd_demux_001_src8_valid),                                                 \n\t\t.src8_data          (cmd_demux_001_src8_data),                                                  \n\t\t.src8_channel       (cmd_demux_001_src8_channel),                                               \n\t\t.src8_startofpacket (cmd_demux_001_src8_startofpacket),                                         \n\t\t.src8_endofpacket   (cmd_demux_001_src8_endofpacket)                                            \n\t);\n\n\tComputer_System_mm_interconnect_2_cmd_mux cmd_mux (\n\t\t.clk                 (System_PLL_sys_clk_clk),                      \n\t\t.reset               (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_src_ready),                           \n\t\t.src_valid           (cmd_mux_src_valid),                           \n\t\t.src_data            (cmd_mux_src_data),                            \n\t\t.src_channel         (cmd_mux_src_channel),                         \n\t\t.src_startofpacket   (cmd_mux_src_startofpacket),                   \n\t\t.src_endofpacket     (cmd_mux_src_endofpacket),                     \n\t\t.sink0_ready         (cmd_demux_src0_ready),                        \n\t\t.sink0_valid         (cmd_demux_src0_valid),                        \n\t\t.sink0_channel       (cmd_demux_src0_channel),                      \n\t\t.sink0_data          (cmd_demux_src0_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src0_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src0_endofpacket),                  \n\t\t.sink1_ready         (cmd_demux_001_src0_ready),                    \n\t\t.sink1_valid         (cmd_demux_001_src0_valid),                    \n\t\t.sink1_channel       (cmd_demux_001_src0_channel),                  \n\t\t.sink1_data          (cmd_demux_001_src0_data),                     \n\t\t.sink1_startofpacket (cmd_demux_001_src0_startofpacket),            \n\t\t.sink1_endofpacket   (cmd_demux_001_src0_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_cmd_mux cmd_mux_001 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                      \n\t\t.reset               (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_001_src_ready),                       \n\t\t.src_valid           (cmd_mux_001_src_valid),                       \n\t\t.src_data            (cmd_mux_001_src_data),                        \n\t\t.src_channel         (cmd_mux_001_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_001_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_001_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src1_ready),                        \n\t\t.sink0_valid         (cmd_demux_src1_valid),                        \n\t\t.sink0_channel       (cmd_demux_src1_channel),                      \n\t\t.sink0_data          (cmd_demux_src1_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src1_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src1_endofpacket),                  \n\t\t.sink1_ready         (cmd_demux_001_src1_ready),                    \n\t\t.sink1_valid         (cmd_demux_001_src1_valid),                    \n\t\t.sink1_channel       (cmd_demux_001_src1_channel),                  \n\t\t.sink1_data          (cmd_demux_001_src1_data),                     \n\t\t.sink1_startofpacket (cmd_demux_001_src1_startofpacket),            \n\t\t.sink1_endofpacket   (cmd_demux_001_src1_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_cmd_mux cmd_mux_002 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                      \n\t\t.reset               (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_002_src_ready),                       \n\t\t.src_valid           (cmd_mux_002_src_valid),                       \n\t\t.src_data            (cmd_mux_002_src_data),                        \n\t\t.src_channel         (cmd_mux_002_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_002_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_002_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src2_ready),                        \n\t\t.sink0_valid         (cmd_demux_src2_valid),                        \n\t\t.sink0_channel       (cmd_demux_src2_channel),                      \n\t\t.sink0_data          (cmd_demux_src2_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src2_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src2_endofpacket),                  \n\t\t.sink1_ready         (cmd_demux_001_src2_ready),                    \n\t\t.sink1_valid         (cmd_demux_001_src2_valid),                    \n\t\t.sink1_channel       (cmd_demux_001_src2_channel),                  \n\t\t.sink1_data          (cmd_demux_001_src2_data),                     \n\t\t.sink1_startofpacket (cmd_demux_001_src2_startofpacket),            \n\t\t.sink1_endofpacket   (cmd_demux_001_src2_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_cmd_mux cmd_mux_003 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                      \n\t\t.reset               (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_003_src_ready),                       \n\t\t.src_valid           (cmd_mux_003_src_valid),                       \n\t\t.src_data            (cmd_mux_003_src_data),                        \n\t\t.src_channel         (cmd_mux_003_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_003_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_003_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src3_ready),                        \n\t\t.sink0_valid         (cmd_demux_src3_valid),                        \n\t\t.sink0_channel       (cmd_demux_src3_channel),                      \n\t\t.sink0_data          (cmd_demux_src3_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src3_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src3_endofpacket),                  \n\t\t.sink1_ready         (cmd_demux_001_src3_ready),                    \n\t\t.sink1_valid         (cmd_demux_001_src3_valid),                    \n\t\t.sink1_channel       (cmd_demux_001_src3_channel),                  \n\t\t.sink1_data          (cmd_demux_001_src3_data),                     \n\t\t.sink1_startofpacket (cmd_demux_001_src3_startofpacket),            \n\t\t.sink1_endofpacket   (cmd_demux_001_src3_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_cmd_mux cmd_mux_004 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                      \n\t\t.reset               (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_004_src_ready),                       \n\t\t.src_valid           (cmd_mux_004_src_valid),                       \n\t\t.src_data            (cmd_mux_004_src_data),                        \n\t\t.src_channel         (cmd_mux_004_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_004_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_004_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src4_ready),                        \n\t\t.sink0_valid         (cmd_demux_src4_valid),                        \n\t\t.sink0_channel       (cmd_demux_src4_channel),                      \n\t\t.sink0_data          (cmd_demux_src4_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src4_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src4_endofpacket),                  \n\t\t.sink1_ready         (cmd_demux_001_src4_ready),                    \n\t\t.sink1_valid         (cmd_demux_001_src4_valid),                    \n\t\t.sink1_channel       (cmd_demux_001_src4_channel),                  \n\t\t.sink1_data          (cmd_demux_001_src4_data),                     \n\t\t.sink1_startofpacket (cmd_demux_001_src4_startofpacket),            \n\t\t.sink1_endofpacket   (cmd_demux_001_src4_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_cmd_mux cmd_mux_005 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                      \n\t\t.reset               (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_005_src_ready),                       \n\t\t.src_valid           (cmd_mux_005_src_valid),                       \n\t\t.src_data            (cmd_mux_005_src_data),                        \n\t\t.src_channel         (cmd_mux_005_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_005_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_005_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src5_ready),                        \n\t\t.sink0_valid         (cmd_demux_src5_valid),                        \n\t\t.sink0_channel       (cmd_demux_src5_channel),                      \n\t\t.sink0_data          (cmd_demux_src5_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src5_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src5_endofpacket),                  \n\t\t.sink1_ready         (cmd_demux_001_src5_ready),                    \n\t\t.sink1_valid         (cmd_demux_001_src5_valid),                    \n\t\t.sink1_channel       (cmd_demux_001_src5_channel),                  \n\t\t.sink1_data          (cmd_demux_001_src5_data),                     \n\t\t.sink1_startofpacket (cmd_demux_001_src5_startofpacket),            \n\t\t.sink1_endofpacket   (cmd_demux_001_src5_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_cmd_mux cmd_mux_006 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                      \n\t\t.reset               (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_006_src_ready),                       \n\t\t.src_valid           (cmd_mux_006_src_valid),                       \n\t\t.src_data            (cmd_mux_006_src_data),                        \n\t\t.src_channel         (cmd_mux_006_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_006_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_006_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src6_ready),                        \n\t\t.sink0_valid         (cmd_demux_src6_valid),                        \n\t\t.sink0_channel       (cmd_demux_src6_channel),                      \n\t\t.sink0_data          (cmd_demux_src6_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src6_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src6_endofpacket),                  \n\t\t.sink1_ready         (cmd_demux_001_src6_ready),                    \n\t\t.sink1_valid         (cmd_demux_001_src6_valid),                    \n\t\t.sink1_channel       (cmd_demux_001_src6_channel),                  \n\t\t.sink1_data          (cmd_demux_001_src6_data),                     \n\t\t.sink1_startofpacket (cmd_demux_001_src6_startofpacket),            \n\t\t.sink1_endofpacket   (cmd_demux_001_src6_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_cmd_mux cmd_mux_007 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                      \n\t\t.reset               (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_007_src_ready),                       \n\t\t.src_valid           (cmd_mux_007_src_valid),                       \n\t\t.src_data            (cmd_mux_007_src_data),                        \n\t\t.src_channel         (cmd_mux_007_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_007_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_007_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src7_ready),                        \n\t\t.sink0_valid         (cmd_demux_src7_valid),                        \n\t\t.sink0_channel       (cmd_demux_src7_channel),                      \n\t\t.sink0_data          (cmd_demux_src7_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src7_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src7_endofpacket),                  \n\t\t.sink1_ready         (cmd_demux_001_src7_ready),                    \n\t\t.sink1_valid         (cmd_demux_001_src7_valid),                    \n\t\t.sink1_channel       (cmd_demux_001_src7_channel),                  \n\t\t.sink1_data          (cmd_demux_001_src7_data),                     \n\t\t.sink1_startofpacket (cmd_demux_001_src7_startofpacket),            \n\t\t.sink1_endofpacket   (cmd_demux_001_src7_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_cmd_mux cmd_mux_008 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                      \n\t\t.reset               (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_008_src_ready),                       \n\t\t.src_valid           (cmd_mux_008_src_valid),                       \n\t\t.src_data            (cmd_mux_008_src_data),                        \n\t\t.src_channel         (cmd_mux_008_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_008_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_008_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src8_ready),                        \n\t\t.sink0_valid         (cmd_demux_src8_valid),                        \n\t\t.sink0_channel       (cmd_demux_src8_channel),                      \n\t\t.sink0_data          (cmd_demux_src8_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src8_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src8_endofpacket),                  \n\t\t.sink1_ready         (cmd_demux_001_src8_ready),                    \n\t\t.sink1_valid         (cmd_demux_001_src8_valid),                    \n\t\t.sink1_channel       (cmd_demux_001_src8_channel),                  \n\t\t.sink1_data          (cmd_demux_001_src8_data),                     \n\t\t.sink1_startofpacket (cmd_demux_001_src8_startofpacket),            \n\t\t.sink1_endofpacket   (cmd_demux_001_src8_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_rsp_demux rsp_demux (\n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_002_src_ready),                        \n\t\t.sink_channel       (router_002_src_channel),                      \n\t\t.sink_data          (router_002_src_data),                         \n\t\t.sink_startofpacket (router_002_src_startofpacket),                \n\t\t.sink_endofpacket   (router_002_src_endofpacket),                  \n\t\t.sink_valid         (router_002_src_valid),                        \n\t\t.src0_ready         (rsp_demux_src0_ready),                        \n\t\t.src0_valid         (rsp_demux_src0_valid),                        \n\t\t.src0_data          (rsp_demux_src0_data),                         \n\t\t.src0_channel       (rsp_demux_src0_channel),                      \n\t\t.src0_startofpacket (rsp_demux_src0_startofpacket),                \n\t\t.src0_endofpacket   (rsp_demux_src0_endofpacket),                  \n\t\t.src1_ready         (rsp_demux_src1_ready),                        \n\t\t.src1_valid         (rsp_demux_src1_valid),                        \n\t\t.src1_data          (rsp_demux_src1_data),                         \n\t\t.src1_channel       (rsp_demux_src1_channel),                      \n\t\t.src1_startofpacket (rsp_demux_src1_startofpacket),                \n\t\t.src1_endofpacket   (rsp_demux_src1_endofpacket)                   \n\t);\n\n\tComputer_System_mm_interconnect_2_rsp_demux rsp_demux_001 (\n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_003_src_ready),                        \n\t\t.sink_channel       (router_003_src_channel),                      \n\t\t.sink_data          (router_003_src_data),                         \n\t\t.sink_startofpacket (router_003_src_startofpacket),                \n\t\t.sink_endofpacket   (router_003_src_endofpacket),                  \n\t\t.sink_valid         (router_003_src_valid),                        \n\t\t.src0_ready         (rsp_demux_001_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_001_src0_valid),                    \n\t\t.src0_data          (rsp_demux_001_src0_data),                     \n\t\t.src0_channel       (rsp_demux_001_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_001_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_001_src0_endofpacket),              \n\t\t.src1_ready         (rsp_demux_001_src1_ready),                    \n\t\t.src1_valid         (rsp_demux_001_src1_valid),                    \n\t\t.src1_data          (rsp_demux_001_src1_data),                     \n\t\t.src1_channel       (rsp_demux_001_src1_channel),                  \n\t\t.src1_startofpacket (rsp_demux_001_src1_startofpacket),            \n\t\t.src1_endofpacket   (rsp_demux_001_src1_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_rsp_demux rsp_demux_002 (\n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_004_src_ready),                        \n\t\t.sink_channel       (router_004_src_channel),                      \n\t\t.sink_data          (router_004_src_data),                         \n\t\t.sink_startofpacket (router_004_src_startofpacket),                \n\t\t.sink_endofpacket   (router_004_src_endofpacket),                  \n\t\t.sink_valid         (router_004_src_valid),                        \n\t\t.src0_ready         (rsp_demux_002_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_002_src0_valid),                    \n\t\t.src0_data          (rsp_demux_002_src0_data),                     \n\t\t.src0_channel       (rsp_demux_002_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_002_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_002_src0_endofpacket),              \n\t\t.src1_ready         (rsp_demux_002_src1_ready),                    \n\t\t.src1_valid         (rsp_demux_002_src1_valid),                    \n\t\t.src1_data          (rsp_demux_002_src1_data),                     \n\t\t.src1_channel       (rsp_demux_002_src1_channel),                  \n\t\t.src1_startofpacket (rsp_demux_002_src1_startofpacket),            \n\t\t.src1_endofpacket   (rsp_demux_002_src1_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_rsp_demux rsp_demux_003 (\n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_005_src_ready),                        \n\t\t.sink_channel       (router_005_src_channel),                      \n\t\t.sink_data          (router_005_src_data),                         \n\t\t.sink_startofpacket (router_005_src_startofpacket),                \n\t\t.sink_endofpacket   (router_005_src_endofpacket),                  \n\t\t.sink_valid         (router_005_src_valid),                        \n\t\t.src0_ready         (rsp_demux_003_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_003_src0_valid),                    \n\t\t.src0_data          (rsp_demux_003_src0_data),                     \n\t\t.src0_channel       (rsp_demux_003_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_003_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_003_src0_endofpacket),              \n\t\t.src1_ready         (rsp_demux_003_src1_ready),                    \n\t\t.src1_valid         (rsp_demux_003_src1_valid),                    \n\t\t.src1_data          (rsp_demux_003_src1_data),                     \n\t\t.src1_channel       (rsp_demux_003_src1_channel),                  \n\t\t.src1_startofpacket (rsp_demux_003_src1_startofpacket),            \n\t\t.src1_endofpacket   (rsp_demux_003_src1_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_rsp_demux rsp_demux_004 (\n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_006_src_ready),                        \n\t\t.sink_channel       (router_006_src_channel),                      \n\t\t.sink_data          (router_006_src_data),                         \n\t\t.sink_startofpacket (router_006_src_startofpacket),                \n\t\t.sink_endofpacket   (router_006_src_endofpacket),                  \n\t\t.sink_valid         (router_006_src_valid),                        \n\t\t.src0_ready         (rsp_demux_004_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_004_src0_valid),                    \n\t\t.src0_data          (rsp_demux_004_src0_data),                     \n\t\t.src0_channel       (rsp_demux_004_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_004_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_004_src0_endofpacket),              \n\t\t.src1_ready         (rsp_demux_004_src1_ready),                    \n\t\t.src1_valid         (rsp_demux_004_src1_valid),                    \n\t\t.src1_data          (rsp_demux_004_src1_data),                     \n\t\t.src1_channel       (rsp_demux_004_src1_channel),                  \n\t\t.src1_startofpacket (rsp_demux_004_src1_startofpacket),            \n\t\t.src1_endofpacket   (rsp_demux_004_src1_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_rsp_demux rsp_demux_005 (\n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_007_src_ready),                        \n\t\t.sink_channel       (router_007_src_channel),                      \n\t\t.sink_data          (router_007_src_data),                         \n\t\t.sink_startofpacket (router_007_src_startofpacket),                \n\t\t.sink_endofpacket   (router_007_src_endofpacket),                  \n\t\t.sink_valid         (router_007_src_valid),                        \n\t\t.src0_ready         (rsp_demux_005_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_005_src0_valid),                    \n\t\t.src0_data          (rsp_demux_005_src0_data),                     \n\t\t.src0_channel       (rsp_demux_005_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_005_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_005_src0_endofpacket),              \n\t\t.src1_ready         (rsp_demux_005_src1_ready),                    \n\t\t.src1_valid         (rsp_demux_005_src1_valid),                    \n\t\t.src1_data          (rsp_demux_005_src1_data),                     \n\t\t.src1_channel       (rsp_demux_005_src1_channel),                  \n\t\t.src1_startofpacket (rsp_demux_005_src1_startofpacket),            \n\t\t.src1_endofpacket   (rsp_demux_005_src1_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_rsp_demux rsp_demux_006 (\n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_008_src_ready),                        \n\t\t.sink_channel       (router_008_src_channel),                      \n\t\t.sink_data          (router_008_src_data),                         \n\t\t.sink_startofpacket (router_008_src_startofpacket),                \n\t\t.sink_endofpacket   (router_008_src_endofpacket),                  \n\t\t.sink_valid         (router_008_src_valid),                        \n\t\t.src0_ready         (rsp_demux_006_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_006_src0_valid),                    \n\t\t.src0_data          (rsp_demux_006_src0_data),                     \n\t\t.src0_channel       (rsp_demux_006_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_006_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_006_src0_endofpacket),              \n\t\t.src1_ready         (rsp_demux_006_src1_ready),                    \n\t\t.src1_valid         (rsp_demux_006_src1_valid),                    \n\t\t.src1_data          (rsp_demux_006_src1_data),                     \n\t\t.src1_channel       (rsp_demux_006_src1_channel),                  \n\t\t.src1_startofpacket (rsp_demux_006_src1_startofpacket),            \n\t\t.src1_endofpacket   (rsp_demux_006_src1_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_rsp_demux rsp_demux_007 (\n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_009_src_ready),                        \n\t\t.sink_channel       (router_009_src_channel),                      \n\t\t.sink_data          (router_009_src_data),                         \n\t\t.sink_startofpacket (router_009_src_startofpacket),                \n\t\t.sink_endofpacket   (router_009_src_endofpacket),                  \n\t\t.sink_valid         (router_009_src_valid),                        \n\t\t.src0_ready         (rsp_demux_007_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_007_src0_valid),                    \n\t\t.src0_data          (rsp_demux_007_src0_data),                     \n\t\t.src0_channel       (rsp_demux_007_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_007_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_007_src0_endofpacket),              \n\t\t.src1_ready         (rsp_demux_007_src1_ready),                    \n\t\t.src1_valid         (rsp_demux_007_src1_valid),                    \n\t\t.src1_data          (rsp_demux_007_src1_data),                     \n\t\t.src1_channel       (rsp_demux_007_src1_channel),                  \n\t\t.src1_startofpacket (rsp_demux_007_src1_startofpacket),            \n\t\t.src1_endofpacket   (rsp_demux_007_src1_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_rsp_demux rsp_demux_008 (\n\t\t.clk                (System_PLL_sys_clk_clk),                      \n\t\t.reset              (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_010_src_ready),                        \n\t\t.sink_channel       (router_010_src_channel),                      \n\t\t.sink_data          (router_010_src_data),                         \n\t\t.sink_startofpacket (router_010_src_startofpacket),                \n\t\t.sink_endofpacket   (router_010_src_endofpacket),                  \n\t\t.sink_valid         (router_010_src_valid),                        \n\t\t.src0_ready         (rsp_demux_008_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_008_src0_valid),                    \n\t\t.src0_data          (rsp_demux_008_src0_data),                     \n\t\t.src0_channel       (rsp_demux_008_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_008_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_008_src0_endofpacket),              \n\t\t.src1_ready         (rsp_demux_008_src1_ready),                    \n\t\t.src1_valid         (rsp_demux_008_src1_valid),                    \n\t\t.src1_data          (rsp_demux_008_src1_data),                     \n\t\t.src1_channel       (rsp_demux_008_src1_channel),                  \n\t\t.src1_startofpacket (rsp_demux_008_src1_startofpacket),            \n\t\t.src1_endofpacket   (rsp_demux_008_src1_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_2_rsp_mux rsp_mux (\n\t\t.clk                 (System_PLL_sys_clk_clk),                                                   \n\t\t.reset               (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_mux_src_ready),                                                        \n\t\t.src_valid           (rsp_mux_src_valid),                                                        \n\t\t.src_data            (rsp_mux_src_data),                                                         \n\t\t.src_channel         (rsp_mux_src_channel),                                                      \n\t\t.src_startofpacket   (rsp_mux_src_startofpacket),                                                \n\t\t.src_endofpacket     (rsp_mux_src_endofpacket),                                                  \n\t\t.sink0_ready         (rsp_demux_src0_ready),                                                     \n\t\t.sink0_valid         (rsp_demux_src0_valid),                                                     \n\t\t.sink0_channel       (rsp_demux_src0_channel),                                                   \n\t\t.sink0_data          (rsp_demux_src0_data),                                                      \n\t\t.sink0_startofpacket (rsp_demux_src0_startofpacket),                                             \n\t\t.sink0_endofpacket   (rsp_demux_src0_endofpacket),                                               \n\t\t.sink1_ready         (rsp_demux_001_src0_ready),                                                 \n\t\t.sink1_valid         (rsp_demux_001_src0_valid),                                                 \n\t\t.sink1_channel       (rsp_demux_001_src0_channel),                                               \n\t\t.sink1_data          (rsp_demux_001_src0_data),                                                  \n\t\t.sink1_startofpacket (rsp_demux_001_src0_startofpacket),                                         \n\t\t.sink1_endofpacket   (rsp_demux_001_src0_endofpacket),                                           \n\t\t.sink2_ready         (rsp_demux_002_src0_ready),                                                 \n\t\t.sink2_valid         (rsp_demux_002_src0_valid),                                                 \n\t\t.sink2_channel       (rsp_demux_002_src0_channel),                                               \n\t\t.sink2_data          (rsp_demux_002_src0_data),                                                  \n\t\t.sink2_startofpacket (rsp_demux_002_src0_startofpacket),                                         \n\t\t.sink2_endofpacket   (rsp_demux_002_src0_endofpacket),                                           \n\t\t.sink3_ready         (rsp_demux_003_src0_ready),                                                 \n\t\t.sink3_valid         (rsp_demux_003_src0_valid),                                                 \n\t\t.sink3_channel       (rsp_demux_003_src0_channel),                                               \n\t\t.sink3_data          (rsp_demux_003_src0_data),                                                  \n\t\t.sink3_startofpacket (rsp_demux_003_src0_startofpacket),                                         \n\t\t.sink3_endofpacket   (rsp_demux_003_src0_endofpacket),                                           \n\t\t.sink4_ready         (rsp_demux_004_src0_ready),                                                 \n\t\t.sink4_valid         (rsp_demux_004_src0_valid),                                                 \n\t\t.sink4_channel       (rsp_demux_004_src0_channel),                                               \n\t\t.sink4_data          (rsp_demux_004_src0_data),                                                  \n\t\t.sink4_startofpacket (rsp_demux_004_src0_startofpacket),                                         \n\t\t.sink4_endofpacket   (rsp_demux_004_src0_endofpacket),                                           \n\t\t.sink5_ready         (rsp_demux_005_src0_ready),                                                 \n\t\t.sink5_valid         (rsp_demux_005_src0_valid),                                                 \n\t\t.sink5_channel       (rsp_demux_005_src0_channel),                                               \n\t\t.sink5_data          (rsp_demux_005_src0_data),                                                  \n\t\t.sink5_startofpacket (rsp_demux_005_src0_startofpacket),                                         \n\t\t.sink5_endofpacket   (rsp_demux_005_src0_endofpacket),                                           \n\t\t.sink6_ready         (rsp_demux_006_src0_ready),                                                 \n\t\t.sink6_valid         (rsp_demux_006_src0_valid),                                                 \n\t\t.sink6_channel       (rsp_demux_006_src0_channel),                                               \n\t\t.sink6_data          (rsp_demux_006_src0_data),                                                  \n\t\t.sink6_startofpacket (rsp_demux_006_src0_startofpacket),                                         \n\t\t.sink6_endofpacket   (rsp_demux_006_src0_endofpacket),                                           \n\t\t.sink7_ready         (rsp_demux_007_src0_ready),                                                 \n\t\t.sink7_valid         (rsp_demux_007_src0_valid),                                                 \n\t\t.sink7_channel       (rsp_demux_007_src0_channel),                                               \n\t\t.sink7_data          (rsp_demux_007_src0_data),                                                  \n\t\t.sink7_startofpacket (rsp_demux_007_src0_startofpacket),                                         \n\t\t.sink7_endofpacket   (rsp_demux_007_src0_endofpacket),                                           \n\t\t.sink8_ready         (rsp_demux_008_src0_ready),                                                 \n\t\t.sink8_valid         (rsp_demux_008_src0_valid),                                                 \n\t\t.sink8_channel       (rsp_demux_008_src0_channel),                                               \n\t\t.sink8_data          (rsp_demux_008_src0_data),                                                  \n\t\t.sink8_startofpacket (rsp_demux_008_src0_startofpacket),                                         \n\t\t.sink8_endofpacket   (rsp_demux_008_src0_endofpacket)                                            \n\t);\n\n\tComputer_System_mm_interconnect_2_rsp_mux rsp_mux_001 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                                                   \n\t\t.reset               (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_mux_001_src_ready),                                                    \n\t\t.src_valid           (rsp_mux_001_src_valid),                                                    \n\t\t.src_data            (rsp_mux_001_src_data),                                                     \n\t\t.src_channel         (rsp_mux_001_src_channel),                                                  \n\t\t.src_startofpacket   (rsp_mux_001_src_startofpacket),                                            \n\t\t.src_endofpacket     (rsp_mux_001_src_endofpacket),                                              \n\t\t.sink0_ready         (rsp_demux_src1_ready),                                                     \n\t\t.sink0_valid         (rsp_demux_src1_valid),                                                     \n\t\t.sink0_channel       (rsp_demux_src1_channel),                                                   \n\t\t.sink0_data          (rsp_demux_src1_data),                                                      \n\t\t.sink0_startofpacket (rsp_demux_src1_startofpacket),                                             \n\t\t.sink0_endofpacket   (rsp_demux_src1_endofpacket),                                               \n\t\t.sink1_ready         (rsp_demux_001_src1_ready),                                                 \n\t\t.sink1_valid         (rsp_demux_001_src1_valid),                                                 \n\t\t.sink1_channel       (rsp_demux_001_src1_channel),                                               \n\t\t.sink1_data          (rsp_demux_001_src1_data),                                                  \n\t\t.sink1_startofpacket (rsp_demux_001_src1_startofpacket),                                         \n\t\t.sink1_endofpacket   (rsp_demux_001_src1_endofpacket),                                           \n\t\t.sink2_ready         (rsp_demux_002_src1_ready),                                                 \n\t\t.sink2_valid         (rsp_demux_002_src1_valid),                                                 \n\t\t.sink2_channel       (rsp_demux_002_src1_channel),                                               \n\t\t.sink2_data          (rsp_demux_002_src1_data),                                                  \n\t\t.sink2_startofpacket (rsp_demux_002_src1_startofpacket),                                         \n\t\t.sink2_endofpacket   (rsp_demux_002_src1_endofpacket),                                           \n\t\t.sink3_ready         (rsp_demux_003_src1_ready),                                                 \n\t\t.sink3_valid         (rsp_demux_003_src1_valid),                                                 \n\t\t.sink3_channel       (rsp_demux_003_src1_channel),                                               \n\t\t.sink3_data          (rsp_demux_003_src1_data),                                                  \n\t\t.sink3_startofpacket (rsp_demux_003_src1_startofpacket),                                         \n\t\t.sink3_endofpacket   (rsp_demux_003_src1_endofpacket),                                           \n\t\t.sink4_ready         (rsp_demux_004_src1_ready),                                                 \n\t\t.sink4_valid         (rsp_demux_004_src1_valid),                                                 \n\t\t.sink4_channel       (rsp_demux_004_src1_channel),                                               \n\t\t.sink4_data          (rsp_demux_004_src1_data),                                                  \n\t\t.sink4_startofpacket (rsp_demux_004_src1_startofpacket),                                         \n\t\t.sink4_endofpacket   (rsp_demux_004_src1_endofpacket),                                           \n\t\t.sink5_ready         (rsp_demux_005_src1_ready),                                                 \n\t\t.sink5_valid         (rsp_demux_005_src1_valid),                                                 \n\t\t.sink5_channel       (rsp_demux_005_src1_channel),                                               \n\t\t.sink5_data          (rsp_demux_005_src1_data),                                                  \n\t\t.sink5_startofpacket (rsp_demux_005_src1_startofpacket),                                         \n\t\t.sink5_endofpacket   (rsp_demux_005_src1_endofpacket),                                           \n\t\t.sink6_ready         (rsp_demux_006_src1_ready),                                                 \n\t\t.sink6_valid         (rsp_demux_006_src1_valid),                                                 \n\t\t.sink6_channel       (rsp_demux_006_src1_channel),                                               \n\t\t.sink6_data          (rsp_demux_006_src1_data),                                                  \n\t\t.sink6_startofpacket (rsp_demux_006_src1_startofpacket),                                         \n\t\t.sink6_endofpacket   (rsp_demux_006_src1_endofpacket),                                           \n\t\t.sink7_ready         (rsp_demux_007_src1_ready),                                                 \n\t\t.sink7_valid         (rsp_demux_007_src1_valid),                                                 \n\t\t.sink7_channel       (rsp_demux_007_src1_channel),                                               \n\t\t.sink7_data          (rsp_demux_007_src1_data),                                                  \n\t\t.sink7_startofpacket (rsp_demux_007_src1_startofpacket),                                         \n\t\t.sink7_endofpacket   (rsp_demux_007_src1_endofpacket),                                           \n\t\t.sink8_ready         (rsp_demux_008_src1_ready),                                                 \n\t\t.sink8_valid         (rsp_demux_008_src1_valid),                                                 \n\t\t.sink8_channel       (rsp_demux_008_src1_channel),                                               \n\t\t.sink8_data          (rsp_demux_008_src1_data),                                                  \n\t\t.sink8_startofpacket (rsp_demux_008_src1_startofpacket),                                         \n\t\t.sink8_endofpacket   (rsp_demux_008_src1_endofpacket)                                            \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter_002 #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                                 \n\t\t.in_rst_0_reset (AV_Config_reset_reset_bridge_in_reset_reset),            \n\t\t.in_0_data      (audio_subsystem_audio_slave_agent_rdata_fifo_out_data),  \n\t\t.in_0_valid     (audio_subsystem_audio_slave_agent_rdata_fifo_out_valid), \n\t\t.in_0_ready     (audio_subsystem_audio_slave_agent_rdata_fifo_out_ready), \n\t\t.out_0_data     (avalon_st_adapter_out_0_data),                           \n\t\t.out_0_valid    (avalon_st_adapter_out_0_valid),                          \n\t\t.out_0_ready    (avalon_st_adapter_out_0_ready),                          \n\t\t.out_0_error    (avalon_st_adapter_out_0_error)                           \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter_002 #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_001 (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                                      \n\t\t.in_rst_0_reset (AV_Config_reset_reset_bridge_in_reset_reset),                 \n\t\t.in_0_data      (av_config_avalon_av_config_slave_agent_rdata_fifo_out_data),  \n\t\t.in_0_valid     (av_config_avalon_av_config_slave_agent_rdata_fifo_out_valid), \n\t\t.in_0_ready     (av_config_avalon_av_config_slave_agent_rdata_fifo_out_ready), \n\t\t.out_0_data     (avalon_st_adapter_001_out_0_data),                            \n\t\t.out_0_valid    (avalon_st_adapter_001_out_0_valid),                           \n\t\t.out_0_ready    (avalon_st_adapter_001_out_0_ready),                           \n\t\t.out_0_error    (avalon_st_adapter_001_out_0_error)                            \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter_002 #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_002 (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                                             \n\t\t.in_rst_0_reset (AV_Config_reset_reset_bridge_in_reset_reset),                        \n\t\t.in_0_data      (vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_out_data),  \n\t\t.in_0_valid     (vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_out_valid), \n\t\t.in_0_ready     (vga_subsystem_char_buffer_control_slave_agent_rdata_fifo_out_ready), \n\t\t.out_0_data     (avalon_st_adapter_002_out_0_data),                                   \n\t\t.out_0_valid    (avalon_st_adapter_002_out_0_valid),                                  \n\t\t.out_0_ready    (avalon_st_adapter_002_out_0_ready),                                  \n\t\t.out_0_error    (avalon_st_adapter_002_out_0_error)                                   \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter_002 #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_003 (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                         \n\t\t.in_rst_0_reset (AV_Config_reset_reset_bridge_in_reset_reset),    \n\t\t.in_0_data      (sysid_control_slave_agent_rdata_fifo_out_data),  \n\t\t.in_0_valid     (sysid_control_slave_agent_rdata_fifo_out_valid), \n\t\t.in_0_ready     (sysid_control_slave_agent_rdata_fifo_out_ready), \n\t\t.out_0_data     (avalon_st_adapter_003_out_0_data),               \n\t\t.out_0_valid    (avalon_st_adapter_003_out_0_valid),              \n\t\t.out_0_ready    (avalon_st_adapter_003_out_0_ready),              \n\t\t.out_0_error    (avalon_st_adapter_003_out_0_error)               \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter_002 #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_004 (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                      \n\t\t.in_rst_0_reset (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.in_0_data      (leds_s1_agent_rdata_fifo_out_data),           \n\t\t.in_0_valid     (leds_s1_agent_rdata_fifo_out_valid),          \n\t\t.in_0_ready     (leds_s1_agent_rdata_fifo_out_ready),          \n\t\t.out_0_data     (avalon_st_adapter_004_out_0_data),            \n\t\t.out_0_valid    (avalon_st_adapter_004_out_0_valid),           \n\t\t.out_0_ready    (avalon_st_adapter_004_out_0_ready),           \n\t\t.out_0_error    (avalon_st_adapter_004_out_0_error)            \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter_002 #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_005 (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                      \n\t\t.in_rst_0_reset (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.in_0_data      (hex3_hex0_s1_agent_rdata_fifo_out_data),      \n\t\t.in_0_valid     (hex3_hex0_s1_agent_rdata_fifo_out_valid),     \n\t\t.in_0_ready     (hex3_hex0_s1_agent_rdata_fifo_out_ready),     \n\t\t.out_0_data     (avalon_st_adapter_005_out_0_data),            \n\t\t.out_0_valid    (avalon_st_adapter_005_out_0_valid),           \n\t\t.out_0_ready    (avalon_st_adapter_005_out_0_ready),           \n\t\t.out_0_error    (avalon_st_adapter_005_out_0_error)            \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter_002 #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_006 (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                        \n\t\t.in_rst_0_reset (AV_Config_reset_reset_bridge_in_reset_reset),   \n\t\t.in_0_data      (slider_switches_s1_agent_rdata_fifo_out_data),  \n\t\t.in_0_valid     (slider_switches_s1_agent_rdata_fifo_out_valid), \n\t\t.in_0_ready     (slider_switches_s1_agent_rdata_fifo_out_ready), \n\t\t.out_0_data     (avalon_st_adapter_006_out_0_data),              \n\t\t.out_0_valid    (avalon_st_adapter_006_out_0_valid),             \n\t\t.out_0_ready    (avalon_st_adapter_006_out_0_ready),             \n\t\t.out_0_error    (avalon_st_adapter_006_out_0_error)              \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter_002 #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_007 (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                      \n\t\t.in_rst_0_reset (AV_Config_reset_reset_bridge_in_reset_reset), \n\t\t.in_0_data      (pushbuttons_s1_agent_rdata_fifo_out_data),    \n\t\t.in_0_valid     (pushbuttons_s1_agent_rdata_fifo_out_valid),   \n\t\t.in_0_ready     (pushbuttons_s1_agent_rdata_fifo_out_ready),   \n\t\t.out_0_data     (avalon_st_adapter_007_out_0_data),            \n\t\t.out_0_valid    (avalon_st_adapter_007_out_0_valid),           \n\t\t.out_0_ready    (avalon_st_adapter_007_out_0_ready),           \n\t\t.out_0_error    (avalon_st_adapter_007_out_0_error)            \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter_002 #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_008 (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                                      \n\t\t.in_rst_0_reset (AV_Config_reset_reset_bridge_in_reset_reset),                 \n\t\t.in_0_data      (pixel_dma_addr_translation_slave_agent_rdata_fifo_out_data),  \n\t\t.in_0_valid     (pixel_dma_addr_translation_slave_agent_rdata_fifo_out_valid), \n\t\t.in_0_ready     (pixel_dma_addr_translation_slave_agent_rdata_fifo_out_ready), \n\t\t.out_0_data     (avalon_st_adapter_008_out_0_data),                            \n\t\t.out_0_valid    (avalon_st_adapter_008_out_0_valid),                           \n\t\t.out_0_ready    (avalon_st_adapter_008_out_0_ready),                           \n\t\t.out_0_error    (avalon_st_adapter_008_out_0_error)                            \n\t);\n\nendmodule\n</code>"
                },
                {
                    "type": "text",
                    "text": "Based on the provided original Verilog code, its comments and above answers, generate a detailed specification for the module. Include the following information in a single, concise paragraph:\n1. The name of the module.\n2. A simple explanation of the module's functionality.\n3. The input and output ports, along with a brief explanation of each.\n4. The internal signals used within the module, with a brief explanation of their purpose.\n5. An overview of the different blocks or sections in the code and their functions.\nEnsure that the specification is clear and accurately reflects the details from the code and comments.\nYour answer should be structured and well-organized, providing a comprehensive and detailed overview of the module's design and operation.\nPlease provide your answer in the following format:\nModule name: [module name]. Module specification: [module specification]."
                },
                {
                    "type": "text",
                    "text": "Module name: Computer_System_mm_interconnect_2. Module specification: This module implements an interconnect for a computer system, specifically handling memory-mapped connections between various components. It includes logic for address decoding, data routing, and arbitration between multiple masters and slaves. The module has input ports for clock, reset, and various AXI and Avalon interface signals from the ARM A9 processor and other peripherals. Output ports include signals for controlling and communicating with various slave interfaces such as audio subsystem, VGA subsystem, LEDs, and pushbuttons. Internal signals like cmd_demux_src*, rsp_demux_src*, and router_*_src* are used for packet routing and command/response handling. The module implements AXI and Avalon interfaces, handles burst adapters, and includes components like demultiplexers, multiplexers, and response FIFOs. It's organize"
                }
            ]
        }
    ]
}