Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  3 10:37:00 2024
| Host         : WM106-ST08_01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   42          inf        0.000                      0                   42           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simon_color_ctrl/timer_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_led1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.009ns  (logic 4.439ns (55.423%)  route 3.570ns (44.577%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE                         0.000     0.000 r  simon_color_ctrl/timer_reg[14]/C
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  simon_color_ctrl/timer_reg[14]/Q
                         net (fo=3, routed)           0.871     1.327    simon_color_ctrl/timer_reg[14]
    SLICE_X64Y82         LUT4 (Prop_lut4_I2_O)        0.148     1.475 r  simon_color_ctrl/simon_led1_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.665     2.140    simon_color_ctrl/simon_led1_OBUF[0]_inst_i_2_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I4_O)        0.328     2.468 r  simon_color_ctrl/simon_led1_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           2.034     4.502    simon_led3_OBUF[0]
    K2                   OBUF (Prop_obuf_I_O)         3.507     8.009 r  simon_led1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.009    simon_led1[0]
    K2                                                                r  simon_led1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_color_ctrl/timer_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_led2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.968ns  (logic 4.441ns (55.736%)  route 3.527ns (44.264%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE                         0.000     0.000 r  simon_color_ctrl/timer_reg[14]/C
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  simon_color_ctrl/timer_reg[14]/Q
                         net (fo=3, routed)           0.871     1.327    simon_color_ctrl/timer_reg[14]
    SLICE_X64Y82         LUT4 (Prop_lut4_I2_O)        0.148     1.475 r  simon_color_ctrl/simon_led1_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.665     2.140    simon_color_ctrl/simon_led1_OBUF[0]_inst_i_2_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I4_O)        0.328     2.468 r  simon_color_ctrl/simon_led1_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           1.991     4.459    simon_led3_OBUF[0]
    N2                   OBUF (Prop_obuf_I_O)         3.509     7.968 r  simon_led2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.968    simon_led2[2]
    N2                                                                r  simon_led2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_color_ctrl/timer_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_led3[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.829ns  (logic 4.443ns (56.751%)  route 3.386ns (43.249%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE                         0.000     0.000 r  simon_color_ctrl/timer_reg[14]/C
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  simon_color_ctrl/timer_reg[14]/Q
                         net (fo=3, routed)           0.871     1.327    simon_color_ctrl/timer_reg[14]
    SLICE_X64Y82         LUT4 (Prop_lut4_I2_O)        0.148     1.475 r  simon_color_ctrl/simon_led1_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.665     2.140    simon_color_ctrl/simon_led1_OBUF[0]_inst_i_2_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I4_O)        0.328     2.468 r  simon_color_ctrl/simon_led1_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           1.850     4.318    simon_led3_OBUF[0]
    M1                   OBUF (Prop_obuf_I_O)         3.511     7.829 r  simon_led3_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.829    simon_led3[1]
    M1                                                                r  simon_led3[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_color_ctrl/timer_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_led3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.676ns  (logic 4.444ns (57.896%)  route 3.232ns (42.104%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE                         0.000     0.000 r  simon_color_ctrl/timer_reg[14]/C
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  simon_color_ctrl/timer_reg[14]/Q
                         net (fo=3, routed)           0.871     1.327    simon_color_ctrl/timer_reg[14]
    SLICE_X64Y82         LUT4 (Prop_lut4_I2_O)        0.148     1.475 r  simon_color_ctrl/simon_led1_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.665     2.140    simon_color_ctrl/simon_led1_OBUF[0]_inst_i_2_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I4_O)        0.328     2.468 r  simon_color_ctrl/simon_led1_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           1.696     4.164    simon_led3_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         3.512     7.676 r  simon_led3_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.676    simon_led3[0]
    M3                                                                r  simon_led3[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_color_ctrl/timer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_color_ctrl/timer_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.017ns  (logic 0.704ns (23.331%)  route 2.313ns (76.669%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE                         0.000     0.000 r  simon_color_ctrl/timer_reg[2]/C
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  simon_color_ctrl/timer_reg[2]/Q
                         net (fo=2, routed)           0.862     1.318    simon_color_ctrl/timer_reg[2]
    SLICE_X64Y80         LUT6 (Prop_lut6_I1_O)        0.124     1.442 r  simon_color_ctrl/timer[0]_i_5/O
                         net (fo=1, routed)           0.802     2.244    simon_color_ctrl/timer[0]_i_5_n_0
    SLICE_X64Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.368 r  simon_color_ctrl/timer[0]_i_1/O
                         net (fo=19, routed)          0.650     3.017    simon_color_ctrl/timer[0]_i_1_n_0
    SLICE_X65Y82         FDRE                                         r  simon_color_ctrl/timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_color_ctrl/timer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_color_ctrl/timer_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.017ns  (logic 0.704ns (23.331%)  route 2.313ns (76.669%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE                         0.000     0.000 r  simon_color_ctrl/timer_reg[2]/C
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  simon_color_ctrl/timer_reg[2]/Q
                         net (fo=2, routed)           0.862     1.318    simon_color_ctrl/timer_reg[2]
    SLICE_X64Y80         LUT6 (Prop_lut6_I1_O)        0.124     1.442 r  simon_color_ctrl/timer[0]_i_5/O
                         net (fo=1, routed)           0.802     2.244    simon_color_ctrl/timer[0]_i_5_n_0
    SLICE_X64Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.368 r  simon_color_ctrl/timer[0]_i_1/O
                         net (fo=19, routed)          0.650     3.017    simon_color_ctrl/timer[0]_i_1_n_0
    SLICE_X65Y82         FDRE                                         r  simon_color_ctrl/timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_color_ctrl/timer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_color_ctrl/timer_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.017ns  (logic 0.704ns (23.331%)  route 2.313ns (76.669%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE                         0.000     0.000 r  simon_color_ctrl/timer_reg[2]/C
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  simon_color_ctrl/timer_reg[2]/Q
                         net (fo=2, routed)           0.862     1.318    simon_color_ctrl/timer_reg[2]
    SLICE_X64Y80         LUT6 (Prop_lut6_I1_O)        0.124     1.442 r  simon_color_ctrl/timer[0]_i_5/O
                         net (fo=1, routed)           0.802     2.244    simon_color_ctrl/timer[0]_i_5_n_0
    SLICE_X64Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.368 r  simon_color_ctrl/timer[0]_i_1/O
                         net (fo=19, routed)          0.650     3.017    simon_color_ctrl/timer[0]_i_1_n_0
    SLICE_X65Y82         FDRE                                         r  simon_color_ctrl/timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_color_ctrl/timer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_color_ctrl/timer_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.017ns  (logic 0.704ns (23.331%)  route 2.313ns (76.669%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE                         0.000     0.000 r  simon_color_ctrl/timer_reg[2]/C
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  simon_color_ctrl/timer_reg[2]/Q
                         net (fo=2, routed)           0.862     1.318    simon_color_ctrl/timer_reg[2]
    SLICE_X64Y80         LUT6 (Prop_lut6_I1_O)        0.124     1.442 r  simon_color_ctrl/timer[0]_i_5/O
                         net (fo=1, routed)           0.802     2.244    simon_color_ctrl/timer[0]_i_5_n_0
    SLICE_X64Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.368 r  simon_color_ctrl/timer[0]_i_1/O
                         net (fo=19, routed)          0.650     3.017    simon_color_ctrl/timer[0]_i_1_n_0
    SLICE_X65Y82         FDRE                                         r  simon_color_ctrl/timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_color_ctrl/timer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_color_ctrl/timer_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.918ns  (logic 0.704ns (24.125%)  route 2.214ns (75.875%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE                         0.000     0.000 r  simon_color_ctrl/timer_reg[2]/C
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  simon_color_ctrl/timer_reg[2]/Q
                         net (fo=2, routed)           0.862     1.318    simon_color_ctrl/timer_reg[2]
    SLICE_X64Y80         LUT6 (Prop_lut6_I1_O)        0.124     1.442 r  simon_color_ctrl/timer[0]_i_5/O
                         net (fo=1, routed)           0.802     2.244    simon_color_ctrl/timer[0]_i_5_n_0
    SLICE_X64Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.368 r  simon_color_ctrl/timer[0]_i_1/O
                         net (fo=19, routed)          0.550     2.918    simon_color_ctrl/timer[0]_i_1_n_0
    SLICE_X65Y80         FDRE                                         r  simon_color_ctrl/timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_color_ctrl/timer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_color_ctrl/timer_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.918ns  (logic 0.704ns (24.125%)  route 2.214ns (75.875%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE                         0.000     0.000 r  simon_color_ctrl/timer_reg[2]/C
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  simon_color_ctrl/timer_reg[2]/Q
                         net (fo=2, routed)           0.862     1.318    simon_color_ctrl/timer_reg[2]
    SLICE_X64Y80         LUT6 (Prop_lut6_I1_O)        0.124     1.442 r  simon_color_ctrl/timer[0]_i_5/O
                         net (fo=1, routed)           0.802     2.244    simon_color_ctrl/timer[0]_i_5_n_0
    SLICE_X64Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.368 r  simon_color_ctrl/timer[0]_i_1/O
                         net (fo=19, routed)          0.550     2.918    simon_color_ctrl/timer[0]_i_1_n_0
    SLICE_X65Y80         FDRE                                         r  simon_color_ctrl/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simon_color_ctrl/timer_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_color_ctrl/timer_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE                         0.000     0.000 r  simon_color_ctrl/timer_reg[11]/C
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  simon_color_ctrl/timer_reg[11]/Q
                         net (fo=3, routed)           0.119     0.260    simon_color_ctrl/timer_reg[11]
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  simon_color_ctrl/timer_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    simon_color_ctrl/timer_reg[8]_i_1_n_4
    SLICE_X65Y82         FDRE                                         r  simon_color_ctrl/timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_color_ctrl/timer_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_color_ctrl/timer_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE                         0.000     0.000 r  simon_color_ctrl/timer_reg[3]/C
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  simon_color_ctrl/timer_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    simon_color_ctrl/timer_reg[3]
    SLICE_X65Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  simon_color_ctrl/timer_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.368    simon_color_ctrl/timer_reg[0]_i_2_n_4
    SLICE_X65Y80         FDRE                                         r  simon_color_ctrl/timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_color_ctrl/timer_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_color_ctrl/timer_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE                         0.000     0.000 r  simon_color_ctrl/timer_reg[7]/C
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  simon_color_ctrl/timer_reg[7]/Q
                         net (fo=3, routed)           0.120     0.261    simon_color_ctrl/timer_reg[7]
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  simon_color_ctrl/timer_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    simon_color_ctrl/timer_reg[4]_i_1_n_4
    SLICE_X65Y81         FDRE                                         r  simon_color_ctrl/timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_color_ctrl/timer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_color_ctrl/timer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE                         0.000     0.000 r  simon_color_ctrl/timer_reg[2]/C
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  simon_color_ctrl/timer_reg[2]/Q
                         net (fo=2, routed)           0.121     0.262    simon_color_ctrl/timer_reg[2]
    SLICE_X65Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  simon_color_ctrl/timer_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.373    simon_color_ctrl/timer_reg[0]_i_2_n_5
    SLICE_X65Y80         FDRE                                         r  simon_color_ctrl/timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_color_ctrl/timer_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_color_ctrl/timer_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE                         0.000     0.000 r  simon_color_ctrl/timer_reg[12]/C
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  simon_color_ctrl/timer_reg[12]/Q
                         net (fo=3, routed)           0.117     0.258    simon_color_ctrl/timer_reg[12]
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  simon_color_ctrl/timer_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    simon_color_ctrl/timer_reg[12]_i_1_n_7
    SLICE_X65Y83         FDRE                                         r  simon_color_ctrl/timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_color_ctrl/timer_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_color_ctrl/timer_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE                         0.000     0.000 r  simon_color_ctrl/timer_reg[16]/C
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  simon_color_ctrl/timer_reg[16]/Q
                         net (fo=3, routed)           0.117     0.258    simon_color_ctrl/timer_reg[16]
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  simon_color_ctrl/timer_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    simon_color_ctrl/timer_reg[16]_i_1_n_7
    SLICE_X65Y84         FDRE                                         r  simon_color_ctrl/timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_color_ctrl/timer_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_color_ctrl/timer_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE                         0.000     0.000 r  simon_color_ctrl/timer_reg[4]/C
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  simon_color_ctrl/timer_reg[4]/Q
                         net (fo=2, routed)           0.117     0.258    simon_color_ctrl/timer_reg[4]
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  simon_color_ctrl/timer_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    simon_color_ctrl/timer_reg[4]_i_1_n_7
    SLICE_X65Y81         FDRE                                         r  simon_color_ctrl/timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_color_ctrl/timer_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_color_ctrl/timer_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE                         0.000     0.000 r  simon_color_ctrl/timer_reg[14]/C
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  simon_color_ctrl/timer_reg[14]/Q
                         net (fo=3, routed)           0.122     0.263    simon_color_ctrl/timer_reg[14]
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  simon_color_ctrl/timer_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    simon_color_ctrl/timer_reg[12]_i_1_n_5
    SLICE_X65Y83         FDRE                                         r  simon_color_ctrl/timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_color_ctrl/timer_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_color_ctrl/timer_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE                         0.000     0.000 r  simon_color_ctrl/timer_reg[18]/C
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  simon_color_ctrl/timer_reg[18]/Q
                         net (fo=3, routed)           0.122     0.263    simon_color_ctrl/timer_reg[18]
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  simon_color_ctrl/timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    simon_color_ctrl/timer_reg[16]_i_1_n_5
    SLICE_X65Y84         FDRE                                         r  simon_color_ctrl/timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_color_ctrl/timer_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_color_ctrl/timer_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE                         0.000     0.000 r  simon_color_ctrl/timer_reg[6]/C
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  simon_color_ctrl/timer_reg[6]/Q
                         net (fo=3, routed)           0.122     0.263    simon_color_ctrl/timer_reg[6]
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  simon_color_ctrl/timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    simon_color_ctrl/timer_reg[4]_i_1_n_5
    SLICE_X65Y81         FDRE                                         r  simon_color_ctrl/timer_reg[6]/D
  -------------------------------------------------------------------    -------------------





