RISC - V CPU
This is a 5 stage piplined CPU based on the RISC - V Architecture (Reduced instruction set architecture)
You may take inspiration, but please do not plagiarize.
