Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Thu Apr  3 19:41:22 2025
| Host         : DESKTOP-HAA6UI4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file redundancia_timing_summary_routed.rpt -pb redundancia_timing_summary_routed.pb -rpx redundancia_timing_summary_routed.rpx -warn_on_violation
| Design       : redundancia
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    16          
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: DIV/temp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.953        0.000                      0                   47        0.252        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.953        0.000                      0                   47        0.252        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 DIV/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.963ns (24.002%)  route 3.049ns (75.998%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.724     5.327    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  DIV/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.419     5.746 r  DIV/counter_reg[24]/Q
                         net (fo=2, routed)           0.860     6.606    DIV/counter[24]
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.296     6.902 r  DIV/counter[25]_i_9/O
                         net (fo=1, routed)           0.939     7.840    DIV/counter[25]_i_9_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.124     7.964 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          1.251     9.215    DIV/counter[25]_i_3_n_0
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.124     9.339 r  DIV/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.339    DIV/counter_0[1]
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601    15.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[1]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.029    15.292    DIV/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 DIV/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.963ns (24.008%)  route 3.048ns (75.992%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.724     5.327    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  DIV/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.419     5.746 r  DIV/counter_reg[24]/Q
                         net (fo=2, routed)           0.860     6.606    DIV/counter[24]
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.296     6.902 r  DIV/counter[25]_i_9/O
                         net (fo=1, routed)           0.939     7.840    DIV/counter[25]_i_9_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.124     7.964 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          1.250     9.214    DIV/counter[25]_i_3_n_0
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.124     9.338 r  DIV/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.338    DIV/counter_0[2]
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601    15.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[2]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.031    15.294    DIV/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.956    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 DIV/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/temp_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.991ns (24.528%)  route 3.049ns (75.471%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.724     5.327    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  DIV/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.419     5.746 r  DIV/counter_reg[24]/Q
                         net (fo=2, routed)           0.860     6.606    DIV/counter[24]
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.296     6.902 r  DIV/counter[25]_i_9/O
                         net (fo=1, routed)           0.939     7.840    DIV/counter[25]_i_9_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.124     7.964 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          1.251     9.215    DIV/counter[25]_i_3_n_0
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.152     9.367 r  DIV/temp_clk_i_1/O
                         net (fo=1, routed)           0.000     9.367    DIV/temp_clk_i_1_n_0
    SLICE_X3Y87          FDCE                                         r  DIV/temp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601    15.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/temp_clk_reg/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.075    15.338    DIV/temp_clk_reg
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 DIV/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.991ns (24.535%)  route 3.048ns (75.465%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.724     5.327    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  DIV/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.419     5.746 r  DIV/counter_reg[24]/Q
                         net (fo=2, routed)           0.860     6.606    DIV/counter[24]
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.296     6.902 r  DIV/counter[25]_i_9/O
                         net (fo=1, routed)           0.939     7.840    DIV/counter[25]_i_9_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.124     7.964 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          1.250     9.214    DIV/counter[25]_i_3_n_0
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.152     9.366 r  DIV/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.366    DIV/counter_0[3]
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601    15.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[3]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.075    15.338    DIV/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 DIV/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 2.240ns (56.277%)  route 1.740ns (43.723%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.721     5.324    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  DIV/counter_reg[2]/Q
                         net (fo=2, routed)           0.741     6.521    DIV/counter[2]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.178 r  DIV/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.178    DIV/counter0_carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.295 r  DIV/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    DIV/counter0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  DIV/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.412    DIV/counter0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.529 r  DIV/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.529    DIV/counter0_carry__2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.646 r  DIV/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.646    DIV/counter0_carry__3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.763 r  DIV/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.763    DIV/counter0_carry__4_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.982 r  DIV/counter0_carry__5/O[0]
                         net (fo=1, routed)           0.999     8.981    DIV/data0[25]
    SLICE_X3Y92          LUT2 (Prop_lut2_I1_O)        0.323     9.304 r  DIV/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.304    DIV/counter_0[25]
    SLICE_X3Y92          FDCE                                         r  DIV/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.604    15.027    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  DIV/counter_reg[25]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y92          FDCE (Setup_fdce_C_D)        0.075    15.341    DIV/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 DIV/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 2.210ns (58.152%)  route 1.590ns (41.848%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.721     5.324    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  DIV/counter_reg[2]/Q
                         net (fo=2, routed)           0.741     6.521    DIV/counter[2]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.178 r  DIV/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.178    DIV/counter0_carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.295 r  DIV/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    DIV/counter0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  DIV/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.412    DIV/counter0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.529 r  DIV/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.529    DIV/counter0_carry__2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.646 r  DIV/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.646    DIV/counter0_carry__3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.969 r  DIV/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.849     8.818    DIV/data0[22]
    SLICE_X3Y92          LUT2 (Prop_lut2_I1_O)        0.306     9.124 r  DIV/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.124    DIV/counter_0[22]
    SLICE_X3Y92          FDCE                                         r  DIV/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.604    15.027    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  DIV/counter_reg[22]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y92          FDCE (Setup_fdce_C_D)        0.029    15.295    DIV/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 DIV/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 2.123ns (55.381%)  route 1.710ns (44.619%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.721     5.324    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  DIV/counter_reg[2]/Q
                         net (fo=2, routed)           0.741     6.521    DIV/counter[2]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.178 r  DIV/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.178    DIV/counter0_carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.295 r  DIV/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    DIV/counter0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  DIV/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.412    DIV/counter0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.529 r  DIV/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.529    DIV/counter0_carry__2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.646 r  DIV/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.646    DIV/counter0_carry__3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.865 r  DIV/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.969     8.834    DIV/data0[21]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.323     9.157 r  DIV/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.157    DIV/counter_0[21]
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.604    15.027    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[21]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.075    15.341    DIV/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  6.184    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 DIV/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.828ns (22.236%)  route 2.896ns (77.764%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.721     5.324    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  DIV/counter_reg[1]/Q
                         net (fo=2, routed)           1.015     6.795    DIV/counter[1]
    SLICE_X3Y92          LUT6 (Prop_lut6_I4_O)        0.124     6.919 r  DIV/counter[25]_i_9/O
                         net (fo=1, routed)           0.939     7.857    DIV/counter[25]_i_9_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.124     7.981 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          0.942     8.923    DIV/counter[25]_i_3_n_0
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.124     9.047 r  DIV/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.047    DIV/counter_0[18]
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.604    15.027    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[18]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.031    15.297    DIV/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 DIV/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.828ns (22.265%)  route 2.891ns (77.735%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.721     5.324    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  DIV/counter_reg[1]/Q
                         net (fo=2, routed)           1.015     6.795    DIV/counter[1]
    SLICE_X3Y92          LUT6 (Prop_lut6_I4_O)        0.124     6.919 r  DIV/counter[25]_i_9/O
                         net (fo=1, routed)           0.939     7.857    DIV/counter[25]_i_9_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.124     7.981 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          0.937     8.918    DIV/counter[25]_i_3_n_0
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.124     9.042 r  DIV/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.042    DIV/counter_0[14]
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.604    15.027    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[14]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.029    15.295    DIV/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 DIV/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.854ns (22.805%)  route 2.891ns (77.195%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.721     5.324    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  DIV/counter_reg[1]/Q
                         net (fo=2, routed)           1.015     6.795    DIV/counter[1]
    SLICE_X3Y92          LUT6 (Prop_lut6_I4_O)        0.124     6.919 r  DIV/counter[25]_i_9/O
                         net (fo=1, routed)           0.939     7.857    DIV/counter[25]_i_9_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.124     7.981 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          0.937     8.918    DIV/counter[25]_i_3_n_0
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.150     9.068 r  DIV/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.068    DIV/counter_0[17]
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.604    15.027    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[17]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.075    15.341    DIV/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  6.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  DISP/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.770    DISP/refresh_counter_reg_n_0_[11]
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  DISP/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    DISP/refresh_counter_reg[8]_i_1_n_4
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[11]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y89          FDCE (Hold_fdce_C_D)         0.105     1.625    DISP/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  DISP/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  DISP/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.769    DISP/refresh_counter_reg_n_0_[3]
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  DISP/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    DISP/refresh_counter_reg[0]_i_1_n_4
    SLICE_X5Y87          FDCE                                         r  DISP/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.870     2.035    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  DISP/refresh_counter_reg[3]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X5Y87          FDCE (Hold_fdce_C_D)         0.105     1.624    DISP/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  DISP/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  DISP/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.770    DISP/refresh_counter_reg_n_0_[7]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  DISP/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    DISP/refresh_counter_reg[4]_i_1_n_4
    SLICE_X5Y88          FDCE                                         r  DISP/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  DISP/refresh_counter_reg[7]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y88          FDCE (Hold_fdce_C_D)         0.105     1.625    DISP/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  DISP/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.771    DISP/refresh_counter_reg_n_0_[15]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  DISP/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    DISP/refresh_counter_reg[12]_i_1_n_4
    SLICE_X5Y90          FDCE                                         r  DISP/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  DISP/refresh_counter_reg[15]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.105     1.626    DISP/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  DISP/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  DISP/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.767    DISP/refresh_counter_reg_n_0_[4]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.882 r  DISP/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.882    DISP/refresh_counter_reg[4]_i_1_n_7
    SLICE_X5Y88          FDCE                                         r  DISP/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  DISP/refresh_counter_reg[4]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y88          FDCE (Hold_fdce_C_D)         0.105     1.625    DISP/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  DISP/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.767    DISP/refresh_counter_reg_n_0_[8]
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.882 r  DISP/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.882    DISP/refresh_counter_reg[8]_i_1_n_7
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[8]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y89          FDCE (Hold_fdce_C_D)         0.105     1.625    DISP/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  DISP/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.768    DISP/refresh_counter_reg_n_0_[12]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  DISP/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    DISP/refresh_counter_reg[12]_i_1_n_7
    SLICE_X5Y90          FDCE                                         r  DISP/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  DISP/refresh_counter_reg[12]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.105     1.626    DISP/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.768    DISP/refresh_counter_reg_n_0_[16]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  DISP/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    DISP/refresh_counter_reg[16]_i_1_n_7
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[16]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y91          FDCE (Hold_fdce_C_D)         0.105     1.626    DISP/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  DISP/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.109     1.771    DISP/refresh_counter_reg_n_0_[10]
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.882 r  DISP/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    DISP/refresh_counter_reg[8]_i_1_n_5
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[10]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y89          FDCE (Hold_fdce_C_D)         0.105     1.625    DISP/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  DISP/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  DISP/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.770    DISP/refresh_counter_reg_n_0_[2]
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  DISP/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    DISP/refresh_counter_reg[0]_i_1_n_5
    SLICE_X5Y87          FDCE                                         r  DISP/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.870     2.035    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  DISP/refresh_counter_reg[2]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X5Y87          FDCE (Hold_fdce_C_D)         0.105     1.624    DISP/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y87     DISP/refresh_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y89     DISP/refresh_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y89     DISP/refresh_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y90     DISP/refresh_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y90     DISP/refresh_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y90     DISP/refresh_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y90     DISP/refresh_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y91     DISP/refresh_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y91     DISP/refresh_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y87     DISP/refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y87     DISP/refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y89     DISP/refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y89     DISP/refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y89     DISP/refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y89     DISP/refresh_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     DISP/refresh_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     DISP/refresh_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     DISP/refresh_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     DISP/refresh_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y87     DISP/refresh_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y87     DISP/refresh_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y89     DISP/refresh_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y89     DISP/refresh_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y89     DISP/refresh_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y89     DISP/refresh_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     DISP/refresh_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     DISP/refresh_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     DISP/refresh_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     DISP/refresh_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.779ns  (logic 5.936ns (46.453%)  route 6.843ns (53.547%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          2.246     3.771    U2/SW_IBUF[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.154     3.925 r  U2/LED_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.811     4.736    U2/LED_OBUF[0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.327     5.063 r  U2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.817     5.880    U2/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.152     6.032 r  U2/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.968     9.000    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    12.779 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.779    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.477ns  (logic 5.685ns (45.560%)  route 6.792ns (54.440%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          2.246     3.771    U2/SW_IBUF[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.154     3.925 r  U2/LED_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.811     4.736    U2/LED_OBUF[0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.327     5.063 r  U2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.755     5.818    U2/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y90          LUT4 (Prop_lut4_I3_O)        0.124     5.942 r  U2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.980     8.922    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.477 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.477    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.386ns  (logic 5.907ns (47.693%)  route 6.479ns (52.307%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          2.246     3.771    U2/SW_IBUF[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.154     3.925 r  U2/LED_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.811     4.736    U2/LED_OBUF[0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.327     5.063 r  U2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.755     5.818    U2/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y90          LUT4 (Prop_lut4_I2_O)        0.150     5.968 r  U2/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.666     8.634    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    12.386 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.386    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.016ns  (logic 5.690ns (47.351%)  route 6.327ns (52.649%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          2.246     3.771    U2/SW_IBUF[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.154     3.925 r  U2/LED_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.811     4.736    U2/LED_OBUF[0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.327     5.063 r  U2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.817     5.880    U2/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.124     6.004 r  U2/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.452     8.456    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    12.016 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.016    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.925ns  (logic 5.658ns (47.444%)  route 6.267ns (52.556%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          2.187     3.711    U2/SW_IBUF[0]
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.150     3.861 r  U2/LED_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.982     4.843    U2/LED_OBUF[2]
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.326     5.169 r  U2/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.812     5.981    U2/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.124     6.105 r  U2/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.287     8.391    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.925 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.925    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.537ns  (logic 5.900ns (51.142%)  route 5.637ns (48.858%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          2.246     3.771    U2/SW_IBUF[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.154     3.925 r  U2/LED_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.811     4.736    U2/LED_OBUF[0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.327     5.063 r  U2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.744     5.807    U2/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y90          LUT4 (Prop_lut4_I1_O)        0.150     5.957 r  U2/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.835     7.792    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    11.537 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.537    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.341ns  (logic 5.622ns (49.572%)  route 5.719ns (50.428%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          2.246     3.771    U2/SW_IBUF[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.154     3.925 f  U2/LED_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.811     4.736    U2/LED_OBUF[0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.327     5.063 f  U2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.744     5.807    U2/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y90          LUT4 (Prop_lut4_I1_O)        0.124     5.931 r  U2/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.918     7.848    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    11.341 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.341    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.786ns  (logic 5.439ns (50.428%)  route 5.347ns (49.572%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          2.845     4.369    U2/SW_IBUF[0]
    SLICE_X4Y87          LUT3 (Prop_lut3_I2_O)        0.152     4.521 r  U2/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.502     7.023    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.763    10.786 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.786    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.558ns  (logic 5.200ns (49.252%)  route 5.358ns (50.748%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          2.845     4.369    U2/SW_IBUF[0]
    SLICE_X4Y87          LUT3 (Prop_lut3_I2_O)        0.124     4.493 r  U2/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.513     7.006    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    10.558 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.558    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.430ns  (logic 5.203ns (49.888%)  route 5.227ns (50.112%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          2.544     4.068    U2/SW_IBUF[0]
    SLICE_X4Y87          LUT3 (Prop_lut3_I2_O)        0.124     4.192 r  U2/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.683     6.875    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    10.430 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.430    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/temp_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.240ns (64.668%)  route 0.131ns (35.332%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE                         0.000     0.000 r  U1/temp_count_reg[1]/C
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  U1/temp_count_reg[1]/Q
                         net (fo=7, routed)           0.131     0.326    U1/Q[1]
    SLICE_X1Y86          LUT4 (Prop_lut4_I0_O)        0.045     0.371 r  U1/temp_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.371    U1/plusOp[3]
    SLICE_X1Y86          FDCE                                         r  U1/temp_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.240ns (64.494%)  route 0.132ns (35.506%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE                         0.000     0.000 r  U1/temp_count_reg[1]/C
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  U1/temp_count_reg[1]/Q
                         net (fo=7, routed)           0.132     0.327    U1/Q[1]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.045     0.372 r  U1/temp_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.372    U1/plusOp[5]
    SLICE_X1Y86          FDCE                                         r  U1/temp_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.243ns (64.951%)  route 0.131ns (35.049%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE                         0.000     0.000 r  U1/temp_count_reg[1]/C
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  U1/temp_count_reg[1]/Q
                         net (fo=7, routed)           0.131     0.326    U1/Q[1]
    SLICE_X1Y86          LUT5 (Prop_lut5_I2_O)        0.048     0.374 r  U1/temp_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.374    U1/plusOp[4]
    SLICE_X1Y86          FDCE                                         r  U1/temp_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temp_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/temp_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.240ns (59.334%)  route 0.164ns (40.666%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE                         0.000     0.000 r  U2/temp_count_reg[1]/C
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  U2/temp_count_reg[1]/Q
                         net (fo=7, routed)           0.164     0.359    U2/temp_count_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.045     0.404 r  U2/temp_count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.404    U2/plusOp__0[3]
    SLICE_X3Y90          FDCE                                         r  U2/temp_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temp_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/temp_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.243ns (59.633%)  route 0.164ns (40.367%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE                         0.000     0.000 r  U2/temp_count_reg[1]/C
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  U2/temp_count_reg[1]/Q
                         net (fo=7, routed)           0.164     0.359    U2/temp_count_reg[1]
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.048     0.407 r  U2/temp_count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.407    U2/plusOp__0[4]
    SLICE_X3Y90          FDCE                                         r  U2/temp_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.237ns (54.747%)  route 0.196ns (45.253%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE                         0.000     0.000 r  U1/temp_count_reg[6]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  U1/temp_count_reg[6]/Q
                         net (fo=4, routed)           0.196     0.391    U1/Q[6]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.042     0.433 r  U1/temp_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.433    U1/plusOp[7]
    SLICE_X4Y87          FDCE                                         r  U1/temp_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.240ns (55.058%)  route 0.196ns (44.942%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE                         0.000     0.000 r  U1/temp_count_reg[6]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  U1/temp_count_reg[6]/Q
                         net (fo=4, routed)           0.196     0.391    U1/Q[6]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.045     0.436 r  U1/temp_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.436    U1/plusOp[6]
    SLICE_X4Y87          FDCE                                         r  U1/temp_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temp_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/temp_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.237ns (53.116%)  route 0.209ns (46.884%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE                         0.000     0.000 r  U2/temp_count_reg[1]/C
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  U2/temp_count_reg[1]/Q
                         net (fo=7, routed)           0.209     0.404    U2/temp_count_reg[1]
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.042     0.446 r  U2/temp_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.446    U2/plusOp__0[2]
    SLICE_X0Y89          FDCE                                         r  U2/temp_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temp_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/temp_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.240ns (53.429%)  route 0.209ns (46.571%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE                         0.000     0.000 r  U2/temp_count_reg[1]/C
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  U2/temp_count_reg[1]/Q
                         net (fo=7, routed)           0.209     0.404    U2/temp_count_reg[1]
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.045     0.449 r  U2/temp_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.449    U2/plusOp__0[1]
    SLICE_X0Y89          FDCE                                         r  U2/temp_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.237ns (52.083%)  route 0.218ns (47.917%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE                         0.000     0.000 r  U1/temp_count_reg[1]/C
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  U1/temp_count_reg[1]/Q
                         net (fo=7, routed)           0.218     0.413    U1/Q[1]
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.042     0.455 r  U1/temp_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.455    U1/plusOp[2]
    SLICE_X0Y86          FDCE                                         r  U1/temp_count_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISP/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.279ns  (logic 4.635ns (45.092%)  route 5.644ns (54.908%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  DISP/refresh_counter_reg[19]/Q
                         net (fo=4, routed)           0.690     6.472    DISP/refresh_counter_reg__0[19]
    SLICE_X4Y91          LUT2 (Prop_lut2_I0_O)        0.124     6.596 f  DISP/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           1.169     7.765    U2/SEG_OBUF[1]_inst_i_1_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.889 r  U2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.817     8.706    U2/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.152     8.858 r  U2/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.968    11.826    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    15.605 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.605    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.036ns  (logic 4.383ns (43.677%)  route 5.653ns (56.323%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  DISP/refresh_counter_reg[19]/Q
                         net (fo=4, routed)           0.690     6.472    DISP/refresh_counter_reg__0[19]
    SLICE_X4Y91          LUT2 (Prop_lut2_I0_O)        0.124     6.596 f  DISP/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           1.166     7.762    U2/SEG_OBUF[1]_inst_i_1_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.886 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.816     8.703    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y90          LUT4 (Prop_lut4_I0_O)        0.124     8.827 r  U2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.980    11.806    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.362 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.362    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.945ns  (logic 4.606ns (46.316%)  route 5.339ns (53.684%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  DISP/refresh_counter_reg[19]/Q
                         net (fo=4, routed)           0.690     6.472    DISP/refresh_counter_reg__0[19]
    SLICE_X4Y91          LUT2 (Prop_lut2_I0_O)        0.124     6.596 f  DISP/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           1.166     7.762    U2/SEG_OBUF[1]_inst_i_1_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.886 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.816     8.703    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y90          LUT4 (Prop_lut4_I0_O)        0.150     8.853 r  U2/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.666    11.519    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    15.271 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.271    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.517ns  (logic 4.389ns (46.115%)  route 5.128ns (53.885%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  DISP/refresh_counter_reg[19]/Q
                         net (fo=4, routed)           0.690     6.472    DISP/refresh_counter_reg__0[19]
    SLICE_X4Y91          LUT2 (Prop_lut2_I0_O)        0.124     6.596 f  DISP/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           1.169     7.765    U2/SEG_OBUF[1]_inst_i_1_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.889 r  U2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.817     8.706    U2/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.124     8.830 r  U2/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.452    11.282    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.842 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.842    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.336ns  (logic 4.362ns (46.717%)  route 4.975ns (53.283%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  DISP/refresh_counter_reg[19]/Q
                         net (fo=4, routed)           0.690     6.472    DISP/refresh_counter_reg__0[19]
    SLICE_X4Y91          LUT2 (Prop_lut2_I0_O)        0.124     6.596 r  DISP/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           1.166     7.762    U2/SEG_OBUF[1]_inst_i_1_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.886 f  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.831     8.718    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y89          LUT4 (Prop_lut4_I0_O)        0.124     8.842 r  U2/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.287    11.128    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.662 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.662    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.102ns  (logic 4.601ns (50.556%)  route 4.500ns (49.444%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  DISP/refresh_counter_reg[19]/Q
                         net (fo=4, routed)           0.690     6.472    DISP/refresh_counter_reg__0[19]
    SLICE_X4Y91          LUT2 (Prop_lut2_I0_O)        0.124     6.596 f  DISP/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           1.166     7.762    U2/SEG_OBUF[1]_inst_i_1_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.886 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.808     8.695    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y90          LUT4 (Prop_lut4_I0_O)        0.152     8.847 r  U2/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.835    10.682    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    14.427 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.427    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.904ns  (logic 4.321ns (48.532%)  route 4.583ns (51.468%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  DISP/refresh_counter_reg[19]/Q
                         net (fo=4, routed)           0.690     6.472    DISP/refresh_counter_reg__0[19]
    SLICE_X4Y91          LUT2 (Prop_lut2_I0_O)        0.124     6.596 f  DISP/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           1.166     7.762    U2/SEG_OBUF[1]_inst_i_1_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.886 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.808     8.695    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y90          LUT4 (Prop_lut4_I0_O)        0.124     8.819 r  U2/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.918    10.736    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.229 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.229    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.336ns  (logic 4.346ns (59.237%)  route 2.990ns (40.763%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  DISP/refresh_counter_reg[18]/Q
                         net (fo=4, routed)           0.868     6.650    DISP/refresh_counter_reg__0[18]
    SLICE_X4Y91          LUT3 (Prop_lut3_I1_O)        0.152     6.802 r  DISP/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.122     8.924    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    12.662 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.662    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.062ns  (logic 4.116ns (58.277%)  route 2.947ns (41.723%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  DISP/refresh_counter_reg[18]/Q
                         net (fo=4, routed)           0.868     6.650    DISP/refresh_counter_reg__0[18]
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.124     6.774 r  DISP/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.079     8.852    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.388 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.388    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 1.422ns (68.012%)  route 0.669ns (31.988%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     1.662 f  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.170     1.833    DISP/refresh_counter_reg[0]
    SLICE_X4Y91          LUT3 (Prop_lut3_I2_O)        0.045     1.878 r  DISP/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.499     2.376    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.613 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.613    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.485ns (68.163%)  route 0.694ns (31.837%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.170     1.833    DISP/refresh_counter_reg[0]
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.046     1.879 r  DISP/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.523     2.402    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.700 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.700    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.425ns (61.179%)  route 0.904ns (38.821%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.223     1.886    U2/refresh_counter_reg[0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I1_O)        0.045     1.931 r  U2/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.236     2.167    U2/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X4Y90          LUT4 (Prop_lut4_I3_O)        0.045     2.212 r  U2/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.445     2.657    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.851 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.851    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.398ns  (logic 1.540ns (64.220%)  route 0.858ns (35.780%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.223     1.886    U2/refresh_counter_reg[0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I1_O)        0.045     1.931 r  U2/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.236     2.167    U2/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X4Y90          LUT4 (Prop_lut4_I2_O)        0.049     2.216 r  U2/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.398     2.614    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.305     3.920 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.920    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.465ns (58.393%)  route 1.044ns (41.607%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.225     1.887    U2/refresh_counter_reg[0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I1_O)        0.045     1.932 f  U2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.210     2.142    U2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X4Y89          LUT4 (Prop_lut4_I1_O)        0.045     2.187 r  U2/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.610     2.796    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.031 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.031    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.571ns  (logic 1.492ns (58.050%)  route 1.078ns (41.950%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.225     1.887    U2/refresh_counter_reg[0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I1_O)        0.045     1.932 r  U2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.219     2.151    U2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X4Y89          LUT4 (Prop_lut4_I3_O)        0.045     2.196 r  U2/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.635     2.831    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.092 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.092    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.755ns  (logic 1.547ns (56.152%)  route 1.208ns (43.848%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.223     1.886    U2/refresh_counter_reg[0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I1_O)        0.045     1.931 r  U2/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.235     2.166    U2/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X4Y90          LUT4 (Prop_lut4_I1_O)        0.048     2.214 r  U2/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.749     2.963    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.313     4.276 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.276    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.852ns  (logic 1.487ns (52.150%)  route 1.364ns (47.850%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.223     1.886    U2/refresh_counter_reg[0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I1_O)        0.045     1.931 r  U2/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.235     2.166    U2/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X4Y90          LUT4 (Prop_lut4_I1_O)        0.045     2.211 r  U2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.906     3.117    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.373 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.373    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.918ns  (logic 1.571ns (53.857%)  route 1.346ns (46.143%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.225     1.887    U2/refresh_counter_reg[0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I1_O)        0.045     1.932 r  U2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.219     2.151    U2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X4Y89          LUT4 (Prop_lut4_I3_O)        0.046     2.197 r  U2/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.903     3.100    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.339     4.439 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.439    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DISP/refresh_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.951ns  (logic 1.631ns (27.408%)  route 4.320ns (72.592%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.884     4.391    DIV/RESET_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.124     4.515 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          1.436     5.951    DISP/AR[0]
    SLICE_X5Y87          FDCE                                         f  DISP/refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.599     5.022    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  DISP/refresh_counter_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DISP/refresh_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.951ns  (logic 1.631ns (27.408%)  route 4.320ns (72.592%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.884     4.391    DIV/RESET_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.124     4.515 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          1.436     5.951    DISP/AR[0]
    SLICE_X5Y87          FDCE                                         f  DISP/refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.599     5.022    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  DISP/refresh_counter_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DISP/refresh_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.951ns  (logic 1.631ns (27.408%)  route 4.320ns (72.592%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.884     4.391    DIV/RESET_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.124     4.515 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          1.436     5.951    DISP/AR[0]
    SLICE_X5Y87          FDCE                                         f  DISP/refresh_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.599     5.022    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  DISP/refresh_counter_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DISP/refresh_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.951ns  (logic 1.631ns (27.408%)  route 4.320ns (72.592%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.884     4.391    DIV/RESET_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.124     4.515 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          1.436     5.951    DISP/AR[0]
    SLICE_X5Y87          FDCE                                         f  DISP/refresh_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.599     5.022    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  DISP/refresh_counter_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.783ns  (logic 1.631ns (28.202%)  route 4.152ns (71.798%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.884     4.391    DIV/RESET_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.124     4.515 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          1.268     5.783    DIV/AR[0]
    SLICE_X3Y87          FDCE                                         f  DIV/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601     5.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.783ns  (logic 1.631ns (28.202%)  route 4.152ns (71.798%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.884     4.391    DIV/RESET_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.124     4.515 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          1.268     5.783    DIV/AR[0]
    SLICE_X3Y87          FDCE                                         f  DIV/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601     5.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.783ns  (logic 1.631ns (28.202%)  route 4.152ns (71.798%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.884     4.391    DIV/RESET_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.124     4.515 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          1.268     5.783    DIV/AR[0]
    SLICE_X3Y87          FDCE                                         f  DIV/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601     5.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.783ns  (logic 1.631ns (28.202%)  route 4.152ns (71.798%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.884     4.391    DIV/RESET_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.124     4.515 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          1.268     5.783    DIV/AR[0]
    SLICE_X3Y87          FDCE                                         f  DIV/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601     5.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.783ns  (logic 1.631ns (28.202%)  route 4.152ns (71.798%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.884     4.391    DIV/RESET_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.124     4.515 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          1.268     5.783    DIV/AR[0]
    SLICE_X3Y87          FDCE                                         f  DIV/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601     5.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/temp_clk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.783ns  (logic 1.631ns (28.202%)  route 4.152ns (71.798%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.884     4.391    DIV/RESET_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.124     4.515 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          1.268     5.783    DIV/AR[0]
    SLICE_X3Y87          FDCE                                         f  DIV/temp_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601     5.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/temp_clk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.739ns  (logic 0.320ns (18.380%)  route 1.419ns (81.620%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.185     1.460    DIV/RESET_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     1.505 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          0.234     1.739    DIV/AR[0]
    SLICE_X3Y92          FDCE                                         f  DIV/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  DIV/counter_reg[22]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.739ns  (logic 0.320ns (18.380%)  route 1.419ns (81.620%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.185     1.460    DIV/RESET_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     1.505 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          0.234     1.739    DIV/AR[0]
    SLICE_X3Y92          FDCE                                         f  DIV/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  DIV/counter_reg[23]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.739ns  (logic 0.320ns (18.380%)  route 1.419ns (81.620%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.185     1.460    DIV/RESET_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     1.505 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          0.234     1.739    DIV/AR[0]
    SLICE_X3Y92          FDCE                                         f  DIV/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  DIV/counter_reg[24]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.739ns  (logic 0.320ns (18.380%)  route 1.419ns (81.620%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.185     1.460    DIV/RESET_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     1.505 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          0.234     1.739    DIV/AR[0]
    SLICE_X3Y92          FDCE                                         f  DIV/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  DIV/counter_reg[25]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.803ns  (logic 0.320ns (17.730%)  route 1.483ns (82.270%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.185     1.460    DIV/RESET_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     1.505 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          0.298     1.803    DIV/AR[0]
    SLICE_X3Y91          FDCE                                         f  DIV/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[14]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.803ns  (logic 0.320ns (17.730%)  route 1.483ns (82.270%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.185     1.460    DIV/RESET_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     1.505 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          0.298     1.803    DIV/AR[0]
    SLICE_X3Y91          FDCE                                         f  DIV/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[17]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.803ns  (logic 0.320ns (17.730%)  route 1.483ns (82.270%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.185     1.460    DIV/RESET_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     1.505 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          0.298     1.803    DIV/AR[0]
    SLICE_X3Y91          FDCE                                         f  DIV/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[18]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.803ns  (logic 0.320ns (17.730%)  route 1.483ns (82.270%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.185     1.460    DIV/RESET_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     1.505 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          0.298     1.803    DIV/AR[0]
    SLICE_X3Y91          FDCE                                         f  DIV/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[19]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.803ns  (logic 0.320ns (17.730%)  route 1.483ns (82.270%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.185     1.460    DIV/RESET_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     1.505 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          0.298     1.803    DIV/AR[0]
    SLICE_X3Y91          FDCE                                         f  DIV/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[20]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.803ns  (logic 0.320ns (17.730%)  route 1.483ns (82.270%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.185     1.460    DIV/RESET_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     1.505 f  DIV/counter[25]_i_2/O
                         net (fo=63, routed)          0.298     1.803    DIV/AR[0]
    SLICE_X3Y91          FDCE                                         f  DIV/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[21]/C





