# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../datapath.srcs/sources_1/new/input_parser.vhdl" \
"../../../../datapath.srcs/sources_1/new/mux2_1bit.vhdl" \
"../../../../datapath.srcs/sim_1/new/input_parser_tb.vhdl" \

# Do not sort compile order
nosort
