<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.6/ISE_DS/ISE/xbr/data/xmlReportxbr.dtd">
<document><ascFile>Contador_top.rpt</ascFile><devFile>C:/Xilinx/14.6/ISE_DS/ISE/xbr/data/xc2c64a.chp</devFile><mfdFile>Contador_top.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date="11- 4-2014" design="Contador_top" device="XC2C64A" eqnType="1" pkg="VQ44" speed="-7" status="10" statusStr="Design Rule Checking Failed" swVersion="P.68d" time=" 10:10PM" version="1.0"/><inputs id="reset" userloc="G12"/><inputs id="clk100MHz" userloc="B8"/><inputs id="selector" userloc="P11"/><pin id="FB1_MC1_PIN38" pinnum="38"/><pin id="FB1_MC2_PIN37" pinnum="37"/><pin id="FB1_MC3_PIN36" pinnum="36"/><pin id="FB1_MC9_PIN34" pinnum="34"/><pin id="FB1_MC10_PIN33" pinnum="33"/><pin id="FB1_MC11_PIN32" pinnum="32"/><pin id="FB1_MC12_PIN31" pinnum="31"/><pin id="FB1_MC13_PIN30" pinnum="30"/><pin id="FB2_MC1_PIN39" pinnum="39"/><pin id="FB2_MC2_PIN40" pinnum="40"/><pin id="FB2_MC5_PIN41" pinnum="41"/><pin id="FB2_MC6_PIN42" pinnum="42"/><pin id="FB2_MC7_PIN43" pinnum="43"/><pin id="FB2_MC8_PIN44" pinnum="44"/><pin id="FB2_MC10_PIN1" pinnum="1"/><pin id="FB2_MC12_PIN2" pinnum="2"/><pin id="FB2_MC13_PIN3" pinnum="3"/><pin id="FB3_MC1_PIN29" pinnum="29"/><pin id="FB3_MC2_PIN28" pinnum="28"/><pin id="FB3_MC3_PIN27" pinnum="27"/><pin id="FB3_MC6_PIN23" pinnum="23"/><pin id="FB3_MC10_PIN22" pinnum="22"/><pin id="FB3_MC11_PIN21" pinnum="21"/><pin id="FB3_MC12_PIN20" pinnum="20"/><pin id="FB3_MC14_PIN19" pinnum="19"/><pin id="FB3_MC15_PIN18" pinnum="18"/><pin id="FB4_MC1_PIN5" pinnum="5"/><pin id="FB4_MC2_PIN6" pinnum="6"/><pin id="FB4_MC7_PIN8" pinnum="8"/><pin id="FB4_MC11_PIN12" iostd="LVCMOS18" pinnum="12" signal="segmentos4_SPECSIG" use="O"/><pin id="FB4_MC13_PIN13" pinnum="13"/><pin id="FB4_MC14_PIN14" pinnum="14"/><pin id="FB4_MC15_PIN16" pinnum="16"/><pin id="FB_PIN35" pinnum="35" use="VCCAUX"/><pin id="FB_PIN7" pinnum="7" use="VCCIO-UNUSED"/><pin id="FB_PIN15" pinnum="15" use="VCC"/><pin id="FB_PIN26" pinnum="26" use="VCCIO-UNUSED"/><failuretable><failsig name="CI1cuenta20_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta21_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta22_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta23_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta24_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta25_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta26_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta27_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta28_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta29_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta210_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta211_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta212_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta213_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta214_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta215_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta216_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta217_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta218_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta219_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta220_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta221_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta222_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta223_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta224_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta225_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta226_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta227_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta228_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta229_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta230_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta231_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0000_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0001_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0002_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0003_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0004_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0005_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0006_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0007_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0008_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0009_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0010_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0011_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0012_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0013_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0014_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0015_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0016_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0017_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0018_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0019_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0020_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0021_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0022_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0023_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0024_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0025_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0026_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0027_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0028_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_Madd__add0000__and0029_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add00001_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add00002_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add00003_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add00004_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add00005_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add00006_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add00007_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add00008_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add00009_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add000010_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add000011_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add000012_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add000013_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add000014_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add000015_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add000016_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add000017_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add000018_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add000019_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add000020_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add000021_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add000022_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add000023_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add000024_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add000025_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add000026_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add000027_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add000028_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add000029_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add000030_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2__add000031_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_cmp_eq0000_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_cmp_eq00001_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_cmp_eq000026_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_cmp_eq000027_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_cmp_eq000028_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta4_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta5_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta6_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta7_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta8_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta9_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta10_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta11_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta12_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta13_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta14_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta15_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta16_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta17_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta18_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta19_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta20_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta21_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta22_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta23_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta24_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta25_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta26_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta27_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta28_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta29_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta30_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta31_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0000_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0001_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0002_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0003_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0004_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0005_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0006_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0007_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0008_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0009_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0010_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0011_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0012_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0013_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0014_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0015_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0016_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0017_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0018_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0019_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0020_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0021_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0022_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0023_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0024_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0025_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0026_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0027_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0028_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_Madd__add0000__and0029_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add00001_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add00002_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add00003_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add00004_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add00005_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add00006_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add00007_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add00008_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add00009_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add000010_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add000011_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add000012_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add000013_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add000014_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add000015_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add000016_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add000017_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add000018_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add000019_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add000020_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add000021_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add000022_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add000023_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add000024_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add000025_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add000026_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add000027_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add000028_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add000029_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add000030_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta__add000031_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_cmp_eq0000_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_cmp_eq00001_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_cmp_eq00002_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_cmp_eq000023_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_cmp_eq000024_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_cmp_eq000025_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_cmp_eq000026_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1cuenta_cmp_eq000027_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1i_clk_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI1i_clk2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI2mux1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI2mux3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI3presente_FSM_FFd1-In2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI3presente_FSM_FFd1-In3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI3presente_FSM_FFd2-In3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI3presente_FSM_FFd2-In5_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI3presente_FSM_FFd2-In6_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI3presente_FSM_FFd2-In7_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI3presente_FSM_FFd3-In4_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI3presente_FSM_FFd3-In5_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI3presente_FSM_FFd3-In6_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4Mrom_salida_doA42_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4Mrom_salida_doA4_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4Mrom_salida_doA43_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4Mrom_salida_doA58_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4Mrom_salida_doA5_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4Mrom_salida_doA51_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4Mrom_salida_doA56_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4Mrom_salida_doA55_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4Mrom_salida_doA57_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4Mrom_salida_doA62_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4Mrom_salida_doA67_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4Mrom_salida_doA66_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4Mrom_salida_doA68_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4Mrom_salida_doA6_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4Mrom_salida_doA61_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida01_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida010_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida04_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida09_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida08_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida07_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida012_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida18_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida19_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida17_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida113_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida11_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida112_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida111_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida21_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida25_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida26_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida317_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida318_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida31_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida313_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida39_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida310_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida35_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida314_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida316_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="CI4salida311_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="alclk1Hz"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="alclk200Hz"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="almux"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="cableQ0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="cableQ1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="cableQ2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="cableQ3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="habiDisplay_0_OBUF"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="habiDisplay_0_OBUFBUF0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="habiDisplay_1_OBUF"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="habiDisplay_1_OBUFBUF0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="segmentos_0_OBUF"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="segmentos_1_OBUF"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="segmentos_2_OBUF"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="segmentos_3_OBUF"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="segmentos_5_OBUF"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="segmentos_6_OBUF"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="segmentos_7_OBUF"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig></failuretable><fblock id="FB1" pinUse="0"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN38"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN37"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIN36"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5"/><macrocell id="FB1_MC6"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN34"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN33"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN32"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN31"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN30"/><macrocell id="FB1_MC14"/><macrocell id="FB1_MC15"/><macrocell id="FB1_MC16"/><PAL/></fblock><fblock id="FB2" pinUse="0"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN39"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN40"/><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN41"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN42"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN43"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN44"/><macrocell id="FB2_MC9"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN1"/><macrocell id="FB2_MC11"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN2"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN3"/><macrocell id="FB2_MC14"/><macrocell id="FB2_MC15"/><macrocell id="FB2_MC16"/><PAL/></fblock><fblock id="FB3" pinUse="0"><macrocell id="FB3_MC1" pin="FB3_MC1_PIN29"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN28"/><macrocell id="FB3_MC3" pin="FB3_MC3_PIN27"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN23"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8"/><macrocell id="FB3_MC9"/><macrocell id="FB3_MC10" pin="FB3_MC10_PIN22"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN21"/><macrocell id="FB3_MC12" pin="FB3_MC12_PIN20"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN19"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN18"/><macrocell id="FB3_MC16"/><PAL/></fblock><fblock id="FB4" pinUse="1"><macrocell id="FB4_MC1" pin="FB4_MC1_PIN5"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN6"/><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5"/><macrocell id="FB4_MC6"/><macrocell id="FB4_MC7" pin="FB4_MC7_PIN8"/><macrocell id="FB4_MC8"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN12" sigUse="2" signal="segmentos4_SPECSIG"><eq_pterm ptindx="FB4_-1"/><eq_pterm ptindx="FB4_-1"/></macrocell><macrocell id="FB4_MC12"/><macrocell id="FB4_MC13" pin="FB4_MC13_PIN13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN14"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN16"/><macrocell id="FB4_MC16"/><fbinput id="FB4_I1" signal="CI4Mrom_salida_doA42_SPECSIG"/><fbinput id="FB4_I2" signal="CI4Mrom_salida_doA43_SPECSIG"/><PAL/><equation id="segmentos4_SPECSIG" userloc="P12"><d2><eq_pterm ptindx="FB4_-1"/><eq_pterm ptindx="FB4_-1"/></d2></equation></fblock><unmapped_logic><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta212_SPECSIG"/><signal id="CI1cuenta216_SPECSIG"/><signal id="CI1cuenta217_SPECSIG"/><signal id="CI1cuenta220_SPECSIG"/><signal id="CI1cuenta24_SPECSIG"/><signal id="CI1cuenta26_SPECSIG"/><signal id="CI1cuenta27_SPECSIG"/><signal id="CI1cuenta29_SPECSIG"/></pterm><unmapped_eqn sigUse="8"><equation id="CI1cuenta2_cmp_eq00001_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta20_SPECSIG" negated="ON"/><signal id="CI1cuenta21_SPECSIG" negated="ON"/><signal id="CI1cuenta210_SPECSIG" negated="ON"/><signal id="CI1cuenta211_SPECSIG" negated="ON"/><signal id="CI1cuenta22_SPECSIG" negated="ON"/><signal id="CI1cuenta23_SPECSIG" negated="ON"/><signal id="CI1cuenta25_SPECSIG" negated="ON"/><signal id="CI1cuenta28_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CI1cuenta2_cmp_eq000026_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta213_SPECSIG" negated="ON"/><signal id="CI1cuenta214_SPECSIG" negated="ON"/><signal id="CI1cuenta215_SPECSIG" negated="ON"/><signal id="CI1cuenta218_SPECSIG" negated="ON"/><signal id="CI1cuenta219_SPECSIG" negated="ON"/><signal id="CI1cuenta221_SPECSIG" negated="ON"/><signal id="CI1cuenta222_SPECSIG" negated="ON"/><signal id="CI1cuenta223_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CI1cuenta2_cmp_eq000027_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta224_SPECSIG" negated="ON"/><signal id="CI1cuenta225_SPECSIG" negated="ON"/><signal id="CI1cuenta226_SPECSIG" negated="ON"/><signal id="CI1cuenta227_SPECSIG" negated="ON"/><signal id="CI1cuenta228_SPECSIG" negated="ON"/><signal id="CI1cuenta229_SPECSIG" negated="ON"/><signal id="CI1cuenta230_SPECSIG" negated="ON"/><signal id="CI1cuenta231_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CI1cuenta2_cmp_eq000028_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta11_SPECSIG"/><signal id="CI1cuenta12_SPECSIG"/><signal id="CI1cuenta13_SPECSIG"/><signal id="CI1cuenta14_SPECSIG"/><signal id="CI1cuenta16_SPECSIG"/><signal id="CI1cuenta18_SPECSIG"/><signal id="CI1cuenta19_SPECSIG"/><signal id="CI1cuenta6_SPECSIG"/></pterm><unmapped_eqn sigUse="8"><equation id="CI1cuenta_cmp_eq00001_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta10_SPECSIG" negated="ON"/><signal id="CI1cuenta15_SPECSIG" negated="ON"/><signal id="CI1cuenta17_SPECSIG" negated="ON"/><signal id="CI1cuenta4_SPECSIG" negated="ON"/><signal id="CI1cuenta5_SPECSIG" negated="ON"/><signal id="CI1cuenta7_SPECSIG" negated="ON"/><signal id="CI1cuenta8_SPECSIG" negated="ON"/><signal id="CI1cuenta9_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CI1cuenta_cmp_eq000024_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta23_SPECSIG" negated="ON"/><signal id="CI1cuenta25_SPECSIG" negated="ON"/><signal id="CI1cuenta26_SPECSIG" negated="ON"/><signal id="CI1cuenta27_SPECSIG" negated="ON"/><signal id="CI1cuenta28_SPECSIG" negated="ON"/><signal id="CI1cuenta29_SPECSIG" negated="ON"/><signal id="CI1cuenta30_SPECSIG" negated="ON"/><signal id="CI1cuenta31_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CI1cuenta_cmp_eq000025_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq00001_SPECSIG"/><signal id="CI1cuenta2_cmp_eq000026_SPECSIG"/><signal id="CI1cuenta2_cmp_eq000027_SPECSIG"/><signal id="CI1cuenta2_cmp_eq000028_SPECSIG"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta2_cmp_eq0000_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta20_SPECSIG"/><signal id="CI1cuenta21_SPECSIG"/><signal id="CI1cuenta22_SPECSIG"/><signal id="CI1cuenta24_SPECSIG"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta_cmp_eq00002_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta0_SPECSIG" negated="ON"/><signal id="CI1cuenta1_SPECSIG" negated="ON"/><signal id="CI1cuenta2_SPECSIG" negated="ON"/><signal id="CI1cuenta3_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta_cmp_eq000023_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ3_SPECSIG" negated="ON"/><signal id="cableQ2_SPECSIG" negated="ON"/><signal id="cableQ1_SPECSIG"/><signal id="cableQ0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="4"><equation id="CI4salida26_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq00001_SPECSIG"/><signal id="CI1cuenta_cmp_eq000026_SPECSIG"/><signal id="CI1cuenta_cmp_eq000027_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="CI1cuenta_cmp_eq0000_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI3presente_FSM_FFd2-In7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI3presente_FSM_FFd2-In6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_4"><signal id="almux"/></pterm><unmapped_eqn sigUse="4"><equation id="cableQ2_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_3"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI3presente_FSM_FFd3-In4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI3presente_FSM_FFd3-In6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_4"><signal id="almux"/></pterm><unmapped_eqn sigUse="4"><equation id="cableQ1_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_3"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="almux"/></pterm><unmapped_eqn sigUse="3"><equation id="cableQ0_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI3presente_FSM_FFd1-In3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI3presente_FSM_FFd1-In2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_4"><signal id="almux"/></pterm><unmapped_eqn sigUse="4"><equation id="cableQ3_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_3"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta20_SPECSIG" negated="ON"/><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta20_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta0_SPECSIG" negated="ON"/><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta0_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add000010_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta210_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add000011_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta211_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add000012_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta212_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add000013_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta213_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add000014_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta214_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add000015_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta215_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add000016_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta216_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add000017_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta217_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add000018_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta218_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add000019_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta219_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add00001_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta21_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add000020_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta220_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add000021_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta221_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add000022_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta222_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add000023_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta223_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add000024_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta224_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add000025_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta225_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add000026_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta226_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add000027_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta227_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add000028_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta228_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add000029_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta229_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add00002_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta22_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add000030_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta230_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add00003_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta23_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add00004_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta24_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add00005_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta25_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add00006_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta26_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add00007_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta27_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add00008_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta28_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add00009_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta29_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add000010_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta10_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add000011_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta11_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add000012_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta12_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add000013_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta13_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add000014_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta14_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add000015_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta15_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add000016_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta16_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add000017_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta17_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add000018_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta18_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add000019_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta19_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add00001_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta1_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add000020_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta20_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add000021_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta21_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add000022_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta22_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add000023_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta23_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add000024_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta24_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add000025_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta25_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add000026_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta26_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add000027_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta27_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add000028_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta28_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add000029_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta29_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add00002_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta2_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add000030_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta30_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add00003_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta3_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add00004_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta4_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add00005_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta5_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add00006_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta6_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add00007_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta7_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add00008_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta8_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add00009_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta9_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta2__add000031_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta231_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq0000_SPECSIG" negated="ON"/><signal id="CI1cuenta__add000031_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk100MHz"/></pterm><unmapped_eqn sigUse="4"><equation id="CI1cuenta31_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="alclk1Hz" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CI1i_clk_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="alclk1Hz" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="alclk200Hz" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CI1i_clk2_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="alclk200Hz" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq00001_SPECSIG"/><signal id="CI1cuenta_cmp_eq000026_SPECSIG"/><signal id="CI1cuenta_cmp_eq000027_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="clk100MHz"/></pterm><pterm id="INPUTPINS_1_3"><signal id="reset" negated="ON"/></pterm><unmapped_eqn sigUse="5"><equation id="CI1i_clk_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_1_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_cmp_eq00001_SPECSIG"/><signal id="CI1cuenta2_cmp_eq000026_SPECSIG"/><signal id="CI1cuenta2_cmp_eq000027_SPECSIG"/><signal id="CI1cuenta2_cmp_eq000028_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="clk100MHz"/></pterm><pterm id="INPUTPINS_1_3"><signal id="reset" negated="ON"/></pterm><unmapped_eqn sigUse="6"><equation id="CI1i_clk2_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_1_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ2_SPECSIG"/><signal id="cableQ1_SPECSIG"/><signal id="cableQ0_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="CI3presente_FSM_FFd1-In2_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ1_SPECSIG" negated="ON"/><signal id="cableQ0_SPECSIG"/><signal id="CI3presente_FSM_FFd3-In5_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="CI3presente_FSM_FFd3-In6_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ3_SPECSIG" negated="ON"/><signal id="cableQ2_SPECSIG" negated="ON"/><signal id="cableQ0_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="CI4Mrom_salida_doA57_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ2_SPECSIG"/><signal id="cableQ1_SPECSIG"/><signal id="cableQ0_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="CI4Mrom_salida_doA62_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ3_SPECSIG" negated="ON"/><signal id="cableQ2_SPECSIG" negated="ON"/><signal id="cableQ1_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="CI4Mrom_salida_doA67_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ3_SPECSIG" negated="ON"/><signal id="CI4salida112_SPECSIG"/><signal id="CI4salida111_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="CI4salida113_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI2mux1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI2mux3_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="almux"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta20_SPECSIG"/><signal id="CI1cuenta21_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0000_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta22_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0000_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0001_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta23_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0001_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0002_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta24_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0002_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0003_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta25_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0003_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0004_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta26_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0004_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0005_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta27_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0005_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0006_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta28_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0006_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0007_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta29_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0007_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0008_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta210_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0008_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0009_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta211_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0009_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0010_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta212_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0010_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0011_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta213_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0011_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0012_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta214_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0012_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0013_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta215_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0013_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0014_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta216_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0014_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0015_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta217_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0015_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0016_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta218_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0016_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0017_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta219_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0017_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0018_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta220_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0018_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0019_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta221_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0019_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0020_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta222_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0020_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0021_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta223_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0021_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0022_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta224_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0022_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0023_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta225_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0023_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0024_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta226_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0024_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0025_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta227_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0025_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0026_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta228_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0026_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0027_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta229_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0027_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0028_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta0_SPECSIG"/><signal id="CI1cuenta1_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0000_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0000_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0001_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta3_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0001_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0002_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta4_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0002_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0003_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta5_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0003_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0004_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta6_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0004_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0005_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta7_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0005_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0006_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta8_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0006_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0007_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta9_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0007_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0008_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta10_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0008_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0009_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta11_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0009_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0010_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta12_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0010_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0011_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta13_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0011_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0012_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta14_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0012_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0013_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta15_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0013_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0014_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta16_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0014_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0015_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta17_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0015_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0016_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta18_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0016_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0017_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta19_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0017_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0018_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta20_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0018_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0019_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta21_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0019_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0020_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta22_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0020_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0021_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta23_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0021_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0022_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta24_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0022_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0023_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta25_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0023_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0024_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta26_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0024_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0025_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta27_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0025_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0026_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta28_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0026_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0027_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta29_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0027_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0028_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="cableQ0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="2"><equation id="CI3presente_FSM_FFd2-In5_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="cableQ2_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI3presente_FSM_FFd3-In5_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI4Mrom_salida_doA4_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4Mrom_salida_doA42_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI4Mrom_salida_doA5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI4Mrom_salida_doA51_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4Mrom_salida_doA55_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI4Mrom_salida_doA56_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI4Mrom_salida_doA57_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4Mrom_salida_doA58_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI4Mrom_salida_doA6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI4Mrom_salida_doA61_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4Mrom_salida_doA66_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI4Mrom_salida_doA62_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI4Mrom_salida_doA67_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4Mrom_salida_doA68_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="cableQ1_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4salida01_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI4salida04_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI4salida09_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4salida010_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="cableQ1_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4salida11_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI4salida19_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4salida111_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI4salida18_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4salida112_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="cableQ0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4salida18_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="cableQ1_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4salida21_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="cableQ1_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4salida31_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="cableQ0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4salida310_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI4salida35_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI4salida311_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4salida313_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI4salida314_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI4salida316_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4salida317_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta230_SPECSIG"/><signal id="CI1cuenta2_Madd__add0000__and0028_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2_Madd__add0000__and0029_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta210_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0008_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add000010_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta211_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0009_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add000011_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta212_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0010_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add000012_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta213_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0011_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add000013_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta214_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0012_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add000014_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta215_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0013_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add000015_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta216_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0014_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add000016_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta217_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0015_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add000017_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta218_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0016_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add000018_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta219_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0017_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add000019_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta20_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add00001_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta220_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0018_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add000020_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta221_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0019_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add000021_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta222_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0020_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add000022_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta223_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0021_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add000023_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta224_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0022_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add000024_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta225_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0023_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add000025_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta226_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0024_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add000026_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta227_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0025_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add000027_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta228_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0026_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add000028_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta229_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0027_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add000029_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0000_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add00002_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta230_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0028_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add000030_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta231_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0029_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add000031_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0001_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add00003_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0002_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add00004_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0003_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add00005_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0004_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add00006_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0005_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add00007_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0006_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add00008_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta2_Madd__add0000__and0007_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta2__add00009_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta30_SPECSIG"/><signal id="CI1cuenta_Madd__add0000__and0028_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_Madd__add0000__and0029_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0008_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add000010_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0009_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add000011_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0010_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add000012_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0011_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add000013_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0012_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add000014_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0013_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add000015_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0014_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add000016_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0015_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add000017_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0016_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add000018_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0017_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add000019_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta0_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add00001_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0018_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add000020_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0019_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add000021_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0020_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add000022_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0021_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add000023_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0022_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add000024_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0023_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add000025_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0024_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add000026_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0025_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add000027_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0026_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add000028_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0027_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add000029_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0000_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add00002_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0028_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add000030_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0029_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add000031_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0001_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add00003_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0002_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add00004_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0003_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add00005_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0004_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add00006_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0005_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add00007_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0006_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add00008_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI1cuenta_Madd__add0000__and0007_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta__add00009_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq00002_SPECSIG"/><signal id="CI1cuenta_cmp_eq000023_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_cmp_eq000026_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI1cuenta_cmp_eq000024_SPECSIG"/><signal id="CI1cuenta_cmp_eq000025_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI1cuenta_cmp_eq000027_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="selector"/><signal id="alclk1Hz"/></pterm><unmapped_eqn sigUse="2"><equation id="CI2mux1_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="selector" negated="ON"/><signal id="alclk200Hz"/></pterm><unmapped_eqn sigUse="2"><equation id="CI2mux3_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ3_SPECSIG"/><signal id="cableQ0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="2"><equation id="CI3presente_FSM_FFd1-In3_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ1_SPECSIG"/><signal id="cableQ0_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI3presente_FSM_FFd2-In3_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ2_SPECSIG" negated="ON"/><signal id="CI3presente_FSM_FFd2-In3_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI3presente_FSM_FFd2-In6_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ2_SPECSIG"/><signal id="CI3presente_FSM_FFd2-In5_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI3presente_FSM_FFd2-In7_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ1_SPECSIG"/><signal id="cableQ0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="2"><equation id="CI3presente_FSM_FFd3-In4_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ3_SPECSIG"/><signal id="cableQ1_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4Mrom_salida_doA4_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ2_SPECSIG"/><signal id="cableQ1_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4Mrom_salida_doA43_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ3_SPECSIG"/><signal id="cableQ2_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4Mrom_salida_doA5_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ1_SPECSIG"/><signal id="cableQ0_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4Mrom_salida_doA51_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ2_SPECSIG" negated="ON"/><signal id="cableQ1_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4Mrom_salida_doA56_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ3_SPECSIG"/><signal id="cableQ1_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4Mrom_salida_doA6_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ3_SPECSIG"/><signal id="cableQ2_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4Mrom_salida_doA61_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI4salida08_SPECSIG"/><signal id="CI4salida010_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4salida012_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ2_SPECSIG"/><signal id="cableQ0_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4salida04_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ3_SPECSIG"/><signal id="CI4salida01_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4salida07_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ3_SPECSIG" negated="ON"/><signal id="cableQ1_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4salida08_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ2_SPECSIG" negated="ON"/><signal id="cableQ0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4salida09_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ3_SPECSIG"/><signal id="CI4salida11_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4salida17_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ2_SPECSIG"/><signal id="cableQ0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4salida19_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ3_SPECSIG"/><signal id="CI4salida21_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4salida25_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ2_SPECSIG" negated="ON"/><signal id="cableQ0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4salida311_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ1_SPECSIG"/><signal id="CI4salida310_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4salida314_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ1_SPECSIG" negated="ON"/><signal id="CI4salida313_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4salida316_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ3_SPECSIG" negated="ON"/><signal id="CI4salida317_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4salida318_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ2_SPECSIG"/><signal id="cableQ0_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4salida35_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="cableQ3_SPECSIG"/><signal id="CI4salida31_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CI4salida39_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI4salida07_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI4salida012_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="L14" sigUse="2"><equation id="segmentos0_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI4salida17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI4salida113_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="H12" sigUse="2"><equation id="segmentos1_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI4salida25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI4salida26_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="N14" sigUse="2"><equation id="segmentos2_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI4salida39_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI4salida318_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="N11" sigUse="2"><equation id="segmentos3_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI4Mrom_salida_doA55_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI4Mrom_salida_doA58_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="L13" sigUse="2"><equation id="segmentos5_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CI4Mrom_salida_doA66_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CI4Mrom_salida_doA68_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="M12" sigUse="2"><equation id="segmentos6_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="M13" sigUse="0"><equation id="habiDisplay2_SPECSIG"><d2><eq_pterm ptindx="VCC"/></d2></equation></unmapped_eqn><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="F12" sigUse="0"><equation id="habiDisplay0_SPECSIG"><d2><eq_pterm ptindx="VCC"/></d2></equation></unmapped_eqn><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="K14" sigUse="0"><equation id="habiDisplay3_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation></unmapped_eqn><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="J12" sigUse="0"><equation id="habiDisplay1_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation></unmapped_eqn><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="N13" sigUse="0"><equation id="segmentos7_SPECSIG"><d2><eq_pterm ptindx="VCC"/></d2></equation></unmapped_eqn><unmapped_input id="reset" pinnum="G12"/><unmapped_input id="clk100MHz" pinnum="B8"/><unmapped_input id="selector" pinnum="P11"/></unmapped_logic><vcc/><gnd/><messages><error>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'Contador_top.ise'.</error><error>Cpld:832 - 'segmentos&lt;0&gt;' is assigned to an invalid location ('L14') for   this device.  This will prevent the design from fitting on the current   device. 'segmentos&lt;0&gt;' must be reassigned before attempting a re-fit.</error><error>Cpld:832 - 'segmentos&lt;1&gt;' is assigned to an invalid location ('H12') for   this device.  This will prevent the design from fitting on the current   device. 'segmentos&lt;1&gt;' must be reassigned before attempting a re-fit.</error><error>Cpld:832 - 'segmentos&lt;2&gt;' is assigned to an invalid location ('N14') for   this device.  This will prevent the design from fitting on the current   device. 'segmentos&lt;2&gt;' must be reassigned before attempting a re-fit.</error><error>Cpld:832 - 'segmentos&lt;3&gt;' is assigned to an invalid location ('N11') for   this device.  This will prevent the design from fitting on the current   device. 'segmentos&lt;3&gt;' must be reassigned before attempting a re-fit.</error><error>Cpld:832 - 'segmentos&lt;5&gt;' is assigned to an invalid location ('L13') for   this device.  This will prevent the design from fitting on the current   device. 'segmentos&lt;5&gt;' must be reassigned before attempting a re-fit.</error><error>Cpld:832 - 'segmentos&lt;6&gt;' is assigned to an invalid location ('M12') for   this device.  This will prevent the design from fitting on the current   device. 'segmentos&lt;6&gt;' must be reassigned before attempting a re-fit.</error><error>Cpld:832 - 'habiDisplay&lt;2&gt;' is assigned to an invalid location ('M13') for   this device.  This will prevent the design from fitting on the current   device. 'habiDisplay&lt;2&gt;' must be reassigned before attempting a re-fit.</error><error>Cpld:832 - 'habiDisplay&lt;0&gt;' is assigned to an invalid location ('F12') for   this device.  This will prevent the design from fitting on the current   device. 'habiDisplay&lt;0&gt;' must be reassigned before attempting a re-fit.</error><error>Cpld:832 - 'habiDisplay&lt;3&gt;' is assigned to an invalid location ('K14') for   this device.  This will prevent the design from fitting on the current   device. 'habiDisplay&lt;3&gt;' must be reassigned before attempting a re-fit.</error><error>Cpld:832 - 'habiDisplay&lt;1&gt;' is assigned to an invalid location ('J12') for   this device.  This will prevent the design from fitting on the current   device. 'habiDisplay&lt;1&gt;' must be reassigned before attempting a re-fit.</error><error>Cpld:832 - 'segmentos&lt;7&gt;' is assigned to an invalid location ('N13') for   this device.  This will prevent the design from fitting on the current   device. 'segmentos&lt;7&gt;' must be reassigned before attempting a re-fit.</error><error>Cpld:832 - 'reset' is assigned to an invalid location ('G12') for this   device.  This will prevent the design from fitting on the current device.   'reset' must be reassigned before attempting a re-fit.</error><error>Cpld:832 - 'clk100MHz' is assigned to an invalid location ('B8') for this   device.  This will prevent the design from fitting on the current device.   'clk100MHz' must be reassigned before attempting a re-fit.</error><error>Cpld:832 - 'selector' is assigned to an invalid location ('P11') for this   device.  This will prevent the design from fitting on the current device.   'selector' must be reassigned before attempting a re-fit.</error><warning>Cpld:868 - Cannot fit the design into any of the specified devices with   the selected implementation options.</warning></messages><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS18" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xc2c64a-7-VQ44" prld="LOW" pterms="28" slew="FAST" terminate="KEEPER" unused="KEEPER" wysiwyg="OFF"/><specSig signal="segmentos4_SPECSIG" value="segmentos&lt;4&gt;"/><specSig signal="CI1cuenta20_SPECSIG" value="CI1/cuenta2&lt;0&gt;"/><specSig signal="CI1cuenta21_SPECSIG" value="CI1/cuenta2&lt;1&gt;"/><specSig signal="CI1cuenta22_SPECSIG" value="CI1/cuenta2&lt;2&gt;"/><specSig signal="CI1cuenta23_SPECSIG" value="CI1/cuenta2&lt;3&gt;"/><specSig signal="CI1cuenta24_SPECSIG" value="CI1/cuenta2&lt;4&gt;"/><specSig signal="CI1cuenta25_SPECSIG" value="CI1/cuenta2&lt;5&gt;"/><specSig signal="CI1cuenta26_SPECSIG" value="CI1/cuenta2&lt;6&gt;"/><specSig signal="CI1cuenta27_SPECSIG" value="CI1/cuenta2&lt;7&gt;"/><specSig signal="CI1cuenta28_SPECSIG" value="CI1/cuenta2&lt;8&gt;"/><specSig signal="CI1cuenta29_SPECSIG" value="CI1/cuenta2&lt;9&gt;"/><specSig signal="CI1cuenta210_SPECSIG" value="CI1/cuenta2&lt;10&gt;"/><specSig signal="CI1cuenta211_SPECSIG" value="CI1/cuenta2&lt;11&gt;"/><specSig signal="CI1cuenta212_SPECSIG" value="CI1/cuenta2&lt;12&gt;"/><specSig signal="CI1cuenta213_SPECSIG" value="CI1/cuenta2&lt;13&gt;"/><specSig signal="CI1cuenta214_SPECSIG" value="CI1/cuenta2&lt;14&gt;"/><specSig signal="CI1cuenta215_SPECSIG" value="CI1/cuenta2&lt;15&gt;"/><specSig signal="CI1cuenta216_SPECSIG" value="CI1/cuenta2&lt;16&gt;"/><specSig signal="CI1cuenta217_SPECSIG" value="CI1/cuenta2&lt;17&gt;"/><specSig signal="CI1cuenta218_SPECSIG" value="CI1/cuenta2&lt;18&gt;"/><specSig signal="CI1cuenta219_SPECSIG" value="CI1/cuenta2&lt;19&gt;"/><specSig signal="CI1cuenta220_SPECSIG" value="CI1/cuenta2&lt;20&gt;"/><specSig signal="CI1cuenta221_SPECSIG" value="CI1/cuenta2&lt;21&gt;"/><specSig signal="CI1cuenta222_SPECSIG" value="CI1/cuenta2&lt;22&gt;"/><specSig signal="CI1cuenta223_SPECSIG" value="CI1/cuenta2&lt;23&gt;"/><specSig signal="CI1cuenta224_SPECSIG" value="CI1/cuenta2&lt;24&gt;"/><specSig signal="CI1cuenta225_SPECSIG" value="CI1/cuenta2&lt;25&gt;"/><specSig signal="CI1cuenta226_SPECSIG" value="CI1/cuenta2&lt;26&gt;"/><specSig signal="CI1cuenta227_SPECSIG" value="CI1/cuenta2&lt;27&gt;"/><specSig signal="CI1cuenta228_SPECSIG" value="CI1/cuenta2&lt;28&gt;"/><specSig signal="CI1cuenta229_SPECSIG" value="CI1/cuenta2&lt;29&gt;"/><specSig signal="CI1cuenta230_SPECSIG" value="CI1/cuenta2&lt;30&gt;"/><specSig signal="CI1cuenta231_SPECSIG" value="CI1/cuenta2&lt;31&gt;"/><specSig signal="CI1cuenta2_Madd__add0000__and0000_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0000"/><specSig signal="CI1cuenta2_Madd__add0000__and0001_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0001"/><specSig signal="CI1cuenta2_Madd__add0000__and0002_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0002"/><specSig signal="CI1cuenta2_Madd__add0000__and0003_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0003"/><specSig signal="CI1cuenta2_Madd__add0000__and0004_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0004"/><specSig signal="CI1cuenta2_Madd__add0000__and0005_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0005"/><specSig signal="CI1cuenta2_Madd__add0000__and0006_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0006"/><specSig signal="CI1cuenta2_Madd__add0000__and0007_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0007"/><specSig signal="CI1cuenta2_Madd__add0000__and0008_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0008"/><specSig signal="CI1cuenta2_Madd__add0000__and0009_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0009"/><specSig signal="CI1cuenta2_Madd__add0000__and0010_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0010"/><specSig signal="CI1cuenta2_Madd__add0000__and0011_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0011"/><specSig signal="CI1cuenta2_Madd__add0000__and0012_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0012"/><specSig signal="CI1cuenta2_Madd__add0000__and0013_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0013"/><specSig signal="CI1cuenta2_Madd__add0000__and0014_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0014"/><specSig signal="CI1cuenta2_Madd__add0000__and0015_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0015"/><specSig signal="CI1cuenta2_Madd__add0000__and0016_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0016"/><specSig signal="CI1cuenta2_Madd__add0000__and0017_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0017"/><specSig signal="CI1cuenta2_Madd__add0000__and0018_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0018"/><specSig signal="CI1cuenta2_Madd__add0000__and0019_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0019"/><specSig signal="CI1cuenta2_Madd__add0000__and0020_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0020"/><specSig signal="CI1cuenta2_Madd__add0000__and0021_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0021"/><specSig signal="CI1cuenta2_Madd__add0000__and0022_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0022"/><specSig signal="CI1cuenta2_Madd__add0000__and0023_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0023"/><specSig signal="CI1cuenta2_Madd__add0000__and0024_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0024"/><specSig signal="CI1cuenta2_Madd__add0000__and0025_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0025"/><specSig signal="CI1cuenta2_Madd__add0000__and0026_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0026"/><specSig signal="CI1cuenta2_Madd__add0000__and0027_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0027"/><specSig signal="CI1cuenta2_Madd__add0000__and0028_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0028"/><specSig signal="CI1cuenta2_Madd__add0000__and0029_SPECSIG" value="CI1/cuenta2_Madd__add0000__and0029"/><specSig signal="CI1cuenta2__add00001_SPECSIG" value="CI1/cuenta2__add0000&lt;1&gt;"/><specSig signal="CI1cuenta2__add00002_SPECSIG" value="CI1/cuenta2__add0000&lt;2&gt;"/><specSig signal="CI1cuenta2__add00003_SPECSIG" value="CI1/cuenta2__add0000&lt;3&gt;"/><specSig signal="CI1cuenta2__add00004_SPECSIG" value="CI1/cuenta2__add0000&lt;4&gt;"/><specSig signal="CI1cuenta2__add00005_SPECSIG" value="CI1/cuenta2__add0000&lt;5&gt;"/><specSig signal="CI1cuenta2__add00006_SPECSIG" value="CI1/cuenta2__add0000&lt;6&gt;"/><specSig signal="CI1cuenta2__add00007_SPECSIG" value="CI1/cuenta2__add0000&lt;7&gt;"/><specSig signal="CI1cuenta2__add00008_SPECSIG" value="CI1/cuenta2__add0000&lt;8&gt;"/><specSig signal="CI1cuenta2__add00009_SPECSIG" value="CI1/cuenta2__add0000&lt;9&gt;"/><specSig signal="CI1cuenta2__add000010_SPECSIG" value="CI1/cuenta2__add0000&lt;10&gt;"/><specSig signal="CI1cuenta2__add000011_SPECSIG" value="CI1/cuenta2__add0000&lt;11&gt;"/><specSig signal="CI1cuenta2__add000012_SPECSIG" value="CI1/cuenta2__add0000&lt;12&gt;"/><specSig signal="CI1cuenta2__add000013_SPECSIG" value="CI1/cuenta2__add0000&lt;13&gt;"/><specSig signal="CI1cuenta2__add000014_SPECSIG" value="CI1/cuenta2__add0000&lt;14&gt;"/><specSig signal="CI1cuenta2__add000015_SPECSIG" value="CI1/cuenta2__add0000&lt;15&gt;"/><specSig signal="CI1cuenta2__add000016_SPECSIG" value="CI1/cuenta2__add0000&lt;16&gt;"/><specSig signal="CI1cuenta2__add000017_SPECSIG" value="CI1/cuenta2__add0000&lt;17&gt;"/><specSig signal="CI1cuenta2__add000018_SPECSIG" value="CI1/cuenta2__add0000&lt;18&gt;"/><specSig signal="CI1cuenta2__add000019_SPECSIG" value="CI1/cuenta2__add0000&lt;19&gt;"/><specSig signal="CI1cuenta2__add000020_SPECSIG" value="CI1/cuenta2__add0000&lt;20&gt;"/><specSig signal="CI1cuenta2__add000021_SPECSIG" value="CI1/cuenta2__add0000&lt;21&gt;"/><specSig signal="CI1cuenta2__add000022_SPECSIG" value="CI1/cuenta2__add0000&lt;22&gt;"/><specSig signal="CI1cuenta2__add000023_SPECSIG" value="CI1/cuenta2__add0000&lt;23&gt;"/><specSig signal="CI1cuenta2__add000024_SPECSIG" value="CI1/cuenta2__add0000&lt;24&gt;"/><specSig signal="CI1cuenta2__add000025_SPECSIG" value="CI1/cuenta2__add0000&lt;25&gt;"/><specSig signal="CI1cuenta2__add000026_SPECSIG" value="CI1/cuenta2__add0000&lt;26&gt;"/><specSig signal="CI1cuenta2__add000027_SPECSIG" value="CI1/cuenta2__add0000&lt;27&gt;"/><specSig signal="CI1cuenta2__add000028_SPECSIG" value="CI1/cuenta2__add0000&lt;28&gt;"/><specSig signal="CI1cuenta2__add000029_SPECSIG" value="CI1/cuenta2__add0000&lt;29&gt;"/><specSig signal="CI1cuenta2__add000030_SPECSIG" value="CI1/cuenta2__add0000&lt;30&gt;"/><specSig signal="CI1cuenta2__add000031_SPECSIG" value="CI1/cuenta2__add0000&lt;31&gt;"/><specSig signal="CI1cuenta2_cmp_eq0000_SPECSIG" value="CI1/cuenta2_cmp_eq0000"/><specSig signal="CI1cuenta2_cmp_eq00001_SPECSIG" value="CI1/cuenta2_cmp_eq00001"/><specSig signal="CI1cuenta2_cmp_eq000026_SPECSIG" value="CI1/cuenta2_cmp_eq000026"/><specSig signal="CI1cuenta2_cmp_eq000027_SPECSIG" value="CI1/cuenta2_cmp_eq000027"/><specSig signal="CI1cuenta2_cmp_eq000028_SPECSIG" value="CI1/cuenta2_cmp_eq000028"/><specSig signal="CI1cuenta0_SPECSIG" value="CI1/cuenta&lt;0&gt;"/><specSig signal="CI1cuenta1_SPECSIG" value="CI1/cuenta&lt;1&gt;"/><specSig signal="CI1cuenta2_SPECSIG" value="CI1/cuenta&lt;2&gt;"/><specSig signal="CI1cuenta3_SPECSIG" value="CI1/cuenta&lt;3&gt;"/><specSig signal="CI1cuenta4_SPECSIG" value="CI1/cuenta&lt;4&gt;"/><specSig signal="CI1cuenta5_SPECSIG" value="CI1/cuenta&lt;5&gt;"/><specSig signal="CI1cuenta6_SPECSIG" value="CI1/cuenta&lt;6&gt;"/><specSig signal="CI1cuenta7_SPECSIG" value="CI1/cuenta&lt;7&gt;"/><specSig signal="CI1cuenta8_SPECSIG" value="CI1/cuenta&lt;8&gt;"/><specSig signal="CI1cuenta9_SPECSIG" value="CI1/cuenta&lt;9&gt;"/><specSig signal="CI1cuenta10_SPECSIG" value="CI1/cuenta&lt;10&gt;"/><specSig signal="CI1cuenta11_SPECSIG" value="CI1/cuenta&lt;11&gt;"/><specSig signal="CI1cuenta12_SPECSIG" value="CI1/cuenta&lt;12&gt;"/><specSig signal="CI1cuenta13_SPECSIG" value="CI1/cuenta&lt;13&gt;"/><specSig signal="CI1cuenta14_SPECSIG" value="CI1/cuenta&lt;14&gt;"/><specSig signal="CI1cuenta15_SPECSIG" value="CI1/cuenta&lt;15&gt;"/><specSig signal="CI1cuenta16_SPECSIG" value="CI1/cuenta&lt;16&gt;"/><specSig signal="CI1cuenta17_SPECSIG" value="CI1/cuenta&lt;17&gt;"/><specSig signal="CI1cuenta18_SPECSIG" value="CI1/cuenta&lt;18&gt;"/><specSig signal="CI1cuenta19_SPECSIG" value="CI1/cuenta&lt;19&gt;"/><specSig signal="CI1cuenta20_SPECSIG" value="CI1/cuenta&lt;20&gt;"/><specSig signal="CI1cuenta21_SPECSIG" value="CI1/cuenta&lt;21&gt;"/><specSig signal="CI1cuenta22_SPECSIG" value="CI1/cuenta&lt;22&gt;"/><specSig signal="CI1cuenta23_SPECSIG" value="CI1/cuenta&lt;23&gt;"/><specSig signal="CI1cuenta24_SPECSIG" value="CI1/cuenta&lt;24&gt;"/><specSig signal="CI1cuenta25_SPECSIG" value="CI1/cuenta&lt;25&gt;"/><specSig signal="CI1cuenta26_SPECSIG" value="CI1/cuenta&lt;26&gt;"/><specSig signal="CI1cuenta27_SPECSIG" value="CI1/cuenta&lt;27&gt;"/><specSig signal="CI1cuenta28_SPECSIG" value="CI1/cuenta&lt;28&gt;"/><specSig signal="CI1cuenta29_SPECSIG" value="CI1/cuenta&lt;29&gt;"/><specSig signal="CI1cuenta30_SPECSIG" value="CI1/cuenta&lt;30&gt;"/><specSig signal="CI1cuenta31_SPECSIG" value="CI1/cuenta&lt;31&gt;"/><specSig signal="CI1cuenta_Madd__add0000__and0000_SPECSIG" value="CI1/cuenta_Madd__add0000__and0000"/><specSig signal="CI1cuenta_Madd__add0000__and0001_SPECSIG" value="CI1/cuenta_Madd__add0000__and0001"/><specSig signal="CI1cuenta_Madd__add0000__and0002_SPECSIG" value="CI1/cuenta_Madd__add0000__and0002"/><specSig signal="CI1cuenta_Madd__add0000__and0003_SPECSIG" value="CI1/cuenta_Madd__add0000__and0003"/><specSig signal="CI1cuenta_Madd__add0000__and0004_SPECSIG" value="CI1/cuenta_Madd__add0000__and0004"/><specSig signal="CI1cuenta_Madd__add0000__and0005_SPECSIG" value="CI1/cuenta_Madd__add0000__and0005"/><specSig signal="CI1cuenta_Madd__add0000__and0006_SPECSIG" value="CI1/cuenta_Madd__add0000__and0006"/><specSig signal="CI1cuenta_Madd__add0000__and0007_SPECSIG" value="CI1/cuenta_Madd__add0000__and0007"/><specSig signal="CI1cuenta_Madd__add0000__and0008_SPECSIG" value="CI1/cuenta_Madd__add0000__and0008"/><specSig signal="CI1cuenta_Madd__add0000__and0009_SPECSIG" value="CI1/cuenta_Madd__add0000__and0009"/><specSig signal="CI1cuenta_Madd__add0000__and0010_SPECSIG" value="CI1/cuenta_Madd__add0000__and0010"/><specSig signal="CI1cuenta_Madd__add0000__and0011_SPECSIG" value="CI1/cuenta_Madd__add0000__and0011"/><specSig signal="CI1cuenta_Madd__add0000__and0012_SPECSIG" value="CI1/cuenta_Madd__add0000__and0012"/><specSig signal="CI1cuenta_Madd__add0000__and0013_SPECSIG" value="CI1/cuenta_Madd__add0000__and0013"/><specSig signal="CI1cuenta_Madd__add0000__and0014_SPECSIG" value="CI1/cuenta_Madd__add0000__and0014"/><specSig signal="CI1cuenta_Madd__add0000__and0015_SPECSIG" value="CI1/cuenta_Madd__add0000__and0015"/><specSig signal="CI1cuenta_Madd__add0000__and0016_SPECSIG" value="CI1/cuenta_Madd__add0000__and0016"/><specSig signal="CI1cuenta_Madd__add0000__and0017_SPECSIG" value="CI1/cuenta_Madd__add0000__and0017"/><specSig signal="CI1cuenta_Madd__add0000__and0018_SPECSIG" value="CI1/cuenta_Madd__add0000__and0018"/><specSig signal="CI1cuenta_Madd__add0000__and0019_SPECSIG" value="CI1/cuenta_Madd__add0000__and0019"/><specSig signal="CI1cuenta_Madd__add0000__and0020_SPECSIG" value="CI1/cuenta_Madd__add0000__and0020"/><specSig signal="CI1cuenta_Madd__add0000__and0021_SPECSIG" value="CI1/cuenta_Madd__add0000__and0021"/><specSig signal="CI1cuenta_Madd__add0000__and0022_SPECSIG" value="CI1/cuenta_Madd__add0000__and0022"/><specSig signal="CI1cuenta_Madd__add0000__and0023_SPECSIG" value="CI1/cuenta_Madd__add0000__and0023"/><specSig signal="CI1cuenta_Madd__add0000__and0024_SPECSIG" value="CI1/cuenta_Madd__add0000__and0024"/><specSig signal="CI1cuenta_Madd__add0000__and0025_SPECSIG" value="CI1/cuenta_Madd__add0000__and0025"/><specSig signal="CI1cuenta_Madd__add0000__and0026_SPECSIG" value="CI1/cuenta_Madd__add0000__and0026"/><specSig signal="CI1cuenta_Madd__add0000__and0027_SPECSIG" value="CI1/cuenta_Madd__add0000__and0027"/><specSig signal="CI1cuenta_Madd__add0000__and0028_SPECSIG" value="CI1/cuenta_Madd__add0000__and0028"/><specSig signal="CI1cuenta_Madd__add0000__and0029_SPECSIG" value="CI1/cuenta_Madd__add0000__and0029"/><specSig signal="CI1cuenta__add00001_SPECSIG" value="CI1/cuenta__add0000&lt;1&gt;"/><specSig signal="CI1cuenta__add00002_SPECSIG" value="CI1/cuenta__add0000&lt;2&gt;"/><specSig signal="CI1cuenta__add00003_SPECSIG" value="CI1/cuenta__add0000&lt;3&gt;"/><specSig signal="CI1cuenta__add00004_SPECSIG" value="CI1/cuenta__add0000&lt;4&gt;"/><specSig signal="CI1cuenta__add00005_SPECSIG" value="CI1/cuenta__add0000&lt;5&gt;"/><specSig signal="CI1cuenta__add00006_SPECSIG" value="CI1/cuenta__add0000&lt;6&gt;"/><specSig signal="CI1cuenta__add00007_SPECSIG" value="CI1/cuenta__add0000&lt;7&gt;"/><specSig signal="CI1cuenta__add00008_SPECSIG" value="CI1/cuenta__add0000&lt;8&gt;"/><specSig signal="CI1cuenta__add00009_SPECSIG" value="CI1/cuenta__add0000&lt;9&gt;"/><specSig signal="CI1cuenta__add000010_SPECSIG" value="CI1/cuenta__add0000&lt;10&gt;"/><specSig signal="CI1cuenta__add000011_SPECSIG" value="CI1/cuenta__add0000&lt;11&gt;"/><specSig signal="CI1cuenta__add000012_SPECSIG" value="CI1/cuenta__add0000&lt;12&gt;"/><specSig signal="CI1cuenta__add000013_SPECSIG" value="CI1/cuenta__add0000&lt;13&gt;"/><specSig signal="CI1cuenta__add000014_SPECSIG" value="CI1/cuenta__add0000&lt;14&gt;"/><specSig signal="CI1cuenta__add000015_SPECSIG" value="CI1/cuenta__add0000&lt;15&gt;"/><specSig signal="CI1cuenta__add000016_SPECSIG" value="CI1/cuenta__add0000&lt;16&gt;"/><specSig signal="CI1cuenta__add000017_SPECSIG" value="CI1/cuenta__add0000&lt;17&gt;"/><specSig signal="CI1cuenta__add000018_SPECSIG" value="CI1/cuenta__add0000&lt;18&gt;"/><specSig signal="CI1cuenta__add000019_SPECSIG" value="CI1/cuenta__add0000&lt;19&gt;"/><specSig signal="CI1cuenta__add000020_SPECSIG" value="CI1/cuenta__add0000&lt;20&gt;"/><specSig signal="CI1cuenta__add000021_SPECSIG" value="CI1/cuenta__add0000&lt;21&gt;"/><specSig signal="CI1cuenta__add000022_SPECSIG" value="CI1/cuenta__add0000&lt;22&gt;"/><specSig signal="CI1cuenta__add000023_SPECSIG" value="CI1/cuenta__add0000&lt;23&gt;"/><specSig signal="CI1cuenta__add000024_SPECSIG" value="CI1/cuenta__add0000&lt;24&gt;"/><specSig signal="CI1cuenta__add000025_SPECSIG" value="CI1/cuenta__add0000&lt;25&gt;"/><specSig signal="CI1cuenta__add000026_SPECSIG" value="CI1/cuenta__add0000&lt;26&gt;"/><specSig signal="CI1cuenta__add000027_SPECSIG" value="CI1/cuenta__add0000&lt;27&gt;"/><specSig signal="CI1cuenta__add000028_SPECSIG" value="CI1/cuenta__add0000&lt;28&gt;"/><specSig signal="CI1cuenta__add000029_SPECSIG" value="CI1/cuenta__add0000&lt;29&gt;"/><specSig signal="CI1cuenta__add000030_SPECSIG" value="CI1/cuenta__add0000&lt;30&gt;"/><specSig signal="CI1cuenta__add000031_SPECSIG" value="CI1/cuenta__add0000&lt;31&gt;"/><specSig signal="CI1cuenta_cmp_eq0000_SPECSIG" value="CI1/cuenta_cmp_eq0000"/><specSig signal="CI1cuenta_cmp_eq00001_SPECSIG" value="CI1/cuenta_cmp_eq00001"/><specSig signal="CI1cuenta_cmp_eq00002_SPECSIG" value="CI1/cuenta_cmp_eq00002"/><specSig signal="CI1cuenta_cmp_eq000023_SPECSIG" value="CI1/cuenta_cmp_eq000023"/><specSig signal="CI1cuenta_cmp_eq000024_SPECSIG" value="CI1/cuenta_cmp_eq000024"/><specSig signal="CI1cuenta_cmp_eq000025_SPECSIG" value="CI1/cuenta_cmp_eq000025"/><specSig signal="CI1cuenta_cmp_eq000026_SPECSIG" value="CI1/cuenta_cmp_eq000026"/><specSig signal="CI1cuenta_cmp_eq000027_SPECSIG" value="CI1/cuenta_cmp_eq000027"/><specSig signal="CI1i_clk_SPECSIG" value="CI1/i_clk"/><specSig signal="CI1i_clk2_SPECSIG" value="CI1/i_clk2"/><specSig signal="CI2mux1_SPECSIG" value="CI2/mux1"/><specSig signal="CI2mux3_SPECSIG" value="CI2/mux3"/><specSig signal="CI3presente_FSM_FFd1-In2_SPECSIG" value="CI3/presente_FSM_FFd1-In2"/><specSig signal="CI3presente_FSM_FFd1-In3_SPECSIG" value="CI3/presente_FSM_FFd1-In3"/><specSig signal="CI3presente_FSM_FFd2-In3_SPECSIG" value="CI3/presente_FSM_FFd2-In3"/><specSig signal="CI3presente_FSM_FFd2-In5_SPECSIG" value="CI3/presente_FSM_FFd2-In5"/><specSig signal="CI3presente_FSM_FFd2-In6_SPECSIG" value="CI3/presente_FSM_FFd2-In6"/><specSig signal="CI3presente_FSM_FFd2-In7_SPECSIG" value="CI3/presente_FSM_FFd2-In7"/><specSig signal="CI3presente_FSM_FFd3-In4_SPECSIG" value="CI3/presente_FSM_FFd3-In4"/><specSig signal="CI3presente_FSM_FFd3-In5_SPECSIG" value="CI3/presente_FSM_FFd3-In5"/><specSig signal="CI3presente_FSM_FFd3-In6_SPECSIG" value="CI3/presente_FSM_FFd3-In6"/><specSig signal="CI4Mrom_salida_doA42_SPECSIG" value="CI4/Mrom_salida_doA&lt;4&gt;2"/><specSig signal="CI4Mrom_salida_doA4_SPECSIG" value="CI4/Mrom_salida_doA&lt;4&gt;"/><specSig signal="CI4Mrom_salida_doA43_SPECSIG" value="CI4/Mrom_salida_doA&lt;4&gt;3"/><specSig signal="CI4Mrom_salida_doA58_SPECSIG" value="CI4/Mrom_salida_doA&lt;5&gt;8"/><specSig signal="CI4Mrom_salida_doA5_SPECSIG" value="CI4/Mrom_salida_doA&lt;5&gt;"/><specSig signal="CI4Mrom_salida_doA51_SPECSIG" value="CI4/Mrom_salida_doA&lt;5&gt;1"/><specSig signal="CI4Mrom_salida_doA56_SPECSIG" value="CI4/Mrom_salida_doA&lt;5&gt;6"/><specSig signal="CI4Mrom_salida_doA55_SPECSIG" value="CI4/Mrom_salida_doA&lt;5&gt;5"/><specSig signal="CI4Mrom_salida_doA57_SPECSIG" value="CI4/Mrom_salida_doA&lt;5&gt;7"/><specSig signal="CI4Mrom_salida_doA62_SPECSIG" value="CI4/Mrom_salida_doA&lt;6&gt;2"/><specSig signal="CI4Mrom_salida_doA67_SPECSIG" value="CI4/Mrom_salida_doA&lt;6&gt;7"/><specSig signal="CI4Mrom_salida_doA66_SPECSIG" value="CI4/Mrom_salida_doA&lt;6&gt;6"/><specSig signal="CI4Mrom_salida_doA68_SPECSIG" value="CI4/Mrom_salida_doA&lt;6&gt;8"/><specSig signal="CI4Mrom_salida_doA6_SPECSIG" value="CI4/Mrom_salida_doA&lt;6&gt;"/><specSig signal="CI4Mrom_salida_doA61_SPECSIG" value="CI4/Mrom_salida_doA&lt;6&gt;1"/><specSig signal="CI4salida01_SPECSIG" value="CI4/salida&lt;0&gt;1"/><specSig signal="CI4salida010_SPECSIG" value="CI4/salida&lt;0&gt;10"/><specSig signal="CI4salida04_SPECSIG" value="CI4/salida&lt;0&gt;4"/><specSig signal="CI4salida09_SPECSIG" value="CI4/salida&lt;0&gt;9"/><specSig signal="CI4salida08_SPECSIG" value="CI4/salida&lt;0&gt;8"/><specSig signal="CI4salida07_SPECSIG" value="CI4/salida&lt;0&gt;7"/><specSig signal="CI4salida012_SPECSIG" value="CI4/salida&lt;0&gt;12"/><specSig signal="CI4salida18_SPECSIG" value="CI4/salida&lt;1&gt;8"/><specSig signal="CI4salida19_SPECSIG" value="CI4/salida&lt;1&gt;9"/><specSig signal="CI4salida17_SPECSIG" value="CI4/salida&lt;1&gt;7"/><specSig signal="CI4salida113_SPECSIG" value="CI4/salida&lt;1&gt;13"/><specSig signal="CI4salida11_SPECSIG" value="CI4/salida&lt;1&gt;1"/><specSig signal="CI4salida112_SPECSIG" value="CI4/salida&lt;1&gt;12"/><specSig signal="CI4salida111_SPECSIG" value="CI4/salida&lt;1&gt;11"/><specSig signal="CI4salida21_SPECSIG" value="CI4/salida&lt;2&gt;1"/><specSig signal="CI4salida25_SPECSIG" value="CI4/salida&lt;2&gt;5"/><specSig signal="CI4salida26_SPECSIG" value="CI4/salida&lt;2&gt;6"/><specSig signal="CI4salida317_SPECSIG" value="CI4/salida&lt;3&gt;17"/><specSig signal="CI4salida318_SPECSIG" value="CI4/salida&lt;3&gt;18"/><specSig signal="CI4salida31_SPECSIG" value="CI4/salida&lt;3&gt;1"/><specSig signal="CI4salida313_SPECSIG" value="CI4/salida&lt;3&gt;13"/><specSig signal="CI4salida39_SPECSIG" value="CI4/salida&lt;3&gt;9"/><specSig signal="CI4salida310_SPECSIG" value="CI4/salida&lt;3&gt;10"/><specSig signal="CI4salida35_SPECSIG" value="CI4/salida&lt;3&gt;5"/><specSig signal="CI4salida314_SPECSIG" value="CI4/salida&lt;3&gt;14"/><specSig signal="CI4salida316_SPECSIG" value="CI4/salida&lt;3&gt;16"/><specSig signal="CI4salida311_SPECSIG" value="CI4/salida&lt;3&gt;11"/><specSig signal="cableQ0_SPECSIG" value="cableQ&lt;0&gt;"/><specSig signal="cableQ1_SPECSIG" value="cableQ&lt;1&gt;"/><specSig signal="cableQ2_SPECSIG" value="cableQ&lt;2&gt;"/><specSig signal="cableQ3_SPECSIG" value="cableQ&lt;3&gt;"/><specSig signal="habiDisplay_0_OBUFBUF0_SPECSIG" value="habiDisplay_0_OBUF$BUF0"/><specSig signal="habiDisplay_1_OBUFBUF0_SPECSIG" value="habiDisplay_1_OBUF$BUF0"/><specSig signal="segmentos0_SPECSIG" value="segmentos&lt;0&gt;"/><specSig signal="segmentos1_SPECSIG" value="segmentos&lt;1&gt;"/><specSig signal="segmentos2_SPECSIG" value="segmentos&lt;2&gt;"/><specSig signal="segmentos3_SPECSIG" value="segmentos&lt;3&gt;"/><specSig signal="segmentos5_SPECSIG" value="segmentos&lt;5&gt;"/><specSig signal="segmentos6_SPECSIG" value="segmentos&lt;6&gt;"/><specSig signal="habiDisplay2_SPECSIG" value="habiDisplay&lt;2&gt;"/><specSig signal="habiDisplay0_SPECSIG" value="habiDisplay&lt;0&gt;"/><specSig signal="habiDisplay3_SPECSIG" value="habiDisplay&lt;3&gt;"/><specSig signal="habiDisplay1_SPECSIG" value="habiDisplay&lt;1&gt;"/><specSig signal="segmentos7_SPECSIG" value="segmentos&lt;7&gt;"/></document>
