# RV32I 5-Stage Pipelined Processor (SystemVerilog)

This repository contains a clean, modular implementation of a 5-stage RV32I RISC-V processor written entirely in SystemVerilog.  
The design follows the classic MIPS-style pipeline structure with the RISC-V instruction format, supporting sequential execution, branches, jumps, load/store, register-to-register ALU operations, and a test program using `$readmemh`.

---

## üîß Pipeline Architecture

The processor implements the standard **5 pipeline stages**:

1. **IF ‚Äì Instruction Fetch**  
   - Program Counter (PC)  
   - Instruction Memory (ROM)  
   - PC + 4 logic  
   - IF/ID pipeline register  

2. **ID ‚Äì Instruction Decode**  
   - Register file read (rs1, rs2)  
   - Immediate generation (I, S, B, J, U formats)  
   - Control Unit (opcode + funct3/funct7 decoding)  
   - ID/EX pipeline register  

3. **EX ‚Äì Execute**  
   - ALU operations (ADD, SUB, AND, OR, SLT, etc.)  
   - Branch evaluation  
   - Jump and branch target computation  
   - EX/MEM pipeline register  

4. **MEM ‚Äì Memory Access**  
   - Data Memory (LW, SW)  
   - Pass-through for ALU results  
   - MEM/WB pipeline register  

5. **WB ‚Äì Write-Back**  
   - Select between ALU result, memory data, or PC+4  
   - Write-back to register file (except x0)

## ‚úîÔ∏è Supported Instructions (RV32I Base ISA)

**Arithmetic / Logic**
- ADD, SUB, AND, OR, SLT  
- ADDI, ANDI, ORI  

**Memory**
- LW  
- SW  

**Control Flow**
- BEQ  
- JAL  
- JALR  

All instructions follow the RISC-V uncompressed 32-bit format.

## üìÅ File Structure

rv32_top.sv     - Main CPU integrating all pipeline stages
rv32_pkg.sv     - Type definitions, structs, ALU op enums
instr_mem.sv    - Instruction ROM using $readmemh
data_mem.sv     - Data memory
regfile.sv      - 32x32(256kB) register file with x0 hardwired to zero
control_unit.sv - Decodes opcode / funct3 / funct7
alu.sv          - ALU implementation
program.mem     - Test program (hex)
tb_rv32_top.sv  - Testbench

##üìù Explanation of program.mem file:

The default test program performs:
x1 = 5
x2 = 7
x3 = x1 + x2
store x3 to memory
load it back into x4
branch if equal
loop forever with JAL

This verifies:
Arithmetic
Memory access
Branch logic
Jump logic
Register file write-back

## üß™ Simulation Instructions

1. Add all `.sv` files and `program.mem` into Vivado or any SystemVerilog simulator.
2. Make sure `inst_mem.sv` loads the file correctly

üöÄ Future Improvements

Potential extensions:
Hazard detection (stalling on load-use)
Forwarding unit (EX‚ÜíEX, MEM‚ÜíEX forwarding)
Branch predictor
Pipeline flush logic for jumps
Support for more RV32I instructions
CSR support

##üìú License

This project is for educational and research purposes.
You may modify or extend the design freely.
