{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590885507493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590885507498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 31 01:38:27 2020 " "Processing started: Sun May 31 01:38:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590885507498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590885507498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MicroProcessor -c MicroProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off MicroProcessor -c MicroProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590885507498 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590885507939 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590885507939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend_7b_to_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend_7b_to_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend_7b_to_8b-Behavioral " "Found design unit 1: SignExtend_7b_to_8b-Behavioral" {  } { { "SignExtend_7b_to_8b.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/SignExtend_7b_to_8b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590885516970 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend_7b_to_8b " "Found entity 1: SignExtend_7b_to_8b" {  } { { "SignExtend_7b_to_8b.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/SignExtend_7b_to_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590885516970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590885516970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registers8-Behavioral " "Found design unit 1: Registers8-Behavioral" {  } { { "Registers8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/Registers8.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590885516975 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registers8 " "Found entity 1: Registers8" {  } { { "Registers8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/Registers8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590885516975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590885516975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_fase1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project_fase1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Project_Fase1-Structural " "Found design unit 1: Project_Fase1-Structural" {  } { { "Project_Fase1.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/Project_Fase1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590885516979 ""} { "Info" "ISGN_ENTITY_NAME" "1 Project_Fase1 " "Found entity 1: Project_Fase1" {  } { { "Project_Fase1.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/Project_Fase1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590885516979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590885516979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcounter_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter_12-Behavioral " "Found design unit 1: ProgramCounter_12-Behavioral" {  } { { "ProgramCounter_12.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/ProgramCounter_12.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590885516983 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter_12 " "Found entity 1: ProgramCounter_12" {  } { { "ProgramCounter_12.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/ProgramCounter_12.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590885516983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590885516983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1_8b-Behavioral " "Found design unit 1: Mux2_1_8b-Behavioral" {  } { { "Mux2_1_8b.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/Mux2_1_8b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590885516986 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1_8b " "Found entity 1: Mux2_1_8b" {  } { { "Mux2_1_8b.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/Mux2_1_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590885516986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590885516986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imemory_16_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imemory_16_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IMemory_16_16-Behavioral " "Found design unit 1: IMemory_16_16-Behavioral" {  } { { "IMemory_16_16.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/IMemory_16_16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590885516990 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMemory_16_16 " "Found entity 1: IMemory_16_16" {  } { { "IMemory_16_16.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/IMemory_16_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590885516990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590885516990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmemory_256_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmemory_256_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMemory_256_8-Behavioral " "Found design unit 1: DMemory_256_8-Behavioral" {  } { { "DMemory_256_8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/DMemory_256_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590885516994 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMemory_256_8 " "Found entity 1: DMemory_256_8" {  } { { "DMemory_256_8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/DMemory_256_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590885516994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590885516994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/ControlUnit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590885516998 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/ControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590885516998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590885516998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU8-Behavioral " "Found design unit 1: ALU8-Behavioral" {  } { { "ALU8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/ALU8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590885517002 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU8 " "Found entity 1: ALU8" {  } { { "ALU8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/ALU8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590885517002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590885517002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor_visual.bdf 1 1 " "Found 1 design units, including 1 entities, in source file microprocessor_visual.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MicroProcessor_Visual " "Found entity 1: MicroProcessor_Visual" {  } { { "MicroProcessor_Visual.bdf" "" { Schematic "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/MicroProcessor_Visual.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590885517005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590885517005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MicroProcessor-Structural " "Found design unit 1: MicroProcessor-Structural" {  } { { "MicroProcessor.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/MicroProcessor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590885517009 ""} { "Info" "ISGN_ENTITY_NAME" "1 MicroProcessor " "Found entity 1: MicroProcessor" {  } { { "MicroProcessor.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/MicroProcessor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590885517009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590885517009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocessor_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MicroProcessor_Tb-Stimulus " "Found design unit 1: MicroProcessor_Tb-Stimulus" {  } { { "MicroProcessor_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/MicroProcessor_Tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590885517013 ""} { "Info" "ISGN_ENTITY_NAME" "1 MicroProcessor_Tb " "Found entity 1: MicroProcessor_Tb" {  } { { "MicroProcessor_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/MicroProcessor_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590885517013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590885517013 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MicroProcessor " "Elaborating entity \"MicroProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590885517063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Project_Fase1 Project_Fase1:Datapath A:structural " "Elaborating entity \"Project_Fase1\" using architecture \"A:structural\" for hierarchy \"Project_Fase1:Datapath\"" {  } { { "MicroProcessor.vhd" "Datapath" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/MicroProcessor.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590885517065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ProgramCounter_12 Project_Fase1:Datapath\|ProgramCounter_12:programcounter_12 A:behavioral " "Elaborating entity \"ProgramCounter_12\" using architecture \"A:behavioral\" for hierarchy \"Project_Fase1:Datapath\|ProgramCounter_12:programcounter_12\"" {  } { { "Project_Fase1.vhd" "programcounter_12" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/Project_Fase1.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590885517067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "IMemory_16_16 Project_Fase1:Datapath\|IMemory_16_16:imemory A:behavioral " "Elaborating entity \"IMemory_16_16\" using architecture \"A:behavioral\" for hierarchy \"Project_Fase1:Datapath\|IMemory_16_16:imemory\"" {  } { { "Project_Fase1.vhd" "imemory" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/Project_Fase1.vhd" 39 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590885517069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux2_1_8b Project_Fase1:Datapath\|Mux2_1_8b:mux2_1_8b_1 A:behavioral " "Elaborating entity \"Mux2_1_8b\" using architecture \"A:behavioral\" for hierarchy \"Project_Fase1:Datapath\|Mux2_1_8b:mux2_1_8b_1\"" {  } { { "Project_Fase1.vhd" "mux2_1_8b_1" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/Project_Fase1.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590885517071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Registers8 Project_Fase1:Datapath\|Registers8:registers8 A:behavioral " "Elaborating entity \"Registers8\" using architecture \"A:behavioral\" for hierarchy \"Project_Fase1:Datapath\|Registers8:registers8\"" {  } { { "Project_Fase1.vhd" "registers8" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/Project_Fase1.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590885517073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SignExtend_7b_to_8b Project_Fase1:Datapath\|SignExtend_7b_to_8b:signextend_7b_to_8b A:behavioral " "Elaborating entity \"SignExtend_7b_to_8b\" using architecture \"A:behavioral\" for hierarchy \"Project_Fase1:Datapath\|SignExtend_7b_to_8b:signextend_7b_to_8b\"" {  } { { "Project_Fase1.vhd" "signextend_7b_to_8b" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/Project_Fase1.vhd" 67 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590885517075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux2_1_8b Project_Fase1:Datapath\|Mux2_1_8b:mux2_1_8b_2 A:behavioral " "Elaborating entity \"Mux2_1_8b\" using architecture \"A:behavioral\" for hierarchy \"Project_Fase1:Datapath\|Mux2_1_8b:mux2_1_8b_2\"" {  } { { "Project_Fase1.vhd" "mux2_1_8b_2" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/Project_Fase1.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590885517077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DMemory_256_8 Project_Fase1:Datapath\|DMemory_256_8:dmemory_256_8 A:behavioral " "Elaborating entity \"DMemory_256_8\" using architecture \"A:behavioral\" for hierarchy \"Project_Fase1:Datapath\|DMemory_256_8:dmemory_256_8\"" {  } { { "Project_Fase1.vhd" "dmemory_256_8" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/Project_Fase1.vhd" 89 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590885517080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALU8 Project_Fase1:Datapath\|ALU8:alu8 A:behavioral " "Elaborating entity \"ALU8\" using architecture \"A:behavioral\" for hierarchy \"Project_Fase1:Datapath\|ALU8:alu8\"" {  } { { "Project_Fase1.vhd" "alu8" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/Project_Fase1.vhd" 98 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590885517082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ControlUnit ControlUnit:ControlUnit A:behavioral " "Elaborating entity \"ControlUnit\" using architecture \"A:behavioral\" for hierarchy \"ControlUnit:ControlUnit\"" {  } { { "MicroProcessor.vhd" "ControlUnit" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/MicroProcessor.vhd" 42 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590885517085 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nState ControlUnit.vhd(38) " "VHDL Process Statement warning at ControlUnit.vhd(38): inferring latch(es) for signal or variable \"nState\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/ControlUnit.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1590885517087 "|MicroProcessor|ControlUnit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.WriteMem ControlUnit.vhd(38) " "Inferred latch for \"nState.WriteMem\" at ControlUnit.vhd(38)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/ControlUnit.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590885517087 "|MicroProcessor|ControlUnit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.RegUpdate ControlUnit.vhd(38) " "Inferred latch for \"nState.RegUpdate\" at ControlUnit.vhd(38)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/ControlUnit.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590885517087 "|MicroProcessor|ControlUnit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.Execute ControlUnit.vhd(38) " "Inferred latch for \"nState.Execute\" at ControlUnit.vhd(38)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/ControlUnit.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590885517087 "|MicroProcessor|ControlUnit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.Decode ControlUnit.vhd(38) " "Inferred latch for \"nState.Decode\" at ControlUnit.vhd(38)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/ControlUnit.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590885517087 "|MicroProcessor|ControlUnit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.Fetch ControlUnit.vhd(38) " "Inferred latch for \"nState.Fetch\" at ControlUnit.vhd(38)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/ControlUnit.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590885517087 "|MicroProcessor|ControlUnit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.ResetState ControlUnit.vhd(38) " "Inferred latch for \"nState.ResetState\" at ControlUnit.vhd(38)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/ControlUnit.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590885517087 "|MicroProcessor|ControlUnit:ControlUnit"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nState.Fetch_256 " "Latch ControlUnit:ControlUnit\|nState.Fetch_256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|pState.Execute " "Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|pState.Execute" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/ControlUnit.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1590885517506 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/ControlUnit.vhd" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1590885517506 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fnc\[3\] GND " "Pin \"fnc\[3\]\" is stuck at GND" {  } { { "MicroProcessor.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase3/MicroProcessor.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590885517555 "|MicroProcessor|fnc[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1590885517555 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590885517625 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590885518035 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590885518035 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590885518095 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590885518095 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590885518095 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590885518095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590885518133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 31 01:38:38 2020 " "Processing ended: Sun May 31 01:38:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590885518133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590885518133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590885518133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590885518133 ""}
