<?xml version="1.0" encoding="UTF-8" standalone="no" ?><toolSetting xmlns="http://actel.com/sweng/afi" component="test_4463andcpuopration" xmlns:actel-cc="http://www.actel.com/XMLSchema/CoreConsole" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1"><device VendorTechnology_Die="PA4M1000_S" VendorTechnology_DieVoltage="1.2" VendorTechnology_Family="SmartFusion2" VendorTechnology_PART_RANGE="IND" VendorTechnology_Package="tq144" VendorTechnology_Speed="STD"><advancedoptions DSW_VCCA_VOLTAGE_RAMP_RATE="100_MS" IO_DEFT_STD="LVCMOS33" PLL_SUPPLY="PLL_SUPPLY_25" RESERVEMIGRATIONPINS="1" RESTRICTPROBEPINS="0" RESTRICTSPIPINS="0" SYSTEM_CONTROLLER_SUSPEND_MODE="0" TARGETDEVICESFORMIGRATION="PA4M1000_S" TEMPR="IND" UNUSED_MSS_IO_RESISTOR_PULL="None" VCCI_1.2_VOLTR="COM" VCCI_1.5_VOLTR="COM" VCCI_1.8_VOLTR="COM" VCCI_2.5_VOLTR="COM" VCCI_3.3_VOLTR="COM" VOLTR="IND"/></device><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="USER_PROG_DATA" library="Tool" name="UserProgrammingDataTool" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="design_version"/><spirit:hwParameter spirit:name="silicon_signature"/></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="UPDATE_ENVM" library="Tool" name="UpdateEnvm" state="0" vendor="Actel" version="1.0.101"><configuration><spirit:hwParameter spirit:name="envm_cfg_file"/></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SYSTEMBUILDER" library="Tool" name="SysBuilder" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SYNTHESIZE_PS" library="Tool" name="Precision" state="0" vendor="Mentor" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SYNTHESIZE" library="Tool" name="Synthesize" state="1" vendor="Synopsys" version="1.0.102"><configuration><spirit:hwParameter spirit:name="CLOCK_ASYNC">12</spirit:hwParameter><spirit:hwParameter spirit:name="CLOCK_DATA">5000</spirit:hwParameter><spirit:hwParameter spirit:name="CLOCK_GLOBAL">2</spirit:hwParameter><spirit:hwParameter spirit:name="LANGUAGE_SYSTEM_VLOG">false</spirit:hwParameter><spirit:hwParameter spirit:name="LANGUAGE_VERILOG_2001">true</spirit:hwParameter><spirit:hwParameter spirit:name="LANGUAGE_VHDL_2008">false</spirit:hwParameter><spirit:hwParameter spirit:name="RAM_OPTIMIZED_FOR_POWER">true</spirit:hwParameter><spirit:hwParameter spirit:name="RETIMING">false</spirit:hwParameter></configuration><input_files><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\COREEDAC\2.8.100\rtl\vlog\core\edac_kit.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1470301222</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\COREEDAC\2.8.100\rtl\vlog\core\scrub.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1470301222</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\COREEDAC\2.8.100\rtl\vlog\core\wideXor.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1470301222</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\SgCore\OSC\2.0.101\osc_comps.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1463217830</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\SgCore\OSC\2.0.101\osc_comps_pre.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1463217830</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\rtl\vlog\core\COREEDAC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477896283</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\rtl\vlog\core\ecc.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477896283</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\rtl\vlog\core\edac.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477896283</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\rtl\vlog\core\functions.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1477896283</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\rtl\vlog\core\sub_edac.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477896283</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\test_4463andcpuopration_COREEDAC_0_actram.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477896283</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\test_4463andcpuopration_COREEDAC_0_edac_auto.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477896281</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\rtl\vlog\core\COREEDAC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477896285</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\rtl\vlog\core\ecc.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477896285</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\rtl\vlog\core\edac.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477896285</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\rtl\vlog\core\functions.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1477896285</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\rtl\vlog\core\sub_edac.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477896285</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\test_4463andcpuopration_COREEDAC_1_actram.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477896285</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\test_4463andcpuopration_COREEDAC_1_edac_auto.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477896284</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\OSC_0\test_4463andcpuopration_OSC_0_OSC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477896287</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\test_4463andcpuopration.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477896287</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration_MSS\test_4463andcpuopration_MSS.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477673049</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration_MSS\test_4463andcpuopration_MSS_pre.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1477673048</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration_MSS\test_4463andcpuopration_MSS_syn.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477673048</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\TM_RSENC\TM_RSENC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474001642</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\TM_RSENC\TM_RSENC_0\rtl\vlog\core\CoreRSENC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474001642</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\TM_RSENC\TM_RSENC_0\rtl\vlog\core\RSENC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474001642</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\TM_RSENC\TM_RSENC_0\rtl\vlog\core\RSENC_KIT.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474001642</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\TM_RSENC\TM_RSENC_0\rtl\vlog\core\TM_RSENC_TM_RSENC_0_RSEnc_auto.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474001642</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\APB_v2_CPU_W_HDL_R.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1472649112</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\APB_V3_CPU_R_HDL_W.V</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1471253702</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\ASM_Generato.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1476426675</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\CLTU.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477537751</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\Convolutional_Encoder.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1476426579</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\CPU_W_HDL_R.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1476351292</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\crc_soft.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1472615670</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\crc_soft_text.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1471857096</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\data_gene.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1472544456</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\DATA_OUT.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1476426716</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\divider.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1476426603</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\divider_2.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1472782182</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\Glue_Logic.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477538602</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\HDL_W_CPU_R_BUFF.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477538467</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\ip_packet.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1473400123</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\parallel_to_serial.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1476426566</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\randomizer.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1476426518</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\reboot.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1473837111</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\rec.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1467257946</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\Record_Data.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1472615464</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\rest.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1476933283</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\RSControl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1476426623</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\RXRandomizer.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1476351691</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\soft_crc32.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1471953684</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\Switch.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1476426656</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\TC_Decode.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477537770</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\text_rest.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1476685296</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\Timer_Clear.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1476412033</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\TM_CRC32.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1471859794</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>synthesis\test_4463andcpuopration_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1477896359</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file></input_files><output_files><file><path>synthesis\test_4463andcpuopration.edn</path><type>EDN</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1477896359</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file></output_files><report_files><file><path>synthesis\synplify.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>synthesis\test_4463andcpuopration.srr</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>synthesis\test_4463andcpuopration.areasrr</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>synthesis\run_options.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SPM" library="Tool" name="SPM" state="0" vendor="Actel" version="1.0.106"><configuration><spirit:hwParameter spirit:name="back_level_bypass">false</spirit:hwParameter><spirit:hwParameter spirit:name="back_level_protection">false</spirit:hwParameter><spirit:hwParameter spirit:name="back_level_update_version"/><spirit:hwParameter spirit:name="debug_cortex_m3">false</spirit:hwParameter><spirit:hwParameter spirit:name="debug_digest_request">false</spirit:hwParameter><spirit:hwParameter spirit:name="debug_disable_jtag">false</spirit:hwParameter><spirit:hwParameter spirit:name="debug_passkey"/><spirit:hwParameter spirit:name="debug_ujtag_access">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_user_encryption_key_1">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_user_encryption_key_2">false</spirit:hwParameter><spirit:hwParameter spirit:name="factory_access">flashlock</spirit:hwParameter><spirit:hwParameter spirit:name="iap_isp_services">false</spirit:hwParameter><spirit:hwParameter spirit:name="security_key_mode">default</spirit:hwParameter><spirit:hwParameter spirit:name="smartdebug_access">full</spirit:hwParameter><spirit:hwParameter spirit:name="update_auto_prog_lock">false</spirit:hwParameter><spirit:hwParameter spirit:name="update_envm_protection">passkey</spirit:hwParameter><spirit:hwParameter spirit:name="update_fabric_protection">passkey</spirit:hwParameter><spirit:hwParameter spirit:name="update_jtag_lock">false</spirit:hwParameter><spirit:hwParameter spirit:name="update_spi_slave_lock">false</spirit:hwParameter><spirit:hwParameter spirit:name="user_encryption_key_1"/><spirit:hwParameter spirit:name="user_encryption_key_2"/><spirit:hwParameter spirit:name="user_passkey_1"/><spirit:hwParameter spirit:name="user_passkey_2"/><spirit:hwParameter spirit:name="user_security_policy_protection">flashlock</spirit:hwParameter><spirit:hwParameter spirit:name="use_debug_policy">false</spirit:hwParameter><spirit:hwParameter spirit:name="use_key_mode_policy">false</spirit:hwParameter><spirit:hwParameter spirit:name="use_update_policy">false</spirit:hwParameter><spirit:hwParameter spirit:name="use_user_key_set_1">true</spirit:hwParameter><spirit:hwParameter spirit:name="use_user_key_set_2">false</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SMARTDESIGNCONFIGURATOR" library="Tool" name="SmartDesign" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SMARTDEBUG" library="Tool" name="SmartDebug" state="0" vendor="Actel" version="1.0.101"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SIM_PRESYNTH" library="Tool" name="RTLSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\COREEDAC\2.8.100\rtl\vlog\core\edac_kit.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1470301222</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\COREEDAC\2.8.100\rtl\vlog\core\scrub.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1470301222</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\COREEDAC\2.8.100\rtl\vlog\core\wideXor.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1470301222</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\SgCore\OSC\2.0.101\osc_comps.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1463217830</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\SgCore\OSC\2.0.101\osc_comps_pre.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1463217830</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\rtl\vlog\core\COREEDAC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474185707</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\rtl\vlog\core\ecc.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474185707</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\rtl\vlog\core\edac.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474185707</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\rtl\vlog\core\functions.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1474185707</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\rtl\vlog\core\sub_edac.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474185707</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\test_4463andcpuopration_COREEDAC_0_actram.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474185706</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\test_4463andcpuopration_COREEDAC_0_edac_auto.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474185705</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\rtl\vlog\core\COREEDAC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474185709</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\rtl\vlog\core\ecc.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474185709</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\rtl\vlog\core\edac.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474185709</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\rtl\vlog\core\functions.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1474185709</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\rtl\vlog\core\sub_edac.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474185709</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\test_4463andcpuopration_COREEDAC_1_actram.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474185708</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\test_4463andcpuopration_COREEDAC_1_edac_auto.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474185707</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\FCCC_0\test_4463andcpuopration_FCCC_0_FCCC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474185710</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\OSC_0\test_4463andcpuopration_OSC_0_OSC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474185713</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\test_4463andcpuopration.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474185713</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration_MSS\test_4463andcpuopration_MSS.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1473513111</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration_MSS\test_4463andcpuopration_MSS_pre.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1473513111</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration_MSS\test_4463andcpuopration_MSS_syn.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1473513111</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\TM_RSENC\TM_RSENC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474001642</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\TM_RSENC\TM_RSENC_0\rtl\vlog\core\CoreRSENC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474001642</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\TM_RSENC\TM_RSENC_0\rtl\vlog\core\RSENC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474001642</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\TM_RSENC\TM_RSENC_0\rtl\vlog\core\RSENC_KIT.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474001642</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\TM_RSENC\TM_RSENC_0\rtl\vlog\core\TM_RSENC_TM_RSENC_0_RSEnc_auto.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474001642</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\APB_v2_CPU_W_HDL_R.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1472649112</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\APB_V3_CPU_R_HDL_W.V</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1471253702</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\ASM_Generato.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474177209</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\CLTU.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1473077038</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\Convolutional_Encoder.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474177266</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\CPU_W_HDL_R.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474180993</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\crc_soft.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1472615670</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\crc_soft_text.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1471857096</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\data_gene.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1472544456</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\DATA_OUT.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474187128</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\divider.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1472703262</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\divider_2.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1472782182</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\Glue_Logic.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474177497</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\HDL_W_CPU_R_BUFF.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1473326580</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\ip_packet.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1473400123</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\parallel_to_serial.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474177191</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\randomizer.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474177228</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\reboot.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1473837111</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\rec.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1467257946</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\Record_Data.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1472615464</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\rest.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1473671144</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\RSControl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474177173</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\RXRandomizer.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1473326848</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\soft_crc32.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1471953684</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\Switch.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474177245</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\TC_Decode.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1473327328</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\TM_CRC32.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1471859794</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1474185705</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\COREEDAC\2.8.100\rtl\vlog\test\user\bhvKit.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1470301222</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\coreparameters.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1474185707</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\rtl\vlog\test\user\edac_tb.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1474185707</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\test_4463andcpuopration_COREEDAC_0_edac_bhv_auto.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1474185705</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\coreparameters.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1474185709</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\rtl\vlog\test\user\edac_tb.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1474185709</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\test_4463andcpuopration_COREEDAC_1_edac_bhv_auto.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1474185707</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\TM_RSENC\TM_RSENC_0\coreparameters.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1474001642</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\TM_RSENC\TM_RSENC_0\rtl\vlog\test\user\RSEnc_bhv.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1474001642</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\TM_RSENC\TM_RSENC_0\rtl\vlog\test\user\testbench.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1474001642</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file></input_files><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SDTB" library="Tool" name="SDTB" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PROGRAM_RECOVERY" library="Tool" name="ProgrammingRecoveryTool" state="0" vendor="Actel" version="1.0.101"><configuration><spirit:hwParameter spirit:name="enable_auto_update">true</spirit:hwParameter><spirit:hwParameter spirit:name="enable_prog_recovery">true</spirit:hwParameter><spirit:hwParameter spirit:name="spi_clk_freq"/><spirit:hwParameter spirit:name="spi_data_transfer_mode">100</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PROGRAM_OPTIONS" library="Tool" name="ProgramOptions" state="0" vendor="Actel" version="1.0.101"><configuration><spirit:hwParameter spirit:name="program_envm">false</spirit:hwParameter><spirit:hwParameter spirit:name="program_fabric">false</spirit:hwParameter><spirit:hwParameter spirit:name="program_mode">selected_features</spirit:hwParameter><spirit:hwParameter spirit:name="program_security">false</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PROGRAMMER_INFO" library="Tool" name="ProgrammerInfo" state="0" vendor="Actel" version="1.0.102"><configuration><spirit:hwParameter spirit:name="flashpro3_clk_mode">free_running_clk</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro3_force_freq">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro3_freq">400000</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro3_vpump">ON</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro4_clk_mode">free_running_clk</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro4_force_freq">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro4_freq">400000</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro4_vpump">ON</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro5_clk_mode">free_running_clk</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro5_force_freq">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro5_freq">400000</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro5_vpump">ON</spirit:hwParameter><spirit:hwParameter spirit:name="flashprolite_drive_trst">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashprolite_force_freq">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashprolite_freq">400000</spirit:hwParameter><spirit:hwParameter spirit:name="flashprolite_vpn">ON</spirit:hwParameter><spirit:hwParameter spirit:name="flashprolite_vpp">ON</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro_drive_trst">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro_force_freq">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro_force_vddp">ON</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro_freq">400000</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro_vddl">ON</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro_vddp">2.5</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro_vpn">ON</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro_vpp">ON</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="MSSCONFIGURATOR" library="Tool" name="MSS" state="1" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="IO_PROGRAMMING_STATE" library="Tool" name="IoProgramState" state="0" vendor="Actel" version="1.0.103"><configuration><spirit:hwParameter spirit:name="ios_file"/></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="HDLTB" library="Tool" name="HDLTB" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="HDLEDITOR" library="Tool" name="HDL" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="GENERATE_MEMORY_MAP" library="Tool" name="ExportFirmWareDrivers" state="6" vendor="Actel" version="1.0.100"><configuration/><input_files><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\COREEDAC\2.8.100\rtl\vlog\core\edac_kit.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1470301222</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\COREEDAC\2.8.100\rtl\vlog\core\scrub.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1470301222</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\COREEDAC\2.8.100\rtl\vlog\core\wideXor.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1470301222</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\SgCore\OSC\2.0.101\osc_comps.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1463217830</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\SgCore\OSC\2.0.101\osc_comps_pre.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1463217830</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\rtl\vlog\core\COREEDAC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477668323</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\rtl\vlog\core\ecc.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477668323</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\rtl\vlog\core\edac.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477668323</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\rtl\vlog\core\functions.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1477668323</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\rtl\vlog\core\sub_edac.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477668323</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\test_4463andcpuopration_COREEDAC_0_actram.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477668323</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\test_4463andcpuopration_COREEDAC_0_edac_auto.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477668321</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\rtl\vlog\core\COREEDAC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477668325</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\rtl\vlog\core\ecc.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477668325</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\rtl\vlog\core\edac.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477668325</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\rtl\vlog\core\functions.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1477668325</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\rtl\vlog\core\sub_edac.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477668325</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\test_4463andcpuopration_COREEDAC_1_actram.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477668325</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\test_4463andcpuopration_COREEDAC_1_edac_auto.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477668324</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\OSC_0\test_4463andcpuopration_OSC_0_OSC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477668327</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\test_4463andcpuopration.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477668327</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration_MSS\test_4463andcpuopration_MSS.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477668234</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration_MSS\test_4463andcpuopration_MSS_pre.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1477668233</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration_MSS\test_4463andcpuopration_MSS_syn.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477668233</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\TM_RSENC\TM_RSENC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474001642</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\TM_RSENC\TM_RSENC_0\rtl\vlog\core\CoreRSENC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474001642</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\TM_RSENC\TM_RSENC_0\rtl\vlog\core\RSENC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474001642</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\TM_RSENC\TM_RSENC_0\rtl\vlog\core\RSENC_KIT.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474001642</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\TM_RSENC\TM_RSENC_0\rtl\vlog\core\TM_RSENC_TM_RSENC_0_RSEnc_auto.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1474001642</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\APB_v2_CPU_W_HDL_R.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1472649112</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\APB_V3_CPU_R_HDL_W.V</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1471253702</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\ASM_Generato.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1476426675</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\CLTU.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477537751</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\Convolutional_Encoder.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1476426579</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\CPU_W_HDL_R.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1476351292</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\crc_soft.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1472615670</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\crc_soft_text.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1471857096</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\data_gene.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1472544456</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\DATA_OUT.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1476426716</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\divider.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1476426603</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\divider_2.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1472782182</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\Glue_Logic.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477538602</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\HDL_W_CPU_R_BUFF.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477538467</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\ip_packet.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1473400123</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\parallel_to_serial.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1476426566</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\randomizer.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1476426518</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\reboot.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1473837111</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\rec.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1467257946</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\Record_Data.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1472615464</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\rest.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1476933283</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\RSControl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1476426623</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\RXRandomizer.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1476351691</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\soft_crc32.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1471953684</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\Switch.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1476426656</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\TC_Decode.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477537770</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\text_rest.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1476685296</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\Timer_Clear.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1476412033</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>hdl\TM_CRC32.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1471859794</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file></input_files><output_files/><report_files><file><path>component\work\test_4463andcpuopration\test_4463andcpuopration_DataSheet.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="FIRMWARECONFIGURATOR" library="Tool" name="FirmwareView" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTSDC" library="Tool" name="sdc_export" state="0" vendor="Actel" version="1.0.0"><configuration><spirit:hwParameter spirit:name="FULL_PLACEMENT">false</spirit:hwParameter><spirit:hwParameter spirit:name="PIN_LOCATIONS">true</spirit:hwParameter><spirit:hwParameter spirit:name="PLACEMENT">false</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTNETLIST" library="Tool" name="netlist_export" state="0" vendor="Actel" version="1.0.0"><configuration><spirit:hwParameter spirit:name="EXPORT_HDL_TYPE">VERILOG</spirit:hwParameter></configuration><input_files><file><path>synthesis\test_4463andcpuopration.edn</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477896359</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>constraint\io\test_4463andcpuopration.io.pdc</path><type>PDC</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477309664</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>constraint\fp\test_4463andcpuopration.fp.pdc</path><type>PDC</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477309664</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>synthesis\test_4463andcpuopration_sdc.sdc</path><type>SDC_SYN</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1477896359</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file></input_files><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SIM_POSTSYNTH" library="Tool" name="PostSynthesisSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files><file><path>synthesis\test_4463andcpuopration.v</path><type>HDL</type><fileset>ANY_SIMULATION_FILESET</fileset><local>true</local><used>true</used><selectable>false</selectable><timestamp>1473238041</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1473152228</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\COREEDAC\2.8.100\rtl\vlog\test\user\bhvKit.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1470301222</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\coreparameters.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1473152230</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\rtl\vlog\test\user\edac_tb.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1473152230</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\test_4463andcpuopration_COREEDAC_0_edac_bhv_auto.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1473152228</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\TM_RSENC\TM_RSENC_0\coreparameters.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1472887099</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\TM_RSENC\TM_RSENC_0\rtl\vlog\test\user\RSEnc_bhv.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1472887099</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\TM_RSENC\TM_RSENC_0\rtl\vlog\test\user\testbench.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1472887099</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file></input_files><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTIOPDC" library="Tool" name="pdc_export" state="0" vendor="Actel" version="1.0.4"><configuration><spirit:hwParameter spirit:name="EXPORT_MODE">PDC_PLACE</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTFPPDC" library="Tool" name="pdc_export" state="0" vendor="Actel" version="1.0.4"><configuration><spirit:hwParameter spirit:name="EXPORT_MODE">PDC_PLACE</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTFIRMWARE" library="Tool" name="ExportFirmWare" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="CREATE_PROJECT">1</spirit:hwParameter><spirit:hwParameter spirit:name="SWIDE">IAR EWARM</spirit:hwParameter></configuration><input_files><file><path>component\work\test_4463andcpuopration_MSS\test_4463andcpuopration_MSS.cxf</path><type>CXF</type><fileset>COMPONENT_FILESET</fileset><local>true</local><used>true</used><selectable>false</selectable><timestamp>1477668235</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file></input_files><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITTIMING_PRESYNTH" library="Tool" name="st_constraints" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITIO_PRESYNTH" library="Tool" name="mvn_io" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITFLOORPLAN_PRECOMPILE" library="Tool" name="mvn_fp" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="CONSTRAINT_MANAGEMENT" library="Tool" name="Constraintmanagement" state="0" vendor="Actel" version="1.0.10"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="CONFIGURE_CHAIN" library="Tool" name="ConfigureChain" state="0" vendor="Actel" version="1.0.101"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="false" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="COMPILE" library="Tool" name="g4compile" state="1" vendor="Actel" version="1.0.49"><configuration><spirit:hwParameter spirit:name="BLOCK_MODE">false</spirit:hwParameter><spirit:hwParameter spirit:name="BLOCK_PLACEMENT_CONFLICTS">ERROR</spirit:hwParameter><spirit:hwParameter spirit:name="BLOCK_ROUTING_CONFLICTS">LOCK</spirit:hwParameter><spirit:hwParameter spirit:name="DISPLAY_FANOUT_LIMIT">10</spirit:hwParameter><spirit:hwParameter spirit:name="ENABLE_DESIGN_SEPARATION">false</spirit:hwParameter><spirit:hwParameter spirit:name="MERGE_SDC">true</spirit:hwParameter><spirit:hwParameter spirit:name="PA4_GB_COUNT"/><spirit:hwParameter spirit:name="PA4_GB_MAX_FANOUT_DATA_MOVE"/><spirit:hwParameter spirit:name="PA4_GB_MAX_RCLKINT_INSERTION"/><spirit:hwParameter spirit:name="PA4_GB_MIN_GB_FANOUT_TO_USE_RCLKINT"/><spirit:hwParameter spirit:name="PDC_IMPORT_HARDERROR">true</spirit:hwParameter><spirit:hwParameter spirit:name="SET_MITIGATION">false</spirit:hwParameter></configuration><input_files><file><path>synthesis\test_4463andcpuopration.edn</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477896359</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>constraint\io\test_4463andcpuopration.io.pdc</path><type>PDC</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477309664</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>constraint\fp\test_4463andcpuopration.fp.pdc</path><type>PDC</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1477309664</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>synthesis\test_4463andcpuopration_sdc.sdc</path><type>SDC_SYN</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1477896359</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file></input_files><output_files/><report_files><file><path>designer\test_4463andcpuopration\test_4463andcpuopration_compile.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>designer\test_4463andcpuopration\test_4463andcpuopration_compile_hier_resources.csv</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>designer\test_4463andcpuopration\test_4463andcpuopration_combinational_loops.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>designer\test_4463andcpuopration\test_4463andcpuopration_rwnetlist.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>designer\test_4463andcpuopration\test_4463andcpuopration_compile_log.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>designer\test_4463andcpuopration\test_4463andcpuopration_sdc.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PUBLISHBLOCK" library="Tool" name="PublishDesignerBlock" state="0" vendor="Actel" version="1.0.106"><configuration><spirit:hwParameter spirit:name="LANGUAGE">verilog</spirit:hwParameter><spirit:hwParameter spirit:name="LIB">UserBlock</spirit:hwParameter><spirit:hwParameter spirit:name="NAME">Block</spirit:hwParameter><spirit:hwParameter spirit:name="PLACEMENT">true</spirit:hwParameter><spirit:hwParameter spirit:name="REGION">true</spirit:hwParameter><spirit:hwParameter spirit:name="ROUTING">true</spirit:hwParameter><spirit:hwParameter spirit:name="VENDOR">Company</spirit:hwParameter><spirit:hwParameter spirit:name="VERSION">1.0</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="FLASH_FREEZE" library="Tool" name="g4ff" state="0" vendor="Actel" version="1.0.101"><configuration><spirit:hwParameter spirit:name="FF_MSS_CLOCK">RCOSC_1MHZ</spirit:hwParameter><spirit:hwParameter spirit:name="FF_RAM_STATE">SUSPEND</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PLACEROUTE" library="Tool" name="g4layout_placer" state="1" vendor="Actel" version="1.0.35"><configuration><spirit:hwParameter spirit:name="DELAY_ANALYSIS">MAX</spirit:hwParameter><spirit:hwParameter spirit:name="EFFORT_LEVEL">false</spirit:hwParameter><spirit:hwParameter spirit:name="INCRPLACEANDROUTE">false</spirit:hwParameter><spirit:hwParameter spirit:name="MULTI_PASS_CRITERIA">VIOLATIONS</spirit:hwParameter><spirit:hwParameter spirit:name="MULTI_PASS_LAYOUT">false</spirit:hwParameter><spirit:hwParameter spirit:name="NUM_MULTI_PASSES">5</spirit:hwParameter><spirit:hwParameter spirit:name="PDPR">false</spirit:hwParameter><spirit:hwParameter spirit:name="RANDOM_SEED">0</spirit:hwParameter><spirit:hwParameter spirit:name="REPAIR_MIN_DELAY">true</spirit:hwParameter><spirit:hwParameter spirit:name="SLACK_CRITERIA">WORST_SLACK</spirit:hwParameter><spirit:hwParameter spirit:name="SPECIFIC_CLOCK"/><spirit:hwParameter spirit:name="START_SEED_INDEX">1</spirit:hwParameter><spirit:hwParameter spirit:name="STOP_ON_FIRST_PASS">false</spirit:hwParameter><spirit:hwParameter spirit:name="TDPR">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files><file><path>designer\test_4463andcpuopration\test_4463andcpuopration_glb_net_report.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>designer\test_4463andcpuopration\test_4463andcpuopration_mindelay_repair_report.rpt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>designer\test_4463andcpuopration\test_4463andcpuopration_iteration_summary.rpt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>designer\test_4463andcpuopration\test_4463andcpuopration_layout_log.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="GENERATEPROGRAMMINGDATA" library="Tool" name="g4layout_mapper" state="1" vendor="Actel" version="1.0.2"><configuration/><input_files/><output_files><file><path>designer\test_4463andcpuopration\test_4463andcpuopration.map</path><type>MAP</type><fileset/><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>designer\test_4463andcpuopration\test_4463andcpuopration.dca</path><type>DCA</type><fileset/><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>designer\test_4463andcpuopration\test_4463andcpuopration_inst.db</path><type>DB</type><fileset/><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>designer\test_4463andcpuopration\test_4463andcpuopration_pkg_pin.db</path><type>DB</type><fileset/><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>designer\test_4463andcpuopration\test_4463andcpuopration_probe.db</path><type>DB</type><fileset/><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>designer\test_4463andcpuopration\test_4463andcpuopration_sii_block.db</path><type>DB</type><fileset/><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>designer\test_4463andcpuopration\test_4463andcpuopration_init_config.txt</path><type>RPT</type><fileset/><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file></output_files><report_files><file><path>designer\test_4463andcpuopration\test_4463andcpuopration_init_config.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTSMARTDEBUGDATA" library="Tool" name="ExportSmartDebugData" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTJOBDATA" library="Tool" name="ExportJobData" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTPROGRAMMINGJOB" library="Tool" name="ExportProgrammingJob" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTPROGRAMMINGFILE" library="Tool" name="ExportProgrammingFile" state="0" vendor="Actel" version="1.0.107"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="GENERATEPROGRAMMINGFILE" library="Tool" name="GenerateProgrammingFile" state="4" vendor="Actel" version="1.0.101"><configuration><spirit:hwParameter spirit:name="program_envm">false</spirit:hwParameter><spirit:hwParameter spirit:name="program_fabric">false</spirit:hwParameter><spirit:hwParameter spirit:name="program_mode">selected_features</spirit:hwParameter><spirit:hwParameter spirit:name="program_security">false</spirit:hwParameter></configuration><input_files/><output_files><file><path>designer\test_4463andcpuopration\test_4463andcpuopration.ipd</path><type>FPRO</type><fileset>PROG_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1477896540</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file></output_files><report_files><file><path>designer\test_4463andcpuopration\test_4463andcpuopration_fp\test_4463andcpuopration_generateBitstream.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PROGRAMDEVICE" library="Tool" name="ProgramDevice" state="4" vendor="Actel" version="1.0.105"><configuration><spirit:hwParameter spirit:name="prog_action">PROGRAM</spirit:hwParameter><spirit:hwParameter spirit:name="prog_optional_procedures">""</spirit:hwParameter></configuration><input_files/><output_files/><report_files><file><path>designer\test_4463andcpuopration\test_4463andcpuopration_fp\test_4463andcpuopration_PROGRAM.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="INSTRUMENTDESIGN" library="Tool" name="InstrumentDesign" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTSDF" library="Tool" name="g4ba" state="0" vendor="Actel" version="1.0.12"><configuration><spirit:hwParameter spirit:name="DELAY_TYPE">false</spirit:hwParameter><spirit:hwParameter spirit:name="EXPORT_HDL_TYPE">VERILOG</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SIM_POSTLAYOUT" library="Tool" name="BackAnnotatedSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files><file><path>designer\impl1\test_4463andcpuopration_ba.v</path><type>HDL</type><fileset>ANY_SIMULATION_FILESET</fileset><local>true</local><used>true</used><selectable>false</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>designer\impl1\test_4463andcpuopration_ba.sdf</path><type>HDL</type><fileset>ANY_SIMULATION_FILESET</fileset><local>true</local><used>true</used><selectable>false</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1474185705</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1463474153</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\Actel\DirectCore\COREEDAC\2.8.100\rtl\vlog\test\user\bhvKit.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1470301222</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\coreparameters.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1474185707</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\rtl\vlog\test\user\edac_tb.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1474185707</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_0\test_4463andcpuopration_COREEDAC_0_edac_bhv_auto.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1474185705</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\coreparameters.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1474185709</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\rtl\vlog\test\user\edac_tb.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1474185709</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\test_4463andcpuopration\COREEDAC_1\test_4463andcpuopration_COREEDAC_1_edac_bhv_auto.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1474185707</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\TM_RSENC\TM_RSENC_0\coreparameters.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1474001642</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\TM_RSENC\TM_RSENC_0\rtl\vlog\test\user\RSEnc_bhv.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1474001642</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file><file><path>component\work\TM_RSENC\TM_RSENC_0\rtl\vlog\test\user\testbench.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1474001642</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing></file></input_files><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTG4IBIS" library="Tool" name="ExportG4IBIS" state="0" vendor="Actel" version="1.0.102"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTBSDL" library="Tool" name="ExportBSDL" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTPIN" library="Tool" name="pinrpt" state="0" vendor="Actel" version="1.0.12"><configuration><spirit:hwParameter spirit:name="PINRPT_BY_NAME">true</spirit:hwParameter><spirit:hwParameter spirit:name="PINRPT_BY_NUMBER">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SSNANALYZER" library="Tool" name="SSNAnalyzer" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="IOADVISOR" library="Tool" name="IOAdvisior" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="VERIFYPOWER" library="Tool" name="SmartPower" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="VERIFYTIMING_ST" library="Tool" name="st_analysis_st" state="0" vendor="Actel" version="1.0.0"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="VERIFYTIMING" library="Tool" name="st_analysis" state="0" vendor="Actel" version="1.0.12"><configuration><spirit:hwParameter spirit:name="CONSTRAINTS_COVERAGE">true</spirit:hwParameter><spirit:hwParameter spirit:name="FORMAT">XML</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_FAST_HV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_SLOW_LV_HT">true</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_VIOLATIONS_FAST_HV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_VIOLATIONS_SLOW_LV_HT">true</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_FAST_HV_LT">true</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_SLOW_LV_HT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_VIOLATIONS_FAST_HV_LT">true</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_VIOLATIONS_SLOW_LV_HT">false</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITFLOORPLAN_POSTCOMPILE" library="Tool" name="mvn_fp" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITTIMING_POSTCOMPILE" library="Tool" name="st_constraints" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITCP_POSTCOMPILE" library="Tool" name="ChipPlanner" state="0" vendor="Actel" version="1.0.102"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITIO_POSTCOMPILE" library="Tool" name="mvn_io" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool></toolSetting>