/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* SW */
#define SW__0__INTTYPE CYREG_PICU0_INTTYPE5
#define SW__0__MASK 0x20u
#define SW__0__PC CYREG_PRT0_PC5
#define SW__0__PORT 0u
#define SW__0__SHIFT 5u
#define SW__AG CYREG_PRT0_AG
#define SW__AMUX CYREG_PRT0_AMUX
#define SW__BIE CYREG_PRT0_BIE
#define SW__BIT_MASK CYREG_PRT0_BIT_MASK
#define SW__BYP CYREG_PRT0_BYP
#define SW__CTL CYREG_PRT0_CTL
#define SW__DM0 CYREG_PRT0_DM0
#define SW__DM1 CYREG_PRT0_DM1
#define SW__DM2 CYREG_PRT0_DM2
#define SW__DR CYREG_PRT0_DR
#define SW__INP_DIS CYREG_PRT0_INP_DIS
#define SW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SW__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SW__LCD_EN CYREG_PRT0_LCD_EN
#define SW__MASK 0x20u
#define SW__PORT 0u
#define SW__PRT CYREG_PRT0_PRT
#define SW__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SW__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SW__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SW__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SW__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SW__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SW__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SW__PS CYREG_PRT0_PS
#define SW__SHIFT 5u
#define SW__SLW CYREG_PRT0_SLW
#define SW_buzz__0__INTTYPE CYREG_PICU0_INTTYPE7
#define SW_buzz__0__MASK 0x80u
#define SW_buzz__0__PC CYREG_PRT0_PC7
#define SW_buzz__0__PORT 0u
#define SW_buzz__0__SHIFT 7u
#define SW_buzz__AG CYREG_PRT0_AG
#define SW_buzz__AMUX CYREG_PRT0_AMUX
#define SW_buzz__BIE CYREG_PRT0_BIE
#define SW_buzz__BIT_MASK CYREG_PRT0_BIT_MASK
#define SW_buzz__BYP CYREG_PRT0_BYP
#define SW_buzz__CTL CYREG_PRT0_CTL
#define SW_buzz__DM0 CYREG_PRT0_DM0
#define SW_buzz__DM1 CYREG_PRT0_DM1
#define SW_buzz__DM2 CYREG_PRT0_DM2
#define SW_buzz__DR CYREG_PRT0_DR
#define SW_buzz__INP_DIS CYREG_PRT0_INP_DIS
#define SW_buzz__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SW_buzz__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SW_buzz__LCD_EN CYREG_PRT0_LCD_EN
#define SW_buzz__MASK 0x80u
#define SW_buzz__PORT 0u
#define SW_buzz__PRT CYREG_PRT0_PRT
#define SW_buzz__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SW_buzz__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SW_buzz__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SW_buzz__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SW_buzz__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SW_buzz__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SW_buzz__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SW_buzz__PS CYREG_PRT0_PS
#define SW_buzz__SHIFT 7u
#define SW_buzz__SLW CYREG_PRT0_SLW
#define SW_vel__0__INTTYPE CYREG_PICU0_INTTYPE6
#define SW_vel__0__MASK 0x40u
#define SW_vel__0__PC CYREG_PRT0_PC6
#define SW_vel__0__PORT 0u
#define SW_vel__0__SHIFT 6u
#define SW_vel__AG CYREG_PRT0_AG
#define SW_vel__AMUX CYREG_PRT0_AMUX
#define SW_vel__BIE CYREG_PRT0_BIE
#define SW_vel__BIT_MASK CYREG_PRT0_BIT_MASK
#define SW_vel__BYP CYREG_PRT0_BYP
#define SW_vel__CTL CYREG_PRT0_CTL
#define SW_vel__DM0 CYREG_PRT0_DM0
#define SW_vel__DM1 CYREG_PRT0_DM1
#define SW_vel__DM2 CYREG_PRT0_DM2
#define SW_vel__DR CYREG_PRT0_DR
#define SW_vel__INP_DIS CYREG_PRT0_INP_DIS
#define SW_vel__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SW_vel__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SW_vel__LCD_EN CYREG_PRT0_LCD_EN
#define SW_vel__MASK 0x40u
#define SW_vel__PORT 0u
#define SW_vel__PRT CYREG_PRT0_PRT
#define SW_vel__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SW_vel__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SW_vel__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SW_vel__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SW_vel__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SW_vel__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SW_vel__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SW_vel__PS CYREG_PRT0_PS
#define SW_vel__SHIFT 6u
#define SW_vel__SLW CYREG_PRT0_SLW

/* Com */
#define Com__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Com__0__MASK 0x01u
#define Com__0__PC CYREG_PRT3_PC0
#define Com__0__PORT 3u
#define Com__0__SHIFT 0u
#define Com__1__INTTYPE CYREG_PICU3_INTTYPE1
#define Com__1__MASK 0x02u
#define Com__1__PC CYREG_PRT3_PC1
#define Com__1__PORT 3u
#define Com__1__SHIFT 1u
#define Com__2__INTTYPE CYREG_PICU3_INTTYPE2
#define Com__2__MASK 0x04u
#define Com__2__PC CYREG_PRT3_PC2
#define Com__2__PORT 3u
#define Com__2__SHIFT 2u
#define Com__3__INTTYPE CYREG_PICU3_INTTYPE3
#define Com__3__MASK 0x08u
#define Com__3__PC CYREG_PRT3_PC3
#define Com__3__PORT 3u
#define Com__3__SHIFT 3u
#define Com__AG CYREG_PRT3_AG
#define Com__AMUX CYREG_PRT3_AMUX
#define Com__BIE CYREG_PRT3_BIE
#define Com__BIT_MASK CYREG_PRT3_BIT_MASK
#define Com__BYP CYREG_PRT3_BYP
#define Com__CTL CYREG_PRT3_CTL
#define Com__DM0 CYREG_PRT3_DM0
#define Com__DM1 CYREG_PRT3_DM1
#define Com__DM2 CYREG_PRT3_DM2
#define Com__DR CYREG_PRT3_DR
#define Com__INP_DIS CYREG_PRT3_INP_DIS
#define Com__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Com__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Com__LCD_EN CYREG_PRT3_LCD_EN
#define Com__MASK 0x0Fu
#define Com__PORT 3u
#define Com__PRT CYREG_PRT3_PRT
#define Com__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Com__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Com__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Com__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Com__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Com__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Com__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Com__PS CYREG_PRT3_PS
#define Com__SHIFT 0u
#define Com__SLW CYREG_PRT3_SLW

/* Seg */
#define Seg__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Seg__0__MASK 0x01u
#define Seg__0__PC CYREG_PRT2_PC0
#define Seg__0__PORT 2u
#define Seg__0__SHIFT 0u
#define Seg__1__INTTYPE CYREG_PICU2_INTTYPE1
#define Seg__1__MASK 0x02u
#define Seg__1__PC CYREG_PRT2_PC1
#define Seg__1__PORT 2u
#define Seg__1__SHIFT 1u
#define Seg__2__INTTYPE CYREG_PICU2_INTTYPE2
#define Seg__2__MASK 0x04u
#define Seg__2__PC CYREG_PRT2_PC2
#define Seg__2__PORT 2u
#define Seg__2__SHIFT 2u
#define Seg__3__INTTYPE CYREG_PICU2_INTTYPE3
#define Seg__3__MASK 0x08u
#define Seg__3__PC CYREG_PRT2_PC3
#define Seg__3__PORT 2u
#define Seg__3__SHIFT 3u
#define Seg__4__INTTYPE CYREG_PICU2_INTTYPE4
#define Seg__4__MASK 0x10u
#define Seg__4__PC CYREG_PRT2_PC4
#define Seg__4__PORT 2u
#define Seg__4__SHIFT 4u
#define Seg__5__INTTYPE CYREG_PICU2_INTTYPE5
#define Seg__5__MASK 0x20u
#define Seg__5__PC CYREG_PRT2_PC5
#define Seg__5__PORT 2u
#define Seg__5__SHIFT 5u
#define Seg__6__INTTYPE CYREG_PICU2_INTTYPE6
#define Seg__6__MASK 0x40u
#define Seg__6__PC CYREG_PRT2_PC6
#define Seg__6__PORT 2u
#define Seg__6__SHIFT 6u
#define Seg__AG CYREG_PRT2_AG
#define Seg__AMUX CYREG_PRT2_AMUX
#define Seg__BIE CYREG_PRT2_BIE
#define Seg__BIT_MASK CYREG_PRT2_BIT_MASK
#define Seg__BYP CYREG_PRT2_BYP
#define Seg__CTL CYREG_PRT2_CTL
#define Seg__DM0 CYREG_PRT2_DM0
#define Seg__DM1 CYREG_PRT2_DM1
#define Seg__DM2 CYREG_PRT2_DM2
#define Seg__DR CYREG_PRT2_DR
#define Seg__INP_DIS CYREG_PRT2_INP_DIS
#define Seg__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Seg__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Seg__LCD_EN CYREG_PRT2_LCD_EN
#define Seg__MASK 0x7Fu
#define Seg__PORT 2u
#define Seg__PRT CYREG_PRT2_PRT
#define Seg__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Seg__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Seg__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Seg__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Seg__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Seg__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Seg__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Seg__PS CYREG_PRT2_PS
#define Seg__SHIFT 0u
#define Seg__SLW CYREG_PRT2_SLW

/* DosP */
#define DosP__0__INTTYPE CYREG_PICU0_INTTYPE3
#define DosP__0__MASK 0x08u
#define DosP__0__PC CYREG_PRT0_PC3
#define DosP__0__PORT 0u
#define DosP__0__SHIFT 3u
#define DosP__AG CYREG_PRT0_AG
#define DosP__AMUX CYREG_PRT0_AMUX
#define DosP__BIE CYREG_PRT0_BIE
#define DosP__BIT_MASK CYREG_PRT0_BIT_MASK
#define DosP__BYP CYREG_PRT0_BYP
#define DosP__CTL CYREG_PRT0_CTL
#define DosP__DM0 CYREG_PRT0_DM0
#define DosP__DM1 CYREG_PRT0_DM1
#define DosP__DM2 CYREG_PRT0_DM2
#define DosP__DR CYREG_PRT0_DR
#define DosP__INP_DIS CYREG_PRT0_INP_DIS
#define DosP__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define DosP__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define DosP__LCD_EN CYREG_PRT0_LCD_EN
#define DosP__MASK 0x08u
#define DosP__PORT 0u
#define DosP__PRT CYREG_PRT0_PRT
#define DosP__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define DosP__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define DosP__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define DosP__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define DosP__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define DosP__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define DosP__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define DosP__PS CYREG_PRT0_PS
#define DosP__SHIFT 3u
#define DosP__SLW CYREG_PRT0_SLW

/* LEDS */
#define LEDS__0__INTTYPE CYREG_PICU1_INTTYPE7
#define LEDS__0__MASK 0x80u
#define LEDS__0__PC CYREG_PRT1_PC7
#define LEDS__0__PORT 1u
#define LEDS__0__SHIFT 7u
#define LEDS__AG CYREG_PRT1_AG
#define LEDS__AMUX CYREG_PRT1_AMUX
#define LEDS__BIE CYREG_PRT1_BIE
#define LEDS__BIT_MASK CYREG_PRT1_BIT_MASK
#define LEDS__BYP CYREG_PRT1_BYP
#define LEDS__CTL CYREG_PRT1_CTL
#define LEDS__DM0 CYREG_PRT1_DM0
#define LEDS__DM1 CYREG_PRT1_DM1
#define LEDS__DM2 CYREG_PRT1_DM2
#define LEDS__DR CYREG_PRT1_DR
#define LEDS__INP_DIS CYREG_PRT1_INP_DIS
#define LEDS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define LEDS__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LEDS__LCD_EN CYREG_PRT1_LCD_EN
#define LEDS__MASK 0x80u
#define LEDS__PORT 1u
#define LEDS__PRT CYREG_PRT1_PRT
#define LEDS__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LEDS__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LEDS__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LEDS__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LEDS__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LEDS__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LEDS__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LEDS__PS CYREG_PRT1_PS
#define LEDS__SHIFT 7u
#define LEDS__SLW CYREG_PRT1_SLW

/* Timer */
#define Timer__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Timer__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Timer__INTC_MASK 0x02u
#define Timer__INTC_NUMBER 1u
#define Timer__INTC_PRIOR_NUM 7u
#define Timer__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define Timer__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Timer__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Button */
#define Button__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Button__0__MASK 0x04u
#define Button__0__PC CYREG_PRT0_PC2
#define Button__0__PORT 0u
#define Button__0__SHIFT 2u
#define Button__AG CYREG_PRT0_AG
#define Button__AMUX CYREG_PRT0_AMUX
#define Button__BIE CYREG_PRT0_BIE
#define Button__BIT_MASK CYREG_PRT0_BIT_MASK
#define Button__BYP CYREG_PRT0_BYP
#define Button__CTL CYREG_PRT0_CTL
#define Button__DM0 CYREG_PRT0_DM0
#define Button__DM1 CYREG_PRT0_DM1
#define Button__DM2 CYREG_PRT0_DM2
#define Button__DR CYREG_PRT0_DR
#define Button__INP_DIS CYREG_PRT0_INP_DIS
#define Button__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Button__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Button__LCD_EN CYREG_PRT0_LCD_EN
#define Button__MASK 0x04u
#define Button__PORT 0u
#define Button__PRT CYREG_PRT0_PRT
#define Button__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Button__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Button__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Button__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Button__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Button__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Button__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Button__PS CYREG_PRT0_PS
#define Button__SHIFT 2u
#define Button__SLW CYREG_PRT0_SLW

/* Buzzer */
#define Buzzer__0__INTTYPE CYREG_PICU2_INTTYPE7
#define Buzzer__0__MASK 0x80u
#define Buzzer__0__PC CYREG_PRT2_PC7
#define Buzzer__0__PORT 2u
#define Buzzer__0__SHIFT 7u
#define Buzzer__AG CYREG_PRT2_AG
#define Buzzer__AMUX CYREG_PRT2_AMUX
#define Buzzer__BIE CYREG_PRT2_BIE
#define Buzzer__BIT_MASK CYREG_PRT2_BIT_MASK
#define Buzzer__BYP CYREG_PRT2_BYP
#define Buzzer__CTL CYREG_PRT2_CTL
#define Buzzer__DM0 CYREG_PRT2_DM0
#define Buzzer__DM1 CYREG_PRT2_DM1
#define Buzzer__DM2 CYREG_PRT2_DM2
#define Buzzer__DR CYREG_PRT2_DR
#define Buzzer__INP_DIS CYREG_PRT2_INP_DIS
#define Buzzer__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Buzzer__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Buzzer__LCD_EN CYREG_PRT2_LCD_EN
#define Buzzer__MASK 0x80u
#define Buzzer__PORT 2u
#define Buzzer__PRT CYREG_PRT2_PRT
#define Buzzer__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Buzzer__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Buzzer__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Buzzer__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Buzzer__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Buzzer__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Buzzer__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Buzzer__PS CYREG_PRT2_PS
#define Buzzer__SHIFT 7u
#define Buzzer__SLW CYREG_PRT2_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x02u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x04u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x04u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x00u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x01u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x01u

/* Contador */
#define Contador_CounterHW__CAP0 CYREG_TMR0_CAP0
#define Contador_CounterHW__CAP1 CYREG_TMR0_CAP1
#define Contador_CounterHW__CFG0 CYREG_TMR0_CFG0
#define Contador_CounterHW__CFG1 CYREG_TMR0_CFG1
#define Contador_CounterHW__CFG2 CYREG_TMR0_CFG2
#define Contador_CounterHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Contador_CounterHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Contador_CounterHW__PER0 CYREG_TMR0_PER0
#define Contador_CounterHW__PER1 CYREG_TMR0_PER1
#define Contador_CounterHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Contador_CounterHW__PM_ACT_MSK 0x01u
#define Contador_CounterHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Contador_CounterHW__PM_STBY_MSK 0x01u
#define Contador_CounterHW__RT0 CYREG_TMR0_RT0
#define Contador_CounterHW__RT1 CYREG_TMR0_RT1
#define Contador_CounterHW__SR0 CYREG_TMR0_SR0

/* Segments */
#define Segments_bLED_PWM_CtlReg__0__MASK 0x01u
#define Segments_bLED_PWM_CtlReg__0__POS 0
#define Segments_bLED_PWM_CtlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Segments_bLED_PWM_CtlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Segments_bLED_PWM_CtlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Segments_bLED_PWM_CtlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Segments_bLED_PWM_CtlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Segments_bLED_PWM_CtlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define Segments_bLED_PWM_CtlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Segments_bLED_PWM_CtlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define Segments_bLED_PWM_CtlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Segments_bLED_PWM_CtlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Segments_bLED_PWM_CtlReg__CONTROL_REG CYREG_B1_UDB04_CTL
#define Segments_bLED_PWM_CtlReg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define Segments_bLED_PWM_CtlReg__COUNT_REG CYREG_B1_UDB04_CTL
#define Segments_bLED_PWM_CtlReg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define Segments_bLED_PWM_CtlReg__MASK 0x01u
#define Segments_bLED_PWM_CtlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Segments_bLED_PWM_CtlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Segments_bLED_PWM_CtlReg__PERIOD_REG CYREG_B1_UDB04_MSK
#define Segments_bLED_PWM_PwmDP_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Segments_bLED_PWM_PwmDP_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Segments_bLED_PWM_PwmDP_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Segments_bLED_PWM_PwmDP_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Segments_bLED_PWM_PwmDP_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Segments_bLED_PWM_PwmDP_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Segments_bLED_PWM_PwmDP_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Segments_bLED_PWM_PwmDP_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Segments_bLED_PWM_PwmDP_u0__A0_REG CYREG_B1_UDB04_A0
#define Segments_bLED_PWM_PwmDP_u0__A1_REG CYREG_B1_UDB04_A1
#define Segments_bLED_PWM_PwmDP_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Segments_bLED_PWM_PwmDP_u0__D0_REG CYREG_B1_UDB04_D0
#define Segments_bLED_PWM_PwmDP_u0__D1_REG CYREG_B1_UDB04_D1
#define Segments_bLED_PWM_PwmDP_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Segments_bLED_PWM_PwmDP_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Segments_bLED_PWM_PwmDP_u0__F0_REG CYREG_B1_UDB04_F0
#define Segments_bLED_PWM_PwmDP_u0__F1_REG CYREG_B1_UDB04_F1
#define Segments_bLED_PWM_PwmDP_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Segments_bLED_PWM_PwmDP_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Segments_ClkInternal__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Segments_ClkInternal__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Segments_ClkInternal__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Segments_ClkInternal__CFG2_SRC_SEL_MASK 0x07u
#define Segments_ClkInternal__INDEX 0x01u
#define Segments_ClkInternal__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Segments_ClkInternal__PM_ACT_MSK 0x02u
#define Segments_ClkInternal__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Segments_ClkInternal__PM_STBY_MSK 0x02u
#define Segments_Com_Driver_Sync_ctrl_reg__0__MASK 0x01u
#define Segments_Com_Driver_Sync_ctrl_reg__0__POS 0
#define Segments_Com_Driver_Sync_ctrl_reg__1__MASK 0x02u
#define Segments_Com_Driver_Sync_ctrl_reg__1__POS 1
#define Segments_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Segments_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Segments_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Segments_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Segments_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Segments_Com_Driver_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define Segments_Com_Driver_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Segments_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define Segments_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Segments_Com_Driver_Sync_ctrl_reg__2__MASK 0x04u
#define Segments_Com_Driver_Sync_ctrl_reg__2__POS 2
#define Segments_Com_Driver_Sync_ctrl_reg__3__MASK 0x08u
#define Segments_Com_Driver_Sync_ctrl_reg__3__POS 3
#define Segments_Com_Driver_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Segments_Com_Driver_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB05_CTL
#define Segments_Com_Driver_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define Segments_Com_Driver_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB05_CTL
#define Segments_Com_Driver_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define Segments_Com_Driver_Sync_ctrl_reg__MASK 0x0Fu
#define Segments_Com_Driver_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Segments_Com_Driver_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Segments_Com_Driver_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB05_MSK
#define Segments_DMA_BC__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define Segments_DMA_BC__DRQ_NUMBER 0u
#define Segments_DMA_BC__NUMBEROF_TDS 0u
#define Segments_DMA_BC__PRIORITY 2u
#define Segments_DMA_BC__TERMIN_EN 0u
#define Segments_DMA_BC__TERMIN_SEL 0u
#define Segments_DMA_BC__TERMOUT0_EN 0u
#define Segments_DMA_BC__TERMOUT0_SEL 0u
#define Segments_DMA_BC__TERMOUT1_EN 0u
#define Segments_DMA_BC__TERMOUT1_SEL 0u
#define Segments_DMA_Com__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define Segments_DMA_Com__DRQ_NUMBER 1u
#define Segments_DMA_Com__NUMBEROF_TDS 0u
#define Segments_DMA_Com__PRIORITY 2u
#define Segments_DMA_Com__TERMIN_EN 0u
#define Segments_DMA_Com__TERMIN_SEL 0u
#define Segments_DMA_Com__TERMOUT0_EN 0u
#define Segments_DMA_Com__TERMOUT0_SEL 0u
#define Segments_DMA_Com__TERMOUT1_EN 0u
#define Segments_DMA_Com__TERMOUT1_SEL 0u
#define Segments_DMA_Seg__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define Segments_DMA_Seg__DRQ_NUMBER 2u
#define Segments_DMA_Seg__NUMBEROF_TDS 0u
#define Segments_DMA_Seg__PRIORITY 2u
#define Segments_DMA_Seg__TERMIN_EN 0u
#define Segments_DMA_Seg__TERMIN_SEL 0u
#define Segments_DMA_Seg__TERMOUT0_EN 1u
#define Segments_DMA_Seg__TERMOUT0_SEL 2u
#define Segments_DMA_Seg__TERMOUT1_EN 0u
#define Segments_DMA_Seg__TERMOUT1_SEL 0u
#define Segments_Seg_Driver_L_Sync_ctrl_reg__0__MASK 0x01u
#define Segments_Seg_Driver_L_Sync_ctrl_reg__0__POS 0
#define Segments_Seg_Driver_L_Sync_ctrl_reg__1__MASK 0x02u
#define Segments_Seg_Driver_L_Sync_ctrl_reg__1__POS 1
#define Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Segments_Seg_Driver_L_Sync_ctrl_reg__2__MASK 0x04u
#define Segments_Seg_Driver_L_Sync_ctrl_reg__2__POS 2
#define Segments_Seg_Driver_L_Sync_ctrl_reg__3__MASK 0x08u
#define Segments_Seg_Driver_L_Sync_ctrl_reg__3__POS 3
#define Segments_Seg_Driver_L_Sync_ctrl_reg__4__MASK 0x10u
#define Segments_Seg_Driver_L_Sync_ctrl_reg__4__POS 4
#define Segments_Seg_Driver_L_Sync_ctrl_reg__5__MASK 0x20u
#define Segments_Seg_Driver_L_Sync_ctrl_reg__5__POS 5
#define Segments_Seg_Driver_L_Sync_ctrl_reg__6__MASK 0x40u
#define Segments_Seg_Driver_L_Sync_ctrl_reg__6__POS 6
#define Segments_Seg_Driver_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Segments_Seg_Driver_L_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB10_CTL
#define Segments_Seg_Driver_L_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define Segments_Seg_Driver_L_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB10_CTL
#define Segments_Seg_Driver_L_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define Segments_Seg_Driver_L_Sync_ctrl_reg__MASK 0x7Fu
#define Segments_Seg_Driver_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Segments_Seg_Driver_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Segments_Seg_Driver_L_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB10_MSK

/* Interrupt */
#define Interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Interrupt__INTC_MASK 0x01u
#define Interrupt__INTC_NUMBER 0u
#define Interrupt__INTC_PRIOR_NUM 7u
#define Interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "PRACTICA 5"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E127069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000007u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
