

================================================================
== Vitis HLS Report for 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
================================================================
* Date:           Thu Jan 30 14:34:15 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution7 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    25449|    25449|  0.509 ms|  0.509 ms|  25449|  25449|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop  |    25447|    25447|       123|         25|         25|  1014|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 25, depth = 123


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 123
* Pipeline : 1
  Pipeline-0 : II = 25, D = 123, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 11.0>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [cnn_lenet.cpp:28]   --->   Operation 126 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn_lenet.cpp:28]   --->   Operation 127 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 128 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cnn_lenet.cpp:28]   --->   Operation 129 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%indvar_flatten18 = alloca i32 1"   --->   Operation 130 'alloca' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_load2 = alloca i32 1"   --->   Operation 131 'alloca' 'Layer1_Weights_CPU_load2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer1_Weights_CPU, void @empty_9, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer2_Neurons_CPU, void @empty_8, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Layer1_Neurons_CPU"   --->   Operation 135 'read' 'Layer1_Neurons_CPU_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten18"   --->   Operation 136 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 137 [1/1] (1.58ns)   --->   "%store_ln28 = store i3 0, i3 %i" [cnn_lenet.cpp:28]   --->   Operation 137 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 138 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 138 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln28 = store i4 0, i4 %j" [cnn_lenet.cpp:28]   --->   Operation 139 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 140 [1/1] (1.58ns)   --->   "%store_ln28 = store i4 0, i4 %k" [cnn_lenet.cpp:28]   --->   Operation 140 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 141 [1/1] (1.58ns)   --->   "%br_ln0 = br void %convolutionRow"   --->   Operation 141 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%first_iter_1 = phi i1 1, void %newFuncRoot, i1 %or_ln32, void %convolutionRow.split" [cnn_lenet.cpp:32]   --->   Operation 142 'phi' 'first_iter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %convolutionRow.split"   --->   Operation 143 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [cnn_lenet.cpp:32]   --->   Operation 144 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%indvar_flatten18_load = load i10 %indvar_flatten18" [cnn_lenet.cpp:31]   --->   Operation 145 'load' 'indvar_flatten18_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (1.73ns)   --->   "%icmp_ln31 = icmp_eq  i10 %indvar_flatten18_load, i10 1014" [cnn_lenet.cpp:31]   --->   Operation 147 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (1.73ns)   --->   "%add_ln31 = add i10 %indvar_flatten18_load, i10 1" [cnn_lenet.cpp:31]   --->   Operation 148 'add' 'add_ln31' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc44, void %kernelRow_Loop.preheader.exitStub" [cnn_lenet.cpp:31]   --->   Operation 149 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [cnn_lenet.cpp:33]   --->   Operation 150 'load' 'k_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [cnn_lenet.cpp:28]   --->   Operation 151 'load' 'j_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [cnn_lenet.cpp:31]   --->   Operation 152 'load' 'i_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (1.91ns)   --->   "%icmp_ln32 = icmp_eq  i8 %indvar_flatten_load, i8 169" [cnn_lenet.cpp:32]   --->   Operation 153 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (1.02ns)   --->   "%select_ln28 = select i1 %icmp_ln32, i4 0, i4 %j_load" [cnn_lenet.cpp:28]   --->   Operation 154 'select' 'select_ln28' <Predicate = (!icmp_ln31)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln28_1)   --->   "%or_ln28 = or i1 %icmp_ln32, i1 %first_iter_0" [cnn_lenet.cpp:28]   --->   Operation 155 'or' 'or_ln28' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln28)   --->   "%xor_ln28 = xor i1 %icmp_ln32, i1 1" [cnn_lenet.cpp:28]   --->   Operation 156 'xor' 'xor_ln28' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (1.73ns)   --->   "%icmp_ln33 = icmp_eq  i4 %k_load, i4 13" [cnn_lenet.cpp:33]   --->   Operation 157 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28 = and i1 %icmp_ln33, i1 %xor_ln28" [cnn_lenet.cpp:28]   --->   Operation 158 'and' 'and_ln28' <Predicate = (!icmp_ln31)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (1.65ns)   --->   "%add_ln31_1 = add i3 %i_load, i3 1" [cnn_lenet.cpp:31]   --->   Operation 159 'add' 'add_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.98ns)   --->   "%select_ln31 = select i1 %icmp_ln32, i3 %add_ln31_1, i3 %i_load" [cnn_lenet.cpp:31]   --->   Operation 160 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (1.73ns)   --->   "%add_ln32 = add i4 %select_ln28, i4 1" [cnn_lenet.cpp:32]   --->   Operation 161 'add' 'add_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln28_1 = or i1 %and_ln28, i1 %or_ln28" [cnn_lenet.cpp:28]   --->   Operation 162 'or' 'or_ln28_1' <Predicate = (!icmp_ln31)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_1)   --->   "%or_ln28_2 = or i1 %and_ln28, i1 %icmp_ln32" [cnn_lenet.cpp:28]   --->   Operation 163 'or' 'or_ln28_2' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %or_ln28_2, i4 0, i4 %k_load" [cnn_lenet.cpp:28]   --->   Operation 164 'select' 'select_ln28_1' <Predicate = (!icmp_ln31)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node or_ln32)   --->   "%xor_ln32 = xor i1 %icmp_ln33, i1 1" [cnn_lenet.cpp:32]   --->   Operation 165 'xor' 'xor_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node or_ln32)   --->   "%and_ln32 = and i1 %first_iter_1, i1 %xor_ln32" [cnn_lenet.cpp:32]   --->   Operation 166 'and' 'and_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln32 = or i1 %icmp_ln32, i1 %and_ln32" [cnn_lenet.cpp:32]   --->   Operation 167 'or' 'or_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (1.02ns)   --->   "%select_ln32 = select i1 %and_ln28, i4 %add_ln32, i4 %select_ln28" [cnn_lenet.cpp:32]   --->   Operation 168 'select' 'select_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %or_ln28_1, void %convolutionRow.split, void %new.body.OutputColumn_Loop" [cnn_lenet.cpp:33]   --->   Operation 169 'br' 'br_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %or_ln32, void %convolutionRow.split, void %for.first.iter.OutputColumn_Loop" [cnn_lenet.cpp:32]   --->   Operation 170 'br' 'br_ln32' <Predicate = (!icmp_ln31 & or_ln28_1)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%i_cast8 = zext i3 %select_ln31" [cnn_lenet.cpp:31]   --->   Operation 171 'zext' 'i_cast8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 172 [3/3] (1.05ns) (grouped into DSP with root node add_ln43_1)   --->   "%empty = mul i10 %i_cast8, i10 169" [cnn_lenet.cpp:31]   --->   Operation 172 'mul' 'empty' <Predicate = (!icmp_ln31)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i4 %select_ln32" [cnn_lenet.cpp:32]   --->   Operation 173 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (3.74ns)   --->   "%empty_230 = mul i10 %zext_ln32_1, i10 58" [cnn_lenet.cpp:32]   --->   Operation 174 'mul' 'empty_230' <Predicate = (!icmp_ln31)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (1.73ns)   --->   "%add_ln33 = add i4 %select_ln28_1, i4 1" [cnn_lenet.cpp:33]   --->   Operation 175 'add' 'add_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (1.91ns)   --->   "%add_ln32_1 = add i8 %indvar_flatten_load, i8 1" [cnn_lenet.cpp:32]   --->   Operation 176 'add' 'add_ln32_1' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (1.24ns)   --->   "%select_ln32_1 = select i1 %icmp_ln32, i8 1, i8 %add_ln32_1" [cnn_lenet.cpp:32]   --->   Operation 177 'select' 'select_ln32_1' <Predicate = (!icmp_ln31)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (1.58ns)   --->   "%store_ln31 = store i10 %add_ln31, i10 %indvar_flatten18" [cnn_lenet.cpp:31]   --->   Operation 178 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_1 : Operation 179 [1/1] (1.58ns)   --->   "%store_ln28 = store i3 %select_ln31, i3 %i" [cnn_lenet.cpp:28]   --->   Operation 179 'store' 'store_ln28' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_1 : Operation 180 [1/1] (1.58ns)   --->   "%store_ln32 = store i8 %select_ln32_1, i8 %indvar_flatten" [cnn_lenet.cpp:32]   --->   Operation 180 'store' 'store_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_1 : Operation 181 [1/1] (1.58ns)   --->   "%store_ln28 = store i4 %select_ln32, i4 %j" [cnn_lenet.cpp:28]   --->   Operation 181 'store' 'store_ln28' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_1 : Operation 182 [1/1] (1.58ns)   --->   "%store_ln28 = store i4 %add_ln33, i4 %k" [cnn_lenet.cpp:28]   --->   Operation 182 'store' 'store_ln28' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln33 = br void %convolutionRow" [cnn_lenet.cpp:33]   --->   Operation 183 'br' 'br_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.03>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_str"   --->   Operation 184 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1014, i64 1014, i64 1014"   --->   Operation 185 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i3 %select_ln31" [cnn_lenet.cpp:31]   --->   Operation 186 'zext' 'zext_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (3.78ns)   --->   "%empty_247 = mul i8 %zext_ln31, i8 26" [cnn_lenet.cpp:31]   --->   Operation 187 'mul' 'empty_247' <Predicate = (!icmp_ln31)> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%p_cast46 = zext i8 %empty_247" [cnn_lenet.cpp:31]   --->   Operation 188 'zext' 'p_cast46' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast46" [cnn_lenet.cpp:31]   --->   Operation 189 'getelementptr' 'Layer1_Weights_CPU_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 190 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load = load i8 %Layer1_Weights_CPU_addr" [cnn_lenet.cpp:31]   --->   Operation 190 'load' 'Layer1_Weights_CPU_load' <Predicate = (!icmp_ln31 & or_ln28_1 & or_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_2 : Operation 191 [2/3] (1.05ns) (grouped into DSP with root node add_ln43_1)   --->   "%empty = mul i10 %i_cast8, i10 169" [cnn_lenet.cpp:31]   --->   Operation 191 'mul' 'empty' <Predicate = (!icmp_ln31)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%empty_206 = or i8 %empty_247, i8 1" [cnn_lenet.cpp:31]   --->   Operation 192 'or' 'empty_206' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%p_cast48 = zext i8 %empty_206" [cnn_lenet.cpp:31]   --->   Operation 193 'zext' 'p_cast48' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_1 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast48" [cnn_lenet.cpp:39]   --->   Operation 194 'getelementptr' 'Layer1_Weights_CPU_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i4 %select_ln32" [cnn_lenet.cpp:32]   --->   Operation 195 'zext' 'zext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 196 [3/3] (1.05ns) (grouped into DSP with root node add_ln43)   --->   "%empty_231 = mul i8 %zext_ln32, i8 13" [cnn_lenet.cpp:32]   --->   Operation 196 'mul' 'empty_231' <Predicate = (!icmp_ln31)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln28_1, i1 0" [cnn_lenet.cpp:28]   --->   Operation 197 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%p_cast23 = zext i5 %tmp_4" [cnn_lenet.cpp:28]   --->   Operation 198 'zext' 'p_cast23' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (1.73ns)   --->   "%empty_240 = add i10 %p_cast23, i10 %empty_230" [cnn_lenet.cpp:28]   --->   Operation 199 'add' 'empty_240' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_240, i2 0" [cnn_lenet.cpp:28]   --->   Operation 200 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%p_cast228 = zext i12 %tmp_9" [cnn_lenet.cpp:28]   --->   Operation 201 'zext' 'p_cast228' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (3.52ns)   --->   "%empty_241 = add i64 %p_cast228, i64 %Layer1_Neurons_CPU_read" [cnn_lenet.cpp:28]   --->   Operation 202 'add' 'empty_241' <Predicate = (!icmp_ln31)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_1 = load i8 %Layer1_Weights_CPU_addr_1" [cnn_lenet.cpp:39]   --->   Operation 203 'load' 'Layer1_Weights_CPU_load_1' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_241, i32 2, i32 63" [cnn_lenet.cpp:40]   --->   Operation 204 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i62 %trunc_ln1" [cnn_lenet.cpp:40]   --->   Operation 205 'sext' 'sext_ln40' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln40" [cnn_lenet.cpp:40]   --->   Operation 206 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 207 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load = load i8 %Layer1_Weights_CPU_addr" [cnn_lenet.cpp:31]   --->   Operation 207 'load' 'Layer1_Weights_CPU_load' <Predicate = (!icmp_ln31 & or_ln28_1 & or_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%store_ln31 = store i32 %Layer1_Weights_CPU_load, i32 %Layer1_Weights_CPU_load2" [cnn_lenet.cpp:31]   --->   Operation 208 'store' 'store_ln31' <Predicate = (!icmp_ln31 & or_ln28_1 & or_ln32)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln32 = br void %convolutionRow.split" [cnn_lenet.cpp:32]   --->   Operation 209 'br' 'br_ln32' <Predicate = (!icmp_ln31 & or_ln28_1 & or_ln32)> <Delay = 0.00>
ST_3 : Operation 210 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_1)   --->   "%empty = mul i10 %i_cast8, i10 169" [cnn_lenet.cpp:31]   --->   Operation 210 'mul' 'empty' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 211 [1/1] (1.91ns)   --->   "%empty_207 = add i8 %empty_247, i8 2" [cnn_lenet.cpp:31]   --->   Operation 211 'add' 'empty_207' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%p_cast49 = zext i8 %empty_207" [cnn_lenet.cpp:31]   --->   Operation 212 'zext' 'p_cast49' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (1.91ns)   --->   "%empty_208 = add i8 %empty_247, i8 3" [cnn_lenet.cpp:31]   --->   Operation 213 'add' 'empty_208' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%p_cast50 = zext i8 %empty_208" [cnn_lenet.cpp:31]   --->   Operation 214 'zext' 'p_cast50' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_2 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast49" [cnn_lenet.cpp:39]   --->   Operation 215 'getelementptr' 'Layer1_Weights_CPU_addr_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_3 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast50" [cnn_lenet.cpp:39]   --->   Operation 216 'getelementptr' 'Layer1_Weights_CPU_addr_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 217 [2/3] (1.05ns) (grouped into DSP with root node add_ln43)   --->   "%empty_231 = mul i8 %zext_ln32, i8 13" [cnn_lenet.cpp:32]   --->   Operation 217 'mul' 'empty_231' <Predicate = (!icmp_ln31)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i4 %select_ln28_1" [cnn_lenet.cpp:33]   --->   Operation 218 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 219 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_1 = load i8 %Layer1_Weights_CPU_addr_1" [cnn_lenet.cpp:39]   --->   Operation 219 'load' 'Layer1_Weights_CPU_load_1' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_3 : Operation 220 [8/8] (14.6ns)   --->   "%empty_242 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5" [cnn_lenet.cpp:40]   --->   Operation 220 'readreq' 'empty_242' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 221 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_2 = load i8 %Layer1_Weights_CPU_addr_2" [cnn_lenet.cpp:39]   --->   Operation 221 'load' 'Layer1_Weights_CPU_load_2' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_3 : Operation 222 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_3 = load i8 %Layer1_Weights_CPU_addr_3" [cnn_lenet.cpp:39]   --->   Operation 222 'load' 'Layer1_Weights_CPU_load_3' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_3 : Operation 223 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln43_1 = add i10 %empty, i10 %zext_ln33_1" [cnn_lenet.cpp:43]   --->   Operation 223 'add' 'add_ln43_1' <Predicate = (!icmp_ln31)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 224 [1/1] (1.91ns)   --->   "%empty_209 = add i8 %empty_247, i8 4" [cnn_lenet.cpp:31]   --->   Operation 224 'add' 'empty_209' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%p_cast51 = zext i8 %empty_209" [cnn_lenet.cpp:31]   --->   Operation 225 'zext' 'p_cast51' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (1.91ns)   --->   "%empty_210 = add i8 %empty_247, i8 5" [cnn_lenet.cpp:31]   --->   Operation 226 'add' 'empty_210' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%p_cast52 = zext i8 %empty_210" [cnn_lenet.cpp:31]   --->   Operation 227 'zext' 'p_cast52' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_4 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast51" [cnn_lenet.cpp:39]   --->   Operation 228 'getelementptr' 'Layer1_Weights_CPU_addr_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_5 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast52" [cnn_lenet.cpp:39]   --->   Operation 229 'getelementptr' 'Layer1_Weights_CPU_addr_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 230 [1/3] (0.00ns) (grouped into DSP with root node add_ln43)   --->   "%empty_231 = mul i8 %zext_ln32, i8 13" [cnn_lenet.cpp:32]   --->   Operation 230 'mul' 'empty_231' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 231 [1/1] (0.00ns) (grouped into DSP with root node add_ln43)   --->   "%zext_ln33 = zext i8 %empty_231" [cnn_lenet.cpp:33]   --->   Operation 231 'zext' 'zext_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 232 [7/8] (14.6ns)   --->   "%empty_242 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5" [cnn_lenet.cpp:40]   --->   Operation 232 'readreq' 'empty_242' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 233 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_2 = load i8 %Layer1_Weights_CPU_addr_2" [cnn_lenet.cpp:39]   --->   Operation 233 'load' 'Layer1_Weights_CPU_load_2' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_4 : Operation 234 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_3 = load i8 %Layer1_Weights_CPU_addr_3" [cnn_lenet.cpp:39]   --->   Operation 234 'load' 'Layer1_Weights_CPU_load_3' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_4 : Operation 235 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_4 = load i8 %Layer1_Weights_CPU_addr_4" [cnn_lenet.cpp:39]   --->   Operation 235 'load' 'Layer1_Weights_CPU_load_4' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_4 : Operation 236 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_5 = load i8 %Layer1_Weights_CPU_addr_5" [cnn_lenet.cpp:39]   --->   Operation 236 'load' 'Layer1_Weights_CPU_load_5' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_4 : Operation 237 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln43_1 = add i10 %empty, i10 %zext_ln33_1" [cnn_lenet.cpp:43]   --->   Operation 237 'add' 'add_ln43_1' <Predicate = (!icmp_ln31)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 238 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln43 = add i10 %add_ln43_1, i10 %zext_ln33" [cnn_lenet.cpp:43]   --->   Operation 238 'add' 'add_ln43' <Predicate = (!icmp_ln31)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 239 [1/1] (1.91ns)   --->   "%empty_211 = add i8 %empty_247, i8 6" [cnn_lenet.cpp:31]   --->   Operation 239 'add' 'empty_211' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%p_cast53 = zext i8 %empty_211" [cnn_lenet.cpp:31]   --->   Operation 240 'zext' 'p_cast53' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (1.91ns)   --->   "%empty_212 = add i8 %empty_247, i8 7" [cnn_lenet.cpp:31]   --->   Operation 241 'add' 'empty_212' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%p_cast54 = zext i8 %empty_212" [cnn_lenet.cpp:31]   --->   Operation 242 'zext' 'p_cast54' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_6 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast53" [cnn_lenet.cpp:39]   --->   Operation 243 'getelementptr' 'Layer1_Weights_CPU_addr_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_7 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast54" [cnn_lenet.cpp:39]   --->   Operation 244 'getelementptr' 'Layer1_Weights_CPU_addr_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 245 [6/8] (14.6ns)   --->   "%empty_242 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5" [cnn_lenet.cpp:40]   --->   Operation 245 'readreq' 'empty_242' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 246 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_4 = load i8 %Layer1_Weights_CPU_addr_4" [cnn_lenet.cpp:39]   --->   Operation 246 'load' 'Layer1_Weights_CPU_load_4' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_5 : Operation 247 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_5 = load i8 %Layer1_Weights_CPU_addr_5" [cnn_lenet.cpp:39]   --->   Operation 247 'load' 'Layer1_Weights_CPU_load_5' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_5 : Operation 248 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_6 = load i8 %Layer1_Weights_CPU_addr_6" [cnn_lenet.cpp:39]   --->   Operation 248 'load' 'Layer1_Weights_CPU_load_6' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_5 : Operation 249 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_7 = load i8 %Layer1_Weights_CPU_addr_7" [cnn_lenet.cpp:39]   --->   Operation 249 'load' 'Layer1_Weights_CPU_load_7' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_5 : Operation 250 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln43 = add i10 %add_ln43_1, i10 %zext_ln33" [cnn_lenet.cpp:43]   --->   Operation 250 'add' 'add_ln43' <Predicate = (!icmp_ln31)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 251 [1/1] (1.91ns)   --->   "%empty_213 = add i8 %empty_247, i8 8" [cnn_lenet.cpp:31]   --->   Operation 251 'add' 'empty_213' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%p_cast55 = zext i8 %empty_213" [cnn_lenet.cpp:31]   --->   Operation 252 'zext' 'p_cast55' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (1.91ns)   --->   "%empty_214 = add i8 %empty_247, i8 9" [cnn_lenet.cpp:31]   --->   Operation 253 'add' 'empty_214' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%p_cast56 = zext i8 %empty_214" [cnn_lenet.cpp:31]   --->   Operation 254 'zext' 'p_cast56' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_8 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast55" [cnn_lenet.cpp:39]   --->   Operation 255 'getelementptr' 'Layer1_Weights_CPU_addr_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_9 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast56" [cnn_lenet.cpp:39]   --->   Operation 256 'getelementptr' 'Layer1_Weights_CPU_addr_9' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 257 [5/8] (14.6ns)   --->   "%empty_242 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5" [cnn_lenet.cpp:40]   --->   Operation 257 'readreq' 'empty_242' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 258 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_6 = load i8 %Layer1_Weights_CPU_addr_6" [cnn_lenet.cpp:39]   --->   Operation 258 'load' 'Layer1_Weights_CPU_load_6' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_6 : Operation 259 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_7 = load i8 %Layer1_Weights_CPU_addr_7" [cnn_lenet.cpp:39]   --->   Operation 259 'load' 'Layer1_Weights_CPU_load_7' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_6 : Operation 260 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_8 = load i8 %Layer1_Weights_CPU_addr_8" [cnn_lenet.cpp:39]   --->   Operation 260 'load' 'Layer1_Weights_CPU_load_8' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_6 : Operation 261 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_9 = load i8 %Layer1_Weights_CPU_addr_9" [cnn_lenet.cpp:39]   --->   Operation 261 'load' 'Layer1_Weights_CPU_load_9' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 262 [1/1] (1.91ns)   --->   "%empty_215 = add i8 %empty_247, i8 10" [cnn_lenet.cpp:31]   --->   Operation 262 'add' 'empty_215' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%p_cast57 = zext i8 %empty_215" [cnn_lenet.cpp:31]   --->   Operation 263 'zext' 'p_cast57' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (1.91ns)   --->   "%empty_216 = add i8 %empty_247, i8 11" [cnn_lenet.cpp:31]   --->   Operation 264 'add' 'empty_216' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%p_cast58 = zext i8 %empty_216" [cnn_lenet.cpp:31]   --->   Operation 265 'zext' 'p_cast58' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_10 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast57" [cnn_lenet.cpp:39]   --->   Operation 266 'getelementptr' 'Layer1_Weights_CPU_addr_10' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_11 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast58" [cnn_lenet.cpp:39]   --->   Operation 267 'getelementptr' 'Layer1_Weights_CPU_addr_11' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%p_cast21 = zext i5 %tmp_4" [cnn_lenet.cpp:28]   --->   Operation 268 'zext' 'p_cast21' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (1.82ns)   --->   "%tmp4 = add i6 %p_cast21, i6 29" [cnn_lenet.cpp:28]   --->   Operation 269 'add' 'tmp4' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i6 %tmp4" [cnn_lenet.cpp:28]   --->   Operation 270 'zext' 'tmp4_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 271 [1/1] (1.73ns)   --->   "%empty_238 = add i10 %tmp4_cast, i10 %empty_230" [cnn_lenet.cpp:28]   --->   Operation 271 'add' 'empty_238' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_238, i2 0" [cnn_lenet.cpp:28]   --->   Operation 272 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%p_cast227 = zext i12 %tmp_8" [cnn_lenet.cpp:28]   --->   Operation 273 'zext' 'p_cast227' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (3.52ns)   --->   "%empty_239 = add i64 %p_cast227, i64 %Layer1_Neurons_CPU_read" [cnn_lenet.cpp:28]   --->   Operation 274 'add' 'empty_239' <Predicate = (!icmp_ln31)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 275 [4/8] (14.6ns)   --->   "%empty_242 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5" [cnn_lenet.cpp:40]   --->   Operation 275 'readreq' 'empty_242' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln40_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_239, i32 2, i32 63" [cnn_lenet.cpp:40]   --->   Operation 276 'partselect' 'trunc_ln40_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i62 %trunc_ln40_1" [cnn_lenet.cpp:40]   --->   Operation 277 'sext' 'sext_ln40_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln40_1" [cnn_lenet.cpp:40]   --->   Operation 278 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 279 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_8 = load i8 %Layer1_Weights_CPU_addr_8" [cnn_lenet.cpp:39]   --->   Operation 279 'load' 'Layer1_Weights_CPU_load_8' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_7 : Operation 280 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_9 = load i8 %Layer1_Weights_CPU_addr_9" [cnn_lenet.cpp:39]   --->   Operation 280 'load' 'Layer1_Weights_CPU_load_9' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_7 : Operation 281 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_10 = load i8 %Layer1_Weights_CPU_addr_10" [cnn_lenet.cpp:39]   --->   Operation 281 'load' 'Layer1_Weights_CPU_load_10' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_7 : Operation 282 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_11 = load i8 %Layer1_Weights_CPU_addr_11" [cnn_lenet.cpp:39]   --->   Operation 282 'load' 'Layer1_Weights_CPU_load_11' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 283 [1/1] (1.91ns)   --->   "%empty_217 = add i8 %empty_247, i8 12" [cnn_lenet.cpp:31]   --->   Operation 283 'add' 'empty_217' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%p_cast59 = zext i8 %empty_217" [cnn_lenet.cpp:31]   --->   Operation 284 'zext' 'p_cast59' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (1.91ns)   --->   "%empty_218 = add i8 %empty_247, i8 13" [cnn_lenet.cpp:31]   --->   Operation 285 'add' 'empty_218' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "%p_cast60 = zext i8 %empty_218" [cnn_lenet.cpp:31]   --->   Operation 286 'zext' 'p_cast60' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_12 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast59" [cnn_lenet.cpp:39]   --->   Operation 287 'getelementptr' 'Layer1_Weights_CPU_addr_12' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_13 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast60" [cnn_lenet.cpp:39]   --->   Operation 288 'getelementptr' 'Layer1_Weights_CPU_addr_13' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 289 [3/8] (14.6ns)   --->   "%empty_242 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5" [cnn_lenet.cpp:40]   --->   Operation 289 'readreq' 'empty_242' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 290 [8/8] (14.6ns)   --->   "%empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5" [cnn_lenet.cpp:40]   --->   Operation 290 'readreq' 'empty_243' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 291 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_10 = load i8 %Layer1_Weights_CPU_addr_10" [cnn_lenet.cpp:39]   --->   Operation 291 'load' 'Layer1_Weights_CPU_load_10' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_8 : Operation 292 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_11 = load i8 %Layer1_Weights_CPU_addr_11" [cnn_lenet.cpp:39]   --->   Operation 292 'load' 'Layer1_Weights_CPU_load_11' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_8 : Operation 293 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_12 = load i8 %Layer1_Weights_CPU_addr_12" [cnn_lenet.cpp:39]   --->   Operation 293 'load' 'Layer1_Weights_CPU_load_12' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_8 : Operation 294 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_13 = load i8 %Layer1_Weights_CPU_addr_13" [cnn_lenet.cpp:39]   --->   Operation 294 'load' 'Layer1_Weights_CPU_load_13' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 295 [1/1] (1.91ns)   --->   "%empty_219 = add i8 %empty_247, i8 14" [cnn_lenet.cpp:31]   --->   Operation 295 'add' 'empty_219' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 296 [1/1] (0.00ns)   --->   "%p_cast61 = zext i8 %empty_219" [cnn_lenet.cpp:31]   --->   Operation 296 'zext' 'p_cast61' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 297 [1/1] (1.91ns)   --->   "%empty_220 = add i8 %empty_247, i8 15" [cnn_lenet.cpp:31]   --->   Operation 297 'add' 'empty_220' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "%p_cast62 = zext i8 %empty_220" [cnn_lenet.cpp:31]   --->   Operation 298 'zext' 'p_cast62' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 299 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_14 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast61" [cnn_lenet.cpp:39]   --->   Operation 299 'getelementptr' 'Layer1_Weights_CPU_addr_14' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 300 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_15 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast62" [cnn_lenet.cpp:39]   --->   Operation 300 'getelementptr' 'Layer1_Weights_CPU_addr_15' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 301 [2/8] (14.6ns)   --->   "%empty_242 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5" [cnn_lenet.cpp:40]   --->   Operation 301 'readreq' 'empty_242' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 302 [7/8] (14.6ns)   --->   "%empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5" [cnn_lenet.cpp:40]   --->   Operation 302 'readreq' 'empty_243' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 303 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_12 = load i8 %Layer1_Weights_CPU_addr_12" [cnn_lenet.cpp:39]   --->   Operation 303 'load' 'Layer1_Weights_CPU_load_12' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_9 : Operation 304 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_13 = load i8 %Layer1_Weights_CPU_addr_13" [cnn_lenet.cpp:39]   --->   Operation 304 'load' 'Layer1_Weights_CPU_load_13' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_9 : Operation 305 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_14 = load i8 %Layer1_Weights_CPU_addr_14" [cnn_lenet.cpp:39]   --->   Operation 305 'load' 'Layer1_Weights_CPU_load_14' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_9 : Operation 306 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_15 = load i8 %Layer1_Weights_CPU_addr_15" [cnn_lenet.cpp:39]   --->   Operation 306 'load' 'Layer1_Weights_CPU_load_15' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 307 [1/1] (1.91ns)   --->   "%empty_221 = add i8 %empty_247, i8 16" [cnn_lenet.cpp:31]   --->   Operation 307 'add' 'empty_221' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 308 [1/1] (0.00ns)   --->   "%p_cast63 = zext i8 %empty_221" [cnn_lenet.cpp:31]   --->   Operation 308 'zext' 'p_cast63' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 309 [1/1] (1.91ns)   --->   "%empty_222 = add i8 %empty_247, i8 17" [cnn_lenet.cpp:31]   --->   Operation 309 'add' 'empty_222' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "%p_cast64 = zext i8 %empty_222" [cnn_lenet.cpp:31]   --->   Operation 310 'zext' 'p_cast64' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_16 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast63" [cnn_lenet.cpp:39]   --->   Operation 311 'getelementptr' 'Layer1_Weights_CPU_addr_16' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 312 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_17 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast64" [cnn_lenet.cpp:39]   --->   Operation 312 'getelementptr' 'Layer1_Weights_CPU_addr_17' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 313 [1/8] (14.6ns)   --->   "%empty_242 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5" [cnn_lenet.cpp:40]   --->   Operation 313 'readreq' 'empty_242' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 314 [6/8] (14.6ns)   --->   "%empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5" [cnn_lenet.cpp:40]   --->   Operation 314 'readreq' 'empty_243' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 315 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_14 = load i8 %Layer1_Weights_CPU_addr_14" [cnn_lenet.cpp:39]   --->   Operation 315 'load' 'Layer1_Weights_CPU_load_14' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_10 : Operation 316 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_15 = load i8 %Layer1_Weights_CPU_addr_15" [cnn_lenet.cpp:39]   --->   Operation 316 'load' 'Layer1_Weights_CPU_load_15' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_10 : Operation 317 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_16 = load i8 %Layer1_Weights_CPU_addr_16" [cnn_lenet.cpp:39]   --->   Operation 317 'load' 'Layer1_Weights_CPU_load_16' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_10 : Operation 318 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_17 = load i8 %Layer1_Weights_CPU_addr_17" [cnn_lenet.cpp:39]   --->   Operation 318 'load' 'Layer1_Weights_CPU_load_17' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 319 [1/1] (1.91ns)   --->   "%empty_223 = add i8 %empty_247, i8 18" [cnn_lenet.cpp:31]   --->   Operation 319 'add' 'empty_223' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 320 [1/1] (0.00ns)   --->   "%p_cast65 = zext i8 %empty_223" [cnn_lenet.cpp:31]   --->   Operation 320 'zext' 'p_cast65' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 321 [1/1] (1.91ns)   --->   "%empty_224 = add i8 %empty_247, i8 19" [cnn_lenet.cpp:31]   --->   Operation 321 'add' 'empty_224' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 322 [1/1] (0.00ns)   --->   "%p_cast66 = zext i8 %empty_224" [cnn_lenet.cpp:31]   --->   Operation 322 'zext' 'p_cast66' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 323 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_18 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast65" [cnn_lenet.cpp:39]   --->   Operation 323 'getelementptr' 'Layer1_Weights_CPU_addr_18' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 324 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_19 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast66" [cnn_lenet.cpp:39]   --->   Operation 324 'getelementptr' 'Layer1_Weights_CPU_addr_19' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 325 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [cnn_lenet.cpp:40]   --->   Operation 325 'read' 'gmem_addr_read' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 326 [5/8] (14.6ns)   --->   "%empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5" [cnn_lenet.cpp:40]   --->   Operation 326 'readreq' 'empty_243' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 327 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_16 = load i8 %Layer1_Weights_CPU_addr_16" [cnn_lenet.cpp:39]   --->   Operation 327 'load' 'Layer1_Weights_CPU_load_16' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_11 : Operation 328 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_17 = load i8 %Layer1_Weights_CPU_addr_17" [cnn_lenet.cpp:39]   --->   Operation 328 'load' 'Layer1_Weights_CPU_load_17' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_11 : Operation 329 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_18 = load i8 %Layer1_Weights_CPU_addr_18" [cnn_lenet.cpp:39]   --->   Operation 329 'load' 'Layer1_Weights_CPU_load_18' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_11 : Operation 330 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_19 = load i8 %Layer1_Weights_CPU_addr_19" [cnn_lenet.cpp:39]   --->   Operation 330 'load' 'Layer1_Weights_CPU_load_19' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 331 [1/1] (1.91ns)   --->   "%empty_205 = add i8 %empty_247, i8 21" [cnn_lenet.cpp:31]   --->   Operation 331 'add' 'empty_205' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "%p_cast47 = zext i8 %empty_205" [cnn_lenet.cpp:31]   --->   Operation 332 'zext' 'p_cast47' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 333 [1/1] (1.91ns)   --->   "%empty_225 = add i8 %empty_247, i8 20" [cnn_lenet.cpp:31]   --->   Operation 333 'add' 'empty_225' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 334 [1/1] (0.00ns)   --->   "%p_cast67 = zext i8 %empty_225" [cnn_lenet.cpp:31]   --->   Operation 334 'zext' 'p_cast67' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 335 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_20 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast67" [cnn_lenet.cpp:39]   --->   Operation 335 'getelementptr' 'Layer1_Weights_CPU_addr_20' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_21 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast47" [cnn_lenet.cpp:39]   --->   Operation 336 'getelementptr' 'Layer1_Weights_CPU_addr_21' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 337 [1/1] (0.00ns)   --->   "%p_cast18 = zext i5 %tmp_4" [cnn_lenet.cpp:28]   --->   Operation 337 'zext' 'p_cast18' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 338 [1/1] (0.00ns)   --->   "%p_cast16 = zext i5 %tmp_4" [cnn_lenet.cpp:28]   --->   Operation 338 'zext' 'p_cast16' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (1.91ns)   --->   "%tmp1 = add i8 %p_cast16, i8 116" [cnn_lenet.cpp:28]   --->   Operation 339 'add' 'tmp1' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 340 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i8 %tmp1" [cnn_lenet.cpp:28]   --->   Operation 340 'zext' 'tmp1_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 341 [1/1] (1.73ns)   --->   "%empty_232 = add i10 %tmp1_cast, i10 %empty_230" [cnn_lenet.cpp:28]   --->   Operation 341 'add' 'empty_232' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 342 [1/1] (1.87ns)   --->   "%tmp2 = add i7 %p_cast18, i7 87" [cnn_lenet.cpp:28]   --->   Operation 342 'add' 'tmp2' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 343 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i7 %tmp2" [cnn_lenet.cpp:28]   --->   Operation 343 'zext' 'tmp2_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 344 [1/1] (1.73ns)   --->   "%empty_234 = add i10 %tmp2_cast, i10 %empty_230" [cnn_lenet.cpp:28]   --->   Operation 344 'add' 'empty_234' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 345 [1/1] (1.87ns)   --->   "%tmp3 = add i7 %p_cast18, i7 58" [cnn_lenet.cpp:28]   --->   Operation 345 'add' 'tmp3' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 346 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i7 %tmp3" [cnn_lenet.cpp:28]   --->   Operation 346 'zext' 'tmp3_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 347 [1/1] (1.73ns)   --->   "%empty_236 = add i10 %tmp3_cast, i10 %empty_230" [cnn_lenet.cpp:28]   --->   Operation 347 'add' 'empty_236' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_236, i2 0" [cnn_lenet.cpp:28]   --->   Operation 348 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 349 [1/1] (0.00ns)   --->   "%p_cast226 = zext i12 %tmp_7" [cnn_lenet.cpp:28]   --->   Operation 349 'zext' 'p_cast226' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 350 [1/1] (3.52ns)   --->   "%empty_237 = add i64 %p_cast226, i64 %Layer1_Neurons_CPU_read" [cnn_lenet.cpp:28]   --->   Operation 350 'add' 'empty_237' <Predicate = (!icmp_ln31)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 351 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i32 %Layer1_Weights_CPU_load_1" [cnn_lenet.cpp:39]   --->   Operation 351 'bitcast' 'bitcast_ln39' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 352 [1/1] (0.00ns)   --->   "%bitcast_ln40 = bitcast i32 %gmem_addr_read" [cnn_lenet.cpp:40]   --->   Operation 352 'bitcast' 'bitcast_ln40' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 353 [1/1] (14.6ns)   --->   "%gmem_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [cnn_lenet.cpp:40]   --->   Operation 353 'read' 'gmem_addr_read_1' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 354 [2/2] (12.3ns)   --->   "%mul1 = fmul i32 %bitcast_ln39, i32 %bitcast_ln40" [cnn_lenet.cpp:39]   --->   Operation 354 'fmul' 'mul1' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 355 [4/8] (14.6ns)   --->   "%empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5" [cnn_lenet.cpp:40]   --->   Operation 355 'readreq' 'empty_243' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln40_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_237, i32 2, i32 63" [cnn_lenet.cpp:40]   --->   Operation 356 'partselect' 'trunc_ln40_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln40_2 = sext i62 %trunc_ln40_2" [cnn_lenet.cpp:40]   --->   Operation 357 'sext' 'sext_ln40_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 358 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln40_2" [cnn_lenet.cpp:40]   --->   Operation 358 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 359 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_18 = load i8 %Layer1_Weights_CPU_addr_18" [cnn_lenet.cpp:39]   --->   Operation 359 'load' 'Layer1_Weights_CPU_load_18' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_12 : Operation 360 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_19 = load i8 %Layer1_Weights_CPU_addr_19" [cnn_lenet.cpp:39]   --->   Operation 360 'load' 'Layer1_Weights_CPU_load_19' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_12 : Operation 361 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_20 = load i8 %Layer1_Weights_CPU_addr_20" [cnn_lenet.cpp:39]   --->   Operation 361 'load' 'Layer1_Weights_CPU_load_20' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_12 : Operation 362 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_21 = load i8 %Layer1_Weights_CPU_addr_21" [cnn_lenet.cpp:39]   --->   Operation 362 'load' 'Layer1_Weights_CPU_load_21' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 363 [1/1] (1.91ns)   --->   "%empty_226 = add i8 %empty_247, i8 22" [cnn_lenet.cpp:31]   --->   Operation 363 'add' 'empty_226' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 364 [1/1] (0.00ns)   --->   "%p_cast68 = zext i8 %empty_226" [cnn_lenet.cpp:31]   --->   Operation 364 'zext' 'p_cast68' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_13 : Operation 365 [1/1] (1.91ns)   --->   "%empty_227 = add i8 %empty_247, i8 23" [cnn_lenet.cpp:31]   --->   Operation 365 'add' 'empty_227' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 366 [1/1] (0.00ns)   --->   "%p_cast69 = zext i8 %empty_227" [cnn_lenet.cpp:31]   --->   Operation 366 'zext' 'p_cast69' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_13 : Operation 367 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_22 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast68" [cnn_lenet.cpp:39]   --->   Operation 367 'getelementptr' 'Layer1_Weights_CPU_addr_22' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_13 : Operation 368 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_23 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast69" [cnn_lenet.cpp:39]   --->   Operation 368 'getelementptr' 'Layer1_Weights_CPU_addr_23' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_13 : Operation 369 [1/1] (0.00ns)   --->   "%bitcast_ln40_1 = bitcast i32 %gmem_addr_read_1" [cnn_lenet.cpp:40]   --->   Operation 369 'bitcast' 'bitcast_ln40_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_13 : Operation 370 [1/1] (14.6ns)   --->   "%gmem_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [cnn_lenet.cpp:40]   --->   Operation 370 'read' 'gmem_addr_read_2' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 371 [1/2] (12.3ns)   --->   "%mul1 = fmul i32 %bitcast_ln39, i32 %bitcast_ln40" [cnn_lenet.cpp:39]   --->   Operation 371 'fmul' 'mul1' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 372 [1/1] (0.00ns)   --->   "%bitcast_ln39_1 = bitcast i32 %Layer1_Weights_CPU_load_2" [cnn_lenet.cpp:39]   --->   Operation 372 'bitcast' 'bitcast_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_13 : Operation 373 [2/2] (12.3ns)   --->   "%mul27_s = fmul i32 %bitcast_ln39_1, i32 %bitcast_ln40_1" [cnn_lenet.cpp:39]   --->   Operation 373 'fmul' 'mul27_s' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 374 [3/8] (14.6ns)   --->   "%empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5" [cnn_lenet.cpp:40]   --->   Operation 374 'readreq' 'empty_243' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 375 [8/8] (14.6ns)   --->   "%empty_244 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 5" [cnn_lenet.cpp:40]   --->   Operation 375 'readreq' 'empty_244' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 376 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_20 = load i8 %Layer1_Weights_CPU_addr_20" [cnn_lenet.cpp:39]   --->   Operation 376 'load' 'Layer1_Weights_CPU_load_20' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_13 : Operation 377 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_21 = load i8 %Layer1_Weights_CPU_addr_21" [cnn_lenet.cpp:39]   --->   Operation 377 'load' 'Layer1_Weights_CPU_load_21' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_13 : Operation 378 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_22 = load i8 %Layer1_Weights_CPU_addr_22" [cnn_lenet.cpp:39]   --->   Operation 378 'load' 'Layer1_Weights_CPU_load_22' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_13 : Operation 379 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_23 = load i8 %Layer1_Weights_CPU_addr_23" [cnn_lenet.cpp:39]   --->   Operation 379 'load' 'Layer1_Weights_CPU_load_23' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 380 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_load_26 = load i32 %Layer1_Weights_CPU_load2"   --->   Operation 380 'load' 'Layer1_Weights_CPU_load_26' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 381 [1/1] (0.00ns)   --->   "%somme_26 = bitcast i32 %Layer1_Weights_CPU_load_26"   --->   Operation 381 'bitcast' 'somme_26' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 382 [1/1] (1.91ns)   --->   "%empty_228 = add i8 %empty_247, i8 24" [cnn_lenet.cpp:31]   --->   Operation 382 'add' 'empty_228' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 383 [1/1] (0.00ns)   --->   "%p_cast70 = zext i8 %empty_228" [cnn_lenet.cpp:31]   --->   Operation 383 'zext' 'p_cast70' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 384 [1/1] (1.91ns)   --->   "%empty_229 = add i8 %empty_247, i8 25" [cnn_lenet.cpp:31]   --->   Operation 384 'add' 'empty_229' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i8 %empty_229" [cnn_lenet.cpp:39]   --->   Operation 385 'zext' 'zext_ln39' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 386 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_24 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast70" [cnn_lenet.cpp:39]   --->   Operation 386 'getelementptr' 'Layer1_Weights_CPU_addr_24' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 387 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_25 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %zext_ln39" [cnn_lenet.cpp:39]   --->   Operation 387 'getelementptr' 'Layer1_Weights_CPU_addr_25' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 388 [1/1] (0.00ns)   --->   "%bitcast_ln40_2 = bitcast i32 %gmem_addr_read_2" [cnn_lenet.cpp:40]   --->   Operation 388 'bitcast' 'bitcast_ln40_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 389 [1/1] (14.6ns)   --->   "%gmem_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [cnn_lenet.cpp:40]   --->   Operation 389 'read' 'gmem_addr_read_3' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 390 [4/4] (10.5ns)   --->   "%somme = fadd i32 %somme_26, i32 %mul1" [cnn_lenet.cpp:39]   --->   Operation 390 'fadd' 'somme' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 391 [1/2] (12.3ns)   --->   "%mul27_s = fmul i32 %bitcast_ln39_1, i32 %bitcast_ln40_1" [cnn_lenet.cpp:39]   --->   Operation 391 'fmul' 'mul27_s' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 392 [1/1] (0.00ns)   --->   "%bitcast_ln39_2 = bitcast i32 %Layer1_Weights_CPU_load_3" [cnn_lenet.cpp:39]   --->   Operation 392 'bitcast' 'bitcast_ln39_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 393 [2/2] (12.3ns)   --->   "%mul27_5 = fmul i32 %bitcast_ln39_2, i32 %bitcast_ln40_2" [cnn_lenet.cpp:39]   --->   Operation 393 'fmul' 'mul27_5' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 394 [2/8] (14.6ns)   --->   "%empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5" [cnn_lenet.cpp:40]   --->   Operation 394 'readreq' 'empty_243' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 395 [7/8] (14.6ns)   --->   "%empty_244 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 5" [cnn_lenet.cpp:40]   --->   Operation 395 'readreq' 'empty_244' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 396 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_22 = load i8 %Layer1_Weights_CPU_addr_22" [cnn_lenet.cpp:39]   --->   Operation 396 'load' 'Layer1_Weights_CPU_load_22' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_14 : Operation 397 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_23 = load i8 %Layer1_Weights_CPU_addr_23" [cnn_lenet.cpp:39]   --->   Operation 397 'load' 'Layer1_Weights_CPU_load_23' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_14 : Operation 398 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_24 = load i8 %Layer1_Weights_CPU_addr_24" [cnn_lenet.cpp:39]   --->   Operation 398 'load' 'Layer1_Weights_CPU_load_24' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_14 : Operation 399 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_25 = load i8 %Layer1_Weights_CPU_addr_25" [cnn_lenet.cpp:39]   --->   Operation 399 'load' 'Layer1_Weights_CPU_load_25' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 400 [1/1] (0.00ns)   --->   "%bitcast_ln40_3 = bitcast i32 %gmem_addr_read_3" [cnn_lenet.cpp:40]   --->   Operation 400 'bitcast' 'bitcast_ln40_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_15 : Operation 401 [1/1] (14.6ns)   --->   "%gmem_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [cnn_lenet.cpp:40]   --->   Operation 401 'read' 'gmem_addr_read_4' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 402 [3/4] (10.5ns)   --->   "%somme = fadd i32 %somme_26, i32 %mul1" [cnn_lenet.cpp:39]   --->   Operation 402 'fadd' 'somme' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 403 [1/2] (12.3ns)   --->   "%mul27_5 = fmul i32 %bitcast_ln39_2, i32 %bitcast_ln40_2" [cnn_lenet.cpp:39]   --->   Operation 403 'fmul' 'mul27_5' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 404 [1/1] (0.00ns)   --->   "%bitcast_ln39_3 = bitcast i32 %Layer1_Weights_CPU_load_4" [cnn_lenet.cpp:39]   --->   Operation 404 'bitcast' 'bitcast_ln39_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_15 : Operation 405 [2/2] (12.3ns)   --->   "%mul27_6 = fmul i32 %bitcast_ln39_3, i32 %bitcast_ln40_3" [cnn_lenet.cpp:39]   --->   Operation 405 'fmul' 'mul27_6' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 406 [1/8] (14.6ns)   --->   "%empty_243 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5" [cnn_lenet.cpp:40]   --->   Operation 406 'readreq' 'empty_243' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 407 [6/8] (14.6ns)   --->   "%empty_244 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 5" [cnn_lenet.cpp:40]   --->   Operation 407 'readreq' 'empty_244' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 408 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_24 = load i8 %Layer1_Weights_CPU_addr_24" [cnn_lenet.cpp:39]   --->   Operation 408 'load' 'Layer1_Weights_CPU_load_24' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_15 : Operation 409 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_25 = load i8 %Layer1_Weights_CPU_addr_25" [cnn_lenet.cpp:39]   --->   Operation 409 'load' 'Layer1_Weights_CPU_load_25' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 410 [1/1] (0.00ns)   --->   "%bitcast_ln40_4 = bitcast i32 %gmem_addr_read_4" [cnn_lenet.cpp:40]   --->   Operation 410 'bitcast' 'bitcast_ln40_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_16 : Operation 411 [2/4] (10.5ns)   --->   "%somme = fadd i32 %somme_26, i32 %mul1" [cnn_lenet.cpp:39]   --->   Operation 411 'fadd' 'somme' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 412 [1/2] (12.3ns)   --->   "%mul27_6 = fmul i32 %bitcast_ln39_3, i32 %bitcast_ln40_3" [cnn_lenet.cpp:39]   --->   Operation 412 'fmul' 'mul27_6' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 413 [1/1] (0.00ns)   --->   "%bitcast_ln39_4 = bitcast i32 %Layer1_Weights_CPU_load_5" [cnn_lenet.cpp:39]   --->   Operation 413 'bitcast' 'bitcast_ln39_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_16 : Operation 414 [2/2] (12.3ns)   --->   "%mul27_7 = fmul i32 %bitcast_ln39_4, i32 %bitcast_ln40_4" [cnn_lenet.cpp:39]   --->   Operation 414 'fmul' 'mul27_7' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 415 [1/1] (14.6ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [cnn_lenet.cpp:40]   --->   Operation 415 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 416 [5/8] (14.6ns)   --->   "%empty_244 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 5" [cnn_lenet.cpp:40]   --->   Operation 416 'readreq' 'empty_244' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_234, i2 0" [cnn_lenet.cpp:28]   --->   Operation 417 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 418 [1/1] (0.00ns)   --->   "%p_cast225 = zext i12 %tmp_6" [cnn_lenet.cpp:28]   --->   Operation 418 'zext' 'p_cast225' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 419 [1/1] (3.52ns)   --->   "%empty_235 = add i64 %p_cast225, i64 %Layer1_Neurons_CPU_read" [cnn_lenet.cpp:28]   --->   Operation 419 'add' 'empty_235' <Predicate = (!icmp_ln31)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 420 [1/4] (10.5ns)   --->   "%somme = fadd i32 %somme_26, i32 %mul1" [cnn_lenet.cpp:39]   --->   Operation 420 'fadd' 'somme' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 421 [1/2] (12.3ns)   --->   "%mul27_7 = fmul i32 %bitcast_ln39_4, i32 %bitcast_ln40_4" [cnn_lenet.cpp:39]   --->   Operation 421 'fmul' 'mul27_7' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 422 [1/1] (0.00ns)   --->   "%bitcast_ln39_5 = bitcast i32 %Layer1_Weights_CPU_load_6" [cnn_lenet.cpp:39]   --->   Operation 422 'bitcast' 'bitcast_ln39_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 423 [1/1] (0.00ns)   --->   "%bitcast_ln40_5 = bitcast i32 %gmem_addr_1_read" [cnn_lenet.cpp:40]   --->   Operation 423 'bitcast' 'bitcast_ln40_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 424 [1/1] (14.6ns)   --->   "%gmem_addr_1_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [cnn_lenet.cpp:40]   --->   Operation 424 'read' 'gmem_addr_1_read_1' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 425 [2/2] (12.3ns)   --->   "%mul27_1 = fmul i32 %bitcast_ln39_5, i32 %bitcast_ln40_5" [cnn_lenet.cpp:39]   --->   Operation 425 'fmul' 'mul27_1' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 426 [4/8] (14.6ns)   --->   "%empty_244 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 5" [cnn_lenet.cpp:40]   --->   Operation 426 'readreq' 'empty_244' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln40_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_235, i32 2, i32 63" [cnn_lenet.cpp:40]   --->   Operation 427 'partselect' 'trunc_ln40_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln40_3 = sext i62 %trunc_ln40_3" [cnn_lenet.cpp:40]   --->   Operation 428 'sext' 'sext_ln40_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 429 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln40_3" [cnn_lenet.cpp:40]   --->   Operation 429 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 430 [4/4] (10.5ns)   --->   "%somme_176 = fadd i32 %somme, i32 %mul27_s" [cnn_lenet.cpp:39]   --->   Operation 430 'fadd' 'somme_176' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 431 [1/1] (0.00ns)   --->   "%bitcast_ln40_6 = bitcast i32 %gmem_addr_1_read_1" [cnn_lenet.cpp:40]   --->   Operation 431 'bitcast' 'bitcast_ln40_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 432 [1/1] (14.6ns)   --->   "%gmem_addr_1_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [cnn_lenet.cpp:40]   --->   Operation 432 'read' 'gmem_addr_1_read_2' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 433 [1/2] (12.3ns)   --->   "%mul27_1 = fmul i32 %bitcast_ln39_5, i32 %bitcast_ln40_5" [cnn_lenet.cpp:39]   --->   Operation 433 'fmul' 'mul27_1' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 434 [1/1] (0.00ns)   --->   "%bitcast_ln39_6 = bitcast i32 %Layer1_Weights_CPU_load_7" [cnn_lenet.cpp:39]   --->   Operation 434 'bitcast' 'bitcast_ln39_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 435 [2/2] (12.3ns)   --->   "%mul27_1_1 = fmul i32 %bitcast_ln39_6, i32 %bitcast_ln40_6" [cnn_lenet.cpp:39]   --->   Operation 435 'fmul' 'mul27_1_1' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 436 [3/8] (14.6ns)   --->   "%empty_244 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 5" [cnn_lenet.cpp:40]   --->   Operation 436 'readreq' 'empty_244' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 437 [8/8] (14.6ns)   --->   "%empty_245 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 5" [cnn_lenet.cpp:40]   --->   Operation 437 'readreq' 'empty_245' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 438 [3/4] (10.5ns)   --->   "%somme_176 = fadd i32 %somme, i32 %mul27_s" [cnn_lenet.cpp:39]   --->   Operation 438 'fadd' 'somme_176' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 439 [1/1] (0.00ns)   --->   "%bitcast_ln40_7 = bitcast i32 %gmem_addr_1_read_2" [cnn_lenet.cpp:40]   --->   Operation 439 'bitcast' 'bitcast_ln40_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_19 : Operation 440 [1/1] (14.6ns)   --->   "%gmem_addr_1_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [cnn_lenet.cpp:40]   --->   Operation 440 'read' 'gmem_addr_1_read_3' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 441 [1/2] (12.3ns)   --->   "%mul27_1_1 = fmul i32 %bitcast_ln39_6, i32 %bitcast_ln40_6" [cnn_lenet.cpp:39]   --->   Operation 441 'fmul' 'mul27_1_1' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 442 [1/1] (0.00ns)   --->   "%bitcast_ln39_7 = bitcast i32 %Layer1_Weights_CPU_load_8" [cnn_lenet.cpp:39]   --->   Operation 442 'bitcast' 'bitcast_ln39_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_19 : Operation 443 [2/2] (12.3ns)   --->   "%mul27_1_2 = fmul i32 %bitcast_ln39_7, i32 %bitcast_ln40_7" [cnn_lenet.cpp:39]   --->   Operation 443 'fmul' 'mul27_1_2' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 444 [2/8] (14.6ns)   --->   "%empty_244 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 5" [cnn_lenet.cpp:40]   --->   Operation 444 'readreq' 'empty_244' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 445 [7/8] (14.6ns)   --->   "%empty_245 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 5" [cnn_lenet.cpp:40]   --->   Operation 445 'readreq' 'empty_245' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 446 [2/4] (10.5ns)   --->   "%somme_176 = fadd i32 %somme, i32 %mul27_s" [cnn_lenet.cpp:39]   --->   Operation 446 'fadd' 'somme_176' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 447 [1/1] (0.00ns)   --->   "%bitcast_ln40_8 = bitcast i32 %gmem_addr_1_read_3" [cnn_lenet.cpp:40]   --->   Operation 447 'bitcast' 'bitcast_ln40_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_20 : Operation 448 [1/1] (14.6ns)   --->   "%gmem_addr_1_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [cnn_lenet.cpp:40]   --->   Operation 448 'read' 'gmem_addr_1_read_4' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 449 [1/2] (12.3ns)   --->   "%mul27_1_2 = fmul i32 %bitcast_ln39_7, i32 %bitcast_ln40_7" [cnn_lenet.cpp:39]   --->   Operation 449 'fmul' 'mul27_1_2' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 450 [1/1] (0.00ns)   --->   "%bitcast_ln39_8 = bitcast i32 %Layer1_Weights_CPU_load_9" [cnn_lenet.cpp:39]   --->   Operation 450 'bitcast' 'bitcast_ln39_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_20 : Operation 451 [2/2] (12.3ns)   --->   "%mul27_1_3 = fmul i32 %bitcast_ln39_8, i32 %bitcast_ln40_8" [cnn_lenet.cpp:39]   --->   Operation 451 'fmul' 'mul27_1_3' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 452 [1/8] (14.6ns)   --->   "%empty_244 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 5" [cnn_lenet.cpp:40]   --->   Operation 452 'readreq' 'empty_244' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 453 [6/8] (14.6ns)   --->   "%empty_245 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 5" [cnn_lenet.cpp:40]   --->   Operation 453 'readreq' 'empty_245' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 454 [1/4] (10.5ns)   --->   "%somme_176 = fadd i32 %somme, i32 %mul27_s" [cnn_lenet.cpp:39]   --->   Operation 454 'fadd' 'somme_176' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 455 [1/1] (0.00ns)   --->   "%bitcast_ln40_9 = bitcast i32 %gmem_addr_1_read_4" [cnn_lenet.cpp:40]   --->   Operation 455 'bitcast' 'bitcast_ln40_9' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_21 : Operation 456 [1/2] (12.3ns)   --->   "%mul27_1_3 = fmul i32 %bitcast_ln39_8, i32 %bitcast_ln40_8" [cnn_lenet.cpp:39]   --->   Operation 456 'fmul' 'mul27_1_3' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 457 [1/1] (0.00ns)   --->   "%bitcast_ln39_9 = bitcast i32 %Layer1_Weights_CPU_load_10" [cnn_lenet.cpp:39]   --->   Operation 457 'bitcast' 'bitcast_ln39_9' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_21 : Operation 458 [2/2] (12.3ns)   --->   "%mul27_1_4 = fmul i32 %bitcast_ln39_9, i32 %bitcast_ln40_9" [cnn_lenet.cpp:39]   --->   Operation 458 'fmul' 'mul27_1_4' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 459 [1/1] (14.6ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2" [cnn_lenet.cpp:40]   --->   Operation 459 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 460 [5/8] (14.6ns)   --->   "%empty_245 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 5" [cnn_lenet.cpp:40]   --->   Operation 460 'readreq' 'empty_245' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 14.6>
ST_22 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_232, i2 0" [cnn_lenet.cpp:28]   --->   Operation 461 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 462 [1/1] (0.00ns)   --->   "%p_cast224 = zext i12 %tmp_5" [cnn_lenet.cpp:28]   --->   Operation 462 'zext' 'p_cast224' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 463 [1/1] (3.52ns)   --->   "%empty_233 = add i64 %p_cast224, i64 %Layer1_Neurons_CPU_read" [cnn_lenet.cpp:28]   --->   Operation 463 'add' 'empty_233' <Predicate = (!icmp_ln31)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 464 [4/4] (10.5ns)   --->   "%somme_177 = fadd i32 %somme_176, i32 %mul27_5" [cnn_lenet.cpp:39]   --->   Operation 464 'fadd' 'somme_177' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 465 [1/2] (12.3ns)   --->   "%mul27_1_4 = fmul i32 %bitcast_ln39_9, i32 %bitcast_ln40_9" [cnn_lenet.cpp:39]   --->   Operation 465 'fmul' 'mul27_1_4' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 466 [1/1] (0.00ns)   --->   "%bitcast_ln39_10 = bitcast i32 %Layer1_Weights_CPU_load_11" [cnn_lenet.cpp:39]   --->   Operation 466 'bitcast' 'bitcast_ln39_10' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 467 [1/1] (0.00ns)   --->   "%bitcast_ln40_10 = bitcast i32 %gmem_addr_2_read" [cnn_lenet.cpp:40]   --->   Operation 467 'bitcast' 'bitcast_ln40_10' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 468 [1/1] (14.6ns)   --->   "%gmem_addr_2_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2" [cnn_lenet.cpp:40]   --->   Operation 468 'read' 'gmem_addr_2_read_1' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 469 [2/2] (12.3ns)   --->   "%mul27_2 = fmul i32 %bitcast_ln39_10, i32 %bitcast_ln40_10" [cnn_lenet.cpp:39]   --->   Operation 469 'fmul' 'mul27_2' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 470 [4/8] (14.6ns)   --->   "%empty_245 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 5" [cnn_lenet.cpp:40]   --->   Operation 470 'readreq' 'empty_245' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln40_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_233, i32 2, i32 63" [cnn_lenet.cpp:40]   --->   Operation 471 'partselect' 'trunc_ln40_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln40_4 = sext i62 %trunc_ln40_4" [cnn_lenet.cpp:40]   --->   Operation 472 'sext' 'sext_ln40_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 473 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln40_4" [cnn_lenet.cpp:40]   --->   Operation 473 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 14.6>
ST_23 : Operation 474 [3/4] (10.5ns)   --->   "%somme_177 = fadd i32 %somme_176, i32 %mul27_5" [cnn_lenet.cpp:39]   --->   Operation 474 'fadd' 'somme_177' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 475 [1/1] (0.00ns)   --->   "%bitcast_ln40_11 = bitcast i32 %gmem_addr_2_read_1" [cnn_lenet.cpp:40]   --->   Operation 475 'bitcast' 'bitcast_ln40_11' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_23 : Operation 476 [1/1] (14.6ns)   --->   "%gmem_addr_2_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2" [cnn_lenet.cpp:40]   --->   Operation 476 'read' 'gmem_addr_2_read_2' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 477 [1/2] (12.3ns)   --->   "%mul27_2 = fmul i32 %bitcast_ln39_10, i32 %bitcast_ln40_10" [cnn_lenet.cpp:39]   --->   Operation 477 'fmul' 'mul27_2' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 478 [1/1] (0.00ns)   --->   "%bitcast_ln39_11 = bitcast i32 %Layer1_Weights_CPU_load_12" [cnn_lenet.cpp:39]   --->   Operation 478 'bitcast' 'bitcast_ln39_11' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_23 : Operation 479 [2/2] (12.3ns)   --->   "%mul27_2_1 = fmul i32 %bitcast_ln39_11, i32 %bitcast_ln40_11" [cnn_lenet.cpp:39]   --->   Operation 479 'fmul' 'mul27_2_1' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 480 [3/8] (14.6ns)   --->   "%empty_245 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 5" [cnn_lenet.cpp:40]   --->   Operation 480 'readreq' 'empty_245' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 481 [8/8] (14.6ns)   --->   "%empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 5" [cnn_lenet.cpp:40]   --->   Operation 481 'readreq' 'empty_246' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 14.6>
ST_24 : Operation 482 [2/4] (10.5ns)   --->   "%somme_177 = fadd i32 %somme_176, i32 %mul27_5" [cnn_lenet.cpp:39]   --->   Operation 482 'fadd' 'somme_177' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 483 [1/1] (0.00ns)   --->   "%bitcast_ln40_12 = bitcast i32 %gmem_addr_2_read_2" [cnn_lenet.cpp:40]   --->   Operation 483 'bitcast' 'bitcast_ln40_12' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_24 : Operation 484 [1/1] (14.6ns)   --->   "%gmem_addr_2_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2" [cnn_lenet.cpp:40]   --->   Operation 484 'read' 'gmem_addr_2_read_3' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 485 [1/2] (12.3ns)   --->   "%mul27_2_1 = fmul i32 %bitcast_ln39_11, i32 %bitcast_ln40_11" [cnn_lenet.cpp:39]   --->   Operation 485 'fmul' 'mul27_2_1' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 486 [1/1] (0.00ns)   --->   "%bitcast_ln39_12 = bitcast i32 %Layer1_Weights_CPU_load_13" [cnn_lenet.cpp:39]   --->   Operation 486 'bitcast' 'bitcast_ln39_12' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_24 : Operation 487 [2/2] (12.3ns)   --->   "%mul27_2_2 = fmul i32 %bitcast_ln39_12, i32 %bitcast_ln40_12" [cnn_lenet.cpp:39]   --->   Operation 487 'fmul' 'mul27_2_2' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 488 [2/8] (14.6ns)   --->   "%empty_245 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 5" [cnn_lenet.cpp:40]   --->   Operation 488 'readreq' 'empty_245' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 489 [7/8] (14.6ns)   --->   "%empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 5" [cnn_lenet.cpp:40]   --->   Operation 489 'readreq' 'empty_246' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 14.6>
ST_25 : Operation 490 [1/4] (10.5ns)   --->   "%somme_177 = fadd i32 %somme_176, i32 %mul27_5" [cnn_lenet.cpp:39]   --->   Operation 490 'fadd' 'somme_177' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 491 [1/1] (0.00ns)   --->   "%bitcast_ln40_13 = bitcast i32 %gmem_addr_2_read_3" [cnn_lenet.cpp:40]   --->   Operation 491 'bitcast' 'bitcast_ln40_13' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_25 : Operation 492 [1/1] (14.6ns)   --->   "%gmem_addr_2_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2" [cnn_lenet.cpp:40]   --->   Operation 492 'read' 'gmem_addr_2_read_4' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 493 [1/2] (12.3ns)   --->   "%mul27_2_2 = fmul i32 %bitcast_ln39_12, i32 %bitcast_ln40_12" [cnn_lenet.cpp:39]   --->   Operation 493 'fmul' 'mul27_2_2' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 494 [1/1] (0.00ns)   --->   "%bitcast_ln39_13 = bitcast i32 %Layer1_Weights_CPU_load_14" [cnn_lenet.cpp:39]   --->   Operation 494 'bitcast' 'bitcast_ln39_13' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_25 : Operation 495 [2/2] (12.3ns)   --->   "%mul27_2_3 = fmul i32 %bitcast_ln39_13, i32 %bitcast_ln40_13" [cnn_lenet.cpp:39]   --->   Operation 495 'fmul' 'mul27_2_3' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 496 [1/8] (14.6ns)   --->   "%empty_245 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 5" [cnn_lenet.cpp:40]   --->   Operation 496 'readreq' 'empty_245' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 497 [6/8] (14.6ns)   --->   "%empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 5" [cnn_lenet.cpp:40]   --->   Operation 497 'readreq' 'empty_246' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 14.6>
ST_26 : Operation 498 [4/4] (10.5ns)   --->   "%somme_178 = fadd i32 %somme_177, i32 %mul27_6" [cnn_lenet.cpp:39]   --->   Operation 498 'fadd' 'somme_178' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 499 [1/1] (0.00ns)   --->   "%bitcast_ln40_14 = bitcast i32 %gmem_addr_2_read_4" [cnn_lenet.cpp:40]   --->   Operation 499 'bitcast' 'bitcast_ln40_14' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_26 : Operation 500 [1/2] (12.3ns)   --->   "%mul27_2_3 = fmul i32 %bitcast_ln39_13, i32 %bitcast_ln40_13" [cnn_lenet.cpp:39]   --->   Operation 500 'fmul' 'mul27_2_3' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 501 [1/1] (0.00ns)   --->   "%bitcast_ln39_14 = bitcast i32 %Layer1_Weights_CPU_load_15" [cnn_lenet.cpp:39]   --->   Operation 501 'bitcast' 'bitcast_ln39_14' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_26 : Operation 502 [2/2] (12.3ns)   --->   "%mul27_2_4 = fmul i32 %bitcast_ln39_14, i32 %bitcast_ln40_14" [cnn_lenet.cpp:39]   --->   Operation 502 'fmul' 'mul27_2_4' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 503 [1/1] (14.6ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3" [cnn_lenet.cpp:40]   --->   Operation 503 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 504 [5/8] (14.6ns)   --->   "%empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 5" [cnn_lenet.cpp:40]   --->   Operation 504 'readreq' 'empty_246' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 14.6>
ST_27 : Operation 505 [3/4] (10.5ns)   --->   "%somme_178 = fadd i32 %somme_177, i32 %mul27_6" [cnn_lenet.cpp:39]   --->   Operation 505 'fadd' 'somme_178' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 506 [1/2] (12.3ns)   --->   "%mul27_2_4 = fmul i32 %bitcast_ln39_14, i32 %bitcast_ln40_14" [cnn_lenet.cpp:39]   --->   Operation 506 'fmul' 'mul27_2_4' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 507 [1/1] (0.00ns)   --->   "%bitcast_ln39_15 = bitcast i32 %Layer1_Weights_CPU_load_16" [cnn_lenet.cpp:39]   --->   Operation 507 'bitcast' 'bitcast_ln39_15' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_27 : Operation 508 [1/1] (0.00ns)   --->   "%bitcast_ln40_15 = bitcast i32 %gmem_addr_3_read" [cnn_lenet.cpp:40]   --->   Operation 508 'bitcast' 'bitcast_ln40_15' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_27 : Operation 509 [1/1] (14.6ns)   --->   "%gmem_addr_3_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3" [cnn_lenet.cpp:40]   --->   Operation 509 'read' 'gmem_addr_3_read_1' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 510 [2/2] (12.3ns)   --->   "%mul27_3 = fmul i32 %bitcast_ln39_15, i32 %bitcast_ln40_15" [cnn_lenet.cpp:39]   --->   Operation 510 'fmul' 'mul27_3' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 511 [4/8] (14.6ns)   --->   "%empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 5" [cnn_lenet.cpp:40]   --->   Operation 511 'readreq' 'empty_246' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 14.6>
ST_28 : Operation 512 [2/4] (10.5ns)   --->   "%somme_178 = fadd i32 %somme_177, i32 %mul27_6" [cnn_lenet.cpp:39]   --->   Operation 512 'fadd' 'somme_178' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 513 [1/1] (0.00ns)   --->   "%bitcast_ln40_16 = bitcast i32 %gmem_addr_3_read_1" [cnn_lenet.cpp:40]   --->   Operation 513 'bitcast' 'bitcast_ln40_16' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_28 : Operation 514 [1/1] (14.6ns)   --->   "%gmem_addr_3_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3" [cnn_lenet.cpp:40]   --->   Operation 514 'read' 'gmem_addr_3_read_2' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 515 [1/2] (12.3ns)   --->   "%mul27_3 = fmul i32 %bitcast_ln39_15, i32 %bitcast_ln40_15" [cnn_lenet.cpp:39]   --->   Operation 515 'fmul' 'mul27_3' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 516 [1/1] (0.00ns)   --->   "%bitcast_ln39_16 = bitcast i32 %Layer1_Weights_CPU_load_17" [cnn_lenet.cpp:39]   --->   Operation 516 'bitcast' 'bitcast_ln39_16' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_28 : Operation 517 [2/2] (12.3ns)   --->   "%mul27_3_1 = fmul i32 %bitcast_ln39_16, i32 %bitcast_ln40_16" [cnn_lenet.cpp:39]   --->   Operation 517 'fmul' 'mul27_3_1' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 518 [3/8] (14.6ns)   --->   "%empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 5" [cnn_lenet.cpp:40]   --->   Operation 518 'readreq' 'empty_246' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 14.6>
ST_29 : Operation 519 [1/4] (10.5ns)   --->   "%somme_178 = fadd i32 %somme_177, i32 %mul27_6" [cnn_lenet.cpp:39]   --->   Operation 519 'fadd' 'somme_178' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 520 [1/1] (0.00ns)   --->   "%bitcast_ln40_17 = bitcast i32 %gmem_addr_3_read_2" [cnn_lenet.cpp:40]   --->   Operation 520 'bitcast' 'bitcast_ln40_17' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_29 : Operation 521 [1/1] (14.6ns)   --->   "%gmem_addr_3_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3" [cnn_lenet.cpp:40]   --->   Operation 521 'read' 'gmem_addr_3_read_3' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 522 [1/2] (12.3ns)   --->   "%mul27_3_1 = fmul i32 %bitcast_ln39_16, i32 %bitcast_ln40_16" [cnn_lenet.cpp:39]   --->   Operation 522 'fmul' 'mul27_3_1' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 523 [1/1] (0.00ns)   --->   "%bitcast_ln39_17 = bitcast i32 %Layer1_Weights_CPU_load_18" [cnn_lenet.cpp:39]   --->   Operation 523 'bitcast' 'bitcast_ln39_17' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_29 : Operation 524 [2/2] (12.3ns)   --->   "%mul27_3_2 = fmul i32 %bitcast_ln39_17, i32 %bitcast_ln40_17" [cnn_lenet.cpp:39]   --->   Operation 524 'fmul' 'mul27_3_2' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 525 [2/8] (14.6ns)   --->   "%empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 5" [cnn_lenet.cpp:40]   --->   Operation 525 'readreq' 'empty_246' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 14.6>
ST_30 : Operation 526 [4/4] (10.5ns)   --->   "%somme_179 = fadd i32 %somme_178, i32 %mul27_7" [cnn_lenet.cpp:39]   --->   Operation 526 'fadd' 'somme_179' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 527 [1/1] (0.00ns)   --->   "%bitcast_ln40_18 = bitcast i32 %gmem_addr_3_read_3" [cnn_lenet.cpp:40]   --->   Operation 527 'bitcast' 'bitcast_ln40_18' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_30 : Operation 528 [1/1] (14.6ns)   --->   "%gmem_addr_3_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3" [cnn_lenet.cpp:40]   --->   Operation 528 'read' 'gmem_addr_3_read_4' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 529 [1/2] (12.3ns)   --->   "%mul27_3_2 = fmul i32 %bitcast_ln39_17, i32 %bitcast_ln40_17" [cnn_lenet.cpp:39]   --->   Operation 529 'fmul' 'mul27_3_2' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 530 [1/1] (0.00ns)   --->   "%bitcast_ln39_18 = bitcast i32 %Layer1_Weights_CPU_load_19" [cnn_lenet.cpp:39]   --->   Operation 530 'bitcast' 'bitcast_ln39_18' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_30 : Operation 531 [2/2] (12.3ns)   --->   "%mul27_3_3 = fmul i32 %bitcast_ln39_18, i32 %bitcast_ln40_18" [cnn_lenet.cpp:39]   --->   Operation 531 'fmul' 'mul27_3_3' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 532 [1/8] (14.6ns)   --->   "%empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 5" [cnn_lenet.cpp:40]   --->   Operation 532 'readreq' 'empty_246' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 14.6>
ST_31 : Operation 533 [3/4] (10.5ns)   --->   "%somme_179 = fadd i32 %somme_178, i32 %mul27_7" [cnn_lenet.cpp:39]   --->   Operation 533 'fadd' 'somme_179' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 534 [1/1] (0.00ns)   --->   "%bitcast_ln40_19 = bitcast i32 %gmem_addr_3_read_4" [cnn_lenet.cpp:40]   --->   Operation 534 'bitcast' 'bitcast_ln40_19' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_31 : Operation 535 [1/2] (12.3ns)   --->   "%mul27_3_3 = fmul i32 %bitcast_ln39_18, i32 %bitcast_ln40_18" [cnn_lenet.cpp:39]   --->   Operation 535 'fmul' 'mul27_3_3' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 536 [1/1] (0.00ns)   --->   "%bitcast_ln39_19 = bitcast i32 %Layer1_Weights_CPU_load_20" [cnn_lenet.cpp:39]   --->   Operation 536 'bitcast' 'bitcast_ln39_19' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_31 : Operation 537 [2/2] (12.3ns)   --->   "%mul27_3_4 = fmul i32 %bitcast_ln39_19, i32 %bitcast_ln40_19" [cnn_lenet.cpp:39]   --->   Operation 537 'fmul' 'mul27_3_4' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 538 [1/1] (14.6ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_4" [cnn_lenet.cpp:40]   --->   Operation 538 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 14.6>
ST_32 : Operation 539 [2/4] (10.5ns)   --->   "%somme_179 = fadd i32 %somme_178, i32 %mul27_7" [cnn_lenet.cpp:39]   --->   Operation 539 'fadd' 'somme_179' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 540 [1/2] (12.3ns)   --->   "%mul27_3_4 = fmul i32 %bitcast_ln39_19, i32 %bitcast_ln40_19" [cnn_lenet.cpp:39]   --->   Operation 540 'fmul' 'mul27_3_4' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 541 [1/1] (0.00ns)   --->   "%bitcast_ln39_20 = bitcast i32 %Layer1_Weights_CPU_load_21" [cnn_lenet.cpp:39]   --->   Operation 541 'bitcast' 'bitcast_ln39_20' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_32 : Operation 542 [1/1] (0.00ns)   --->   "%bitcast_ln40_20 = bitcast i32 %gmem_addr_4_read" [cnn_lenet.cpp:40]   --->   Operation 542 'bitcast' 'bitcast_ln40_20' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_32 : Operation 543 [1/1] (14.6ns)   --->   "%gmem_addr_4_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_4" [cnn_lenet.cpp:40]   --->   Operation 543 'read' 'gmem_addr_4_read_1' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 544 [2/2] (12.3ns)   --->   "%mul27_4 = fmul i32 %bitcast_ln39_20, i32 %bitcast_ln40_20" [cnn_lenet.cpp:39]   --->   Operation 544 'fmul' 'mul27_4' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 14.6>
ST_33 : Operation 545 [1/4] (10.5ns)   --->   "%somme_179 = fadd i32 %somme_178, i32 %mul27_7" [cnn_lenet.cpp:39]   --->   Operation 545 'fadd' 'somme_179' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 546 [1/1] (0.00ns)   --->   "%bitcast_ln40_21 = bitcast i32 %gmem_addr_4_read_1" [cnn_lenet.cpp:40]   --->   Operation 546 'bitcast' 'bitcast_ln40_21' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_33 : Operation 547 [1/1] (14.6ns)   --->   "%gmem_addr_4_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_4" [cnn_lenet.cpp:40]   --->   Operation 547 'read' 'gmem_addr_4_read_2' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 548 [1/2] (12.3ns)   --->   "%mul27_4 = fmul i32 %bitcast_ln39_20, i32 %bitcast_ln40_20" [cnn_lenet.cpp:39]   --->   Operation 548 'fmul' 'mul27_4' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 549 [1/1] (0.00ns)   --->   "%bitcast_ln39_21 = bitcast i32 %Layer1_Weights_CPU_load_22" [cnn_lenet.cpp:39]   --->   Operation 549 'bitcast' 'bitcast_ln39_21' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_33 : Operation 550 [2/2] (12.3ns)   --->   "%mul27_4_1 = fmul i32 %bitcast_ln39_21, i32 %bitcast_ln40_21" [cnn_lenet.cpp:39]   --->   Operation 550 'fmul' 'mul27_4_1' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 14.6>
ST_34 : Operation 551 [4/4] (10.5ns)   --->   "%somme_180 = fadd i32 %somme_179, i32 %mul27_1" [cnn_lenet.cpp:39]   --->   Operation 551 'fadd' 'somme_180' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 552 [1/1] (0.00ns)   --->   "%bitcast_ln40_22 = bitcast i32 %gmem_addr_4_read_2" [cnn_lenet.cpp:40]   --->   Operation 552 'bitcast' 'bitcast_ln40_22' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_34 : Operation 553 [1/1] (14.6ns)   --->   "%gmem_addr_4_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_4" [cnn_lenet.cpp:40]   --->   Operation 553 'read' 'gmem_addr_4_read_3' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 554 [1/2] (12.3ns)   --->   "%mul27_4_1 = fmul i32 %bitcast_ln39_21, i32 %bitcast_ln40_21" [cnn_lenet.cpp:39]   --->   Operation 554 'fmul' 'mul27_4_1' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 555 [1/1] (0.00ns)   --->   "%bitcast_ln39_22 = bitcast i32 %Layer1_Weights_CPU_load_23" [cnn_lenet.cpp:39]   --->   Operation 555 'bitcast' 'bitcast_ln39_22' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_34 : Operation 556 [2/2] (12.3ns)   --->   "%mul27_4_2 = fmul i32 %bitcast_ln39_22, i32 %bitcast_ln40_22" [cnn_lenet.cpp:39]   --->   Operation 556 'fmul' 'mul27_4_2' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 14.6>
ST_35 : Operation 557 [3/4] (10.5ns)   --->   "%somme_180 = fadd i32 %somme_179, i32 %mul27_1" [cnn_lenet.cpp:39]   --->   Operation 557 'fadd' 'somme_180' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 558 [1/1] (0.00ns)   --->   "%bitcast_ln40_23 = bitcast i32 %gmem_addr_4_read_3" [cnn_lenet.cpp:40]   --->   Operation 558 'bitcast' 'bitcast_ln40_23' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_35 : Operation 559 [1/1] (14.6ns)   --->   "%gmem_addr_4_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_4" [cnn_lenet.cpp:40]   --->   Operation 559 'read' 'gmem_addr_4_read_4' <Predicate = (!icmp_ln31)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 560 [1/2] (12.3ns)   --->   "%mul27_4_2 = fmul i32 %bitcast_ln39_22, i32 %bitcast_ln40_22" [cnn_lenet.cpp:39]   --->   Operation 560 'fmul' 'mul27_4_2' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 561 [1/1] (0.00ns)   --->   "%bitcast_ln39_23 = bitcast i32 %Layer1_Weights_CPU_load_24" [cnn_lenet.cpp:39]   --->   Operation 561 'bitcast' 'bitcast_ln39_23' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_35 : Operation 562 [2/2] (12.3ns)   --->   "%mul27_4_3 = fmul i32 %bitcast_ln39_23, i32 %bitcast_ln40_23" [cnn_lenet.cpp:39]   --->   Operation 562 'fmul' 'mul27_4_3' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 12.3>
ST_36 : Operation 563 [2/4] (10.5ns)   --->   "%somme_180 = fadd i32 %somme_179, i32 %mul27_1" [cnn_lenet.cpp:39]   --->   Operation 563 'fadd' 'somme_180' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 564 [1/1] (0.00ns)   --->   "%bitcast_ln40_24 = bitcast i32 %gmem_addr_4_read_4" [cnn_lenet.cpp:40]   --->   Operation 564 'bitcast' 'bitcast_ln40_24' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_36 : Operation 565 [1/2] (12.3ns)   --->   "%mul27_4_3 = fmul i32 %bitcast_ln39_23, i32 %bitcast_ln40_23" [cnn_lenet.cpp:39]   --->   Operation 565 'fmul' 'mul27_4_3' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 566 [1/1] (0.00ns)   --->   "%bitcast_ln39_24 = bitcast i32 %Layer1_Weights_CPU_load_25" [cnn_lenet.cpp:39]   --->   Operation 566 'bitcast' 'bitcast_ln39_24' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_36 : Operation 567 [2/2] (12.3ns)   --->   "%mul27_4_4 = fmul i32 %bitcast_ln39_24, i32 %bitcast_ln40_24" [cnn_lenet.cpp:39]   --->   Operation 567 'fmul' 'mul27_4_4' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 12.3>
ST_37 : Operation 568 [1/4] (10.5ns)   --->   "%somme_180 = fadd i32 %somme_179, i32 %mul27_1" [cnn_lenet.cpp:39]   --->   Operation 568 'fadd' 'somme_180' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 569 [1/2] (12.3ns)   --->   "%mul27_4_4 = fmul i32 %bitcast_ln39_24, i32 %bitcast_ln40_24" [cnn_lenet.cpp:39]   --->   Operation 569 'fmul' 'mul27_4_4' <Predicate = (!icmp_ln31)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 570 [4/4] (10.5ns)   --->   "%somme_181 = fadd i32 %somme_180, i32 %mul27_1_1" [cnn_lenet.cpp:39]   --->   Operation 570 'fadd' 'somme_181' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 10.5>
ST_39 : Operation 571 [3/4] (10.5ns)   --->   "%somme_181 = fadd i32 %somme_180, i32 %mul27_1_1" [cnn_lenet.cpp:39]   --->   Operation 571 'fadd' 'somme_181' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 10.5>
ST_40 : Operation 572 [2/4] (10.5ns)   --->   "%somme_181 = fadd i32 %somme_180, i32 %mul27_1_1" [cnn_lenet.cpp:39]   --->   Operation 572 'fadd' 'somme_181' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 10.5>
ST_41 : Operation 573 [1/4] (10.5ns)   --->   "%somme_181 = fadd i32 %somme_180, i32 %mul27_1_1" [cnn_lenet.cpp:39]   --->   Operation 573 'fadd' 'somme_181' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 10.5>
ST_42 : Operation 574 [4/4] (10.5ns)   --->   "%somme_182 = fadd i32 %somme_181, i32 %mul27_1_2" [cnn_lenet.cpp:39]   --->   Operation 574 'fadd' 'somme_182' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 10.5>
ST_43 : Operation 575 [3/4] (10.5ns)   --->   "%somme_182 = fadd i32 %somme_181, i32 %mul27_1_2" [cnn_lenet.cpp:39]   --->   Operation 575 'fadd' 'somme_182' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 10.5>
ST_44 : Operation 576 [2/4] (10.5ns)   --->   "%somme_182 = fadd i32 %somme_181, i32 %mul27_1_2" [cnn_lenet.cpp:39]   --->   Operation 576 'fadd' 'somme_182' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 10.5>
ST_45 : Operation 577 [1/4] (10.5ns)   --->   "%somme_182 = fadd i32 %somme_181, i32 %mul27_1_2" [cnn_lenet.cpp:39]   --->   Operation 577 'fadd' 'somme_182' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 10.5>
ST_46 : Operation 578 [4/4] (10.5ns)   --->   "%somme_183 = fadd i32 %somme_182, i32 %mul27_1_3" [cnn_lenet.cpp:39]   --->   Operation 578 'fadd' 'somme_183' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 10.5>
ST_47 : Operation 579 [3/4] (10.5ns)   --->   "%somme_183 = fadd i32 %somme_182, i32 %mul27_1_3" [cnn_lenet.cpp:39]   --->   Operation 579 'fadd' 'somme_183' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 10.5>
ST_48 : Operation 580 [2/4] (10.5ns)   --->   "%somme_183 = fadd i32 %somme_182, i32 %mul27_1_3" [cnn_lenet.cpp:39]   --->   Operation 580 'fadd' 'somme_183' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 10.5>
ST_49 : Operation 581 [1/4] (10.5ns)   --->   "%somme_183 = fadd i32 %somme_182, i32 %mul27_1_3" [cnn_lenet.cpp:39]   --->   Operation 581 'fadd' 'somme_183' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 10.5>
ST_50 : Operation 582 [4/4] (10.5ns)   --->   "%somme_184 = fadd i32 %somme_183, i32 %mul27_1_4" [cnn_lenet.cpp:39]   --->   Operation 582 'fadd' 'somme_184' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 10.5>
ST_51 : Operation 583 [3/4] (10.5ns)   --->   "%somme_184 = fadd i32 %somme_183, i32 %mul27_1_4" [cnn_lenet.cpp:39]   --->   Operation 583 'fadd' 'somme_184' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 10.5>
ST_52 : Operation 584 [2/4] (10.5ns)   --->   "%somme_184 = fadd i32 %somme_183, i32 %mul27_1_4" [cnn_lenet.cpp:39]   --->   Operation 584 'fadd' 'somme_184' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 10.5>
ST_53 : Operation 585 [1/4] (10.5ns)   --->   "%somme_184 = fadd i32 %somme_183, i32 %mul27_1_4" [cnn_lenet.cpp:39]   --->   Operation 585 'fadd' 'somme_184' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 10.5>
ST_54 : Operation 586 [4/4] (10.5ns)   --->   "%somme_185 = fadd i32 %somme_184, i32 %mul27_2" [cnn_lenet.cpp:39]   --->   Operation 586 'fadd' 'somme_185' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 10.5>
ST_55 : Operation 587 [3/4] (10.5ns)   --->   "%somme_185 = fadd i32 %somme_184, i32 %mul27_2" [cnn_lenet.cpp:39]   --->   Operation 587 'fadd' 'somme_185' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 10.5>
ST_56 : Operation 588 [2/4] (10.5ns)   --->   "%somme_185 = fadd i32 %somme_184, i32 %mul27_2" [cnn_lenet.cpp:39]   --->   Operation 588 'fadd' 'somme_185' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 10.5>
ST_57 : Operation 589 [1/4] (10.5ns)   --->   "%somme_185 = fadd i32 %somme_184, i32 %mul27_2" [cnn_lenet.cpp:39]   --->   Operation 589 'fadd' 'somme_185' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 10.5>
ST_58 : Operation 590 [4/4] (10.5ns)   --->   "%somme_186 = fadd i32 %somme_185, i32 %mul27_2_1" [cnn_lenet.cpp:39]   --->   Operation 590 'fadd' 'somme_186' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 10.5>
ST_59 : Operation 591 [3/4] (10.5ns)   --->   "%somme_186 = fadd i32 %somme_185, i32 %mul27_2_1" [cnn_lenet.cpp:39]   --->   Operation 591 'fadd' 'somme_186' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 10.5>
ST_60 : Operation 592 [2/4] (10.5ns)   --->   "%somme_186 = fadd i32 %somme_185, i32 %mul27_2_1" [cnn_lenet.cpp:39]   --->   Operation 592 'fadd' 'somme_186' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 10.5>
ST_61 : Operation 593 [1/4] (10.5ns)   --->   "%somme_186 = fadd i32 %somme_185, i32 %mul27_2_1" [cnn_lenet.cpp:39]   --->   Operation 593 'fadd' 'somme_186' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 10.5>
ST_62 : Operation 594 [4/4] (10.5ns)   --->   "%somme_187 = fadd i32 %somme_186, i32 %mul27_2_2" [cnn_lenet.cpp:39]   --->   Operation 594 'fadd' 'somme_187' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 10.5>
ST_63 : Operation 595 [3/4] (10.5ns)   --->   "%somme_187 = fadd i32 %somme_186, i32 %mul27_2_2" [cnn_lenet.cpp:39]   --->   Operation 595 'fadd' 'somme_187' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 10.5>
ST_64 : Operation 596 [2/4] (10.5ns)   --->   "%somme_187 = fadd i32 %somme_186, i32 %mul27_2_2" [cnn_lenet.cpp:39]   --->   Operation 596 'fadd' 'somme_187' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 10.5>
ST_65 : Operation 597 [1/4] (10.5ns)   --->   "%somme_187 = fadd i32 %somme_186, i32 %mul27_2_2" [cnn_lenet.cpp:39]   --->   Operation 597 'fadd' 'somme_187' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 10.5>
ST_66 : Operation 598 [4/4] (10.5ns)   --->   "%somme_188 = fadd i32 %somme_187, i32 %mul27_2_3" [cnn_lenet.cpp:39]   --->   Operation 598 'fadd' 'somme_188' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 10.5>
ST_67 : Operation 599 [3/4] (10.5ns)   --->   "%somme_188 = fadd i32 %somme_187, i32 %mul27_2_3" [cnn_lenet.cpp:39]   --->   Operation 599 'fadd' 'somme_188' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 10.5>
ST_68 : Operation 600 [2/4] (10.5ns)   --->   "%somme_188 = fadd i32 %somme_187, i32 %mul27_2_3" [cnn_lenet.cpp:39]   --->   Operation 600 'fadd' 'somme_188' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 10.5>
ST_69 : Operation 601 [1/4] (10.5ns)   --->   "%somme_188 = fadd i32 %somme_187, i32 %mul27_2_3" [cnn_lenet.cpp:39]   --->   Operation 601 'fadd' 'somme_188' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 10.5>
ST_70 : Operation 602 [4/4] (10.5ns)   --->   "%somme_189 = fadd i32 %somme_188, i32 %mul27_2_4" [cnn_lenet.cpp:39]   --->   Operation 602 'fadd' 'somme_189' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 10.5>
ST_71 : Operation 603 [3/4] (10.5ns)   --->   "%somme_189 = fadd i32 %somme_188, i32 %mul27_2_4" [cnn_lenet.cpp:39]   --->   Operation 603 'fadd' 'somme_189' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 10.5>
ST_72 : Operation 604 [2/4] (10.5ns)   --->   "%somme_189 = fadd i32 %somme_188, i32 %mul27_2_4" [cnn_lenet.cpp:39]   --->   Operation 604 'fadd' 'somme_189' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 10.5>
ST_73 : Operation 605 [1/4] (10.5ns)   --->   "%somme_189 = fadd i32 %somme_188, i32 %mul27_2_4" [cnn_lenet.cpp:39]   --->   Operation 605 'fadd' 'somme_189' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 10.5>
ST_74 : Operation 606 [4/4] (10.5ns)   --->   "%somme_190 = fadd i32 %somme_189, i32 %mul27_3" [cnn_lenet.cpp:39]   --->   Operation 606 'fadd' 'somme_190' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 10.5>
ST_75 : Operation 607 [3/4] (10.5ns)   --->   "%somme_190 = fadd i32 %somme_189, i32 %mul27_3" [cnn_lenet.cpp:39]   --->   Operation 607 'fadd' 'somme_190' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 10.5>
ST_76 : Operation 608 [2/4] (10.5ns)   --->   "%somme_190 = fadd i32 %somme_189, i32 %mul27_3" [cnn_lenet.cpp:39]   --->   Operation 608 'fadd' 'somme_190' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 10.5>
ST_77 : Operation 609 [1/4] (10.5ns)   --->   "%somme_190 = fadd i32 %somme_189, i32 %mul27_3" [cnn_lenet.cpp:39]   --->   Operation 609 'fadd' 'somme_190' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 10.5>
ST_78 : Operation 610 [4/4] (10.5ns)   --->   "%somme_191 = fadd i32 %somme_190, i32 %mul27_3_1" [cnn_lenet.cpp:39]   --->   Operation 610 'fadd' 'somme_191' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 10.5>
ST_79 : Operation 611 [3/4] (10.5ns)   --->   "%somme_191 = fadd i32 %somme_190, i32 %mul27_3_1" [cnn_lenet.cpp:39]   --->   Operation 611 'fadd' 'somme_191' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 10.5>
ST_80 : Operation 612 [2/4] (10.5ns)   --->   "%somme_191 = fadd i32 %somme_190, i32 %mul27_3_1" [cnn_lenet.cpp:39]   --->   Operation 612 'fadd' 'somme_191' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 10.5>
ST_81 : Operation 613 [1/4] (10.5ns)   --->   "%somme_191 = fadd i32 %somme_190, i32 %mul27_3_1" [cnn_lenet.cpp:39]   --->   Operation 613 'fadd' 'somme_191' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 10.5>
ST_82 : Operation 614 [4/4] (10.5ns)   --->   "%somme_192 = fadd i32 %somme_191, i32 %mul27_3_2" [cnn_lenet.cpp:39]   --->   Operation 614 'fadd' 'somme_192' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 10.5>
ST_83 : Operation 615 [3/4] (10.5ns)   --->   "%somme_192 = fadd i32 %somme_191, i32 %mul27_3_2" [cnn_lenet.cpp:39]   --->   Operation 615 'fadd' 'somme_192' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 10.5>
ST_84 : Operation 616 [2/4] (10.5ns)   --->   "%somme_192 = fadd i32 %somme_191, i32 %mul27_3_2" [cnn_lenet.cpp:39]   --->   Operation 616 'fadd' 'somme_192' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 10.5>
ST_85 : Operation 617 [1/4] (10.5ns)   --->   "%somme_192 = fadd i32 %somme_191, i32 %mul27_3_2" [cnn_lenet.cpp:39]   --->   Operation 617 'fadd' 'somme_192' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 10.5>
ST_86 : Operation 618 [4/4] (10.5ns)   --->   "%somme_193 = fadd i32 %somme_192, i32 %mul27_3_3" [cnn_lenet.cpp:39]   --->   Operation 618 'fadd' 'somme_193' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 10.5>
ST_87 : Operation 619 [3/4] (10.5ns)   --->   "%somme_193 = fadd i32 %somme_192, i32 %mul27_3_3" [cnn_lenet.cpp:39]   --->   Operation 619 'fadd' 'somme_193' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 10.5>
ST_88 : Operation 620 [2/4] (10.5ns)   --->   "%somme_193 = fadd i32 %somme_192, i32 %mul27_3_3" [cnn_lenet.cpp:39]   --->   Operation 620 'fadd' 'somme_193' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 10.5>
ST_89 : Operation 621 [1/4] (10.5ns)   --->   "%somme_193 = fadd i32 %somme_192, i32 %mul27_3_3" [cnn_lenet.cpp:39]   --->   Operation 621 'fadd' 'somme_193' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 10.5>
ST_90 : Operation 622 [4/4] (10.5ns)   --->   "%somme_194 = fadd i32 %somme_193, i32 %mul27_3_4" [cnn_lenet.cpp:39]   --->   Operation 622 'fadd' 'somme_194' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 10.5>
ST_91 : Operation 623 [3/4] (10.5ns)   --->   "%somme_194 = fadd i32 %somme_193, i32 %mul27_3_4" [cnn_lenet.cpp:39]   --->   Operation 623 'fadd' 'somme_194' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 10.5>
ST_92 : Operation 624 [2/4] (10.5ns)   --->   "%somme_194 = fadd i32 %somme_193, i32 %mul27_3_4" [cnn_lenet.cpp:39]   --->   Operation 624 'fadd' 'somme_194' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 10.5>
ST_93 : Operation 625 [1/4] (10.5ns)   --->   "%somme_194 = fadd i32 %somme_193, i32 %mul27_3_4" [cnn_lenet.cpp:39]   --->   Operation 625 'fadd' 'somme_194' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 10.5>
ST_94 : Operation 626 [4/4] (10.5ns)   --->   "%somme_195 = fadd i32 %somme_194, i32 %mul27_4" [cnn_lenet.cpp:39]   --->   Operation 626 'fadd' 'somme_195' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 10.5>
ST_95 : Operation 627 [3/4] (10.5ns)   --->   "%somme_195 = fadd i32 %somme_194, i32 %mul27_4" [cnn_lenet.cpp:39]   --->   Operation 627 'fadd' 'somme_195' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 10.5>
ST_96 : Operation 628 [2/4] (10.5ns)   --->   "%somme_195 = fadd i32 %somme_194, i32 %mul27_4" [cnn_lenet.cpp:39]   --->   Operation 628 'fadd' 'somme_195' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 10.5>
ST_97 : Operation 629 [1/4] (10.5ns)   --->   "%somme_195 = fadd i32 %somme_194, i32 %mul27_4" [cnn_lenet.cpp:39]   --->   Operation 629 'fadd' 'somme_195' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 10.5>
ST_98 : Operation 630 [4/4] (10.5ns)   --->   "%somme_196 = fadd i32 %somme_195, i32 %mul27_4_1" [cnn_lenet.cpp:39]   --->   Operation 630 'fadd' 'somme_196' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 661 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 661 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 99 <SV = 98> <Delay = 10.5>
ST_99 : Operation 631 [3/4] (10.5ns)   --->   "%somme_196 = fadd i32 %somme_195, i32 %mul27_4_1" [cnn_lenet.cpp:39]   --->   Operation 631 'fadd' 'somme_196' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 10.5>
ST_100 : Operation 632 [2/4] (10.5ns)   --->   "%somme_196 = fadd i32 %somme_195, i32 %mul27_4_1" [cnn_lenet.cpp:39]   --->   Operation 632 'fadd' 'somme_196' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 10.5>
ST_101 : Operation 633 [1/4] (10.5ns)   --->   "%somme_196 = fadd i32 %somme_195, i32 %mul27_4_1" [cnn_lenet.cpp:39]   --->   Operation 633 'fadd' 'somme_196' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 10.5>
ST_102 : Operation 634 [4/4] (10.5ns)   --->   "%somme_197 = fadd i32 %somme_196, i32 %mul27_4_2" [cnn_lenet.cpp:39]   --->   Operation 634 'fadd' 'somme_197' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 10.5>
ST_103 : Operation 635 [3/4] (10.5ns)   --->   "%somme_197 = fadd i32 %somme_196, i32 %mul27_4_2" [cnn_lenet.cpp:39]   --->   Operation 635 'fadd' 'somme_197' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 10.5>
ST_104 : Operation 636 [2/4] (10.5ns)   --->   "%somme_197 = fadd i32 %somme_196, i32 %mul27_4_2" [cnn_lenet.cpp:39]   --->   Operation 636 'fadd' 'somme_197' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 10.5>
ST_105 : Operation 637 [1/4] (10.5ns)   --->   "%somme_197 = fadd i32 %somme_196, i32 %mul27_4_2" [cnn_lenet.cpp:39]   --->   Operation 637 'fadd' 'somme_197' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 10.5>
ST_106 : Operation 638 [4/4] (10.5ns)   --->   "%somme_198 = fadd i32 %somme_197, i32 %mul27_4_3" [cnn_lenet.cpp:39]   --->   Operation 638 'fadd' 'somme_198' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 10.5>
ST_107 : Operation 639 [3/4] (10.5ns)   --->   "%somme_198 = fadd i32 %somme_197, i32 %mul27_4_3" [cnn_lenet.cpp:39]   --->   Operation 639 'fadd' 'somme_198' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 10.5>
ST_108 : Operation 640 [2/4] (10.5ns)   --->   "%somme_198 = fadd i32 %somme_197, i32 %mul27_4_3" [cnn_lenet.cpp:39]   --->   Operation 640 'fadd' 'somme_198' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 10.5>
ST_109 : Operation 641 [1/4] (10.5ns)   --->   "%somme_198 = fadd i32 %somme_197, i32 %mul27_4_3" [cnn_lenet.cpp:39]   --->   Operation 641 'fadd' 'somme_198' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 10.5>
ST_110 : Operation 642 [4/4] (10.5ns)   --->   "%somme_199 = fadd i32 %somme_198, i32 %mul27_4_4" [cnn_lenet.cpp:39]   --->   Operation 642 'fadd' 'somme_199' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 10.5>
ST_111 : Operation 643 [3/4] (10.5ns)   --->   "%somme_199 = fadd i32 %somme_198, i32 %mul27_4_4" [cnn_lenet.cpp:39]   --->   Operation 643 'fadd' 'somme_199' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 10.5>
ST_112 : Operation 644 [2/4] (10.5ns)   --->   "%somme_199 = fadd i32 %somme_198, i32 %mul27_4_4" [cnn_lenet.cpp:39]   --->   Operation 644 'fadd' 'somme_199' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 10.5>
ST_113 : Operation 645 [1/4] (10.5ns)   --->   "%somme_199 = fadd i32 %somme_198, i32 %mul27_4_4" [cnn_lenet.cpp:39]   --->   Operation 645 'fadd' 'somme_199' <Predicate = (!icmp_ln31)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 5.43>
ST_114 : Operation 646 [10/10] (5.43ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_199, i32 %sigmoidLUT_1" [cnn_lenet.cpp:43]   --->   Operation 646 'call' 'tmp_1' <Predicate = (!icmp_ln31)> <Delay = 5.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 115 <SV = 114> <Delay = 13.9>
ST_115 : Operation 647 [9/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_199, i32 %sigmoidLUT_1" [cnn_lenet.cpp:43]   --->   Operation 647 'call' 'tmp_1' <Predicate = (!icmp_ln31)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 116 <SV = 115> <Delay = 13.9>
ST_116 : Operation 648 [8/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_199, i32 %sigmoidLUT_1" [cnn_lenet.cpp:43]   --->   Operation 648 'call' 'tmp_1' <Predicate = (!icmp_ln31)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 117 <SV = 116> <Delay = 13.9>
ST_117 : Operation 649 [7/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_199, i32 %sigmoidLUT_1" [cnn_lenet.cpp:43]   --->   Operation 649 'call' 'tmp_1' <Predicate = (!icmp_ln31)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 118 <SV = 117> <Delay = 13.9>
ST_118 : Operation 650 [6/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_199, i32 %sigmoidLUT_1" [cnn_lenet.cpp:43]   --->   Operation 650 'call' 'tmp_1' <Predicate = (!icmp_ln31)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 119 <SV = 118> <Delay = 13.9>
ST_119 : Operation 651 [5/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_199, i32 %sigmoidLUT_1" [cnn_lenet.cpp:43]   --->   Operation 651 'call' 'tmp_1' <Predicate = (!icmp_ln31)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 120 <SV = 119> <Delay = 13.9>
ST_120 : Operation 652 [4/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_199, i32 %sigmoidLUT_1" [cnn_lenet.cpp:43]   --->   Operation 652 'call' 'tmp_1' <Predicate = (!icmp_ln31)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 121 <SV = 120> <Delay = 13.9>
ST_121 : Operation 653 [3/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_199, i32 %sigmoidLUT_1" [cnn_lenet.cpp:43]   --->   Operation 653 'call' 'tmp_1' <Predicate = (!icmp_ln31)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 122 <SV = 121> <Delay = 13.9>
ST_122 : Operation 654 [2/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_199, i32 %sigmoidLUT_1" [cnn_lenet.cpp:43]   --->   Operation 654 'call' 'tmp_1' <Predicate = (!icmp_ln31)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 123 <SV = 122> <Delay = 7.50>
ST_123 : Operation 655 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 25, i32 0, i32 0, i32 0, void @empty_0" [cnn_lenet.cpp:34]   --->   Operation 655 'specpipeline' 'specpipeline_ln34' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_123 : Operation 656 [1/10] (4.24ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_199, i32 %sigmoidLUT_1" [cnn_lenet.cpp:43]   --->   Operation 656 'call' 'tmp_1' <Predicate = (!icmp_ln31)> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_123 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i10 %add_ln43" [cnn_lenet.cpp:43]   --->   Operation 657 'zext' 'zext_ln43' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_123 : Operation 658 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast i32 %tmp_1" [cnn_lenet.cpp:43]   --->   Operation 658 'bitcast' 'bitcast_ln43' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_123 : Operation 659 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln43" [cnn_lenet.cpp:43]   --->   Operation 659 'getelementptr' 'Layer2_Neurons_CPU_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_123 : Operation 660 [1/1] (3.25ns)   --->   "%store_ln43 = store i32 %bitcast_ln43, i10 %Layer2_Neurons_CPU_addr" [cnn_lenet.cpp:43]   --->   Operation 660 'store' 'store_ln43' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20.000ns, clock uncertainty: 5.400ns.

 <State 1>: 11.026ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [18]  (1.588 ns)
	'load' operation 8 bit ('indvar_flatten_load', cnn_lenet.cpp:32) on local variable 'indvar_flatten' [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln32', cnn_lenet.cpp:32) [37]  (1.915 ns)
	'select' operation 4 bit ('select_ln28', cnn_lenet.cpp:28) [38]  (1.024 ns)
	'add' operation 4 bit ('add_ln32', cnn_lenet.cpp:32) [45]  (1.735 ns)
	'select' operation 4 bit ('select_ln32', cnn_lenet.cpp:32) [52]  (1.024 ns)
	'mul' operation 10 bit ('empty_230', cnn_lenet.cpp:32) [146]  (3.740 ns)

 <State 2>: 7.034ns
The critical path consists of the following:
	'mul' operation 8 bit ('empty_247', cnn_lenet.cpp:31) [54]  (3.780 ns)
	'getelementptr' operation 8 bit ('Layer1_Weights_CPU_addr', cnn_lenet.cpp:31) [56]  (0.000 ns)
	'load' operation 32 bit ('Layer1_Weights_CPU_load', cnn_lenet.cpp:31) on array 'Layer1_Weights_CPU' [61]  (3.254 ns)

 <State 3>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_242', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [189]  (14.600 ns)

 <State 4>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_242', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [189]  (14.600 ns)

 <State 5>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_242', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [189]  (14.600 ns)

 <State 6>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_242', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [189]  (14.600 ns)

 <State 7>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_242', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [189]  (14.600 ns)

 <State 8>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_242', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [189]  (14.600 ns)

 <State 9>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_242', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [189]  (14.600 ns)

 <State 10>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_242', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [189]  (14.600 ns)

 <State 11>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [190]  (14.600 ns)

 <State 12>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_1', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [192]  (14.600 ns)

 <State 13>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_2', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [194]  (14.600 ns)

 <State 14>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_3', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [196]  (14.600 ns)

 <State 15>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_4', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [198]  (14.600 ns)

 <State 16>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [224]  (14.600 ns)

 <State 17>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_1', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [226]  (14.600 ns)

 <State 18>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_2', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [228]  (14.600 ns)

 <State 19>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_3', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [230]  (14.600 ns)

 <State 20>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_4', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [232]  (14.600 ns)

 <State 21>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [258]  (14.600 ns)

 <State 22>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read_1', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [260]  (14.600 ns)

 <State 23>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read_2', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [262]  (14.600 ns)

 <State 24>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read_3', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [264]  (14.600 ns)

 <State 25>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read_4', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [266]  (14.600 ns)

 <State 26>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [292]  (14.600 ns)

 <State 27>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read_1', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [294]  (14.600 ns)

 <State 28>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read_2', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [296]  (14.600 ns)

 <State 29>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read_3', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [298]  (14.600 ns)

 <State 30>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read_4', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [300]  (14.600 ns)

 <State 31>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [326]  (14.600 ns)

 <State 32>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read_1', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [328]  (14.600 ns)

 <State 33>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read_2', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [330]  (14.600 ns)

 <State 34>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read_3', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [332]  (14.600 ns)

 <State 35>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read_4', cnn_lenet.cpp:40) on port 'gmem' (cnn_lenet.cpp:40) [334]  (14.600 ns)

 <State 36>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_4_3', cnn_lenet.cpp:39) [348]  (12.383 ns)

 <State 37>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_4_4', cnn_lenet.cpp:39) [352]  (12.383 ns)

 <State 38>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [239]  (10.533 ns)

 <State 39>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [239]  (10.533 ns)

 <State 40>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [239]  (10.533 ns)

 <State 41>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [239]  (10.533 ns)

 <State 42>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [243]  (10.533 ns)

 <State 43>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [243]  (10.533 ns)

 <State 44>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [243]  (10.533 ns)

 <State 45>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [243]  (10.533 ns)

 <State 46>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [247]  (10.533 ns)

 <State 47>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [247]  (10.533 ns)

 <State 48>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [247]  (10.533 ns)

 <State 49>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [247]  (10.533 ns)

 <State 50>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [251]  (10.533 ns)

 <State 51>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [251]  (10.533 ns)

 <State 52>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [251]  (10.533 ns)

 <State 53>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [251]  (10.533 ns)

 <State 54>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [269]  (10.533 ns)

 <State 55>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [269]  (10.533 ns)

 <State 56>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [269]  (10.533 ns)

 <State 57>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [269]  (10.533 ns)

 <State 58>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [273]  (10.533 ns)

 <State 59>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [273]  (10.533 ns)

 <State 60>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [273]  (10.533 ns)

 <State 61>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [273]  (10.533 ns)

 <State 62>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [277]  (10.533 ns)

 <State 63>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [277]  (10.533 ns)

 <State 64>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [277]  (10.533 ns)

 <State 65>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [277]  (10.533 ns)

 <State 66>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [281]  (10.533 ns)

 <State 67>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [281]  (10.533 ns)

 <State 68>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [281]  (10.533 ns)

 <State 69>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [281]  (10.533 ns)

 <State 70>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [285]  (10.533 ns)

 <State 71>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [285]  (10.533 ns)

 <State 72>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [285]  (10.533 ns)

 <State 73>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [285]  (10.533 ns)

 <State 74>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [303]  (10.533 ns)

 <State 75>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [303]  (10.533 ns)

 <State 76>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [303]  (10.533 ns)

 <State 77>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [303]  (10.533 ns)

 <State 78>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [307]  (10.533 ns)

 <State 79>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [307]  (10.533 ns)

 <State 80>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [307]  (10.533 ns)

 <State 81>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [307]  (10.533 ns)

 <State 82>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [311]  (10.533 ns)

 <State 83>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [311]  (10.533 ns)

 <State 84>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [311]  (10.533 ns)

 <State 85>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [311]  (10.533 ns)

 <State 86>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [315]  (10.533 ns)

 <State 87>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [315]  (10.533 ns)

 <State 88>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [315]  (10.533 ns)

 <State 89>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [315]  (10.533 ns)

 <State 90>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [319]  (10.533 ns)

 <State 91>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [319]  (10.533 ns)

 <State 92>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [319]  (10.533 ns)

 <State 93>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [319]  (10.533 ns)

 <State 94>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [337]  (10.533 ns)

 <State 95>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [337]  (10.533 ns)

 <State 96>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [337]  (10.533 ns)

 <State 97>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [337]  (10.533 ns)

 <State 98>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [341]  (10.533 ns)

 <State 99>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [341]  (10.533 ns)

 <State 100>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [341]  (10.533 ns)

 <State 101>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [341]  (10.533 ns)

 <State 102>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [345]  (10.533 ns)

 <State 103>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [345]  (10.533 ns)

 <State 104>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [345]  (10.533 ns)

 <State 105>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [345]  (10.533 ns)

 <State 106>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [349]  (10.533 ns)

 <State 107>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [349]  (10.533 ns)

 <State 108>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [349]  (10.533 ns)

 <State 109>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [349]  (10.533 ns)

 <State 110>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [353]  (10.533 ns)

 <State 111>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [353]  (10.533 ns)

 <State 112>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [353]  (10.533 ns)

 <State 113>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:39) [353]  (10.533 ns)

 <State 114>: 5.431ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:43) to 'SIGMOID' [354]  (5.431 ns)

 <State 115>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:43) to 'SIGMOID' [354]  (13.966 ns)

 <State 116>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:43) to 'SIGMOID' [354]  (13.966 ns)

 <State 117>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:43) to 'SIGMOID' [354]  (13.966 ns)

 <State 118>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:43) to 'SIGMOID' [354]  (13.966 ns)

 <State 119>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:43) to 'SIGMOID' [354]  (13.966 ns)

 <State 120>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:43) to 'SIGMOID' [354]  (13.966 ns)

 <State 121>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:43) to 'SIGMOID' [354]  (13.966 ns)

 <State 122>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:43) to 'SIGMOID' [354]  (13.966 ns)

 <State 123>: 7.501ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:43) to 'SIGMOID' [354]  (4.247 ns)
	'store' operation 0 bit ('store_ln43', cnn_lenet.cpp:43) of variable 'bitcast_ln43', cnn_lenet.cpp:43 on array 'Layer2_Neurons_CPU' [360]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
