// Seed: 21356308
module module_0 (
    output uwire id_0,
    output supply1 id_1,
    output supply0 id_2,
    output wor id_3,
    input tri0 id_4,
    output wand id_5,
    input wire id_6,
    input uwire id_7,
    input wand id_8,
    output wand id_9,
    output wire id_10,
    input supply0 id_11,
    input tri1 id_12
);
  wire id_14;
endmodule
module module_1 (
    input  wire id_0,
    output wand id_1,
    output tri0 id_2,
    output wor  id_3
);
  assign id_3 = 1;
  wire id_5;
  module_0(
      id_3, id_3, id_2, id_3, id_0, id_1, id_0, id_0, id_0, id_2, id_2, id_0, id_0
  );
  assign id_2 = ^1;
endmodule
