<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>CriticalAntiDepBreaker.cpp source code [llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='CriticalAntiDepBreaker.cpp.html'>CriticalAntiDepBreaker.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- CriticalAntiDepBreaker.cpp - Anti-dep breaker ----------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the CriticalAntiDepBreaker class, which</i></td></tr>
<tr><th id="10">10</th><td><i>// implements register anti-dependence breaking along a blocks</i></td></tr>
<tr><th id="11">11</th><td><i>// critical path during post-RA scheduler.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="CriticalAntiDepBreaker.h.html">"CriticalAntiDepBreaker.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/CodeGen/RegisterClassInfo.h.html">"llvm/CodeGen/RegisterClassInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/CodeGen/ScheduleDAG.h.html">"llvm/CodeGen/ScheduleDAG.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../include/c++/7/map.html">&lt;map&gt;</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "post-RA-sched"</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><a class="type" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker" title='llvm::CriticalAntiDepBreaker' data-ref="llvm::CriticalAntiDepBreaker">CriticalAntiDepBreaker</a>::<dfn class="decl def" id="_ZN4llvm22CriticalAntiDepBreakerC1ERNS_15MachineFunctionERKNS_17RegisterClassInfoE" title='llvm::CriticalAntiDepBreaker::CriticalAntiDepBreaker' data-ref="_ZN4llvm22CriticalAntiDepBreakerC1ERNS_15MachineFunctionERKNS_17RegisterClassInfoE">CriticalAntiDepBreaker</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="24MFi" title='MFi' data-type='llvm::MachineFunction &amp;' data-ref="24MFi">MFi</dfn>,</td></tr>
<tr><th id="45">45</th><td>                                               <em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a> &amp;<dfn class="local col5 decl" id="25RCI" title='RCI' data-type='const llvm::RegisterClassInfo &amp;' data-ref="25RCI">RCI</dfn>)</td></tr>
<tr><th id="46">46</th><td>    : <a class="type" href="AntiDepBreaker.h.html#llvm::AntiDepBreaker" title='llvm::AntiDepBreaker' data-ref="llvm::AntiDepBreaker">AntiDepBreaker</a><a class="ref" href="AntiDepBreaker.h.html#31" title='llvm::AntiDepBreaker::AntiDepBreaker' data-ref="_ZN4llvm14AntiDepBreakerC1Ev">(</a>), <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::MF" title='llvm::CriticalAntiDepBreaker::MF' data-ref="llvm::CriticalAntiDepBreaker::MF">MF</a>(<a class="local col4 ref" href="#24MFi" title='MFi' data-ref="24MFi">MFi</a>), <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::MRI" title='llvm::CriticalAntiDepBreaker::MRI' data-ref="llvm::CriticalAntiDepBreaker::MRI">MRI</a>(<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::MF" title='llvm::CriticalAntiDepBreaker::MF' data-ref="llvm::CriticalAntiDepBreaker::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>()),</td></tr>
<tr><th id="47">47</th><td>      <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TII" title='llvm::CriticalAntiDepBreaker::TII' data-ref="llvm::CriticalAntiDepBreaker::TII">TII</a>(<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::MF" title='llvm::CriticalAntiDepBreaker::MF' data-ref="llvm::CriticalAntiDepBreaker::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>()),</td></tr>
<tr><th id="48">48</th><td>      <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>(<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::MF" title='llvm::CriticalAntiDepBreaker::MF' data-ref="llvm::CriticalAntiDepBreaker::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>()), <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::RegClassInfo" title='llvm::CriticalAntiDepBreaker::RegClassInfo' data-ref="llvm::CriticalAntiDepBreaker::RegClassInfo">RegClassInfo</a>(<a class="local col5 ref" href="#25RCI" title='RCI' data-ref="25RCI">RCI</a>),</td></tr>
<tr><th id="49">49</th><td>      <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1EmRKT_RKT0_" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1EmRKT_RKT0_">(</a><a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(), <b>nullptr</b>), <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KillIndices" title='llvm::CriticalAntiDepBreaker::KillIndices' data-ref="llvm::CriticalAntiDepBreaker::KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1EmRKT_RKT0_" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1EmRKT_RKT0_">(</a><a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(), <var>0</var>),</td></tr>
<tr><th id="50">50</th><td>      <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::DefIndices" title='llvm::CriticalAntiDepBreaker::DefIndices' data-ref="llvm::CriticalAntiDepBreaker::DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1EmRKT_RKT0_" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1EmRKT_RKT0_">(</a><a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(), <var>0</var>), <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KeepRegs" title='llvm::CriticalAntiDepBreaker::KeepRegs' data-ref="llvm::CriticalAntiDepBreaker::KeepRegs">KeepRegs</a><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(), <b>false</b>) {}</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><a class="type" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker" title='llvm::CriticalAntiDepBreaker' data-ref="llvm::CriticalAntiDepBreaker">CriticalAntiDepBreaker</a>::<dfn class="virtual decl def" id="_ZN4llvm22CriticalAntiDepBreakerD1Ev" title='llvm::CriticalAntiDepBreaker::~CriticalAntiDepBreaker' data-ref="_ZN4llvm22CriticalAntiDepBreakerD1Ev">~CriticalAntiDepBreaker</dfn>() = <b>default</b>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><em>void</em> <a class="type" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker" title='llvm::CriticalAntiDepBreaker' data-ref="llvm::CriticalAntiDepBreaker">CriticalAntiDepBreaker</a>::<dfn class="virtual decl def" id="_ZN4llvm22CriticalAntiDepBreaker10StartBlockEPNS_17MachineBasicBlockE" title='llvm::CriticalAntiDepBreaker::StartBlock' data-ref="_ZN4llvm22CriticalAntiDepBreaker10StartBlockEPNS_17MachineBasicBlockE">StartBlock</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="26BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="26BB">BB</dfn>) {</td></tr>
<tr><th id="55">55</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="27BBSize" title='BBSize' data-type='const unsigned int' data-ref="27BBSize">BBSize</dfn> = <a class="local col6 ref" href="#26BB" title='BB' data-ref="26BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4sizeEv" title='llvm::MachineBasicBlock::size' data-ref="_ZNK4llvm17MachineBasicBlock4sizeEv">size</a>();</td></tr>
<tr><th id="56">56</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="28i" title='i' data-type='unsigned int' data-ref="28i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="29e" title='e' data-type='unsigned int' data-ref="29e">e</dfn> = <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(); <a class="local col8 ref" href="#28i" title='i' data-ref="28i">i</a> != <a class="local col9 ref" href="#29e" title='e' data-ref="29e">e</a>; ++<a class="local col8 ref" href="#28i" title='i' data-ref="28i">i</a>) {</td></tr>
<tr><th id="57">57</th><td>    <i>// Clear out the register class data.</i></td></tr>
<tr><th id="58">58</th><td>    <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#28i" title='i' data-ref="28i">i</a>]</a> = <b>nullptr</b>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>    <i>// Initialize the indices to indicate that no registers are live.</i></td></tr>
<tr><th id="61">61</th><td>    <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KillIndices" title='llvm::CriticalAntiDepBreaker::KillIndices' data-ref="llvm::CriticalAntiDepBreaker::KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#28i" title='i' data-ref="28i">i</a>]</a> = ~<var>0u</var>;</td></tr>
<tr><th id="62">62</th><td>    <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::DefIndices" title='llvm::CriticalAntiDepBreaker::DefIndices' data-ref="llvm::CriticalAntiDepBreaker::DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#28i" title='i' data-ref="28i">i</a>]</a> = <a class="local col7 ref" href="#27BBSize" title='BBSize' data-ref="27BBSize">BBSize</a>;</td></tr>
<tr><th id="63">63</th><td>  }</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <i>// Clear "do not change" set.</i></td></tr>
<tr><th id="66">66</th><td>  <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KeepRegs" title='llvm::CriticalAntiDepBreaker::KeepRegs' data-ref="llvm::CriticalAntiDepBreaker::KeepRegs">KeepRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEv" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEv">reset</a>();</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <em>bool</em> <dfn class="local col0 decl" id="30IsReturnBlock" title='IsReturnBlock' data-type='bool' data-ref="30IsReturnBlock">IsReturnBlock</dfn> = <a class="local col6 ref" href="#26BB" title='BB' data-ref="26BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13isReturnBlockEv" title='llvm::MachineBasicBlock::isReturnBlock' data-ref="_ZNK4llvm17MachineBasicBlock13isReturnBlockEv">isReturnBlock</a>();</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <i>// Examine the live-in regs of all successors.</i></td></tr>
<tr><th id="71">71</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::succ_iterator" title='llvm::MachineBasicBlock::succ_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::iterator' data-ref="llvm::MachineBasicBlock::succ_iterator">succ_iterator</a> <dfn class="local col1 decl" id="31SI" title='SI' data-type='MachineBasicBlock::succ_iterator' data-ref="31SI">SI</dfn> = <a class="local col6 ref" href="#26BB" title='BB' data-ref="26BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(),</td></tr>
<tr><th id="72">72</th><td>         <dfn class="local col2 decl" id="32SE" title='SE' data-type='MachineBasicBlock::succ_iterator' data-ref="32SE">SE</dfn> = <a class="local col6 ref" href="#26BB" title='BB' data-ref="26BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZN4llvm17MachineBasicBlock8succ_endEv">succ_end</a>(); <a class="local col1 ref" href="#31SI" title='SI' data-ref="31SI">SI</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col2 ref" href="#32SE" title='SE' data-ref="32SE">SE</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col1 ref" href="#31SI" title='SI' data-ref="31SI">SI</a>)</td></tr>
<tr><th id="73">73</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="33LI" title='LI' data-type='const llvm::MachineBasicBlock::RegisterMaskPair &amp;' data-ref="33LI">LI</dfn> : (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col1 ref" href="#31SI" title='SI' data-ref="31SI">SI</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7liveinsEv" title='llvm::MachineBasicBlock::liveins' data-ref="_ZNK4llvm17MachineBasicBlock7liveinsEv">liveins</a>()) {</td></tr>
<tr><th id="74">74</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col4 decl" id="34AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="34AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col3 ref" href="#33LI" title='LI' data-ref="33LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair::PhysReg" title='llvm::MachineBasicBlock::RegisterMaskPair::PhysReg' data-ref="llvm::MachineBasicBlock::RegisterMaskPair::PhysReg">PhysReg</a>, <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>, <b>true</b>); <a class="local col4 ref" href="#34AI" title='AI' data-ref="34AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col4 ref" href="#34AI" title='AI' data-ref="34AI">AI</a>) {</td></tr>
<tr><th id="75">75</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="35Reg" title='Reg' data-type='unsigned int' data-ref="35Reg">Reg</dfn> = <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col4 ref" href="#34AI" title='AI' data-ref="34AI">AI</a>;</td></tr>
<tr><th id="76">76</th><td>        <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#35Reg" title='Reg' data-ref="35Reg">Reg</a>]</a> = <b>reinterpret_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;(-<var>1</var>);</td></tr>
<tr><th id="77">77</th><td>        <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KillIndices" title='llvm::CriticalAntiDepBreaker::KillIndices' data-ref="llvm::CriticalAntiDepBreaker::KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#35Reg" title='Reg' data-ref="35Reg">Reg</a>]</a> = <a class="local col7 ref" href="#27BBSize" title='BBSize' data-ref="27BBSize">BBSize</a>;</td></tr>
<tr><th id="78">78</th><td>        <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::DefIndices" title='llvm::CriticalAntiDepBreaker::DefIndices' data-ref="llvm::CriticalAntiDepBreaker::DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#35Reg" title='Reg' data-ref="35Reg">Reg</a>]</a> = ~<var>0u</var>;</td></tr>
<tr><th id="79">79</th><td>      }</td></tr>
<tr><th id="80">80</th><td>    }</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <i>// Mark live-out callee-saved registers. In a return block this is</i></td></tr>
<tr><th id="83">83</th><td><i>  // all callee-saved registers. In non-return this is any</i></td></tr>
<tr><th id="84">84</th><td><i>  // callee-saved register that is not saved in the prolog.</i></td></tr>
<tr><th id="85">85</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col6 decl" id="36MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="36MFI">MFI</dfn> = <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::MF" title='llvm::CriticalAntiDepBreaker::MF' data-ref="llvm::CriticalAntiDepBreaker::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="86">86</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col7 decl" id="37Pristine" title='Pristine' data-type='llvm::BitVector' data-ref="37Pristine">Pristine</dfn> = <a class="local col6 ref" href="#36MFI" title='MFI' data-ref="36MFI">MFI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getPristineRegsERKNS_15MachineFunctionE" title='llvm::MachineFrameInfo::getPristineRegs' data-ref="_ZNK4llvm16MachineFrameInfo15getPristineRegsERKNS_15MachineFunctionE">getPristineRegs</a>(<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::MF" title='llvm::CriticalAntiDepBreaker::MF' data-ref="llvm::CriticalAntiDepBreaker::MF">MF</a>);</td></tr>
<tr><th id="87">87</th><td>  <b>for</b> (<em>const</em> <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col8 decl" id="38I" title='I' data-type='const MCPhysReg *' data-ref="38I">I</dfn> = <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::MF" title='llvm::CriticalAntiDepBreaker::MF' data-ref="llvm::CriticalAntiDepBreaker::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18getCalleeSavedRegsEv" title='llvm::MachineRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm19MachineRegisterInfo18getCalleeSavedRegsEv">getCalleeSavedRegs</a>(); *<a class="local col8 ref" href="#38I" title='I' data-ref="38I">I</a>;</td></tr>
<tr><th id="88">88</th><td>       ++<a class="local col8 ref" href="#38I" title='I' data-ref="38I">I</a>) {</td></tr>
<tr><th id="89">89</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="39Reg" title='Reg' data-type='unsigned int' data-ref="39Reg">Reg</dfn> = *<a class="local col8 ref" href="#38I" title='I' data-ref="38I">I</a>;</td></tr>
<tr><th id="90">90</th><td>    <b>if</b> (!<a class="local col0 ref" href="#30IsReturnBlock" title='IsReturnBlock' data-ref="30IsReturnBlock">IsReturnBlock</a> &amp;&amp; !<a class="local col7 ref" href="#37Pristine" title='Pristine' data-ref="37Pristine">Pristine</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col9 ref" href="#39Reg" title='Reg' data-ref="39Reg">Reg</a>))</td></tr>
<tr><th id="91">91</th><td>      <b>continue</b>;</td></tr>
<tr><th id="92">92</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col0 decl" id="40AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="40AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a>*<a class="local col8 ref" href="#38I" title='I' data-ref="38I">I</a>, <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>, <b>true</b>); <a class="local col0 ref" href="#40AI" title='AI' data-ref="40AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col0 ref" href="#40AI" title='AI' data-ref="40AI">AI</a>) {</td></tr>
<tr><th id="93">93</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="41Reg" title='Reg' data-type='unsigned int' data-ref="41Reg">Reg</dfn> = <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col0 ref" href="#40AI" title='AI' data-ref="40AI">AI</a>;</td></tr>
<tr><th id="94">94</th><td>      <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#41Reg" title='Reg' data-ref="41Reg">Reg</a>]</a> = <b>reinterpret_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;(-<var>1</var>);</td></tr>
<tr><th id="95">95</th><td>      <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KillIndices" title='llvm::CriticalAntiDepBreaker::KillIndices' data-ref="llvm::CriticalAntiDepBreaker::KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#41Reg" title='Reg' data-ref="41Reg">Reg</a>]</a> = <a class="local col7 ref" href="#27BBSize" title='BBSize' data-ref="27BBSize">BBSize</a>;</td></tr>
<tr><th id="96">96</th><td>      <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::DefIndices" title='llvm::CriticalAntiDepBreaker::DefIndices' data-ref="llvm::CriticalAntiDepBreaker::DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#41Reg" title='Reg' data-ref="41Reg">Reg</a>]</a> = ~<var>0u</var>;</td></tr>
<tr><th id="97">97</th><td>    }</td></tr>
<tr><th id="98">98</th><td>  }</td></tr>
<tr><th id="99">99</th><td>}</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><em>void</em> <a class="type" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker" title='llvm::CriticalAntiDepBreaker' data-ref="llvm::CriticalAntiDepBreaker">CriticalAntiDepBreaker</a>::<dfn class="virtual decl def" id="_ZN4llvm22CriticalAntiDepBreaker11FinishBlockEv" title='llvm::CriticalAntiDepBreaker::FinishBlock' data-ref="_ZN4llvm22CriticalAntiDepBreaker11FinishBlockEv">FinishBlock</dfn>() {</td></tr>
<tr><th id="102">102</th><td>  <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::RegRefs" title='llvm::CriticalAntiDepBreaker::RegRefs' data-ref="llvm::CriticalAntiDepBreaker::RegRefs">RegRefs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_multimap.h.html#_ZNSt8multimap5clearEv" title='std::multimap::clear' data-ref="_ZNSt8multimap5clearEv">clear</a>();</td></tr>
<tr><th id="103">103</th><td>  <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KeepRegs" title='llvm::CriticalAntiDepBreaker::KeepRegs' data-ref="llvm::CriticalAntiDepBreaker::KeepRegs">KeepRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEv" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEv">reset</a>();</td></tr>
<tr><th id="104">104</th><td>}</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><em>void</em> <a class="type" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker" title='llvm::CriticalAntiDepBreaker' data-ref="llvm::CriticalAntiDepBreaker">CriticalAntiDepBreaker</a>::<dfn class="virtual decl def" id="_ZN4llvm22CriticalAntiDepBreaker7ObserveERNS_12MachineInstrEjj" title='llvm::CriticalAntiDepBreaker::Observe' data-ref="_ZN4llvm22CriticalAntiDepBreaker7ObserveERNS_12MachineInstrEjj">Observe</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="42MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="42MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="43Count" title='Count' data-type='unsigned int' data-ref="43Count">Count</dfn>,</td></tr>
<tr><th id="107">107</th><td>                                     <em>unsigned</em> <dfn class="local col4 decl" id="44InsertPosIndex" title='InsertPosIndex' data-type='unsigned int' data-ref="44InsertPosIndex">InsertPosIndex</dfn>) {</td></tr>
<tr><th id="108">108</th><td>  <i>// Kill instructions can define registers but are really nops, and there might</i></td></tr>
<tr><th id="109">109</th><td><i>  // be a real definition earlier that needs to be paired with uses dominated by</i></td></tr>
<tr><th id="110">110</th><td><i>  // this kill.</i></td></tr>
<tr><th id="111">111</th><td><i></i></td></tr>
<tr><th id="112">112</th><td><i>  // FIXME: It may be possible to remove the isKill() restriction once PR18663</i></td></tr>
<tr><th id="113">113</th><td><i>  // has been properly fixed. There can be value in processing kills as seen in</i></td></tr>
<tr><th id="114">114</th><td><i>  // the AggressiveAntiDepBreaker class.</i></td></tr>
<tr><th id="115">115</th><td>  <b>if</b> (<a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() || <a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isKillEv" title='llvm::MachineInstr::isKill' data-ref="_ZNK4llvm12MachineInstr6isKillEv">isKill</a>())</td></tr>
<tr><th id="116">116</th><td>    <b>return</b>;</td></tr>
<tr><th id="117">117</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Count &lt; InsertPosIndex &amp;&amp; &quot;Instruction index out of expected range!&quot;) ? void (0) : __assert_fail (&quot;Count &lt; InsertPosIndex &amp;&amp; \&quot;Instruction index out of expected range!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp&quot;, 117, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#43Count" title='Count' data-ref="43Count">Count</a> &lt; <a class="local col4 ref" href="#44InsertPosIndex" title='InsertPosIndex' data-ref="44InsertPosIndex">InsertPosIndex</a> &amp;&amp; <q>"Instruction index out of expected range!"</q>);</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="45Reg" title='Reg' data-type='unsigned int' data-ref="45Reg">Reg</dfn> = <var>0</var>; <a class="local col5 ref" href="#45Reg" title='Reg' data-ref="45Reg">Reg</a> != <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(); ++<a class="local col5 ref" href="#45Reg" title='Reg' data-ref="45Reg">Reg</a>) {</td></tr>
<tr><th id="120">120</th><td>    <b>if</b> (<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KillIndices" title='llvm::CriticalAntiDepBreaker::KillIndices' data-ref="llvm::CriticalAntiDepBreaker::KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#45Reg" title='Reg' data-ref="45Reg">Reg</a>]</a> != ~<var>0u</var>) {</td></tr>
<tr><th id="121">121</th><td>      <i>// If Reg is currently live, then mark that it can't be renamed as</i></td></tr>
<tr><th id="122">122</th><td><i>      // we don't know the extent of its live-range anymore (now that it</i></td></tr>
<tr><th id="123">123</th><td><i>      // has been scheduled).</i></td></tr>
<tr><th id="124">124</th><td>      <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#45Reg" title='Reg' data-ref="45Reg">Reg</a>]</a> = <b>reinterpret_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;(-<var>1</var>);</td></tr>
<tr><th id="125">125</th><td>      <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KillIndices" title='llvm::CriticalAntiDepBreaker::KillIndices' data-ref="llvm::CriticalAntiDepBreaker::KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#45Reg" title='Reg' data-ref="45Reg">Reg</a>]</a> = <a class="local col3 ref" href="#43Count" title='Count' data-ref="43Count">Count</a>;</td></tr>
<tr><th id="126">126</th><td>    } <b>else</b> <b>if</b> (<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::DefIndices" title='llvm::CriticalAntiDepBreaker::DefIndices' data-ref="llvm::CriticalAntiDepBreaker::DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#45Reg" title='Reg' data-ref="45Reg">Reg</a>]</a> &lt; <a class="local col4 ref" href="#44InsertPosIndex" title='InsertPosIndex' data-ref="44InsertPosIndex">InsertPosIndex</a> &amp;&amp; <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::DefIndices" title='llvm::CriticalAntiDepBreaker::DefIndices' data-ref="llvm::CriticalAntiDepBreaker::DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#45Reg" title='Reg' data-ref="45Reg">Reg</a>]</a> &gt;= <a class="local col3 ref" href="#43Count" title='Count' data-ref="43Count">Count</a>) {</td></tr>
<tr><th id="127">127</th><td>      <i>// Any register which was defined within the previous scheduling region</i></td></tr>
<tr><th id="128">128</th><td><i>      // may have been rescheduled and its lifetime may overlap with registers</i></td></tr>
<tr><th id="129">129</th><td><i>      // in ways not reflected in our current liveness state. For each such</i></td></tr>
<tr><th id="130">130</th><td><i>      // register, adjust the liveness state to be conservatively correct.</i></td></tr>
<tr><th id="131">131</th><td>      <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#45Reg" title='Reg' data-ref="45Reg">Reg</a>]</a> = <b>reinterpret_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;(-<var>1</var>);</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>      <i>// Move the def index to the end of the previous region, to reflect</i></td></tr>
<tr><th id="134">134</th><td><i>      // that the def could theoretically have been scheduled at the end.</i></td></tr>
<tr><th id="135">135</th><td>      <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::DefIndices" title='llvm::CriticalAntiDepBreaker::DefIndices' data-ref="llvm::CriticalAntiDepBreaker::DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#45Reg" title='Reg' data-ref="45Reg">Reg</a>]</a> = <a class="local col4 ref" href="#44InsertPosIndex" title='InsertPosIndex' data-ref="44InsertPosIndex">InsertPosIndex</a>;</td></tr>
<tr><th id="136">136</th><td>    }</td></tr>
<tr><th id="137">137</th><td>  }</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <a class="member" href="#_ZN4llvm22CriticalAntiDepBreaker18PrescanInstructionERNS_12MachineInstrE" title='llvm::CriticalAntiDepBreaker::PrescanInstruction' data-ref="_ZN4llvm22CriticalAntiDepBreaker18PrescanInstructionERNS_12MachineInstrE">PrescanInstruction</a>(<span class='refarg'><a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a></span>);</td></tr>
<tr><th id="140">140</th><td>  <a class="member" href="#_ZN4llvm22CriticalAntiDepBreaker15ScanInstructionERNS_12MachineInstrEj" title='llvm::CriticalAntiDepBreaker::ScanInstruction' data-ref="_ZN4llvm22CriticalAntiDepBreaker15ScanInstructionERNS_12MachineInstrEj">ScanInstruction</a>(<span class='refarg'><a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a></span>, <a class="local col3 ref" href="#43Count" title='Count' data-ref="43Count">Count</a>);</td></tr>
<tr><th id="141">141</th><td>}</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><i class="doc" data-doc="_ZL16CriticalPathStepPKN4llvm5SUnitE">/// CriticalPathStep - Return the next SUnit after SU on the bottom-up</i></td></tr>
<tr><th id="144">144</th><td><i class="doc" data-doc="_ZL16CriticalPathStepPKN4llvm5SUnitE">/// critical path.</i></td></tr>
<tr><th id="145">145</th><td><em>static</em> <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> *<dfn class="tu decl def" id="_ZL16CriticalPathStepPKN4llvm5SUnitE" title='CriticalPathStep' data-type='const llvm::SDep * CriticalPathStep(const llvm::SUnit * SU)' data-ref="_ZL16CriticalPathStepPKN4llvm5SUnitE">CriticalPathStep</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="46SU" title='SU' data-type='const llvm::SUnit *' data-ref="46SU">SU</dfn>) {</td></tr>
<tr><th id="146">146</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> *<dfn class="local col7 decl" id="47Next" title='Next' data-type='const llvm::SDep *' data-ref="47Next">Next</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="147">147</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="48NextDepth" title='NextDepth' data-type='unsigned int' data-ref="48NextDepth">NextDepth</dfn> = <var>0</var>;</td></tr>
<tr><th id="148">148</th><td>  <i>// Find the predecessor edge with the greatest depth.</i></td></tr>
<tr><th id="149">149</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>::<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::const_pred_iterator" title='llvm::SUnit::const_pred_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::const_iterator' data-ref="llvm::SUnit::const_pred_iterator">const_pred_iterator</a> <dfn class="local col9 decl" id="49P" title='P' data-type='SUnit::const_pred_iterator' data-ref="49P">P</dfn> = <a class="local col6 ref" href="#46SU" title='SU' data-ref="46SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <dfn class="local col0 decl" id="50PE" title='PE' data-type='SUnit::const_pred_iterator' data-ref="50PE">PE</dfn> = <a class="local col6 ref" href="#46SU" title='SU' data-ref="46SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZNK4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="150">150</th><td>       <a class="local col9 ref" href="#49P" title='P' data-ref="49P">P</a> != <a class="local col0 ref" href="#50PE" title='PE' data-ref="50PE">PE</a>; ++<a class="local col9 ref" href="#49P" title='P' data-ref="49P">P</a>) {</td></tr>
<tr><th id="151">151</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="51PredSU" title='PredSU' data-type='const llvm::SUnit *' data-ref="51PredSU">PredSU</dfn> = <a class="local col9 ref" href="#49P" title='P' data-ref="49P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="152">152</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="52PredLatency" title='PredLatency' data-type='unsigned int' data-ref="52PredLatency">PredLatency</dfn> = <a class="local col9 ref" href="#49P" title='P' data-ref="49P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>();</td></tr>
<tr><th id="153">153</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="53PredTotalLatency" title='PredTotalLatency' data-type='unsigned int' data-ref="53PredTotalLatency">PredTotalLatency</dfn> = <a class="local col1 ref" href="#51PredSU" title='PredSU' data-ref="51PredSU">PredSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() + <a class="local col2 ref" href="#52PredLatency" title='PredLatency' data-ref="52PredLatency">PredLatency</a>;</td></tr>
<tr><th id="154">154</th><td>    <i>// In the case of a latency tie, prefer an anti-dependency edge over</i></td></tr>
<tr><th id="155">155</th><td><i>    // other types of edges.</i></td></tr>
<tr><th id="156">156</th><td>    <b>if</b> (<a class="local col8 ref" href="#48NextDepth" title='NextDepth' data-ref="48NextDepth">NextDepth</a> &lt; <a class="local col3 ref" href="#53PredTotalLatency" title='PredTotalLatency' data-ref="53PredTotalLatency">PredTotalLatency</a> ||</td></tr>
<tr><th id="157">157</th><td>        (<a class="local col8 ref" href="#48NextDepth" title='NextDepth' data-ref="48NextDepth">NextDepth</a> == <a class="local col3 ref" href="#53PredTotalLatency" title='PredTotalLatency' data-ref="53PredTotalLatency">PredTotalLatency</a> &amp;&amp; <a class="local col9 ref" href="#49P" title='P' data-ref="49P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a>)) {</td></tr>
<tr><th id="158">158</th><td>      <a class="local col8 ref" href="#48NextDepth" title='NextDepth' data-ref="48NextDepth">NextDepth</a> = <a class="local col3 ref" href="#53PredTotalLatency" title='PredTotalLatency' data-ref="53PredTotalLatency">PredTotalLatency</a>;</td></tr>
<tr><th id="159">159</th><td>      <a class="local col7 ref" href="#47Next" title='Next' data-ref="47Next">Next</a> = &amp;*<a class="local col9 ref" href="#49P" title='P' data-ref="49P">P</a>;</td></tr>
<tr><th id="160">160</th><td>    }</td></tr>
<tr><th id="161">161</th><td>  }</td></tr>
<tr><th id="162">162</th><td>  <b>return</b> <a class="local col7 ref" href="#47Next" title='Next' data-ref="47Next">Next</a>;</td></tr>
<tr><th id="163">163</th><td>}</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><em>void</em> <a class="type" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker" title='llvm::CriticalAntiDepBreaker' data-ref="llvm::CriticalAntiDepBreaker">CriticalAntiDepBreaker</a>::<dfn class="decl def" id="_ZN4llvm22CriticalAntiDepBreaker18PrescanInstructionERNS_12MachineInstrE" title='llvm::CriticalAntiDepBreaker::PrescanInstruction' data-ref="_ZN4llvm22CriticalAntiDepBreaker18PrescanInstructionERNS_12MachineInstrE">PrescanInstruction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="54MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="54MI">MI</dfn>) {</td></tr>
<tr><th id="166">166</th><td>  <i>// It's not safe to change register allocation for source operands of</i></td></tr>
<tr><th id="167">167</th><td><i>  // instructions that have special allocation requirements. Also assume all</i></td></tr>
<tr><th id="168">168</th><td><i>  // registers used in a call must not be changed (ABI).</i></td></tr>
<tr><th id="169">169</th><td><i>  // FIXME: The issue with predicated instruction is more complex. We are being</i></td></tr>
<tr><th id="170">170</th><td><i>  // conservative here because the kill markers cannot be trusted after</i></td></tr>
<tr><th id="171">171</th><td><i>  // if-conversion:</i></td></tr>
<tr><th id="172">172</th><td><i>  // %r6 = LDR %sp, %reg0, 92, 14, %reg0; mem:LD4[FixedStack14]</i></td></tr>
<tr><th id="173">173</th><td><i>  // ...</i></td></tr>
<tr><th id="174">174</th><td><i>  // STR %r0, killed %r6, %reg0, 0, 0, %cpsr; mem:ST4[%395]</i></td></tr>
<tr><th id="175">175</th><td><i>  // %r6 = LDR %sp, %reg0, 100, 0, %cpsr; mem:LD4[FixedStack12]</i></td></tr>
<tr><th id="176">176</th><td><i>  // STR %r0, killed %r6, %reg0, 0, 14, %reg0; mem:ST4[%396](align=8)</i></td></tr>
<tr><th id="177">177</th><td><i>  //</i></td></tr>
<tr><th id="178">178</th><td><i>  // The first R6 kill is not really a kill since it's killed by a predicated</i></td></tr>
<tr><th id="179">179</th><td><i>  // instruction which may not be executed. The second R6 def may or may not</i></td></tr>
<tr><th id="180">180</th><td><i>  // re-define R6 so it's not safe to change it since the last R6 use cannot be</i></td></tr>
<tr><th id="181">181</th><td><i>  // changed.</i></td></tr>
<tr><th id="182">182</th><td>  <em>bool</em> <dfn class="local col5 decl" id="55Special" title='Special' data-type='bool' data-ref="55Special">Special</dfn> =</td></tr>
<tr><th id="183">183</th><td>      <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22hasExtraSrcRegAllocReqENS0_9QueryTypeE" title='llvm::MachineInstr::hasExtraSrcRegAllocReq' data-ref="_ZNK4llvm12MachineInstr22hasExtraSrcRegAllocReqENS0_9QueryTypeE">hasExtraSrcRegAllocReq</a>() || <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TII" title='llvm::CriticalAntiDepBreaker::TII' data-ref="llvm::CriticalAntiDepBreaker::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isPredicated' data-ref="_ZNK4llvm15TargetInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>);</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <i>// Scan the register operands for this instruction and update</i></td></tr>
<tr><th id="186">186</th><td><i>  // Classes and RegRefs.</i></td></tr>
<tr><th id="187">187</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="56i" title='i' data-type='unsigned int' data-ref="56i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="57e" title='e' data-type='unsigned int' data-ref="57e">e</dfn> = <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#56i" title='i' data-ref="56i">i</a> != <a class="local col7 ref" href="#57e" title='e' data-ref="57e">e</a>; ++<a class="local col6 ref" href="#56i" title='i' data-ref="56i">i</a>) {</td></tr>
<tr><th id="188">188</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="58MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="58MO">MO</dfn> = <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#56i" title='i' data-ref="56i">i</a>);</td></tr>
<tr><th id="189">189</th><td>    <b>if</b> (!<a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) <b>continue</b>;</td></tr>
<tr><th id="190">190</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="59Reg" title='Reg' data-type='unsigned int' data-ref="59Reg">Reg</dfn> = <a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="191">191</th><td>    <b>if</b> (<a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg">Reg</a> == <var>0</var>) <b>continue</b>;</td></tr>
<tr><th id="192">192</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="60NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="60NewRC">NewRC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>    <b>if</b> (<a class="local col6 ref" href="#56i" title='i' data-ref="56i">i</a> &lt; <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>())</td></tr>
<tr><th id="195">195</th><td>      <a class="local col0 ref" href="#60NewRC" title='NewRC' data-ref="60NewRC">NewRC</a> = <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TII" title='llvm::CriticalAntiDepBreaker::TII' data-ref="llvm::CriticalAntiDepBreaker::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>(), <a class="local col6 ref" href="#56i" title='i' data-ref="56i">i</a>, <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>, <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::MF" title='llvm::CriticalAntiDepBreaker::MF' data-ref="llvm::CriticalAntiDepBreaker::MF">MF</a>);</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>    <i>// For now, only allow the register to be changed if its register</i></td></tr>
<tr><th id="198">198</th><td><i>    // class is consistent across all uses.</i></td></tr>
<tr><th id="199">199</th><td>    <b>if</b> (!<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg">Reg</a>]</a> &amp;&amp; <a class="local col0 ref" href="#60NewRC" title='NewRC' data-ref="60NewRC">NewRC</a>)</td></tr>
<tr><th id="200">200</th><td>      <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg">Reg</a>]</a> = <a class="local col0 ref" href="#60NewRC" title='NewRC' data-ref="60NewRC">NewRC</a>;</td></tr>
<tr><th id="201">201</th><td>    <b>else</b> <b>if</b> (!<a class="local col0 ref" href="#60NewRC" title='NewRC' data-ref="60NewRC">NewRC</a> || <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg">Reg</a>]</a> != <a class="local col0 ref" href="#60NewRC" title='NewRC' data-ref="60NewRC">NewRC</a>)</td></tr>
<tr><th id="202">202</th><td>      <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg">Reg</a>]</a> = <b>reinterpret_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;(-<var>1</var>);</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>    <i>// Now check for aliases.</i></td></tr>
<tr><th id="205">205</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col1 decl" id="61AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="61AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg">Reg</a>, <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>, <b>false</b>); <a class="local col1 ref" href="#61AI" title='AI' data-ref="61AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col1 ref" href="#61AI" title='AI' data-ref="61AI">AI</a>) {</td></tr>
<tr><th id="206">206</th><td>      <i>// If an alias of the reg is used during the live range, give up.</i></td></tr>
<tr><th id="207">207</th><td><i>      // Note that this allows us to skip checking if AntiDepReg</i></td></tr>
<tr><th id="208">208</th><td><i>      // overlaps with any of the aliases, among other things.</i></td></tr>
<tr><th id="209">209</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="62AliasReg" title='AliasReg' data-type='unsigned int' data-ref="62AliasReg">AliasReg</dfn> = <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col1 ref" href="#61AI" title='AI' data-ref="61AI">AI</a>;</td></tr>
<tr><th id="210">210</th><td>      <b>if</b> (<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#62AliasReg" title='AliasReg' data-ref="62AliasReg">AliasReg</a>]</a>) {</td></tr>
<tr><th id="211">211</th><td>        <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#62AliasReg" title='AliasReg' data-ref="62AliasReg">AliasReg</a>]</a> = <b>reinterpret_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;(-<var>1</var>);</td></tr>
<tr><th id="212">212</th><td>        <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg">Reg</a>]</a> = <b>reinterpret_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;(-<var>1</var>);</td></tr>
<tr><th id="213">213</th><td>      }</td></tr>
<tr><th id="214">214</th><td>    }</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>    <i>// If we're still willing to consider this register, note the reference.</i></td></tr>
<tr><th id="217">217</th><td>    <b>if</b> (<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg">Reg</a>]</a> != <b>reinterpret_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;(-<var>1</var>))</td></tr>
<tr><th id="218">218</th><td>      <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::RegRefs" title='llvm::CriticalAntiDepBreaker::RegRefs' data-ref="llvm::CriticalAntiDepBreaker::RegRefs">RegRefs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_multimap.h.html#_ZNSt8multimap6insertEOT_" title='std::multimap::insert' data-ref="_ZNSt8multimap6insertEOT_">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg">Reg</a></span>, &amp;<a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>));</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>    <i>// If this reg is tied and live (Classes[Reg] is set to -1), we can't change</i></td></tr>
<tr><th id="221">221</th><td><i>    // it or any of its sub or super regs. We need to use KeepRegs to mark the</i></td></tr>
<tr><th id="222">222</th><td><i>    // reg because not all uses of the same reg within an instruction are</i></td></tr>
<tr><th id="223">223</th><td><i>    // necessarily tagged as tied.</i></td></tr>
<tr><th id="224">224</th><td><i>    // Example: an x86 "xor %eax, %eax" will have one source operand tied to the</i></td></tr>
<tr><th id="225">225</th><td><i>    // def register but not the second (see PR20020 for details).</i></td></tr>
<tr><th id="226">226</th><td><i>    // FIXME: can this check be relaxed to account for undef uses</i></td></tr>
<tr><th id="227">227</th><td><i>    // of a register? In the above 'xor' example, the uses of %eax are undef, so</i></td></tr>
<tr><th id="228">228</th><td><i>    // earlier instructions could still replace %eax even though the 'xor'</i></td></tr>
<tr><th id="229">229</th><td><i>    // itself can't be changed.</i></td></tr>
<tr><th id="230">230</th><td>    <b>if</b> (<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj" title='llvm::MachineInstr::isRegTiedToUseOperand' data-ref="_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj">isRegTiedToUseOperand</a>(<a class="local col6 ref" href="#56i" title='i' data-ref="56i">i</a>) &amp;&amp;</td></tr>
<tr><th id="231">231</th><td>        <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg">Reg</a>]</a> == <b>reinterpret_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;(-<var>1</var>)) {</td></tr>
<tr><th id="232">232</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col3 decl" id="63SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="63SubRegs">SubRegs</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg">Reg</a>, <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>, <i>/*IncludeSelf=*/</i><b>true</b>);</td></tr>
<tr><th id="233">233</th><td>           <a class="local col3 ref" href="#63SubRegs" title='SubRegs' data-ref="63SubRegs">SubRegs</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col3 ref" href="#63SubRegs" title='SubRegs' data-ref="63SubRegs">SubRegs</a>) {</td></tr>
<tr><th id="234">234</th><td>        <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KeepRegs" title='llvm::CriticalAntiDepBreaker::KeepRegs' data-ref="llvm::CriticalAntiDepBreaker::KeepRegs">KeepRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col3 ref" href="#63SubRegs" title='SubRegs' data-ref="63SubRegs">SubRegs</a>);</td></tr>
<tr><th id="235">235</th><td>      }</td></tr>
<tr><th id="236">236</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSuperRegIterator" title='llvm::MCSuperRegIterator' data-ref="llvm::MCSuperRegIterator">MCSuperRegIterator</a> <dfn class="local col4 decl" id="64SuperRegs" title='SuperRegs' data-type='llvm::MCSuperRegIterator' data-ref="64SuperRegs">SuperRegs</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSuperRegIterator::MCSuperRegIterator' data-ref="_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg">Reg</a>, <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>);</td></tr>
<tr><th id="237">237</th><td>           <a class="local col4 ref" href="#64SuperRegs" title='SuperRegs' data-ref="64SuperRegs">SuperRegs</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col4 ref" href="#64SuperRegs" title='SuperRegs' data-ref="64SuperRegs">SuperRegs</a>) {</td></tr>
<tr><th id="238">238</th><td>        <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KeepRegs" title='llvm::CriticalAntiDepBreaker::KeepRegs' data-ref="llvm::CriticalAntiDepBreaker::KeepRegs">KeepRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col4 ref" href="#64SuperRegs" title='SuperRegs' data-ref="64SuperRegs">SuperRegs</a>);</td></tr>
<tr><th id="239">239</th><td>      }</td></tr>
<tr><th id="240">240</th><td>    }</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>    <b>if</b> (<a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <a class="local col5 ref" href="#55Special" title='Special' data-ref="55Special">Special</a>) {</td></tr>
<tr><th id="243">243</th><td>      <b>if</b> (!<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KeepRegs" title='llvm::CriticalAntiDepBreaker::KeepRegs' data-ref="llvm::CriticalAntiDepBreaker::KeepRegs">KeepRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg">Reg</a>)) {</td></tr>
<tr><th id="244">244</th><td>        <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col5 decl" id="65SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="65SubRegs">SubRegs</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg">Reg</a>, <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>, <i>/*IncludeSelf=*/</i><b>true</b>);</td></tr>
<tr><th id="245">245</th><td>             <a class="local col5 ref" href="#65SubRegs" title='SubRegs' data-ref="65SubRegs">SubRegs</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col5 ref" href="#65SubRegs" title='SubRegs' data-ref="65SubRegs">SubRegs</a>)</td></tr>
<tr><th id="246">246</th><td>          <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KeepRegs" title='llvm::CriticalAntiDepBreaker::KeepRegs' data-ref="llvm::CriticalAntiDepBreaker::KeepRegs">KeepRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col5 ref" href="#65SubRegs" title='SubRegs' data-ref="65SubRegs">SubRegs</a>);</td></tr>
<tr><th id="247">247</th><td>      }</td></tr>
<tr><th id="248">248</th><td>    }</td></tr>
<tr><th id="249">249</th><td>  }</td></tr>
<tr><th id="250">250</th><td>}</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><em>void</em> <a class="type" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker" title='llvm::CriticalAntiDepBreaker' data-ref="llvm::CriticalAntiDepBreaker">CriticalAntiDepBreaker</a>::<dfn class="decl def" id="_ZN4llvm22CriticalAntiDepBreaker15ScanInstructionERNS_12MachineInstrEj" title='llvm::CriticalAntiDepBreaker::ScanInstruction' data-ref="_ZN4llvm22CriticalAntiDepBreaker15ScanInstructionERNS_12MachineInstrEj">ScanInstruction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="66MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="66MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="67Count" title='Count' data-type='unsigned int' data-ref="67Count">Count</dfn>) {</td></tr>
<tr><th id="253">253</th><td>  <i>// Update liveness.</i></td></tr>
<tr><th id="254">254</th><td><i>  // Proceeding upwards, registers that are defed but not used in this</i></td></tr>
<tr><th id="255">255</th><td><i>  // instruction are now dead.</i></td></tr>
<tr><th id="256">256</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MI.isKill() &amp;&amp; &quot;Attempting to scan a kill instruction&quot;) ? void (0) : __assert_fail (&quot;!MI.isKill() &amp;&amp; \&quot;Attempting to scan a kill instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp&quot;, 256, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isKillEv" title='llvm::MachineInstr::isKill' data-ref="_ZNK4llvm12MachineInstr6isKillEv">isKill</a>() &amp;&amp; <q>"Attempting to scan a kill instruction"</q>);</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>  <b>if</b> (!<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TII" title='llvm::CriticalAntiDepBreaker::TII' data-ref="llvm::CriticalAntiDepBreaker::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isPredicated' data-ref="_ZNK4llvm15TargetInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>)) {</td></tr>
<tr><th id="259">259</th><td>    <i>// Predicated defs are modeled as read + write, i.e. similar to two</i></td></tr>
<tr><th id="260">260</th><td><i>    // address updates.</i></td></tr>
<tr><th id="261">261</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="68i" title='i' data-type='unsigned int' data-ref="68i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="69e" title='e' data-type='unsigned int' data-ref="69e">e</dfn> = <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col8 ref" href="#68i" title='i' data-ref="68i">i</a> != <a class="local col9 ref" href="#69e" title='e' data-ref="69e">e</a>; ++<a class="local col8 ref" href="#68i" title='i' data-ref="68i">i</a>) {</td></tr>
<tr><th id="262">262</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="70MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="70MO">MO</dfn> = <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#68i" title='i' data-ref="68i">i</a>);</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>      <b>if</b> (<a class="local col0 ref" href="#70MO" title='MO' data-ref="70MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>())</td></tr>
<tr><th id="265">265</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="71i" title='i' data-type='unsigned int' data-ref="71i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="72e" title='e' data-type='unsigned int' data-ref="72e">e</dfn> = <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(); <a class="local col1 ref" href="#71i" title='i' data-ref="71i">i</a> != <a class="local col2 ref" href="#72e" title='e' data-ref="72e">e</a>; ++<a class="local col1 ref" href="#71i" title='i' data-ref="71i">i</a>)</td></tr>
<tr><th id="266">266</th><td>          <b>if</b> (<a class="local col0 ref" href="#70MO" title='MO' data-ref="70MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15clobbersPhysRegEj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZNK4llvm14MachineOperand15clobbersPhysRegEj">clobbersPhysReg</a>(<a class="local col1 ref" href="#71i" title='i' data-ref="71i">i</a>)) {</td></tr>
<tr><th id="267">267</th><td>            <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::DefIndices" title='llvm::CriticalAntiDepBreaker::DefIndices' data-ref="llvm::CriticalAntiDepBreaker::DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#71i" title='i' data-ref="71i">i</a>]</a> = <a class="local col7 ref" href="#67Count" title='Count' data-ref="67Count">Count</a>;</td></tr>
<tr><th id="268">268</th><td>            <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KillIndices" title='llvm::CriticalAntiDepBreaker::KillIndices' data-ref="llvm::CriticalAntiDepBreaker::KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#71i" title='i' data-ref="71i">i</a>]</a> = ~<var>0u</var>;</td></tr>
<tr><th id="269">269</th><td>            <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KeepRegs" title='llvm::CriticalAntiDepBreaker::KeepRegs' data-ref="llvm::CriticalAntiDepBreaker::KeepRegs">KeepRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="local col1 ref" href="#71i" title='i' data-ref="71i">i</a>);</td></tr>
<tr><th id="270">270</th><td>            <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#71i" title='i' data-ref="71i">i</a>]</a> = <b>nullptr</b>;</td></tr>
<tr><th id="271">271</th><td>            <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::RegRefs" title='llvm::CriticalAntiDepBreaker::RegRefs' data-ref="llvm::CriticalAntiDepBreaker::RegRefs">RegRefs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_multimap.h.html#_ZNSt8multimap5eraseERKT_" title='std::multimap::erase' data-ref="_ZNSt8multimap5eraseERKT_">erase</a>(<a class="local col1 ref" href="#71i" title='i' data-ref="71i">i</a>);</td></tr>
<tr><th id="272">272</th><td>          }</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>      <b>if</b> (!<a class="local col0 ref" href="#70MO" title='MO' data-ref="70MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) <b>continue</b>;</td></tr>
<tr><th id="275">275</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="73Reg" title='Reg' data-type='unsigned int' data-ref="73Reg">Reg</dfn> = <a class="local col0 ref" href="#70MO" title='MO' data-ref="70MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="276">276</th><td>      <b>if</b> (<a class="local col3 ref" href="#73Reg" title='Reg' data-ref="73Reg">Reg</a> == <var>0</var>) <b>continue</b>;</td></tr>
<tr><th id="277">277</th><td>      <b>if</b> (!<a class="local col0 ref" href="#70MO" title='MO' data-ref="70MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) <b>continue</b>;</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>      <i>// Ignore two-addr defs.</i></td></tr>
<tr><th id="280">280</th><td>      <b>if</b> (<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj" title='llvm::MachineInstr::isRegTiedToUseOperand' data-ref="_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj">isRegTiedToUseOperand</a>(<a class="local col8 ref" href="#68i" title='i' data-ref="68i">i</a>))</td></tr>
<tr><th id="281">281</th><td>        <b>continue</b>;</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>      <i>// If we've already marked this reg as unchangeable, don't remove</i></td></tr>
<tr><th id="284">284</th><td><i>      // it or any of its subregs from KeepRegs.</i></td></tr>
<tr><th id="285">285</th><td>      <em>bool</em> <dfn class="local col4 decl" id="74Keep" title='Keep' data-type='bool' data-ref="74Keep">Keep</dfn> = <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KeepRegs" title='llvm::CriticalAntiDepBreaker::KeepRegs' data-ref="llvm::CriticalAntiDepBreaker::KeepRegs">KeepRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col3 ref" href="#73Reg" title='Reg' data-ref="73Reg">Reg</a>);</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>      <i>// For the reg itself and all subregs: update the def to current;</i></td></tr>
<tr><th id="288">288</th><td><i>      // reset the kill state, any restrictions, and references.</i></td></tr>
<tr><th id="289">289</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col5 decl" id="75SRI" title='SRI' data-type='llvm::MCSubRegIterator' data-ref="75SRI">SRI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col3 ref" href="#73Reg" title='Reg' data-ref="73Reg">Reg</a>, <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>, <b>true</b>); <a class="local col5 ref" href="#75SRI" title='SRI' data-ref="75SRI">SRI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col5 ref" href="#75SRI" title='SRI' data-ref="75SRI">SRI</a>) {</td></tr>
<tr><th id="290">290</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="76SubregReg" title='SubregReg' data-type='unsigned int' data-ref="76SubregReg">SubregReg</dfn> = <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col5 ref" href="#75SRI" title='SRI' data-ref="75SRI">SRI</a>;</td></tr>
<tr><th id="291">291</th><td>        <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::DefIndices" title='llvm::CriticalAntiDepBreaker::DefIndices' data-ref="llvm::CriticalAntiDepBreaker::DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#76SubregReg" title='SubregReg' data-ref="76SubregReg">SubregReg</a>]</a> = <a class="local col7 ref" href="#67Count" title='Count' data-ref="67Count">Count</a>;</td></tr>
<tr><th id="292">292</th><td>        <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KillIndices" title='llvm::CriticalAntiDepBreaker::KillIndices' data-ref="llvm::CriticalAntiDepBreaker::KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#76SubregReg" title='SubregReg' data-ref="76SubregReg">SubregReg</a>]</a> = ~<var>0u</var>;</td></tr>
<tr><th id="293">293</th><td>        <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#76SubregReg" title='SubregReg' data-ref="76SubregReg">SubregReg</a>]</a> = <b>nullptr</b>;</td></tr>
<tr><th id="294">294</th><td>        <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::RegRefs" title='llvm::CriticalAntiDepBreaker::RegRefs' data-ref="llvm::CriticalAntiDepBreaker::RegRefs">RegRefs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_multimap.h.html#_ZNSt8multimap5eraseERKT_" title='std::multimap::erase' data-ref="_ZNSt8multimap5eraseERKT_">erase</a>(<a class="local col6 ref" href="#76SubregReg" title='SubregReg' data-ref="76SubregReg">SubregReg</a>);</td></tr>
<tr><th id="295">295</th><td>        <b>if</b> (!<a class="local col4 ref" href="#74Keep" title='Keep' data-ref="74Keep">Keep</a>)</td></tr>
<tr><th id="296">296</th><td>          <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KeepRegs" title='llvm::CriticalAntiDepBreaker::KeepRegs' data-ref="llvm::CriticalAntiDepBreaker::KeepRegs">KeepRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="local col6 ref" href="#76SubregReg" title='SubregReg' data-ref="76SubregReg">SubregReg</a>);</td></tr>
<tr><th id="297">297</th><td>      }</td></tr>
<tr><th id="298">298</th><td>      <i>// Conservatively mark super-registers as unusable.</i></td></tr>
<tr><th id="299">299</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSuperRegIterator" title='llvm::MCSuperRegIterator' data-ref="llvm::MCSuperRegIterator">MCSuperRegIterator</a> <dfn class="local col7 decl" id="77SR" title='SR' data-type='llvm::MCSuperRegIterator' data-ref="77SR">SR</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSuperRegIterator::MCSuperRegIterator' data-ref="_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col3 ref" href="#73Reg" title='Reg' data-ref="73Reg">Reg</a>, <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>); <a class="local col7 ref" href="#77SR" title='SR' data-ref="77SR">SR</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col7 ref" href="#77SR" title='SR' data-ref="77SR">SR</a>)</td></tr>
<tr><th id="300">300</th><td>        <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col7 ref" href="#77SR" title='SR' data-ref="77SR">SR</a>]</a> = <b>reinterpret_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;(-<var>1</var>);</td></tr>
<tr><th id="301">301</th><td>    }</td></tr>
<tr><th id="302">302</th><td>  }</td></tr>
<tr><th id="303">303</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="78i" title='i' data-type='unsigned int' data-ref="78i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="79e" title='e' data-type='unsigned int' data-ref="79e">e</dfn> = <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col8 ref" href="#78i" title='i' data-ref="78i">i</a> != <a class="local col9 ref" href="#79e" title='e' data-ref="79e">e</a>; ++<a class="local col8 ref" href="#78i" title='i' data-ref="78i">i</a>) {</td></tr>
<tr><th id="304">304</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="80MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="80MO">MO</dfn> = <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#78i" title='i' data-ref="78i">i</a>);</td></tr>
<tr><th id="305">305</th><td>    <b>if</b> (!<a class="local col0 ref" href="#80MO" title='MO' data-ref="80MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) <b>continue</b>;</td></tr>
<tr><th id="306">306</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="81Reg" title='Reg' data-type='unsigned int' data-ref="81Reg">Reg</dfn> = <a class="local col0 ref" href="#80MO" title='MO' data-ref="80MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="307">307</th><td>    <b>if</b> (<a class="local col1 ref" href="#81Reg" title='Reg' data-ref="81Reg">Reg</a> == <var>0</var>) <b>continue</b>;</td></tr>
<tr><th id="308">308</th><td>    <b>if</b> (!<a class="local col0 ref" href="#80MO" title='MO' data-ref="80MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) <b>continue</b>;</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="82NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="82NewRC">NewRC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="311">311</th><td>    <b>if</b> (<a class="local col8 ref" href="#78i" title='i' data-ref="78i">i</a> &lt; <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>())</td></tr>
<tr><th id="312">312</th><td>      <a class="local col2 ref" href="#82NewRC" title='NewRC' data-ref="82NewRC">NewRC</a> = <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TII" title='llvm::CriticalAntiDepBreaker::TII' data-ref="llvm::CriticalAntiDepBreaker::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>(), <a class="local col8 ref" href="#78i" title='i' data-ref="78i">i</a>, <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>, <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::MF" title='llvm::CriticalAntiDepBreaker::MF' data-ref="llvm::CriticalAntiDepBreaker::MF">MF</a>);</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>    <i>// For now, only allow the register to be changed if its register</i></td></tr>
<tr><th id="315">315</th><td><i>    // class is consistent across all uses.</i></td></tr>
<tr><th id="316">316</th><td>    <b>if</b> (!<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#81Reg" title='Reg' data-ref="81Reg">Reg</a>]</a> &amp;&amp; <a class="local col2 ref" href="#82NewRC" title='NewRC' data-ref="82NewRC">NewRC</a>)</td></tr>
<tr><th id="317">317</th><td>      <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#81Reg" title='Reg' data-ref="81Reg">Reg</a>]</a> = <a class="local col2 ref" href="#82NewRC" title='NewRC' data-ref="82NewRC">NewRC</a>;</td></tr>
<tr><th id="318">318</th><td>    <b>else</b> <b>if</b> (!<a class="local col2 ref" href="#82NewRC" title='NewRC' data-ref="82NewRC">NewRC</a> || <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#81Reg" title='Reg' data-ref="81Reg">Reg</a>]</a> != <a class="local col2 ref" href="#82NewRC" title='NewRC' data-ref="82NewRC">NewRC</a>)</td></tr>
<tr><th id="319">319</th><td>      <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#81Reg" title='Reg' data-ref="81Reg">Reg</a>]</a> = <b>reinterpret_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;(-<var>1</var>);</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>    <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::RegRefs" title='llvm::CriticalAntiDepBreaker::RegRefs' data-ref="llvm::CriticalAntiDepBreaker::RegRefs">RegRefs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_multimap.h.html#_ZNSt8multimap6insertEOT_" title='std::multimap::insert' data-ref="_ZNSt8multimap6insertEOT_">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col1 ref" href="#81Reg" title='Reg' data-ref="81Reg">Reg</a></span>, &amp;<a class="local col0 ref" href="#80MO" title='MO' data-ref="80MO">MO</a>));</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>    <i>// It wasn't previously live but now it is, this is a kill.</i></td></tr>
<tr><th id="324">324</th><td><i>    // Repeat for all aliases.</i></td></tr>
<tr><th id="325">325</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col3 decl" id="83AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="83AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col1 ref" href="#81Reg" title='Reg' data-ref="81Reg">Reg</a>, <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>, <b>true</b>); <a class="local col3 ref" href="#83AI" title='AI' data-ref="83AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col3 ref" href="#83AI" title='AI' data-ref="83AI">AI</a>) {</td></tr>
<tr><th id="326">326</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="84AliasReg" title='AliasReg' data-type='unsigned int' data-ref="84AliasReg">AliasReg</dfn> = <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col3 ref" href="#83AI" title='AI' data-ref="83AI">AI</a>;</td></tr>
<tr><th id="327">327</th><td>      <b>if</b> (<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KillIndices" title='llvm::CriticalAntiDepBreaker::KillIndices' data-ref="llvm::CriticalAntiDepBreaker::KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#84AliasReg" title='AliasReg' data-ref="84AliasReg">AliasReg</a>]</a> == ~<var>0u</var>) {</td></tr>
<tr><th id="328">328</th><td>        <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KillIndices" title='llvm::CriticalAntiDepBreaker::KillIndices' data-ref="llvm::CriticalAntiDepBreaker::KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#84AliasReg" title='AliasReg' data-ref="84AliasReg">AliasReg</a>]</a> = <a class="local col7 ref" href="#67Count" title='Count' data-ref="67Count">Count</a>;</td></tr>
<tr><th id="329">329</th><td>        <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::DefIndices" title='llvm::CriticalAntiDepBreaker::DefIndices' data-ref="llvm::CriticalAntiDepBreaker::DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#84AliasReg" title='AliasReg' data-ref="84AliasReg">AliasReg</a>]</a> = ~<var>0u</var>;</td></tr>
<tr><th id="330">330</th><td>      }</td></tr>
<tr><th id="331">331</th><td>    }</td></tr>
<tr><th id="332">332</th><td>  }</td></tr>
<tr><th id="333">333</th><td>}</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><i>// Check all machine operands that reference the antidependent register and must</i></td></tr>
<tr><th id="336">336</th><td><i>// be replaced by NewReg. Return true if any of their parent instructions may</i></td></tr>
<tr><th id="337">337</th><td><i>// clobber the new register.</i></td></tr>
<tr><th id="338">338</th><td><i>//</i></td></tr>
<tr><th id="339">339</th><td><i>// Note: AntiDepReg may be referenced by a two-address instruction such that</i></td></tr>
<tr><th id="340">340</th><td><i>// it's use operand is tied to a def operand. We guard against the case in which</i></td></tr>
<tr><th id="341">341</th><td><i>// the two-address instruction also defines NewReg, as may happen with</i></td></tr>
<tr><th id="342">342</th><td><i>// pre/postincrement loads. In this case, both the use and def operands are in</i></td></tr>
<tr><th id="343">343</th><td><i>// RegRefs because the def is inserted by PrescanInstruction and not erased</i></td></tr>
<tr><th id="344">344</th><td><i>// during ScanInstruction. So checking for an instruction with definitions of</i></td></tr>
<tr><th id="345">345</th><td><i>// both NewReg and AntiDepReg covers it.</i></td></tr>
<tr><th id="346">346</th><td><em>bool</em></td></tr>
<tr><th id="347">347</th><td><a class="type" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker" title='llvm::CriticalAntiDepBreaker' data-ref="llvm::CriticalAntiDepBreaker">CriticalAntiDepBreaker</a>::<dfn class="decl def" id="_ZN4llvm22CriticalAntiDepBreaker23isNewRegClobberedByRefsESt23_Rb_tree_const_iteratorISt4pairIKjPNS_14MachineOperandEEES7_j" title='llvm::CriticalAntiDepBreaker::isNewRegClobberedByRefs' data-ref="_ZN4llvm22CriticalAntiDepBreaker23isNewRegClobberedByRefsESt23_Rb_tree_const_iteratorISt4pairIKjPNS_14MachineOperandEEES7_j">isNewRegClobberedByRefs</dfn>(<a class="typedef" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::RegRefIter" title='llvm::CriticalAntiDepBreaker::RegRefIter' data-type='std::multimap&lt;unsigned int, MachineOperand *&gt;::const_iterator' data-ref="llvm::CriticalAntiDepBreaker::RegRefIter">RegRefIter</a> <dfn class="local col5 decl" id="85RegRefBegin" title='RegRefBegin' data-type='RegRefIter' data-ref="85RegRefBegin">RegRefBegin</dfn>,</td></tr>
<tr><th id="348">348</th><td>                                                <a class="typedef" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::RegRefIter" title='llvm::CriticalAntiDepBreaker::RegRefIter' data-type='std::multimap&lt;unsigned int, MachineOperand *&gt;::const_iterator' data-ref="llvm::CriticalAntiDepBreaker::RegRefIter">RegRefIter</a> <dfn class="local col6 decl" id="86RegRefEnd" title='RegRefEnd' data-type='RegRefIter' data-ref="86RegRefEnd">RegRefEnd</dfn>,</td></tr>
<tr><th id="349">349</th><td>                                                <em>unsigned</em> <dfn class="local col7 decl" id="87NewReg" title='NewReg' data-type='unsigned int' data-ref="87NewReg">NewReg</dfn>) {</td></tr>
<tr><th id="350">350</th><td>  <b>for</b> (<a class="typedef" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::RegRefIter" title='llvm::CriticalAntiDepBreaker::RegRefIter' data-type='std::multimap&lt;unsigned int, MachineOperand *&gt;::const_iterator' data-ref="llvm::CriticalAntiDepBreaker::RegRefIter">RegRefIter</a> <dfn class="local col8 decl" id="88I" title='I' data-type='RegRefIter' data-ref="88I">I</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_tree.h.html#326" title='std::_Rb_tree_const_iterator&lt;std::pair&lt;const unsigned int, llvm::MachineOperand *&gt; &gt;::_Rb_tree_const_iterator' data-ref="_ZNSt23_Rb_tree_const_iteratorISt4pairIKjPN4llvm14MachineOperandEEEC1ERKS6_"></a><a class="local col5 ref" href="#85RegRefBegin" title='RegRefBegin' data-ref="85RegRefBegin">RegRefBegin</a>; <a class="local col8 ref" href="#88I" title='I' data-ref="88I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col6 ref" href="#86RegRefEnd" title='RegRefEnd' data-ref="86RegRefEnd">RegRefEnd</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorppEv" title='std::_Rb_tree_const_iterator::operator++' data-ref="_ZNSt23_Rb_tree_const_iteratorppEv">++</a><a class="local col8 ref" href="#88I" title='I' data-ref="88I">I</a> ) {</td></tr>
<tr><th id="351">351</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="89RefOper" title='RefOper' data-type='llvm::MachineOperand *' data-ref="89RefOper">RefOper</dfn> = <a class="local col8 ref" href="#88I" title='I' data-ref="88I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, llvm::MachineOperand *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>    <i>// Don't allow the instruction defining AntiDepReg to earlyclobber its</i></td></tr>
<tr><th id="354">354</th><td><i>    // operands, in case they may be assigned to NewReg. In this case antidep</i></td></tr>
<tr><th id="355">355</th><td><i>    // breaking must fail, but it's too rare to bother optimizing.</i></td></tr>
<tr><th id="356">356</th><td>    <b>if</b> (<a class="local col9 ref" href="#89RefOper" title='RefOper' data-ref="89RefOper">RefOper</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col9 ref" href="#89RefOper" title='RefOper' data-ref="89RefOper">RefOper</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>())</td></tr>
<tr><th id="357">357</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>    <i>// Handle cases in which this instruction defines NewReg.</i></td></tr>
<tr><th id="360">360</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="90MI" title='MI' data-type='llvm::MachineInstr *' data-ref="90MI">MI</dfn> = <a class="local col9 ref" href="#89RefOper" title='RefOper' data-ref="89RefOper">RefOper</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="361">361</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="91i" title='i' data-type='unsigned int' data-ref="91i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="92e" title='e' data-type='unsigned int' data-ref="92e">e</dfn> = <a class="local col0 ref" href="#90MI" title='MI' data-ref="90MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col1 ref" href="#91i" title='i' data-ref="91i">i</a> != <a class="local col2 ref" href="#92e" title='e' data-ref="92e">e</a>; ++<a class="local col1 ref" href="#91i" title='i' data-ref="91i">i</a>) {</td></tr>
<tr><th id="362">362</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="93CheckOper" title='CheckOper' data-type='const llvm::MachineOperand &amp;' data-ref="93CheckOper">CheckOper</dfn> = <a class="local col0 ref" href="#90MI" title='MI' data-ref="90MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#91i" title='i' data-ref="91i">i</a>);</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>      <b>if</b> (<a class="local col3 ref" href="#93CheckOper" title='CheckOper' data-ref="93CheckOper">CheckOper</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>() &amp;&amp; <a class="local col3 ref" href="#93CheckOper" title='CheckOper' data-ref="93CheckOper">CheckOper</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15clobbersPhysRegEj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZNK4llvm14MachineOperand15clobbersPhysRegEj">clobbersPhysReg</a>(<a class="local col7 ref" href="#87NewReg" title='NewReg' data-ref="87NewReg">NewReg</a>))</td></tr>
<tr><th id="365">365</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>      <b>if</b> (!<a class="local col3 ref" href="#93CheckOper" title='CheckOper' data-ref="93CheckOper">CheckOper</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col3 ref" href="#93CheckOper" title='CheckOper' data-ref="93CheckOper">CheckOper</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() ||</td></tr>
<tr><th id="368">368</th><td>          <a class="local col3 ref" href="#93CheckOper" title='CheckOper' data-ref="93CheckOper">CheckOper</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col7 ref" href="#87NewReg" title='NewReg' data-ref="87NewReg">NewReg</a>)</td></tr>
<tr><th id="369">369</th><td>        <b>continue</b>;</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>      <i>// Don't allow the instruction to define NewReg and AntiDepReg.</i></td></tr>
<tr><th id="372">372</th><td><i>      // When AntiDepReg is renamed it will be an illegal op.</i></td></tr>
<tr><th id="373">373</th><td>      <b>if</b> (<a class="local col9 ref" href="#89RefOper" title='RefOper' data-ref="89RefOper">RefOper</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="374">374</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>      <i>// Don't allow an instruction using AntiDepReg to be earlyclobbered by</i></td></tr>
<tr><th id="377">377</th><td><i>      // NewReg.</i></td></tr>
<tr><th id="378">378</th><td>      <b>if</b> (<a class="local col3 ref" href="#93CheckOper" title='CheckOper' data-ref="93CheckOper">CheckOper</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>())</td></tr>
<tr><th id="379">379</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>      <i>// Don't allow inline asm to define NewReg at all. Who knows what it's</i></td></tr>
<tr><th id="382">382</th><td><i>      // doing with it.</i></td></tr>
<tr><th id="383">383</th><td>      <b>if</b> (<a class="local col0 ref" href="#90MI" title='MI' data-ref="90MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="384">384</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="385">385</th><td>    }</td></tr>
<tr><th id="386">386</th><td>  }</td></tr>
<tr><th id="387">387</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="388">388</th><td>}</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><em>unsigned</em> <a class="type" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker" title='llvm::CriticalAntiDepBreaker' data-ref="llvm::CriticalAntiDepBreaker">CriticalAntiDepBreaker</a>::</td></tr>
<tr><th id="391">391</th><td><dfn class="decl def" id="_ZN4llvm22CriticalAntiDepBreaker24findSuitableFreeRegisterESt23_Rb_tree_const_iteratorISt4pairIKjPNS_14MachineOperandEEES7_jjPKNS_19TargetRegisterClas1629196" title='llvm::CriticalAntiDepBreaker::findSuitableFreeRegister' data-ref="_ZN4llvm22CriticalAntiDepBreaker24findSuitableFreeRegisterESt23_Rb_tree_const_iteratorISt4pairIKjPNS_14MachineOperandEEES7_jjPKNS_19TargetRegisterClas1629196">findSuitableFreeRegister</dfn>(<a class="typedef" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::RegRefIter" title='llvm::CriticalAntiDepBreaker::RegRefIter' data-type='std::multimap&lt;unsigned int, MachineOperand *&gt;::const_iterator' data-ref="llvm::CriticalAntiDepBreaker::RegRefIter">RegRefIter</a> <dfn class="local col4 decl" id="94RegRefBegin" title='RegRefBegin' data-type='RegRefIter' data-ref="94RegRefBegin">RegRefBegin</dfn>,</td></tr>
<tr><th id="392">392</th><td>                         <a class="typedef" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::RegRefIter" title='llvm::CriticalAntiDepBreaker::RegRefIter' data-type='std::multimap&lt;unsigned int, MachineOperand *&gt;::const_iterator' data-ref="llvm::CriticalAntiDepBreaker::RegRefIter">RegRefIter</a> <dfn class="local col5 decl" id="95RegRefEnd" title='RegRefEnd' data-type='RegRefIter' data-ref="95RegRefEnd">RegRefEnd</dfn>,</td></tr>
<tr><th id="393">393</th><td>                         <em>unsigned</em> <dfn class="local col6 decl" id="96AntiDepReg" title='AntiDepReg' data-type='unsigned int' data-ref="96AntiDepReg">AntiDepReg</dfn>,</td></tr>
<tr><th id="394">394</th><td>                         <em>unsigned</em> <dfn class="local col7 decl" id="97LastNewReg" title='LastNewReg' data-type='unsigned int' data-ref="97LastNewReg">LastNewReg</dfn>,</td></tr>
<tr><th id="395">395</th><td>                         <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="98RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="98RC">RC</dfn>,</td></tr>
<tr><th id="396">396</th><td>                         <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="99Forbid" title='Forbid' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="99Forbid">Forbid</dfn>) {</td></tr>
<tr><th id="397">397</th><td>  <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col0 decl" id="100Order" title='Order' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="100Order">Order</dfn> = <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::RegClassInfo" title='llvm::CriticalAntiDepBreaker::RegClassInfo' data-ref="llvm::CriticalAntiDepBreaker::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getOrder' data-ref="_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE">getOrder</a>(<a class="local col8 ref" href="#98RC" title='RC' data-ref="98RC">RC</a>);</td></tr>
<tr><th id="398">398</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="101i" title='i' data-type='unsigned int' data-ref="101i">i</dfn> = <var>0</var>; <a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a> != <a class="local col0 ref" href="#100Order" title='Order' data-ref="100Order">Order</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); ++<a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a>) {</td></tr>
<tr><th id="399">399</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="102NewReg" title='NewReg' data-type='unsigned int' data-ref="102NewReg">NewReg</dfn> = <a class="local col0 ref" href="#100Order" title='Order' data-ref="100Order">Order</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a>]</a>;</td></tr>
<tr><th id="400">400</th><td>    <i>// Don't replace a register with itself.</i></td></tr>
<tr><th id="401">401</th><td>    <b>if</b> (<a class="local col2 ref" href="#102NewReg" title='NewReg' data-ref="102NewReg">NewReg</a> == <a class="local col6 ref" href="#96AntiDepReg" title='AntiDepReg' data-ref="96AntiDepReg">AntiDepReg</a>) <b>continue</b>;</td></tr>
<tr><th id="402">402</th><td>    <i>// Don't replace a register with one that was recently used to repair</i></td></tr>
<tr><th id="403">403</th><td><i>    // an anti-dependence with this AntiDepReg, because that would</i></td></tr>
<tr><th id="404">404</th><td><i>    // re-introduce that anti-dependence.</i></td></tr>
<tr><th id="405">405</th><td>    <b>if</b> (<a class="local col2 ref" href="#102NewReg" title='NewReg' data-ref="102NewReg">NewReg</a> == <a class="local col7 ref" href="#97LastNewReg" title='LastNewReg' data-ref="97LastNewReg">LastNewReg</a>) <b>continue</b>;</td></tr>
<tr><th id="406">406</th><td>    <i>// If any instructions that define AntiDepReg also define the NewReg, it's</i></td></tr>
<tr><th id="407">407</th><td><i>    // not suitable.  For example, Instruction with multiple definitions can</i></td></tr>
<tr><th id="408">408</th><td><i>    // result in this condition.</i></td></tr>
<tr><th id="409">409</th><td>    <b>if</b> (<a class="member" href="#_ZN4llvm22CriticalAntiDepBreaker23isNewRegClobberedByRefsESt23_Rb_tree_const_iteratorISt4pairIKjPNS_14MachineOperandEEES7_j" title='llvm::CriticalAntiDepBreaker::isNewRegClobberedByRefs' data-ref="_ZN4llvm22CriticalAntiDepBreaker23isNewRegClobberedByRefsESt23_Rb_tree_const_iteratorISt4pairIKjPNS_14MachineOperandEEES7_j">isNewRegClobberedByRefs</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_tree.h.html#326" title='std::_Rb_tree_const_iterator&lt;std::pair&lt;const unsigned int, llvm::MachineOperand *&gt; &gt;::_Rb_tree_const_iterator' data-ref="_ZNSt23_Rb_tree_const_iteratorISt4pairIKjPN4llvm14MachineOperandEEEC1ERKS6_"></a><a class="local col4 ref" href="#94RegRefBegin" title='RegRefBegin' data-ref="94RegRefBegin">RegRefBegin</a>, <a class="ref fake" href="../../../../include/c++/7/bits/stl_tree.h.html#326" title='std::_Rb_tree_const_iterator&lt;std::pair&lt;const unsigned int, llvm::MachineOperand *&gt; &gt;::_Rb_tree_const_iterator' data-ref="_ZNSt23_Rb_tree_const_iteratorISt4pairIKjPN4llvm14MachineOperandEEEC1ERKS6_"></a><a class="local col5 ref" href="#95RegRefEnd" title='RegRefEnd' data-ref="95RegRefEnd">RegRefEnd</a>, <a class="local col2 ref" href="#102NewReg" title='NewReg' data-ref="102NewReg">NewReg</a>)) <b>continue</b>;</td></tr>
<tr><th id="410">410</th><td>    <i>// If NewReg is dead and NewReg's most recent def is not before</i></td></tr>
<tr><th id="411">411</th><td><i>    // AntiDepReg's kill, it's safe to replace AntiDepReg with NewReg.</i></td></tr>
<tr><th id="412">412</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (((KillIndices[AntiDepReg] == ~0u) != (DefIndices[AntiDepReg] == ~0u)) &amp;&amp; &quot;Kill and Def maps aren&apos;t consistent for AntiDepReg!&quot;) ? void (0) : __assert_fail (&quot;((KillIndices[AntiDepReg] == ~0u) != (DefIndices[AntiDepReg] == ~0u)) &amp;&amp; \&quot;Kill and Def maps aren&apos;t consistent for AntiDepReg!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp&quot;, 413, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(((<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KillIndices" title='llvm::CriticalAntiDepBreaker::KillIndices' data-ref="llvm::CriticalAntiDepBreaker::KillIndices">KillIndices</a>[<a class="local col6 ref" href="#96AntiDepReg" title='AntiDepReg' data-ref="96AntiDepReg">AntiDepReg</a>] == ~<var>0u</var>) != (<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::DefIndices" title='llvm::CriticalAntiDepBreaker::DefIndices' data-ref="llvm::CriticalAntiDepBreaker::DefIndices">DefIndices</a>[<a class="local col6 ref" href="#96AntiDepReg" title='AntiDepReg' data-ref="96AntiDepReg">AntiDepReg</a>] == ~<var>0u</var>))</td></tr>
<tr><th id="413">413</th><td>           &amp;&amp; <q>"Kill and Def maps aren't consistent for AntiDepReg!"</q>);</td></tr>
<tr><th id="414">414</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (((KillIndices[NewReg] == ~0u) != (DefIndices[NewReg] == ~0u)) &amp;&amp; &quot;Kill and Def maps aren&apos;t consistent for NewReg!&quot;) ? void (0) : __assert_fail (&quot;((KillIndices[NewReg] == ~0u) != (DefIndices[NewReg] == ~0u)) &amp;&amp; \&quot;Kill and Def maps aren&apos;t consistent for NewReg!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp&quot;, 415, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(((<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KillIndices" title='llvm::CriticalAntiDepBreaker::KillIndices' data-ref="llvm::CriticalAntiDepBreaker::KillIndices">KillIndices</a>[<a class="local col2 ref" href="#102NewReg" title='NewReg' data-ref="102NewReg">NewReg</a>] == ~<var>0u</var>) != (<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::DefIndices" title='llvm::CriticalAntiDepBreaker::DefIndices' data-ref="llvm::CriticalAntiDepBreaker::DefIndices">DefIndices</a>[<a class="local col2 ref" href="#102NewReg" title='NewReg' data-ref="102NewReg">NewReg</a>] == ~<var>0u</var>))</td></tr>
<tr><th id="415">415</th><td>           &amp;&amp; <q>"Kill and Def maps aren't consistent for NewReg!"</q>);</td></tr>
<tr><th id="416">416</th><td>    <b>if</b> (<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KillIndices" title='llvm::CriticalAntiDepBreaker::KillIndices' data-ref="llvm::CriticalAntiDepBreaker::KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#102NewReg" title='NewReg' data-ref="102NewReg">NewReg</a>]</a> != ~<var>0u</var> ||</td></tr>
<tr><th id="417">417</th><td>        <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#102NewReg" title='NewReg' data-ref="102NewReg">NewReg</a>]</a> == <b>reinterpret_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;(-<var>1</var>) ||</td></tr>
<tr><th id="418">418</th><td>        <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KillIndices" title='llvm::CriticalAntiDepBreaker::KillIndices' data-ref="llvm::CriticalAntiDepBreaker::KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#96AntiDepReg" title='AntiDepReg' data-ref="96AntiDepReg">AntiDepReg</a>]</a> &gt; <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::DefIndices" title='llvm::CriticalAntiDepBreaker::DefIndices' data-ref="llvm::CriticalAntiDepBreaker::DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#102NewReg" title='NewReg' data-ref="102NewReg">NewReg</a>]</a>)</td></tr>
<tr><th id="419">419</th><td>      <b>continue</b>;</td></tr>
<tr><th id="420">420</th><td>    <i>// If NewReg overlaps any of the forbidden registers, we can't use it.</i></td></tr>
<tr><th id="421">421</th><td>    <em>bool</em> <dfn class="local col3 decl" id="103Forbidden" title='Forbidden' data-type='bool' data-ref="103Forbidden">Forbidden</dfn> = <b>false</b>;</td></tr>
<tr><th id="422">422</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{unsignedint}::iterator" title='llvm::SmallVectorImpl&lt;unsigned int&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{unsignedint}::iterator">iterator</a> <dfn class="local col4 decl" id="104it" title='it' data-type='SmallVectorImpl&lt;unsigned int&gt;::iterator' data-ref="104it">it</dfn> = <a class="local col9 ref" href="#99Forbid" title='Forbid' data-ref="99Forbid">Forbid</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="423">423</th><td>           <dfn class="local col5 decl" id="105ite" title='ite' data-type='SmallVectorImpl&lt;unsigned int&gt;::iterator' data-ref="105ite">ite</dfn> = <a class="local col9 ref" href="#99Forbid" title='Forbid' data-ref="99Forbid">Forbid</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(); <a class="local col4 ref" href="#104it" title='it' data-ref="104it">it</a> != <a class="local col5 ref" href="#105ite" title='ite' data-ref="105ite">ite</a>; ++<a class="local col4 ref" href="#104it" title='it' data-ref="104it">it</a>)</td></tr>
<tr><th id="424">424</th><td>      <b>if</b> (<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj">regsOverlap</a>(<a class="local col2 ref" href="#102NewReg" title='NewReg' data-ref="102NewReg">NewReg</a>, *<a class="local col4 ref" href="#104it" title='it' data-ref="104it">it</a>)) {</td></tr>
<tr><th id="425">425</th><td>        <a class="local col3 ref" href="#103Forbidden" title='Forbidden' data-ref="103Forbidden">Forbidden</a> = <b>true</b>;</td></tr>
<tr><th id="426">426</th><td>        <b>break</b>;</td></tr>
<tr><th id="427">427</th><td>      }</td></tr>
<tr><th id="428">428</th><td>    <b>if</b> (<a class="local col3 ref" href="#103Forbidden" title='Forbidden' data-ref="103Forbidden">Forbidden</a>) <b>continue</b>;</td></tr>
<tr><th id="429">429</th><td>    <b>return</b> <a class="local col2 ref" href="#102NewReg" title='NewReg' data-ref="102NewReg">NewReg</a>;</td></tr>
<tr><th id="430">430</th><td>  }</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>  <i>// No registers are free and available!</i></td></tr>
<tr><th id="433">433</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="434">434</th><td>}</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><em>unsigned</em> <a class="type" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker" title='llvm::CriticalAntiDepBreaker' data-ref="llvm::CriticalAntiDepBreaker">CriticalAntiDepBreaker</a>::</td></tr>
<tr><th id="437">437</th><td><dfn class="virtual decl def" id="_ZN4llvm22CriticalAntiDepBreaker21BreakAntiDependenciesERKSt6vectorINS_5SUnitESaIS2_EENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES9_jRS1_7404272" title='llvm::CriticalAntiDepBreaker::BreakAntiDependencies' data-ref="_ZN4llvm22CriticalAntiDepBreaker21BreakAntiDependenciesERKSt6vectorINS_5SUnitESaIS2_EENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES9_jRS1_7404272">BreakAntiDependencies</dfn>(<em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>&gt; &amp;<dfn class="local col6 decl" id="106SUnits" title='SUnits' data-type='const std::vector&lt;SUnit&gt; &amp;' data-ref="106SUnits">SUnits</dfn>,</td></tr>
<tr><th id="438">438</th><td>                      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="107Begin" title='Begin' data-type='MachineBasicBlock::iterator' data-ref="107Begin">Begin</dfn>,</td></tr>
<tr><th id="439">439</th><td>                      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="108End" title='End' data-type='MachineBasicBlock::iterator' data-ref="108End">End</dfn>,</td></tr>
<tr><th id="440">440</th><td>                      <em>unsigned</em> <dfn class="local col9 decl" id="109InsertPosIndex" title='InsertPosIndex' data-type='unsigned int' data-ref="109InsertPosIndex">InsertPosIndex</dfn>,</td></tr>
<tr><th id="441">441</th><td>                      <a class="typedef" href="AntiDepBreaker.h.html#llvm::AntiDepBreaker::DbgValueVector" title='llvm::AntiDepBreaker::DbgValueVector' data-type='std::vector&lt;std::pair&lt;MachineInstr *, MachineInstr *&gt; &gt;' data-ref="llvm::AntiDepBreaker::DbgValueVector">DbgValueVector</a> &amp;<dfn class="local col0 decl" id="110DbgValues" title='DbgValues' data-type='DbgValueVector &amp;' data-ref="110DbgValues">DbgValues</dfn>) {</td></tr>
<tr><th id="442">442</th><td>  <i>// The code below assumes that there is at least one instruction,</i></td></tr>
<tr><th id="443">443</th><td><i>  // so just duck out immediately if the block is empty.</i></td></tr>
<tr><th id="444">444</th><td>  <b>if</b> (<a class="local col6 ref" href="#106SUnits" title='SUnits' data-ref="106SUnits">SUnits</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) <b>return</b> <var>0</var>;</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td>  <i>// Keep a map of the MachineInstr*'s back to the SUnit representing them.</i></td></tr>
<tr><th id="447">447</th><td><i>  // This is used for updating debug information.</i></td></tr>
<tr><th id="448">448</th><td><i>  //</i></td></tr>
<tr><th id="449">449</th><td><i>  // FIXME: Replace this with the existing map in ScheduleDAGInstrs::MISUnitMap</i></td></tr>
<tr><th id="450">450</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col1 decl" id="111MISUnitMap" title='MISUnitMap' data-type='DenseMap&lt;llvm::MachineInstr *, const llvm::SUnit *&gt;' data-ref="111MISUnitMap">MISUnitMap</dfn>;</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>  <i>// Find the node at the bottom of the critical path.</i></td></tr>
<tr><th id="453">453</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="112Max" title='Max' data-type='const llvm::SUnit *' data-ref="112Max">Max</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="454">454</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="113i" title='i' data-type='unsigned int' data-ref="113i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="114e" title='e' data-type='unsigned int' data-ref="114e">e</dfn> = <a class="local col6 ref" href="#106SUnits" title='SUnits' data-ref="106SUnits">SUnits</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col3 ref" href="#113i" title='i' data-ref="113i">i</a> != <a class="local col4 ref" href="#114e" title='e' data-ref="114e">e</a>; ++<a class="local col3 ref" href="#113i" title='i' data-ref="113i">i</a>) {</td></tr>
<tr><th id="455">455</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="115SU" title='SU' data-type='const llvm::SUnit *' data-ref="115SU">SU</dfn> = &amp;<a class="local col6 ref" href="#106SUnits" title='SUnits' data-ref="106SUnits">SUnits</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col3 ref" href="#113i" title='i' data-ref="113i">i</a>]</a>;</td></tr>
<tr><th id="456">456</th><td>    <a class="local col1 ref" href="#111MISUnitMap" title='MISUnitMap' data-ref="111MISUnitMap">MISUnitMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col5 ref" href="#115SU" title='SU' data-ref="115SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()]</a> = <a class="local col5 ref" href="#115SU" title='SU' data-ref="115SU">SU</a>;</td></tr>
<tr><th id="457">457</th><td>    <b>if</b> (!<a class="local col2 ref" href="#112Max" title='Max' data-ref="112Max">Max</a> || <a class="local col5 ref" href="#115SU" title='SU' data-ref="115SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() + <a class="local col5 ref" href="#115SU" title='SU' data-ref="115SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a> &gt; <a class="local col2 ref" href="#112Max" title='Max' data-ref="112Max">Max</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() + <a class="local col2 ref" href="#112Max" title='Max' data-ref="112Max">Max</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a>)</td></tr>
<tr><th id="458">458</th><td>      <a class="local col2 ref" href="#112Max" title='Max' data-ref="112Max">Max</a> = <a class="local col5 ref" href="#115SU" title='SU' data-ref="115SU">SU</a>;</td></tr>
<tr><th id="459">459</th><td>  }</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td><u>#<span data-ppcond="461">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="462">462</th><td>  {</td></tr>
<tr><th id="463">463</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;Critical path has total latency &quot; &lt;&lt; (Max-&gt;getDepth() + Max-&gt;Latency) &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Critical path has total latency "</q></td></tr>
<tr><th id="464">464</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> (<a class="local col2 ref" href="#112Max" title='Max' data-ref="112Max">Max</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() + <a class="local col2 ref" href="#112Max" title='Max' data-ref="112Max">Max</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="465">465</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;Available regs:&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Available regs:"</q>);</td></tr>
<tr><th id="466">466</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="116Reg" title='Reg' data-type='unsigned int' data-ref="116Reg">Reg</dfn> = <var>0</var>; <a class="local col6 ref" href="#116Reg" title='Reg' data-ref="116Reg">Reg</a> &lt; <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(); ++<a class="local col6 ref" href="#116Reg" title='Reg' data-ref="116Reg">Reg</a>) {</td></tr>
<tr><th id="467">467</th><td>      <b>if</b> (<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KillIndices" title='llvm::CriticalAntiDepBreaker::KillIndices' data-ref="llvm::CriticalAntiDepBreaker::KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#116Reg" title='Reg' data-ref="116Reg">Reg</a>]</a> == ~<var>0u</var>)</td></tr>
<tr><th id="468">468</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot; &quot; &lt;&lt; printReg(Reg, TRI); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col6 ref" href="#116Reg" title='Reg' data-ref="116Reg">Reg</a>, <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>));</td></tr>
<tr><th id="469">469</th><td>    }</td></tr>
<tr><th id="470">470</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="471">471</th><td>  }</td></tr>
<tr><th id="472">472</th><td><u>#<span data-ppcond="461">endif</span></u></td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>  <i>// Track progress along the critical path through the SUnit graph as we walk</i></td></tr>
<tr><th id="475">475</th><td><i>  // the instructions.</i></td></tr>
<tr><th id="476">476</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="117CriticalPathSU" title='CriticalPathSU' data-type='const llvm::SUnit *' data-ref="117CriticalPathSU">CriticalPathSU</dfn> = <a class="local col2 ref" href="#112Max" title='Max' data-ref="112Max">Max</a>;</td></tr>
<tr><th id="477">477</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="118CriticalPathMI" title='CriticalPathMI' data-type='llvm::MachineInstr *' data-ref="118CriticalPathMI">CriticalPathMI</dfn> = <a class="local col7 ref" href="#117CriticalPathSU" title='CriticalPathSU' data-ref="117CriticalPathSU">CriticalPathSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>  <i>// Consider this pattern:</i></td></tr>
<tr><th id="480">480</th><td><i>  //   A = ...</i></td></tr>
<tr><th id="481">481</th><td><i>  //   ... = A</i></td></tr>
<tr><th id="482">482</th><td><i>  //   A = ...</i></td></tr>
<tr><th id="483">483</th><td><i>  //   ... = A</i></td></tr>
<tr><th id="484">484</th><td><i>  //   A = ...</i></td></tr>
<tr><th id="485">485</th><td><i>  //   ... = A</i></td></tr>
<tr><th id="486">486</th><td><i>  //   A = ...</i></td></tr>
<tr><th id="487">487</th><td><i>  //   ... = A</i></td></tr>
<tr><th id="488">488</th><td><i>  // There are three anti-dependencies here, and without special care,</i></td></tr>
<tr><th id="489">489</th><td><i>  // we'd break all of them using the same register:</i></td></tr>
<tr><th id="490">490</th><td><i>  //   A = ...</i></td></tr>
<tr><th id="491">491</th><td><i>  //   ... = A</i></td></tr>
<tr><th id="492">492</th><td><i>  //   B = ...</i></td></tr>
<tr><th id="493">493</th><td><i>  //   ... = B</i></td></tr>
<tr><th id="494">494</th><td><i>  //   B = ...</i></td></tr>
<tr><th id="495">495</th><td><i>  //   ... = B</i></td></tr>
<tr><th id="496">496</th><td><i>  //   B = ...</i></td></tr>
<tr><th id="497">497</th><td><i>  //   ... = B</i></td></tr>
<tr><th id="498">498</th><td><i>  // because at each anti-dependence, B is the first register that</i></td></tr>
<tr><th id="499">499</th><td><i>  // isn't A which is free.  This re-introduces anti-dependencies</i></td></tr>
<tr><th id="500">500</th><td><i>  // at all but one of the original anti-dependencies that we were</i></td></tr>
<tr><th id="501">501</th><td><i>  // trying to break.  To avoid this, keep track of the most recent</i></td></tr>
<tr><th id="502">502</th><td><i>  // register that each register was replaced with, avoid</i></td></tr>
<tr><th id="503">503</th><td><i>  // using it to repair an anti-dependence on the same register.</i></td></tr>
<tr><th id="504">504</th><td><i>  // This lets us produce this:</i></td></tr>
<tr><th id="505">505</th><td><i>  //   A = ...</i></td></tr>
<tr><th id="506">506</th><td><i>  //   ... = A</i></td></tr>
<tr><th id="507">507</th><td><i>  //   B = ...</i></td></tr>
<tr><th id="508">508</th><td><i>  //   ... = B</i></td></tr>
<tr><th id="509">509</th><td><i>  //   C = ...</i></td></tr>
<tr><th id="510">510</th><td><i>  //   ... = C</i></td></tr>
<tr><th id="511">511</th><td><i>  //   B = ...</i></td></tr>
<tr><th id="512">512</th><td><i>  //   ... = B</i></td></tr>
<tr><th id="513">513</th><td><i>  // This still has an anti-dependence on B, but at least it isn't on the</i></td></tr>
<tr><th id="514">514</th><td><i>  // original critical path.</i></td></tr>
<tr><th id="515">515</th><td><i>  //</i></td></tr>
<tr><th id="516">516</th><td><i>  // TODO: If we tracked more than one register here, we could potentially</i></td></tr>
<tr><th id="517">517</th><td><i>  // fix that remaining critical edge too. This is a little more involved,</i></td></tr>
<tr><th id="518">518</th><td><i>  // because unlike the most recent register, less recent registers should</i></td></tr>
<tr><th id="519">519</th><td><i>  // still be considered, though only if no other registers are available.</i></td></tr>
<tr><th id="520">520</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="local col9 decl" id="119LastNewReg" title='LastNewReg' data-type='std::vector&lt;unsigned int&gt;' data-ref="119LastNewReg">LastNewReg</dfn><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1EmRKT_RKT0_" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1EmRKT_RKT0_">(</a><a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(), <var>0</var>);</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>  <i>// Attempt to break anti-dependence edges on the critical path. Walk the</i></td></tr>
<tr><th id="523">523</th><td><i>  // instructions from the bottom up, tracking information about liveness</i></td></tr>
<tr><th id="524">524</th><td><i>  // as we go to help determine which registers are available.</i></td></tr>
<tr><th id="525">525</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="120Broken" title='Broken' data-type='unsigned int' data-ref="120Broken">Broken</dfn> = <var>0</var>;</td></tr>
<tr><th id="526">526</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="121Count" title='Count' data-type='unsigned int' data-ref="121Count">Count</dfn> = <a class="local col9 ref" href="#109InsertPosIndex" title='InsertPosIndex' data-ref="109InsertPosIndex">InsertPosIndex</a> - <var>1</var>;</td></tr>
<tr><th id="527">527</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="122I" title='I' data-type='MachineBasicBlock::iterator' data-ref="122I">I</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#108End" title='End' data-ref="108End">End</a>, <dfn class="local col3 decl" id="123E" title='E' data-type='MachineBasicBlock::iterator' data-ref="123E">E</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#107Begin" title='Begin' data-ref="107Begin">Begin</a>; <a class="local col2 ref" href="#122I" title='I' data-ref="122I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#123E" title='E' data-ref="123E">E</a>; --<a class="local col1 ref" href="#121Count" title='Count' data-ref="121Count">Count</a>) {</td></tr>
<tr><th id="528">528</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="124MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="124MI">MI</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col2 ref" href="#122I" title='I' data-ref="122I">I</a>;</td></tr>
<tr><th id="529">529</th><td>    <i>// Kill instructions can define registers but are really nops, and there</i></td></tr>
<tr><th id="530">530</th><td><i>    // might be a real definition earlier that needs to be paired with uses</i></td></tr>
<tr><th id="531">531</th><td><i>    // dominated by this kill.</i></td></tr>
<tr><th id="532">532</th><td><i></i></td></tr>
<tr><th id="533">533</th><td><i>    // FIXME: It may be possible to remove the isKill() restriction once PR18663</i></td></tr>
<tr><th id="534">534</th><td><i>    // has been properly fixed. There can be value in processing kills as seen</i></td></tr>
<tr><th id="535">535</th><td><i>    // in the AggressiveAntiDepBreaker class.</i></td></tr>
<tr><th id="536">536</th><td>    <b>if</b> (<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() || <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isKillEv" title='llvm::MachineInstr::isKill' data-ref="_ZNK4llvm12MachineInstr6isKillEv">isKill</a>())</td></tr>
<tr><th id="537">537</th><td>      <b>continue</b>;</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td>    <i>// Check if this instruction has a dependence on the critical path that</i></td></tr>
<tr><th id="540">540</th><td><i>    // is an anti-dependence that we may be able to break. If it is, set</i></td></tr>
<tr><th id="541">541</th><td><i>    // AntiDepReg to the non-zero register associated with the anti-dependence.</i></td></tr>
<tr><th id="542">542</th><td><i>    //</i></td></tr>
<tr><th id="543">543</th><td><i>    // We limit our attention to the critical path as a heuristic to avoid</i></td></tr>
<tr><th id="544">544</th><td><i>    // breaking anti-dependence edges that aren't going to significantly</i></td></tr>
<tr><th id="545">545</th><td><i>    // impact the overall schedule. There are a limited number of registers</i></td></tr>
<tr><th id="546">546</th><td><i>    // and we want to save them for the important edges.</i></td></tr>
<tr><th id="547">547</th><td><i>    //</i></td></tr>
<tr><th id="548">548</th><td><i>    // TODO: Instructions with multiple defs could have multiple</i></td></tr>
<tr><th id="549">549</th><td><i>    // anti-dependencies. The current code here only knows how to break one</i></td></tr>
<tr><th id="550">550</th><td><i>    // edge per instruction. Note that we'd have to be able to break all of</i></td></tr>
<tr><th id="551">551</th><td><i>    // the anti-dependencies in an instruction in order to be effective.</i></td></tr>
<tr><th id="552">552</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="125AntiDepReg" title='AntiDepReg' data-type='unsigned int' data-ref="125AntiDepReg">AntiDepReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="553">553</th><td>    <b>if</b> (&amp;<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a> == <a class="local col8 ref" href="#118CriticalPathMI" title='CriticalPathMI' data-ref="118CriticalPathMI">CriticalPathMI</a>) {</td></tr>
<tr><th id="554">554</th><td>      <b>if</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> *<dfn class="local col6 decl" id="126Edge" title='Edge' data-type='const llvm::SDep *' data-ref="126Edge"><a class="local col6 ref" href="#126Edge" title='Edge' data-ref="126Edge">Edge</a></dfn> = <a class="tu ref" href="#_ZL16CriticalPathStepPKN4llvm5SUnitE" title='CriticalPathStep' data-use='c' data-ref="_ZL16CriticalPathStepPKN4llvm5SUnitE">CriticalPathStep</a>(<a class="local col7 ref" href="#117CriticalPathSU" title='CriticalPathSU' data-ref="117CriticalPathSU">CriticalPathSU</a>)) {</td></tr>
<tr><th id="555">555</th><td>        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="127NextSU" title='NextSU' data-type='const llvm::SUnit *' data-ref="127NextSU">NextSU</dfn> = <a class="local col6 ref" href="#126Edge" title='Edge' data-ref="126Edge">Edge</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>        <i>// Only consider anti-dependence edges.</i></td></tr>
<tr><th id="558">558</th><td>        <b>if</b> (<a class="local col6 ref" href="#126Edge" title='Edge' data-ref="126Edge">Edge</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a>) {</td></tr>
<tr><th id="559">559</th><td>          <a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a> = <a class="local col6 ref" href="#126Edge" title='Edge' data-ref="126Edge">Edge</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>();</td></tr>
<tr><th id="560">560</th><td>          <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AntiDepReg != 0 &amp;&amp; &quot;Anti-dependence on reg0?&quot;) ? void (0) : __assert_fail (&quot;AntiDepReg != 0 &amp;&amp; \&quot;Anti-dependence on reg0?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp&quot;, 560, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a> != <var>0</var> &amp;&amp; <q>"Anti-dependence on reg0?"</q>);</td></tr>
<tr><th id="561">561</th><td>          <b>if</b> (!<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::MRI" title='llvm::CriticalAntiDepBreaker::MRI' data-ref="llvm::CriticalAntiDepBreaker::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableEj" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableEj">isAllocatable</a>(<a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a>))</td></tr>
<tr><th id="562">562</th><td>            <i>// Don't break anti-dependencies on non-allocatable registers.</i></td></tr>
<tr><th id="563">563</th><td>            <a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a> = <var>0</var>;</td></tr>
<tr><th id="564">564</th><td>          <b>else</b> <b>if</b> (<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KeepRegs" title='llvm::CriticalAntiDepBreaker::KeepRegs' data-ref="llvm::CriticalAntiDepBreaker::KeepRegs">KeepRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a>))</td></tr>
<tr><th id="565">565</th><td>            <i>// Don't break anti-dependencies if a use down below requires</i></td></tr>
<tr><th id="566">566</th><td><i>            // this exact register.</i></td></tr>
<tr><th id="567">567</th><td>            <a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a> = <var>0</var>;</td></tr>
<tr><th id="568">568</th><td>          <b>else</b> {</td></tr>
<tr><th id="569">569</th><td>            <i>// If the SUnit has other dependencies on the SUnit that it</i></td></tr>
<tr><th id="570">570</th><td><i>            // anti-depends on, don't bother breaking the anti-dependency</i></td></tr>
<tr><th id="571">571</th><td><i>            // since those edges would prevent such units from being</i></td></tr>
<tr><th id="572">572</th><td><i>            // scheduled past each other regardless.</i></td></tr>
<tr><th id="573">573</th><td><i>            //</i></td></tr>
<tr><th id="574">574</th><td><i>            // Also, if there are dependencies on other SUnits with the</i></td></tr>
<tr><th id="575">575</th><td><i>            // same register as the anti-dependency, don't attempt to</i></td></tr>
<tr><th id="576">576</th><td><i>            // break it.</i></td></tr>
<tr><th id="577">577</th><td>            <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>::<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::const_pred_iterator" title='llvm::SUnit::const_pred_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::const_iterator' data-ref="llvm::SUnit::const_pred_iterator">const_pred_iterator</a> <dfn class="local col8 decl" id="128P" title='P' data-type='SUnit::const_pred_iterator' data-ref="128P">P</dfn> = <a class="local col7 ref" href="#117CriticalPathSU" title='CriticalPathSU' data-ref="117CriticalPathSU">CriticalPathSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="578">578</th><td>                 <dfn class="local col9 decl" id="129PE" title='PE' data-type='SUnit::const_pred_iterator' data-ref="129PE">PE</dfn> = <a class="local col7 ref" href="#117CriticalPathSU" title='CriticalPathSU' data-ref="117CriticalPathSU">CriticalPathSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZNK4llvm25SmallVectorTemplateCommon3endEv">end</a>(); <a class="local col8 ref" href="#128P" title='P' data-ref="128P">P</a> != <a class="local col9 ref" href="#129PE" title='PE' data-ref="129PE">PE</a>; ++<a class="local col8 ref" href="#128P" title='P' data-ref="128P">P</a>)</td></tr>
<tr><th id="579">579</th><td>              <b>if</b> (<a class="local col8 ref" href="#128P" title='P' data-ref="128P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() == <a class="local col7 ref" href="#127NextSU" title='NextSU' data-ref="127NextSU">NextSU</a> ?</td></tr>
<tr><th id="580">580</th><td>                    (<a class="local col8 ref" href="#128P" title='P' data-ref="128P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a> || <a class="local col8 ref" href="#128P" title='P' data-ref="128P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>() != <a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a>) :</td></tr>
<tr><th id="581">581</th><td>                    (<a class="local col8 ref" href="#128P" title='P' data-ref="128P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a> &amp;&amp; <a class="local col8 ref" href="#128P" title='P' data-ref="128P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>() == <a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a>)) {</td></tr>
<tr><th id="582">582</th><td>                <a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a> = <var>0</var>;</td></tr>
<tr><th id="583">583</th><td>                <b>break</b>;</td></tr>
<tr><th id="584">584</th><td>              }</td></tr>
<tr><th id="585">585</th><td>          }</td></tr>
<tr><th id="586">586</th><td>        }</td></tr>
<tr><th id="587">587</th><td>        <a class="local col7 ref" href="#117CriticalPathSU" title='CriticalPathSU' data-ref="117CriticalPathSU">CriticalPathSU</a> = <a class="local col7 ref" href="#127NextSU" title='NextSU' data-ref="127NextSU">NextSU</a>;</td></tr>
<tr><th id="588">588</th><td>        <a class="local col8 ref" href="#118CriticalPathMI" title='CriticalPathMI' data-ref="118CriticalPathMI">CriticalPathMI</a> = <a class="local col7 ref" href="#117CriticalPathSU" title='CriticalPathSU' data-ref="117CriticalPathSU">CriticalPathSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="589">589</th><td>      } <b>else</b> {</td></tr>
<tr><th id="590">590</th><td>        <i>// We've reached the end of the critical path.</i></td></tr>
<tr><th id="591">591</th><td>        <a class="local col7 ref" href="#117CriticalPathSU" title='CriticalPathSU' data-ref="117CriticalPathSU">CriticalPathSU</a> = <b>nullptr</b>;</td></tr>
<tr><th id="592">592</th><td>        <a class="local col8 ref" href="#118CriticalPathMI" title='CriticalPathMI' data-ref="118CriticalPathMI">CriticalPathMI</a> = <b>nullptr</b>;</td></tr>
<tr><th id="593">593</th><td>      }</td></tr>
<tr><th id="594">594</th><td>    }</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>    <a class="member" href="#_ZN4llvm22CriticalAntiDepBreaker18PrescanInstructionERNS_12MachineInstrE" title='llvm::CriticalAntiDepBreaker::PrescanInstruction' data-ref="_ZN4llvm22CriticalAntiDepBreaker18PrescanInstructionERNS_12MachineInstrE">PrescanInstruction</a>(<span class='refarg'><a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a></span>);</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="130ForbidRegs" title='ForbidRegs' data-type='SmallVector&lt;unsigned int, 2&gt;' data-ref="130ForbidRegs">ForbidRegs</dfn>;</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>    <i>// If MI's defs have a special allocation requirement, don't allow</i></td></tr>
<tr><th id="601">601</th><td><i>    // any def registers to be changed. Also assume all registers</i></td></tr>
<tr><th id="602">602</th><td><i>    // defined in a call must not be changed (ABI).</i></td></tr>
<tr><th id="603">603</th><td>    <b>if</b> (<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22hasExtraDefRegAllocReqENS0_9QueryTypeE" title='llvm::MachineInstr::hasExtraDefRegAllocReq' data-ref="_ZNK4llvm12MachineInstr22hasExtraDefRegAllocReqENS0_9QueryTypeE">hasExtraDefRegAllocReq</a>() || <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TII" title='llvm::CriticalAntiDepBreaker::TII' data-ref="llvm::CriticalAntiDepBreaker::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isPredicated' data-ref="_ZNK4llvm15TargetInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>))</td></tr>
<tr><th id="604">604</th><td>      <i>// If this instruction's defs have special allocation requirement, don't</i></td></tr>
<tr><th id="605">605</th><td><i>      // break this anti-dependency.</i></td></tr>
<tr><th id="606">606</th><td>      <a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a> = <var>0</var>;</td></tr>
<tr><th id="607">607</th><td>    <b>else</b> <b>if</b> (<a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a>) {</td></tr>
<tr><th id="608">608</th><td>      <i>// If this instruction has a use of AntiDepReg, breaking it</i></td></tr>
<tr><th id="609">609</th><td><i>      // is invalid.  If the instruction defines other registers,</i></td></tr>
<tr><th id="610">610</th><td><i>      // save a list of them so that we don't pick a new register</i></td></tr>
<tr><th id="611">611</th><td><i>      // that overlaps any of them.</i></td></tr>
<tr><th id="612">612</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="131i" title='i' data-type='unsigned int' data-ref="131i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="132e" title='e' data-type='unsigned int' data-ref="132e">e</dfn> = <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col1 ref" href="#131i" title='i' data-ref="131i">i</a> != <a class="local col2 ref" href="#132e" title='e' data-ref="132e">e</a>; ++<a class="local col1 ref" href="#131i" title='i' data-ref="131i">i</a>) {</td></tr>
<tr><th id="613">613</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="133MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="133MO">MO</dfn> = <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#131i" title='i' data-ref="131i">i</a>);</td></tr>
<tr><th id="614">614</th><td>        <b>if</b> (!<a class="local col3 ref" href="#133MO" title='MO' data-ref="133MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) <b>continue</b>;</td></tr>
<tr><th id="615">615</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="134Reg" title='Reg' data-type='unsigned int' data-ref="134Reg">Reg</dfn> = <a class="local col3 ref" href="#133MO" title='MO' data-ref="133MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="616">616</th><td>        <b>if</b> (<a class="local col4 ref" href="#134Reg" title='Reg' data-ref="134Reg">Reg</a> == <var>0</var>) <b>continue</b>;</td></tr>
<tr><th id="617">617</th><td>        <b>if</b> (<a class="local col3 ref" href="#133MO" title='MO' data-ref="133MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj">regsOverlap</a>(<a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a>, <a class="local col4 ref" href="#134Reg" title='Reg' data-ref="134Reg">Reg</a>)) {</td></tr>
<tr><th id="618">618</th><td>          <a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a> = <var>0</var>;</td></tr>
<tr><th id="619">619</th><td>          <b>break</b>;</td></tr>
<tr><th id="620">620</th><td>        }</td></tr>
<tr><th id="621">621</th><td>        <b>if</b> (<a class="local col3 ref" href="#133MO" title='MO' data-ref="133MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col4 ref" href="#134Reg" title='Reg' data-ref="134Reg">Reg</a> != <a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a>)</td></tr>
<tr><th id="622">622</th><td>          <a class="local col0 ref" href="#130ForbidRegs" title='ForbidRegs' data-ref="130ForbidRegs">ForbidRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#134Reg" title='Reg' data-ref="134Reg">Reg</a>);</td></tr>
<tr><th id="623">623</th><td>      }</td></tr>
<tr><th id="624">624</th><td>    }</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>    <i>// Determine AntiDepReg's register class, if it is live and is</i></td></tr>
<tr><th id="627">627</th><td><i>    // consistently used within a single class.</i></td></tr>
<tr><th id="628">628</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="135RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="135RC">RC</dfn> = <a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a> != <var>0</var> ? <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a>]</a></td></tr>
<tr><th id="629">629</th><td>                                                    : <b>nullptr</b>;</td></tr>
<tr><th id="630">630</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((AntiDepReg == 0 || RC != nullptr) &amp;&amp; &quot;Register should be live if it&apos;s causing an anti-dependence!&quot;) ? void (0) : __assert_fail (&quot;(AntiDepReg == 0 || RC != nullptr) &amp;&amp; \&quot;Register should be live if it&apos;s causing an anti-dependence!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp&quot;, 631, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a> == <var>0</var> || <a class="local col5 ref" href="#135RC" title='RC' data-ref="135RC">RC</a> != <b>nullptr</b>) &amp;&amp;</td></tr>
<tr><th id="631">631</th><td>           <q>"Register should be live if it's causing an anti-dependence!"</q>);</td></tr>
<tr><th id="632">632</th><td>    <b>if</b> (<a class="local col5 ref" href="#135RC" title='RC' data-ref="135RC">RC</a> == <b>reinterpret_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;(-<var>1</var>))</td></tr>
<tr><th id="633">633</th><td>      <a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a> = <var>0</var>;</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td>    <i>// Look for a suitable register to use to break the anti-dependence.</i></td></tr>
<tr><th id="636">636</th><td><i>    //</i></td></tr>
<tr><th id="637">637</th><td><i>    // TODO: Instead of picking the first free register, consider which might</i></td></tr>
<tr><th id="638">638</th><td><i>    // be the best.</i></td></tr>
<tr><th id="639">639</th><td>    <b>if</b> (<a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a> != <var>0</var>) {</td></tr>
<tr><th id="640">640</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::multimap" title='std::multimap' data-ref="std::multimap">multimap</a>&lt;<em>unsigned</em>, <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_multimap.h.html#std::multimap{unsignedint,llvm::MachineOperand*,std::less{unsignedint},std::allocator{std::pair{constunsignedint,llvm::MachineOperand*}}}::iterator" title='std::multimap&lt;unsigned int, llvm::MachineOperand *, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, llvm::MachineOperand *&gt; &gt; &gt;::iterator' data-type='typename _Rep_type::iterator' data-ref="std::multimap{unsignedint,llvm::MachineOperand*,std::less{unsignedint},std::allocator{std::pair{constunsignedint,llvm::MachineOperand*}}}::iterator">iterator</a>,</td></tr>
<tr><th id="641">641</th><td>                <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::multimap" title='std::multimap' data-ref="std::multimap">multimap</a>&lt;<em>unsigned</em>, <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_multimap.h.html#std::multimap{unsignedint,llvm::MachineOperand*,std::less{unsignedint},std::allocator{std::pair{constunsignedint,llvm::MachineOperand*}}}::iterator" title='std::multimap&lt;unsigned int, llvm::MachineOperand *, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, llvm::MachineOperand *&gt; &gt; &gt;::iterator' data-type='typename _Rep_type::iterator' data-ref="std::multimap{unsignedint,llvm::MachineOperand*,std::less{unsignedint},std::allocator{std::pair{constunsignedint,llvm::MachineOperand*}}}::iterator">iterator</a>&gt;</td></tr>
<tr><th id="642">642</th><td>        <dfn class="local col6 decl" id="136Range" title='Range' data-type='std::pair&lt;std::multimap&lt;unsigned int, MachineOperand *&gt;::iterator, std::multimap&lt;unsigned int, MachineOperand *&gt;::iterator&gt;' data-ref="136Range">Range</dfn> = <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::RegRefs" title='llvm::CriticalAntiDepBreaker::RegRefs' data-ref="llvm::CriticalAntiDepBreaker::RegRefs">RegRefs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_multimap.h.html#_ZNSt8multimap11equal_rangeERKT_" title='std::multimap::equal_range' data-ref="_ZNSt8multimap11equal_rangeERKT_">equal_range</a>(<a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a>);</td></tr>
<tr><th id="643">643</th><td>      <b>if</b> (<em>unsigned</em> <dfn class="local col7 decl" id="137NewReg" title='NewReg' data-type='unsigned int' data-ref="137NewReg"><a class="local col7 ref" href="#137NewReg" title='NewReg' data-ref="137NewReg">NewReg</a></dfn> = <a class="member" href="#_ZN4llvm22CriticalAntiDepBreaker24findSuitableFreeRegisterESt23_Rb_tree_const_iteratorISt4pairIKjPNS_14MachineOperandEEES7_jjPKNS_19TargetRegisterClas1629196" title='llvm::CriticalAntiDepBreaker::findSuitableFreeRegister' data-ref="_ZN4llvm22CriticalAntiDepBreaker24findSuitableFreeRegisterESt23_Rb_tree_const_iteratorISt4pairIKjPNS_14MachineOperandEEES7_jjPKNS_19TargetRegisterClas1629196">findSuitableFreeRegister</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_const_iterator::_Rb_tree_const_iterator&lt;_Tp&gt;' data-ref="_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E"></a><a class="local col6 ref" href="#136Range" title='Range' data-ref="136Range">Range</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;std::_Rb_tree_iterator&lt;std::pair&lt;const unsigned int, llvm::MachineOperand *&gt; &gt;, std::_Rb_tree_iterator&lt;std::pair&lt;const unsigned int, llvm::MachineOperand *&gt; &gt; &gt;::first' data-ref="std::pair::first">first</a>, <a class="ref fake" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_const_iterator::_Rb_tree_const_iterator&lt;_Tp&gt;' data-ref="_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E"></a><a class="local col6 ref" href="#136Range" title='Range' data-ref="136Range">Range</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;std::_Rb_tree_iterator&lt;std::pair&lt;const unsigned int, llvm::MachineOperand *&gt; &gt;, std::_Rb_tree_iterator&lt;std::pair&lt;const unsigned int, llvm::MachineOperand *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>,</td></tr>
<tr><th id="644">644</th><td>                                                     <a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a>,</td></tr>
<tr><th id="645">645</th><td>                                                     <a class="local col9 ref" href="#119LastNewReg" title='LastNewReg' data-ref="119LastNewReg">LastNewReg</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a>]</a>,</td></tr>
<tr><th id="646">646</th><td>                                                     <a class="local col5 ref" href="#135RC" title='RC' data-ref="135RC">RC</a>, <span class='refarg'><a class="local col0 ref" href="#130ForbidRegs" title='ForbidRegs' data-ref="130ForbidRegs">ForbidRegs</a></span>)) {</td></tr>
<tr><th id="647">647</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;Breaking anti-dependence edge on &quot; &lt;&lt; printReg(AntiDepReg, TRI) &lt;&lt; &quot; with &quot; &lt;&lt; RegRefs.count(AntiDepReg) &lt;&lt; &quot; references&quot; &lt;&lt; &quot; using &quot; &lt;&lt; printReg(NewReg, TRI) &lt;&lt; &quot;!\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Breaking anti-dependence edge on "</q></td></tr>
<tr><th id="648">648</th><td>                          <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a>, <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" with "</q></td></tr>
<tr><th id="649">649</th><td>                          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::RegRefs" title='llvm::CriticalAntiDepBreaker::RegRefs' data-ref="llvm::CriticalAntiDepBreaker::RegRefs">RegRefs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_multimap.h.html#_ZNKSt8multimap5countERKT_" title='std::multimap::count' data-ref="_ZNKSt8multimap5countERKT_">count</a>(<a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" references"</q></td></tr>
<tr><th id="650">650</th><td>                          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" using "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#137NewReg" title='NewReg' data-ref="137NewReg">NewReg</a>, <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::TRI" title='llvm::CriticalAntiDepBreaker::TRI' data-ref="llvm::CriticalAntiDepBreaker::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"!\n"</q>);</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td>        <i>// Update the references to the old register to refer to the new</i></td></tr>
<tr><th id="653">653</th><td><i>        // register.</i></td></tr>
<tr><th id="654">654</th><td>        <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::multimap" title='std::multimap' data-ref="std::multimap">multimap</a>&lt;<em>unsigned</em>, <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_multimap.h.html#std::multimap{unsignedint,llvm::MachineOperand*,std::less{unsignedint},std::allocator{std::pair{constunsignedint,llvm::MachineOperand*}}}::iterator" title='std::multimap&lt;unsigned int, llvm::MachineOperand *, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, llvm::MachineOperand *&gt; &gt; &gt;::iterator' data-type='typename _Rep_type::iterator' data-ref="std::multimap{unsignedint,llvm::MachineOperand*,std::less{unsignedint},std::allocator{std::pair{constunsignedint,llvm::MachineOperand*}}}::iterator">iterator</a></td></tr>
<tr><th id="655">655</th><td>             <dfn class="local col8 decl" id="138Q" title='Q' data-type='std::multimap&lt;unsigned int, MachineOperand *&gt;::iterator' data-ref="138Q">Q</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_tree.h.html#256" title='std::_Rb_tree_iterator&lt;std::pair&lt;const unsigned int, llvm::MachineOperand *&gt; &gt;::_Rb_tree_iterator' data-ref="_ZNSt17_Rb_tree_iteratorISt4pairIKjPN4llvm14MachineOperandEEEC1ERKS6_"></a><a class="local col6 ref" href="#136Range" title='Range' data-ref="136Range">Range</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;std::_Rb_tree_iterator&lt;std::pair&lt;const unsigned int, llvm::MachineOperand *&gt; &gt;, std::_Rb_tree_iterator&lt;std::pair&lt;const unsigned int, llvm::MachineOperand *&gt; &gt; &gt;::first' data-ref="std::pair::first">first</a>, <dfn class="local col9 decl" id="139QE" title='QE' data-type='std::multimap&lt;unsigned int, MachineOperand *&gt;::iterator' data-ref="139QE">QE</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_tree.h.html#256" title='std::_Rb_tree_iterator&lt;std::pair&lt;const unsigned int, llvm::MachineOperand *&gt; &gt;::_Rb_tree_iterator' data-ref="_ZNSt17_Rb_tree_iteratorISt4pairIKjPN4llvm14MachineOperandEEEC1ERKS6_"></a><a class="local col6 ref" href="#136Range" title='Range' data-ref="136Range">Range</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;std::_Rb_tree_iterator&lt;std::pair&lt;const unsigned int, llvm::MachineOperand *&gt; &gt;, std::_Rb_tree_iterator&lt;std::pair&lt;const unsigned int, llvm::MachineOperand *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>; <a class="local col8 ref" href="#138Q" title='Q' data-ref="138Q">Q</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator!=' data-ref="_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E">!=</a> <a class="local col9 ref" href="#139QE" title='QE' data-ref="139QE">QE</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt17_Rb_tree_iteratorppEv" title='std::_Rb_tree_iterator::operator++' data-ref="_ZNSt17_Rb_tree_iteratorppEv">++</a><a class="local col8 ref" href="#138Q" title='Q' data-ref="138Q">Q</a>) {</td></tr>
<tr><th id="656">656</th><td>          <a class="local col8 ref" href="#138Q" title='Q' data-ref="138Q">Q</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, llvm::MachineOperand *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col7 ref" href="#137NewReg" title='NewReg' data-ref="137NewReg">NewReg</a>);</td></tr>
<tr><th id="657">657</th><td>          <i>// If the SU for the instruction being updated has debug information</i></td></tr>
<tr><th id="658">658</th><td><i>          // related to the anti-dependency register, make sure to update that</i></td></tr>
<tr><th id="659">659</th><td><i>          // as well.</i></td></tr>
<tr><th id="660">660</th><td>          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="140SU" title='SU' data-type='const llvm::SUnit *' data-ref="140SU">SU</dfn> = <a class="local col1 ref" href="#111MISUnitMap" title='MISUnitMap' data-ref="111MISUnitMap">MISUnitMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col8 ref" href="#138Q" title='Q' data-ref="138Q">Q</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, llvm::MachineOperand *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()]</a>;</td></tr>
<tr><th id="661">661</th><td>          <b>if</b> (!<a class="local col0 ref" href="#140SU" title='SU' data-ref="140SU">SU</a>) <b>continue</b>;</td></tr>
<tr><th id="662">662</th><td>          <a class="member" href="AntiDepBreaker.h.html#_ZN4llvm14AntiDepBreaker15UpdateDbgValuesERKSt6vectorISt4pairIPNS_12MachineInstrES4_ESaIS5_EES4_jj" title='llvm::AntiDepBreaker::UpdateDbgValues' data-ref="_ZN4llvm14AntiDepBreaker15UpdateDbgValuesERKSt6vectorISt4pairIPNS_12MachineInstrES4_ESaIS5_EES4_jj">UpdateDbgValues</a>(<a class="local col0 ref" href="#110DbgValues" title='DbgValues' data-ref="110DbgValues">DbgValues</a>, <a class="local col8 ref" href="#138Q" title='Q' data-ref="138Q">Q</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, llvm::MachineOperand *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>(),</td></tr>
<tr><th id="663">663</th><td>                          <a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a>, <a class="local col7 ref" href="#137NewReg" title='NewReg' data-ref="137NewReg">NewReg</a>);</td></tr>
<tr><th id="664">664</th><td>        }</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td>        <i>// We just went back in time and modified history; the</i></td></tr>
<tr><th id="667">667</th><td><i>        // liveness information for the anti-dependence reg is now</i></td></tr>
<tr><th id="668">668</th><td><i>        // inconsistent. Set the state as if it were dead.</i></td></tr>
<tr><th id="669">669</th><td>        <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#137NewReg" title='NewReg' data-ref="137NewReg">NewReg</a>]</a> = <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a>]</a>;</td></tr>
<tr><th id="670">670</th><td>        <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::DefIndices" title='llvm::CriticalAntiDepBreaker::DefIndices' data-ref="llvm::CriticalAntiDepBreaker::DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#137NewReg" title='NewReg' data-ref="137NewReg">NewReg</a>]</a> = <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::DefIndices" title='llvm::CriticalAntiDepBreaker::DefIndices' data-ref="llvm::CriticalAntiDepBreaker::DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a>]</a>;</td></tr>
<tr><th id="671">671</th><td>        <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KillIndices" title='llvm::CriticalAntiDepBreaker::KillIndices' data-ref="llvm::CriticalAntiDepBreaker::KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#137NewReg" title='NewReg' data-ref="137NewReg">NewReg</a>]</a> = <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KillIndices" title='llvm::CriticalAntiDepBreaker::KillIndices' data-ref="llvm::CriticalAntiDepBreaker::KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a>]</a>;</td></tr>
<tr><th id="672">672</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (((KillIndices[NewReg] == ~0u) != (DefIndices[NewReg] == ~0u)) &amp;&amp; &quot;Kill and Def maps aren&apos;t consistent for NewReg!&quot;) ? void (0) : __assert_fail (&quot;((KillIndices[NewReg] == ~0u) != (DefIndices[NewReg] == ~0u)) &amp;&amp; \&quot;Kill and Def maps aren&apos;t consistent for NewReg!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp&quot;, 674, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(((<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KillIndices" title='llvm::CriticalAntiDepBreaker::KillIndices' data-ref="llvm::CriticalAntiDepBreaker::KillIndices">KillIndices</a>[<a class="local col7 ref" href="#137NewReg" title='NewReg' data-ref="137NewReg">NewReg</a>] == ~<var>0u</var>) !=</td></tr>
<tr><th id="673">673</th><td>                (<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::DefIndices" title='llvm::CriticalAntiDepBreaker::DefIndices' data-ref="llvm::CriticalAntiDepBreaker::DefIndices">DefIndices</a>[<a class="local col7 ref" href="#137NewReg" title='NewReg' data-ref="137NewReg">NewReg</a>] == ~<var>0u</var>)) &amp;&amp;</td></tr>
<tr><th id="674">674</th><td>             <q>"Kill and Def maps aren't consistent for NewReg!"</q>);</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>        <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::Classes" title='llvm::CriticalAntiDepBreaker::Classes' data-ref="llvm::CriticalAntiDepBreaker::Classes">Classes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a>]</a> = <b>nullptr</b>;</td></tr>
<tr><th id="677">677</th><td>        <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::DefIndices" title='llvm::CriticalAntiDepBreaker::DefIndices' data-ref="llvm::CriticalAntiDepBreaker::DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a>]</a> = <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KillIndices" title='llvm::CriticalAntiDepBreaker::KillIndices' data-ref="llvm::CriticalAntiDepBreaker::KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a>]</a>;</td></tr>
<tr><th id="678">678</th><td>        <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KillIndices" title='llvm::CriticalAntiDepBreaker::KillIndices' data-ref="llvm::CriticalAntiDepBreaker::KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a>]</a> = ~<var>0u</var>;</td></tr>
<tr><th id="679">679</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (((KillIndices[AntiDepReg] == ~0u) != (DefIndices[AntiDepReg] == ~0u)) &amp;&amp; &quot;Kill and Def maps aren&apos;t consistent for AntiDepReg!&quot;) ? void (0) : __assert_fail (&quot;((KillIndices[AntiDepReg] == ~0u) != (DefIndices[AntiDepReg] == ~0u)) &amp;&amp; \&quot;Kill and Def maps aren&apos;t consistent for AntiDepReg!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp&quot;, 681, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(((<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::KillIndices" title='llvm::CriticalAntiDepBreaker::KillIndices' data-ref="llvm::CriticalAntiDepBreaker::KillIndices">KillIndices</a>[<a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a>] == ~<var>0u</var>) !=</td></tr>
<tr><th id="680">680</th><td>                (<a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::DefIndices" title='llvm::CriticalAntiDepBreaker::DefIndices' data-ref="llvm::CriticalAntiDepBreaker::DefIndices">DefIndices</a>[<a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a>] == ~<var>0u</var>)) &amp;&amp;</td></tr>
<tr><th id="681">681</th><td>             <q>"Kill and Def maps aren't consistent for AntiDepReg!"</q>);</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>        <a class="member" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker::RegRefs" title='llvm::CriticalAntiDepBreaker::RegRefs' data-ref="llvm::CriticalAntiDepBreaker::RegRefs">RegRefs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_multimap.h.html#_ZNSt8multimap5eraseERKT_" title='std::multimap::erase' data-ref="_ZNSt8multimap5eraseERKT_">erase</a>(<a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a>);</td></tr>
<tr><th id="684">684</th><td>        <a class="local col9 ref" href="#119LastNewReg" title='LastNewReg' data-ref="119LastNewReg">LastNewReg</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#125AntiDepReg" title='AntiDepReg' data-ref="125AntiDepReg">AntiDepReg</a>]</a> = <a class="local col7 ref" href="#137NewReg" title='NewReg' data-ref="137NewReg">NewReg</a>;</td></tr>
<tr><th id="685">685</th><td>        ++<a class="local col0 ref" href="#120Broken" title='Broken' data-ref="120Broken">Broken</a>;</td></tr>
<tr><th id="686">686</th><td>      }</td></tr>
<tr><th id="687">687</th><td>    }</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td>    <a class="member" href="#_ZN4llvm22CriticalAntiDepBreaker15ScanInstructionERNS_12MachineInstrEj" title='llvm::CriticalAntiDepBreaker::ScanInstruction' data-ref="_ZN4llvm22CriticalAntiDepBreaker15ScanInstructionERNS_12MachineInstrEj">ScanInstruction</a>(<span class='refarg'><a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a></span>, <a class="local col1 ref" href="#121Count" title='Count' data-ref="121Count">Count</a>);</td></tr>
<tr><th id="690">690</th><td>  }</td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td>  <b>return</b> <a class="local col0 ref" href="#120Broken" title='Broken' data-ref="120Broken">Broken</a>;</td></tr>
<tr><th id="693">693</th><td>}</td></tr>
<tr><th id="694">694</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
