

================================================================
== Vitis HLS Report for 'fft_stage_2_0_Pipeline_SKIP_X'
================================================================
* Date:           Thu Oct 13 07:49:08 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       26|  10.000 ns|  0.130 us|    2|   26|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- SKIP_X  |        0|       24|        18|          1|          1|  0 ~ 8|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%k1 = alloca i32 1"   --->   Operation 21 'alloca' 'k1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 22 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%m1 = alloca i32 1"   --->   Operation 23 'alloca' 'm1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %IN_r, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %OUT_r, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag32, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real43, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln18_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %trunc_ln18"   --->   Operation 28 'read' 'trunc_ln18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %m1"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %j1"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln0 = store i7 0, i7 %k1"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%k1_13 = load i7 %k1" [src/main.cpp:18]   --->   Operation 33 'load' 'k1_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.86ns)   --->   "%icmp_ln1057 = icmp_eq  i7 %k1_13, i7 %trunc_ln18_read"   --->   Operation 34 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.89ns)   --->   "%k1_14 = add i7 %k1_13, i7 1" [src/main.cpp:18]   --->   Operation 35 'add' 'k1_14' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln1057, void %.split_ifconv, void %._crit_edge.loopexit.loopexit57.exitStub" [src/main.cpp:18]   --->   Operation 36 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%j1_load = load i32 %j1" [src/main.cpp:22]   --->   Operation 37 'load' 'j1_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%m1_load = load i32 %m1"   --->   Operation 38 'load' 'm1_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln1057 = trunc i32 %m1_load"   --->   Operation 39 'trunc' 'trunc_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln1057_7 = trunc i32 %j1_load"   --->   Operation 40 'trunc' 'trunc_ln1057_7' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i32 %j1_load" [src/main.cpp:22]   --->   Operation 41 'trunc' 'trunc_ln22' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.88ns)   --->   "%add_ln23 = add i6 %trunc_ln1057_7, i6 %trunc_ln1057" [src/main.cpp:23]   --->   Operation 42 'add' 'add_ln23' <Predicate = (!icmp_ln1057)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.11ns)   --->   "%icmp_ln27 = icmp_ult  i32 %j1_load, i32 3" [src/main.cpp:27]   --->   Operation 43 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln1057)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.20ns)   --->   "%j1_19 = add i32 %j1_load, i32 1" [src/main.cpp:29]   --->   Operation 44 'add' 'j1_19' <Predicate = (!icmp_ln1057)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.11ns)   --->   "%icmp_ln31 = icmp_eq  i32 %j1_load, i32 3" [src/main.cpp:31]   --->   Operation 45 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln1057)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.20ns)   --->   "%add_ln34 = add i32 %m1_load, i32 8" [src/main.cpp:34]   --->   Operation 46 'add' 'add_ln34' <Predicate = (!icmp_ln1057)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node j1_21)   --->   "%j1_20 = select i1 %icmp_ln31, i32 0, i32 %j1_load" [src/main.cpp:31]   --->   Operation 47 'select' 'j1_20' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node m1_14)   --->   "%m1_13 = select i1 %icmp_ln31, i32 %add_ln34, i32 %m1_load" [src/main.cpp:31]   --->   Operation 48 'select' 'm1_13' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.52ns) (out node of the LUT)   --->   "%j1_21 = select i1 %icmp_ln27, i32 %j1_19, i32 %j1_20" [src/main.cpp:27]   --->   Operation 49 'select' 'j1_21' <Predicate = (!icmp_ln1057)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.52ns) (out node of the LUT)   --->   "%m1_14 = select i1 %icmp_ln27, i32 %m1_load, i32 %m1_13" [src/main.cpp:27]   --->   Operation 50 'select' 'm1_14' <Predicate = (!icmp_ln1057)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.48ns)   --->   "%store_ln27 = store i32 %m1_14, i32 %m1" [src/main.cpp:27]   --->   Operation 51 'store' 'store_ln27' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_2 : Operation 52 [1/1] (0.48ns)   --->   "%store_ln27 = store i32 %j1_21, i32 %j1" [src/main.cpp:27]   --->   Operation 52 'store' 'store_ln27' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_2 : Operation 53 [1/1] (0.48ns)   --->   "%store_ln18 = store i7 %k1_14, i7 %k1" [src/main.cpp:18]   --->   Operation 53 'store' 'store_ln18' <Predicate = (!icmp_ln1057)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 54 [1/1] (0.90ns)   --->   "%add_ln22 = add i8 %trunc_ln22, i8 64" [src/main.cpp:22]   --->   Operation 54 'add' 'add_ln22' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i8 %add_ln22" [src/main.cpp:22]   --->   Operation 55 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%w_M_imag32_addr = getelementptr i16 %w_M_imag32, i64 0, i64 %zext_ln22" [src/main.cpp:22]   --->   Operation 56 'getelementptr' 'w_M_imag32_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%w_M_real43_addr = getelementptr i16 %w_M_real43, i64 0, i64 %zext_ln22" [src/main.cpp:22]   --->   Operation 57 'getelementptr' 'w_M_real43_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (0.79ns)   --->   "%w1_M_real = load i8 %w_M_real43_addr" [src/main.cpp:22]   --->   Operation 58 'load' 'w1_M_real' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 192> <ROM>
ST_3 : Operation 59 [2/2] (0.79ns)   --->   "%w1_M_imag = load i8 %w_M_imag32_addr" [src/main.cpp:22]   --->   Operation 59 'load' 'w1_M_imag' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 192> <ROM>
ST_3 : Operation 60 [1/1] (0.88ns)   --->   "%add_ln24 = add i6 %add_ln23, i6 4" [src/main.cpp:24]   --->   Operation 60 'add' 'add_ln24' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i6 %add_ln24" [src/main.cpp:24]   --->   Operation 61 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%IN_addr = getelementptr i32 %IN_r, i64 0, i64 %zext_ln24" [src/main.cpp:24]   --->   Operation 62 'getelementptr' 'IN_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (1.35ns)   --->   "%IN_load = load i6 %IN_addr"   --->   Operation 63 'load' 'IN_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 64 [1/2] (0.79ns)   --->   "%w1_M_real = load i8 %w_M_real43_addr" [src/main.cpp:22]   --->   Operation 64 'load' 'w1_M_real' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 192> <ROM>
ST_4 : Operation 65 [1/2] (0.79ns)   --->   "%w1_M_imag = load i8 %w_M_imag32_addr" [src/main.cpp:22]   --->   Operation 65 'load' 'w1_M_imag' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 192> <ROM>
ST_4 : Operation 66 [1/2] (1.35ns)   --->   "%IN_load = load i6 %IN_addr"   --->   Operation 66 'load' 'IN_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln388 = trunc i32 %IN_load"   --->   Operation 67 'trunc' 'trunc_ln388' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln388_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %IN_load, i32 16, i32 31"   --->   Operation 68 'partselect' 'trunc_ln388_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%p_r_M_real = bitcast i16 %trunc_ln388"   --->   Operation 69 'bitcast' 'p_r_M_real' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_r_M_imag = bitcast i16 %trunc_ln388_1"   --->   Operation 70 'bitcast' 'p_r_M_imag' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.62>
ST_5 : Operation 71 [4/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w1_M_real"   --->   Operation 71 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [4/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_imag"   --->   Operation 72 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [4/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w1_M_imag"   --->   Operation 73 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [4/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_real"   --->   Operation 74 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.62>
ST_6 : Operation 75 [3/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w1_M_real"   --->   Operation 75 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [3/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_imag"   --->   Operation 76 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [3/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w1_M_imag"   --->   Operation 77 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [3/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_real"   --->   Operation 78 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.62>
ST_7 : Operation 79 [2/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w1_M_real"   --->   Operation 79 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [2/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_imag"   --->   Operation 80 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [2/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w1_M_imag"   --->   Operation 81 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [2/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_real"   --->   Operation 82 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.62>
ST_8 : Operation 83 [1/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w1_M_real"   --->   Operation 83 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_imag"   --->   Operation 84 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w1_M_imag"   --->   Operation 85 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_real"   --->   Operation 86 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.95>
ST_9 : Operation 87 [5/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 87 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [5/5] (2.95ns)   --->   "%p_r_M_imag_22 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 88 'hadd' 'p_r_M_imag_22' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.95>
ST_10 : Operation 89 [4/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 89 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [4/5] (2.95ns)   --->   "%p_r_M_imag_22 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 90 'hadd' 'p_r_M_imag_22' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.95>
ST_11 : Operation 91 [3/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 91 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [3/5] (2.95ns)   --->   "%p_r_M_imag_22 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 92 'hadd' 'p_r_M_imag_22' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.95>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i6 %add_ln23" [src/main.cpp:23]   --->   Operation 93 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%IN_addr_2 = getelementptr i32 %IN_r, i64 0, i64 %zext_ln23" [src/main.cpp:23]   --->   Operation 94 'getelementptr' 'IN_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [2/2] (1.35ns)   --->   "%IN_load_2 = load i6 %IN_addr_2" [src/main.cpp:23]   --->   Operation 95 'load' 'IN_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 96 [2/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 96 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 97 [2/5] (2.95ns)   --->   "%p_r_M_imag_22 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 97 'hadd' 'p_r_M_imag_22' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.95>
ST_13 : Operation 98 [1/2] (1.35ns)   --->   "%IN_load_2 = load i6 %IN_addr_2" [src/main.cpp:23]   --->   Operation 98 'load' 'IN_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %IN_load_2" [src/main.cpp:23]   --->   Operation 99 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %IN_load_2, i32 16, i32 31" [src/main.cpp:23]   --->   Operation 100 'partselect' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 101 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/5] (2.95ns)   --->   "%p_r_M_imag_22 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 102 'hadd' 'p_r_M_imag_22' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.95>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%t1_M_real = bitcast i16 %trunc_ln23" [src/main.cpp:23]   --->   Operation 103 'bitcast' 't1_M_real' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%t1_M_imag = bitcast i16 %trunc_ln23_1" [src/main.cpp:23]   --->   Operation 104 'bitcast' 't1_M_imag' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [5/5] (2.95ns)   --->   "%p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r"   --->   Operation 105 'hadd' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 106 [5/5] (2.95ns)   --->   "%p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_22"   --->   Operation 106 'hadd' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 107 [5/5] (2.95ns)   --->   "%p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r"   --->   Operation 107 'hsub' 'p_r_M_real_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 108 [5/5] (2.95ns)   --->   "%p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_22"   --->   Operation 108 'hsub' 'p_r_M_imag_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.95>
ST_15 : Operation 109 [4/5] (2.95ns)   --->   "%p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r"   --->   Operation 109 'hadd' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 110 [4/5] (2.95ns)   --->   "%p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_22"   --->   Operation 110 'hadd' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 111 [4/5] (2.95ns)   --->   "%p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r"   --->   Operation 111 'hsub' 'p_r_M_real_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 112 [4/5] (2.95ns)   --->   "%p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_22"   --->   Operation 112 'hsub' 'p_r_M_imag_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.95>
ST_16 : Operation 113 [3/5] (2.95ns)   --->   "%p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r"   --->   Operation 113 'hadd' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 114 [3/5] (2.95ns)   --->   "%p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_22"   --->   Operation 114 'hadd' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 115 [3/5] (2.95ns)   --->   "%p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r"   --->   Operation 115 'hsub' 'p_r_M_real_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 116 [3/5] (2.95ns)   --->   "%p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_22"   --->   Operation 116 'hsub' 'p_r_M_imag_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.95>
ST_17 : Operation 117 [2/5] (2.95ns)   --->   "%p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r"   --->   Operation 117 'hadd' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 118 [2/5] (2.95ns)   --->   "%p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_22"   --->   Operation 118 'hadd' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 119 [2/5] (2.95ns)   --->   "%p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r"   --->   Operation 119 'hsub' 'p_r_M_real_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 120 [2/5] (2.95ns)   --->   "%p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_22"   --->   Operation 120 'hsub' 'p_r_M_imag_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.95>
ST_18 : Operation 121 [1/5] (2.95ns)   --->   "%p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r"   --->   Operation 121 'hadd' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 122 [1/5] (2.95ns)   --->   "%p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_22"   --->   Operation 122 'hadd' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 123 [1/5] (2.95ns)   --->   "%p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r"   --->   Operation 123 'hsub' 'p_r_M_real_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 124 [1/5] (2.95ns)   --->   "%p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_22"   --->   Operation 124 'hsub' 'p_r_M_imag_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 139 'ret' 'ret_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 1.35>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_27" [src/main.cpp:11]   --->   Operation 125 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8, i64 4" [src/main.cpp:11]   --->   Operation 126 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/main.cpp:11]   --->   Operation 127 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 128 [1/1] (0.00ns)   --->   "%OUT_addr_2 = getelementptr i32 %OUT_r, i64 0, i64 %zext_ln23" [src/main.cpp:25]   --->   Operation 128 'getelementptr' 'OUT_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i16 %p_r_M_real_3" [src/main.cpp:25]   --->   Operation 129 'bitcast' 'bitcast_ln25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln25_1 = bitcast i16 %p_r_M_imag_3" [src/main.cpp:25]   --->   Operation 130 'bitcast' 'bitcast_ln25_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln25_1, i16 %bitcast_ln25" [src/main.cpp:25]   --->   Operation 131 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (1.35ns)   --->   "%store_ln25 = store i32 %tmp, i6 %OUT_addr_2" [src/main.cpp:25]   --->   Operation 132 'store' 'store_ln25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "%OUT_addr = getelementptr i32 %OUT_r, i64 0, i64 %zext_ln24" [src/main.cpp:26]   --->   Operation 133 'getelementptr' 'OUT_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast i16 %p_r_M_real_4" [src/main.cpp:26]   --->   Operation 134 'bitcast' 'bitcast_ln26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln26_1 = bitcast i16 %p_r_M_imag_4" [src/main.cpp:26]   --->   Operation 135 'bitcast' 'bitcast_ln26_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln26_1, i16 %bitcast_ln26" [src/main.cpp:26]   --->   Operation 136 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 137 [1/1] (1.35ns)   --->   "%store_ln26 = store i32 %tmp_4, i6 %OUT_addr" [src/main.cpp:26]   --->   Operation 137 'store' 'store_ln26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 138 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ IN_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ OUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ w_M_real43]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_imag32]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k1                     (alloca           ) [ 01100000000000000000]
j1                     (alloca           ) [ 01100000000000000000]
m1                     (alloca           ) [ 01100000000000000000]
specmemcore_ln0        (specmemcore      ) [ 00000000000000000000]
specmemcore_ln0        (specmemcore      ) [ 00000000000000000000]
specmemcore_ln0        (specmemcore      ) [ 00000000000000000000]
specmemcore_ln0        (specmemcore      ) [ 00000000000000000000]
trunc_ln18_read        (read             ) [ 01100000000000000000]
store_ln0              (store            ) [ 00000000000000000000]
store_ln0              (store            ) [ 00000000000000000000]
store_ln0              (store            ) [ 00000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000]
k1_13                  (load             ) [ 00000000000000000000]
icmp_ln1057            (icmp             ) [ 01111111111111111110]
k1_14                  (add              ) [ 00000000000000000000]
br_ln18                (br               ) [ 00000000000000000000]
j1_load                (load             ) [ 00000000000000000000]
m1_load                (load             ) [ 00000000000000000000]
trunc_ln1057           (trunc            ) [ 00000000000000000000]
trunc_ln1057_7         (trunc            ) [ 00000000000000000000]
trunc_ln22             (trunc            ) [ 01010000000000000000]
add_ln23               (add              ) [ 01011111111110000000]
icmp_ln27              (icmp             ) [ 00000000000000000000]
j1_19                  (add              ) [ 00000000000000000000]
icmp_ln31              (icmp             ) [ 00000000000000000000]
add_ln34               (add              ) [ 00000000000000000000]
j1_20                  (select           ) [ 00000000000000000000]
m1_13                  (select           ) [ 00000000000000000000]
j1_21                  (select           ) [ 00000000000000000000]
m1_14                  (select           ) [ 00000000000000000000]
store_ln27             (store            ) [ 00000000000000000000]
store_ln27             (store            ) [ 00000000000000000000]
store_ln18             (store            ) [ 00000000000000000000]
add_ln22               (add              ) [ 00000000000000000000]
zext_ln22              (zext             ) [ 00000000000000000000]
w_M_imag32_addr        (getelementptr    ) [ 01001000000000000000]
w_M_real43_addr        (getelementptr    ) [ 01001000000000000000]
add_ln24               (add              ) [ 00000000000000000000]
zext_ln24              (zext             ) [ 01001111111111111111]
IN_addr                (getelementptr    ) [ 01001000000000000000]
w1_M_real              (load             ) [ 01000111100000000000]
w1_M_imag              (load             ) [ 01000111100000000000]
IN_load                (load             ) [ 00000000000000000000]
trunc_ln388            (trunc            ) [ 00000000000000000000]
trunc_ln388_1          (partselect       ) [ 00000000000000000000]
p_r_M_real             (bitcast          ) [ 01000111100000000000]
p_r_M_imag             (bitcast          ) [ 01000111100000000000]
mul_i_i                (hmul             ) [ 01000000011111000000]
mul3_i_i               (hmul             ) [ 01000000011111000000]
mul6_i_i               (hmul             ) [ 01000000011111000000]
mul9_i_i               (hmul             ) [ 01000000011111000000]
zext_ln23              (zext             ) [ 01000000000001111111]
IN_addr_2              (getelementptr    ) [ 01000000000001000000]
IN_load_2              (load             ) [ 00000000000000000000]
trunc_ln23             (trunc            ) [ 01000000000000100000]
trunc_ln23_1           (partselect       ) [ 01000000000000100000]
p_r                    (hsub             ) [ 01000000000000111110]
p_r_M_imag_22          (hadd             ) [ 01000000000000111110]
t1_M_real              (bitcast          ) [ 01000000000000011110]
t1_M_imag              (bitcast          ) [ 01000000000000011110]
p_r_M_real_3           (hadd             ) [ 01000000000000000001]
p_r_M_imag_3           (hadd             ) [ 01000000000000000001]
p_r_M_real_4           (hsub             ) [ 01000000000000000001]
p_r_M_imag_4           (hsub             ) [ 01000000000000000001]
specpipeline_ln11      (specpipeline     ) [ 00000000000000000000]
speclooptripcount_ln11 (speclooptripcount) [ 00000000000000000000]
specloopname_ln11      (specloopname     ) [ 00000000000000000000]
OUT_addr_2             (getelementptr    ) [ 00000000000000000000]
bitcast_ln25           (bitcast          ) [ 00000000000000000000]
bitcast_ln25_1         (bitcast          ) [ 00000000000000000000]
tmp                    (bitconcatenate   ) [ 00000000000000000000]
store_ln25             (store            ) [ 00000000000000000000]
OUT_addr               (getelementptr    ) [ 00000000000000000000]
bitcast_ln26           (bitcast          ) [ 00000000000000000000]
bitcast_ln26_1         (bitcast          ) [ 00000000000000000000]
tmp_4                  (bitconcatenate   ) [ 00000000000000000000]
store_ln26             (store            ) [ 00000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000]
ret_ln0                (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln18">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="IN_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OUT_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_M_real43">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_real43"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_M_imag32">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_imag32"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="k1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="j1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="m1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="trunc_ln18_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="7" slack="0"/>
<pin id="76" dir="0" index="1" bw="7" slack="0"/>
<pin id="77" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln18_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="w_M_imag32_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_M_imag32_addr/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="w_M_real43_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="8" slack="0"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_M_real43_addr/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_M_real/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_M_imag/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="IN_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="6" slack="0"/>
<pin id="110" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_addr/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="0"/>
<pin id="118" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="119" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="0"/>
<pin id="121" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IN_load/3 IN_load_2/12 "/>
</bind>
</comp>

<comp id="123" class="1004" name="IN_addr_2_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="6" slack="0"/>
<pin id="127" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_addr_2/12 "/>
</bind>
</comp>

<comp id="131" class="1004" name="OUT_addr_2_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="6" slack="7"/>
<pin id="135" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_addr_2/19 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="0"/>
<pin id="143" dir="0" index="4" bw="6" slack="0"/>
<pin id="144" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="146" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/19 store_ln26/19 "/>
</bind>
</comp>

<comp id="148" class="1004" name="OUT_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="6" slack="16"/>
<pin id="152" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_addr/19 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="1"/>
<pin id="158" dir="0" index="1" bw="16" slack="1"/>
<pin id="159" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_22/9 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="1"/>
<pin id="163" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_real_3/14 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="1"/>
<pin id="167" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_3/14 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="1"/>
<pin id="170" dir="0" index="1" bw="16" slack="1"/>
<pin id="171" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r/9 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="1"/>
<pin id="175" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_real_4/14 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="1"/>
<pin id="179" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_imag_4/14 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="1"/>
<pin id="182" dir="0" index="1" bw="16" slack="1"/>
<pin id="183" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul_i_i/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="1"/>
<pin id="186" dir="0" index="1" bw="16" slack="1"/>
<pin id="187" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul3_i_i/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="1"/>
<pin id="190" dir="0" index="1" bw="16" slack="1"/>
<pin id="191" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul6_i_i/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="1"/>
<pin id="194" dir="0" index="1" bw="16" slack="1"/>
<pin id="195" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul9_i_i/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln0_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln0_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln0_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="7" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="k1_13_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="1"/>
<pin id="213" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k1_13/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln1057_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="0"/>
<pin id="216" dir="0" index="1" bw="7" slack="1"/>
<pin id="217" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="k1_14_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k1_14/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="j1_load_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j1_load/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="m1_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m1_load/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln1057_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1057/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln1057_7_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1057_7/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="trunc_ln22_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln23_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="0" index="1" bw="6" slack="0"/>
<pin id="246" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln27_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="3" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="j1_19_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j1_19/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln31_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="3" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln34_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="5" slack="0"/>
<pin id="270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="j1_20_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="32" slack="0"/>
<pin id="277" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j1_20/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="m1_13_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="32" slack="0"/>
<pin id="285" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m1_13/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="j1_21_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="0" index="2" bw="32" slack="0"/>
<pin id="293" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j1_21/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="m1_14_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="32" slack="0"/>
<pin id="301" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m1_14/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln27_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="1"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln27_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="1"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln18_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="0"/>
<pin id="317" dir="0" index="1" bw="7" slack="1"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln22_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="1"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln22_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln24_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="6" slack="1"/>
<pin id="333" dir="0" index="1" bw="4" slack="0"/>
<pin id="334" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln24_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="trunc_ln388_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln388_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="0" index="2" bw="6" slack="0"/>
<pin id="349" dir="0" index="3" bw="6" slack="0"/>
<pin id="350" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln388_1/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_r_M_real_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_real/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_r_M_imag_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_imag/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln23_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="6" slack="10"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/12 "/>
</bind>
</comp>

<comp id="367" class="1004" name="trunc_ln23_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/13 "/>
</bind>
</comp>

<comp id="371" class="1004" name="trunc_ln23_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="0" index="3" bw="6" slack="0"/>
<pin id="376" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln23_1/13 "/>
</bind>
</comp>

<comp id="381" class="1004" name="t1_M_real_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="1"/>
<pin id="383" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="t1_M_real/14 "/>
</bind>
</comp>

<comp id="386" class="1004" name="t1_M_imag_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="1"/>
<pin id="388" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="t1_M_imag/14 "/>
</bind>
</comp>

<comp id="391" class="1004" name="bitcast_ln25_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="1"/>
<pin id="393" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25/19 "/>
</bind>
</comp>

<comp id="394" class="1004" name="bitcast_ln25_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="1"/>
<pin id="396" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_1/19 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="16" slack="0"/>
<pin id="400" dir="0" index="2" bw="16" slack="0"/>
<pin id="401" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/19 "/>
</bind>
</comp>

<comp id="406" class="1004" name="bitcast_ln26_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="1"/>
<pin id="408" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln26/19 "/>
</bind>
</comp>

<comp id="409" class="1004" name="bitcast_ln26_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="1"/>
<pin id="411" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln26_1/19 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_4_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="16" slack="0"/>
<pin id="415" dir="0" index="2" bw="16" slack="0"/>
<pin id="416" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/19 "/>
</bind>
</comp>

<comp id="421" class="1005" name="k1_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="7" slack="0"/>
<pin id="423" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k1 "/>
</bind>
</comp>

<comp id="428" class="1005" name="j1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="435" class="1005" name="m1_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="m1 "/>
</bind>
</comp>

<comp id="442" class="1005" name="trunc_ln18_read_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="7" slack="1"/>
<pin id="444" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln18_read "/>
</bind>
</comp>

<comp id="447" class="1005" name="icmp_ln1057_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="16"/>
<pin id="449" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1057 "/>
</bind>
</comp>

<comp id="451" class="1005" name="trunc_ln22_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="1"/>
<pin id="453" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln22 "/>
</bind>
</comp>

<comp id="456" class="1005" name="add_ln23_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="1"/>
<pin id="458" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="462" class="1005" name="w_M_imag32_addr_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="1"/>
<pin id="464" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_M_imag32_addr "/>
</bind>
</comp>

<comp id="467" class="1005" name="w_M_real43_addr_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="1"/>
<pin id="469" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_M_real43_addr "/>
</bind>
</comp>

<comp id="472" class="1005" name="zext_ln24_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="16"/>
<pin id="474" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="477" class="1005" name="IN_addr_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="6" slack="1"/>
<pin id="479" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="IN_addr "/>
</bind>
</comp>

<comp id="482" class="1005" name="w1_M_real_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="1"/>
<pin id="484" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w1_M_real "/>
</bind>
</comp>

<comp id="488" class="1005" name="w1_M_imag_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="1"/>
<pin id="490" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w1_M_imag "/>
</bind>
</comp>

<comp id="494" class="1005" name="p_r_M_real_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="16" slack="1"/>
<pin id="496" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real "/>
</bind>
</comp>

<comp id="500" class="1005" name="p_r_M_imag_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="16" slack="1"/>
<pin id="502" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag "/>
</bind>
</comp>

<comp id="506" class="1005" name="mul_i_i_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="1"/>
<pin id="508" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i "/>
</bind>
</comp>

<comp id="511" class="1005" name="mul3_i_i_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="1"/>
<pin id="513" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul3_i_i "/>
</bind>
</comp>

<comp id="516" class="1005" name="mul6_i_i_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="1"/>
<pin id="518" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul6_i_i "/>
</bind>
</comp>

<comp id="521" class="1005" name="mul9_i_i_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="16" slack="1"/>
<pin id="523" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul9_i_i "/>
</bind>
</comp>

<comp id="526" class="1005" name="zext_ln23_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="64" slack="7"/>
<pin id="528" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="531" class="1005" name="IN_addr_2_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="1"/>
<pin id="533" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="IN_addr_2 "/>
</bind>
</comp>

<comp id="536" class="1005" name="trunc_ln23_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="1"/>
<pin id="538" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="541" class="1005" name="trunc_ln23_1_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="16" slack="1"/>
<pin id="543" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23_1 "/>
</bind>
</comp>

<comp id="546" class="1005" name="p_r_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="1"/>
<pin id="548" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r "/>
</bind>
</comp>

<comp id="552" class="1005" name="p_r_M_imag_22_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="1"/>
<pin id="554" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_22 "/>
</bind>
</comp>

<comp id="558" class="1005" name="t1_M_real_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="1"/>
<pin id="560" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="t1_M_real "/>
</bind>
</comp>

<comp id="564" class="1005" name="t1_M_imag_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="1"/>
<pin id="566" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="t1_M_imag "/>
</bind>
</comp>

<comp id="570" class="1005" name="p_r_M_real_3_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="1"/>
<pin id="572" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_3 "/>
</bind>
</comp>

<comp id="575" class="1005" name="p_r_M_imag_3_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="16" slack="1"/>
<pin id="577" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_3 "/>
</bind>
</comp>

<comp id="580" class="1005" name="p_r_M_real_4_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="1"/>
<pin id="582" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_4 "/>
</bind>
</comp>

<comp id="585" class="1005" name="p_r_M_imag_4_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="16" slack="1"/>
<pin id="587" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="36" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="36" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="80" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="122"><net_src comp="106" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="147"><net_src comp="131" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="26" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="218"><net_src comp="211" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="211" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="28" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="225" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="225" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="235" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="231" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="225" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="30" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="225" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="10" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="225" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="30" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="228" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="32" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="261" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="24" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="225" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="286"><net_src comp="261" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="267" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="228" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="294"><net_src comp="249" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="255" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="273" pin="3"/><net_sink comp="289" pin=2"/></net>

<net id="302"><net_src comp="249" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="228" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="281" pin="3"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="297" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="289" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="219" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="34" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="320" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="335"><net_src comp="38" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="331" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="344"><net_src comp="113" pin="7"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="40" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="113" pin="7"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="42" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="44" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="358"><net_src comp="341" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="345" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="363" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="370"><net_src comp="113" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="377"><net_src comp="40" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="113" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="42" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="44" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="384"><net_src comp="381" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="389"><net_src comp="386" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="402"><net_src comp="60" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="394" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="391" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="405"><net_src comp="397" pin="3"/><net_sink comp="138" pin=4"/></net>

<net id="417"><net_src comp="60" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="409" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="406" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="420"><net_src comp="412" pin="3"/><net_sink comp="138" pin=1"/></net>

<net id="424"><net_src comp="62" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="427"><net_src comp="421" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="431"><net_src comp="66" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="434"><net_src comp="428" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="438"><net_src comp="70" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="441"><net_src comp="435" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="445"><net_src comp="74" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="450"><net_src comp="214" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="239" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="459"><net_src comp="243" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="465"><net_src comp="80" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="470"><net_src comp="87" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="475"><net_src comp="336" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="480"><net_src comp="106" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="485"><net_src comp="94" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="491"><net_src comp="100" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="497"><net_src comp="355" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="503"><net_src comp="359" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="509"><net_src comp="180" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="514"><net_src comp="184" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="519"><net_src comp="188" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="524"><net_src comp="192" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="529"><net_src comp="363" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="534"><net_src comp="123" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="539"><net_src comp="367" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="544"><net_src comp="371" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="549"><net_src comp="168" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="555"><net_src comp="156" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="561"><net_src comp="381" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="567"><net_src comp="386" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="573"><net_src comp="160" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="578"><net_src comp="164" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="583"><net_src comp="172" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="588"><net_src comp="176" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="409" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_r | {19 }
 - Input state : 
	Port: fft_stage.2.0_Pipeline_SKIP_X : trunc_ln18 | {1 }
	Port: fft_stage.2.0_Pipeline_SKIP_X : IN_r | {3 4 12 13 }
	Port: fft_stage.2.0_Pipeline_SKIP_X : w_M_real43 | {3 4 }
	Port: fft_stage.2.0_Pipeline_SKIP_X : w_M_imag32 | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln1057 : 1
		k1_14 : 1
		br_ln18 : 2
		trunc_ln1057 : 1
		trunc_ln1057_7 : 1
		trunc_ln22 : 1
		add_ln23 : 2
		icmp_ln27 : 1
		j1_19 : 1
		icmp_ln31 : 1
		add_ln34 : 1
		j1_20 : 2
		m1_13 : 2
		j1_21 : 3
		m1_14 : 3
		store_ln27 : 4
		store_ln27 : 4
		store_ln18 : 2
	State 3
		zext_ln22 : 1
		w_M_imag32_addr : 2
		w_M_real43_addr : 2
		w1_M_real : 3
		w1_M_imag : 3
		zext_ln24 : 1
		IN_addr : 2
		IN_load : 3
	State 4
		trunc_ln388 : 1
		trunc_ln388_1 : 1
		p_r_M_real : 2
		p_r_M_imag : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		IN_addr_2 : 1
		IN_load_2 : 2
	State 13
		trunc_ln23 : 1
		trunc_ln23_1 : 1
	State 14
		p_r_M_real_3 : 1
		p_r_M_imag_3 : 1
		p_r_M_real_4 : 1
		p_r_M_imag_4 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
		tmp : 1
		store_ln25 : 2
		tmp_4 : 1
		store_ln26 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_156         |    2    |   109   |   113   |
|   hadd   |         grp_fu_160         |    2    |   109   |   113   |
|          |         grp_fu_164         |    2    |   109   |   113   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_168         |    2    |   109   |   113   |
|   hsub   |         grp_fu_172         |    2    |   109   |   113   |
|          |         grp_fu_176         |    2    |   109   |   113   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_180         |    2    |    91   |    35   |
|   hmul   |         grp_fu_184         |    2    |    91   |    35   |
|          |         grp_fu_188         |    2    |    91   |    35   |
|          |         grp_fu_192         |    2    |    91   |    35   |
|----------|----------------------------|---------|---------|---------|
|          |        k1_14_fu_219        |    0    |    0    |    14   |
|          |       add_ln23_fu_243      |    0    |    0    |    13   |
|    add   |        j1_19_fu_255        |    0    |    0    |    39   |
|          |       add_ln34_fu_267      |    0    |    0    |    39   |
|          |       add_ln22_fu_320      |    0    |    0    |    15   |
|          |       add_ln24_fu_331      |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|          |        j1_20_fu_273        |    0    |    0    |    32   |
|  select  |        m1_13_fu_281        |    0    |    0    |    32   |
|          |        j1_21_fu_289        |    0    |    0    |    32   |
|          |        m1_14_fu_297        |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |     icmp_ln1057_fu_214     |    0    |    0    |    10   |
|   icmp   |      icmp_ln27_fu_249      |    0    |    0    |    20   |
|          |      icmp_ln31_fu_261      |    0    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|   read   | trunc_ln18_read_read_fu_74 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     trunc_ln1057_fu_231    |    0    |    0    |    0    |
|          |    trunc_ln1057_7_fu_235   |    0    |    0    |    0    |
|   trunc  |      trunc_ln22_fu_239     |    0    |    0    |    0    |
|          |     trunc_ln388_fu_341     |    0    |    0    |    0    |
|          |      trunc_ln23_fu_367     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln22_fu_325      |    0    |    0    |    0    |
|   zext   |      zext_ln24_fu_336      |    0    |    0    |    0    |
|          |      zext_ln23_fu_363      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|    trunc_ln388_1_fu_345    |    0    |    0    |    0    |
|          |     trunc_ln23_1_fu_371    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_fu_397         |    0    |    0    |    0    |
|          |        tmp_4_fu_412        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    20   |   1018  |   1129  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   IN_addr_2_reg_531   |    6   |
|    IN_addr_reg_477    |    6   |
|    add_ln23_reg_456   |    6   |
|  icmp_ln1057_reg_447  |    1   |
|       j1_reg_428      |   32   |
|       k1_reg_421      |    7   |
|       m1_reg_435      |   32   |
|    mul3_i_i_reg_511   |   16   |
|    mul6_i_i_reg_516   |   16   |
|    mul9_i_i_reg_521   |   16   |
|    mul_i_i_reg_506    |   16   |
| p_r_M_imag_22_reg_552 |   16   |
|  p_r_M_imag_3_reg_575 |   16   |
|  p_r_M_imag_4_reg_585 |   16   |
|   p_r_M_imag_reg_500  |   16   |
|  p_r_M_real_3_reg_570 |   16   |
|  p_r_M_real_4_reg_580 |   16   |
|   p_r_M_real_reg_494  |   16   |
|      p_r_reg_546      |   16   |
|   t1_M_imag_reg_564   |   16   |
|   t1_M_real_reg_558   |   16   |
|trunc_ln18_read_reg_442|    7   |
|   trunc_ln22_reg_451  |    8   |
|  trunc_ln23_1_reg_541 |   16   |
|   trunc_ln23_reg_536  |   16   |
|   w1_M_imag_reg_488   |   16   |
|   w1_M_real_reg_482   |   16   |
|w_M_imag32_addr_reg_462|    8   |
|w_M_real43_addr_reg_467|    8   |
|   zext_ln23_reg_526   |   64   |
|   zext_ln24_reg_472   |   64   |
+-----------------------+--------+
|         Total         |   537  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_94 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_100 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_113 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_113 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_160    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_164    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_172    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_176    |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   172  ||  3.912  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    -   |  1018  |  1129  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |   537  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |    3   |  1555  |  1201  |
+-----------+--------+--------+--------+--------+
