## Usage

Place all of your Verilog `.v` sources and your `.cst` constraints in `src`.

Build:
```sh
make -r
```

Load:
```sh
make -r load
```

For more info:
```sh
make help
```
