 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : riscv_core
Version: O-2018.06-SP1
Date   : Sun Mar  3 04:26:44 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p6vm40c   Library: saed14rvt_ss0p6vm40c
Wire Load Model Mode: top

  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.05       0.05 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.07 r
  ex_stage_i/alu_i/U71/X (SAEDRVT14_AN2_MM_3)             0.03       0.11 r
  ex_stage_i/alu_i/U2120/X (SAEDRVT14_AN3_4)              0.05       0.16 r
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_AN2_MM_3)           0.03       0.19 r
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_PS_3)            0.03       0.22 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_NR2_MM_3)            0.03       0.25 r
  ex_stage_i/alu_i/U2106/X (SAEDRVT14_EN2_3)              0.05       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.50 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.64 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_OR2_MM_4)      0.03       0.92 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.05       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_AN2_MM_3)      0.04       1.15 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.19 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.22 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.28 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.30 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.36 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.38 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.44 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.47 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.52 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.55 r
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.61 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.03       1.64 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AOI22_3)     0.05       1.68 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_ND2_CDC_4)     0.04       1.73 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.79 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.82 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.90 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.96 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.04 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.15 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.23 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.29 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.37 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OR2_MM_4)      0.03       2.40 f
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AOI22_3)      0.04       2.44 r
  ex_stage_i/alu_i/add_168/U77/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OR2_MM_4)      0.04       2.54 f
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AOI22_3)       0.05       2.59 r
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.62 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.69 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.71 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.77 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.85 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.88 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.96 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.02 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.11 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.14 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.19 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.24 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.24 f
  ex_stage_i/alu_i/U1610/X (SAEDRVT14_AOI222_4)           0.09       3.33 r
  ex_stage_i/alu_i/U11/X (SAEDRVT14_NR2_4)                0.04       3.37 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_INV_3)               0.03       3.40 r
  ex_stage_i/alu_i/U22/X (SAEDRVT14_BUF_3)                0.04       3.44 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_3)              0.04       3.49 r
  ex_stage_i/alu_i/U27/X (SAEDRVT14_OAI21_V1_4)           0.05       3.53 f
  ex_stage_i/alu_i/srl_283/A[53] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.53 f
  ex_stage_i/alu_i/srl_283/U110/X (SAEDRVT14_INV_3)       0.03       3.56 r
  ex_stage_i/alu_i/srl_283/U198/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.62 f
  ex_stage_i/alu_i/srl_283/U197/X (SAEDRVT14_AO221_4)     0.05       3.67 f
  ex_stage_i/alu_i/srl_283/U111/X (SAEDRVT14_INV_3)       0.02       3.70 r
  ex_stage_i/alu_i/srl_283/U175/X (SAEDRVT14_OAI222_4)
                                                          0.08       3.77 f
  ex_stage_i/alu_i/srl_283/U174/X (SAEDRVT14_AO221_4)     0.05       3.82 f
  ex_stage_i/alu_i/srl_283/B[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.82 f
  ex_stage_i/alu_i/U1414/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1410/X (SAEDRVT14_OAI222_4)           0.08       3.92 f
  ex_stage_i/alu_i/U1189/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1188/X (SAEDRVT14_MUXI2_4)            0.05       3.99 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U99/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U146/X (SAEDRVT14_OAI22_3)             0.03       4.10 f
  ex_stage_i/alu_i/U147/X (SAEDRVT14_AOI22_3)             0.05       4.15 r
  ex_stage_i/alu_i/U108/X (SAEDRVT14_OAI22_3)             0.04       4.19 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_AN3_4)               0.04       4.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_BUF_S_3)             0.03       4.26 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.30 r
  ex_stage_i/alu_i/U157/X (SAEDRVT14_MUXI2_4)             0.05       4.35 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_OR2_MM_4)            0.03       4.37 f
  ex_stage_i/alu_i/U170/X (SAEDRVT14_OR2_MM_4)            0.03       4.40 f
  ex_stage_i/alu_i/U331/X (SAEDRVT14_OR3_4)               0.04       4.45 f
  ex_stage_i/alu_i/result_o[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.45 f
  ex_stage_i/U27/X (SAEDRVT14_AOI222_4)                   0.08       4.53 r
  ex_stage_i/U91/X (SAEDRVT14_INV_3)                      0.02       4.55 f
  ex_stage_i/regfile_alu_wdata_fw_o[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.55 f
  id_stage_i/regfile_alu_wdata_fw_i[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.55 f
  id_stage_i/U2017/X (SAEDRVT14_INV_3)                    0.02       4.57 r
  id_stage_i/U1184/X (SAEDRVT14_OAI222_4)                 0.08       4.65 f
  id_stage_i/U1908/X (SAEDRVT14_AOI22_3)                  0.05       4.70 r
  id_stage_i/U1910/X (SAEDRVT14_ND2_CDC_4)                0.04       4.74 f
  id_stage_i/U2022/X (SAEDRVT14_AN2_MM_3)                 0.03       4.77 f
  id_stage_i/U2025/X (SAEDRVT14_NR3_3)                    0.04       4.81 r
  id_stage_i/U454/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.86 f
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.87 f
  data arrival time                                                  4.87

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.05       0.05 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.07 r
  ex_stage_i/alu_i/U71/X (SAEDRVT14_AN2_MM_3)             0.03       0.11 r
  ex_stage_i/alu_i/U2120/X (SAEDRVT14_AN3_4)              0.05       0.16 r
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_AN2_MM_3)           0.03       0.19 r
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_PS_3)            0.03       0.22 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_NR2_MM_3)            0.03       0.25 r
  ex_stage_i/alu_i/U2106/X (SAEDRVT14_EN2_3)              0.05       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.50 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.64 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_OR2_MM_4)      0.03       0.92 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.05       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_AN2_MM_3)      0.04       1.15 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.19 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.22 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.28 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.30 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.36 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.38 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.44 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.47 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.52 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.55 r
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.61 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.03       1.64 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AOI22_3)     0.05       1.68 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_ND2_CDC_4)     0.04       1.73 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.79 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.82 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.90 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.96 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.04 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.15 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.23 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.29 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.37 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OR2_MM_4)      0.03       2.40 f
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AOI22_3)      0.04       2.44 r
  ex_stage_i/alu_i/add_168/U77/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OR2_MM_4)      0.04       2.54 f
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AOI22_3)       0.05       2.59 r
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.62 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.69 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.71 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.77 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.85 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.88 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.96 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.02 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.11 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.14 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.19 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.24 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.24 f
  ex_stage_i/alu_i/U1610/X (SAEDRVT14_AOI222_4)           0.09       3.33 r
  ex_stage_i/alu_i/U11/X (SAEDRVT14_NR2_4)                0.04       3.37 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_INV_3)               0.03       3.40 r
  ex_stage_i/alu_i/U22/X (SAEDRVT14_BUF_3)                0.04       3.44 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_3)              0.04       3.49 r
  ex_stage_i/alu_i/U27/X (SAEDRVT14_OAI21_V1_4)           0.05       3.53 f
  ex_stage_i/alu_i/srl_283/A[53] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.53 f
  ex_stage_i/alu_i/srl_283/U110/X (SAEDRVT14_INV_3)       0.03       3.56 r
  ex_stage_i/alu_i/srl_283/U198/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.62 f
  ex_stage_i/alu_i/srl_283/U197/X (SAEDRVT14_AO221_4)     0.05       3.67 f
  ex_stage_i/alu_i/srl_283/U111/X (SAEDRVT14_INV_3)       0.02       3.70 r
  ex_stage_i/alu_i/srl_283/U175/X (SAEDRVT14_OAI222_4)
                                                          0.08       3.77 f
  ex_stage_i/alu_i/srl_283/U174/X (SAEDRVT14_AO221_4)     0.05       3.82 f
  ex_stage_i/alu_i/srl_283/B[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.82 f
  ex_stage_i/alu_i/U1414/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1410/X (SAEDRVT14_OAI222_4)           0.08       3.92 f
  ex_stage_i/alu_i/U1189/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1188/X (SAEDRVT14_MUXI2_4)            0.05       3.99 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U99/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U146/X (SAEDRVT14_OAI22_3)             0.03       4.10 f
  ex_stage_i/alu_i/U147/X (SAEDRVT14_AOI22_3)             0.05       4.15 r
  ex_stage_i/alu_i/U108/X (SAEDRVT14_OAI22_3)             0.04       4.19 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_AN3_4)               0.04       4.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_BUF_S_3)             0.03       4.26 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.30 r
  ex_stage_i/alu_i/U157/X (SAEDRVT14_MUXI2_4)             0.05       4.35 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_OR2_MM_4)            0.03       4.37 f
  ex_stage_i/alu_i/U170/X (SAEDRVT14_OR2_MM_4)            0.03       4.40 f
  ex_stage_i/alu_i/U331/X (SAEDRVT14_OR3_4)               0.04       4.45 f
  ex_stage_i/alu_i/result_o[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.45 f
  ex_stage_i/U27/X (SAEDRVT14_AOI222_4)                   0.08       4.53 r
  ex_stage_i/U91/X (SAEDRVT14_INV_3)                      0.02       4.55 f
  ex_stage_i/regfile_alu_wdata_fw_o[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.55 f
  id_stage_i/regfile_alu_wdata_fw_i[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.55 f
  id_stage_i/U2017/X (SAEDRVT14_INV_3)                    0.02       4.57 r
  id_stage_i/U1184/X (SAEDRVT14_OAI222_4)                 0.08       4.65 f
  id_stage_i/U1908/X (SAEDRVT14_AOI22_3)                  0.05       4.70 r
  id_stage_i/U1910/X (SAEDRVT14_ND2_CDC_4)                0.04       4.74 f
  id_stage_i/U2022/X (SAEDRVT14_AN2_MM_3)                 0.03       4.77 f
  id_stage_i/U2025/X (SAEDRVT14_NR3_3)                    0.04       4.81 r
  id_stage_i/U264/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.86 f
  id_stage_i/mult_operand_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.87 f
  data arrival time                                                  4.87

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.05       0.05 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.07 r
  ex_stage_i/alu_i/U71/X (SAEDRVT14_AN2_MM_3)             0.03       0.11 r
  ex_stage_i/alu_i/U2120/X (SAEDRVT14_AN3_4)              0.05       0.16 r
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_AN2_MM_3)           0.03       0.19 r
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_PS_3)            0.03       0.22 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_NR2_MM_3)            0.03       0.25 r
  ex_stage_i/alu_i/U2106/X (SAEDRVT14_EN2_3)              0.05       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.50 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.64 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_OR2_MM_4)      0.03       0.92 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.05       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_AN2_MM_3)      0.04       1.15 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.19 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.22 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.28 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.30 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.36 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.38 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.44 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.47 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.52 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.55 r
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.61 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.03       1.64 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AOI22_3)     0.05       1.68 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_ND2_CDC_4)     0.04       1.73 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.79 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.82 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.90 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.96 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.04 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.15 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.23 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.29 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.37 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OR2_MM_4)      0.03       2.40 f
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AOI22_3)      0.04       2.44 r
  ex_stage_i/alu_i/add_168/U77/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OR2_MM_4)      0.04       2.54 f
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AOI22_3)       0.05       2.59 r
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.62 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.69 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.71 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.77 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.85 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.88 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.96 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.02 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.11 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.14 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.19 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.24 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.24 f
  ex_stage_i/alu_i/U1610/X (SAEDRVT14_AOI222_4)           0.09       3.33 r
  ex_stage_i/alu_i/U11/X (SAEDRVT14_NR2_4)                0.04       3.37 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_INV_3)               0.03       3.40 r
  ex_stage_i/alu_i/U22/X (SAEDRVT14_BUF_3)                0.04       3.44 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_3)              0.04       3.49 r
  ex_stage_i/alu_i/U27/X (SAEDRVT14_OAI21_V1_4)           0.05       3.53 f
  ex_stage_i/alu_i/srl_283/A[53] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.53 f
  ex_stage_i/alu_i/srl_283/U110/X (SAEDRVT14_INV_3)       0.03       3.56 r
  ex_stage_i/alu_i/srl_283/U198/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.62 f
  ex_stage_i/alu_i/srl_283/U197/X (SAEDRVT14_AO221_4)     0.05       3.67 f
  ex_stage_i/alu_i/srl_283/U111/X (SAEDRVT14_INV_3)       0.02       3.70 r
  ex_stage_i/alu_i/srl_283/U175/X (SAEDRVT14_OAI222_4)
                                                          0.08       3.77 f
  ex_stage_i/alu_i/srl_283/U174/X (SAEDRVT14_AO221_4)     0.05       3.82 f
  ex_stage_i/alu_i/srl_283/B[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.82 f
  ex_stage_i/alu_i/U1414/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1410/X (SAEDRVT14_OAI222_4)           0.08       3.92 f
  ex_stage_i/alu_i/U1189/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1188/X (SAEDRVT14_MUXI2_4)            0.05       3.99 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U99/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U146/X (SAEDRVT14_OAI22_3)             0.03       4.10 f
  ex_stage_i/alu_i/U147/X (SAEDRVT14_AOI22_3)             0.05       4.15 r
  ex_stage_i/alu_i/U108/X (SAEDRVT14_OAI22_3)             0.04       4.19 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_AN3_4)               0.04       4.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_BUF_S_3)             0.03       4.26 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.30 r
  ex_stage_i/alu_i/U157/X (SAEDRVT14_MUXI2_4)             0.05       4.35 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_OR2_MM_4)            0.03       4.37 f
  ex_stage_i/alu_i/U170/X (SAEDRVT14_OR2_MM_4)            0.03       4.40 f
  ex_stage_i/alu_i/U331/X (SAEDRVT14_OR3_4)               0.04       4.45 f
  ex_stage_i/alu_i/result_o[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.45 f
  ex_stage_i/U27/X (SAEDRVT14_AOI222_4)                   0.08       4.53 r
  ex_stage_i/U91/X (SAEDRVT14_INV_3)                      0.02       4.55 f
  ex_stage_i/regfile_alu_wdata_fw_o[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.55 f
  id_stage_i/regfile_alu_wdata_fw_i[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.55 f
  id_stage_i/U2017/X (SAEDRVT14_INV_3)                    0.02       4.57 r
  id_stage_i/U1184/X (SAEDRVT14_OAI222_4)                 0.08       4.65 f
  id_stage_i/U1908/X (SAEDRVT14_AOI22_3)                  0.05       4.70 r
  id_stage_i/U1910/X (SAEDRVT14_ND2_CDC_4)                0.04       4.74 f
  id_stage_i/U2022/X (SAEDRVT14_AN2_MM_3)                 0.03       4.77 f
  id_stage_i/U2025/X (SAEDRVT14_NR3_3)                    0.04       4.81 r
  id_stage_i/U1061/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.86 f
  id_stage_i/alu_operand_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.87 f
  data arrival time                                                  4.87

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.05       0.05 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.07 r
  ex_stage_i/alu_i/U71/X (SAEDRVT14_AN2_MM_3)             0.03       0.11 r
  ex_stage_i/alu_i/U2120/X (SAEDRVT14_AN3_4)              0.05       0.16 r
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_AN2_MM_3)           0.03       0.19 r
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_PS_3)            0.03       0.22 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_NR2_MM_3)            0.03       0.25 r
  ex_stage_i/alu_i/U2106/X (SAEDRVT14_EN2_3)              0.05       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.50 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.64 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_OR2_MM_4)      0.03       0.92 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.05       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_AN2_MM_3)      0.04       1.15 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.19 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.22 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.28 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.30 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.36 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.38 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.44 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.47 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.52 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.55 r
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.61 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.03       1.64 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AOI22_3)     0.05       1.68 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_ND2_CDC_4)     0.04       1.73 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.79 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.82 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.90 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.96 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.04 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.15 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.23 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.29 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.37 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OR2_MM_4)      0.03       2.40 f
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AOI22_3)      0.04       2.44 r
  ex_stage_i/alu_i/add_168/U77/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OR2_MM_4)      0.04       2.54 f
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AOI22_3)       0.05       2.59 r
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.62 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.69 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.71 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.77 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.85 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.88 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.96 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.02 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.11 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.14 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.19 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.24 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.24 f
  ex_stage_i/alu_i/U1610/X (SAEDRVT14_AOI222_4)           0.09       3.33 r
  ex_stage_i/alu_i/U11/X (SAEDRVT14_NR2_4)                0.04       3.37 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_INV_3)               0.03       3.40 r
  ex_stage_i/alu_i/U22/X (SAEDRVT14_BUF_3)                0.04       3.44 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_3)              0.04       3.49 r
  ex_stage_i/alu_i/U27/X (SAEDRVT14_OAI21_V1_4)           0.05       3.53 f
  ex_stage_i/alu_i/srl_283/A[53] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.53 f
  ex_stage_i/alu_i/srl_283/U110/X (SAEDRVT14_INV_3)       0.03       3.56 r
  ex_stage_i/alu_i/srl_283/U198/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.62 f
  ex_stage_i/alu_i/srl_283/U197/X (SAEDRVT14_AO221_4)     0.05       3.67 f
  ex_stage_i/alu_i/srl_283/U111/X (SAEDRVT14_INV_3)       0.02       3.70 r
  ex_stage_i/alu_i/srl_283/U175/X (SAEDRVT14_OAI222_4)
                                                          0.08       3.77 f
  ex_stage_i/alu_i/srl_283/U174/X (SAEDRVT14_AO221_4)     0.05       3.82 f
  ex_stage_i/alu_i/srl_283/B[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.82 f
  ex_stage_i/alu_i/U1414/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1410/X (SAEDRVT14_OAI222_4)           0.08       3.92 f
  ex_stage_i/alu_i/U1189/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1188/X (SAEDRVT14_MUXI2_4)            0.05       3.99 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U99/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U146/X (SAEDRVT14_OAI22_3)             0.03       4.10 f
  ex_stage_i/alu_i/U147/X (SAEDRVT14_AOI22_3)             0.05       4.15 r
  ex_stage_i/alu_i/U108/X (SAEDRVT14_OAI22_3)             0.04       4.19 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_AN3_4)               0.04       4.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_BUF_S_3)             0.03       4.26 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.30 r
  ex_stage_i/alu_i/U901/X (SAEDRVT14_MUXI2_4)             0.05       4.35 f
  ex_stage_i/alu_i/U895/X (SAEDRVT14_OR3_4)               0.03       4.39 f
  ex_stage_i/alu_i/U894/X (SAEDRVT14_OR3_4)               0.04       4.43 f
  ex_stage_i/alu_i/result_o[10] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U41/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U89/X (SAEDRVT14_INV_3)                      0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[10] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[10] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2013/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1469/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1930/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1932/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1064/X (SAEDRVT14_AOI222_4)                 0.08       4.81 r
  id_stage_i/U455/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.86 f
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.87 f
  data arrival time                                                  4.87

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_30_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.05       0.05 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.07 r
  ex_stage_i/alu_i/U71/X (SAEDRVT14_AN2_MM_3)             0.03       0.11 r
  ex_stage_i/alu_i/U2120/X (SAEDRVT14_AN3_4)              0.05       0.16 r
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_AN2_MM_3)           0.03       0.19 r
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_PS_3)            0.03       0.22 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_NR2_MM_3)            0.03       0.25 r
  ex_stage_i/alu_i/U2106/X (SAEDRVT14_EN2_3)              0.05       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.50 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.64 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_OR2_MM_4)      0.03       0.92 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.05       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_AN2_MM_3)      0.04       1.15 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.19 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.22 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.28 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.30 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.36 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.38 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.44 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.47 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.52 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.55 r
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.61 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.03       1.64 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AOI22_3)     0.05       1.68 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_ND2_CDC_4)     0.04       1.73 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.79 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.82 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.90 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.96 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.04 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.15 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.23 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.29 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.37 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OR2_MM_4)      0.03       2.40 f
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AOI22_3)      0.04       2.44 r
  ex_stage_i/alu_i/add_168/U77/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OR2_MM_4)      0.04       2.54 f
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AOI22_3)       0.05       2.59 r
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.62 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.69 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.71 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.77 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.85 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.88 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.96 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.02 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.11 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.14 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.19 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.24 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.24 f
  ex_stage_i/alu_i/U1610/X (SAEDRVT14_AOI222_4)           0.09       3.33 r
  ex_stage_i/alu_i/U11/X (SAEDRVT14_NR2_4)                0.04       3.37 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_INV_3)               0.03       3.40 r
  ex_stage_i/alu_i/U22/X (SAEDRVT14_BUF_3)                0.04       3.44 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_3)              0.04       3.49 r
  ex_stage_i/alu_i/U27/X (SAEDRVT14_OAI21_V1_4)           0.05       3.53 f
  ex_stage_i/alu_i/srl_283/A[53] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.53 f
  ex_stage_i/alu_i/srl_283/U110/X (SAEDRVT14_INV_3)       0.03       3.56 r
  ex_stage_i/alu_i/srl_283/U198/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.62 f
  ex_stage_i/alu_i/srl_283/U197/X (SAEDRVT14_AO221_4)     0.05       3.67 f
  ex_stage_i/alu_i/srl_283/U111/X (SAEDRVT14_INV_3)       0.02       3.70 r
  ex_stage_i/alu_i/srl_283/U175/X (SAEDRVT14_OAI222_4)
                                                          0.08       3.77 f
  ex_stage_i/alu_i/srl_283/U174/X (SAEDRVT14_AO221_4)     0.05       3.82 f
  ex_stage_i/alu_i/srl_283/B[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.82 f
  ex_stage_i/alu_i/U1414/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1410/X (SAEDRVT14_OAI222_4)           0.08       3.92 f
  ex_stage_i/alu_i/U1189/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1188/X (SAEDRVT14_MUXI2_4)            0.05       3.99 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U99/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U146/X (SAEDRVT14_OAI22_3)             0.03       4.10 f
  ex_stage_i/alu_i/U147/X (SAEDRVT14_AOI22_3)             0.05       4.15 r
  ex_stage_i/alu_i/U108/X (SAEDRVT14_OAI22_3)             0.04       4.19 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_AN3_4)               0.04       4.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_BUF_S_3)             0.03       4.26 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.30 r
  ex_stage_i/alu_i/U786/X (SAEDRVT14_MUXI2_4)             0.05       4.35 f
  ex_stage_i/alu_i/U779/X (SAEDRVT14_OR3_4)               0.03       4.39 f
  ex_stage_i/alu_i/U778/X (SAEDRVT14_OR3_4)               0.04       4.43 f
  ex_stage_i/alu_i/result_o[14] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U49/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U93/X (SAEDRVT14_INV_3)                      0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[14] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[14] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2014/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1418/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1942/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1944/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1054/X (SAEDRVT14_AOI222_4)                 0.08       4.81 r
  id_stage_i/U450/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.86 f
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.87 f
  data arrival time                                                  4.87

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_30_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.05       0.05 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.07 r
  ex_stage_i/alu_i/U71/X (SAEDRVT14_AN2_MM_3)             0.03       0.11 r
  ex_stage_i/alu_i/U2120/X (SAEDRVT14_AN3_4)              0.05       0.16 r
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_AN2_MM_3)           0.03       0.19 r
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_PS_3)            0.03       0.22 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_NR2_MM_3)            0.03       0.25 r
  ex_stage_i/alu_i/U2106/X (SAEDRVT14_EN2_3)              0.05       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.50 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.64 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_OR2_MM_4)      0.03       0.92 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.05       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_AN2_MM_3)      0.04       1.15 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.19 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.22 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.28 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.30 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.36 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.38 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.44 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.47 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.52 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.55 r
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.61 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.03       1.64 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AOI22_3)     0.05       1.68 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_ND2_CDC_4)     0.04       1.73 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.79 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.82 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.90 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.96 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.04 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.15 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.23 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.29 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.37 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OR2_MM_4)      0.03       2.40 f
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AOI22_3)      0.04       2.44 r
  ex_stage_i/alu_i/add_168/U77/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OR2_MM_4)      0.04       2.54 f
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AOI22_3)       0.05       2.59 r
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.62 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.69 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.71 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.77 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.85 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.88 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.96 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.02 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.11 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.14 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.19 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.24 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.24 f
  ex_stage_i/alu_i/U1610/X (SAEDRVT14_AOI222_4)           0.09       3.33 r
  ex_stage_i/alu_i/U11/X (SAEDRVT14_NR2_4)                0.04       3.37 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_INV_3)               0.03       3.40 r
  ex_stage_i/alu_i/U22/X (SAEDRVT14_BUF_3)                0.04       3.44 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_3)              0.04       3.49 r
  ex_stage_i/alu_i/U27/X (SAEDRVT14_OAI21_V1_4)           0.05       3.53 f
  ex_stage_i/alu_i/srl_283/A[53] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.53 f
  ex_stage_i/alu_i/srl_283/U110/X (SAEDRVT14_INV_3)       0.03       3.56 r
  ex_stage_i/alu_i/srl_283/U198/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.62 f
  ex_stage_i/alu_i/srl_283/U197/X (SAEDRVT14_AO221_4)     0.05       3.67 f
  ex_stage_i/alu_i/srl_283/U111/X (SAEDRVT14_INV_3)       0.02       3.70 r
  ex_stage_i/alu_i/srl_283/U175/X (SAEDRVT14_OAI222_4)
                                                          0.08       3.77 f
  ex_stage_i/alu_i/srl_283/U174/X (SAEDRVT14_AO221_4)     0.05       3.82 f
  ex_stage_i/alu_i/srl_283/B[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.82 f
  ex_stage_i/alu_i/U1414/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1410/X (SAEDRVT14_OAI222_4)           0.08       3.92 f
  ex_stage_i/alu_i/U1189/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1188/X (SAEDRVT14_MUXI2_4)            0.05       3.99 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U99/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U146/X (SAEDRVT14_OAI22_3)             0.03       4.10 f
  ex_stage_i/alu_i/U147/X (SAEDRVT14_AOI22_3)             0.05       4.15 r
  ex_stage_i/alu_i/U108/X (SAEDRVT14_OAI22_3)             0.04       4.19 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_AN3_4)               0.04       4.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_BUF_S_3)             0.03       4.26 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.30 r
  ex_stage_i/alu_i/U786/X (SAEDRVT14_MUXI2_4)             0.05       4.35 f
  ex_stage_i/alu_i/U779/X (SAEDRVT14_OR3_4)               0.03       4.39 f
  ex_stage_i/alu_i/U778/X (SAEDRVT14_OR3_4)               0.04       4.43 f
  ex_stage_i/alu_i/result_o[14] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U49/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U93/X (SAEDRVT14_INV_3)                      0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[14] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[14] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2014/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1418/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1942/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1944/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1054/X (SAEDRVT14_AOI222_4)                 0.08       4.81 r
  id_stage_i/U260/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.86 f
  id_stage_i/mult_operand_b_ex_o_reg_30_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.87 f
  data arrival time                                                  4.87

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.05       0.05 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.07 r
  ex_stage_i/alu_i/U71/X (SAEDRVT14_AN2_MM_3)             0.03       0.11 r
  ex_stage_i/alu_i/U2120/X (SAEDRVT14_AN3_4)              0.05       0.16 r
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_AN2_MM_3)           0.03       0.19 r
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_PS_3)            0.03       0.22 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_NR2_MM_3)            0.03       0.25 r
  ex_stage_i/alu_i/U2106/X (SAEDRVT14_EN2_3)              0.05       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.50 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.64 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_OR2_MM_4)      0.03       0.92 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.05       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_AN2_MM_3)      0.04       1.15 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.19 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.22 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.28 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.30 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.36 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.38 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.44 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.47 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.52 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.55 r
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.61 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.03       1.64 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AOI22_3)     0.05       1.68 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_ND2_CDC_4)     0.04       1.73 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.79 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.82 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.90 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.96 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.04 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.15 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.23 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.29 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.37 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OR2_MM_4)      0.03       2.40 f
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AOI22_3)      0.04       2.44 r
  ex_stage_i/alu_i/add_168/U77/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OR2_MM_4)      0.04       2.54 f
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AOI22_3)       0.05       2.59 r
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.62 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.69 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.71 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.77 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.85 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.88 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.96 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.02 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.11 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.14 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.19 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.24 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.24 f
  ex_stage_i/alu_i/U1610/X (SAEDRVT14_AOI222_4)           0.09       3.33 r
  ex_stage_i/alu_i/U11/X (SAEDRVT14_NR2_4)                0.04       3.37 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_INV_3)               0.03       3.40 r
  ex_stage_i/alu_i/U22/X (SAEDRVT14_BUF_3)                0.04       3.44 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_3)              0.04       3.49 r
  ex_stage_i/alu_i/U27/X (SAEDRVT14_OAI21_V1_4)           0.05       3.53 f
  ex_stage_i/alu_i/srl_283/A[53] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.53 f
  ex_stage_i/alu_i/srl_283/U110/X (SAEDRVT14_INV_3)       0.03       3.56 r
  ex_stage_i/alu_i/srl_283/U198/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.62 f
  ex_stage_i/alu_i/srl_283/U197/X (SAEDRVT14_AO221_4)     0.05       3.67 f
  ex_stage_i/alu_i/srl_283/U111/X (SAEDRVT14_INV_3)       0.02       3.70 r
  ex_stage_i/alu_i/srl_283/U175/X (SAEDRVT14_OAI222_4)
                                                          0.08       3.77 f
  ex_stage_i/alu_i/srl_283/U174/X (SAEDRVT14_AO221_4)     0.05       3.82 f
  ex_stage_i/alu_i/srl_283/B[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.82 f
  ex_stage_i/alu_i/U1414/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1410/X (SAEDRVT14_OAI222_4)           0.08       3.92 f
  ex_stage_i/alu_i/U1189/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1188/X (SAEDRVT14_MUXI2_4)            0.05       3.99 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U99/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U146/X (SAEDRVT14_OAI22_3)             0.03       4.10 f
  ex_stage_i/alu_i/U147/X (SAEDRVT14_AOI22_3)             0.05       4.15 r
  ex_stage_i/alu_i/U108/X (SAEDRVT14_OAI22_3)             0.04       4.19 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_AN3_4)               0.04       4.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_BUF_S_3)             0.03       4.26 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.30 r
  ex_stage_i/alu_i/U901/X (SAEDRVT14_MUXI2_4)             0.05       4.35 f
  ex_stage_i/alu_i/U895/X (SAEDRVT14_OR3_4)               0.03       4.39 f
  ex_stage_i/alu_i/U894/X (SAEDRVT14_OR3_4)               0.04       4.43 f
  ex_stage_i/alu_i/result_o[10] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U41/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U89/X (SAEDRVT14_INV_3)                      0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[10] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[10] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2013/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1469/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1930/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1932/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1064/X (SAEDRVT14_AOI222_4)                 0.08       4.81 r
  id_stage_i/U265/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.86 f
  id_stage_i/mult_operand_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.87 f
  data arrival time                                                  4.87

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_30_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.05       0.05 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.07 r
  ex_stage_i/alu_i/U71/X (SAEDRVT14_AN2_MM_3)             0.03       0.11 r
  ex_stage_i/alu_i/U2120/X (SAEDRVT14_AN3_4)              0.05       0.16 r
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_AN2_MM_3)           0.03       0.19 r
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_PS_3)            0.03       0.22 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_NR2_MM_3)            0.03       0.25 r
  ex_stage_i/alu_i/U2106/X (SAEDRVT14_EN2_3)              0.05       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.50 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.64 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_OR2_MM_4)      0.03       0.92 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.05       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_AN2_MM_3)      0.04       1.15 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.19 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.22 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.28 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.30 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.36 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.38 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.44 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.47 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.52 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.55 r
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.61 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.03       1.64 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AOI22_3)     0.05       1.68 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_ND2_CDC_4)     0.04       1.73 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.79 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.82 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.90 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.96 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.04 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.15 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.23 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.29 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.37 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OR2_MM_4)      0.03       2.40 f
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AOI22_3)      0.04       2.44 r
  ex_stage_i/alu_i/add_168/U77/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OR2_MM_4)      0.04       2.54 f
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AOI22_3)       0.05       2.59 r
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.62 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.69 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.71 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.77 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.85 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.88 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.96 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.02 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.11 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.14 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.19 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.24 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.24 f
  ex_stage_i/alu_i/U1610/X (SAEDRVT14_AOI222_4)           0.09       3.33 r
  ex_stage_i/alu_i/U11/X (SAEDRVT14_NR2_4)                0.04       3.37 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_INV_3)               0.03       3.40 r
  ex_stage_i/alu_i/U22/X (SAEDRVT14_BUF_3)                0.04       3.44 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_3)              0.04       3.49 r
  ex_stage_i/alu_i/U27/X (SAEDRVT14_OAI21_V1_4)           0.05       3.53 f
  ex_stage_i/alu_i/srl_283/A[53] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.53 f
  ex_stage_i/alu_i/srl_283/U110/X (SAEDRVT14_INV_3)       0.03       3.56 r
  ex_stage_i/alu_i/srl_283/U198/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.62 f
  ex_stage_i/alu_i/srl_283/U197/X (SAEDRVT14_AO221_4)     0.05       3.67 f
  ex_stage_i/alu_i/srl_283/U111/X (SAEDRVT14_INV_3)       0.02       3.70 r
  ex_stage_i/alu_i/srl_283/U175/X (SAEDRVT14_OAI222_4)
                                                          0.08       3.77 f
  ex_stage_i/alu_i/srl_283/U174/X (SAEDRVT14_AO221_4)     0.05       3.82 f
  ex_stage_i/alu_i/srl_283/B[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.82 f
  ex_stage_i/alu_i/U1414/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1410/X (SAEDRVT14_OAI222_4)           0.08       3.92 f
  ex_stage_i/alu_i/U1189/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1188/X (SAEDRVT14_MUXI2_4)            0.05       3.99 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U99/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U146/X (SAEDRVT14_OAI22_3)             0.03       4.10 f
  ex_stage_i/alu_i/U147/X (SAEDRVT14_AOI22_3)             0.05       4.15 r
  ex_stage_i/alu_i/U108/X (SAEDRVT14_OAI22_3)             0.04       4.19 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_AN3_4)               0.04       4.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_BUF_S_3)             0.03       4.26 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.30 r
  ex_stage_i/alu_i/U786/X (SAEDRVT14_MUXI2_4)             0.05       4.35 f
  ex_stage_i/alu_i/U779/X (SAEDRVT14_OR3_4)               0.03       4.39 f
  ex_stage_i/alu_i/U778/X (SAEDRVT14_OR3_4)               0.04       4.43 f
  ex_stage_i/alu_i/result_o[14] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U49/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U93/X (SAEDRVT14_INV_3)                      0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[14] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[14] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2014/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1418/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1942/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1944/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1054/X (SAEDRVT14_AOI222_4)                 0.08       4.81 r
  id_stage_i/U1053/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.86 f
  id_stage_i/alu_operand_b_ex_o_reg_30_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.87 f
  data arrival time                                                  4.87

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.05       0.05 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.07 r
  ex_stage_i/alu_i/U71/X (SAEDRVT14_AN2_MM_3)             0.03       0.11 r
  ex_stage_i/alu_i/U2120/X (SAEDRVT14_AN3_4)              0.05       0.16 r
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_AN2_MM_3)           0.03       0.19 r
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_PS_3)            0.03       0.22 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_NR2_MM_3)            0.03       0.25 r
  ex_stage_i/alu_i/U2106/X (SAEDRVT14_EN2_3)              0.05       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.50 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.64 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_OR2_MM_4)      0.03       0.92 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.05       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_AN2_MM_3)      0.04       1.15 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.19 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.22 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.28 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.30 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.36 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.38 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.44 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.47 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.52 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.55 r
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.61 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.03       1.64 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AOI22_3)     0.05       1.68 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_ND2_CDC_4)     0.04       1.73 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.79 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.82 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.90 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.96 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.04 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.15 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.23 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.29 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.37 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OR2_MM_4)      0.03       2.40 f
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AOI22_3)      0.04       2.44 r
  ex_stage_i/alu_i/add_168/U77/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OR2_MM_4)      0.04       2.54 f
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AOI22_3)       0.05       2.59 r
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.62 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.69 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.71 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.77 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.85 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.88 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.96 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.02 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.11 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.14 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.19 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.24 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.24 f
  ex_stage_i/alu_i/U1610/X (SAEDRVT14_AOI222_4)           0.09       3.33 r
  ex_stage_i/alu_i/U11/X (SAEDRVT14_NR2_4)                0.04       3.37 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_INV_3)               0.03       3.40 r
  ex_stage_i/alu_i/U22/X (SAEDRVT14_BUF_3)                0.04       3.44 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_3)              0.04       3.49 r
  ex_stage_i/alu_i/U27/X (SAEDRVT14_OAI21_V1_4)           0.05       3.53 f
  ex_stage_i/alu_i/srl_283/A[53] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.53 f
  ex_stage_i/alu_i/srl_283/U110/X (SAEDRVT14_INV_3)       0.03       3.56 r
  ex_stage_i/alu_i/srl_283/U198/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.62 f
  ex_stage_i/alu_i/srl_283/U197/X (SAEDRVT14_AO221_4)     0.05       3.67 f
  ex_stage_i/alu_i/srl_283/U111/X (SAEDRVT14_INV_3)       0.02       3.70 r
  ex_stage_i/alu_i/srl_283/U175/X (SAEDRVT14_OAI222_4)
                                                          0.08       3.77 f
  ex_stage_i/alu_i/srl_283/U174/X (SAEDRVT14_AO221_4)     0.05       3.82 f
  ex_stage_i/alu_i/srl_283/B[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.82 f
  ex_stage_i/alu_i/U1414/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1410/X (SAEDRVT14_OAI222_4)           0.08       3.92 f
  ex_stage_i/alu_i/U1189/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1188/X (SAEDRVT14_MUXI2_4)            0.05       3.99 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U99/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U146/X (SAEDRVT14_OAI22_3)             0.03       4.10 f
  ex_stage_i/alu_i/U147/X (SAEDRVT14_AOI22_3)             0.05       4.15 r
  ex_stage_i/alu_i/U108/X (SAEDRVT14_OAI22_3)             0.04       4.19 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_AN3_4)               0.04       4.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_BUF_S_3)             0.03       4.26 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.30 r
  ex_stage_i/alu_i/U901/X (SAEDRVT14_MUXI2_4)             0.05       4.35 f
  ex_stage_i/alu_i/U895/X (SAEDRVT14_OR3_4)               0.03       4.39 f
  ex_stage_i/alu_i/U894/X (SAEDRVT14_OR3_4)               0.04       4.43 f
  ex_stage_i/alu_i/result_o[10] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U41/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U89/X (SAEDRVT14_INV_3)                      0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[10] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[10] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2013/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1469/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1930/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1932/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1064/X (SAEDRVT14_AOI222_4)                 0.08       4.81 r
  id_stage_i/U1063/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.86 f
  id_stage_i/alu_operand_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.87 f
  data arrival time                                                  4.87

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_28_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.05       0.05 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.07 r
  ex_stage_i/alu_i/U71/X (SAEDRVT14_AN2_MM_3)             0.03       0.11 r
  ex_stage_i/alu_i/U2120/X (SAEDRVT14_AN3_4)              0.05       0.16 r
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_AN2_MM_3)           0.03       0.19 r
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_PS_3)            0.03       0.22 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_NR2_MM_3)            0.03       0.25 r
  ex_stage_i/alu_i/U2106/X (SAEDRVT14_EN2_3)              0.05       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.50 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.64 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_OR2_MM_4)      0.03       0.92 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.05       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_AN2_MM_3)      0.04       1.15 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.19 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.22 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.28 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.30 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.36 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.38 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.44 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.47 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.52 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.55 r
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.61 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.03       1.64 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AOI22_3)     0.05       1.68 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_ND2_CDC_4)     0.04       1.73 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.79 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.82 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.90 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.96 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.04 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.15 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.23 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.29 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.37 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OR2_MM_4)      0.03       2.40 f
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AOI22_3)      0.04       2.44 r
  ex_stage_i/alu_i/add_168/U77/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OR2_MM_4)      0.04       2.54 f
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AOI22_3)       0.05       2.59 r
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.62 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.69 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.71 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.77 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.85 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.88 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.96 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.02 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.11 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.14 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.19 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.24 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.24 f
  ex_stage_i/alu_i/U1610/X (SAEDRVT14_AOI222_4)           0.09       3.33 r
  ex_stage_i/alu_i/U11/X (SAEDRVT14_NR2_4)                0.04       3.37 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_INV_3)               0.03       3.40 r
  ex_stage_i/alu_i/U22/X (SAEDRVT14_BUF_3)                0.04       3.44 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_3)              0.04       3.49 r
  ex_stage_i/alu_i/U27/X (SAEDRVT14_OAI21_V1_4)           0.05       3.53 f
  ex_stage_i/alu_i/srl_283/A[53] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.53 f
  ex_stage_i/alu_i/srl_283/U110/X (SAEDRVT14_INV_3)       0.03       3.56 r
  ex_stage_i/alu_i/srl_283/U198/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.62 f
  ex_stage_i/alu_i/srl_283/U197/X (SAEDRVT14_AO221_4)     0.05       3.67 f
  ex_stage_i/alu_i/srl_283/U111/X (SAEDRVT14_INV_3)       0.02       3.70 r
  ex_stage_i/alu_i/srl_283/U175/X (SAEDRVT14_OAI222_4)
                                                          0.08       3.77 f
  ex_stage_i/alu_i/srl_283/U174/X (SAEDRVT14_AO221_4)     0.05       3.82 f
  ex_stage_i/alu_i/srl_283/B[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.82 f
  ex_stage_i/alu_i/U1414/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1410/X (SAEDRVT14_OAI222_4)           0.08       3.92 f
  ex_stage_i/alu_i/U1189/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1188/X (SAEDRVT14_MUXI2_4)            0.05       3.99 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U99/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U146/X (SAEDRVT14_OAI22_3)             0.03       4.10 f
  ex_stage_i/alu_i/U147/X (SAEDRVT14_AOI22_3)             0.05       4.15 r
  ex_stage_i/alu_i/U108/X (SAEDRVT14_OAI22_3)             0.04       4.19 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_AN3_4)               0.04       4.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_BUF_S_3)             0.03       4.26 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.30 r
  ex_stage_i/alu_i/U429/X (SAEDRVT14_MUXI2_4)             0.05       4.35 f
  ex_stage_i/alu_i/U425/X (SAEDRVT14_OR3_4)               0.03       4.39 f
  ex_stage_i/alu_i/U424/X (SAEDRVT14_OR3_4)               0.04       4.43 f
  ex_stage_i/alu_i/result_o[28] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U77/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U87/X (SAEDRVT14_INV_3)                      0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[28] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[28] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2016/X (SAEDRVT14_INV_3)                    0.02       4.56 r
  id_stage_i/U1240/X (SAEDRVT14_OAI222_4)                 0.08       4.64 f
  id_stage_i/U1984/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1986/X (SAEDRVT14_ND2_CDC_4)                0.03       4.72 f
  id_stage_i/U1060/X (SAEDRVT14_AOI222_4)                 0.09       4.80 r
  id_stage_i/U453/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.86 f
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.87 f
  data arrival time                                                  4.87

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_28_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.05       0.05 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.07 r
  ex_stage_i/alu_i/U71/X (SAEDRVT14_AN2_MM_3)             0.03       0.11 r
  ex_stage_i/alu_i/U2120/X (SAEDRVT14_AN3_4)              0.05       0.16 r
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_AN2_MM_3)           0.03       0.19 r
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_PS_3)            0.03       0.22 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_NR2_MM_3)            0.03       0.25 r
  ex_stage_i/alu_i/U2106/X (SAEDRVT14_EN2_3)              0.05       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.50 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.64 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_OR2_MM_4)      0.03       0.92 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.05       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_AN2_MM_3)      0.04       1.15 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.19 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.22 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.28 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.30 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.36 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.38 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.44 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.47 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.52 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.55 r
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.61 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.03       1.64 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AOI22_3)     0.05       1.68 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_ND2_CDC_4)     0.04       1.73 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.79 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.82 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.90 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.96 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.04 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.15 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.23 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.29 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.37 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OR2_MM_4)      0.03       2.40 f
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AOI22_3)      0.04       2.44 r
  ex_stage_i/alu_i/add_168/U77/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OR2_MM_4)      0.04       2.54 f
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AOI22_3)       0.05       2.59 r
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.62 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.69 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.71 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.77 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.85 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.88 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.96 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.02 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.11 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.14 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.19 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.24 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.24 f
  ex_stage_i/alu_i/U1610/X (SAEDRVT14_AOI222_4)           0.09       3.33 r
  ex_stage_i/alu_i/U11/X (SAEDRVT14_NR2_4)                0.04       3.37 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_INV_3)               0.03       3.40 r
  ex_stage_i/alu_i/U22/X (SAEDRVT14_BUF_3)                0.04       3.44 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_3)              0.04       3.49 r
  ex_stage_i/alu_i/U27/X (SAEDRVT14_OAI21_V1_4)           0.05       3.53 f
  ex_stage_i/alu_i/srl_283/A[53] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.53 f
  ex_stage_i/alu_i/srl_283/U110/X (SAEDRVT14_INV_3)       0.03       3.56 r
  ex_stage_i/alu_i/srl_283/U198/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.62 f
  ex_stage_i/alu_i/srl_283/U197/X (SAEDRVT14_AO221_4)     0.05       3.67 f
  ex_stage_i/alu_i/srl_283/U111/X (SAEDRVT14_INV_3)       0.02       3.70 r
  ex_stage_i/alu_i/srl_283/U175/X (SAEDRVT14_OAI222_4)
                                                          0.08       3.77 f
  ex_stage_i/alu_i/srl_283/U174/X (SAEDRVT14_AO221_4)     0.05       3.82 f
  ex_stage_i/alu_i/srl_283/B[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.82 f
  ex_stage_i/alu_i/U1414/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1410/X (SAEDRVT14_OAI222_4)           0.08       3.92 f
  ex_stage_i/alu_i/U1189/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1188/X (SAEDRVT14_MUXI2_4)            0.05       3.99 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U99/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U146/X (SAEDRVT14_OAI22_3)             0.03       4.10 f
  ex_stage_i/alu_i/U147/X (SAEDRVT14_AOI22_3)             0.05       4.15 r
  ex_stage_i/alu_i/U108/X (SAEDRVT14_OAI22_3)             0.04       4.19 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_AN3_4)               0.04       4.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_BUF_S_3)             0.03       4.26 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.30 r
  ex_stage_i/alu_i/U429/X (SAEDRVT14_MUXI2_4)             0.05       4.35 f
  ex_stage_i/alu_i/U425/X (SAEDRVT14_OR3_4)               0.03       4.39 f
  ex_stage_i/alu_i/U424/X (SAEDRVT14_OR3_4)               0.04       4.43 f
  ex_stage_i/alu_i/result_o[28] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U77/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U87/X (SAEDRVT14_INV_3)                      0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[28] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[28] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2016/X (SAEDRVT14_INV_3)                    0.02       4.56 r
  id_stage_i/U1240/X (SAEDRVT14_OAI222_4)                 0.08       4.64 f
  id_stage_i/U1984/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1986/X (SAEDRVT14_ND2_CDC_4)                0.03       4.72 f
  id_stage_i/U1060/X (SAEDRVT14_AOI222_4)                 0.09       4.80 r
  id_stage_i/U263/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.86 f
  id_stage_i/mult_operand_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.87 f
  data arrival time                                                  4.87

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_28_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.05       0.05 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.07 r
  ex_stage_i/alu_i/U71/X (SAEDRVT14_AN2_MM_3)             0.03       0.11 r
  ex_stage_i/alu_i/U2120/X (SAEDRVT14_AN3_4)              0.05       0.16 r
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_AN2_MM_3)           0.03       0.19 r
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_PS_3)            0.03       0.22 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_NR2_MM_3)            0.03       0.25 r
  ex_stage_i/alu_i/U2106/X (SAEDRVT14_EN2_3)              0.05       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.50 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.64 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_OR2_MM_4)      0.03       0.92 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.05       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_AN2_MM_3)      0.04       1.15 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.19 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.22 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.28 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.30 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.36 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.38 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.44 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.47 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.52 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.55 r
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.61 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.03       1.64 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AOI22_3)     0.05       1.68 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_ND2_CDC_4)     0.04       1.73 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.79 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.82 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.90 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.96 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.04 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.15 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.23 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.29 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.37 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OR2_MM_4)      0.03       2.40 f
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AOI22_3)      0.04       2.44 r
  ex_stage_i/alu_i/add_168/U77/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OR2_MM_4)      0.04       2.54 f
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AOI22_3)       0.05       2.59 r
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.62 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.69 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.71 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.77 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.85 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.88 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.96 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.02 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.11 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.14 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.19 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.24 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.24 f
  ex_stage_i/alu_i/U1610/X (SAEDRVT14_AOI222_4)           0.09       3.33 r
  ex_stage_i/alu_i/U11/X (SAEDRVT14_NR2_4)                0.04       3.37 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_INV_3)               0.03       3.40 r
  ex_stage_i/alu_i/U22/X (SAEDRVT14_BUF_3)                0.04       3.44 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_3)              0.04       3.49 r
  ex_stage_i/alu_i/U27/X (SAEDRVT14_OAI21_V1_4)           0.05       3.53 f
  ex_stage_i/alu_i/srl_283/A[53] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.53 f
  ex_stage_i/alu_i/srl_283/U110/X (SAEDRVT14_INV_3)       0.03       3.56 r
  ex_stage_i/alu_i/srl_283/U198/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.62 f
  ex_stage_i/alu_i/srl_283/U197/X (SAEDRVT14_AO221_4)     0.05       3.67 f
  ex_stage_i/alu_i/srl_283/U111/X (SAEDRVT14_INV_3)       0.02       3.70 r
  ex_stage_i/alu_i/srl_283/U175/X (SAEDRVT14_OAI222_4)
                                                          0.08       3.77 f
  ex_stage_i/alu_i/srl_283/U174/X (SAEDRVT14_AO221_4)     0.05       3.82 f
  ex_stage_i/alu_i/srl_283/B[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.82 f
  ex_stage_i/alu_i/U1414/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1410/X (SAEDRVT14_OAI222_4)           0.08       3.92 f
  ex_stage_i/alu_i/U1189/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1188/X (SAEDRVT14_MUXI2_4)            0.05       3.99 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U99/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U146/X (SAEDRVT14_OAI22_3)             0.03       4.10 f
  ex_stage_i/alu_i/U147/X (SAEDRVT14_AOI22_3)             0.05       4.15 r
  ex_stage_i/alu_i/U108/X (SAEDRVT14_OAI22_3)             0.04       4.19 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_AN3_4)               0.04       4.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_BUF_S_3)             0.03       4.26 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.30 r
  ex_stage_i/alu_i/U429/X (SAEDRVT14_MUXI2_4)             0.05       4.35 f
  ex_stage_i/alu_i/U425/X (SAEDRVT14_OR3_4)               0.03       4.39 f
  ex_stage_i/alu_i/U424/X (SAEDRVT14_OR3_4)               0.04       4.43 f
  ex_stage_i/alu_i/result_o[28] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U77/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U87/X (SAEDRVT14_INV_3)                      0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[28] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[28] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2016/X (SAEDRVT14_INV_3)                    0.02       4.56 r
  id_stage_i/U1240/X (SAEDRVT14_OAI222_4)                 0.08       4.64 f
  id_stage_i/U1984/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1986/X (SAEDRVT14_ND2_CDC_4)                0.03       4.72 f
  id_stage_i/U1060/X (SAEDRVT14_AOI222_4)                 0.09       4.80 r
  id_stage_i/U1059/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.86 f
  id_stage_i/alu_operand_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.87 f
  data arrival time                                                  4.87

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.05       0.05 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.07 r
  ex_stage_i/alu_i/U71/X (SAEDRVT14_AN2_MM_3)             0.03       0.11 r
  ex_stage_i/alu_i/U2120/X (SAEDRVT14_AN3_4)              0.05       0.16 r
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_AN2_MM_3)           0.03       0.19 r
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_PS_3)            0.03       0.22 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_NR2_MM_3)            0.03       0.25 r
  ex_stage_i/alu_i/U2106/X (SAEDRVT14_EN2_3)              0.05       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.50 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.64 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_OR2_MM_4)      0.03       0.92 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.05       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_AN2_MM_3)      0.04       1.15 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.19 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.22 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.28 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.30 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.36 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.38 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.44 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.47 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.52 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.55 r
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.61 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.03       1.64 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AOI22_3)     0.05       1.68 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_ND2_CDC_4)     0.04       1.73 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.79 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.82 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.90 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.96 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.04 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.15 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.23 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.29 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.37 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OR2_MM_4)      0.03       2.40 f
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AOI22_3)      0.04       2.44 r
  ex_stage_i/alu_i/add_168/U77/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OR2_MM_4)      0.04       2.54 f
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AOI22_3)       0.05       2.59 r
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.62 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.69 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.71 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.77 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.85 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.88 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.96 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.02 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.11 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.14 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.19 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.24 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.24 f
  ex_stage_i/alu_i/U1610/X (SAEDRVT14_AOI222_4)           0.09       3.33 r
  ex_stage_i/alu_i/U11/X (SAEDRVT14_NR2_4)                0.04       3.37 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_INV_3)               0.03       3.40 r
  ex_stage_i/alu_i/U22/X (SAEDRVT14_BUF_3)                0.04       3.44 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_3)              0.04       3.49 r
  ex_stage_i/alu_i/U27/X (SAEDRVT14_OAI21_V1_4)           0.05       3.53 f
  ex_stage_i/alu_i/srl_283/A[53] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.53 f
  ex_stage_i/alu_i/srl_283/U110/X (SAEDRVT14_INV_3)       0.03       3.56 r
  ex_stage_i/alu_i/srl_283/U198/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.62 f
  ex_stage_i/alu_i/srl_283/U197/X (SAEDRVT14_AO221_4)     0.05       3.67 f
  ex_stage_i/alu_i/srl_283/U111/X (SAEDRVT14_INV_3)       0.02       3.70 r
  ex_stage_i/alu_i/srl_283/U175/X (SAEDRVT14_OAI222_4)
                                                          0.08       3.77 f
  ex_stage_i/alu_i/srl_283/U174/X (SAEDRVT14_AO221_4)     0.05       3.82 f
  ex_stage_i/alu_i/srl_283/B[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.82 f
  ex_stage_i/alu_i/U1414/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1410/X (SAEDRVT14_OAI222_4)           0.08       3.92 f
  ex_stage_i/alu_i/U1189/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1188/X (SAEDRVT14_MUXI2_4)            0.05       3.99 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U99/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U146/X (SAEDRVT14_OAI22_3)             0.03       4.10 f
  ex_stage_i/alu_i/U147/X (SAEDRVT14_AOI22_3)             0.05       4.15 r
  ex_stage_i/alu_i/U108/X (SAEDRVT14_OAI22_3)             0.04       4.19 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_AN3_4)               0.04       4.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_BUF_S_3)             0.03       4.26 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.30 r
  ex_stage_i/alu_i/U812/X (SAEDRVT14_MUXI2_4)             0.05       4.35 f
  ex_stage_i/alu_i/U808/X (SAEDRVT14_OR3_4)               0.03       4.39 f
  ex_stage_i/alu_i/U807/X (SAEDRVT14_OR3_4)               0.04       4.43 f
  ex_stage_i/alu_i/result_o[13] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U47/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U95/X (SAEDRVT14_INV_3)                      0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[13] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[13] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U1381/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1430/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1939/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1941/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U2004/X (SAEDRVT14_AN2_MM_3)                 0.03       4.75 f
  id_stage_i/U2006/X (SAEDRVT14_NR3_3)                    0.04       4.80 r
  id_stage_i/U262/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.85 f
  id_stage_i/mult_operand_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.05       0.05 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.07 r
  ex_stage_i/alu_i/U71/X (SAEDRVT14_AN2_MM_3)             0.03       0.11 r
  ex_stage_i/alu_i/U2120/X (SAEDRVT14_AN3_4)              0.05       0.16 r
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_AN2_MM_3)           0.03       0.19 r
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_PS_3)            0.03       0.22 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_NR2_MM_3)            0.03       0.25 r
  ex_stage_i/alu_i/U2106/X (SAEDRVT14_EN2_3)              0.05       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.50 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.64 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_OR2_MM_4)      0.03       0.92 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.05       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_AN2_MM_3)      0.04       1.15 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.19 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.22 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.28 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.30 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.36 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.38 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.44 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.47 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.52 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.55 r
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.61 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.03       1.64 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AOI22_3)     0.05       1.68 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_ND2_CDC_4)     0.04       1.73 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.79 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.82 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.90 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.96 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.04 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.15 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.23 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.29 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.37 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OR2_MM_4)      0.03       2.40 f
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AOI22_3)      0.04       2.44 r
  ex_stage_i/alu_i/add_168/U77/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OR2_MM_4)      0.04       2.54 f
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AOI22_3)       0.05       2.59 r
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.62 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.69 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.71 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.77 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.85 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.88 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.96 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.02 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.11 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.14 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.19 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.24 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.24 f
  ex_stage_i/alu_i/U1610/X (SAEDRVT14_AOI222_4)           0.09       3.33 r
  ex_stage_i/alu_i/U11/X (SAEDRVT14_NR2_4)                0.04       3.37 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_INV_3)               0.03       3.40 r
  ex_stage_i/alu_i/U22/X (SAEDRVT14_BUF_3)                0.04       3.44 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_3)              0.04       3.49 r
  ex_stage_i/alu_i/U27/X (SAEDRVT14_OAI21_V1_4)           0.05       3.53 f
  ex_stage_i/alu_i/srl_283/A[53] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.53 f
  ex_stage_i/alu_i/srl_283/U110/X (SAEDRVT14_INV_3)       0.03       3.56 r
  ex_stage_i/alu_i/srl_283/U198/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.62 f
  ex_stage_i/alu_i/srl_283/U197/X (SAEDRVT14_AO221_4)     0.05       3.67 f
  ex_stage_i/alu_i/srl_283/U111/X (SAEDRVT14_INV_3)       0.02       3.70 r
  ex_stage_i/alu_i/srl_283/U175/X (SAEDRVT14_OAI222_4)
                                                          0.08       3.77 f
  ex_stage_i/alu_i/srl_283/U174/X (SAEDRVT14_AO221_4)     0.05       3.82 f
  ex_stage_i/alu_i/srl_283/B[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.82 f
  ex_stage_i/alu_i/U1414/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1410/X (SAEDRVT14_OAI222_4)           0.08       3.92 f
  ex_stage_i/alu_i/U1189/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1188/X (SAEDRVT14_MUXI2_4)            0.05       3.99 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U99/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U146/X (SAEDRVT14_OAI22_3)             0.03       4.10 f
  ex_stage_i/alu_i/U147/X (SAEDRVT14_AOI22_3)             0.05       4.15 r
  ex_stage_i/alu_i/U108/X (SAEDRVT14_OAI22_3)             0.04       4.19 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_AN3_4)               0.04       4.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_BUF_S_3)             0.03       4.26 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.30 r
  ex_stage_i/alu_i/U812/X (SAEDRVT14_MUXI2_4)             0.05       4.35 f
  ex_stage_i/alu_i/U808/X (SAEDRVT14_OR3_4)               0.03       4.39 f
  ex_stage_i/alu_i/U807/X (SAEDRVT14_OR3_4)               0.04       4.43 f
  ex_stage_i/alu_i/result_o[13] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U47/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U95/X (SAEDRVT14_INV_3)                      0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[13] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[13] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U1381/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1430/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1939/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1941/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U2004/X (SAEDRVT14_AN2_MM_3)                 0.03       4.75 f
  id_stage_i/U2006/X (SAEDRVT14_NR3_3)                    0.04       4.80 r
  id_stage_i/U452/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.85 f
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.05       0.05 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.07 r
  ex_stage_i/alu_i/U71/X (SAEDRVT14_AN2_MM_3)             0.03       0.11 r
  ex_stage_i/alu_i/U2120/X (SAEDRVT14_AN3_4)              0.05       0.16 r
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_AN2_MM_3)           0.03       0.19 r
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_PS_3)            0.03       0.22 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_NR2_MM_3)            0.03       0.25 r
  ex_stage_i/alu_i/U2106/X (SAEDRVT14_EN2_3)              0.05       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.50 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.64 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_OR2_MM_4)      0.03       0.92 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.05       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_AN2_MM_3)      0.04       1.15 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.19 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.22 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.28 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.30 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.36 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.38 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.44 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.47 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.52 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.55 r
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.61 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.03       1.64 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AOI22_3)     0.05       1.68 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_ND2_CDC_4)     0.04       1.73 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.79 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.82 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.90 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.96 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.04 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.15 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.23 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.29 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.37 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OR2_MM_4)      0.03       2.40 f
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AOI22_3)      0.04       2.44 r
  ex_stage_i/alu_i/add_168/U77/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OR2_MM_4)      0.04       2.54 f
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AOI22_3)       0.05       2.59 r
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.62 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.69 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.71 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.77 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.85 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.88 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.96 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.02 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.11 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.14 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.19 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.24 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.24 f
  ex_stage_i/alu_i/U1610/X (SAEDRVT14_AOI222_4)           0.09       3.33 r
  ex_stage_i/alu_i/U11/X (SAEDRVT14_NR2_4)                0.04       3.37 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_INV_3)               0.03       3.40 r
  ex_stage_i/alu_i/U22/X (SAEDRVT14_BUF_3)                0.04       3.44 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_3)              0.04       3.49 r
  ex_stage_i/alu_i/U27/X (SAEDRVT14_OAI21_V1_4)           0.05       3.53 f
  ex_stage_i/alu_i/srl_283/A[53] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.53 f
  ex_stage_i/alu_i/srl_283/U110/X (SAEDRVT14_INV_3)       0.03       3.56 r
  ex_stage_i/alu_i/srl_283/U198/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.62 f
  ex_stage_i/alu_i/srl_283/U197/X (SAEDRVT14_AO221_4)     0.05       3.67 f
  ex_stage_i/alu_i/srl_283/U111/X (SAEDRVT14_INV_3)       0.02       3.70 r
  ex_stage_i/alu_i/srl_283/U175/X (SAEDRVT14_OAI222_4)
                                                          0.08       3.77 f
  ex_stage_i/alu_i/srl_283/U174/X (SAEDRVT14_AO221_4)     0.05       3.82 f
  ex_stage_i/alu_i/srl_283/B[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.82 f
  ex_stage_i/alu_i/U1414/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1410/X (SAEDRVT14_OAI222_4)           0.08       3.92 f
  ex_stage_i/alu_i/U1189/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1188/X (SAEDRVT14_MUXI2_4)            0.05       3.99 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U99/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U146/X (SAEDRVT14_OAI22_3)             0.03       4.10 f
  ex_stage_i/alu_i/U147/X (SAEDRVT14_AOI22_3)             0.05       4.15 r
  ex_stage_i/alu_i/U108/X (SAEDRVT14_OAI22_3)             0.04       4.19 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_AN3_4)               0.04       4.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_BUF_S_3)             0.03       4.26 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.30 r
  ex_stage_i/alu_i/U812/X (SAEDRVT14_MUXI2_4)             0.05       4.35 f
  ex_stage_i/alu_i/U808/X (SAEDRVT14_OR3_4)               0.03       4.39 f
  ex_stage_i/alu_i/U807/X (SAEDRVT14_OR3_4)               0.04       4.43 f
  ex_stage_i/alu_i/result_o[13] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U47/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U95/X (SAEDRVT14_INV_3)                      0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[13] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[13] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U1381/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1430/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1939/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1941/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U2004/X (SAEDRVT14_AN2_MM_3)                 0.03       4.75 f
  id_stage_i/U2006/X (SAEDRVT14_NR3_3)                    0.04       4.80 r
  id_stage_i/U1057/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.85 f
  id_stage_i/alu_operand_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_11_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.05       0.05 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.07 r
  ex_stage_i/alu_i/U71/X (SAEDRVT14_AN2_MM_3)             0.03       0.11 r
  ex_stage_i/alu_i/U2120/X (SAEDRVT14_AN3_4)              0.05       0.16 r
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_AN2_MM_3)           0.03       0.19 r
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_PS_3)            0.03       0.22 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_NR2_MM_3)            0.03       0.25 r
  ex_stage_i/alu_i/U2106/X (SAEDRVT14_EN2_3)              0.05       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.50 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.64 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_OR2_MM_4)      0.03       0.92 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.05       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_AN2_MM_3)      0.04       1.15 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.19 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.22 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.28 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.30 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.36 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.38 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.44 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.47 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.52 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.55 r
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.61 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.03       1.64 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AOI22_3)     0.05       1.68 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_ND2_CDC_4)     0.04       1.73 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.79 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.82 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.90 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.96 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.04 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.15 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.23 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.29 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.37 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OR2_MM_4)      0.03       2.40 f
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AOI22_3)      0.04       2.44 r
  ex_stage_i/alu_i/add_168/U77/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OR2_MM_4)      0.04       2.54 f
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AOI22_3)       0.05       2.59 r
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.62 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.69 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.71 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.77 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.85 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.88 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.96 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.02 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.11 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.14 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.19 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.24 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.24 f
  ex_stage_i/alu_i/U1610/X (SAEDRVT14_AOI222_4)           0.09       3.33 r
  ex_stage_i/alu_i/U11/X (SAEDRVT14_NR2_4)                0.04       3.37 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_INV_3)               0.03       3.40 r
  ex_stage_i/alu_i/U22/X (SAEDRVT14_BUF_3)                0.04       3.44 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_3)              0.04       3.49 r
  ex_stage_i/alu_i/U27/X (SAEDRVT14_OAI21_V1_4)           0.05       3.53 f
  ex_stage_i/alu_i/srl_283/A[53] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.53 f
  ex_stage_i/alu_i/srl_283/U110/X (SAEDRVT14_INV_3)       0.03       3.56 r
  ex_stage_i/alu_i/srl_283/U198/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.62 f
  ex_stage_i/alu_i/srl_283/U197/X (SAEDRVT14_AO221_4)     0.05       3.67 f
  ex_stage_i/alu_i/srl_283/U111/X (SAEDRVT14_INV_3)       0.02       3.70 r
  ex_stage_i/alu_i/srl_283/U175/X (SAEDRVT14_OAI222_4)
                                                          0.08       3.77 f
  ex_stage_i/alu_i/srl_283/U174/X (SAEDRVT14_AO221_4)     0.05       3.82 f
  ex_stage_i/alu_i/srl_283/B[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.82 f
  ex_stage_i/alu_i/U1414/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1410/X (SAEDRVT14_OAI222_4)           0.08       3.92 f
  ex_stage_i/alu_i/U1189/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1188/X (SAEDRVT14_MUXI2_4)            0.05       3.99 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U99/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U146/X (SAEDRVT14_OAI22_3)             0.03       4.10 f
  ex_stage_i/alu_i/U147/X (SAEDRVT14_AOI22_3)             0.05       4.15 r
  ex_stage_i/alu_i/U108/X (SAEDRVT14_OAI22_3)             0.04       4.19 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_AN3_4)               0.04       4.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_BUF_S_3)             0.03       4.26 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.30 r
  ex_stage_i/alu_i/U157/X (SAEDRVT14_MUXI2_4)             0.05       4.35 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_OR2_MM_4)            0.03       4.37 f
  ex_stage_i/alu_i/U170/X (SAEDRVT14_OR2_MM_4)            0.03       4.40 f
  ex_stage_i/alu_i/U331/X (SAEDRVT14_OR3_4)               0.04       4.45 f
  ex_stage_i/alu_i/result_o[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.45 f
  ex_stage_i/U27/X (SAEDRVT14_AOI222_4)                   0.08       4.53 r
  ex_stage_i/U91/X (SAEDRVT14_INV_3)                      0.02       4.55 f
  ex_stage_i/regfile_alu_wdata_fw_o[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.55 f
  id_stage_i/regfile_alu_wdata_fw_i[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.55 f
  id_stage_i/U2017/X (SAEDRVT14_INV_3)                    0.02       4.57 r
  id_stage_i/U1184/X (SAEDRVT14_OAI222_4)                 0.08       4.65 f
  id_stage_i/U1908/X (SAEDRVT14_AOI22_3)                  0.05       4.70 r
  id_stage_i/U1910/X (SAEDRVT14_ND2_CDC_4)                0.04       4.74 f
  id_stage_i/U1098/X (SAEDRVT14_AOI22_3)                  0.05       4.79 r
  id_stage_i/U471/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.85 f
  id_stage_i/mult_dot_op_b_ex_o_reg_11_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_11_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_11_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.05       0.05 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.07 r
  ex_stage_i/alu_i/U71/X (SAEDRVT14_AN2_MM_3)             0.03       0.11 r
  ex_stage_i/alu_i/U2120/X (SAEDRVT14_AN3_4)              0.05       0.16 r
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_AN2_MM_3)           0.03       0.19 r
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_PS_3)            0.03       0.22 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_NR2_MM_3)            0.03       0.25 r
  ex_stage_i/alu_i/U2106/X (SAEDRVT14_EN2_3)              0.05       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.50 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.64 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_OR2_MM_4)      0.03       0.92 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.05       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_AN2_MM_3)      0.04       1.15 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.19 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.22 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.28 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.30 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.36 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.38 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.44 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.47 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.52 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.55 r
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.61 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.03       1.64 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AOI22_3)     0.05       1.68 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_ND2_CDC_4)     0.04       1.73 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.79 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.82 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.90 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.96 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.04 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.15 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.23 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.29 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.37 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OR2_MM_4)      0.03       2.40 f
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AOI22_3)      0.04       2.44 r
  ex_stage_i/alu_i/add_168/U77/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OR2_MM_4)      0.04       2.54 f
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AOI22_3)       0.05       2.59 r
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.62 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.69 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.71 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.77 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.85 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.88 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.96 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.02 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.11 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.14 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.19 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.24 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.24 f
  ex_stage_i/alu_i/U1610/X (SAEDRVT14_AOI222_4)           0.09       3.33 r
  ex_stage_i/alu_i/U11/X (SAEDRVT14_NR2_4)                0.04       3.37 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_INV_3)               0.03       3.40 r
  ex_stage_i/alu_i/U22/X (SAEDRVT14_BUF_3)                0.04       3.44 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_3)              0.04       3.49 r
  ex_stage_i/alu_i/U27/X (SAEDRVT14_OAI21_V1_4)           0.05       3.53 f
  ex_stage_i/alu_i/srl_283/A[53] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.53 f
  ex_stage_i/alu_i/srl_283/U110/X (SAEDRVT14_INV_3)       0.03       3.56 r
  ex_stage_i/alu_i/srl_283/U198/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.62 f
  ex_stage_i/alu_i/srl_283/U197/X (SAEDRVT14_AO221_4)     0.05       3.67 f
  ex_stage_i/alu_i/srl_283/U111/X (SAEDRVT14_INV_3)       0.02       3.70 r
  ex_stage_i/alu_i/srl_283/U175/X (SAEDRVT14_OAI222_4)
                                                          0.08       3.77 f
  ex_stage_i/alu_i/srl_283/U174/X (SAEDRVT14_AO221_4)     0.05       3.82 f
  ex_stage_i/alu_i/srl_283/B[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.82 f
  ex_stage_i/alu_i/U1414/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1410/X (SAEDRVT14_OAI222_4)           0.08       3.92 f
  ex_stage_i/alu_i/U1189/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1188/X (SAEDRVT14_MUXI2_4)            0.05       3.99 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U99/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U146/X (SAEDRVT14_OAI22_3)             0.03       4.10 f
  ex_stage_i/alu_i/U147/X (SAEDRVT14_AOI22_3)             0.05       4.15 r
  ex_stage_i/alu_i/U108/X (SAEDRVT14_OAI22_3)             0.04       4.19 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_AN3_4)               0.04       4.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_BUF_S_3)             0.03       4.26 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.30 r
  ex_stage_i/alu_i/U157/X (SAEDRVT14_MUXI2_4)             0.05       4.35 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_OR2_MM_4)            0.03       4.37 f
  ex_stage_i/alu_i/U170/X (SAEDRVT14_OR2_MM_4)            0.03       4.40 f
  ex_stage_i/alu_i/U331/X (SAEDRVT14_OR3_4)               0.04       4.45 f
  ex_stage_i/alu_i/result_o[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.45 f
  ex_stage_i/U27/X (SAEDRVT14_AOI222_4)                   0.08       4.53 r
  ex_stage_i/U91/X (SAEDRVT14_INV_3)                      0.02       4.55 f
  ex_stage_i/regfile_alu_wdata_fw_o[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.55 f
  id_stage_i/regfile_alu_wdata_fw_i[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.55 f
  id_stage_i/U2017/X (SAEDRVT14_INV_3)                    0.02       4.57 r
  id_stage_i/U1184/X (SAEDRVT14_OAI222_4)                 0.08       4.65 f
  id_stage_i/U1908/X (SAEDRVT14_AOI22_3)                  0.05       4.70 r
  id_stage_i/U1910/X (SAEDRVT14_ND2_CDC_4)                0.04       4.74 f
  id_stage_i/U1098/X (SAEDRVT14_AOI22_3)                  0.05       4.79 r
  id_stage_i/U1097/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.85 f
  id_stage_i/alu_operand_b_ex_o_reg_11_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_11_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_11_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.05       0.05 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.07 r
  ex_stage_i/alu_i/U71/X (SAEDRVT14_AN2_MM_3)             0.03       0.11 r
  ex_stage_i/alu_i/U2120/X (SAEDRVT14_AN3_4)              0.05       0.16 r
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_AN2_MM_3)           0.03       0.19 r
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_PS_3)            0.03       0.22 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_NR2_MM_3)            0.03       0.25 r
  ex_stage_i/alu_i/U2106/X (SAEDRVT14_EN2_3)              0.05       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.50 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.64 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_OR2_MM_4)      0.03       0.92 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.05       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_AN2_MM_3)      0.04       1.15 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.19 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.22 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.28 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.30 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.36 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.38 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.44 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.47 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.52 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.55 r
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.61 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.03       1.64 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AOI22_3)     0.05       1.68 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_ND2_CDC_4)     0.04       1.73 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.79 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.82 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.90 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.96 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.04 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.15 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.23 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.29 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.37 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OR2_MM_4)      0.03       2.40 f
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AOI22_3)      0.04       2.44 r
  ex_stage_i/alu_i/add_168/U77/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OR2_MM_4)      0.04       2.54 f
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AOI22_3)       0.05       2.59 r
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.62 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.69 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.71 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.77 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.85 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.88 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.96 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.02 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.11 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.14 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.19 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.24 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.24 f
  ex_stage_i/alu_i/U1610/X (SAEDRVT14_AOI222_4)           0.09       3.33 r
  ex_stage_i/alu_i/U11/X (SAEDRVT14_NR2_4)                0.04       3.37 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_INV_3)               0.03       3.40 r
  ex_stage_i/alu_i/U22/X (SAEDRVT14_BUF_3)                0.04       3.44 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_3)              0.04       3.49 r
  ex_stage_i/alu_i/U27/X (SAEDRVT14_OAI21_V1_4)           0.05       3.53 f
  ex_stage_i/alu_i/srl_283/A[53] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.53 f
  ex_stage_i/alu_i/srl_283/U110/X (SAEDRVT14_INV_3)       0.03       3.56 r
  ex_stage_i/alu_i/srl_283/U198/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.62 f
  ex_stage_i/alu_i/srl_283/U197/X (SAEDRVT14_AO221_4)     0.05       3.67 f
  ex_stage_i/alu_i/srl_283/U111/X (SAEDRVT14_INV_3)       0.02       3.70 r
  ex_stage_i/alu_i/srl_283/U175/X (SAEDRVT14_OAI222_4)
                                                          0.08       3.77 f
  ex_stage_i/alu_i/srl_283/U174/X (SAEDRVT14_AO221_4)     0.05       3.82 f
  ex_stage_i/alu_i/srl_283/B[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.82 f
  ex_stage_i/alu_i/U1414/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1410/X (SAEDRVT14_OAI222_4)           0.08       3.92 f
  ex_stage_i/alu_i/U1189/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1188/X (SAEDRVT14_MUXI2_4)            0.05       3.99 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U99/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U146/X (SAEDRVT14_OAI22_3)             0.03       4.10 f
  ex_stage_i/alu_i/U147/X (SAEDRVT14_AOI22_3)             0.05       4.15 r
  ex_stage_i/alu_i/U108/X (SAEDRVT14_OAI22_3)             0.04       4.19 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_AN3_4)               0.04       4.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_BUF_S_3)             0.03       4.26 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.30 r
  ex_stage_i/alu_i/U157/X (SAEDRVT14_MUXI2_4)             0.05       4.35 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_OR2_MM_4)            0.03       4.37 f
  ex_stage_i/alu_i/U170/X (SAEDRVT14_OR2_MM_4)            0.03       4.40 f
  ex_stage_i/alu_i/U331/X (SAEDRVT14_OR3_4)               0.04       4.45 f
  ex_stage_i/alu_i/result_o[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.45 f
  ex_stage_i/U27/X (SAEDRVT14_AOI222_4)                   0.08       4.53 r
  ex_stage_i/U91/X (SAEDRVT14_INV_3)                      0.02       4.55 f
  ex_stage_i/regfile_alu_wdata_fw_o[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.55 f
  id_stage_i/regfile_alu_wdata_fw_i[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.55 f
  id_stage_i/U2017/X (SAEDRVT14_INV_3)                    0.02       4.57 r
  id_stage_i/U1184/X (SAEDRVT14_OAI222_4)                 0.08       4.65 f
  id_stage_i/U1908/X (SAEDRVT14_AOI22_3)                  0.05       4.70 r
  id_stage_i/U1910/X (SAEDRVT14_ND2_CDC_4)                0.04       4.74 f
  id_stage_i/U1098/X (SAEDRVT14_AOI22_3)                  0.05       4.79 r
  id_stage_i/U281/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.85 f
  id_stage_i/mult_operand_b_ex_o_reg_11_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_11_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_19_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.05       0.05 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.07 r
  ex_stage_i/alu_i/U71/X (SAEDRVT14_AN2_MM_3)             0.03       0.11 r
  ex_stage_i/alu_i/U2120/X (SAEDRVT14_AN3_4)              0.05       0.16 r
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_AN2_MM_3)           0.03       0.19 r
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_PS_3)            0.03       0.22 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_NR2_MM_3)            0.03       0.25 r
  ex_stage_i/alu_i/U2106/X (SAEDRVT14_EN2_3)              0.05       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.50 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.64 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_OR2_MM_4)      0.03       0.92 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.05       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_AN2_MM_3)      0.04       1.15 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.19 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.22 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.28 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.30 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.36 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.38 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.44 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.47 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.52 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.55 r
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.61 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.03       1.64 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AOI22_3)     0.05       1.68 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_ND2_CDC_4)     0.04       1.73 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.79 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.82 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.90 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.96 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.04 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.15 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.23 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.29 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.37 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OR2_MM_4)      0.03       2.40 f
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AOI22_3)      0.04       2.44 r
  ex_stage_i/alu_i/add_168/U77/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OR2_MM_4)      0.04       2.54 f
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AOI22_3)       0.05       2.59 r
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.62 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.69 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.71 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.77 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.85 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.88 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.96 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.02 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.11 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.14 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.19 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.24 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.24 f
  ex_stage_i/alu_i/U1610/X (SAEDRVT14_AOI222_4)           0.09       3.33 r
  ex_stage_i/alu_i/U11/X (SAEDRVT14_NR2_4)                0.04       3.37 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_INV_3)               0.03       3.40 r
  ex_stage_i/alu_i/U22/X (SAEDRVT14_BUF_3)                0.04       3.44 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_3)              0.04       3.49 r
  ex_stage_i/alu_i/U27/X (SAEDRVT14_OAI21_V1_4)           0.05       3.53 f
  ex_stage_i/alu_i/srl_283/A[53] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.53 f
  ex_stage_i/alu_i/srl_283/U110/X (SAEDRVT14_INV_3)       0.03       3.56 r
  ex_stage_i/alu_i/srl_283/U198/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.62 f
  ex_stage_i/alu_i/srl_283/U197/X (SAEDRVT14_AO221_4)     0.05       3.67 f
  ex_stage_i/alu_i/srl_283/U111/X (SAEDRVT14_INV_3)       0.02       3.70 r
  ex_stage_i/alu_i/srl_283/U175/X (SAEDRVT14_OAI222_4)
                                                          0.08       3.77 f
  ex_stage_i/alu_i/srl_283/U174/X (SAEDRVT14_AO221_4)     0.05       3.82 f
  ex_stage_i/alu_i/srl_283/B[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.82 f
  ex_stage_i/alu_i/U1414/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1410/X (SAEDRVT14_OAI222_4)           0.08       3.92 f
  ex_stage_i/alu_i/U1189/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1188/X (SAEDRVT14_MUXI2_4)            0.05       3.99 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U99/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U146/X (SAEDRVT14_OAI22_3)             0.03       4.10 f
  ex_stage_i/alu_i/U147/X (SAEDRVT14_AOI22_3)             0.05       4.15 r
  ex_stage_i/alu_i/U108/X (SAEDRVT14_OAI22_3)             0.04       4.19 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_AN3_4)               0.04       4.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_BUF_S_3)             0.03       4.26 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.30 r
  ex_stage_i/alu_i/U157/X (SAEDRVT14_MUXI2_4)             0.05       4.35 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_OR2_MM_4)            0.03       4.37 f
  ex_stage_i/alu_i/U170/X (SAEDRVT14_OR2_MM_4)            0.03       4.40 f
  ex_stage_i/alu_i/U331/X (SAEDRVT14_OR3_4)               0.04       4.45 f
  ex_stage_i/alu_i/result_o[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.45 f
  ex_stage_i/U27/X (SAEDRVT14_AOI222_4)                   0.08       4.53 r
  ex_stage_i/U91/X (SAEDRVT14_INV_3)                      0.02       4.55 f
  ex_stage_i/regfile_alu_wdata_fw_o[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.55 f
  id_stage_i/regfile_alu_wdata_fw_i[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.55 f
  id_stage_i/U2017/X (SAEDRVT14_INV_3)                    0.02       4.57 r
  id_stage_i/U1184/X (SAEDRVT14_OAI222_4)                 0.08       4.65 f
  id_stage_i/U1908/X (SAEDRVT14_AOI22_3)                  0.05       4.70 r
  id_stage_i/U1910/X (SAEDRVT14_ND2_CDC_4)                0.04       4.74 f
  id_stage_i/U1081/X (SAEDRVT14_AOI22_3)                  0.05       4.79 r
  id_stage_i/U463/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.85 f
  id_stage_i/mult_dot_op_b_ex_o_reg_19_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_19_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_19_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V3_4)
                                                          0.05       0.05 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.05 f
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)              0.03       0.07 r
  ex_stage_i/alu_i/U71/X (SAEDRVT14_AN2_MM_3)             0.03       0.11 r
  ex_stage_i/alu_i/U2120/X (SAEDRVT14_AN3_4)              0.05       0.16 r
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_AN2_MM_3)           0.03       0.19 r
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_PS_3)            0.03       0.22 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_NR2_MM_3)            0.03       0.25 r
  ex_stage_i/alu_i/U2106/X (SAEDRVT14_EN2_3)              0.05       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.50 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.64 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_OR2_MM_4)      0.03       0.92 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)       0.05       0.97 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.03 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_AN2_MM_3)      0.04       1.15 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.19 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.22 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.28 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.30 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.36 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.38 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.44 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.47 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.52 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.55 r
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.61 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)     0.03       1.64 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AOI22_3)     0.05       1.68 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_ND2_CDC_4)     0.04       1.73 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.79 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.82 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.90 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.96 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.04 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.15 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.23 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.29 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.37 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OR2_MM_4)      0.03       2.40 f
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AOI22_3)      0.04       2.44 r
  ex_stage_i/alu_i/add_168/U77/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OR2_MM_4)      0.04       2.54 f
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AOI22_3)       0.05       2.59 r
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.62 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.69 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.71 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.77 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.85 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.88 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.96 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.02 f
  ex_stage_i/alu_i/add_168/U59/X (SAEDRVT14_EN3_3)        0.09       3.11 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.11 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.14 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.19 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.24 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.24 f
  ex_stage_i/alu_i/U1610/X (SAEDRVT14_AOI222_4)           0.09       3.33 r
  ex_stage_i/alu_i/U11/X (SAEDRVT14_NR2_4)                0.04       3.37 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_INV_3)               0.03       3.40 r
  ex_stage_i/alu_i/U22/X (SAEDRVT14_BUF_3)                0.04       3.44 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_3)              0.04       3.49 r
  ex_stage_i/alu_i/U27/X (SAEDRVT14_OAI21_V1_4)           0.05       3.53 f
  ex_stage_i/alu_i/srl_283/A[53] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.53 f
  ex_stage_i/alu_i/srl_283/U110/X (SAEDRVT14_INV_3)       0.03       3.56 r
  ex_stage_i/alu_i/srl_283/U198/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.62 f
  ex_stage_i/alu_i/srl_283/U197/X (SAEDRVT14_AO221_4)     0.05       3.67 f
  ex_stage_i/alu_i/srl_283/U111/X (SAEDRVT14_INV_3)       0.02       3.70 r
  ex_stage_i/alu_i/srl_283/U175/X (SAEDRVT14_OAI222_4)
                                                          0.08       3.77 f
  ex_stage_i/alu_i/srl_283/U174/X (SAEDRVT14_AO221_4)     0.05       3.82 f
  ex_stage_i/alu_i/srl_283/B[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.82 f
  ex_stage_i/alu_i/U1414/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1410/X (SAEDRVT14_OAI222_4)           0.08       3.92 f
  ex_stage_i/alu_i/U1189/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1188/X (SAEDRVT14_MUXI2_4)            0.05       3.99 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U99/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U146/X (SAEDRVT14_OAI22_3)             0.03       4.10 f
  ex_stage_i/alu_i/U147/X (SAEDRVT14_AOI22_3)             0.05       4.15 r
  ex_stage_i/alu_i/U108/X (SAEDRVT14_OAI22_3)             0.04       4.19 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_AN3_4)               0.04       4.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_BUF_S_3)             0.03       4.26 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.30 r
  ex_stage_i/alu_i/U157/X (SAEDRVT14_MUXI2_4)             0.05       4.35 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_OR2_MM_4)            0.03       4.37 f
  ex_stage_i/alu_i/U170/X (SAEDRVT14_OR2_MM_4)            0.03       4.40 f
  ex_stage_i/alu_i/U331/X (SAEDRVT14_OR3_4)               0.04       4.45 f
  ex_stage_i/alu_i/result_o[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.45 f
  ex_stage_i/U27/X (SAEDRVT14_AOI222_4)                   0.08       4.53 r
  ex_stage_i/U91/X (SAEDRVT14_INV_3)                      0.02       4.55 f
  ex_stage_i/regfile_alu_wdata_fw_o[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.55 f
  id_stage_i/regfile_alu_wdata_fw_i[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.55 f
  id_stage_i/U2017/X (SAEDRVT14_INV_3)                    0.02       4.57 r
  id_stage_i/U1184/X (SAEDRVT14_OAI222_4)                 0.08       4.65 f
  id_stage_i/U1908/X (SAEDRVT14_AOI22_3)                  0.05       4.70 r
  id_stage_i/U1910/X (SAEDRVT14_ND2_CDC_4)                0.04       4.74 f
  id_stage_i/U1081/X (SAEDRVT14_AOI22_3)                  0.05       4.79 r
  id_stage_i/U273/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.85 f
  id_stage_i/mult_operand_b_ex_o_reg_19_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_19_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


1
