{
    "Function": "dwmac_dma_flush_tx_fifo",
    "astEdges": [
        [
            2,
            10
        ],
        [
            2,
            3
        ],
        [
            2,
            4
        ],
        [
            2,
            17
        ],
        [
            6,
            7
        ],
        [
            21,
            23
        ],
        [
            21,
            22
        ],
        [
            10,
            14
        ],
        [
            10,
            11
        ],
        [
            20,
            21
        ],
        [
            19,
            24
        ],
        [
            19,
            20
        ],
        [
            14,
            16
        ],
        [
            14,
            15
        ],
        [
            11,
            12
        ],
        [
            11,
            13
        ],
        [
            7,
            8
        ],
        [
            7,
            9
        ],
        [
            17,
            18
        ],
        [
            17,
            19
        ],
        [
            0,
            1
        ],
        [
            0,
            25
        ],
        [
            0,
            2
        ],
        [
            4,
            5
        ],
        [
            4,
            6
        ]
    ],
    "candidateNodeList": [
        5,
        8,
        9,
        12,
        13,
        15,
        16,
        22,
        23,
        24
    ],
    "cfgEdges": [
        [
            6,
            4
        ],
        [
            21,
            20
        ],
        [
            10,
            21
        ],
        [
            20,
            19
        ],
        [
            19,
            21
        ],
        [
            19,
            25
        ],
        [
            14,
            10
        ],
        [
            11,
            14
        ],
        [
            7,
            6
        ],
        [
            0,
            7
        ],
        [
            4,
            11
        ]
    ],
    "ddgEdges": [
        [
            6,
            4
        ],
        [
            21,
            25
        ],
        [
            21,
            25
        ],
        [
            10,
            25
        ],
        [
            10,
            25
        ],
        [
            20,
            19
        ],
        [
            20,
            25
        ],
        [
            19,
            25
        ],
        [
            19,
            25
        ],
        [
            19,
            25
        ],
        [
            11,
            19
        ],
        [
            11,
            10
        ],
        [
            11,
            10
        ],
        [
            11,
            25
        ],
        [
            0,
            6
        ],
        [
            0,
            14
        ],
        [
            0,
            21
        ],
        [
            0,
            11
        ],
        [
            0,
            7
        ],
        [
            0,
            10
        ],
        [
            0,
            20
        ],
        [
            0,
            19
        ],
        [
            0,
            4
        ],
        [
            4,
            11
        ]
    ],
    "ncsEdges": [
        [
            1,
            3
        ],
        [
            3,
            5
        ],
        [
            5,
            8
        ],
        [
            8,
            9
        ],
        [
            9,
            12
        ],
        [
            12,
            13
        ],
        [
            13,
            15
        ],
        [
            15,
            16
        ],
        [
            16,
            18
        ],
        [
            18,
            22
        ],
        [
            22,
            23
        ],
        [
            23,
            24
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "BLOCK",
        "3": "LOCAL",
        "4": "<operator>.assignment",
        "5": "csr6",
        "6": "readl",
        "7": "<operator>.addition",
        "8": "ioaddr",
        "9": "DMA_CONTROL",
        "10": "writel",
        "11": "<operator>.or",
        "12": "csr6",
        "13": "DMA_CONTROL_FTF",
        "14": "<operator>.addition",
        "15": "ioaddr",
        "16": "DMA_CONTROL",
        "17": "CONTROL_STRUCTURE",
        "18": "BLOCK",
        "19": "<operator>.and",
        "20": "readl",
        "21": "<operator>.addition",
        "22": "ioaddr",
        "23": "DMA_CONTROL",
        "24": "DMA_CONTROL_FTF",
        "25": "METHOD_RETURN"
    }
}