Checking out Encounter license ...
Virtuoso_Digital_Implem 9.1 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.


*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2010.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.14-s273_1 (32bit) 02/17/2011 18:35 (Linux 2.6)
@(#)CDS: NanoRoute v09.14-s029 NR110207-1105/USR65-UB (database version 2.30, 112.2.1) {superthreading v1.15}
@(#)CDS: CeltIC v09.14-s097_1 (32bit) 02/08/2011 02:24:38 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 09.14-s001 (32bit) 02/17/2011 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 09.14-s140_1 (32bit) Feb  8 2011 01:13:15 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v09.14-s001
--- Starting "Encounter v09.14-s273_1" on Tue Nov  8 15:26:26 2016 (mem=50.6M) ---
--- Running on coe-ee-cad45.sjsuad.sjsu.edu (x86_64 w/Linux 4.7.9-200.fc24.x86_64+debug) ---
This version was compiled on Thu Feb 17 18:35:02 PST 2011.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './encounter.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.

Loading Lef file /home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.lef...
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
Set DBUPerIGU to M2 pitch 380.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Tue Nov  8 15:26:41 2016
viaInitial ends at Tue Nov  8 15:26:41 2016
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../eth_core_netlist.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.159.2.9 (Current mem = 265.531M, initial mem = 50.625M) ***
*** End netlist parsing (cpu=0:00:00.6, real=0:00:01.0, mem=265.5M) ***
Set top cell to eth_core.
Reading common timing library '/home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
 read 31 cells in library 'gscl45nm' 
*** End library_loading (cpu=0.00min, mem=0.1M, fe_cpu=0.07min, fe_mem=265.6M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell eth_core ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 760.
** info: there are 39 modules.
** info: there are 31476 stdCell insts.

*** Memory Usage v0.159.2.9 (Current mem = 278.262M, initial mem = 50.625M) ***
*info - Done with setDoAssign with 209 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file '../eth_core_netlist.sdc' ...
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 8 of File ../eth_core_netlist.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.1 mem=283.9M) ***
Total number of combinational cells: 25
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4
Total number of usable buffers: 2
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF1 CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
<CMD> floorPlan -r 1.0 0.6 20 20 20 20
Adjusting Core to Left to: 20.1400. Core to Bottom to: 20.1400.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> addRing -spacing_bottom 5 -width_left 5 -width_bottom 5 -width_top 5 -spacing_top 5 -layer_bottom metal5 -width_right 5 -around core -center 1 -layer_top metal5 -spacing_right 5 -spacing_left 5 -layer_right metal6 -layer_left metal6 -nets { gnd vdd }

The power planner created 8 wires.
<CMD_INTERNAL> amoebaPlace
**WARN: (ENCSP-9007):	The command 'amoebaPlace' is obsolete. It has been replaced by 'placeDesign'.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=284.8M)" ...
Options: ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=31476 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=32126 #term=93612 #term/net=2.91, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1153
stdCell: 31476 single + 0 double + 0 multi
Total standard cell length = 43.7431 (mm), area = 0.1080 (mm^2)
Design contains fractional 20 cells.
Average module density = 0.601.
Density for the design = 0.601.
       = stdcell_area 115114 (108046 um^2) / alloc_area 191691 (179921 um^2).
Pin Density = 0.813.
            = total # of pins 93612 / total Instance area 115114.
Iteration  1: Total net bbox = 2.232e+05 (2.23e+05 2.30e+02)
              Est.  stn bbox = 2.383e+05 (2.37e+05 9.20e+02)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 289.0M
Iteration  2: Total net bbox = 3.182e+05 (9.45e+04 2.24e+05)
              Est.  stn bbox = 3.484e+05 (1.07e+05 2.41e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 289.0M
Iteration  3: Total net bbox = 3.280e+05 (2.49e+05 7.85e+04)
              Est.  stn bbox = 3.731e+05 (2.84e+05 8.95e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 289.0M
Iteration  4: Total net bbox = 3.847e+05 (2.34e+05 1.51e+05)
              Est.  stn bbox = 4.457e+05 (2.66e+05 1.79e+05)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 289.0M
Iteration  5: Total net bbox = 3.827e+05 (2.27e+05 1.55e+05)
              Est.  stn bbox = 4.431e+05 (2.60e+05 1.83e+05)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 289.0M
Iteration  6: Total net bbox = 4.564e+05 (2.29e+05 2.28e+05)
              Est.  stn bbox = 5.283e+05 (2.63e+05 2.66e+05)
              cpu = 0:00:01.7 real = 0:00:01.0 mem = 289.0M
Iteration  7: Total net bbox = 4.892e+05 (2.67e+05 2.22e+05)
              Est.  stn bbox = 5.643e+05 (3.04e+05 2.61e+05)
              cpu = 0:00:01.4 real = 0:00:02.0 mem = 289.0M
Iteration  8: Total net bbox = 5.223e+05 (2.70e+05 2.52e+05)
              Est.  stn bbox = 6.009e+05 (3.07e+05 2.94e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 289.0M
Iteration  9: Total net bbox = 5.344e+05 (2.81e+05 2.53e+05)
              Est.  stn bbox = 6.138e+05 (3.19e+05 2.95e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 290.6M
Iteration 10: Total net bbox = 5.587e+05 (2.81e+05 2.78e+05)
              Est.  stn bbox = 6.395e+05 (3.19e+05 3.21e+05)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 290.6M
Iteration 11: Total net bbox = 5.680e+05 (2.90e+05 2.78e+05)
              Est.  stn bbox = 6.494e+05 (3.28e+05 3.22e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 291.0M
Iteration 12: Total net bbox = 5.801e+05 (2.90e+05 2.90e+05)
              Est.  stn bbox = 6.617e+05 (3.28e+05 3.34e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 291.0M
Iteration 13: Total net bbox = 5.943e+05 (3.04e+05 2.91e+05)
              Est.  stn bbox = 6.761e+05 (3.42e+05 3.34e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 291.6M
Iteration 14: Total net bbox = 6.330e+05 (3.13e+05 3.20e+05)
              Est.  stn bbox = 7.158e+05 (3.52e+05 3.64e+05)
              cpu = 0:00:01.8 real = 0:00:01.0 mem = 293.1M
Iteration 15: Total net bbox = 6.344e+05 (3.12e+05 3.22e+05)
              Est.  stn bbox = 7.170e+05 (3.51e+05 3.66e+05)
              cpu = 0:00:03.1 real = 0:00:04.0 mem = 294.8M
Iteration 16: Total net bbox = 6.602e+05 (3.33e+05 3.27e+05)
              Est.  stn bbox = 7.431e+05 (3.72e+05 3.71e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 294.8M
*** cost = 6.602e+05 (3.33e+05 3.27e+05) (cpu for global=0:00:18.1) real=0:00:18.0***
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.4, Real Time = 0:00:01.0
move report: preRPlace moves 6900 insts, mean move: 0.64 um, max move: 3.99 um
	max move on inst (tx_core/tx_crc/crcpkt0/U3720): (87.40, 264.67) --> (85.88, 267.14)
Placement tweakage begins.
wire length = 6.615e+05 = 3.341e+05 H + 3.274e+05 V
wire length = 6.296e+05 = 3.124e+05 H + 3.173e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 18575 insts, mean move: 4.18 um, max move: 90.44 um
	max move on inst (tx_core/axi_master/U4297): (226.10, 333.83) --> (227.62, 244.91)
move report: rPlace moves 4730 insts, mean move: 0.30 um, max move: 8.93 um
	max move on inst (tx_core/tx_crc/crcpkt1/U3440): (306.28, 435.10) --> (312.74, 437.57)
move report: overall moves 21171 insts, mean move: 3.75 um, max move: 90.44 um
	max move on inst (tx_core/axi_master/U4297): (226.10, 333.83) --> (227.62, 244.91)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        90.44 um
  inst (tx_core/axi_master/U4297) with max move: (226.1, 333.83) -> (227.62, 244.91)
  mean    (X+Y) =         3.75 um
Total instances flipped for legalization: 5221
Total instances moved : 21171
*** cpu=0:00:02.5   mem=302.4M  mem(used)=11.5M***
Total net length = 6.311e+05 (3.125e+05 3.186e+05) (ext = 4.761e+04)
*** End of Placement (cpu=0:00:20.8, real=0:00:21.0, mem=302.4M) ***
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 9.26 % ( 30 / 324 )
Starting IO pin assignment...
Completed IO pin assignment.
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
*** Begin SPECIAL ROUTE on Tue Nov  8 15:27:04 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_nscu/PnR
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.7.9-200.fc24.x86_64+debug x86_64 3.49Ghz)

Begin option processing ...
(from .sroute_1186.conf) srouteConnectPowerBump set to false
(from .sroute_1186.conf) routeSpecial set to true
(from .sroute_1186.conf) srouteConnectBlockPin set to false
(from .sroute_1186.conf) srouteFollowCorePinEnd set to 3
(from .sroute_1186.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_1186.conf) sroutePadPinAllPorts set to true
(from .sroute_1186.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 502.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 24 used
Read in 31476 components
  31476 core components: 0 unplaced, 31476 placed, 0 fixed
Read in 1208 physical pins
  1208 physical pins: 0 unplaced, 1208 placed, 0 fixed
Read in 56 logical pins
Read in 1192 nets
Read in 2 special nets, 2 routed
Read in 64160 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 344
  Number of Followpin connections: 172
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 520.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 1208 io pins ...
 Updating DB with 20 via definition ...

sroute post-processing starts at Tue Nov  8 15:27:04 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Nov  8 15:27:04 2016

sroute post-processing starts at Tue Nov  8 15:27:04 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Nov  8 15:27:04 2016
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 12.46 megs
sroute: Total Peak Memory used = 314.84 megs
<CMD> trialRoute
*** Starting trialRoute (mem=314.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (932975 925020)
coreBox:    (40280 40280) (892975 885020)
Number of multi-gpin terms=660, multi-gpins=1794, moved blk term=0/0

Phase 1a route (0:00:00.2 316.0M):
Est net length = 7.129e+05um = 3.585e+05H + 3.543e+05V
Usage: (18.3%H 18.8%V) = (3.926e+05um 5.590e+05um) = (405958 227215)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 317.3M):
Usage: (18.3%H 18.8%V) = (3.920e+05um 5.590e+05um) = (405297 227214)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 317.3M):
Usage: (18.3%H 18.7%V) = (3.914e+05um 5.587e+05um) = (404609 227090)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 317.3M):
Usage: (18.3%H 18.7%V) = (3.914e+05um 5.587e+05um) = (404609 227090)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.1 318.1M):
Usage: (18.3%H 18.7%V) = (3.914e+05um 5.587e+05um) = (404609 227090)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (18.3%H 18.7%V) = (3.914e+05um 5.587e+05um) = (404609 227090)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	2	 0.00%
  3:	0	 0.00%	367	 0.41%
  4:	0	 0.00%	899	 1.00%
  5:	0	 0.00%	1124	 1.24%
  6:	1	 0.00%	2696	 2.98%
  7:	6	 0.01%	4951	 5.48%
  8:	21	 0.02%	7804	 8.64%
  9:	37	 0.04%	10987	12.16%
 10:	78	 0.09%	13389	14.82%
 11:	159	 0.18%	13600	15.06%
 12:	1293	 1.43%	13121	14.53%
 13:	3836	 4.25%	9563	10.59%
 14:	2076	 2.30%	5316	 5.89%
 15:	2199	 2.43%	3032	 3.36%
 16:	2939	 3.25%	1603	 1.77%
 17:	5360	 5.93%	74	 0.08%
 18:	8626	 9.55%	0	 0.00%
 19:	9147	10.13%	9	 0.01%
 20:	54546	60.39%	1787	 1.98%

Global route (cpu=0.6s real=1.0s 316.7M)
Phase 1l route (0:00:00.7 318.6M):


*** After '-updateRemainTrks' operation: 

Usage: (18.5%H 19.2%V) = (3.969e+05um 5.726e+05um) = (410097 232775)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	12	 0.01%
  3:	0	 0.00%	413	 0.46%
  4:	0	 0.00%	1058	 1.17%
  5:	0	 0.00%	1378	 1.53%
  6:	1	 0.00%	2990	 3.31%
  7:	6	 0.01%	5110	 5.66%
  8:	24	 0.03%	7851	 8.69%
  9:	43	 0.05%	10755	11.91%
 10:	93	 0.10%	13159	14.57%
 11:	176	 0.19%	13471	14.91%
 12:	1318	 1.46%	12957	14.35%
 13:	3882	 4.30%	9445	10.46%
 14:	2125	 2.35%	5260	 5.82%
 15:	2309	 2.56%	3001	 3.32%
 16:	3010	 3.33%	1594	 1.76%
 17:	5487	 6.07%	74	 0.08%
 18:	8732	 9.67%	0	 0.00%
 19:	9232	10.22%	9	 0.01%
 20:	53886	59.66%	1787	 1.98%



*** Completed Phase 1 route (0:00:01.4 318.0M) ***


Total length: 7.422e+05um, number of vias: 190667
M1(H) length: 6.168e+03um, number of vias: 92094
M2(V) length: 2.520e+05um, number of vias: 85894
M3(H) length: 3.346e+05um, number of vias: 10527
M4(V) length: 1.073e+05um, number of vias: 1221
M5(H) length: 2.218e+04um, number of vias: 693
M6(V) length: 1.989e+04um, number of vias: 115
M7(H) length: 5.715e+01um, number of vias: 62
M8(V) length: 4.816e+01um, number of vias: 43
M9(H) length: 6.492e+00um, number of vias: 18
M10(V) length: 1.287e+01um
*** Completed Phase 2 route (0:00:01.0 327.0M) ***

*** Finished all Phases (cpu=0:00:02.4 mem=327.0M) ***
Peak Memory Usage was 322.6M 
*** Finished trialRoute (cpu=0:00:02.6 mem=327.0M) ***

<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.1.placed
Extraction called for design 'eth_core' of instances=31476 and nets=33934 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 327.027M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 343.3M, InitMEM = 343.3M)
Number of Loop : 0
Start delay calculation (mem=343.312M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M10_M9_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M9_M8_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M8_M7_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M7_M6_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M6_M5_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:01.0 real=0:00:01.0 mem=348.484M 0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 348.5M) ***
<CMD> setOptMode -mediumEffort -fixDRC -addPortAsNeeded
**WARN: (ENCTCM-70):	Option "-fixDRC" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 349.8M **
*** Change effort level medium to high ***
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=339.5M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=339.5M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.072  |
|           TNS (ns):| -4470.7 |
|    Violating Paths:|  6785   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5454 (5454)    |   -0.053   |   5458 (5458)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.052%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 349.2M **
*** Starting optimizing excluded clock nets MEM= 349.2M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 349.2M) ***
Info: 1 clock net  excluded from IPO operation.
Design contains fractional 20 cells.
Design contains fractional 20 cells.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=352.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.072  |
|           TNS (ns):| -4470.7 |
|    Violating Paths:|  6785   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5454 (5454)    |   -0.053   |   5458 (5458)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.052%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 352.8M **
*info: Start fixing DRV (Mem = 352.85M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (352.8M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1753 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=352.8M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.600516
Start fixing design rules ... (0:00:00.2 353.2M)
Phase 1 (2) Starts......
Phase 2 Starts......
Done fixing design rule (0:00:02.0 357.9M)

Summary:
67 buffers added on 7 nets (with 5 drivers resized)

Density after buffering = 0.601199
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 9.26 % ( 30 / 324 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.9, Real Time = 0:00:00.0
move report: preRPlace moves 174 insts, mean move: 0.66 um, max move: 3.23 um
	max move on inst (FE_OFC6_clks_rst): (445.36, 237.50) --> (444.60, 239.97)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 174 insts, mean move: 0.66 um, max move: 3.23 um
	max move on inst (FE_OFC6_clks_rst): (445.36, 237.50) --> (444.60, 239.97)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.23 um
  inst (FE_OFC6_clks_rst) with max move: (445.36, 237.5) -> (444.6, 239.97)
  mean    (X+Y) =         0.66 um
Total instances moved : 174
*** cpu=0:00:00.9   mem=358.2M  mem(used)=0.3M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:03.4 358.2M)

Re-routed 78 nets
Extraction called for design 'eth_core' of instances=31543 and nets=34001 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 358.207M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 356.7M, InitMEM = 356.7M)
Number of Loop : 0
Start delay calculation (mem=356.703M)...
Delay calculation completed. (cpu=0:00:01.1 real=0:00:01.0 mem=356.703M 0)
*** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 356.7M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    5452
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    5454
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:06, Mem = 356.70M).

------------------------------------------------------------
     Summary (cpu=0.09min real=0.10min mem=356.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.072  |
|           TNS (ns):| -6775.0 |
|    Violating Paths:|  6855   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5452 (5452)    |   -0.053   |   5456 (5456)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.120%
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 356.7M **
*** Starting optFanout (356.7M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1753 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=356.7M) ***
Start fixing timing ... (0:00:00.2 356.7M)

Start clock batches slack = -3.072ns
End batches slack = -2.500ns
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:03.8 376.7M)

Summary:
1826 buffers added on 1055 nets (with 241 drivers resized)

7 nets rebuffered with 67 inst removed and 240 inst added
Density after buffering = 0.628723
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 12.3 % ( 40 / 324 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.089231, incremental np is triggered.
default core: bins with density >  0.75 = 14.8 % ( 48 / 324 )
RPlace postIncrNP: Density = 1.089231 -> 0.989231.
*** cpu time = 0:00:02.0.
Design contains fractional 20 cells.
move report: incrNP moves 6024 insts, mean move: 4.15 um, max move: 21.85 um
	max move on inst (tx_core/tx_crc/crcpkt2/FE_OFC1779_n5307): (391.02, 76.95) --> (386.46, 59.66)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.5, Real Time = 0:00:02.0
move report: preRPlace moves 5885 insts, mean move: 0.57 um, max move: 3.61 um
	max move on inst (tx_core/axi_master/U3831): (440.42, 319.01) --> (439.28, 316.54)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 5885 insts, mean move: 0.57 um, max move: 3.61 um
	max move on inst (tx_core/axi_master/U3831): (440.42, 319.01) --> (439.28, 316.54)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        21.85 um
  inst (tx_core/tx_crc/crcpkt2/FE_OFC1779_n5307) with max move: (391.02, 76.95) -> (386.46, 59.66)
  mean    (X+Y) =         2.78 um
Total instances moved : 9865
*** cpu=0:00:01.5   mem=376.7M  mem(used)=0.0M***
Ripped up 394 affected routes.
*** Completed optFanout (0:00:07.8 376.7M)

Re-routed 394 nets
Extraction called for design 'eth_core' of instances=33302 and nets=35760 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 376.684M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 361.6M, InitMEM = 361.6M)
Number of Loop : 0
Start delay calculation (mem=361.574M)...
Delay calculation completed. (cpu=0:00:01.1 real=0:00:01.0 mem=361.574M 1)
*** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 361.6M) ***

------------------------------------------------------------
     Summary (cpu=0.16min real=0.17min mem=361.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.616  |
|           TNS (ns):| -2778.3 |
|    Violating Paths:|  3759   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5454 (5454)    |   -0.028   |   5456 (5456)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.803%
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 361.6M **
*** Timing NOT met, worst failing slack is -2.616
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 1 clock net  excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 62.803% **

*** starting 1-st reclaim pass: 29831 instances 
*** starting 2-nd reclaim pass: 29671 instances 
*** starting 3-rd reclaim pass: 17813 instances 
*** starting 4-th reclaim pass: 5513 instances 
*** starting 5-th reclaim pass: 234 instances 


** Area Reclaim Summary: Buffer Deletion = 79 Declone = 81 Downsize = 7066 **
** Density Change = -0.095% **
** Density after area reclaim = 62.897% **
*** Finished Area Reclaim (0:00:09.0) ***
*** Starting sequential cell resizing ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 62.897%
Design contains fractional 20 cells.
*summary:      0 instances changed cell type
density after resizing = 62.897%
*** Finish sequential cell resizing (cpu=0:00:00.5 mem=361.6M) ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 62.897%
* summary of transition time violation fixes:
*summary:      1 instance  changed cell type
density after resizing = 62.898%
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 15.4 % ( 50 / 324 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.2, Real Time = 0:00:01.0
move report: preRPlace moves 889 insts, mean move: 0.39 um, max move: 2.47 um
	max move on inst (tx_core/tx_crc/crcpkt1/U121): (285.76, 237.50) --> (285.76, 235.03)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 889 insts, mean move: 0.39 um, max move: 2.47 um
	max move on inst (tx_core/tx_crc/crcpkt1/U121): (285.76, 237.50) --> (285.76, 235.03)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.47 um
  inst (tx_core/tx_crc/crcpkt1/U121) with max move: (285.76, 237.5) -> (285.76, 235.03)
  mean    (X+Y) =         0.39 um
Total instances moved : 889
*** cpu=0:00:01.3   mem=361.6M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=361.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (932975 925020)
coreBox:    (40280 40280) (892975 885020)
Number of multi-gpin terms=660, multi-gpins=1798, moved blk term=0/0

Phase 1a route (0:00:00.2 361.6M):
Est net length = 7.173e+05um = 3.624e+05H + 3.550e+05V
Usage: (18.6%H 19.1%V) = (3.981e+05um 5.689e+05um) = (411666 231224)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 361.6M):
Usage: (18.6%H 19.1%V) = (3.975e+05um 5.689e+05um) = (411023 231223)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 361.6M):
Usage: (18.5%H 19.1%V) = (3.970e+05um 5.687e+05um) = (410510 231147)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 361.6M):
Usage: (18.5%H 19.1%V) = (3.970e+05um 5.687e+05um) = (410510 231147)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.1 361.6M):
Usage: (18.5%H 19.1%V) = (3.970e+05um 5.687e+05um) = (410510 231147)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (18.5%H 19.1%V) = (3.970e+05um 5.687e+05um) = (410510 231147)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	354	 0.39%
  4:	0	 0.00%	876	 0.97%
  5:	0	 0.00%	1159	 1.28%
  6:	0	 0.00%	2732	 3.02%
  7:	1	 0.00%	4945	 5.47%
  8:	5	 0.01%	8135	 9.01%
  9:	23	 0.03%	11335	12.55%
 10:	60	 0.07%	13790	15.27%
 11:	180	 0.20%	13289	14.71%
 12:	1296	 1.43%	12972	14.36%
 13:	3926	 4.35%	9216	10.20%
 14:	2049	 2.27%	5105	 5.65%
 15:	2368	 2.62%	2998	 3.32%
 16:	2973	 3.29%	1545	 1.71%
 17:	5664	 6.27%	77	 0.09%
 18:	8879	 9.83%	0	 0.00%
 19:	9495	10.51%	9	 0.01%
 20:	53405	59.13%	1787	 1.98%

Global route (cpu=0.5s real=1.0s 361.6M)
Phase 1l route (0:00:00.8 361.6M):


*** After '-updateRemainTrks' operation: 

Usage: (18.8%H 19.5%V) = (4.026e+05um 5.825e+05um) = (416066 236776)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	1	 0.00%
  2:	0	 0.00%	11	 0.01%
  3:	0	 0.00%	411	 0.46%
  4:	0	 0.00%	1006	 1.11%
  5:	0	 0.00%	1415	 1.57%
  6:	1	 0.00%	3047	 3.37%
  7:	1	 0.00%	5104	 5.65%
  8:	7	 0.01%	8119	 8.99%
  9:	32	 0.04%	11148	12.34%
 10:	65	 0.07%	13619	15.08%
 11:	215	 0.24%	13096	14.50%
 12:	1307	 1.45%	12821	14.19%
 13:	3988	 4.42%	9099	10.07%
 14:	2105	 2.33%	5043	 5.58%
 15:	2494	 2.76%	2974	 3.29%
 16:	3077	 3.41%	1538	 1.70%
 17:	5760	 6.38%	76	 0.08%
 18:	9000	 9.96%	0	 0.00%
 19:	9520	10.54%	9	 0.01%
 20:	52752	58.40%	1787	 1.98%



*** Completed Phase 1 route (0:00:01.4 361.6M) ***


Total length: 7.476e+05um, number of vias: 197847
M1(H) length: 6.353e+03um, number of vias: 95426
M2(V) length: 2.489e+05um, number of vias: 89446
M3(H) length: 3.378e+05um, number of vias: 10780
M4(V) length: 1.123e+05um, number of vias: 1252
M5(H) length: 2.285e+04um, number of vias: 701
M6(V) length: 1.921e+04um, number of vias: 117
M7(H) length: 5.883e+01um, number of vias: 64
M8(V) length: 6.241e+01um, number of vias: 43
M9(H) length: 6.492e+00um, number of vias: 18
M10(V) length: 1.287e+01um
*** Completed Phase 2 route (0:00:01.0 361.6M) ***

*** Finished all Phases (cpu=0:00:02.6 mem=361.6M) ***
Peak Memory Usage was 365.6M 
*** Finished trialRoute (cpu=0:00:02.7 mem=361.6M) ***

Extraction called for design 'eth_core' of instances=33142 and nets=35600 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 359.820M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 361.6M, InitMEM = 361.6M)
Number of Loop : 0
Start delay calculation (mem=361.574M)...
Delay calculation completed. (cpu=0:00:01.1 real=0:00:01.0 mem=361.574M 6)
*** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 361.6M) ***

------------------------------------------------------------
     Summary (cpu=0.27min real=0.28min mem=361.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.441  |
|           TNS (ns):| -2270.0 |
|    Violating Paths:|  3623   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5454 (5454)    |   -0.033   |   5456 (5456)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.898%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:37, real = 0:00:37, mem = 361.6M **
*info: Start fixing DRV (Mem = 361.57M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (361.6M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1753 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=361.6M) ***
Start fixing design rules ... (0:00:00.2 361.6M)
Done fixing design rule (0:00:00.4 361.6M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.628976
*** Completed dpFixDRCViolation (0:00:00.5 361.6M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    5454
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    5454
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (361.6M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1753 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=361.6M) ***
Start fixing design rules ... (0:00:00.2 361.6M)
Done fixing design rule (0:00:00.5 361.6M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.628976
*** Completed dpFixDRCViolation (0:00:00.6 361.6M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    5454
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    5454
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 361.57M).

------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=361.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.441  |
|           TNS (ns):| -2270.0 |
|    Violating Paths:|  3623   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5454 (5454)    |   -0.033   |   5456 (5456)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.898%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 361.6M **
*** Timing NOT met, worst failing slack is -2.441
*** Check timing (0:00:00.0)
*** Starting optCritPath ***
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1753 no-driver nets excluded.
Design contains fractional 20 cells.
Design contains fractional 20 cells.
Density : 0.6290
Max route overflow : 0.0000
Current slack : -2.441 ns, density : 0.6290
Current slack : -2.441 ns, density : 0.6290
Current slack : -2.441 ns, density : 0.6290
Current slack : -2.441 ns, density : 0.6289
Current slack : -2.409 ns, density : 0.6289
Current slack : -2.409 ns, density : 0.6289
Current slack : -2.409 ns, density : 0.6289
Current slack : -2.277 ns, density : 0.6290
Current slack : -2.277 ns, density : 0.6290
Current slack : -2.277 ns, density : 0.6290
Current slack : -2.246 ns, density : 0.6290
Current slack : -2.238 ns, density : 0.6293
Current slack : -2.238 ns, density : 0.6293
Current slack : -2.238 ns, density : 0.6293
Current slack : -2.210 ns, density : 0.6294
Current slack : -2.210 ns, density : 0.6294
Current slack : -2.203 ns, density : 0.6294
Current slack : -2.185 ns, density : 0.6300
Current slack : -2.185 ns, density : 0.6300
Current slack : -2.184 ns, density : 0.6300
Current slack : -2.184 ns, density : 0.6300
Current slack : -2.178 ns, density : 0.6301
Current slack : -2.169 ns, density : 0.6300
Current slack : -2.197 ns, density : 0.6300
Current slack : -2.197 ns, density : 0.6298
Current slack : -2.197 ns, density : 0.6277
Current slack : -2.197 ns, density : 0.6279
Current slack : -2.170 ns, density : 0.6332
Current slack : -2.170 ns, density : 0.6332
Current slack : -2.170 ns, density : 0.6332
Current slack : -2.157 ns, density : 0.6331
Current slack : -2.157 ns, density : 0.6331
Current slack : -2.157 ns, density : 0.6331
Current slack : -2.157 ns, density : 0.6331
Current slack : -2.157 ns, density : 0.6331
Current slack : -2.111 ns, density : 0.6332
Current slack : -2.103 ns, density : 0.6332
Current slack : -2.103 ns, density : 0.6332
Current slack : -2.103 ns, density : 0.6332
Current slack : -2.103 ns, density : 0.6332
Current slack : -2.103 ns, density : 0.6332
Current slack : -2.103 ns, density : 0.6332
Current slack : -2.103 ns, density : 0.6333
Current slack : -2.105 ns, density : 0.6334
Current slack : -2.105 ns, density : 0.6336
Current slack : -2.105 ns, density : 0.6336
Current slack : -2.105 ns, density : 0.6336
Current slack : -2.096 ns, density : 0.6336
Current slack : -2.096 ns, density : 0.6336
Current slack : -2.087 ns, density : 0.6335
Current slack : -2.087 ns, density : 0.6335
Current slack : -2.082 ns, density : 0.6334
Current slack : -2.082 ns, density : 0.6334
Current slack : -2.075 ns, density : 0.6336
Current slack : -2.075 ns, density : 0.6336
Current slack : -2.075 ns, density : 0.6337
Current slack : -2.075 ns, density : 0.6350
Current slack : -2.075 ns, density : 0.6351
Current slack : -2.075 ns, density : 0.6349
Current slack : -2.064 ns, density : 0.6349
Current slack : -2.064 ns, density : 0.6348
Current slack : -2.064 ns, density : 0.6339
Current slack : -2.064 ns, density : 0.6339
Current slack : -2.064 ns, density : 0.6339
*** Starting refinePlace (0:00:39.7 mem=365.9M) ***
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.007692, incremental np is triggered.
RPlace postIncrNP: Density = 1.007692 -> 0.921538.
*** cpu time = 0:00:01.1.
*** maximum move = 13.7um ***
*** Finished refinePlace (0:00:43.1 mem=366.7M) ***
*** Done re-routing un-routed nets (366.7M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:43.2 mem=366.7M) ***
*** Finished delays update (0:00:45.0 mem=366.7M) ***
Current slack : -2.039 ns, density : 0.6367
Current slack : -2.039 ns, density : 0.6367
Current slack : -2.039 ns, density : 0.6367
Current slack : -2.033 ns, density : 0.6367
Current slack : -2.034 ns, density : 0.6370
Current slack : -2.034 ns, density : 0.6369
Current slack : -2.024 ns, density : 0.6369
Current slack : -2.023 ns, density : 0.6368
Current slack : -2.023 ns, density : 0.6358
Current slack : -2.023 ns, density : 0.6358
Current slack : -2.020 ns, density : 0.6385
Current slack : -2.020 ns, density : 0.6385
Current slack : -2.020 ns, density : 0.6385
Current slack : -2.020 ns, density : 0.6385
Current slack : -2.012 ns, density : 0.6384
Current slack : -2.012 ns, density : 0.6384
Current slack : -2.006 ns, density : 0.6383
Current slack : -2.006 ns, density : 0.6383
Current slack : -2.006 ns, density : 0.6384
Current slack : -1.998 ns, density : 0.6385
Current slack : -1.998 ns, density : 0.6385
Current slack : -1.998 ns, density : 0.6385
Current slack : -1.998 ns, density : 0.6386
Current slack : -1.998 ns, density : 0.6386
Current slack : -1.998 ns, density : 0.6386
Current slack : -1.982 ns, density : 0.6385
Current slack : -1.982 ns, density : 0.6385
Current slack : -1.982 ns, density : 0.6385
Current slack : -1.982 ns, density : 0.6385
Current slack : -1.982 ns, density : 0.6385
Current slack : -1.982 ns, density : 0.6386
Current slack : -1.982 ns, density : 0.6386
Current slack : -1.982 ns, density : 0.6386
Current slack : -1.982 ns, density : 0.6386
Current slack : -2.038 ns, density : 0.6386
Current slack : -2.038 ns, density : 0.6385
Current slack : -2.038 ns, density : 0.6385
Current slack : -2.038 ns, density : 0.6385
Current slack : -2.038 ns, density : 0.6386
Current slack : -2.038 ns, density : 0.6386
Current slack : -2.038 ns, density : 0.6386
Current slack : -2.038 ns, density : 0.6388
Current slack : -2.024 ns, density : 0.6387
Current slack : -2.023 ns, density : 0.6387
Current slack : -2.023 ns, density : 0.6387
Current slack : -2.023 ns, density : 0.6383
Current slack : -2.023 ns, density : 0.6383
Current slack : -2.023 ns, density : 0.6392
Current slack : -2.023 ns, density : 0.6392
Current slack : -2.023 ns, density : 0.6392
Current slack : -2.023 ns, density : 0.6392
Current slack : -2.023 ns, density : 0.6392
Current slack : -2.023 ns, density : 0.6392
Current slack : -2.023 ns, density : 0.6392
Current slack : -2.023 ns, density : 0.6392
Current slack : -2.023 ns, density : 0.6392
Current slack : -1.994 ns, density : 0.6391
Current slack : -1.974 ns, density : 0.6392
Current slack : -1.972 ns, density : 0.6392
Current slack : -1.963 ns, density : 0.6392
Current slack : -1.963 ns, density : 0.6392
Current slack : -1.963 ns, density : 0.6392
Current slack : -1.958 ns, density : 0.6391
Current slack : -1.958 ns, density : 0.6391
Current slack : -1.958 ns, density : 0.6391
Current slack : -1.958 ns, density : 0.6391
Current slack : -1.957 ns, density : 0.6391
Current slack : -1.957 ns, density : 0.6391
Current slack : -1.957 ns, density : 0.6391
*** Starting refinePlace (0:01:15 mem=368.0M) ***
*** maximum move = 3.6um ***
*** Finished refinePlace (0:01:17 mem=368.0M) ***
*** Done re-routing un-routed nets (368.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:17 mem=368.0M) ***
*** Finished delays update (0:01:19 mem=368.0M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 27 assigned nets
*** Done optCritPath (0:01:20 368.03M) ***

------------------------------------------------------------
     Summary (cpu=1.33min real=1.35min mem=366.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.007  |
|           TNS (ns):| -1909.2 |
|    Violating Paths:|  3552   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5447 (5447)    |   -0.028   |   5449 (5449)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.026%
------------------------------------------------------------
**optDesign ... cpu = 0:01:59, real = 0:02:00, mem = 366.0M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -1.762
*** Check timing (0:00:00.4)
Working on reg2reg pathgroup
*** Starting optCritPath ***
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1754 no-driver nets excluded.
Design contains fractional 20 cells.
Design contains fractional 20 cells.
Density : 0.6403
Max route overflow : 0.0000
Current slack : -1.762 ns, density : 0.6403
Current slack : -1.762 ns, density : 0.6403
Current slack : -1.762 ns, density : 0.6403
Current slack : -1.762 ns, density : 0.6401
Current slack : -1.750 ns, density : 0.6401
Current slack : -1.750 ns, density : 0.6401
Current slack : -1.750 ns, density : 0.6401
Current slack : -1.649 ns, density : 0.6401
Current slack : -1.649 ns, density : 0.6401
Current slack : -1.608 ns, density : 0.6402
Current slack : -1.608 ns, density : 0.6402
Current slack : -1.608 ns, density : 0.6402
Current slack : -1.608 ns, density : 0.6402
Current slack : -1.608 ns, density : 0.6406
Current slack : -1.607 ns, density : 0.6414
Current slack : -1.607 ns, density : 0.6414
Current slack : -1.606 ns, density : 0.6415
Current slack : -1.606 ns, density : 0.6410
Current slack : -1.606 ns, density : 0.6410
Current slack : -1.606 ns, density : 0.6406
Current slack : -1.609 ns, density : 0.6285
Current slack : -1.609 ns, density : 0.6287
Current slack : -1.684 ns, density : 0.6484
Current slack : -1.684 ns, density : 0.6484
Current slack : -1.684 ns, density : 0.6484
Current slack : -1.606 ns, density : 0.6485
Current slack : -1.606 ns, density : 0.6485
Current slack : -1.611 ns, density : 0.6484
Current slack : -1.611 ns, density : 0.6484
Current slack : -1.584 ns, density : 0.6485
Current slack : -1.578 ns, density : 0.6488
Current slack : -1.606 ns, density : 0.6488
Current slack : -1.606 ns, density : 0.6488
Current slack : -1.596 ns, density : 0.6488
Current slack : -1.588 ns, density : 0.6488
Current slack : -1.588 ns, density : 0.6488
Current slack : -1.588 ns, density : 0.6488
Current slack : -1.588 ns, density : 0.6488
*** Starting refinePlace (0:00:30.9 mem=374.8M) ***
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.046154, incremental np is triggered.
RPlace postIncrNP: Density = 1.046154 -> 0.958462.
*** cpu time = 0:00:03.0.
*** maximum move = 69.9um ***
*** Finished refinePlace (0:00:37.0 mem=377.3M) ***
*** Done re-routing un-routed nets (377.3M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:37.1 mem=377.3M) ***
*** Finished delays update (0:00:39.0 mem=377.2M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 27 assigned nets
Current slack : -1.746 ns, density : 0.6601
Current slack : -1.746 ns, density : 0.6601
Current slack : -1.746 ns, density : 0.6601
Current slack : -1.735 ns, density : 0.6601
Current slack : -1.735 ns, density : 0.6601
Current slack : -1.735 ns, density : 0.6600
Current slack : -1.735 ns, density : 0.6600
Current slack : -1.724 ns, density : 0.6601
Current slack : -1.724 ns, density : 0.6601
Current slack : -1.724 ns, density : 0.6602
Current slack : -1.703 ns, density : 0.6602
Current slack : -1.703 ns, density : 0.6603
Current slack : -1.703 ns, density : 0.6603
Current slack : -1.703 ns, density : 0.6603
Current slack : -1.703 ns, density : 0.6603
Current slack : -1.703 ns, density : 0.6603
Current slack : -1.703 ns, density : 0.6601
Current slack : -1.703 ns, density : 0.6601
Current slack : -1.703 ns, density : 0.6603
Current slack : -1.703 ns, density : 0.6602
Current slack : -1.685 ns, density : 0.6604
Current slack : -1.669 ns, density : 0.6617
Current slack : -1.669 ns, density : 0.6619
Current slack : -1.669 ns, density : 0.6615
Current slack : -1.669 ns, density : 0.6615
Current slack : -1.669 ns, density : 0.6607
Current slack : -1.692 ns, density : 0.6579
Current slack : -1.692 ns, density : 0.6579
Current slack : -1.692 ns, density : 0.6579
Current slack : -1.692 ns, density : 0.6579
Current slack : -1.692 ns, density : 0.6579
Current slack : -1.692 ns, density : 0.6579
Current slack : -1.692 ns, density : 0.6578
Current slack : -1.651 ns, density : 0.6578
Current slack : -1.651 ns, density : 0.6577
Current slack : -1.651 ns, density : 0.6574
Current slack : -1.651 ns, density : 0.6575
Current slack : -1.660 ns, density : 0.6627
Current slack : -1.660 ns, density : 0.6627
Current slack : -1.664 ns, density : 0.6627
Current slack : -1.664 ns, density : 0.6627
Current slack : -1.648 ns, density : 0.6626
Current slack : -1.648 ns, density : 0.6626
Current slack : -1.648 ns, density : 0.6626
Current slack : -1.648 ns, density : 0.6626
Current slack : -1.648 ns, density : 0.6626
*** Starting refinePlace (0:01:28 mem=380.8M) ***
*** maximum move = 4.4um ***
*** Finished refinePlace (0:01:30 mem=380.8M) ***
*** Done re-routing un-routed nets (380.8M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:31 mem=380.8M) ***
*** Finished delays update (0:01:32 mem=380.8M) ***
Current slack : -1.639 ns, density : 0.6645
Current slack : -1.639 ns, density : 0.6645
Current slack : -1.639 ns, density : 0.6645
Current slack : -1.639 ns, density : 0.6645
Current slack : -1.639 ns, density : 0.6645
Current slack : -1.639 ns, density : 0.6645
Current slack : -1.639 ns, density : 0.6645
Current slack : -1.639 ns, density : 0.6645
Current slack : -1.639 ns, density : 0.6644
Current slack : -1.639 ns, density : 0.6644
Current slack : -1.639 ns, density : 0.6645
Current slack : -1.623 ns, density : 0.6645
Current slack : -1.623 ns, density : 0.6645
Current slack : -1.623 ns, density : 0.6649
Current slack : -1.623 ns, density : 0.6649
Current slack : -1.607 ns, density : 0.6646
Current slack : -1.593 ns, density : 0.6646
Current slack : -1.593 ns, density : 0.6638
Current slack : -1.593 ns, density : 0.6623
Current slack : -1.593 ns, density : 0.6623
Current slack : -1.593 ns, density : 0.6623
Current slack : -1.593 ns, density : 0.6623
Current slack : -1.593 ns, density : 0.6623
Current slack : -1.593 ns, density : 0.6624
Current slack : -1.591 ns, density : 0.6623
Current slack : -1.591 ns, density : 0.6623
Current slack : -1.591 ns, density : 0.6622
Current slack : -1.591 ns, density : 0.6620
Current slack : -1.591 ns, density : 0.6621
Current slack : -1.591 ns, density : 0.6659
Current slack : -1.591 ns, density : 0.6659
Current slack : -1.589 ns, density : 0.6659
Current slack : -1.589 ns, density : 0.6659
Current slack : -1.589 ns, density : 0.6659
Current slack : -1.589 ns, density : 0.6659
Current slack : -1.589 ns, density : 0.6659
Current slack : -1.589 ns, density : 0.6659
Current slack : -1.589 ns, density : 0.6659
Current slack : -1.587 ns, density : 0.6660
Current slack : -1.587 ns, density : 0.6660
Current slack : -1.587 ns, density : 0.6660
Current slack : -1.587 ns, density : 0.6660
Current slack : -1.587 ns, density : 0.6660
Current slack : -1.587 ns, density : 0.6660
Current slack : -1.575 ns, density : 0.6660
Current slack : -1.575 ns, density : 0.6659
Current slack : -1.575 ns, density : 0.6658
Current slack : -1.575 ns, density : 0.6658
Current slack : -1.575 ns, density : 0.6660
Current slack : -1.575 ns, density : 0.6659
Current slack : -1.575 ns, density : 0.6659
Current slack : -1.575 ns, density : 0.6660
Current slack : -1.575 ns, density : 0.6661
Current slack : -1.575 ns, density : 0.6659
Current slack : -1.575 ns, density : 0.6659
Current slack : -1.575 ns, density : 0.6652
Current slack : -1.575 ns, density : 0.6642
*** Starting refinePlace (0:02:53 mem=394.2M) ***
*** maximum move = 5.1um ***
*** Finished refinePlace (0:02:57 mem=394.2M) ***
*** Done re-routing un-routed nets (394.2M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:02:57 mem=394.2M) ***
*** Finished delays update (0:02:59 mem=394.1M) ***
Current slack : -1.575 ns, density : 0.6653
Current slack : -1.575 ns, density : 0.6654
Current slack : -1.575 ns, density : 0.6654
Current slack : -1.575 ns, density : 0.6654
Current slack : -1.575 ns, density : 0.6654
Current slack : -1.575 ns, density : 0.6653
Current slack : -1.575 ns, density : 0.6653
Current slack : -1.575 ns, density : 0.6653
Current slack : -1.575 ns, density : 0.6650
Current slack : -1.670 ns, density : 0.6650
Current slack : -1.670 ns, density : 0.6669
Current slack : -1.670 ns, density : 0.6669
Current slack : -1.670 ns, density : 0.6669
Current slack : -1.670 ns, density : 0.6669
Current slack : -1.664 ns, density : 0.6669
Current slack : -1.664 ns, density : 0.6669
Current slack : -1.664 ns, density : 0.6669
Current slack : -1.664 ns, density : 0.6669
Current slack : -1.664 ns, density : 0.6669
Current slack : -1.621 ns, density : 0.6670
Current slack : -1.610 ns, density : 0.6670
Current slack : -1.610 ns, density : 0.6670
Current slack : -1.610 ns, density : 0.6670
Current slack : -1.610 ns, density : 0.6670
Current slack : -1.610 ns, density : 0.6669
Current slack : -1.610 ns, density : 0.6669
Current slack : -1.610 ns, density : 0.6669
Current slack : -1.610 ns, density : 0.6669
Current slack : -1.610 ns, density : 0.6669
Current slack : -1.595 ns, density : 0.6669
Current slack : -1.595 ns, density : 0.6669
Current slack : -1.595 ns, density : 0.6669
Current slack : -1.595 ns, density : 0.6669
Current slack : -1.595 ns, density : 0.6669
Current slack : -1.595 ns, density : 0.6669
Current slack : -1.595 ns, density : 0.6669
Current slack : -1.595 ns, density : 0.6669
Current slack : -1.595 ns, density : 0.6669
Current slack : -1.595 ns, density : 0.6669
Current slack : -1.595 ns, density : 0.6669
*** Starting refinePlace (0:03:19 mem=396.2M) ***
*** maximum move = 3.6um ***
*** Finished refinePlace (0:03:22 mem=396.2M) ***
*** Starting trialRoute (mem=396.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (932975 925020)
coreBox:    (40280 40280) (892975 885020)
Number of multi-gpin terms=491, multi-gpins=1344, moved blk term=0/0

Phase 1a route (0:00:00.2 401.6M):
Est net length = 7.941e+05um = 4.000e+05H + 3.940e+05V
Usage: (20.5%H 21.0%V) = (4.389e+05um 6.265e+05um) = (454593 254560)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 402.9M):
Usage: (20.5%H 21.0%V) = (4.382e+05um 6.265e+05um) = (453783 254560)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 402.9M):
Usage: (20.5%H 21.0%V) = (4.377e+05um 6.265e+05um) = (453297 254534)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 402.9M):
Usage: (20.5%H 21.0%V) = (4.377e+05um 6.265e+05um) = (453297 254534)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.1 403.4M):
Usage: (20.5%H 21.0%V) = (4.377e+05um 6.265e+05um) = (453297 254534)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (20.5%H 21.0%V) = (4.377e+05um 6.265e+05um) = (453297 254534)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	1	 0.00%
  2:	0	 0.00%	8	 0.01%
  3:	0	 0.00%	399	 0.44%
  4:	1	 0.00%	1229	 1.36%
  5:	10	 0.01%	1733	 1.92%
  6:	25	 0.03%	3559	 3.94%
  7:	34	 0.04%	6085	 6.74%
  8:	91	 0.10%	9131	10.11%
  9:	191	 0.21%	11578	12.82%
 10:	287	 0.32%	13371	14.80%
 11:	578	 0.64%	12191	13.50%
 12:	1799	 1.99%	11822	13.09%
 13:	4458	 4.94%	8456	 9.36%
 14:	2813	 3.11%	4572	 5.06%
 15:	3242	 3.59%	2782	 3.08%
 16:	3851	 4.26%	1533	 1.70%
 17:	6103	 6.76%	78	 0.09%
 18:	9247	10.24%	0	 0.00%
 19:	9284	10.28%	9	 0.01%
 20:	48310	53.49%	1787	 1.98%

Global route (cpu=0.7s real=1.0s 402.1M)
Phase 1l route (0:00:01.1 399.7M):


*** After '-updateRemainTrks' operation: 

Usage: (20.8%H 21.6%V) = (4.455e+05um 6.452e+05um) = (461130 262149)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.00%
  1:	0	 0.00%	6	 0.01%
  2:	0	 0.00%	40	 0.04%
  3:	0	 0.00%	546	 0.60%
  4:	6	 0.01%	1449	 1.60%
  5:	10	 0.01%	2094	 2.32%
  6:	33	 0.04%	3940	 4.36%
  7:	46	 0.05%	6210	 6.88%
  8:	105	 0.12%	9021	 9.99%
  9:	216	 0.24%	11342	12.56%
 10:	333	 0.37%	13085	14.49%
 11:	621	 0.69%	11952	13.23%
 12:	1856	 2.05%	11659	12.91%
 13:	4573	 5.06%	8304	 9.19%
 14:	2932	 3.25%	4521	 5.01%
 15:	3337	 3.69%	2756	 3.05%
 16:	3993	 4.42%	1525	 1.69%
 17:	6192	 6.86%	77	 0.09%
 18:	9281	10.28%	0	 0.00%
 19:	9387	10.39%	9	 0.01%
 20:	47403	52.48%	1787	 1.98%



*** Completed Phase 1 route (0:00:02.1 397.9M) ***


Total length: 8.286e+05um, number of vias: 216296
M1(H) length: 6.778e+03um, number of vias: 101951
M2(V) length: 2.552e+05um, number of vias: 96753
M3(H) length: 3.519e+05um, number of vias: 13600
M4(V) length: 1.347e+05um, number of vias: 2435
M5(H) length: 4.679e+04um, number of vias: 1313
M6(V) length: 3.314e+04um, number of vias: 119
M7(H) length: 7.870e+01um, number of vias: 64
M8(V) length: 6.622e+01um, number of vias: 43
M9(H) length: 6.492e+00um, number of vias: 18
M10(V) length: 1.287e+01um
*** Completed Phase 2 route (0:00:01.3 400.9M) ***

*** Finished all Phases (cpu=0:00:03.5 mem=400.9M) ***
Peak Memory Usage was 406.1M 
*** Finished trialRoute (cpu=0:00:03.7 mem=400.9M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:03:26 mem=400.9M) ***
*** Finished delays update (0:03:28 mem=400.7M) ***
post refinePlace cleanup
post refinePlace cleanup
*** Done optCritPath (0:03:29 401.24M) ***

*info: reporting timing for user-set pathgroup(s)

------------------------------------------------------------
     Summary (cpu=3.49min real=3.50min mem=399.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.643  |
|           TNS (ns):|-885.152 |
|    Violating Paths:|  2668   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5535 (5535)    |   -0.026   |   5537 (5537)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.713%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:05:30, real = 0:05:31, mem = 399.2M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:30, real = 0:05:32, mem = 398.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.104  | -1.643  | -2.104  | -0.302  | -0.517  |   N/A   |
|           TNS (ns):| -2142.5 |-885.152 | -2016.9 | -10.679 | -75.994 |   N/A   |
|    Violating Paths:|  3626   |  2668   |  3087   |   60    |   256   |   N/A   |
|          All Paths:|  7370   |  3566   |  6377   |   522   |   341   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5535 (5535)    |   -0.026   |   5537 (5537)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.713%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:05:32, real = 0:05:34, mem = 400.5M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
<CMD_INTERNAL> initECO ./ipo1.txt
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD_INTERNAL> endECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.2.ipo1
<CMD> createClockTreeSpec -output encounter.cts -bufFootprint buf -invFootprint inv
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts -bufFootprint buf -invFootprint inv 
**WARN: (ENCCK-7001):	Option '-bufFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-412):	-bufFootprint is ignored in createClockTreeSpec since in this release the buffer footprint name is automatically generated and provided to this command. If you want to specify a specific list of cells to be used by CTS, please use -bufferList option.
**WARN: (ENCCK-7001):	Option '-invFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-415):	-invFootprint is ignored in createClockTreeSpec while dbgGPSAutoCellFunction is set.
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=405.8M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=405.8M) ***
<CMD> specifyClockTree -clkfile encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clks.clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=405.9M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 406.668M)

Start to trace clock trees ...
*** Begin Tracer (mem=406.7M) ***
Tracing Clock clks.clk ...
*** End Tracer (mem=406.7M) ***
***** Allocate Obstruction Memory  Finished (MEM: 406.668M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          disabled
Check root input transition                       :          disabled
Check pin capacitance                             :          disabled
Check multiple path through MUX                   :          disabled
Check gating depth                                :          disabled
Check placement near clock pins                   :          disabled
Check route blockages over clock pins             :          disabled
Report FIXED, DontUse and DontTouch               :          disabled
clock gating checks                               :          disabled
MacroModel checks                                 :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
4) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          26.1(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [120(ps) 120(ps)]



#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0(disabled)
Check root input transition                       :          0(disabled)
Check pin capacitance                             :          0(disabled)
Check multiple path through MUX                   :          0(disabled)
Check gating depth                                :          0(disabled)
Check placement near clock pins                   :          0(disabled)
Check route blockages over clock pins             :          0(disabled)
Report FIXED, DontUse and DontTouch               :          0(disabled)
clock gating checks                               :          0(disabled)
MacroModel checks                                 :          0(disabled)


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          disabled
Check route layer follows preference              :          disabled
Check route follows guide                         :          disabled
clock gating checks                               :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          11.4(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          25% (default)
   Minimum length to check threshold              :          11.4(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          26.1(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          11.562750(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [120(ps) 120(ps)]



****** Clock Tree (clks.clk) Structure
Max. Skew           : 60(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX4) (INVX8) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 3566
Nr.          Rising  Sync Pins  : 3566
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clks.clk)
Output_Net: (clks.clk)   
**** CK_START: TopDown Tree Construction for clks.clk (3566-leaf) (mem=406.7M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Phase 1 (2) Starts......
Phase 2 Starts......
Total 3 topdown clustering. 
Trig. Edge Skew=49[309,358*] N3566 B89 G1 A156(155.8) L[7,7] C3/1 score=55976 cpu=0:00:27.0 mem=407M 

**** CK_END: TopDown Tree Construction for clks.clk (cpu=0:00:27.3, real=0:00:28.0, mem=406.7M)



**** CK_START: Update Database (mem=406.7M)
89 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=406.7M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.8, Real Time = 0:00:02.0
move report: preRPlace moves 421 insts, mean move: 0.64 um, max move: 2.85 um
	max move on inst (FECTS_clks_clk___L6_I43): (372.02, 52.25) --> (372.40, 54.72)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 421 insts, mean move: 0.64 um, max move: 2.85 um
	max move on inst (FECTS_clks_clk___L6_I43): (372.02, 52.25) --> (372.40, 54.72)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.85 um
  inst (FECTS_clks_clk___L6_I43) with max move: (372.02, 52.25) -> (372.4, 54.72)
  mean    (X+Y) =         0.64 um
Total instances moved : 421
*** cpu=0:00:01.9   mem=404.9M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:02.0  MEM: 404.914M)

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3566
Nr. of Buffer                  : 89
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt1/data64_d_reg[33]/CLK 357.7(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt2/crcin24_d_reg[7]/CLK 310.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 310.2~357.7(ps)        0~10(ps)            
Fall Phase Delay               : 329.6~383.5(ps)        0~10(ps)            
Trig. Edge Skew                : 47.5(ps)               60(ps)              
Rise Skew                      : 47.5(ps)               
Fall Skew                      : 53.9(ps)               
Max. Rise Buffer Tran.         : 94.3(ps)               200(ps)             
Max. Fall Buffer Tran.         : 63.7(ps)               200(ps)             
Max. Rise Sink Tran.           : 125.8(ps)              200(ps)             
Max. Fall Sink Tran.           : 87.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 21.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 27.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 94.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 67.4(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.1)



globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 15:33:13 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 404.00 (Mb)
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARBURST[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin m_r_ach.ARPROT[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.145.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Nov  8 15:33:15 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Nov  8 15:33:15 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       45582      72.38%
#  Metal 2        V       45582       1.19%
#  Metal 3        H       45582       0.00%
#  Metal 4        V       45582       1.19%
#  Metal 5        H       45582       3.19%
#  Metal 6        V       45582       2.72%
#  Metal 7        H       45582       0.00%
#  Metal 8        V       45582       0.00%
#  Metal 9        H       45582       0.03%
#  Metal 10       V       45582       0.04%
#  ------------------------------------------
#  Total                 455820       8.07%
#
#  90 nets (0.23%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 413.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 413.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 413.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 413.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 90
#Total wire length = 24588 um.
#Total half perimeter of net bounding box = 10840 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 54 um.
#Total wire length on LAYER metal3 = 13222 um.
#Total wire length on LAYER metal4 = 11312 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 10590
#Up-Via Summary (total 10590):
#           
#-----------------------
#  Metal 1         3346
#  Metal 2         3674
#  Metal 3         3570
#-----------------------
#                 10590 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.00 (Mb)
#Total memory = 413.00 (Mb)
#Peak memory = 446.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 1.7% of the total area was rechecked for DRC, and 75.8% required routing.
#    number of violations = 0
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 418.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 418.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 90
#Total wire length = 25265 um.
#Total half perimeter of net bounding box = 10840 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 1253 um.
#Total wire length on LAYER metal3 = 12053 um.
#Total wire length on LAYER metal4 = 11960 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 11719
#Up-Via Summary (total 11719):
#           
#-----------------------
#  Metal 1         3816
#  Metal 2         3758
#  Metal 3         4145
#-----------------------
#                 11719 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 0.00 (Mb)
#Total memory = 413.00 (Mb)
#Peak memory = 446.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 9.00 (Mb)
#Total memory = 413.00 (Mb)
#Peak memory = 446.00 (Mb)
#Number of warnings = 29
#Total number of warnings = 29
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov  8 15:33:31 2016
#
*** Look For Un-Routed Clock Tree Net ***

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3566
Nr. of Buffer                  : 89
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt1/crcin48_d_reg[14]/CLK 360.5(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt1/crcin24_d_reg[9]/CLK 314.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 314.9~360.5(ps)        0~10(ps)            
Fall Phase Delay               : 336.2~385.3(ps)        0~10(ps)            
Trig. Edge Skew                : 45.6(ps)               60(ps)              
Rise Skew                      : 45.6(ps)               
Fall Skew                      : 49.1(ps)               
Max. Rise Buffer Tran.         : 96.1(ps)               200(ps)             
Max. Fall Buffer Tran.         : 65.4(ps)               200(ps)             
Max. Rise Sink Tran.           : 127.9(ps)              200(ps)             
Max. Fall Sink Tran.           : 88.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 21.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 27.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 97.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 70.4(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.1)


Optimizing clock tree 'clks.clk' ...

Calculating clk-route-only downstream delay for clock tree 'clks.clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=413.0M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=413.0M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3566
Nr. of Buffer                  : 89
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt1/crcin48_d_reg[14]/CLK 360.5(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt1/crcin24_d_reg[9]/CLK 314.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 314.9~360.5(ps)        0~10(ps)            
Fall Phase Delay               : 336.2~385.3(ps)        0~10(ps)            
Trig. Edge Skew                : 45.6(ps)               60(ps)              
Rise Skew                      : 45.6(ps)               
Fall Skew                      : 49.1(ps)               
Max. Rise Buffer Tran.         : 96.1(ps)               200(ps)             
Max. Fall Buffer Tran.         : 65.4(ps)               200(ps)             
Max. Rise Sink Tran.           : 127.9(ps)              200(ps)             
Max. Fall Sink Tran.           : 88.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 21.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 27.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 97.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 70.4(ps)               0(ps)               


Clock clks.clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.1)



#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0(disabled)
Check route layer follows preference              :          0(disabled)
Check route follows guide                         :          0(disabled)
clock gating checks                               :          0(disabled)

*** End ckSynthesis (cpu=0:00:47.5, real=0:00:48.0, mem=412.7M) ***
<CMD> trialRoute -highEffort -guide cts.rguide
*** Starting trialRoute (mem=412.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 90
There are 90 nets with 1 extra space.
routingBox: (0 0) (932975 925020)
coreBox:    (40280 40280) (892975 885020)
There are 90 prerouted nets with extraSpace.

Phase 0 route (using Routing Guide) (0:00:00.0 412.7M):
Number of multi-gpin terms=491, multi-gpins=1343, moved blk term=0/0

Phase 1a route (0:00:00.1 412.7M):
Est net length = 7.760e+05um = 3.906e+05H + 3.854e+05V
Usage: (22.2%H 23.6%V) = (4.729e+05um 7.037e+05um) = (490280 285831)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 10 = 0 (0.00% H) + 10 (0.01% V)

Phase 1b route (0:00:00.1 412.7M):
Usage: (22.1%H 23.6%V) = (4.721e+05um 7.037e+05um) = (489393 285830)
Overflow: 9 = 0 (0.00% H) + 9 (0.01% V)

Phase 1c route (0:00:00.1 412.7M):
Usage: (22.1%H 23.6%V) = (4.718e+05um 7.038e+05um) = (489092 285850)
Overflow: 9 = 0 (0.00% H) + 9 (0.01% V)

Phase 1d route (0:00:00.1 412.7M):
Usage: (22.1%H 23.6%V) = (4.718e+05um 7.038e+05um) = (489092 285850)
Overflow: 9 = 0 (0.00% H) + 9 (0.01% V)

Phase 1e route (0:00:00.1 412.7M):
Usage: (22.1%H 23.6%V) = (4.718e+05um 7.038e+05um) = (489100 285853)
Overflow: 8 = 0 (0.00% H) + 8 (0.01% V)

Phase 1f route (0:00:00.1 412.7M):
Usage: (22.1%H 23.6%V) = (4.718e+05um 7.038e+05um) = (489100 285853)
Overflow: 8 = 0 (0.00% H) + 8 (0.01% V)

Usage: (22.1%H 23.6%V) = (4.718e+05um 7.038e+05um) = (489100 285853)
Overflow: 8 = 0 (0.00% H) + 8 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -6:	0	 0.00%	1	 0.00%
 -4:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	20	 0.02%
  1:	0	 0.00%	48	 0.05%
  2:	0	 0.00%	114	 0.13%
  3:	1	 0.00%	648	 0.72%
  4:	5	 0.01%	2072	 2.29%
  5:	18	 0.02%	2600	 2.88%
  6:	24	 0.03%	4752	 5.26%
  7:	77	 0.09%	7160	 7.93%
  8:	127	 0.14%	9575	10.60%
  9:	268	 0.30%	11371	12.59%
 10:	404	 0.45%	12408	13.74%
 11:	738	 0.82%	11199	12.40%
 12:	2067	 2.29%	10851	12.01%
 13:	4872	 5.39%	7671	 8.49%
 14:	3339	 3.70%	4083	 4.52%
 15:	3739	 4.14%	2467	 2.73%
 16:	4593	 5.09%	1409	 1.56%
 17:	6823	 7.55%	75	 0.08%
 18:	9913	10.97%	0	 0.00%
 19:	9716	10.76%	9	 0.01%
 20:	43600	48.27%	1787	 1.98%

Global route (cpu=0.6s real=1.0s 412.7M)
Phase 1l route (0:00:00.9 412.7M):
There are 90 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (22.4%H 24.2%V) = (4.790e+05um 7.210e+05um) = (496414 292864)
Overflow: 8 = 0 (0.00% H) + 8 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -6:	0	 0.00%	1	 0.00%
 -4:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	24	 0.03%
  1:	0	 0.00%	64	 0.07%
  2:	1	 0.00%	161	 0.18%
  3:	2	 0.00%	842	 0.93%
  4:	5	 0.01%	2268	 2.51%
  5:	24	 0.03%	2897	 3.21%
  6:	34	 0.04%	5060	 5.60%
  7:	92	 0.10%	7196	 7.97%
  8:	144	 0.16%	9538	10.56%
  9:	303	 0.34%	11060	12.24%
 10:	435	 0.48%	12205	13.51%
 11:	802	 0.89%	10972	12.15%
 12:	2149	 2.38%	10728	11.88%
 13:	4960	 5.49%	7548	 8.36%
 14:	3441	 3.81%	4037	 4.47%
 15:	3848	 4.26%	2448	 2.71%
 16:	4710	 5.21%	1401	 1.55%
 17:	6900	 7.64%	74	 0.08%
 18:	9921	10.98%	0	 0.00%
 19:	9716	10.76%	9	 0.01%
 20:	42837	47.43%	1787	 1.98%



*** Completed Phase 1 route (0:00:01.6 412.7M) ***


Total length: 8.368e+05um, number of vias: 219538
M1(H) length: 6.473e+03um, number of vias: 102561
M2(V) length: 2.572e+05um, number of vias: 96539
M3(H) length: 3.572e+05um, number of vias: 16609
M4(V) length: 1.417e+05um, number of vias: 2356
M5(H) length: 4.423e+04um, number of vias: 1219
M6(V) length: 2.974e+04um, number of vias: 125
M7(H) length: 1.355e+02um, number of vias: 68
M8(V) length: 1.033e+02um, number of vias: 43
M9(H) length: 6.492e+00um, number of vias: 18
M10(V) length: 1.287e+01um
*** Completed Phase 2 route (0:00:01.1 412.7M) ***

*** Finished all Phases (cpu=0:00:02.8 mem=412.7M) ***
Peak Memory Usage was 416.7M 
*** Finished trialRoute (cpu=0:00:02.9 mem=412.7M) ***

<CMD> extractRC
Extraction called for design 'eth_core' of instances=36366 and nets=38821 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 412.664M)
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clks.clk' ...
..........|..........|..........|.....
Total number of adjacent register pair is 355859.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3566
Nr. of Buffer                  : 89
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt1/crcin48_d_reg[14]/CLK 340.1(ps)
Min trig. edge delay at sink(R): tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][4]/CLK 270(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 270~340.1(ps)          0~10(ps)            
Fall Phase Delay               : 279.1~342.7(ps)        0~10(ps)            
Trig. Edge Skew                : 70.1(ps)               60(ps)              
Rise Skew                      : 70.1(ps)               
Fall Skew                      : 63.6(ps)               
Max. Rise Buffer Tran.         : 119.4(ps)              200(ps)             
Max. Fall Buffer Tran.         : 97.7(ps)               200(ps)             
Max. Rise Sink Tran.           : 162.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 133.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 19.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 25.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 124.9(ps)              0(ps)               
Min. Fall Sink Tran.           : 100.2(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 355859                 

Max. Local Skew                : 53.7(ps)               
  tx_core/axi_slave/burst_addr_d_reg[14]/CLK(R)->
  tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][4]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:01.2)


*** End reportClockTree (cpu=0:00:01.2, real=0:00:01.0, mem=435.4M) ***
<CMD> reportClockTree -postRoute -report report.post_troute.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -report report.post_troute.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3566
Nr. of Buffer                  : 89
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt1/crcin48_d_reg[14]/CLK 340.1(ps)
Min trig. edge delay at sink(R): tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][4]/CLK 270(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 270~340.1(ps)          0~10(ps)            
Fall Phase Delay               : 279.1~342.7(ps)        0~10(ps)            
Trig. Edge Skew                : 70.1(ps)               60(ps)              
Rise Skew                      : 70.1(ps)               
Fall Skew                      : 63.6(ps)               
Max. Rise Buffer Tran.         : 119.4(ps)              200(ps)             
Max. Fall Buffer Tran.         : 97.7(ps)               200(ps)             
Max. Rise Sink Tran.           : 162.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 133.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 19.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 25.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 124.9(ps)              0(ps)               
Min. Fall Sink Tran.           : 100.2(ps)              0(ps)               


Generating Clock Analysis Report report.post_troute.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.1)


*** End reportClockTree (cpu=0:00:00.2, real=0:00:01.0, mem=421.2M) ***
<CMD> setAnalysisMode -setup -async -skew -autoDetectClockTree
**WARN: (ENCTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
**WARN: (ENCTCM-70):	Option "-async" for command setAnalysisMode is obsolete and has been replaced by "-asyncChecks async". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-asyncChecks async".
**WARN: (ENCTCM-70):	Option "-skew" for command setAnalysisMode is obsolete and has been replaced by "-skew true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-skew true".
**WARN: (ENCTCM-70):	Option "-autoDetectClockTree" for command setAnalysisMode is obsolete and has been replaced by "-clockPropagation autoDetectClockTree". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-clockPropagation autoDetectClockTree".
**WARN: (ENCSYC-1870):	setAnalysisMode -clockPropagation autoDetectClockTree not supported in CTE timing mode, mapping it to setAnalysisMode -clockPropagation sdcControl
{DETAILMESSAGE}<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.3.cts
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 421.2M, InitMEM = 421.2M)
Number of Loop : 0
Start delay calculation (mem=421.184M)...
Delay calculation completed. (cpu=0:00:01.2 real=0:00:01.0 mem=421.031M 8)
*** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 421.0M) ***
<CMD> zoomSelected
<CMD> fit
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView place

*** Memory Usage v0.159.2.9 (Current mem = 421.031M, initial mem = 50.625M) ***
--- Ending "Encounter" (totcpu=0:07:04, real=0:08:34, mem=421.0M) ---
