<module name="USB1_VBP2AHB_WRAP_CONTROLLER_VBP_USB3_CORE_DEBUG_RAM0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_DEBUG_RAM0_RAM0" acronym="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_DEBUG_RAM0_RAM0" offset="0x0" width="32" description="RAM0 memory region accessible through config interface for debug purpose only.">
		<bitfield id="MEM" width="32" begin="31" end="0" resetval="0x0" description="Memory location" range="31 - 0" rwaccess="R/W"/>
	</register>
</module>