/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az1543-545
+ date
Wed May 29 22:22:59 UTC 2024
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1717021379
+ CACTUS_STARTTIME=1717021379
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.15.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.15.0
Compile date:      May 29 2024 (22:15:47)
Run date:          May 29 2024 (22:23:00+0000)
Run host:          fv-az1543-545.nfhami3213qelic5zgc4gn5ygc.cx.internal.cloudapp.net (pid=131016)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az1543-545
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16364604KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=e8b2d363-510e-a04e-9b7f-a13d5a3a4a18, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.5.0-1021-azure, OSVersion="#22~22.04.1-Ubuntu SMP Tue Apr 30 16:08:18 UTC 2024", HostName=fv-az1543-545, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16364604KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00133886 sec
      iterations=10000000... time=0.0124458 sec
      iterations=100000000... time=0.123867 sec
      iterations=900000000... time=1.11377 sec
      iterations=900000000... time=0.835908 sec
      result: 6.4781 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00196848 sec
      iterations=10000000... time=0.0196869 sec
      iterations=100000000... time=0.197196 sec
      iterations=600000000... time=1.18398 sec
      result: 16.2165 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0018802 sec
      iterations=10000000... time=0.0185758 sec
      iterations=100000000... time=0.185579 sec
      iterations=600000000... time=1.11309 sec
      result: 8.6246 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000125462 sec
      iterations=10000... time=0.00123791 sec
      iterations=100000... time=0.0123606 sec
      iterations=1000000... time=0.123702 sec
      iterations=9000000... time=1.11258 sec
      result: 1.2362 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000585163 sec
      iterations=10000... time=0.00564579 sec
      iterations=100000... time=0.0569111 sec
      iterations=1000000... time=0.565549 sec
      iterations=2000000... time=1.13058 sec
      result: 5.6529 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=5.41e-07 sec
      iterations=10... time=3.235e-06 sec
      iterations=100... time=3.0617e-05 sec
      iterations=1000... time=0.000247639 sec
      iterations=10000... time=0.00243663 sec
      iterations=100000... time=0.0243795 sec
      iterations=1000000... time=0.243764 sec
      iterations=5000000... time=1.21843 sec
      result: 100.851 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=8.395e-06 sec
      iterations=10... time=5.8138e-05 sec
      iterations=100... time=0.000489787 sec
      iterations=1000... time=0.00497056 sec
      iterations=10000... time=0.0497209 sec
      iterations=100000... time=0.492296 sec
      iterations=200000... time=0.985294 sec
      iterations=400000... time=1.96791 sec
      result: 79.9257 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.216e-06 sec
      iterations=10000... time=2.9083e-05 sec
      iterations=100000... time=0.000252427 sec
      iterations=1000000... time=0.00248257 sec
      iterations=10000000... time=0.0247261 sec
      iterations=100000000... time=0.247604 sec
      iterations=400000000... time=0.993041 sec
      iterations=800000000... time=1.98012 sec
      result: 0.309393 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.3445e-05 sec
      iterations=10000... time=9.9685e-05 sec
      iterations=100000... time=0.00139108 sec
      iterations=1000000... time=0.0145902 sec
      iterations=10000000... time=0.145613 sec
      iterations=80000000... time=1.16154 sec
      result: 1.8149 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=5.41e-07 sec
      iterations=10... time=3.557e-06 sec
      iterations=100... time=3.4424e-05 sec
      iterations=1000... time=0.000268057 sec
      iterations=10000... time=0.00261273 sec
      iterations=100000... time=0.026082 sec
      iterations=1000000... time=0.260529 sec
      iterations=4000000... time=1.04238 sec
      result: 94.3071 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=8.064e-06 sec
      iterations=10... time=6.0382e-05 sec
      iterations=100... time=0.000506848 sec
      iterations=1000... time=0.00495599 sec
      iterations=10000... time=0.0490969 sec
      iterations=100000... time=0.474044 sec
      iterations=200000... time=0.94764 sec
      iterations=400000... time=1.89831 sec
      result: 82.8561 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=4.4783e-05 sec
      iterations=10... time=0.000414377 sec
      iterations=100... time=0.00403945 sec
      iterations=1000... time=0.0401211 sec
      iterations=10000... time=0.3988 sec
      iterations=30000... time=1.20239 sec
      result: 0.0431141 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000138787 sec
      iterations=10... time=0.00146388 sec
      iterations=100... time=0.0145438 sec
      iterations=1000... time=0.145355 sec
      iterations=8000... time=1.16564 sec
      result: 0.167387 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.0039632 sec
      iterations=10... time=0.0382193 sec
      iterations=100... time=0.391595 sec
      iterations=300... time=1.18414 sec
      result: 0.395449 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00136473 sec
      iterations=10000000... time=0.0123875 sec
      iterations=100000000... time=0.123792 sec
      iterations=900000000... time=1.11426 sec
      iterations=900000000... time=0.836967 sec
      result: 6.49129 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00196902 sec
      iterations=10000000... time=0.0197384 sec
      iterations=100000000... time=0.197203 sec
      iterations=600000000... time=1.18379 sec
      result: 16.2192 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00186214 sec
      iterations=10000000... time=0.0185537 sec
      iterations=100000000... time=0.185607 sec
      iterations=600000000... time=1.11487 sec
      result: 8.61087 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.00012433 sec
      iterations=10000... time=0.00124689 sec
      iterations=100000... time=0.0123629 sec
      iterations=1000000... time=0.123741 sec
      iterations=9000000... time=1.11333 sec
      result: 1.23704 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000494977 sec
      iterations=10000... time=0.00480748 sec
      iterations=100000... time=0.0478872 sec
      iterations=1000000... time=0.480913 sec
      iterations=2000000... time=0.959007 sec
      iterations=4000000... time=1.91773 sec
      result: 4.79432 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.01e-07 sec
      iterations=10... time=3.0505e-06 sec
      iterations=100... time=3.0336e-05 sec
      iterations=1000... time=0.000278641 sec
      iterations=10000... time=0.00245354 sec
      iterations=100000... time=0.0244022 sec
      iterations=1000000... time=0.251154 sec
      iterations=4000000... time=0.988798 sec
      iterations=8000000... time=1.95201 sec
      result: 100.721 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=7.724e-06 sec
      iterations=10... time=5.6464e-05 sec
      iterations=100... time=0.000509765 sec
      iterations=1000... time=0.00514319 sec
      iterations=10000... time=0.0499566 sec
      iterations=100000... time=0.48865 sec
      iterations=200000... time=0.976755 sec
      iterations=400000... time=1.95612 sec
      result: 80.4072 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.587e-06 sec
      iterations=10000... time=3.1523e-05 sec
      iterations=100000... time=0.000281106 sec
      iterations=1000000... time=0.00248434 sec
      iterations=10000000... time=0.0247386 sec
      iterations=100000000... time=0.247372 sec
      iterations=400000000... time=0.990449 sec
      iterations=800000000... time=1.98227 sec
      result: 0.309729 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.097e-05 sec
      iterations=10000... time=9.43445e-05 sec
      iterations=100000... time=0.00110203 sec
      iterations=1000000... time=0.0115957 sec
      iterations=10000000... time=0.116354 sec
      iterations=90000000... time=1.0419 sec
      result: 1.44709 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=5.21e-07 sec
      iterations=10... time=4.413e-06 sec
      iterations=100... time=3.2755e-05 sec
      iterations=1000... time=0.000308051 sec
      iterations=10000... time=0.00278461 sec
      iterations=100000... time=0.0268632 sec
      iterations=1000000... time=0.269762 sec
      iterations=4000000... time=1.07604 sec
      result: 91.3573 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=8.19e-06 sec
      iterations=10... time=5.85935e-05 sec
      iterations=100... time=0.000523354 sec
      iterations=1000... time=0.00485161 sec
      iterations=10000... time=0.0468119 sec
      iterations=100000... time=0.458764 sec
      iterations=200000... time=0.917975 sec
      iterations=400000... time=1.83915 sec
      result: 85.5212 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.18115e-05 sec
      iterations=10... time=0.000114703 sec
      iterations=100... time=0.00113435 sec
      iterations=1000... time=0.0114008 sec
      iterations=10000... time=0.113365 sec
      iterations=100000... time=1.13415 sec
      result: 0.152361 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=3.78755e-05 sec
      iterations=10... time=0.000383259 sec
      iterations=100... time=0.00381809 sec
      iterations=1000... time=0.0380608 sec
      iterations=10000... time=0.383824 sec
      iterations=30000... time=1.16698 sec
      result: 0.626975 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000890123 sec
      iterations=10... time=0.010577 sec
      iterations=100... time=0.1049 sec
      iterations=1000... time=1.04904 sec
      result: 1.48793 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed May 29 22:24:01 UTC 2024
+ echo Done.
Done.
  Elapsed time: 61.5 s
