<html class="client-js vector-feature-language-in-header-enabled vector-feature-language-in-main-page-header-disabled vector-feature-sticky-header-disabled vector-feature-page-tools-pinned-disabled vector-feature-toc-pinned-clientpref-1 vector-feature-main-menu-pinned-disabled vector-feature-limited-width-clientpref-1 vector-feature-limited-width-content-enabled vector-feature-custom-font-size-clientpref-1 vector-feature-appearance-enabled vector-feature-appearance-pinned-clientpref-1 vector-feature-night-mode-disabled skin-theme-clientpref-day vector-toc-available" lang="en" dir="ltr"><head>
<meta charset="UTF-8">
<title>x86 instruction listings - Wikipedia</title>
<script>(function(){var className="client-js vector-feature-language-in-header-enabled vector-feature-language-in-main-page-header-disabled vector-feature-sticky-header-disabled vector-feature-page-tools-pinned-disabled vector-feature-toc-pinned-clientpref-1 vector-feature-main-menu-pinned-disabled vector-feature-limited-width-clientpref-1 vector-feature-limited-width-content-enabled vector-feature-custom-font-size-clientpref-1 vector-feature-appearance-enabled vector-feature-appearance-pinned-clientpref-1 vector-feature-night-mode-disabled skin-theme-clientpref-day vector-toc-available";var cookie=document.cookie.match(/(?:^|; )enwikimwclientpreferences=([^;]+)/);if(cookie){cookie[1].split('%2C').forEach(function(pref){className=className.replace(new RegExp('(^| )'+pref.replace(/-clientpref-\w+$|[^\w-]+/g,'')+'-clientpref-\\w+( |$)'),'$1'+pref+'$2');});}document.documentElement.className=className;}());RLCONF={"wgBreakFrames":false,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":[
"",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"ba20b0c2-54f8-4f01-833b-d92abd877696","wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"X86_instruction_listings","wgTitle":"X86 instruction listings","wgCurRevisionId":1228764052,"wgRevisionId":1228764052,"wgArticleId":628229,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Webarchive template wayback links","Articles with short description","Short description is different from Wikidata","Articles that may be too long from November 2017","All articles with specifically marked weasel-worded phrases","Articles with specifically marked weasel-worded phrases from April 2024","X86 instructions","Instruction set listings"],"wgPageViewLanguage":"en","wgPageContentLanguage":"en","wgPageContentModel":
"wikitext","wgRelevantPageName":"X86_instruction_listings","wgRelevantArticleId":628229,"wgIsProbablyEditable":true,"wgRelevantPageIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgNoticeProject":"wikipedia","wgCiteReferencePreviewsActive":false,"wgFlaggedRevsParams":{"tags":{"status":{"levels":1}}},"wgMediaViewerOnClick":true,"wgMediaViewerEnabledByDefault":true,"wgPopupsFlags":6,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":true,"watchlist":true,"tagline":false,"nearby":true},"wgWMESchemaEditAttemptStepOversample":false,"wgWMEPageLength":300000,"wgULSCurrentAutonym":"English","wgCentralAuthMobileDomain":false,"wgEditSubmitButtonLabelPublish":true,"wgULSPosition":"interlanguage","wgULSisCompactLinksEnabled":false,"wgVector2022LanguageInHeader":true,"wgULSisLanguageSelectorEmpty":false,"wgWikibaseItemId":"Q3177837","wgCheckUserClientHintsHeadersJsApi":["architecture",
"bitness","brands","fullVersionList","mobile","model","platform","platformVersion"],"GEHomepageSuggestedEditsEnableTopics":true,"wgGETopicsMatchModeEnabled":false,"wgGEStructuredTaskRejectionReasonTextInputEnabled":false,"wgGELevelingUpEnabledForUser":false};RLSTATE={"ext.globalCssJs.user.styles":"ready","site.styles":"ready","user.styles":"ready","ext.globalCssJs.user":"ready","user":"ready","user.options":"loading","ext.cite.styles":"ready","ext.pygments":"ready","ext.math.styles":"ready","skins.vector.search.codex.styles":"ready","skins.vector.styles":"ready","skins.vector.icons":"ready","jquery.tablesorter.styles":"ready","jquery.makeCollapsible.styles":"ready","ext.wikimediamessages.styles":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","wikibase.client.init":"ready","ext.wikimediaBadges":"ready"};RLPAGEMODULES=["ext.cite.ux-enhancements","ext.scribunto.logs","site","mediawiki.page.ready","jquery.tablesorter",
"jquery.makeCollapsible","mediawiki.toc","skins.vector.js","ext.centralNotice.geoIP","ext.centralNotice.startUp","ext.gadget.ReferenceTooltips","ext.gadget.switcher","ext.urlShortener.toolbar","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.popups","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.echo.centralauth","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.uls.interface","ext.cx.eventlogging.campaigns","ext.cx.uls.quick.actions","wikibase.client.vector-2022","ext.checkUser.clientHints","ext.quicksurveys.init","ext.growthExperiments.SuggestedEditSession"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.impl(function(){return["user.options@12s5i",function($,jQuery,require,module){mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
}];});});</script>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=ext.cite.styles%7Cext.math.styles%7Cext.pygments%2CwikimediaBadges%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediamessages.styles%7Cjquery.makeCollapsible.styles%7Cjquery.tablesorter.styles%7Cskins.vector.icons%2Cstyles%7Cskins.vector.search.codex.styles%7Cwikibase.client.init&amp;only=styles&amp;skin=vector-2022">
<script async="" src="/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector-2022"></script>
<meta name="ResourceLoaderDynamicStyles" content="">
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector-2022">
<meta name="generator" content="MediaWiki 1.43.0-wmf.9">
<meta name="referrer" content="origin">
<meta name="referrer" content="origin-when-cross-origin">
<meta name="robots" content="max-image-preview:standard">
<meta name="format-detection" content="telephone=no">
<meta name="viewport" content="width=1120">
<meta property="og:title" content="x86 instruction listings - Wikipedia">
<meta property="og:type" content="website">
<link rel="preconnect" href="//upload.wikimedia.org">
<link rel="alternate" media="only screen and (max-width: 640px)" href="//en.m.wikipedia.org/wiki/X86_instruction_listings">
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=X86_instruction_listings&amp;action=edit">
<link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png">
<link rel="icon" href="/static/favicon/wikipedia.ico">
<link rel="search" type="application/opensearchdescription+xml" href="/w/rest.php/v1/search" title="Wikipedia (en)">
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd">
<link rel="canonical" href="https://en.wikipedia.org/wiki/X86_instruction_listings">
<link rel="license" href="https://creativecommons.org/licenses/by-sa/4.0/deed.en">
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom">
<link rel="dns-prefetch" href="//meta.wikimedia.org">
<link rel="dns-prefetch" href="//login.wikimedia.org">
</head>
<body class="skin--responsive skin-vector skin-vector-search-vue mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-X86_instruction_listings rootpage-X86_instruction_listings skin-vector-2022 action-view"><a class="mw-jump-link" href="#bodyContent">Jump to content</a>
<div class="vector-header-container">
	<header class="vector-header mw-header">
		<div class="vector-header-start">
			<nav class="vector-main-menu-landmark" aria-label="Site">
				
<div id="vector-main-menu-dropdown" class="vector-dropdown vector-main-menu-dropdown vector-button-flush-left vector-button-flush-right">
	<input type="checkbox" id="vector-main-menu-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-main-menu-dropdown" class="vector-dropdown-checkbox " aria-label="Main menu">
	<label id="vector-main-menu-dropdown-label" for="vector-main-menu-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true"><span class="vector-icon mw-ui-icon-menu mw-ui-icon-wikimedia-menu"></span>

<span class="vector-dropdown-label-text">Main menu</span>
	</label>
	<div class="vector-dropdown-content">


				<div id="vector-main-menu-unpinned-container" class="vector-unpinned-container">
		
<div id="vector-main-menu" class="vector-main-menu vector-pinnable-element">
	<div class="vector-pinnable-header vector-main-menu-pinnable-header vector-pinnable-header-unpinned" data-feature-name="main-menu-pinned" data-pinnable-element-id="vector-main-menu" data-pinned-container-id="vector-main-menu-pinned-container" data-unpinned-container-id="vector-main-menu-unpinned-container">
	<div class="vector-pinnable-header-label">Main menu</div>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-main-menu.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-main-menu.unpin">hide</button>
</div>

	
<div id="p-navigation" class="vector-menu mw-portlet mw-portlet-navigation">
	<div class="vector-menu-heading">
		Navigation
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="n-mainpage-description" class="mw-list-item"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z"><span>Main page</span></a></li><li id="n-contents" class="mw-list-item"><a href="/wiki/Wikipedia:Contents" title="Guides to browsing Wikipedia"><span>Contents</span></a></li><li id="n-currentevents" class="mw-list-item"><a href="/wiki/Portal:Current_events" title="Articles related to current events"><span>Current events</span></a></li><li id="n-randompage" class="mw-list-item"><a href="/wiki/Special:Random" title="Visit a randomly selected article [x]" accesskey="x"><span>Random article</span></a></li><li id="n-aboutsite" class="mw-list-item"><a href="/wiki/Wikipedia:About" title="Learn about Wikipedia and how it works"><span>About Wikipedia</span></a></li><li id="n-contactpage" class="mw-list-item"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia"><span>Contact us</span></a></li><li id="n-sitesupport" class="mw-list-item"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us by donating to the Wikimedia Foundation"><span>Donate</span></a></li>
		</ul>
		
	</div>
</div>

	
	
<div id="p-interaction" class="vector-menu mw-portlet mw-portlet-interaction">
	<div class="vector-menu-heading">
		Contribute
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="n-help" class="mw-list-item"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia"><span>Help</span></a></li><li id="n-introduction" class="mw-list-item"><a href="/wiki/Help:Introduction" title="Learn how to edit Wikipedia"><span>Learn to edit</span></a></li><li id="n-portal" class="mw-list-item"><a href="/wiki/Wikipedia:Community_portal" title="The hub for editors"><span>Community portal</span></a></li><li id="n-recentchanges" class="mw-list-item"><a href="/wiki/Special:RecentChanges" title="A list of recent changes to Wikipedia [r]" accesskey="r"><span>Recent changes</span></a></li><li id="n-upload" class="mw-list-item"><a href="/wiki/Wikipedia:File_upload_wizard" title="Add images or other media for use on Wikipedia"><span>Upload file</span></a></li>
		</ul>
		
	</div>
</div>

</div>

				</div>

	</div>
</div>

		</nav>
			
<a href="/wiki/Main_Page" class="mw-logo">
	<img class="mw-logo-icon" src="/static/images/icons/wikipedia.png" alt="" aria-hidden="true" height="50" width="50">
	<span class="mw-logo-container skin-invert">
		<img class="mw-logo-wordmark" alt="Wikipedia" src="/static/images/mobile/copyright/wikipedia-wordmark-en.svg" style="width: 7.5em; height: 1.125em;">
		<img class="mw-logo-tagline" alt="The Free Encyclopedia" src="/static/images/mobile/copyright/wikipedia-tagline-en.svg" width="117" height="13" style="width: 7.3125em; height: 0.8125em;">
	</span>
</a>

		</div>
		<div class="vector-header-end">
			
<div id="p-search" role="search" class="vector-search-box-vue  vector-search-box-collapses vector-search-box-show-thumbnail vector-search-box-auto-expand-width vector-search-box">
	<a href="/wiki/Special:Search" class="cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only search-toggle" title="Search Wikipedia [f]" accesskey="f"><span class="vector-icon mw-ui-icon-search mw-ui-icon-wikimedia-search"></span>

<span>Search</span>
	</a>
	<div class="vector-typeahead-search-container">
		<div class="cdx-typeahead-search cdx-typeahead-search--show-thumbnail cdx-typeahead-search--auto-expand-width">
			<form action="/w/index.php" id="searchform" class="cdx-search-input cdx-search-input--has-end-button">
				<div id="simpleSearch" class="cdx-search-input__input-wrapper" data-search-loc="header-moved">
					<div class="cdx-text-input cdx-text-input--has-start-icon">
						<input class="cdx-text-input__input" type="search" name="search" placeholder="Search Wikipedia" aria-label="Search Wikipedia" autocapitalize="sentences" title="Search Wikipedia [f]" accesskey="f" id="searchInput">
						<span class="cdx-text-input__icon cdx-text-input__start-icon"></span>
					</div>
					<input type="hidden" name="title" value="Special:Search">
				</div>
				<button class="cdx-button cdx-search-input__end-button">Search</button>
			</form>
		</div>
	</div>
</div>

			<nav class="vector-user-links vector-user-links-wide" aria-label="Personal tools">
	<div class="vector-user-links-main">
	
<div id="p-vector-user-menu-preferences" class="vector-menu mw-portlet emptyPortlet">
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			
		</ul>
		
	</div>
</div>

	
<div id="p-vector-user-menu-userpage" class="vector-menu mw-portlet emptyPortlet">
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			
		</ul>
		
	</div>
</div>

	<nav class="vector-appearance-landmark" aria-label="Appearance">
		
<div id="vector-appearance-dropdown" class="vector-dropdown ">
	<input type="checkbox" id="vector-appearance-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-appearance-dropdown" class="vector-dropdown-checkbox " aria-label="Appearance">
	<label id="vector-appearance-dropdown-label" for="vector-appearance-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true"><span class="vector-icon mw-ui-icon-appearance mw-ui-icon-wikimedia-appearance"></span>

<span class="vector-dropdown-label-text">Appearance</span>
	</label>
	<div class="vector-dropdown-content">


			<div id="vector-appearance-unpinned-container" class="vector-unpinned-container">
				
			</div>
		
	</div>
</div>

	</nav>
	
<div id="p-vector-user-menu-notifications" class="vector-menu mw-portlet emptyPortlet">
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			
		</ul>
		
	</div>
</div>

	
<div id="p-vector-user-menu-overflow" class="vector-menu mw-portlet">
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			<li id="pt-createaccount-2" class="user-links-collapsible-item mw-list-item user-links-collapsible-item"><a data-mw="interface" href="/w/index.php?title=Special:CreateAccount&amp;returnto=X86+instruction+listings" title="You are encouraged to create an account and log in; however, it is not mandatory" class=""><span>Create account</span></a>
</li>
<li id="pt-login-2" class="user-links-collapsible-item mw-list-item user-links-collapsible-item"><a data-mw="interface" href="/w/index.php?title=Special:UserLogin&amp;returnto=X86+instruction+listings" title="You're encouraged to log in; however, it's not mandatory. [o]" accesskey="o" class=""><span>Log in</span></a>
</li>

			
		</ul>
		
	</div>
</div>

	</div>
	
<div id="vector-user-links-dropdown" class="vector-dropdown vector-user-menu vector-button-flush-right vector-user-menu-logged-out" title="Log in and more options">
	<input type="checkbox" id="vector-user-links-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-user-links-dropdown" class="vector-dropdown-checkbox " aria-label="Personal tools">
	<label id="vector-user-links-dropdown-label" for="vector-user-links-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true"><span class="vector-icon mw-ui-icon-ellipsis mw-ui-icon-wikimedia-ellipsis"></span>

<span class="vector-dropdown-label-text">Personal tools</span>
	</label>
	<div class="vector-dropdown-content">


		
<div id="p-personal" class="vector-menu mw-portlet mw-portlet-personal user-links-collapsible-item" title="User menu">
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="pt-createaccount" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=X86+instruction+listings" title="You are encouraged to create an account and log in; however, it is not mandatory"><span class="vector-icon mw-ui-icon-userAdd mw-ui-icon-wikimedia-userAdd"></span> <span>Create account</span></a></li><li id="pt-login" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=X86+instruction+listings" title="You're encouraged to log in; however, it's not mandatory. [o]" accesskey="o"><span class="vector-icon mw-ui-icon-logIn mw-ui-icon-wikimedia-logIn"></span> <span>Log in</span></a></li>
		</ul>
		
	</div>
</div>

<div id="p-user-menu-anon-editor" class="vector-menu mw-portlet mw-portlet-user-menu-anon-editor">
	<div class="vector-menu-heading">
		Pages for logged out editors <a href="/wiki/Help:Introduction" aria-label="Learn more about editing"><span>learn more</span></a>
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="pt-anoncontribs" class="mw-list-item"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y"><span>Contributions</span></a></li><li id="pt-anontalk" class="mw-list-item"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n"><span>Talk</span></a></li>
		</ul>
		
	</div>
</div>

	
	</div>
</div>

</nav>

		</div>
	</header>
</div>
<div class="mw-page-container">
	<div class="mw-page-container-inner">
		<div class="vector-sitenotice-container">
			<div id="siteNotice" class="notheme"><!-- CentralNotice --></div>
		</div>
		<div class="vector-column-start">
			<div class="vector-main-menu-container">
		<div id="mw-navigation">
			<nav id="mw-panel" class="vector-main-menu-landmark" aria-label="Site">
				<div id="vector-main-menu-pinned-container" class="vector-pinned-container">
				
				</div>
		</nav>
		</div>
	</div>
	<div class="vector-sticky-pinned-container">
				<nav id="mw-panel-toc" aria-label="Contents" data-event-name="ui.sidebar-toc" class="mw-table-of-contents-container vector-toc-landmark">
					<div id="vector-toc-pinned-container" class="vector-pinned-container">
					<div id="vector-toc" class="vector-toc vector-pinnable-element">
	<div class="vector-pinnable-header vector-toc-pinnable-header vector-pinnable-header-pinned" data-feature-name="toc-pinned" data-pinnable-element-id="vector-toc">
	<h2 class="vector-pinnable-header-label">Contents</h2>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-toc.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-toc.unpin">hide</button>
</div>


	<ul class="vector-toc-contents" id="mw-panel-toc-list">
		<li id="toc-mw-content-text" class="vector-toc-list-item vector-toc-level-1">
			<a href="#" class="vector-toc-link">
				<div class="vector-toc-text">(Top)</div>
			</a>
		</li>
		<li id="toc-x86_integer_instructions" class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#x86_integer_instructions">
			<div class="vector-toc-text">
				<span class="vector-toc-numb">1</span>
				<span>x86 integer instructions</span>
			</div>
		</a>
		
			<button aria-controls="toc-x86_integer_instructions-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle x86 integer instructions subsection</span>
			</button>
		
		<ul id="toc-x86_integer_instructions-sublist" class="vector-toc-list">
			<li id="toc-Original_8086/8088_instructions" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Original_8086/8088_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">1.1</span>
					<span>Original 8086/8088 instructions</span>
				</div>
			</a>
			
			<ul id="toc-Original_8086/8088_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Added_in_specific_processors" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Added_in_specific_processors">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">1.2</span>
					<span>Added in specific processors</span>
				</div>
			</a>
			
			<ul id="toc-Added_in_specific_processors-sublist" class="vector-toc-list">
				<li id="toc-Added_with_80186/80188" class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Added_with_80186/80188">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">1.2.1</span>
					<span>Added with 80186/80188</span>
				</div>
			</a>
			
			<ul id="toc-Added_with_80186/80188-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Added_with_80286" class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Added_with_80286">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">1.2.2</span>
					<span>Added with 80286</span>
				</div>
			</a>
			
			<ul id="toc-Added_with_80286-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Added_with_80386" class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Added_with_80386">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">1.2.3</span>
					<span>Added with 80386</span>
				</div>
			</a>
			
			<ul id="toc-Added_with_80386-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Added_with_80486" class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Added_with_80486">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">1.2.4</span>
					<span>Added with 80486</span>
				</div>
			</a>
			
			<ul id="toc-Added_with_80486-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Added_in_P5/P6-class_processors" class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Added_in_P5/P6-class_processors">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">1.2.5</span>
					<span>Added in P5/P6-class processors</span>
				</div>
			</a>
			
			<ul id="toc-Added_in_P5/P6-class_processors-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-Added_as_instruction_set_extensions" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Added_as_instruction_set_extensions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">1.3</span>
					<span>Added as instruction set extensions</span>
				</div>
			</a>
			
			<ul id="toc-Added_as_instruction_set_extensions-sublist" class="vector-toc-list">
				<li id="toc-Added_with_x86-64" class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Added_with_x86-64">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">1.3.1</span>
					<span>Added with x86-64</span>
				</div>
			</a>
			
			<ul id="toc-Added_with_x86-64-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Bit_manipulation_extensions" class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Bit_manipulation_extensions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">1.3.2</span>
					<span>Bit manipulation extensions</span>
				</div>
			</a>
			
			<ul id="toc-Bit_manipulation_extensions-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Added_with_Intel_TSX" class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Added_with_Intel_TSX">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">1.3.3</span>
					<span>Added with Intel TSX</span>
				</div>
			</a>
			
			<ul id="toc-Added_with_Intel_TSX-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Added_with_Intel_CET" class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Added_with_Intel_CET">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">1.3.4</span>
					<span>Added with Intel CET</span>
				</div>
			</a>
			
			<ul id="toc-Added_with_Intel_CET-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Added_with_other_cross-vendor_extensions" class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Added_with_other_cross-vendor_extensions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">1.3.5</span>
					<span>Added with other cross-vendor extensions</span>
				</div>
			</a>
			
			<ul id="toc-Added_with_other_cross-vendor_extensions-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Added_with_other_Intel-specific_extensions" class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Added_with_other_Intel-specific_extensions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">1.3.6</span>
					<span>Added with other Intel-specific extensions</span>
				</div>
			</a>
			
			<ul id="toc-Added_with_other_Intel-specific_extensions-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Added_with_other_AMD-specific_extensions" class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Added_with_other_AMD-specific_extensions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">1.3.7</span>
					<span>Added with other AMD-specific extensions</span>
				</div>
			</a>
			
			<ul id="toc-Added_with_other_AMD-specific_extensions-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
	</ul>
	</li>
	<li id="toc-x87_floating-point_instructions" class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#x87_floating-point_instructions">
			<div class="vector-toc-text">
				<span class="vector-toc-numb">2</span>
				<span>x87 floating-point instructions</span>
			</div>
		</a>
		
			<button aria-controls="toc-x87_floating-point_instructions-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle x87 floating-point instructions subsection</span>
			</button>
		
		<ul id="toc-x87_floating-point_instructions-sublist" class="vector-toc-list">
			<li id="toc-Original_8087_instructions" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Original_8087_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">2.1</span>
					<span>Original 8087 instructions</span>
				</div>
			</a>
			
			<ul id="toc-Original_8087_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-x87_instructions_added_in_later_processors" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#x87_instructions_added_in_later_processors">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">2.2</span>
					<span>x87 instructions added in later processors</span>
				</div>
			</a>
			
			<ul id="toc-x87_instructions_added_in_later_processors-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-SIMD_instructions" class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#SIMD_instructions">
			<div class="vector-toc-text">
				<span class="vector-toc-numb">3</span>
				<span>SIMD instructions</span>
			</div>
		</a>
		
			<button aria-controls="toc-SIMD_instructions-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle SIMD instructions subsection</span>
			</button>
		
		<ul id="toc-SIMD_instructions-sublist" class="vector-toc-list">
			<li id="toc-MMX_instructions" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#MMX_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.1</span>
					<span>MMX instructions</span>
				</div>
			</a>
			
			<ul id="toc-MMX_instructions-sublist" class="vector-toc-list">
				<li id="toc-Original_MMX_instructions" class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Original_MMX_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.1.1</span>
					<span>Original MMX instructions</span>
				</div>
			</a>
			
			<ul id="toc-Original_MMX_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-MMX_instructions_added_in_specific_processors" class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#MMX_instructions_added_in_specific_processors">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.1.2</span>
					<span>MMX instructions added in specific processors</span>
				</div>
			</a>
			
			<ul id="toc-MMX_instructions_added_in_specific_processors-sublist" class="vector-toc-list">
				<li id="toc-MMX_instructions_added_with_MMX+_and_SSE" class="vector-toc-list-item vector-toc-level-4">
			<a class="vector-toc-link" href="#MMX_instructions_added_with_MMX+_and_SSE">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.1.2.1</span>
					<span>MMX instructions added with MMX+ and SSE</span>
				</div>
			</a>
			
			<ul id="toc-MMX_instructions_added_with_MMX+_and_SSE-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-MMX_instructions_added_with_SSE2" class="vector-toc-list-item vector-toc-level-4">
			<a class="vector-toc-link" href="#MMX_instructions_added_with_SSE2">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.1.2.2</span>
					<span>MMX instructions added with SSE2</span>
				</div>
			</a>
			
			<ul id="toc-MMX_instructions_added_with_SSE2-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-MMX_instructions_added_with_SSSE3" class="vector-toc-list-item vector-toc-level-4">
			<a class="vector-toc-link" href="#MMX_instructions_added_with_SSSE3">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.1.2.3</span>
					<span>MMX instructions added with SSSE3</span>
				</div>
			</a>
			
			<ul id="toc-MMX_instructions_added_with_SSSE3-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
	</ul>
		</li>
		<li id="toc-SSE_instructions" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#SSE_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.2</span>
					<span>SSE instructions</span>
				</div>
			</a>
			
			<ul id="toc-SSE_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-SSE2_instructions" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#SSE2_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.3</span>
					<span>SSE2 instructions</span>
				</div>
			</a>
			
			<ul id="toc-SSE2_instructions-sublist" class="vector-toc-list">
				<li id="toc-SSE2_SIMD_floating-point_instructions" class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#SSE2_SIMD_floating-point_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.3.1</span>
					<span>SSE2 SIMD floating-point instructions</span>
				</div>
			</a>
			
			<ul id="toc-SSE2_SIMD_floating-point_instructions-sublist" class="vector-toc-list">
				<li id="toc-SSE2_data_movement_instructions" class="vector-toc-list-item vector-toc-level-4">
			<a class="vector-toc-link" href="#SSE2_data_movement_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.3.1.1</span>
					<span>SSE2 data movement instructions</span>
				</div>
			</a>
			
			<ul id="toc-SSE2_data_movement_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-SSE2_packed_arithmetic_instructions" class="vector-toc-list-item vector-toc-level-4">
			<a class="vector-toc-link" href="#SSE2_packed_arithmetic_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.3.1.2</span>
					<span>SSE2 packed arithmetic instructions</span>
				</div>
			</a>
			
			<ul id="toc-SSE2_packed_arithmetic_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-SSE2_logical_instructions" class="vector-toc-list-item vector-toc-level-4">
			<a class="vector-toc-link" href="#SSE2_logical_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.3.1.3</span>
					<span>SSE2 logical instructions</span>
				</div>
			</a>
			
			<ul id="toc-SSE2_logical_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-SSE2_compare_instructions" class="vector-toc-list-item vector-toc-level-4">
			<a class="vector-toc-link" href="#SSE2_compare_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.3.1.4</span>
					<span>SSE2 compare instructions</span>
				</div>
			</a>
			
			<ul id="toc-SSE2_compare_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-SSE2_shuffle_and_unpack_instructions" class="vector-toc-list-item vector-toc-level-4">
			<a class="vector-toc-link" href="#SSE2_shuffle_and_unpack_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.3.1.5</span>
					<span>SSE2 shuffle and unpack instructions</span>
				</div>
			</a>
			
			<ul id="toc-SSE2_shuffle_and_unpack_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-SSE2_conversion_instructions" class="vector-toc-list-item vector-toc-level-4">
			<a class="vector-toc-link" href="#SSE2_conversion_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.3.1.6</span>
					<span>SSE2 conversion instructions</span>
				</div>
			</a>
			
			<ul id="toc-SSE2_conversion_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-SSE2_SIMD_integer_instructions" class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#SSE2_SIMD_integer_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.3.2</span>
					<span>SSE2 SIMD integer instructions</span>
				</div>
			</a>
			
			<ul id="toc-SSE2_SIMD_integer_instructions-sublist" class="vector-toc-list">
				<li id="toc-SSE2_MMX-like_instructions_extended_to_SSE_registers" class="vector-toc-list-item vector-toc-level-4">
			<a class="vector-toc-link" href="#SSE2_MMX-like_instructions_extended_to_SSE_registers">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.3.2.1</span>
					<span>SSE2 MMX-like instructions extended to SSE registers</span>
				</div>
			</a>
			
			<ul id="toc-SSE2_MMX-like_instructions_extended_to_SSE_registers-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-SSE2_integer_instructions_for_SSE_registers_only" class="vector-toc-list-item vector-toc-level-4">
			<a class="vector-toc-link" href="#SSE2_integer_instructions_for_SSE_registers_only">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.3.2.2</span>
					<span>SSE2 integer instructions for SSE registers only</span>
				</div>
			</a>
			
			<ul id="toc-SSE2_integer_instructions_for_SSE_registers_only-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
	</ul>
		</li>
		<li id="toc-SSE3_instructions" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#SSE3_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.4</span>
					<span>SSE3 instructions</span>
				</div>
			</a>
			
			<ul id="toc-SSE3_instructions-sublist" class="vector-toc-list">
				<li id="toc-SSE3_SIMD_floating-point_instructions" class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#SSE3_SIMD_floating-point_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.4.1</span>
					<span>SSE3 SIMD floating-point instructions</span>
				</div>
			</a>
			
			<ul id="toc-SSE3_SIMD_floating-point_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-SSE3_SIMD_integer_instructions" class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#SSE3_SIMD_integer_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.4.2</span>
					<span>SSE3 SIMD integer instructions</span>
				</div>
			</a>
			
			<ul id="toc-SSE3_SIMD_integer_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-SSSE3_instructions" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#SSSE3_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.5</span>
					<span>SSSE3 instructions</span>
				</div>
			</a>
			
			<ul id="toc-SSSE3_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-SSE4_instructions" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#SSE4_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.6</span>
					<span>SSE4 instructions</span>
				</div>
			</a>
			
			<ul id="toc-SSE4_instructions-sublist" class="vector-toc-list">
				<li id="toc-SSE4.1" class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#SSE4.1">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.6.1</span>
					<span>SSE4.1</span>
				</div>
			</a>
			
			<ul id="toc-SSE4.1-sublist" class="vector-toc-list">
				<li id="toc-SSE4.1_SIMD_floating-point_instructions" class="vector-toc-list-item vector-toc-level-4">
			<a class="vector-toc-link" href="#SSE4.1_SIMD_floating-point_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.6.1.1</span>
					<span>SSE4.1 SIMD floating-point instructions</span>
				</div>
			</a>
			
			<ul id="toc-SSE4.1_SIMD_floating-point_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-SSE4.1_SIMD_integer_instructions" class="vector-toc-list-item vector-toc-level-4">
			<a class="vector-toc-link" href="#SSE4.1_SIMD_integer_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.6.1.2</span>
					<span>SSE4.1 SIMD integer instructions</span>
				</div>
			</a>
			
			<ul id="toc-SSE4.1_SIMD_integer_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-SSE4a" class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#SSE4a">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.6.2</span>
					<span>SSE4a</span>
				</div>
			</a>
			
			<ul id="toc-SSE4a-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-SSE4.2" class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#SSE4.2">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.6.3</span>
					<span>SSE4.2</span>
				</div>
			</a>
			
			<ul id="toc-SSE4.2-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-F16C" class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#F16C">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.6.4</span>
					<span>F16C</span>
				</div>
			</a>
			
			<ul id="toc-F16C-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-AVX" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#AVX">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.7</span>
					<span>AVX</span>
				</div>
			</a>
			
			<ul id="toc-AVX-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-AVX2" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#AVX2">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.8</span>
					<span>AVX2</span>
				</div>
			</a>
			
			<ul id="toc-AVX2-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-FMA3_and_FMA4_instructions" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#FMA3_and_FMA4_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.9</span>
					<span>FMA3 and FMA4 instructions</span>
				</div>
			</a>
			
			<ul id="toc-FMA3_and_FMA4_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-AVX-512" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#AVX-512">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.10</span>
					<span>AVX-512</span>
				</div>
			</a>
			
			<ul id="toc-AVX-512-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-AMX" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#AMX">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.11</span>
					<span>AMX</span>
				</div>
			</a>
			
			<ul id="toc-AMX-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-Cryptographic_instructions" class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Cryptographic_instructions">
			<div class="vector-toc-text">
				<span class="vector-toc-numb">4</span>
				<span>Cryptographic instructions</span>
			</div>
		</a>
		
			<button aria-controls="toc-Cryptographic_instructions-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle Cryptographic instructions subsection</span>
			</button>
		
		<ul id="toc-Cryptographic_instructions-sublist" class="vector-toc-list">
			<li id="toc-Intel_AES_instructions" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Intel_AES_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">4.1</span>
					<span>Intel AES instructions</span>
				</div>
			</a>
			
			<ul id="toc-Intel_AES_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-CLMUL_instructions" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#CLMUL_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">4.2</span>
					<span>CLMUL instructions</span>
				</div>
			</a>
			
			<ul id="toc-CLMUL_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-RDRAND_and_RDSEED" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#RDRAND_and_RDSEED">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">4.3</span>
					<span>RDRAND and RDSEED</span>
				</div>
			</a>
			
			<ul id="toc-RDRAND_and_RDSEED-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Intel_SHA_instructions" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Intel_SHA_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">4.4</span>
					<span>Intel SHA instructions</span>
				</div>
			</a>
			
			<ul id="toc-Intel_SHA_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Intel_AES_Key_Locker_instructions" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Intel_AES_Key_Locker_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">4.5</span>
					<span>Intel AES Key Locker instructions</span>
				</div>
			</a>
			
			<ul id="toc-Intel_AES_Key_Locker_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-VIA_PadLock_instructions" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#VIA_PadLock_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">4.6</span>
					<span>VIA PadLock instructions</span>
				</div>
			</a>
			
			<ul id="toc-VIA_PadLock_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-Virtualization_instructions" class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Virtualization_instructions">
			<div class="vector-toc-text">
				<span class="vector-toc-numb">5</span>
				<span>Virtualization instructions</span>
			</div>
		</a>
		
			<button aria-controls="toc-Virtualization_instructions-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle Virtualization instructions subsection</span>
			</button>
		
		<ul id="toc-Virtualization_instructions-sublist" class="vector-toc-list">
			<li id="toc-AMD-V_instructions" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#AMD-V_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">5.1</span>
					<span>AMD-V instructions</span>
				</div>
			</a>
			
			<ul id="toc-AMD-V_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Intel_VT-x_instructions" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Intel_VT-x_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">5.2</span>
					<span>Intel VT-x instructions</span>
				</div>
			</a>
			
			<ul id="toc-Intel_VT-x_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-Other_instructions" class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Other_instructions">
			<div class="vector-toc-text">
				<span class="vector-toc-numb">6</span>
				<span>Other instructions</span>
			</div>
		</a>
		
		<ul id="toc-Other_instructions-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-Undocumented_instructions" class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Undocumented_instructions">
			<div class="vector-toc-text">
				<span class="vector-toc-numb">7</span>
				<span>Undocumented instructions</span>
			</div>
		</a>
		
			<button aria-controls="toc-Undocumented_instructions-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle Undocumented instructions subsection</span>
			</button>
		
		<ul id="toc-Undocumented_instructions-sublist" class="vector-toc-list">
			<li id="toc-Undocumented_x86_instructions" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Undocumented_x86_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">7.1</span>
					<span>Undocumented x86 instructions</span>
				</div>
			</a>
			
			<ul id="toc-Undocumented_x86_instructions-sublist" class="vector-toc-list">
				<li id="toc-Undocumented_instructions_that_are_widely_available_across_many_x86_CPUs_include" class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Undocumented_instructions_that_are_widely_available_across_many_x86_CPUs_include">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">7.1.1</span>
					<span>Undocumented instructions that are widely available across many x86 CPUs include</span>
				</div>
			</a>
			
			<ul id="toc-Undocumented_instructions_that_are_widely_available_across_many_x86_CPUs_include-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Undocumented_instructions_that_appear_only_in_a_limited_subset_of_x86_CPUs_include" class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Undocumented_instructions_that_appear_only_in_a_limited_subset_of_x86_CPUs_include">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">7.1.2</span>
					<span>Undocumented instructions that appear only in a limited subset of x86 CPUs include</span>
				</div>
			</a>
			
			<ul id="toc-Undocumented_instructions_that_appear_only_in_a_limited_subset_of_x86_CPUs_include-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-Undocumented_x87_instructions" class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Undocumented_x87_instructions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">7.2</span>
					<span>Undocumented x87 instructions</span>
				</div>
			</a>
			
			<ul id="toc-Undocumented_x87_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-See_also" class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#See_also">
			<div class="vector-toc-text">
				<span class="vector-toc-numb">8</span>
				<span>See also</span>
			</div>
		</a>
		
		<ul id="toc-See_also-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-References" class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#References">
			<div class="vector-toc-text">
				<span class="vector-toc-numb">9</span>
				<span>References</span>
			</div>
		</a>
		
		<ul id="toc-References-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-External_links" class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#External_links">
			<div class="vector-toc-text">
				<span class="vector-toc-numb">10</span>
				<span>External links</span>
			</div>
		</a>
		
		<ul id="toc-External_links-sublist" class="vector-toc-list">
		</ul>
	</li>
</ul>
</div>

					</div>
		</nav>
			</div>
		</div>
		<div class="mw-content-container">
			<main id="content" class="mw-body">
				<header class="mw-body-header vector-page-titlebar">
					<nav aria-label="Contents" class="vector-toc-landmark">
						
<div id="vector-page-titlebar-toc" class="vector-dropdown vector-page-titlebar-toc vector-button-flush-left">
	<input type="checkbox" id="vector-page-titlebar-toc-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-page-titlebar-toc" class="vector-dropdown-checkbox " aria-label="Toggle the table of contents">
	<label id="vector-page-titlebar-toc-label" for="vector-page-titlebar-toc-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true"><span class="vector-icon mw-ui-icon-listBullet mw-ui-icon-wikimedia-listBullet"></span>

<span class="vector-dropdown-label-text">Toggle the table of contents</span>
	</label>
	<div class="vector-dropdown-content">


							<div id="vector-page-titlebar-toc-unpinned-container" class="vector-unpinned-container">
			</div>
		
	</div>
</div>

					</nav>
					<h1 id="firstHeading" class="firstHeading mw-first-heading">x86 instruction listings</h1>
							
<div id="p-lang-btn" class="vector-dropdown mw-portlet mw-portlet-lang">
	<input type="checkbox" id="p-lang-btn-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-p-lang-btn" class="vector-dropdown-checkbox mw-interlanguage-selector" aria-label="Go to an article in another language. Available in 6 languages">
	<label id="p-lang-btn-label" for="p-lang-btn-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--action-progressive mw-portlet-lang-heading-6" aria-hidden="true"><span class="vector-icon mw-ui-icon-language-progressive mw-ui-icon-wikimedia-language-progressive"></span>

<span class="vector-dropdown-label-text">6 languages</span>
	</label>
	<div class="vector-dropdown-content">

		<div class="vector-menu-content">
			
			<ul class="vector-menu-content-list">
				
				<li class="interlanguage-link interwiki-ar mw-list-item"><a href="https://ar.wikipedia.org/wiki/%D9%82%D8%A7%D8%A6%D9%85%D8%A9_%D8%A3%D9%88%D8%A7%D9%85%D8%B1_%D8%A5%D9%83%D8%B3_86" title="   86  Arabic" lang="ar" hreflang="ar" class="interlanguage-link-target"><span></span></a></li><li class="interlanguage-link interwiki-ca mw-list-item"><a href="https://ca.wikipedia.org/wiki/Conjunt_d%27instruccions_x86" title="Conjunt d'instruccions x86  Catalan" lang="ca" hreflang="ca" class="interlanguage-link-target"><span>Catal</span></a></li><li class="interlanguage-link interwiki-es mw-list-item"><a href="https://es.wikipedia.org/wiki/Anexo:Instrucciones_x86" title="Anexo:Instrucciones x86  Spanish" lang="es" hreflang="es" class="interlanguage-link-target"><span>Espaol</span></a></li><li class="interlanguage-link interwiki-fa mw-list-item"><a href="https://fa.wikipedia.org/wiki/%D9%81%D9%87%D8%B1%D8%B3%D8%AA_%D8%AF%D8%B3%D8%AA%D9%88%D8%B1%D9%87%D8%A7%DB%8C_%D8%A7%DB%8C%DA%A9%D8%B3%DB%B8%DB%B6" title="    Persian" lang="fa" hreflang="fa" class="interlanguage-link-target"><span></span></a></li><li class="interlanguage-link interwiki-fr mw-list-item"><a href="https://fr.wikipedia.org/wiki/Jeu_d%27instructions_x86" title="Jeu d'instructions x86  French" lang="fr" hreflang="fr" class="interlanguage-link-target"><span>Franais</span></a></li><li class="interlanguage-link interwiki-ru mw-list-item"><a href="https://ru.wikipedia.org/wiki/%D0%A0%D0%B0%D1%81%D1%88%D0%B8%D1%80%D0%B5%D0%BD%D0%B8%D1%8F_%D0%B0%D1%80%D1%85%D0%B8%D1%82%D0%B5%D0%BA%D1%82%D1%83%D1%80%D1%8B_x86" title="  x86  Russian" lang="ru" hreflang="ru" class="interlanguage-link-target"><span></span></a></li>
			</ul>
			<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q3177837#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>
		</div>

	</div>
</div>
</header>
				<div class="vector-page-toolbar">
					<div class="vector-page-toolbar-container">
						<div id="left-navigation">
							<nav aria-label="Namespaces">
								
<div id="p-associated-pages" class="vector-menu vector-menu-tabs mw-portlet mw-portlet-associated-pages">
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="ca-nstab-main" class="selected vector-tab-noicon mw-list-item"><a href="/wiki/X86_instruction_listings" title="View the content page [c]" accesskey="c"><span>Article</span></a></li><li id="ca-talk" class="vector-tab-noicon mw-list-item"><a href="/wiki/Talk:X86_instruction_listings" rel="discussion" title="Discuss improvements to the content page [t]" accesskey="t"><span>Talk</span></a></li>
		</ul>
		
	</div>
</div>

								
<div id="vector-variants-dropdown" class="vector-dropdown emptyPortlet">
	<input type="checkbox" id="vector-variants-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-variants-dropdown" class="vector-dropdown-checkbox " aria-label="Change language variant">
	<label id="vector-variants-dropdown-label" for="vector-variants-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet" aria-hidden="true"><span class="vector-dropdown-label-text">English</span>
	</label>
	<div class="vector-dropdown-content">


					
<div id="p-variants" class="vector-menu mw-portlet mw-portlet-variants emptyPortlet">
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			
		</ul>
		
	</div>
</div>

				
	</div>
</div>

							</nav>
						</div>
						<div id="right-navigation" class="vector-collapsible">
							<nav aria-label="Views">
								
<div id="p-views" class="vector-menu vector-menu-tabs mw-portlet mw-portlet-views">
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="ca-view" class="selected vector-tab-noicon mw-list-item"><a href="/wiki/X86_instruction_listings"><span>Read</span></a></li><li id="ca-edit" class="vector-tab-noicon mw-list-item"><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit" title="Edit this page [e]" accesskey="e"><span>Edit</span></a></li><li id="ca-history" class="vector-tab-noicon mw-list-item"><a href="/w/index.php?title=X86_instruction_listings&amp;action=history" title="Past revisions of this page [h]" accesskey="h"><span>View history</span></a></li>
		</ul>
		
	</div>
</div>

							</nav>
				
							<nav class="vector-page-tools-landmark" aria-label="Page tools">
								
<div id="vector-page-tools-dropdown" class="vector-dropdown vector-page-tools-dropdown">
	<input type="checkbox" id="vector-page-tools-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-page-tools-dropdown" class="vector-dropdown-checkbox " aria-label="Tools">
	<label id="vector-page-tools-dropdown-label" for="vector-page-tools-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet" aria-hidden="true"><span class="vector-dropdown-label-text">Tools</span>
	</label>
	<div class="vector-dropdown-content">


									<div id="vector-page-tools-unpinned-container" class="vector-unpinned-container">
						
<div id="vector-page-tools" class="vector-page-tools vector-pinnable-element">
	<div class="vector-pinnable-header vector-page-tools-pinnable-header vector-pinnable-header-unpinned" data-feature-name="page-tools-pinned" data-pinnable-element-id="vector-page-tools" data-pinned-container-id="vector-page-tools-pinned-container" data-unpinned-container-id="vector-page-tools-unpinned-container">
	<div class="vector-pinnable-header-label">Tools</div>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-page-tools.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-page-tools.unpin">hide</button>
</div>

	
<div id="p-cactions" class="vector-menu mw-portlet mw-portlet-cactions emptyPortlet vector-has-collapsible-items" title="More options">
	<div class="vector-menu-heading">
		Actions
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="ca-more-view" class="selected vector-more-collapsible-item mw-list-item"><a href="/wiki/X86_instruction_listings"><span>Read</span></a></li><li id="ca-more-edit" class="vector-more-collapsible-item mw-list-item"><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit" title="Edit this page [e]" accesskey="e"><span>Edit</span></a></li><li id="ca-more-history" class="vector-more-collapsible-item mw-list-item"><a href="/w/index.php?title=X86_instruction_listings&amp;action=history"><span>View history</span></a></li>
		</ul>
		
	</div>
</div>

<div id="p-tb" class="vector-menu mw-portlet mw-portlet-tb">
	<div class="vector-menu-heading">
		General
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="t-whatlinkshere" class="mw-list-item"><a href="/wiki/Special:WhatLinksHere/X86_instruction_listings" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j"><span>What links here</span></a></li><li id="t-recentchangeslinked" class="mw-list-item"><a href="/wiki/Special:RecentChangesLinked/X86_instruction_listings" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k"><span>Related changes</span></a></li><li id="t-upload" class="mw-list-item"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u"><span>Upload file</span></a></li><li id="t-specialpages" class="mw-list-item"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q"><span>Special pages</span></a></li><li id="t-permalink" class="mw-list-item"><a href="/w/index.php?title=X86_instruction_listings&amp;oldid=1228764052" title="Permanent link to this revision of this page"><span>Permanent link</span></a></li><li id="t-info" class="mw-list-item"><a href="/w/index.php?title=X86_instruction_listings&amp;action=info" title="More information about this page"><span>Page information</span></a></li><li id="t-cite" class="mw-list-item"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=X86_instruction_listings&amp;id=1228764052&amp;wpFormIdentifier=titleform" title="Information on how to cite this page"><span>Cite this page</span></a></li><li id="t-urlshortener" class="mw-list-item"><a href="/w/index.php?title=Special:UrlShortener&amp;url=https%3A%2F%2Fen.wikipedia.org%2Fwiki%2FX86_instruction_listings"><span>Get shortened URL</span></a></li><li id="t-urlshortener-qrcode" class="mw-list-item"><a href="/w/index.php?title=Special:QrCode&amp;url=https%3A%2F%2Fen.wikipedia.org%2Fwiki%2FX86_instruction_listings"><span>Download QR code</span></a></li><li id="t-wikibase" class="mw-list-item"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q3177837" title="Structured data on this page hosted by Wikidata [g]" accesskey="g"><span>Wikidata item</span></a></li>
		</ul>
		
	</div>
</div>

<div id="p-coll-print_export" class="vector-menu mw-portlet mw-portlet-coll-print_export">
	<div class="vector-menu-heading">
		Print/export
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="coll-download-as-rl" class="mw-list-item"><a href="/w/index.php?title=Special:DownloadAsPdf&amp;page=X86_instruction_listings&amp;action=show-download-screen" title="Download this page as a PDF file"><span>Download as PDF</span></a></li><li id="t-print" class="mw-list-item"><a href="/w/index.php?title=X86_instruction_listings&amp;printable=yes" title="Printable version of this page [p]" accesskey="p"><span>Printable version</span></a></li>
		</ul>
		
	</div>
</div>

</div>

									</div>
				
	</div>
</div>

							</nav>
						</div>
					</div>
				</div>
				<div class="vector-column-end">
					<div class="vector-sticky-pinned-container">
						<nav class="vector-page-tools-landmark" aria-label="Page tools">
							<div id="vector-page-tools-pinned-container" class="vector-pinned-container">
				
							</div>
		</nav>
						<nav class="vector-appearance-landmark" aria-label="Appearance">
							<div id="vector-appearance-pinned-container" class="vector-pinned-container">
				<div id="vector-appearance" class="vector-appearance vector-pinnable-element">
	<div class="vector-pinnable-header vector-appearance-pinnable-header vector-pinnable-header-pinned" data-feature-name="appearance-pinned" data-pinnable-element-id="vector-appearance" data-pinned-container-id="vector-appearance-pinned-container" data-unpinned-container-id="vector-appearance-unpinned-container">
	<div class="vector-pinnable-header-label">Appearance</div>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-appearance.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-appearance.unpin">hide</button>
</div>


</div>

							</div>
		</nav>
					</div>
				</div>
				<div id="bodyContent" class="vector-body" aria-labelledby="firstHeading" data-mw-ve-target-container="">
					<div class="vector-body-before-content">
							<div class="mw-indicators">
		</div>

						<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>
					</div>
					<div id="contentSub"><div id="mw-content-subtitle"></div></div>
					
					
					<div id="mw-content-text" class="mw-body-content"><div class="mw-content-ltr mw-parser-output" lang="en" dir="ltr"><div class="shortdescription nomobile noexcerpt noprint searchaux" style="display:none">List of x86 microprocessor instructions</div>
<style data-mw-deduplicate="TemplateStyles:r1097763485">.mw-parser-output .ambox{border:1px solid #a2a9b1;border-left:10px solid #36c;background-color:#fbfbfb;box-sizing:border-box}.mw-parser-output .ambox+link+.ambox,.mw-parser-output .ambox+link+style+.ambox,.mw-parser-output .ambox+link+link+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+style+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+link+.ambox{margin-top:-1px}html body.mediawiki .mw-parser-output .ambox.mbox-small-left{margin:4px 1em 4px 0;overflow:hidden;width:238px;border-collapse:collapse;font-size:88%;line-height:1.25em}.mw-parser-output .ambox-speedy{border-left:10px solid #b32424;background-color:#fee7e6}.mw-parser-output .ambox-delete{border-left:10px solid #b32424}.mw-parser-output .ambox-content{border-left:10px solid #f28500}.mw-parser-output .ambox-style{border-left:10px solid #fc3}.mw-parser-output .ambox-move{border-left:10px solid #9932cc}.mw-parser-output .ambox-protection{border-left:10px solid #a2a9b1}.mw-parser-output .ambox .mbox-text{border:none;padding:0.25em 0.5em;width:100%}.mw-parser-output .ambox .mbox-image{border:none;padding:2px 0 2px 0.5em;text-align:center}.mw-parser-output .ambox .mbox-imageright{border:none;padding:2px 0.5em 2px 0;text-align:center}.mw-parser-output .ambox .mbox-empty-cell{border:none;padding:0;width:1px}.mw-parser-output .ambox .mbox-image-div{width:52px}html.client-js body.skin-minerva .mw-parser-output .mbox-text-span{margin-left:23px!important}@media(min-width:720px){.mw-parser-output .ambox{margin:0 10%}}</style><table class="box-Very_long plainlinks metadata ambox ambox-style ambox-very_long" role="presentation"><tbody><tr><td class="mbox-image"><div class="mbox-image-div"><span typeof="mw:File"><span><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/40px-Edit-clear.svg.png" decoding="async" width="40" height="40" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/60px-Edit-clear.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/80px-Edit-clear.svg.png 2x" data-file-width="48" data-file-height="48"></span></span></div></td><td class="mbox-text"><div class="mbox-text-span">This article <b>may be <a href="/wiki/Wikipedia:Article_size" title="Wikipedia:Article size">too long</a> to read and navigate comfortably</b>.<span class="hide-when-compact"> Consider <a href="/wiki/Wikipedia:Splitting" title="Wikipedia:Splitting">splitting</a> content into sub-articles, <a href="/wiki/Wikipedia:Summary_style" title="Wikipedia:Summary style">condensing</a> it, or adding <a href="/wiki/Help:Section#Subsections" title="Help:Section">subheadings</a>. Please discuss this issue on the article's <a href="/wiki/Talk:X86_instruction_listings" title="Talk:X86 instruction listings">talk page</a>.</span>  <span class="date-container"><i>(<span class="date">November 2017</span>)</i></span></div></td></tr></tbody></table>
<p>The <a href="/wiki/X86" title="X86">x86</a> <a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">instruction set</a> refers to the set of instructions that <a href="/wiki/X86" title="X86">x86</a>-compatible <a href="/wiki/Microprocessor" title="Microprocessor">microprocessors</a> support. The instructions are usually part of an <a href="/wiki/Executable" title="Executable">executable</a> program, often stored as a <a href="/wiki/Computer_file" title="Computer file">computer file</a> and executed on the processor.
</p><p>The x86 instruction set has been extended several times, introducing wider <a href="/wiki/Register_(computing)" class="mw-redirect" title="Register (computing)">registers</a> and datatypes as well as new functionality.<sup id="cite_ref-:0_1-0" class="reference"><a href="#cite_note-:0-1">[1]</a></sup>
</p>
<meta property="mw:PageProp/toc">
<h2><span class="mw-headline" id="x86_integer_instructions">x86 integer instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=1" title="Edit section: x86 integer instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<style data-mw-deduplicate="TemplateStyles:r1033289096">.mw-parser-output .hatnote{font-style:italic}.mw-parser-output div.hatnote{padding-left:1.6em;margin-bottom:0.5em}.mw-parser-output .hatnote i{font-style:normal}.mw-parser-output .hatnote+link+.hatnote{margin-top:-0.5em}</style><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/X86_assembly_language" title="X86 assembly language">x86 assembly language</a></div>
<p>Below is the full <a href="/wiki/8086" class="mw-redirect" title="8086">8086</a>/<a href="/wiki/8088" class="mw-redirect" title="8088">8088</a> instruction set of Intel (81 instructions total). Most if not all<sup class="noprint Inline-Template" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Avoid_weasel_words" class="mw-redirect" title="Wikipedia:Avoid weasel words"><span title="The material near this tag possibly uses too vague attribution or weasel words. (April 2024)">which?</span></a></i>]</sup> of these instructions are available in 32-bit mode; they just operate on 32-bit registers (<b>eax</b>, <b>ebx</b>, etc.) and values instead of their 16-bit (<b>ax</b>, <b>bx</b>, etc.) counterparts. The updated instruction set is also grouped according to architecture (<a href="/wiki/I386" title="I386">i386</a>, <a href="/wiki/I486" title="I486">i486</a>, <a href="/wiki/I686" class="mw-redirect" title="I686">i686</a>) and more generally is referred to as (32-bit) <a href="/wiki/X86" title="X86">x86</a> and (64-bit) <a href="/wiki/X86-64" title="X86-64">x86-64</a> (also known as <a href="/wiki/AMD64" class="mw-redirect" title="AMD64">AMD64</a>).
</p>
<h3><span id="Original_8086.2F8088_instructions"></span><span class="mw-headline" id="Original_8086/8088_instructions">Original 8086/8088 instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=2" title="Edit section: Original 8086/8088 instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="wikitable sortable">
<caption>Original 8086/8088 instruction set
</caption>
<tbody><tr>
<th style="line-height:120%; text-align:left">In-<br>struc-<br>tion</th>
<th>Meaning</th>
<th>Notes</th>
<th>Opcode
</th></tr>
<tr id="mnem-aaa">
<td><style data-mw-deduplicate="TemplateStyles:r886049734">.mw-parser-output .monospaced{font-family:monospace,monospace}</style><span class="monospaced"><a href="/wiki/Intel_BCD_opcodes" title="Intel BCD opcodes">AAA</a></span></td>
<td>ASCII adjust AL after addition</td>
<td>used with unpacked <a href="/wiki/Binary-coded_decimal" title="Binary-coded decimal">binary-coded decimal</a></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x37</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">AAD</span></td>
<td>ASCII adjust AX before division</td>
<td>8086/8088 datasheet documents only base 10 version of the AAD instruction (<a href="/wiki/Opcode" title="Opcode">opcode</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xD5</span> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x0A</span>), but any other base will work. Later Intel's documentation has the generic form too. <a href="/wiki/NEC_V20" title="NEC V20">NEC V20</a> and V30 (and possibly other NEC V-series CPUs) always use base 10, and ignore the argument, causing a number of incompatibilities</td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xD5</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">AAM</span></td>
<td>ASCII adjust AX after multiplication</td>
<td>Only base 10 version (Operand is 0xA) is documented, see notes for AAD</td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xD4</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">AAS</span></td>
<td>ASCII adjust AL after subtraction</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x3F</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">ADC</span></td>
<td>Add with carry</td>
<td><code>destination = destination + source + <a href="/wiki/Carry_flag" title="Carry flag">carry_flag</a></code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x10</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x15</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x80</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x81/2</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x82</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x83/2</span> (186+)
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">ADD</span></td>
<td>Add</td>
<td>(1) <code>r/m += r/imm;</code> (2) <code>r += r/imm;</code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x00</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x05</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x80/0</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x81/0</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x82/0</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x83/0</span> (186+)
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">AND</span></td>
<td><a href="/wiki/Logical_conjunction" title="Logical conjunction">Logical AND</a></td>
<td>(1) <code>r/m &amp;= r/imm;</code> (2) <code>r &amp;= r/imm;</code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x20</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x25</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x80</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x81/4</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x82</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x83/4</span> (186+)
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">CALL</span></td>
<td>Call procedure</td>
<td><code class="mw-highlight mw-highlight-lang-nasm mw-content-ltr" id="" style="" dir="ltr"><span class="nf">push</span><span class="w"> </span><span class="nv">eip</span><span class="c1">; eip points to the instruction directly after the call</span></code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x9A</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xE8</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xFF/2</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xFF/3</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">CBW</span></td>
<td>Convert byte to word</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x98</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">CLC</span></td>
<td>Clear <a href="/wiki/Carry_flag" title="Carry flag">carry flag</a></td>
<td><code>CF = 0;</code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xF8</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">CLD</span></td>
<td>Clear <a href="/wiki/Direction_flag" title="Direction flag">direction flag</a></td>
<td><code>DF = 0;</code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xFC</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced"><a href="/wiki/CLI_(x86_instruction)" class="mw-redirect" title="CLI (x86 instruction)">CLI</a></span></td>
<td>Clear <a href="/wiki/IF_(x86_flag)" class="mw-redirect" title="IF (x86 flag)">interrupt flag</a></td>
<td><code>IF = 0;</code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xFA</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">CMC</span></td>
<td>Complement carry flag</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xF5</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">CMP</span></td>
<td>Compare operands</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x38</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x3D</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x80</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x81/7</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x82</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x83/7</span> (186+)
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">CMPSB</span></td>
<td>Compare bytes in memory. May be used with a <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">REP</span> prefix to repeat the instruction <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">CX</span> times.</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xA6</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">CMPSW</span></td>
<td>Compare words. May be used with a <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">REP</span> prefix to repeat the instruction <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">CX</span> times.</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xA7</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">CWD</span></td>
<td>Convert word to doubleword</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x99</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced"><a href="/wiki/Intel_BCD_opcodes" title="Intel BCD opcodes">DAA</a></span></td>
<td>Decimal adjust AL after addition</td>
<td>(used with packed <a href="/wiki/Binary-coded_decimal" title="Binary-coded decimal">binary-coded decimal</a>)</td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x27</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced"><a href="/wiki/Intel_BCD_opcodes" title="Intel BCD opcodes">DAS</a></span></td>
<td>Decimal adjust AL after subtraction</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x2F</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">DEC</span></td>
<td>Decrement by 1</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x48</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x4F</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xFE/1</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xFF/1</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">DIV</span></td>
<td>Unsigned divide</td>
<td>(1) <code>AX = DX:AX / r/m;</code> resulting <code>DX = remainder</code> (2) <code>AL = AX / r/m;</code> resulting <code>AH = remainder</code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xF7/6</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xF6/6</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">ESC</span></td>
<td>Used with <a href="/wiki/Floating-point_unit" title="Floating-point unit">floating-point unit</a></td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xD8</span>..<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xDF</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced"><a href="/wiki/HLT_(x86_instruction)" title="HLT (x86 instruction)">HLT</a></span></td>
<td>Enter halt state</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xF4</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">IDIV</span></td>
<td>Signed divide</td>
<td>(1) <code>AX = DX:AX / r/m;</code> resulting <code>DX = remainder</code> (2) <code>AL = AX / r/m;</code> resulting <code>AH = remainder</code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xF7/7</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xF6/7</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">IMUL</span></td>
<td>Signed multiply in One-operand form</td>
<td>(1) <code>DX:AX = AX * r/m;</code> (2) <code>AX = AL * r/m</code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x69</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x6B</span> (both 186+), <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xF7/5</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xF6/5</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x0FAF</span> (386+)
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">IN</span></td>
<td>Input from port</td>
<td>(1) <code>AL = port[imm];</code> (2) <code>AL = port[DX];</code> (3) <code>AX = port[imm];</code> (4) <code>AX = port[DX];</code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xE4</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xE5</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xEC</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xED</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">INC</span></td>
<td>Increment by 1</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x40</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x47</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xFE/0</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xFF/0</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced"><a href="/wiki/INT_(x86_instruction)" title="INT (x86 instruction)">INT</a></span></td>
<td>Call to <a href="/wiki/Interrupt" title="Interrupt">interrupt</a></td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xCC</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xCD</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">INTO</span></td>
<td>Call to interrupt if overflow</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xCE</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">IRET</span></td>
<td>Return from interrupt</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xCF</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">Jcc</span></td>
<td><a href="/wiki/Branch_(computer_science)" title="Branch (computer science)">Jump if condition</a></td>
<td>(<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">JA, JAE, JB, JBE, JC, JE, JG, JGE, JL, JLE, JNA, JNAE, JNB, JNBE, JNC, JNE, JNG, JNGE, JNL, JNLE, JNO, JNP, JNS, JNZ, JO, JP, JPE, JPO, JS, JZ</span>)</td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x70</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x7F</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x0F80</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x0F8F</span> (386+)
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">JCXZ</span></td>
<td>Jump if CX is zero</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xE3</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced"><a href="/wiki/JMP_(x86_instruction)" title="JMP (x86 instruction)">JMP</a></span></td>
<td>Jump</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xE9</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xEB</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xFF/4</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xFF/5</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">LAHF</span></td>
<td>Load FLAGS into AH register</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x9F</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">LDS</span></td>
<td>Load DS:r with far pointer</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xC5</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">LEA</span></td>
<td><a href="/wiki/Load_Effective_Address" class="mw-redirect" title="Load Effective Address">Load Effective Address</a></td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x8D</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">LES</span></td>
<td>Load ES:r with far pointer</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xC4</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">LOCK</span></td>
<td>Assert BUS LOCK# signal</td>
<td>(for multiprocessing)</td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xF0</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">LODSB</span></td>
<td>Load string byte. May be used with a <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">REP</span> prefix to repeat the instruction <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">CX</span> times.</td>
<td><code class="mw-highlight mw-highlight-lang-c mw-content-ltr" id="" style="" dir="ltr"><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">DF</span><span class="o">==</span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="n">AL</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">*</span><span class="n">SI</span><span class="o">++</span><span class="p">;</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="n">AL</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">*</span><span class="n">SI</span><span class="o">--</span><span class="p">;</span></code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xAC</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">LODSW</span></td>
<td>Load string word. May be used with a <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">REP</span> prefix to repeat the instruction <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">CX</span> times.</td>
<td><code class="mw-highlight mw-highlight-lang-c mw-content-ltr" id="" style="" dir="ltr"><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">DF</span><span class="o">==</span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="n">AX</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">*</span><span class="n">SI</span><span class="o">++</span><span class="p">;</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="n">AX</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">*</span><span class="n">SI</span><span class="o">--</span><span class="p">;</span></code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xAD</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">LOOP</span>/<br><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">LOOPx</span></td>
<td>Loop control</td>
<td>(<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">LOOPE, LOOPNE, LOOPNZ, LOOPZ</span>) <code class="mw-highlight mw-highlight-lang-c mw-content-ltr" id="" style="" dir="ltr"><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">x</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="o">--</span><span class="n">CX</span><span class="p">)</span><span class="w"> </span><span class="k">goto</span><span class="w"> </span><span class="n">lbl</span><span class="p">;</span></code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xE0</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xE2</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">MOV</span></td>
<td>Move</td>
<td>copies data from one location to another, (1) <code>r/m = r;</code> (2) <code>r = r/m;</code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xA0</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xA3</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">MOVSB</span></td>
<td>Move byte from string to string. May be used with a <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">REP</span> prefix to repeat the instruction <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">CX</span> times.</td>
<td><div class="mw-highlight mw-highlight-lang-c mw-content-ltr" dir="ltr"><pre><span></span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">DF</span><span class="o">==</span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="o">*</span><span class="p">(</span><span class="n">byte</span><span class="o">*</span><span class="p">)</span><span class="n">DI</span><span class="o">++</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">*</span><span class="p">(</span><span class="n">byte</span><span class="o">*</span><span class="p">)</span><span class="n">SI</span><span class="o">++</span><span class="p">;</span>
<span class="k">else</span><span class="w">       </span><span class="o">*</span><span class="p">(</span><span class="n">byte</span><span class="o">*</span><span class="p">)</span><span class="n">DI</span><span class="o">--</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">*</span><span class="p">(</span><span class="n">byte</span><span class="o">*</span><span class="p">)</span><span class="n">SI</span><span class="o">--</span><span class="p">;</span>
</pre></div>.</td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xA4</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">MOVSW</span></td>
<td>Move word from string to string. May be used with a <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">REP</span> prefix to repeat the instruction <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">CX</span> times.</td>
<td><div class="mw-highlight mw-highlight-lang-c mw-content-ltr" dir="ltr"><pre><span></span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">DF</span><span class="o">==</span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="o">*</span><span class="p">(</span><span class="n">word</span><span class="o">*</span><span class="p">)</span><span class="n">DI</span><span class="o">++</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">*</span><span class="p">(</span><span class="n">word</span><span class="o">*</span><span class="p">)</span><span class="n">SI</span><span class="o">++</span><span class="p">;</span>
<span class="k">else</span><span class="w">       </span><span class="o">*</span><span class="p">(</span><span class="n">word</span><span class="o">*</span><span class="p">)</span><span class="n">DI</span><span class="o">--</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">*</span><span class="p">(</span><span class="n">word</span><span class="o">*</span><span class="p">)</span><span class="n">SI</span><span class="o">--</span><span class="p">;</span>
</pre></div></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xA5</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">MUL</span></td>
<td>Unsigned multiply</td>
<td>(1) <code>DX:AX = AX * r/m;</code> (2) <code>AX = AL * r/m;</code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xF7/4</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xF6/4</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">NEG</span></td>
<td>Two's complement negation</td>
<td><code class="mw-highlight mw-highlight-lang-c mw-content-ltr" id="" style="" dir="ltr"><span class="n">r</span><span class="o">/</span><span class="n">m</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="w"> </span><span class="err"></span><span class="w"> </span><span class="n">r</span><span class="o">/</span><span class="n">m</span><span class="p">;</span></code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xF6/3</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xF7/3</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced"><a href="/wiki/NOP_(code)" title="NOP (code)">NOP</a></span></td>
<td>No operation</td>
<td>opcode equivalent to <code class="mw-highlight mw-highlight-lang-text mw-content-ltr" id="" style="" dir="ltr">XCHG EAX, EAX</code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x90</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">NOT</span></td>
<td>Negate the operand, <a href="/wiki/Bitwise_operation#NOT" title="Bitwise operation">logical NOT</a></td>
<td><code class="mw-highlight mw-highlight-lang-c mw-content-ltr" id="" style="" dir="ltr"><span class="n">r</span><span class="o">/</span><span class="n">m</span><span class="w"> </span><span class="o">^=</span><span class="w"> </span><span class="mi">-1</span><span class="p">;</span></code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xF6/2</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xF7/2</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">OR</span></td>
<td><a href="/wiki/Logical_disjunction" title="Logical disjunction">Logical OR</a></td>
<td>(1) <code class="mw-highlight mw-highlight-lang-c mw-content-ltr" id="" style="" dir="ltr"><span class="n">r</span><span class="o">/</span><span class="n">m</span></code> (2) <code class="mw-highlight mw-highlight-lang-c mw-content-ltr" id="" style="" dir="ltr"><span class="n">r</span></code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x08</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x0D</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x80</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x81/1</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x82</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x83/1</span> (186+)
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">OUT</span></td>
<td>Output to port</td>
<td>(1) <code>port[imm] = AL;</code> (2) <code>port[DX] = AL;</code> (3) <code>port[imm] = AX;</code> (4) <code>port[DX] = AX;</code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xE6</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xE7</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xEE</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xEF</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">POP</span></td>
<td>Pop data from <a href="/wiki/Stack_(data_structure)" class="mw-redirect" title="Stack (data structure)">stack</a></td>
<td><code>r/m = *SP++;</code> POP CS (opcode <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x0F</span>) works only on 8086/8088. Later CPUs use <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x0F</span> as a prefix for newer instructions.</td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x07</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x0F</span>(8086/8088 only), <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x17</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x1F</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x58</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x5F</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x8F/0</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">POPF</span></td>
<td>Pop <a href="/wiki/FLAGS_register_(computing)" class="mw-redirect" title="FLAGS register (computing)">FLAGS register</a> from stack</td>
<td><code>FLAGS = *SP++;</code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x9D</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PUSH</span></td>
<td>Push data onto stack</td>
<td><code class="mw-highlight mw-highlight-lang-c mw-content-ltr" id="" style="" dir="ltr"><span class="o">*--</span><span class="n">SP</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">r</span><span class="o">/</span><span class="n">m</span><span class="p">;</span></code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x06</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x0E</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x16</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x1E</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x50</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x57</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x68</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x6A</span> (both 186+), <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xFF/6</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PUSHF</span></td>
<td>Push FLAGS onto stack</td>
<td><code class="mw-highlight mw-highlight-lang-c mw-content-ltr" id="" style="" dir="ltr"><span class="o">*--</span><span class="n">SP</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">FLAGS</span><span class="p">;</span></code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x9C</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">RCL</span></td>
<td>Rotate left (with carry)</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xC0</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xC1/2</span> (186+), <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xD0</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xD3/2</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">RCR</span></td>
<td>Rotate right (with carry)</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xC0</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xC1/3</span> (186+), <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xD0</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xD3/3</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">REPxx</span></td>
<td>Repeat MOVS/STOS/CMPS/LODS/SCAS</td>
<td>(<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">REP, REPE, REPNE, REPNZ, REPZ</span>)</td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xF2</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xF3</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">RET</span></td>
<td>Return from procedure</td>
<td>Not a real instruction. The assembler will translate these to a RETN or a RETF depending on the memory model of the target system.</td>
<td>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">RETN</span></td>
<td>Return from near procedure</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xC2</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xC3</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">RETF</span></td>
<td>Return from far procedure</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xCA</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xCB</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">ROL</span></td>
<td>Rotate left</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xC0</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xC1/0</span> (186+), <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xD0</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xD3/0</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">ROR</span></td>
<td>Rotate right</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xC0</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xC1/1</span> (186+), <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xD0</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xD3/1</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">SAHF</span></td>
<td>Store AH into FLAGS</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x9E</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">SAL</span></td>
<td><a href="/wiki/Arithmetic_shift" title="Arithmetic shift">Shift Arithmetically</a> left (signed shift left)</td>
<td>(1) <code>r/m &lt;&lt;= 1;</code> (2) <code>r/m &lt;&lt;= CL;</code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xC0</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xC1/4</span> (186+), <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xD0</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xD3/4</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">SAR</span></td>
<td>Shift Arithmetically right (signed shift right)</td>
<td>(1) <code>(signed) r/m &gt;&gt;= 1;</code> (2) <code>(signed) r/m &gt;&gt;= CL;</code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xC0</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xC1/7</span> (186+), <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xD0</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xD3/7</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">SBB</span></td>
<td>Subtraction with borrow</td>
<td>alternative 1-byte encoding of <span class="nowrap"><code>SBB AL, AL</code></span> is available via <a href="#Undocumented_instructions">undocumented</a> SALC instruction</td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x18</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x1D</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x80</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x81/3</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x82</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x83/3</span> (186+)
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">SCASB</span></td>
<td>Compare byte string. May be used with a <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">REP</span> prefix to repeat the instruction <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">CX</span> times.</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xAE</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">SCASW</span></td>
<td>Compare word string. May be used with a <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">REP</span> prefix to repeat the instruction <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">CX</span> times.</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xAF</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">SHL</span></td>
<td><a href="/wiki/Logical_shift" title="Logical shift">Shift</a> left (unsigned shift left)</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xC0</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xC1/4</span> (186+), <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xD0</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xD3/4</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">SHR</span></td>
<td>Shift right (unsigned shift right)</td>
<td></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xC0</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xC1/5</span> (186+), <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xD0</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xD3/5</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">STC</span></td>
<td>Set carry flag</td>
<td><code>CF = 1;</code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xF9</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">STD</span></td>
<td>Set direction flag</td>
<td><code>DF = 1;</code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xFD</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced"><a href="/wiki/STI_(x86_instruction)" class="mw-redirect" title="STI (x86 instruction)">STI</a></span></td>
<td>Set interrupt flag</td>
<td><code>IF = 1;</code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xFB</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">STOSB</span></td>
<td>Store byte in string. May be used with a <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">REP</span> prefix to repeat the instruction <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">CX</span> times.</td>
<td><code class="mw-highlight mw-highlight-lang-c mw-content-ltr" id="" style="" dir="ltr"><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">DF</span><span class="o">==</span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="o">*</span><span class="n">ES</span><span class="o">:</span><span class="n">DI</span><span class="o">++</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">AL</span><span class="p">;</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="o">*</span><span class="n">ES</span><span class="o">:</span><span class="n">DI</span><span class="o">--</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">AL</span><span class="p">;</span></code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xAA</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">STOSW</span></td>
<td>Store word in string. May be used with a <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">REP</span> prefix to repeat the instruction <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">CX</span> times.</td>
<td><code class="mw-highlight mw-highlight-lang-c mw-content-ltr" id="" style="" dir="ltr"><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">DF</span><span class="o">==</span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="o">*</span><span class="n">ES</span><span class="o">:</span><span class="n">DI</span><span class="o">++</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">AX</span><span class="p">;</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="o">*</span><span class="n">ES</span><span class="o">:</span><span class="n">DI</span><span class="o">--</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">AX</span><span class="p">;</span></code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xAB</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">SUB</span></td>
<td>Subtraction</td>
<td>(1) <code>r/m -= r/imm;</code> (2) <code>r -= m/imm;</code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x28</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x2D</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x80</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x81/5</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x82</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x83/5</span> (186+)
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced"><a href="/wiki/TEST_(x86_instruction)" title="TEST (x86 instruction)">TEST</a></span></td>
<td>Logical compare (AND)</td>
<td>(1) <code>r/m &amp; r/imm;</code> (2) <code>r &amp; m/imm;</code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x84</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x85</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xA8</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xA9</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xF6/0</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xF7/0</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">WAIT</span></td>
<td>Wait until not busy</td>
<td>Waits until BUSY# pin is inactive (used with <a href="/wiki/Floating-point_unit" title="Floating-point unit">floating-point unit</a>)</td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x9B</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">XCHG</span></td>
<td>Exchange data</td>
<td><code class="mw-highlight mw-highlight-lang-asm mw-content-ltr" id="" style="" dir="ltr"><span class="nf">r</span><span class="w"> </span><span class="p">:</span><span class="err">=</span><span class="p">:</span><span class="w"> </span><span class="no">r</span><span class="err">/</span><span class="no">m</span><span class="c1">;</span></code> A <a href="/wiki/Spinlock" title="Spinlock">spinlock</a> typically uses xchg as an <a href="/wiki/Atomic_operation" class="mw-redirect" title="Atomic operation">atomic operation</a>. (<a href="/wiki/Coma_bug" class="mw-redirect" title="Coma bug">coma bug</a>).</td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x86</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x87</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x91</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x97</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">XLAT</span></td>
<td>Table look-up translation</td>
<td>behaves like <code class="mw-highlight mw-highlight-lang-text mw-content-ltr" id="" style="" dir="ltr">MOV AL, [BX+AL]</code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0xD7</span>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">XOR</span></td>
<td><a href="/wiki/Exclusive_or" title="Exclusive or">Exclusive OR</a></td>
<td>(1) <code>r/m ^= r/imm;</code> (2) <code>r ^= m/imm;</code></td>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x30</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x35</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x80</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x81/6</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x82</span>...<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">0x83/6</span> (186+)
</td></tr></tbody></table>
<h3><span class="mw-headline" id="Added_in_specific_processors">Added in specific processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=3" title="Edit section: Added in specific processors"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span id="Added_with_80186.2F80188"></span><span class="mw-headline" id="Added_with_80186/80188">Added with <a href="/wiki/Intel_80186" title="Intel 80186">80186</a>/<a href="/wiki/Intel_80188" class="mw-redirect" title="Intel 80188">80188</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=4" title="Edit section: Added with 80186/80188"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Meaning</th>
<th>Notes
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">BOUND</span></td>
<td>62 <i>/r</i></td>
<td>Check array index against bounds</td>
<td>raises software interrupt 5 if test fails
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">ENTER</span></td>
<td>C8 <i>iw ib</i></td>
<td>Enter stack frame</td>
<td>Modifies stack for entry to procedure for high level language. Takes two operands: the amount of storage to be allocated on the stack and the nesting level of the procedure.
</td></tr>
<tr>
<td rowspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">INSB/INSW</span>
</td>
<td>6C
</td>
<td rowspan="2">Input from port to string
</td>
<td rowspan="2">equivalent to:
<div class="mw-highlight mw-highlight-lang-nasm mw-content-ltr" dir="ltr"><pre><span></span><span class="nf">IN</span><span class="w"> </span><span class="nb">AX</span><span class="p">,</span><span class="w"> </span><span class="nb">DX</span>
<span class="nf">MOV</span><span class="w"> </span><span class="nb">ES</span><span class="p">:[</span><span class="nb">DI</span><span class="p">],</span><span class="w"> </span><span class="nb">AX</span>
<span class="c1">; adjust DI according to operand size and DF</span>
</pre></div>
</td></tr>
<tr>
<td>6D
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">LEAVE</span></td>
<td>C9</td>
<td>Leave stack frame</td>
<td>Releases the local stack storage created by the previous ENTER instruction.
</td></tr>
<tr>
<td rowspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">OUTSB/OUTSW</span>
</td>
<td>6E
</td>
<td rowspan="2">Output string to port
</td>
<td rowspan="2">equivalent to:
<div class="mw-highlight mw-highlight-lang-nasm mw-content-ltr" dir="ltr"><pre><span></span><span class="nf">MOV</span><span class="w"> </span><span class="nb">AX</span><span class="p">,</span><span class="w"> </span><span class="nb">DS</span><span class="p">:[</span><span class="nb">SI</span><span class="p">]</span>
<span class="nf">OUT</span><span class="w"> </span><span class="nb">DX</span><span class="p">,</span><span class="w"> </span><span class="nb">AX</span>
<span class="c1">; adjust SI according to operand size and DF</span>
</pre></div>
</td></tr>
<tr>
<td>6F
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">POPA</span></td>
<td>61</td>
<td>Pop all general purpose registers from stack</td>
<td>equivalent to:
<div class="mw-highlight mw-highlight-lang-nasm mw-content-ltr" dir="ltr"><pre><span></span><span class="nf">POP</span><span class="w"> </span><span class="nb">DI</span>
<span class="nf">POP</span><span class="w"> </span><span class="nb">SI</span>
<span class="nf">POP</span><span class="w"> </span><span class="nb">BP</span>
<span class="nf">POP</span><span class="w"> </span><span class="nb">AX</span><span class="w"> </span><span class="c1">; no POP SP here, all it does is ADD SP, 2 (since AX will be overwritten later)</span>
<span class="nf">POP</span><span class="w"> </span><span class="nb">BX</span>
<span class="nf">POP</span><span class="w"> </span><span class="nb">DX</span>
<span class="nf">POP</span><span class="w"> </span><span class="nb">CX</span>
<span class="nf">POP</span><span class="w"> </span><span class="nb">AX</span>
</pre></div>
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PUSHA</span></td>
<td>60</td>
<td>Push all general purpose registers onto stack</td>
<td>equivalent to:
<div class="mw-highlight mw-highlight-lang-nasm mw-content-ltr" dir="ltr"><pre><span></span><span class="nf">PUSH</span><span class="w"> </span><span class="nb">AX</span>
<span class="nf">PUSH</span><span class="w"> </span><span class="nb">CX</span>
<span class="nf">PUSH</span><span class="w"> </span><span class="nb">DX</span>
<span class="nf">PUSH</span><span class="w"> </span><span class="nb">BX</span>
<span class="nf">PUSH</span><span class="w"> </span><span class="nb">SP</span><span class="w"> </span><span class="c1">; The value stored is the initial SP value</span>
<span class="nf">PUSH</span><span class="w"> </span><span class="nb">BP</span>
<span class="nf">PUSH</span><span class="w"> </span><span class="nb">SI</span>
<span class="nf">PUSH</span><span class="w"> </span><span class="nb">DI</span>
</pre></div>
</td></tr>
<tr>
<td rowspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PUSH</span> immediate
</td>
<td>6A <i>ib</i>
</td>
<td rowspan="2">Push an immediate byte/word value onto the stack
</td>
<td rowspan="2">example:
<div class="mw-highlight mw-highlight-lang-nasm mw-content-ltr" dir="ltr"><pre><span></span><span class="nf">PUSH</span><span class="w"> </span><span class="mh">12h</span>
<span class="nf">PUSH</span><span class="w"> </span><span class="mh">1200h</span>
</pre></div>
</td></tr>
<tr>
<td>68 <i>iw</i>
</td></tr>
<tr>
<td rowspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">IMUL</span> immediate
</td>
<td>6B <i>/r ib</i>
</td>
<td rowspan="2">Signed and unsigned multiplication of immediate byte/word value
</td>
<td rowspan="2">example:
<div class="mw-highlight mw-highlight-lang-nasm mw-content-ltr" dir="ltr"><pre><span></span><span class="nf">IMUL</span><span class="w"> </span><span class="nb">BX</span><span class="p">,</span><span class="mh">12h</span>
<span class="nf">IMUL</span><span class="w"> </span><span class="nb">DX</span><span class="p">,</span><span class="mh">1200h</span>
<span class="nf">IMUL</span><span class="w"> </span><span class="nb">CX</span><span class="p">,</span><span class="w"> </span><span class="nb">DX</span><span class="p">,</span><span class="w"> </span><span class="mh">12h</span>
<span class="nf">IMUL</span><span class="w"> </span><span class="nb">BX</span><span class="p">,</span><span class="w"> </span><span class="nb">SI</span><span class="p">,</span><span class="w"> </span><span class="mh">1200h</span>
<span class="nf">IMUL</span><span class="w"> </span><span class="nb">DI</span><span class="p">,</span><span class="w"> </span><span class="kt">word</span><span class="w"> </span><span class="nv">ptr</span><span class="w"> </span><span class="p">[</span><span class="nb">BX</span><span class="o">+</span><span class="nb">SI</span><span class="p">],</span><span class="w"> </span><span class="mh">12h</span>
<span class="nf">IMUL</span><span class="w"> </span><span class="nb">SI</span><span class="p">,</span><span class="w"> </span><span class="kt">word</span><span class="w"> </span><span class="nv">ptr</span><span class="w"> </span><span class="p">[</span><span class="nb">BP</span><span class="o">-</span><span class="mi">4</span><span class="p">],</span><span class="w"> </span><span class="mh">1200h</span>
</pre></div>
<p>Note that since the lower half is the same for unsigned and signed multiplication, this version of the instruction can be used for unsigned multiplication as well.
</p>
</td></tr>
<tr>
<td>69 <i>/r iw</i>
</td></tr>
<tr>
<td rowspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">SHL/SHR/SAL/SAR/ROL/ROR/RCL/RCR</span> immediate
</td>
<td>C0
</td>
<td rowspan="2">Rotate/shift bits with an immediate value greater than 1
</td>
<td rowspan="2">example:
<div class="mw-highlight mw-highlight-lang-nasm mw-content-ltr" dir="ltr"><pre><span></span><span class="nf">ROL</span><span class="w"> </span><span class="nb">AX</span><span class="p">,</span><span class="mi">3</span>
<span class="nf">SHR</span><span class="w"> </span><span class="nb">BL</span><span class="p">,</span><span class="mi">3</span>
</pre></div>
</td></tr>
<tr>
<td>C1
</td></tr></tbody></table>
<h4><span class="mw-headline" id="Added_with_80286">Added with <a href="/wiki/80286" class="mw-redirect" title="80286">80286</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=5" title="Edit section: Added with 80286"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The new instructions added in 80286 add support for x86 <a href="/wiki/Protected_mode" title="Protected mode">protected mode</a>. Some but not all of the instructions are available in <a href="/wiki/Real_mode" title="Real mode">real mode</a> as well.
</p>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Instruction description</th>
<th>Real mode</th>
<th><a href="/wiki/Protection_ring" title="Protection ring">Ring</a>
</th></tr>
<tr>
<th colspan="5">
</th></tr>
<tr>
<td><code>LGDT m16&amp;32</code><sup id="cite_ref-gdt_idt_descriptor_3-0" class="reference"><a href="#cite_note-gdt_idt_descriptor-3">[a]</a></sup>
</td>
<td><code>0F 01 /2</code>
</td>
<td>Load GDTR (<a href="/wiki/Global_Descriptor_Table" title="Global Descriptor Table">Global Descriptor Table</a> Register) from memory.<sup id="cite_ref-i286_serialize_4-0" class="reference"><a href="#cite_note-i286_serialize-4">[b]</a></sup>
</td>
<td rowspan="4" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td>
<td rowspan="6" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">0
</td></tr>
<tr>
<td><span class="nowrap"><code>LIDT m16&amp;32</code><sup id="cite_ref-gdt_idt_descriptor_3-1" class="reference"><a href="#cite_note-gdt_idt_descriptor-3">[a]</a></sup></span>
</td>
<td><code>0F 01 /3</code>
</td>
<td>Load IDTR (Interrupt Descriptor Table Register) from memory.<sup id="cite_ref-i286_serialize_4-1" class="reference"><a href="#cite_note-i286_serialize-4">[b]</a></sup><br>The IDTR controls not just the address/size of the IDT (<a href="/wiki/Interrupt_Descriptor_Table" class="mw-redirect" title="Interrupt Descriptor Table">interrupt Descriptor Table</a>) in <a href="/wiki/Protected_mode" title="Protected mode">protected mode</a>, but the IVT (Interrupt Vector Table) in <a href="/wiki/Real_mode" title="Real mode">real mode</a> as well.
</td></tr>
<tr>
<td><code>LMSW r/m16</code>
</td>
<td><code>0F 01 /6</code>
</td>
<td>Load MSW (Machine Status Word) from 16-bit register or memory.<sup id="cite_ref-i286_serialize_4-2" class="reference"><a href="#cite_note-i286_serialize-4">[b]</a></sup><sup id="cite_ref-6" class="reference"><a href="#cite_note-6">[c]</a></sup>
</td></tr>
<tr>
<td><code>CLTS</code>
</td>
<td><code>0F 06</code>
</td>
<td>Clear task-switched flag in the MSW.
</td></tr>
<tr>
<td><code>LLDT r/m16</code>
</td>
<td><code>0F 00 /2</code>
</td>
<td>Load LDTR (Local Descriptor Table Register) from 16-bit register or memory.<sup id="cite_ref-i286_serialize_4-3" class="reference"><a href="#cite_note-i286_serialize-4">[b]</a></sup>
</td>
<td rowspan="2" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">#UD
</td></tr>
<tr>
<td><code><a href="/wiki/Load_Task_Register" class="mw-redirect" title="Load Task Register">LTR</a> r/m16</code>
</td>
<td><code>0F 00 /3</code>
</td>
<td>Load TR (Task Register) from 16-bit register or memory.<sup id="cite_ref-i286_serialize_4-4" class="reference"><a href="#cite_note-i286_serialize-4">[b]</a></sup>
<p>The TSS (<a href="/wiki/Task_State_Segment" class="mw-redirect" title="Task State Segment">Task State Segment</a>) specified by the 16-bit argument is marked busy, but a task switch is not done.
</p>
</td></tr>
<tr>
<th colspan="5">
</th></tr>
<tr>
<td><span class="nowrap"><code>SGDT m16&amp;32</code><sup id="cite_ref-gdt_idt_descriptor_3-2" class="reference"><a href="#cite_note-gdt_idt_descriptor-3">[a]</a></sup></span>
</td>
<td><code>0F 01 /0</code>
</td>
<td>Store GDTR to memory.
</td>
<td rowspan="3" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td>
<td rowspan="5" style="background:#bfd; color:black; vertical-align:middle; text-align:center;" class="table-yes2">Usually 3<sup id="cite_ref-10" class="reference"><a href="#cite_note-10">[d]</a></sup>
</td></tr>
<tr>
<td><code>SIDT m16&amp;32</code><sup id="cite_ref-gdt_idt_descriptor_3-3" class="reference"><a href="#cite_note-gdt_idt_descriptor-3">[a]</a></sup>
</td>
<td><code>0F 01 /1</code>
</td>
<td>Store IDTR to memory.
</td></tr>
<tr>
<td><code>SMSW r/m16</code>
</td>
<td><code>0F 01 /4</code>
</td>
<td>Store MSW to register or 16-bit memory.<sup id="cite_ref-i286_extend16_11-0" class="reference"><a href="#cite_note-i286_extend16-11">[e]</a></sup>
</td></tr>
<tr>
<td><code>SLDT r/m16</code>
</td>
<td><code>0F 00 /0</code>
</td>
<td>Store LDTR to register or 16-bit memory.<sup id="cite_ref-i286_extend16_11-1" class="reference"><a href="#cite_note-i286_extend16-11">[e]</a></sup>
</td>
<td rowspan="2" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">#UD
</td></tr>
<tr>
<td><code>STR r/m16</code>
</td>
<td><code>0F 00 /1</code>
</td>
<td>Store TR to register or 16-bit memory.<sup id="cite_ref-i286_extend16_11-2" class="reference"><a href="#cite_note-i286_extend16-11">[e]</a></sup>
</td></tr>
<tr>
<th colspan="5">
</th></tr>
<tr>
<td><span class="nowrap"><code>ARPL r/m16,r16</code></span>
</td>
<td><code>63 /r</code><sup id="cite_ref-12" class="reference"><a href="#cite_note-12">[f]</a></sup>
</td>
<td>Adjust RPL (Requested <a href="/wiki/Protection_ring#Privilege_level" title="Protection ring">Privilege Level</a>) field of selector. The operation performed is:<pre>if (dst &amp; 3) &lt; (src &amp; 3) then
   dst = (dst &amp; 0xFFFC) | (src &amp; 3)
   eflags.zf = 1
else
   eflags.zf = 0</pre>
</td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">#UD<sup id="cite_ref-15" class="reference"><a href="#cite_note-15">[g]</a></sup>
</td>
<td rowspan="5" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td></tr>
<tr>
<td><code>LAR r,r/m16</code>
</td>
<td><code>0F 02 /r</code>
</td>
<td>Load access rights byte from the specified <a href="/wiki/Segment_descriptor" title="Segment descriptor">segment descriptor</a>.<br>Reads bytes 4-7 of segment descriptor, bitwise-ANDs it with <code>0x00FxFF00</code>,<sup id="cite_ref-17" class="reference"><a href="#cite_note-17">[h]</a></sup> then stores the bottom 16/32 bits of the result in destination register. Sets <a href="/wiki/FLAGS_register" title="FLAGS register">EFLAGS</a>.ZF=1 if the descriptor could be loaded, ZF=0 otherwise.
</td>
<td rowspan="4" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">#UD
</td></tr>
<tr>
<td><code>LSL r,r/m16</code>
</td>
<td><code>0F 03 /r</code>
</td>
<td>Load segment limit from the specified segment descriptor. Sets ZF=1 if the descriptor could be loaded, ZF=0 otherwise.
</td></tr>
<tr>
<td><code>VERR r/m16</code>
</td>
<td><span class="nowrap"><code>0F 00 /4</code></span>
</td>
<td>Verify a segment for reading. Sets ZF=1 if segment can be read, ZF=0 otherwise.
</td></tr>
<tr>
<td><code>VERW r/m16</code>
</td>
<td><code>0F 00 /5</code>
</td>
<td>Verify a segment for writing. Sets ZF=1 if segment can be written, ZF=0 otherwise.<sup id="cite_ref-20" class="reference"><a href="#cite_note-20">[i]</a></sup>
</td></tr>
<tr>
<th colspan="5">
</th></tr>
<tr>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">&nbsp;<a href="/wiki/LOADALL" title="LOADALL">LOADALL</a></span><sup id="cite_ref-i286_undoc_23-0" class="reference"><a href="#cite_note-i286_undoc-23">[j]</a></sup>
</td>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">&nbsp;0F 05</span>
</td>
<td>Load all CPU registers from a 102-byte data structure starting at physical address <code>800h</code>, including "hidden" part of segment descriptor registers.
</td>
<td rowspan="2" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td>
<td rowspan="2" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">0
</td></tr>
<tr>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">&nbsp;STOREALL</span><sup id="cite_ref-i286_undoc_23-1" class="reference"><a href="#cite_note-i286_undoc-23">[j]</a></sup>
</td>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">&nbsp;F1 0F 04</span>
</td>
<td>Store all CPU registers to a 102-byte data structure starting at physical address <code>800h</code>, then shut down CPU.
</td></tr></tbody></table>
<style data-mw-deduplicate="TemplateStyles:r1217336898">.mw-parser-output .reflist{font-size:90%;margin-bottom:0.5em;list-style-type:decimal}.mw-parser-output .reflist .references{font-size:100%;margin-bottom:0;list-style-type:inherit}.mw-parser-output .reflist-columns-2{column-width:30em}.mw-parser-output .reflist-columns-3{column-width:25em}.mw-parser-output .reflist-columns{margin-top:0.3em}.mw-parser-output .reflist-columns ol{margin-top:0}.mw-parser-output .reflist-columns li{page-break-inside:avoid;break-inside:avoid-column}.mw-parser-output .reflist-upper-alpha{list-style-type:upper-alpha}.mw-parser-output .reflist-upper-roman{list-style-type:upper-roman}.mw-parser-output .reflist-lower-alpha{list-style-type:lower-alpha}.mw-parser-output .reflist-lower-greek{list-style-type:lower-greek}.mw-parser-output .reflist-lower-roman{list-style-type:lower-roman}</style><div class="reflist reflist-lower-alpha">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-gdt_idt_descriptor-3"><span class="mw-cite-backlink">^ <a href="#cite_ref-gdt_idt_descriptor_3-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-gdt_idt_descriptor_3-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-gdt_idt_descriptor_3-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-gdt_idt_descriptor_3-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text">The descriptors used by the <code>LGDT</code>, <code>LIDT</code>, <code>SGDT</code> and <code>SIDT</code> instructions consist of a 2-part data structure. The first part is a 16-bit value, specifying table size in bytes minus 1. The second part is a 32-bit value (64-bit value in 64-bit mode), specifying the linear start address of the table.<br>For <code>LGDT</code> and <code>LIDT</code> with a 16-bit operand size, the address is ANDed with 00FFFFFFh.

On Intel (but not AMD) CPUs, the <code>SGDT</code> and <code>SIDT</code> instructions with a 16-bit operand size is  as of <a rel="nofollow" class="external text" href="https://kib.kiev.ua/x86docs/Intel/SDMs/325462-079.pdf">Intel SDM revision 079, March 2023</a>  documented to write a descriptor to memory with the last byte being set to 0. However, observed behavior is that bits 31:24 of the descriptor table address are written instead.<sup id="cite_ref-2" class="reference"><a href="#cite_note-2">[2]</a></sup></span>
</li>
<li id="cite_note-i286_serialize-4"><span class="mw-cite-backlink">^ <a href="#cite_ref-i286_serialize_4-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-i286_serialize_4-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-i286_serialize_4-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-i286_serialize_4-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-i286_serialize_4-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text">The <code>LGDT</code>, <code>LIDT</code>, <code>LLDT</code>, <code>LMSW</code> and <code>LTR</code> instructions are serializing on <a href="/wiki/Pentium_(original)" title="Pentium (original)">Pentium</a> and later processors.</span>
</li>
<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-6">^</a></b></span> <span class="reference-text">On 80386 and later, the "Machine Status Word" is the same as the <a href="/wiki/Control_register#CR0" title="Control register">CR0 control register</a>  however, the <code>LMSW</code> instruction can only modify the bottom 4 bits of this register and cannot clear bit 0. The inability to clear bit 0 means that <code>LMSW</code> can be used to enter but not leave x86 <a href="/wiki/Protected_Mode" class="mw-redirect" title="Protected Mode">Protected Mode</a>.<br>On 80286, it is not possible to leave Protected Mode at all (neither with <code>LMSW</code> nor with <code>LOADALL</code><sup id="cite_ref-loadall286_doc_5-0" class="reference"><a href="#cite_note-loadall286_doc-5">[3]</a></sup>) without a <a href="/wiki/Hardware_reset" title="Hardware reset">CPU reset</a>  on 80386 and later, it is possible to leave Protected Mode, but this requires the use of the 80386-and-later <code>MOV</code> to <code>CR0</code> instruction.</span>
</li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text">If <code><a href="/wiki/Control_register#CR4" title="Control register">CR4</a>.UMIP=1</code> is set, then the <code>SGDT</code>, <code>SIDT</code>, <code>SLDT</code>, <code>SMSW</code> and <code>STR</code> instructions can only run in Ring 0.<br>These instructions were unprivileged on all x86 CPUs from 80286 onwards until the introduction of UMIP in 2017.<sup id="cite_ref-7" class="reference"><a href="#cite_note-7">[4]</a></sup>
This has been a significant security problem for software-based virtualization, since it enables these instructions to be used by a VM guest to detect that it is running inside a VM.<sup id="cite_ref-8" class="reference"><a href="#cite_note-8">[5]</a></sup><sup id="cite_ref-9" class="reference"><a href="#cite_note-9">[6]</a></sup></span>
</li>
<li id="cite_note-i286_extend16-11"><span class="mw-cite-backlink">^ <a href="#cite_ref-i286_extend16_11-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-i286_extend16_11-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-i286_extend16_11-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text">The <code>SMSW</code>, <code>SLDT</code> and <code>STR</code> instructions always use an operand size of 16 bits when used with a memory argument. With a register argument on 80386 or later processors, wider destination operand sizes are available and behave as follows:
<ul><li><code>SMSW</code>: Stores full <a href="/wiki/Control_register#CR0" title="Control register">CR0</a> in x86-64 <a href="/wiki/Long_mode" title="Long mode">long mode</a>, undefined otherwise.</li>
<li><code>SLDT</code>: Zero-extends 16-bit argument on <a href="/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a> and later processors, undefined on earlier processors.</li>
<li><code>STR</code>: Zero-extends 16-bit argument.</li></ul>
</span></li>
<li id="cite_note-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-12">^</a></b></span> <span class="reference-text">In 64-bit <a href="/wiki/Long_mode" title="Long mode">long mode</a>, the <code>ARPL</code> instruction is not available  the <code>63 /r</code> opcode has been reassigned to the 64-bit-mode-only <code>MOVSXD</code> instruction.</span>
</li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-15">^</a></b></span> <span class="reference-text">The <code>ARPL</code> instruction causes #UD in <a href="/wiki/Real_mode" title="Real mode">Real mode</a> and <a href="/wiki/Virtual_8086_Mode" class="mw-redirect" title="Virtual 8086 Mode">Virtual 8086 Mode</a>  Windows 95 and OS/2 2.x are known to make extensive use of this #UD to use the <code>63</code> opcode as a one-byte breakpoint to transition from Virtual 8086 Mode to kernel mode.<sup id="cite_ref-13" class="reference"><a href="#cite_note-13">[7]</a></sup><sup id="cite_ref-14" class="reference"><a href="#cite_note-14">[8]</a></sup></span>
</li>
<li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-17">^</a></b></span> <span class="reference-text">Bits 19:16 of this mask are documented as "undefined" on Intel CPUs.<sup id="cite_ref-16" class="reference"><a href="#cite_note-16">[9]</a></sup> On AMD CPUs, the mask is documented as <code>0x00FFFF00</code>.</span>
</li>
<li id="cite_note-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-20">^</a></b></span> <span class="reference-text">On some Intel CPU/microcode combinations from 2019 onwards, the <code>VERW</code> instruction also flushes microarchitectural data buffers. This enables it to be used as part of workarounds for <a href="/wiki/Microarchitectural_Data_Sampling" title="Microarchitectural Data Sampling">Microarchitectural Data Sampling</a> security vulnerabilities.<sup id="cite_ref-18" class="reference"><a href="#cite_note-18">[10]</a></sup><sup id="cite_ref-19" class="reference"><a href="#cite_note-19">[11]</a></sup></span>
</li>
<li id="cite_note-i286_undoc-23"><span class="mw-cite-backlink">^ <a href="#cite_ref-i286_undoc_23-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-i286_undoc_23-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Undocumented, 80286 only.<sup id="cite_ref-loadall286_doc_5-1" class="reference"><a href="#cite_note-loadall286_doc-5">[3]</a></sup><sup id="cite_ref-21" class="reference"><a href="#cite_note-21">[12]</a></sup><sup id="cite_ref-22" class="reference"><a href="#cite_note-22">[13]</a></sup> (A different variant of <code>LOADALL</code> with a different opcode and memory layout exists on 80386.)</span>
</li>
</ol></div></div>
<h4><span class="mw-headline" id="Added_with_80386">Added with <a href="/wiki/80386" class="mw-redirect" title="80386">80386</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=6" title="Edit section: Added with 80386"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The 80386 added support for 32-bit operation to the x86 instruction set. This was done by widening the general-purpose registers to 32 bits and introducing the concepts of <i>OperandSize</i> and <i>AddressSize</i>  most instruction forms that would previously take 16-bit data arguments were given the ability to take 32-bit arguments by setting their OperandSize to 32 bits, and instructions that could take 16-bit address arguments were given the ability to take 32-bit address arguments by setting their AddressSize to 32 bits. (Instruction forms that work on 8-bit data continue to be 8-bit regardless of OperandSize. Using a data size of 16 bits will cause only the bottom 16 bits of the 32-bit general-purpose registers to be modified  the top 16 bits are left unchanged.)
</p><p>The default OperandSize and AddressSize to use for each instruction is given by the D bit of the <a href="/wiki/Segment_descriptor" title="Segment descriptor">segment descriptor</a> of the current code segment - <code>D=0</code> makes both 16-bit, <code>D=1</code> makes both 32-bit. Additionally, they can be overridden on a per-instruction basis with two new instruction prefixes that were introduced in the 80386:
</p>
<ul><li><code>66h</code>: OperandSize override. Will change OperandSize from 16-bit to 32-bit if <code>CS.D=0</code>, or from 32-bit to 16-bit if <code>CS.D=1</code>.</li>
<li><code>67h</code>: AddressSize override. Will change AddressSize from 16-bit to 32-bit if <code>CS.D=0</code>, or from 32-bit to 16-bit if <code>CS.D=1</code>.</li></ul>
<p>The 80386 also introduced the two new segment registers <code>FS</code> and <code>GS</code> as well as the x86 <a href="/wiki/Control_register" title="Control register">control</a>, <a href="/wiki/X86_debug_register" title="X86 debug register">debug</a> and <a href="/wiki/Test_register" title="Test register">test registers</a>.
</p><p>The new instructions introduced in the 80386 can broadly be subdivided into two classes:
</p>
<ul><li>Pre-existing opcodes that needed new mnemonics for their 32-bit OperandSize variants (e.g. <code>CWDE</code>, <code>LODSD</code>)</li>
<li>New opcodes that introduced new functionality (e.g. <code>SHLD</code>, <code>SETcc</code>)</li></ul>
<p>For instruction forms where the operand size can be inferred from the instruction's arguments (e.g. <code>ADD EAX,EBX</code> can be inferred to have a 32-bit OperandSize due to its use of EAX as an argument), new instruction mnemonics are not needed and not provided.
</p>
<table class="wikitable sortable">
<caption>80386: new instruction mnemonics for 32-bit variants of older opcodes
</caption>
<tbody><tr>
<th>Type</th>
<th>Instruction mnemonic</th>
<th>Opcode</th>
<th>Description</th>
<th>Mnemonic for older 16-bit variant</th>
<th><a href="/wiki/Protection_ring" title="Protection ring">Ring</a>
</th></tr>
<tr>
<td rowspan="7">String instructions<sup id="cite_ref-24" class="reference"><a href="#cite_note-24">[a]</a></sup><sup id="cite_ref-25" class="reference"><a href="#cite_note-25">[b]</a></sup>
</td>
<td><code>LODSD</code></td>
<td><code>AD</code></td>
<td>Load string doubleword: <code>EAX&nbsp;:= DS:[rSI]</code></td>
<td><code>LODSW</code>
</td>
<td rowspan="5" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td></tr>
<tr>
<td><code>STOSD</code></td>
<td><code>AB</code></td>
<td>Store string doubleword: <code>ES:[rDI]&nbsp;:= EAX</code></td>
<td><code>STOSW</code>
</td></tr>
<tr>
<td><code>MOVSD</code></td>
<td><code>A5</code></td>
<td>Move string doubleword: <code>ES:[rDI]&nbsp;:= DS:[rSI]</code></td>
<td><code>MOVSW</code>
</td></tr>
<tr>
<td><code>CMPSD</code></td>
<td><code>A7</code></td>
<td>Compare string doubleword: <pre>temp1&nbsp;:= DS:[rSI]
temp2&nbsp;:= ES:[rDI]
CMP temp1, temp2 /* 32-bit compare and set EFLAGS */</pre></td>
<td><code>CMPSW</code>
</td></tr>
<tr>
<td><code>SCASD</code></td>
<td><code>AF</code></td>
<td>Scan string doubleword: <pre>temp1&nbsp;:= ES:[rDI]
CMP EAX, temp1 /* 32-bit compare and set EFLAGS */</pre></td>
<td><code>SCASW</code>
</td></tr>
<tr>
<td><code>INSD</code></td>
<td><code>6D</code></td>
<td>Input string from doubleword I/O port:<code>ES:[rDI]&nbsp;:= port[DX]</code><sup id="cite_ref-26" class="reference"><a href="#cite_note-26">[c]</a></sup></td>
<td><code>INSW</code></td>
<td rowspan="2" style="background: #FFE3E3; color: black; vertical-align: middle; text-align: center;" class="table-no2">Usually 0<sup id="cite_ref-27" class="reference"><a href="#cite_note-27">[d]</a></sup>
</td></tr>
<tr>
<td><code>OUTSD</code></td>
<td><code>6F</code></td>
<td>Output string to doubleword I/O port:<code>port[DX]&nbsp;:= DS:[rSI]</code></td>
<td><code>OUTSW</code>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td rowspan="8">Other
</td>
<td><code>CWDE</code></td>
<td><code>98</code></td>
<td><a href="/wiki/Sign_extension" title="Sign extension">Sign-extend</a> 16-bit value in AX to 32-bit value in EAX<sup id="cite_ref-28" class="reference"><a href="#cite_note-28">[e]</a></sup></td>
<td><code>CBW</code>
</td>
<td rowspan="5" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td></tr>
<tr>
<td><code>CDQ</code></td>
<td><code>99</code></td>
<td>Sign-extend 32-bit value in EAX to 64-bit value in EDX:EAX.
<p>Mainly used to prepare a dividend for the 32-bit <code>IDIV</code> (signed divide) instruction.
</p>
</td>
<td><code>CWD</code>
</td></tr>
<tr>
<td><span class="nowrap"><code>JECXZ rel8</code></span></td>
<td><span class="nowrap"><code>E3 <i>cb</i></code></span><sup id="cite_ref-29" class="reference"><a href="#cite_note-29">[f]</a></sup></td>
<td>Jump if ECX is zero</td>
<td><code>JCXZ</code>
</td></tr>
<tr>
<td><code>PUSHAD</code></td>
<td><code>60</code></td>
<td>Push all 32-bit registers onto stack<sup id="cite_ref-30" class="reference"><a href="#cite_note-30">[g]</a></sup></td>
<td><code>PUSHA</code>
</td></tr>
<tr>
<td><code>POPAD</code></td>
<td><code>61</code></td>
<td>Pop all 32-bit general-purpose registers off stack<sup id="cite_ref-31" class="reference"><a href="#cite_note-31">[h]</a></sup></td>
<td><code>POPA</code>
</td></tr>
<tr>
<td><code>PUSHFD</code></td>
<td><code>9C</code></td>
<td>Push 32-bit E<a href="/wiki/FLAGS_register" title="FLAGS register">FLAGS register</a> onto stack</td>
<td><code>PUSHF</code>
</td>
<td rowspan="3" style="background:#bfd; color:black; vertical-align:middle; text-align:center;" class="table-yes2">Usually 3<sup id="cite_ref-32" class="reference"><a href="#cite_note-32">[i]</a></sup>
</td></tr>
<tr>
<td><code>POPFD</code></td>
<td><code>9D</code></td>
<td>Pop 32-bit EFLAGS register off stack</td>
<td><code>POPF</code>
</td></tr>
<tr>
<td><code>IRETD</code></td>
<td><code>CF</code></td>
<td>32-bit interrupt return. Differs from the older 16-bit <code>IRET</code> instruction in that it will pop interrupt return items (EIP,CS,EFLAGS; also ESP<sup id="cite_ref-35" class="reference"><a href="#cite_note-35">[j]</a></sup> and SS if there is a <a href="/wiki/Privilege_level" class="mw-redirect" title="Privilege level">CPL</a> change) off the stack as 32-bit items instead of 16-bit items. Should be used to return from interrupts when the interrupt handler was entered through a 32-bit <a href="/wiki/Interrupt_descriptor_table" title="Interrupt descriptor table">IDT</a> interrupt/trap gate.
<p>Instruction is serializing.
</p>
</td>
<td><code>IRET</code>
</td></tr></tbody></table>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1217336898"><div class="reflist reflist-lower-alpha">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-24">^</a></b></span> <span class="reference-text">For the 32-bit string instructions, the  notation is used to indicate that the indicated register is post-decremented by 4 if <code>EFLAGS.DF=1</code> and post-incremented by 4 otherwise.<br>For the operands where the DS segment is indicated, the DS segment can be overridden by a segment-override prefix  where the ES segment is indicated, the segment is always ES and cannot be overridden.<br>The choice of whether to use the 16-bit SI/DI registers or the 32-bit ESI/EDI registers as the address registers to use is made by AddressSize, overridable with the <code>67</code> prefix.</span>
</li>
<li id="cite_note-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-25">^</a></b></span> <span class="reference-text">The 32-bit string instructions accept repeat-prefixes in the same way as older 8/16-bit string instructions.<br>For <code>LODSD</code>, <code>STOSD</code>, <code>MOVSD</code>, <code>INSD</code> and <code>OUTSD</code>, the <code>REP</code> prefix (<code>F3</code>) will repeat the instruction the number of times specified in rCX (CX or ECX, decided by AddressSize), decrementing rCX for each iteration (with rCX=0 resulting in no-op and proceeding to the next instruction).<br>For <code>CMPSD</code> and <code>SCASD</code>, the <code>REPE</code> (<code>F3</code>) and <code>REPNE</code> (<code>F2</code>) prefixes are available, which will repeat the instruction but only as long as the flag condition (ZF=1 for <code>REPE</code>, ZF=0 for <code>REPNE</code>) holds true.</span>
</li>
<li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="#cite_ref-26">^</a></b></span> <span class="reference-text">For the <code>INSB/W/D</code> instructions, the memory access rights for the <code>ES:[rDI]</code> memory address might not be checked until after the port access has been performed  if this check fails (e.g. page fault or other memory exception), then the data item read from the port is lost. As such, it is not recommended to use this instruction to access an I/O port that performs any kind of side effect upon read.</span>
</li>
<li id="cite_note-27"><span class="mw-cite-backlink"><b><a href="#cite_ref-27">^</a></b></span> <span class="reference-text">I/O port access is only allowed when <a href="/wiki/Protection_ring#Privilege_level" title="Protection ring">CPLIOPL</a> or the <a href="/wiki/Task_state_segment#I/O_port_permissions" title="Task state segment">I/O port permission bitmap</a> bits for the port to access are all set to 0.</span>
</li>
<li id="cite_note-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-28">^</a></b></span> <span class="reference-text">The <code>CWDE</code> instruction differs from the older <code>CWD</code> instruction in that <code>CWD</code> would sign-extend the 16-bit value in AX into a 32-bit value in the DX:AX register pair.</span>
</li>
<li id="cite_note-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-29">^</a></b></span> <span class="reference-text">For the <code>E3</code> opcode (<code>JCXZ</code>/<code>JECXZ</code>), the choice of whether the instruction will use <code>CX</code> or <code>ECX</code> for its comparison (and consequently which mnemonic to use) is based on the AddressSize, not OperandSize. (OperandSize instead controls whether the jump destination should be truncated to 16 bits or not).<br>This also applies to the loop instructions <code>LOOP</code>,<code>LOOPE</code>,<code>LOOPNE</code> (opcodes <code>E0</code>,<code>E1</code>,<code>E2</code>), however, unlike <code>JCXZ</code>/<code>JECXZ</code>, these instructions have not been given new mnemonics for their ECX-using variants.</span>
</li>
<li id="cite_note-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-30">^</a></b></span> <span class="reference-text">For <code>PUSHA(D)</code>, the value of SP/ESP pushed onto the stack is the value it had just before the <code>PUSHA(D)</code> instruction started executing.</span>
</li>
<li id="cite_note-31"><span class="mw-cite-backlink"><b><a href="#cite_ref-31">^</a></b></span> <span class="reference-text">For <code>POPA</code>/<code>POPAD</code>, the stack item corresponding to SP/ESP is popped off the stack (performing a memory read), but not placed into SP/ESP.</span>
</li>
<li id="cite_note-32"><span class="mw-cite-backlink"><b><a href="#cite_ref-32">^</a></b></span> <span class="reference-text">The <code>PUSHFD</code> and <code>POPFD</code> instructions will cause a #GP exception if executed in <a href="/wiki/Virtual_8086_mode" title="Virtual 8086 mode">virtual 8086 mode</a> if IOPL is not 3.<br>The <code>PUSHF</code>, <code>POPF</code>, <code>IRET</code> and <code>IRETD</code> instructions will cause a #GP exception if executed in Virtual-8086 mode if IOPL is not 3 and VME is not enabled.</span>
</li>
<li id="cite_note-35"><span class="mw-cite-backlink"><b><a href="#cite_ref-35">^</a></b></span> <span class="reference-text">If <code>IRETD</code> is used to return from kernel mode to user mode (which will entail a CPL change) and the user-mode stack <a href="/wiki/X86_memory_segmentation" title="X86 memory segmentation">segment</a> indicated by SS is a 16-bit segment, then the <code>IRETD</code> instruction will only restore the low 16 bits of the stack pointer (ESP/RSP), with the remaining bits keeping whatever value they had in kernel code before the <code>IRETD</code>. This has necessitated complex workarounds on both Linux ("ESPFIX")<sup id="cite_ref-33" class="reference"><a href="#cite_note-33">[14]</a></sup> and Windows.<sup id="cite_ref-34" class="reference"><a href="#cite_note-34">[15]</a></sup> This issue also affects the later 64-bit <code>IRETQ</code> instruction.</span>
</li>
</ol></div></div>
<table class="wikitable sortable">
<caption>80386: new opcodes introduced
</caption>
<tbody><tr>
<th>Instruction mnemonics</th>
<th>Opcode</th>
<th>Description</th>
<th><a href="/wiki/Protection_ring" title="Protection ring">Ring</a>
</th></tr>
<tr>
<td><code>BT r/m, r</code></td>
<td><code>0F A3 /r</code></td>
<td rowspan="2"><a href="/wiki/Bit_Test" title="Bit Test">Bit Test</a>.<sup id="cite_ref-bt_offsetting_36-0" class="reference"><a href="#cite_note-bt_offsetting-36">[a]</a></sup>
<p>Second operand specifies which bit of the first operand to test. The bit to test is copied to <a href="/wiki/FLAGS_register" title="FLAGS register">EFLAGS</a>.<a href="/wiki/Carry_flag" title="Carry flag">CF</a>.
</p>
</td>
<td rowspan="8" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td></tr>
<tr>
<td><code>BT r/m, imm8</code></td>
<td><code>0F BA /4 <i>ib</i></code>
</td></tr>
<tr>
<td><code>BTS r/m, r</code></td>
<td><code>0F AB /r</code></td>
<td rowspan="2">Bit <a href="/wiki/Test-and-set" title="Test-and-set">Test-and-set</a>.<sup id="cite_ref-bt_offsetting_36-1" class="reference"><a href="#cite_note-bt_offsetting-36">[a]</a></sup><sup id="cite_ref-bt_atomic_37-0" class="reference"><a href="#cite_note-bt_atomic-37">[b]</a></sup>
<p>Second operand specifies which bit of the first operand to test and set.
</p>
</td></tr>
<tr>
<td><code>BTS r/m, imm8</code></td>
<td><code>0F BA /5 <i>ib</i></code>
</td></tr>
<tr>
<td><code>BTR r/m, r</code></td>
<td><code>0F B3 /r</code></td>
<td rowspan="2">Bit Test and Reset.<sup id="cite_ref-bt_offsetting_36-2" class="reference"><a href="#cite_note-bt_offsetting-36">[a]</a></sup><sup id="cite_ref-bt_atomic_37-1" class="reference"><a href="#cite_note-bt_atomic-37">[b]</a></sup>
<p>Second operand specifies which bit of the first operand to test and clear.
</p>
</td></tr>
<tr>
<td><code>BTR r/m, imm8</code></td>
<td><code>0F BA /6 <i>ib</i></code>
</td></tr>
<tr>
<td><code>BTC r/m, r</code></td>
<td><code>0F BB /r</code></td>
<td rowspan="2">Bit Test and Complement.<sup id="cite_ref-bt_offsetting_36-3" class="reference"><a href="#cite_note-bt_offsetting-36">[a]</a></sup><sup id="cite_ref-bt_atomic_37-2" class="reference"><a href="#cite_note-bt_atomic-37">[b]</a></sup>
<p>Second operand specifies which bit of the first operand to test and toggle.
</p>
</td></tr>
<tr>
<td><code>BTC r/m, imm8</code></td>
<td><code>0F BA /7 <i>ib</i></code>
</td></tr>
<tr>
<th colspan="4">
</th></tr>
<tr>
<td><code>BSF r, r/m</code></td>
<td><span class="nowrap"><code>NFx 0F BC /r</code><sup id="cite_ref-38" class="reference"><a href="#cite_note-38">[c]</a></sup></span></td>
<td><a href="/wiki/Find_first_set" title="Find first set">Bit scan</a> forward. Returns bit index of lowest set bit in input.<sup id="cite_ref-bsf_bsr_zero_39-0" class="reference"><a href="#cite_note-bsf_bsr_zero-39">[d]</a></sup>
</td>
<td rowspan="6" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td></tr>
<tr>
<td><code>BSR r, r/m</code></td>
<td><span class="nowrap"><code>NFx 0F BD /r</code><sup id="cite_ref-40" class="reference"><a href="#cite_note-40">[e]</a></sup></span></td>
<td><a href="/wiki/Find_first_set" title="Find first set">Bit scan</a> reverse. Returns bit index of highest set bit in input.<sup id="cite_ref-bsf_bsr_zero_39-1" class="reference"><a href="#cite_note-bsf_bsr_zero-39">[d]</a></sup>
</td></tr>
<tr>
<td><code>SHLD r/m, r, imm8</code></td>
<td><code>0F A4 /r <i>ib</i></code></td>
<td rowspan="2">Shift Left Double.<br>The operation of <code>SHLD arg1,arg2,shamt</code> is:<br><code>arg1&nbsp;:= (arg1&lt;&lt;shamt) | (arg2&gt;&gt;(operand_size - shamt))</code><sup id="cite_ref-shld_shamt_42-0" class="reference"><a href="#cite_note-shld_shamt-42">[f]</a></sup>
</td></tr>
<tr>
<td><code>SHLD r/m, r, CL</code></td>
<td><code>0F A5 /r</code>
</td></tr>
<tr>
<td><span class="nowrap"><code>SHRD r/m, r, imm8</code></span></td>
<td><span class="nowrap"><code>0F AC /r <i>ib</i></code></span></td>
<td rowspan="2">Shift Right Double.<br>The operation of <code>SHRD arg1,arg2,shamt</code> is:<br><code>arg1&nbsp;:= (arg1&gt;&gt;shamt) | (arg2&lt;&lt;(operand_size - shamt))</code><sup id="cite_ref-shld_shamt_42-1" class="reference"><a href="#cite_note-shld_shamt-42">[f]</a></sup>
</td></tr>
<tr>
<td><code>SHRD r/m, r, CL</code></td>
<td><code>0F AD /r</code>
</td></tr>
<tr>
<th colspan="4">
</th></tr>
<tr>
<td><code>MOVZX reg, r/m8</code></td>
<td><code>0F B6 /r</code></td>
<td rowspan="2">Move from 8/16-bit source to 16/32-bit register with zero-extension.
</td>
<td rowspan="7" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td></tr>
<tr>
<td><code>MOVZX reg, r/m16</code></td>
<td><code>0F B7 /r</code>
</td></tr>
<tr>
<td><code>MOVSX reg, r/m8</code></td>
<td><code>0F BE /r</code></td>
<td rowspan="2">Move from 8/16-bit source to 16/32/64-bit register with <a href="/wiki/Sign-extension" class="mw-redirect" title="Sign-extension">sign-extension</a>.
</td></tr>
<tr>
<td><code>MOVSX reg, r/m16</code></td>
<td><code>0F BF /r</code>
</td></tr>
<tr>
<td><code>SETcc r/m8</code>
</td>
<td><span class="nowrap"><code>0F 9x /0</code></span><sup id="cite_ref-setcc_conds_43-0" class="reference"><a href="#cite_note-setcc_conds-43">[g]</a></sup><sup id="cite_ref-44" class="reference"><a href="#cite_note-44">[h]</a></sup>
</td>
<td>Set byte to 1 if condition is satisfied, 0 otherwise.
</td></tr>
<tr>
<td><code>Jcc <i>rel16</i></code><br><code>Jcc <i>rel32</i></code>
</td>
<td><code>0F 8x <i>cw</i></code><br><code>0F 8x <i>cd</i></code><sup id="cite_ref-setcc_conds_43-1" class="reference"><a href="#cite_note-setcc_conds-43">[g]</a></sup>
</td>
<td>Conditional jump near.
<p>Differs from older variants of conditional jumps in that they accept a 16/32-bit offset rather than just an 8-bit offset.
</p>
</td></tr>
<tr>
<td><code>IMUL r, r/m</code></td>
<td><code>0F AF /r</code></td>
<td>Two-operand non-widening integer multiply.
</td></tr>
<tr>
<th colspan="4">
</th></tr>
<tr>
<td><code>FS:</code></td>
<td><code>64</code></td>
<td rowspan="2">Segment-override prefixes for FS and GS segment registers.
</td>
<td rowspan="9" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td></tr>
<tr>
<td><code>GS:</code></td>
<td><code>65</code>
</td></tr>
<tr>
<td><code>PUSH FS</code></td>
<td><code>0F A0</code></td>
<td rowspan="4">Push/pop FS and GS segment registers.
</td></tr>
<tr>
<td><code>POP FS</code></td>
<td><code>0F A1</code>
</td></tr>
<tr>
<td><code>PUSH GS</code></td>
<td><code>0F A8</code>
</td></tr>
<tr>
<td><code>POP GS</code></td>
<td><code>0F A9</code>
</td></tr>
<tr>
<td><code>LFS r16, m16&amp;16</code><br><code>LFS r32, m32&amp;16</code></td>
<td><code>0F B4 /r</code></td>
<td rowspan="3">Load <a href="/wiki/Far_pointer" title="Far pointer">far pointer</a> from memory.
<p>Offset part is stored in destination register argument, segment part in FS/GS/SS segment register as indicated by the instruction mnemonic.<sup id="cite_ref-45" class="reference"><a href="#cite_note-45">[i]</a></sup>
</p>
</td></tr>
<tr>
<td><code>LGS r16, m16&amp;16</code><br><span class="nowrap"><code>LGS r32, m32&amp;16</code></span></td>
<td><code>0F B5 /r</code>
</td></tr>
<tr>
<td><code>LSS r16, m16&amp;16</code><br><span class="nowrap"><code>LSS r32, m32&amp;16</code></span></td>
<td><code>0F B2 /r</code>
</td></tr>
<tr>
<th colspan="4">
</th></tr>
<tr>
<td><code>MOV reg,CRx</code></td>
<td><code>0F 20 /r</code><sup id="cite_ref-movcr_modrm_46-0" class="reference"><a href="#cite_note-movcr_modrm-46">[j]</a></sup></td>
<td>Move from <a href="/wiki/Control_register" title="Control register">control register</a> to general register.<sup id="cite_ref-movcr_opsiz_47-0" class="reference"><a href="#cite_note-movcr_opsiz-47">[k]</a></sup>
</td>
<td rowspan="6" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">0
</td></tr>
<tr>
<td><code>MOV CRx,reg</code></td>
<td><code>0F 22 /r</code><sup id="cite_ref-movcr_modrm_46-1" class="reference"><a href="#cite_note-movcr_modrm-46">[j]</a></sup></td>
<td>Move from general register to control register.<sup id="cite_ref-movcr_opsiz_47-1" class="reference"><a href="#cite_note-movcr_opsiz-47">[k]</a></sup>
<p>On Pentium and later processors, moves to the <code>CR0</code>, <code>CR3</code> and <code>CR4</code> control registers are serializing.<sup id="cite_ref-49" class="reference"><a href="#cite_note-49">[l]</a></sup>
</p>
</td></tr>
<tr>
<td><code>MOV reg,DRx</code></td>
<td><code>0F 21 /r</code><sup id="cite_ref-movcr_modrm_46-2" class="reference"><a href="#cite_note-movcr_modrm-46">[j]</a></sup></td>
<td>Move from <a href="/wiki/X86_debug_register" title="X86 debug register">x86 debug register</a> to general register.<sup id="cite_ref-movcr_opsiz_47-2" class="reference"><a href="#cite_note-movcr_opsiz-47">[k]</a></sup>
</td></tr>
<tr>
<td><code>MOV DRx,reg</code></td>
<td><code>0F 23 /r</code><sup id="cite_ref-movcr_modrm_46-3" class="reference"><a href="#cite_note-movcr_modrm-46">[j]</a></sup></td>
<td>Move from general register to x86 debug register.<sup id="cite_ref-movcr_opsiz_47-3" class="reference"><a href="#cite_note-movcr_opsiz-47">[k]</a></sup>
<p>On Pentium and later processors, moves to the DR0-DR7 debug registers are serializing.
</p>
</td></tr>
<tr>
<td><code>MOV reg,TRx</code></td>
<td><code>0F 24 /r</code><sup id="cite_ref-movcr_modrm_46-4" class="reference"><a href="#cite_note-movcr_modrm-46">[j]</a></sup></td>
<td>Move from x86 <a href="/wiki/Test_register" title="Test register">test register</a> to general register.<sup id="cite_ref-movtr_pent_50-0" class="reference"><a href="#cite_note-movtr_pent-50">[m]</a></sup>
</td></tr>
<tr>
<td><code>MOV TRx,reg</code></td>
<td><code>0F 26 /r</code><sup id="cite_ref-movcr_modrm_46-5" class="reference"><a href="#cite_note-movcr_modrm-46">[j]</a></sup></td>
<td>Move from general register to x86 test register.<sup id="cite_ref-movtr_pent_50-1" class="reference"><a href="#cite_note-movtr_pent-50">[m]</a></sup>
</td></tr>
<tr>
<th colspan="4">
</th></tr>
<tr>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">&nbsp;ICEBP,<br>&nbsp;INT01,<br>&nbsp;INT1<sup id="cite_ref-55" class="reference"><a href="#cite_note-55">[n]</a></sup></span>
</td>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">&nbsp;F1</span>
</td>
<td><a href="/wiki/In-circuit_emulation" title="In-circuit emulation">In-circuit emulation</a> breakpoint.
<p>Performs software interrupt #1 if executed when not using in-circuit emulation.<sup id="cite_ref-56" class="reference"><a href="#cite_note-56">[o]</a></sup>
</p>
</td>
<td rowspan="7" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td></tr>
<tr>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">&nbsp;UMOV r/m, r8</span>
</td>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">&nbsp;0F 10 /r</span>
</td>
<td rowspan="4">User Move  perform data moves that can access user memory while in In-circuit emulation HALT mode.
<p>Performs same operation as <code>MOV</code> if executed when not doing in-circuit emulation.<sup id="cite_ref-57" class="reference"><a href="#cite_note-57">[p]</a></sup>
</p>
</td></tr>
<tr>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">&nbsp;UMOV r/m, r16/32</span>
</td>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">&nbsp;0F 11 /r</span>
</td></tr>
<tr>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">&nbsp;UMOV r8, r/m</span>
</td>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">&nbsp;0F 12 /r</span>
</td></tr>
<tr>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">&nbsp;UMOV r16/32, r/m</span>
</td>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">&nbsp;0F 13 /r</span>
</td></tr>
<tr>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">&nbsp;XBTS reg,r/m</span>
</td>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">&nbsp;0F A6 /r</span>
</td>
<td>Bitfield extract.<sup id="cite_ref-xbts_discon_60-0" class="reference"><a href="#cite_note-xbts_discon-60">[q]</a></sup><sup id="cite_ref-xbts_op_62-0" class="reference"><a href="#cite_note-xbts_op-62">[r]</a></sup>
</td></tr>
<tr>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">&nbsp;IBTS r/m,reg</span>
</td>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">&nbsp;0F A7 /r</span>
</td>
<td>Bitfield insert.<sup id="cite_ref-xbts_discon_60-1" class="reference"><a href="#cite_note-xbts_discon-60">[q]</a></sup><sup id="cite_ref-xbts_op_62-1" class="reference"><a href="#cite_note-xbts_op-62">[r]</a></sup>
</td></tr>
<tr>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">&nbsp;<a href="/wiki/LOADALL" title="LOADALL">LOADALL</a>D,<br>&nbsp;LOADALL386</span><sup id="cite_ref-i386_loadall_64-0" class="reference"><a href="#cite_note-i386_loadall-64">[s]</a></sup>
</td>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">&nbsp;0F 07</span>
</td>
<td>Load all CPU registers from a 296-byte data structure starting at ES:EDI, including "hidden" part of segment descriptor registers.
</td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">0
</td></tr></tbody></table>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1217336898"><div class="reflist reflist-lower-alpha">
<div class="mw-references-wrap mw-references-columns"><ol class="references">
<li id="cite_note-bt_offsetting-36"><span class="mw-cite-backlink">^ <a href="#cite_ref-bt_offsetting_36-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-bt_offsetting_36-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-bt_offsetting_36-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-bt_offsetting_36-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text">For the <code>BT</code>, <code>BTS</code>, <code>BTR</code> and <code>BTC</code> instructions:
<ul><li>If the first argument to the instruction is a register operand and/or the second argument is an immediate, then the bit-index in the second argument is taken modulo operand size (16/32/64, in effect using only the bottom 4, 5 or 6 bits of the index.)</li>
<li>If the first argument is a memory operand and the second argument is a register operand, then the bit-index in the second argument is used in full  it is interpreted as a signed bit-index that is used to offset the memory address to use for the bit test.</li></ul>
</span></li>
<li id="cite_note-bt_atomic-37"><span class="mw-cite-backlink">^ <a href="#cite_ref-bt_atomic_37-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-bt_atomic_37-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-bt_atomic_37-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text">The <code>BTS</code>, <code>BTC</code> and <code>BTR</code> instructions accept the <code>LOCK</code> (<code>F0</code>) prefix when used with a memory argument  this results in the instruction executing atomically.</span>
</li>
<li id="cite_note-38"><span class="mw-cite-backlink"><b><a href="#cite_ref-38">^</a></b></span> <span class="reference-text">If the <code>F3</code> prefix is used with the <span class="nowrap"><code>0F BC /r</code></span> opcode, then the instruction will execute as <code>TZCNT</code> on systems that support the BMI1 extension. <code>TZCNT</code> differs from <code>BSF</code> in that <code>TZCNT</code> but not <code>BSR</code> is defined to return operand size if the source operand is zero  for other source operand values, they produce the same result.</span>
</li>
<li id="cite_note-bsf_bsr_zero-39"><span class="mw-cite-backlink">^ <a href="#cite_ref-bsf_bsr_zero_39-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-bsf_bsr_zero_39-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><code>BSF</code> and <code>BSR</code> set the EFLAGS.ZF flag to 1 if the source argument was all-0s and 0 otherwise.<br>If the source argument was all-0s, then the destination register is documented as being left unchanged on AMD processors, but set to an undefined value on Intel processors.</span>
</li>
<li id="cite_note-40"><span class="mw-cite-backlink"><b><a href="#cite_ref-40">^</a></b></span> <span class="reference-text">If the <code>F3</code> prefix is used with the <span class="nowrap"><code>0F BD /r</code></span> opcode, then the instruction will execute as <code>LZCNT</code> on systems that support the ABM or LZCNT extensions. <code>LZCNT</code> produces a different result from <code>BSR</code> for most input values.</span>
</li>
<li id="cite_note-shld_shamt-42"><span class="mw-cite-backlink">^ <a href="#cite_ref-shld_shamt_42-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-shld_shamt_42-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">For <code>SHLD</code> and <code>SHRD</code>, the shift-amount is masked  the bottom 5 bits are used for 16/32-bit operand size and 6 bits for 64-bit operand size.<br><code>SHLD</code> and <code>SHRD</code> with 16-bit arguments and a shift-amount greater than 16 produce undefined results. (Actual results differ between different Intel CPUs, with at least three different behaviors known.<sup id="cite_ref-41" class="reference"><a href="#cite_note-41">[16]</a></sup>)</span>
</li>
<li id="cite_note-setcc_conds-43"><span class="mw-cite-backlink">^ <a href="#cite_ref-setcc_conds_43-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-setcc_conds_43-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">The condition codes supported for the <code>SET<b>cc</b></code> and <code>J<b>cc</b> near</code> instructions (opcodes <code>0F 9<b>x</b> /0</code> and <code>0F 8<b>x</b></code> respectively, with the <b>x</b> nibble specifying the condition) are:
<table class="wikitable sortable">
<tbody><tr>
<th>x</th>
<th>cc</th>
<th>Condition (<a href="/wiki/FLAGS_register" title="FLAGS register">EFLAGS</a>)
</th></tr>
<tr>
<td>0</td>
<td>O</td>
<td>OF=1: "Overflow"
</td></tr>
<tr>
<td>1</td>
<td>NO</td>
<td>OF=0: <span class="nowrap">"Not Overflow"</span>
</td></tr>
<tr>
<td>2</td>
<td>C,B,NAE</td>
<td>CF=1: "Carry", "Below", <span class="nowrap">"Not Above or Equal"</span>
</td></tr>
<tr>
<td>3</td>
<td>NC,NB,AE</td>
<td>CF=0: <span class="nowrap">"Not Carry"</span>, <span class="nowrap">"Not Below"</span>, <span class="nowrap">"Above or Equal"</span>
</td></tr>
<tr>
<td>4</td>
<td>Z,E</td>
<td>ZF=1: "Zero", "Equal"
</td></tr>
<tr>
<td>5</td>
<td>NZ,NE</td>
<td>ZF=0: <span class="nowrap">"Not Zero"</span>, <span class="nowrap">"Not Equal"</span>
</td></tr>
<tr>
<td>6</td>
<td>NA,BE</td>
<td>(CF=1 or ZF=1): <span class="nowrap">"Not Above"</span>, <span class="nowrap">"Below or Equal"</span>
</td></tr>
<tr>
<td>7</td>
<td>A,NBE</td>
<td>(CF=0 and ZF=0): "Above", <span class="nowrap">"Not Below or Equal"</span>
</td></tr>
<tr>
<td>8</td>
<td>S</td>
<td>SF=1: "Sign"
</td></tr>
<tr>
<td>9</td>
<td>NS</td>
<td>SF=0: <span class="nowrap">"Not Sign"</span>
</td></tr>
<tr>
<td>A</td>
<td>P,PE</td>
<td>PF=1: "Parity", <span class="nowrap">"Parity Even"</span>
</td></tr>
<tr>
<td>B</td>
<td>NP,PO</td>
<td>PF=0: <span class="nowrap">"Not Parity"</span>, <span class="nowrap">"Parity Odd"</span>
</td></tr>
<tr>
<td>C</td>
<td>L,NGE</td>
<td>SFOF: "Less", <span class="nowrap">"Not Greater Or Equal"</span>
</td></tr>
<tr>
<td>D</td>
<td>NL,GE</td>
<td>SF=OF: <span class="nowrap">"Not Less"</span>, <span class="nowrap">"Greater Or Equal"</span>
</td></tr>
<tr>
<td>E</td>
<td>LE,NG</td>
<td>(ZF=1 or SFOF): <span class="nowrap">"Less or Equal"</span>, <span class="nowrap">"Not Greater"</span>
</td></tr>
<tr>
<td>F</td>
<td>NLE,G</td>
<td>(ZF=0 and SF=OF): <span class="nowrap">"Not Less or Equal"</span>, <span class="nowrap">"Greater"</span>
</td></tr></tbody></table></span>
</li>
<li id="cite_note-44"><span class="mw-cite-backlink"><b><a href="#cite_ref-44">^</a></b></span> <span class="reference-text">For <code>SETcc</code>, while the opcode is commonly specified as /0  implying that bits 5:3 of the instruction's <a href="/wiki/ModR/M" title="ModR/M">ModR/M</a> byte should be 000  modern x86 processors (Pentium and later) ignore bits 5:3 and will execute the instruction as <code>SETcc</code> regardless of the contents of these bits.</span>
</li>
<li id="cite_note-45"><span class="mw-cite-backlink"><b><a href="#cite_ref-45">^</a></b></span> <span class="reference-text">For <code>LFS</code>, <code>LGS</code> and <code>LSS</code>, the size of the offset part of the far pointer is given by operand size  the size of the segment part is always 16 bits. In 64-bit mode, using the <code>REX.W</code> prefix with these instructions will cause them to load a <a href="/wiki/Far_pointer" title="Far pointer">far pointer</a> with a 64-bit offset on Intel but not AMD processors.</span>
</li>
<li id="cite_note-movcr_modrm-46"><span class="mw-cite-backlink">^ <a href="#cite_ref-movcr_modrm_46-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-movcr_modrm_46-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-movcr_modrm_46-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-movcr_modrm_46-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-movcr_modrm_46-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-movcr_modrm_46-5"><sup><i><b>f</b></i></sup></a></span> <span class="reference-text">For <code>MOV</code> to/from the <code>CRx</code>, <code>DRx</code> and <code>TRx</code> registers, the reg part of the <a href="/wiki/ModR/M" title="ModR/M">ModR/M</a> byte is used to indicate <code>CRx/DRx/TRx</code> register and r/m part the general-register.

Uniquely for the <span class="nowrap"><code>MOV CRx/DRx/TRx</code></span> opcodes, the top two bits of the <a href="/wiki/ModR/M" title="ModR/M">ModR/M</a> byte is ignored  these opcodes are decoded and executed as if the top two bits of the ModR/M byte are <code>11b</code>.</span>
</li>
<li id="cite_note-movcr_opsiz-47"><span class="mw-cite-backlink">^ <a href="#cite_ref-movcr_opsiz_47-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-movcr_opsiz_47-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-movcr_opsiz_47-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-movcr_opsiz_47-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text">For moves to/from the <code>CRx</code> and <code>DRx</code> registers, the operand size is always 64 bits in 64-bit mode and 32 bits otherwise.</span>
</li>
<li id="cite_note-49"><span class="mw-cite-backlink"><b><a href="#cite_ref-49">^</a></b></span> <span class="reference-text">On processors prior to <a href="/wiki/Pentium_(original)" title="Pentium (original)">Pentium</a>, moves to <code>CR0</code> would not serialize the instruction stream  in part for this reason, it is usually required to perform a far jump immediately after a <code>MOV</code> to <code>CR0</code> if such a <code>MOV</code> is used to enable/disable <a href="/wiki/Protected_mode" title="Protected mode">protected mode</a> and/or <a href="/wiki/Memory_paging" title="Memory paging">memory paging</a>.<br><code>MOV</code> to <code>CR2</code> is architecturally listed as serializing, but has been reported to be <span class="nowrap">non-serializing</span> on at least some Intel Core-i7 processors.<sup id="cite_ref-48" class="reference"><a href="#cite_note-48">[17]</a></sup><br><code>MOV</code> to <code>CR8</code> (introduced with x86-64) is not serializing.</span>
</li>
<li id="cite_note-movtr_pent-50"><span class="mw-cite-backlink">^ <a href="#cite_ref-movtr_pent_50-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-movtr_pent_50-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">The <code>MOV TRx</code> instructions were discontinued from Pentium onwards.</span>
</li>
<li id="cite_note-55"><span class="mw-cite-backlink"><b><a href="#cite_ref-55">^</a></b></span> <span class="reference-text">The <code>INT1</code>/<code>ICEBP</code> (<code>F1</code>) instruction is present on all known Intel x86 processors from the 80386 onwards,<sup id="cite_ref-rcollins_undoc_51-0" class="reference"><a href="#cite_note-rcollins_undoc-51">[18]</a></sup> but only fully documented for Intel processors from the May 2018 release of the Intel SDM (rev 067) onwards.<sup id="cite_ref-52" class="reference"><a href="#cite_note-52">[19]</a></sup> Before this release, mention of the instruction in Intel material was sporadic, e.g.  AP-526 rev 001.<sup id="cite_ref-53" class="reference"><a href="#cite_note-53">[20]</a></sup><br>For AMD processors, the instruction has been documented since 2002.<sup id="cite_ref-54" class="reference"><a href="#cite_note-54">[21]</a></sup></span>
</li>
<li id="cite_note-56"><span class="mw-cite-backlink"><b><a href="#cite_ref-56">^</a></b></span> <span class="reference-text">The operation of the <code>F1</code>(<code>ICEBP</code>) opcode differs from the operation of the regular software interrupt opcode <span class="nowrap"><code>CD 01</code></span> in several ways:<ul>In protected mode, <span class="nowrap"><code>CD 01</code></span> will check CPL against the interrupt descriptor's DPL field as an access-rights check, while <code>F1</code> will not.<li>In virtual-8086 mode, <span class="nowrap"><code>CD 01</code></span> will also check CPL against IOPL as an access-rights check, while <code>F1</code> will not.</li><li>In virtual-8086 mode with VME enabled, interrupt redirection is supported for <span class="nowrap"><code>CD 01</code></span> but not <code>F1</code>.</li></ul></span>
</li>
<li id="cite_note-57"><span class="mw-cite-backlink"><b><a href="#cite_ref-57">^</a></b></span> <span class="reference-text">The UMOV instruction is present on 386 and 486 processors only.<sup id="cite_ref-rcollins_undoc_51-1" class="reference"><a href="#cite_note-rcollins_undoc-51">[18]</a></sup></span>
</li>
<li id="cite_note-xbts_discon-60"><span class="mw-cite-backlink">^ <a href="#cite_ref-xbts_discon_60-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-xbts_discon_60-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">The <code>XBTS</code> and <code>IBTS</code> instructions were discontinued with the B1 stepping of 80386.<br>
They have been used by software mainly for detection of the buggy<sup id="cite_ref-58" class="reference"><a href="#cite_note-58">[22]</a></sup> B0 stepping of the 80386. Microsoft Windows (v2.01 and later) will attempt to run the <code>XBTS</code> instruction as part of its CPU detection if <code>CPUID</code> is not present, and will refuse to boot if <code>XBTS</code> is found to be working.<sup id="cite_ref-59" class="reference"><a href="#cite_note-59">[23]</a></sup></span>
</li>
<li id="cite_note-xbts_op-62"><span class="mw-cite-backlink">^ <a href="#cite_ref-xbts_op_62-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-xbts_op_62-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">For <code>XBTS</code> and <code>IBTS</code>, the r/m argument represents the data to extract/insert a bitfield from/to, the reg argument the bitfield to be inserted/extracted, AX/EAX a bit-offset and CL a bitfield length.<sup id="cite_ref-61" class="reference"><a href="#cite_note-61">[24]</a></sup></span>
</li>
<li id="cite_note-i386_loadall-64"><span class="mw-cite-backlink"><b><a href="#cite_ref-i386_loadall_64-0">^</a></b></span> <span class="reference-text">Undocumented, 80386 only.<sup id="cite_ref-63" class="reference"><a href="#cite_note-63">[25]</a></sup></span>
</li>
</ol></div></div>
<h4><span class="mw-headline" id="Added_with_80486">Added with <a href="/wiki/80486" class="mw-redirect" title="80486">80486</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=7" title="Edit section: Added with 80486"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Description</th>
<th><a href="/wiki/Protection_ring" title="Protection ring">Ring</a>
</th></tr>
<tr>
<td><code>BSWAP r32</code>
</td>
<td><span class="nowrap"><code>0F C8+r</code></span>
</td>
<td>Byte Order Swap. Usually used to convert between big-endian and little-endian data representations. For 32-bit registers, the operation performed is:<pre>r =   (r &lt;&lt; 24)
    | ((r &lt;&lt; 8) &amp; 0x00FF0000)
    | ((r &gt;&gt; 8) &amp; 0x0000FF00)
    | (r &gt;&gt; 24);</pre>
<p>Using <code>BSWAP</code> with a 16-bit register argument produces an undefined result.<sup id="cite_ref-67" class="reference"><a href="#cite_note-67">[a]</a></sup>
</p>
</td>
<td rowspan="5" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td></tr>
<tr>
<td><code>CMPXCHG r/m8,r8</code>
</td>
<td><span class="nowrap"><code>0F B0 /r</code><sup id="cite_ref-i486_cmpxchg_71-0" class="reference"><a href="#cite_note-i486_cmpxchg-71">[b]</a></sup></span>
</td>
<td rowspan="2"><a href="/wiki/Compare-and-swap" title="Compare-and-swap">Compare and Exchange</a>. If accumulator (AL/AX/EAX/RAX) compares equal to first operand,<sup id="cite_ref-72" class="reference"><a href="#cite_note-72">[c]</a></sup> then <code>EFLAGS.ZF</code> is set to 1 and the first operand is overwritten with the second operand. Otherwise, <code>EFLAGS.ZF</code> is set to 0, and first operand is copied into the accumulator.
<p>Instruction atomic only if used with <code>LOCK</code> prefix.
</p>
</td></tr>
<tr>
<td><span class="nowrap"><code>CMPXCHG r/m,r16</code></span><br><span class="nowrap"><code>CMPXCHG r/m,r32</code></span>
</td>
<td><span class="nowrap"><code>0F B1 /r</code><sup id="cite_ref-i486_cmpxchg_71-1" class="reference"><a href="#cite_note-i486_cmpxchg-71">[b]</a></sup></span>
</td></tr>
<tr>
<td><code>XADD r/m,r8</code>
</td>
<td><span class="nowrap"><code>0F C0 /r</code></span>
</td>
<td rowspan="2"><a href="/wiki/Fetch-and-add" title="Fetch-and-add">eXchange and ADD</a>. Exchanges the first operand with the second operand, then stores the sum of the two values into the destination operand.
<p>Instruction atomic only if used with <code>LOCK</code> prefix.
</p>
</td></tr>
<tr>
<td><code>XADD r/m,r16</code><br><code>XADD r/m,r32</code>
</td>
<td><code>0F C1 /r</code>
</td></tr>
<tr>
<td><code>INVLPG m8</code>
</td>
<td><span class="nowrap"><code>0F 01 /7</code></span>
</td>
<td>Invalidate the <a href="/wiki/Translation_lookaside_buffer" title="Translation lookaside buffer">TLB</a> entries that would be used for the 1-byte memory operand.<sup id="cite_ref-73" class="reference"><a href="#cite_note-73">[d]</a></sup>
<p>Instruction is serializing.
</p>
</td>
<td rowspan="3" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">0
</td></tr>
<tr>
<td><code>INVD</code>
</td>
<td><code>0F 08</code>
</td>
<td>Invalidate Internal Caches.<sup id="cite_ref-invd_scope_74-0" class="reference"><a href="#cite_note-invd_scope-74">[e]</a></sup> Modified data in the cache are not written back to memory, potentially causing data loss.<sup id="cite_ref-76" class="reference"><a href="#cite_note-76">[f]</a></sup>
</td></tr>
<tr>
<td><code>WBINVD</code>
</td>
<td><span class="nowrap"><code>NFx 0F 09</code><sup id="cite_ref-77" class="reference"><a href="#cite_note-77">[g]</a></sup></span>
</td>
<td>Write Back and Invalidate Cache.<sup id="cite_ref-invd_scope_74-1" class="reference"><a href="#cite_note-invd_scope-74">[e]</a></sup> Writes back all modified cache lines in the processor's internal cache to main memory and invalidates the internal caches.
</td></tr></tbody></table>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1217336898"><div class="reflist reflist-lower-alpha">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-67"><span class="mw-cite-backlink"><b><a href="#cite_ref-67">^</a></b></span> <span class="reference-text">Using <code>BSWAP</code> with 16-bit registers is not disallowed per se (it will execute without producing an #UD or other exceptions) but is documented to produce undefined results  it is reported to produce various different results on 486,<sup id="cite_ref-toth-19980316_65-0" class="reference"><a href="#cite_note-toth-19980316-65">[26]</a></sup> 586, and <a href="/wiki/Bochs" title="Bochs">Bochs</a>/<a href="/wiki/QEMU" title="QEMU">QEMU</a>.<sup id="cite_ref-coldwin-20091229_66-0" class="reference"><a href="#cite_note-coldwin-20091229-66">[27]</a></sup></span>
</li>
<li id="cite_note-i486_cmpxchg-71"><span class="mw-cite-backlink">^ <a href="#cite_ref-i486_cmpxchg_71-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-i486_cmpxchg_71-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">On Intel 80486 stepping A,<sup id="cite_ref-68" class="reference"><a href="#cite_note-68">[28]</a></sup> the <code>CMPXCHG</code> instruction uses a different encoding - <span class="nowrap"><code>0F A6 /r</code></span> for 8-bit variant, <span class="nowrap"><code>0F A7 /r</code></span> for 16/32-bit variant. The <span class="nowrap"><code>0F B0/B1</code></span> encodings are used on 80486 stepping B and later.<sup id="cite_ref-69" class="reference"><a href="#cite_note-69">[29]</a></sup><sup id="cite_ref-70" class="reference"><a href="#cite_note-70">[30]</a></sup></span>
</li>
<li id="cite_note-72"><span class="mw-cite-backlink"><b><a href="#cite_ref-72">^</a></b></span> <span class="reference-text">The <code>CMPXCHG</code> instruction sets <code>EFLAGS</code> in the same way as a <code>CMP</code> instruction that uses the accumulator (AL/AX/EAX/RAX) as its first argument would do.</span>
</li>
<li id="cite_note-73"><span class="mw-cite-backlink"><b><a href="#cite_ref-73">^</a></b></span> <span class="reference-text"><code>INVLPG</code> executes as no-operation if the m8 argument is invalid (e.g. unmapped page or non-canonical address).<br><code>INVLPG</code> can be used to invalidate TLB entries for individual global pages.</span>
</li>
<li id="cite_note-invd_scope-74"><span class="mw-cite-backlink">^ <a href="#cite_ref-invd_scope_74-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-invd_scope_74-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">The <code>INVD</code> and <code>WBINVD</code> instructions will invalidate all cache lines in the CPU's L1 caches. It is implementation-defined whether they will invalidate L2/L3 caches as well.<br>These instructions are serializing  on some processors, they may block interrupts until completion as well.</span>
</li>
<li id="cite_note-76"><span class="mw-cite-backlink"><b><a href="#cite_ref-76">^</a></b></span> <span class="reference-text">If the PRM (Processor Reserved Memory) has been set up by using the PRMRRs (PRM range registers), then the <code>INVD</code> instruction is not permitted and will cause a #GP(0) exception. (The PRM is needed for Intel SGX.)<sup id="cite_ref-75" class="reference"><a href="#cite_note-75">[31]</a></sup></span>
</li>
<li id="cite_note-77"><span class="mw-cite-backlink"><b><a href="#cite_ref-77">^</a></b></span> <span class="reference-text">If the <code>F3</code> prefix is used with the <code>0F 09</code> opcode, then the instruction will execute as <code>WBNOINVD</code> on processors that support the WBNOINVD extension  this will not invalidate the cache.</span>
</li>
</ol></div></div><div style="width:100%; height:1em; clear:both;"></div>
<h4><span id="Added_in_P5.2FP6-class_processors"></span><span class="mw-headline" id="Added_in_P5/P6-class_processors">Added in <a href="/wiki/Pentium_(original)" title="Pentium (original)">P5</a>/<a href="/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a>-class processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=8" title="Edit section: Added in P5/P6-class processors"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Integer/system instructions that were not present in the basic 80486 instruction set, but were added in various x86 processors prior to the introduction of SSE. (<a href="/wiki/List_of_discontinued_x86_instructions" title="List of discontinued x86 instructions">Discontinued instructions</a> are not included.)
</p>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Description</th>
<th><a href="/wiki/Protection_ring" title="Protection ring">Ring</a></th>
<th>Added in
</th></tr>
<tr>
<th colspan="5">
</th></tr>
<tr>
<td><code>RDMSR</code>
</td>
<td><code>0F 32</code>
</td>
<td>Read <a href="/wiki/Model-specific_register" title="Model-specific register">Model-specific register</a>. The MSR to read is specified in ECX. The value of the MSR is then returned as a 64-bit value in EDX:EAX.
</td>
<td rowspan="2" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">0
</td>
<td rowspan="2">IBM <a href="/wiki/IBM_386SLC" title="IBM 386SLC">386SLC</a>,<sup id="cite_ref-78" class="reference"><a href="#cite_note-78">[32]</a></sup><br>Intel <a href="/wiki/Pentium_(original)" title="Pentium (original)">Pentium</a>,<br>AMD <a href="/wiki/AMD_K5" title="AMD K5">K5</a>,<br><span class="nowrap">Cyrix <a href="/wiki/Cyrix_6x86" title="Cyrix 6x86">6x86MX</a>,<a href="/wiki/MediaGX" title="MediaGX">MediaGXm</a>,</span><br>IDT <a href="/wiki/WinChip" title="WinChip">WinChip</a> C6,<br>Transmeta <a href="/wiki/Transmeta_Crusoe" title="Transmeta Crusoe">Crusoe</a>
</td></tr>
<tr>
<td><code>WRMSR</code>
</td>
<td><code>0F 30</code>
</td>
<td>Write <a href="/wiki/Model-specific_register" title="Model-specific register">Model-specific register</a>. The MSR to write is specified in ECX, and the data to write is given in EDX:EAX.<sup id="cite_ref-80" class="reference"><a href="#cite_note-80">[a]</a></sup>
<p>Instruction is, with some exceptions, serializing.<sup id="cite_ref-82" class="reference"><a href="#cite_note-82">[b]</a></sup>
</p>
</td></tr>
<tr>
<td><code>RSM</code><sup id="cite_ref-83" class="reference"><a href="#cite_note-83">[35]</a></sup>
</td>
<td><code>0F AA</code>
</td>
<td>Resume from <a href="/wiki/System_Management_Mode" title="System Management Mode">System Management Mode</a>.
<p>Instruction is serializing.
</p>
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">-2<br>(SMM)
</td>
<td><span class="nowrap">Intel 386SL,<sup id="cite_ref-84" class="reference"><a href="#cite_note-84">[36]</a></sup><sup id="cite_ref-85" class="reference"><a href="#cite_note-85">[37]</a></sup> <a href="/wiki/Intel_80486SL" class="mw-redirect" title="Intel 80486SL">486SL</a>,<sup id="cite_ref-86" class="reference"><a href="#cite_note-86">[c]</a></sup></span><br>Intel <a href="/wiki/Pentium_(original)" title="Pentium (original)">Pentium</a>,<br>AMD <a href="/wiki/AMD_5x86" class="mw-redirect" title="AMD 5x86">5x86</a>,<br>Cyrix <a href="/wiki/Cyrix_Cx486SLC" title="Cyrix Cx486SLC">486SLC</a>/e,<sup id="cite_ref-cx486slce_87-0" class="reference"><a href="#cite_note-cx486slce-87">[38]</a></sup><br>IDT <a href="/wiki/WinChip" title="WinChip">WinChip</a> C6,<br>Transmeta <a href="/wiki/Transmeta_Crusoe" title="Transmeta Crusoe">Crusoe</a>,<br>Rise <a href="/wiki/MP6" title="MP6">mP6</a>
</td></tr>
<tr>
<td><code><a href="/wiki/CPUID" title="CPUID">CPUID</a></code>
</td>
<td><code>0F A2</code>
</td>
<td>CPU Identification and feature information. Takes as input a CPUID leaf index in EAX and, depending on leaf, a sub-index in ECX. Result is returned in EAX,EBX,ECX,EDX.<sup id="cite_ref-90" class="reference"><a href="#cite_note-90">[d]</a></sup>
<p>Instruction is serializing, and causes a mandatory #VMEXIT under virtualization.
</p><p>Support for <code>CPUID</code> can be checked by toggling bit 21 of <a href="/wiki/FLAGS_register" title="FLAGS register">EFLAGS</a> (EFLAGS.ID)  if this bit can be toggled, <code>CPUID</code> is present.
</p>
</td>
<td style="background:#bfd; color:black; vertical-align:middle; text-align:center;" class="table-yes2">Usually 3<sup id="cite_ref-94" class="reference"><a href="#cite_note-94">[e]</a></sup>
</td>
<td>Intel <a href="/wiki/Pentium_(original)" title="Pentium (original)">Pentium</a>,<sup id="cite_ref-cpuid_backported_95-0" class="reference"><a href="#cite_note-cpuid_backported-95">[f]</a></sup><br>AMD <a href="/wiki/AMD_5x86" class="mw-redirect" title="AMD 5x86">5x86</a>,<sup id="cite_ref-cpuid_backported_95-1" class="reference"><a href="#cite_note-cpuid_backported-95">[f]</a></sup><br>Cyrix <a href="/wiki/Cyrix_5x86" title="Cyrix 5x86">5x86</a>,<sup id="cite_ref-96" class="reference"><a href="#cite_note-96">[g]</a></sup><br>IDT <a href="/wiki/WinChip" title="WinChip">WinChip</a> C6,<br>Transmeta <a href="/wiki/Transmeta_Crusoe" title="Transmeta Crusoe">Crusoe</a>,<br>Rise <a href="/wiki/MP6" title="MP6">mP6</a>,<br>NexGen <a href="/wiki/NexGen" title="NexGen">Nx586</a>,<sup id="cite_ref-98" class="reference"><a href="#cite_note-98">[h]</a></sup><br>UMC <a href="/wiki/UMC_Green_CPU" title="UMC Green CPU">Green CPU</a>
</td></tr>
<tr>
<td><span class="nowrap"><code>CMPXCHG8B m64</code></span>
</td>
<td><span class="nowrap"><code>0F C7 /1</code></span>
</td>
<td><a href="/wiki/Compare-and-swap" title="Compare-and-swap">Compare and Exchange</a> 8 bytes. Compares EDX:EAX with m64. If equal, set ZF<sup id="cite_ref-99" class="reference"><a href="#cite_note-99">[i]</a></sup> and store ECX:EBX into m64. Else, clear ZF and load m64 into EDX:EAX.<br>Instruction atomic only if used with <code>LOCK</code> prefix.<sup id="cite_ref-100" class="reference"><a href="#cite_note-100">[j]</a></sup>
</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td>Intel <a href="/wiki/Pentium_(original)" title="Pentium (original)">Pentium</a>,<br>AMD <a href="/wiki/AMD_K5" title="AMD K5">K5</a>,<br>Cyrix <span class="nowrap"><a href="/wiki/Cyrix_6x86" title="Cyrix 6x86">6x86L</a>,<a href="/wiki/MediaGX" title="MediaGX">MediaGXm</a>,</span><br>IDT <a href="/wiki/WinChip" title="WinChip">WinChip</a> C6,<sup id="cite_ref-cmpxchg8b_ntbug_102-0" class="reference"><a href="#cite_note-cmpxchg8b_ntbug-102">[k]</a></sup><br>Transmeta <a href="/wiki/Transmeta_Crusoe" title="Transmeta Crusoe">Crusoe</a>,<sup id="cite_ref-cmpxchg8b_ntbug_102-1" class="reference"><a href="#cite_note-cmpxchg8b_ntbug-102">[k]</a></sup><br>Rise <a href="/wiki/MP6" title="MP6">mP6</a><sup id="cite_ref-cmpxchg8b_ntbug_102-2" class="reference"><a href="#cite_note-cmpxchg8b_ntbug-102">[k]</a></sup>
</td></tr>
<tr>
<td><code>RDTSC</code>
</td>
<td><code>0F 31</code>
</td>
<td>Read 64-bit <a href="/wiki/Time_Stamp_Counter" title="Time Stamp Counter">Time Stamp Counter</a> (TSC) into EDX:EAX.<sup id="cite_ref-rdtsc_pmc_unordered_104-0" class="reference"><a href="#cite_note-rdtsc_pmc_unordered-104">[l]</a></sup>
<p>In early processors, the TSC was a cycle counter, incrementing by 1 for each clock cycle (which could cause its rate to vary on processors that could change clock speed at runtime)  in later processors, it increments at a fixed rate that doesn't necessarily match the CPU clock speed.<sup id="cite_ref-108" class="reference"><a href="#cite_note-108">[m]</a></sup>
</p>
</td>
<td style="background:#bfd; color:black; vertical-align:middle; text-align:center;" class="table-yes2">Usually 3<sup id="cite_ref-110" class="reference"><a href="#cite_note-110">[n]</a></sup>
</td>
<td>Intel <a href="/wiki/Pentium_(original)" title="Pentium (original)">Pentium</a>,<br>AMD <a href="/wiki/AMD_K5" title="AMD K5">K5</a>,<br>Cyrix <span class="nowrap"><a href="/wiki/Cyrix_6x86" title="Cyrix 6x86">6x86MX</a>,<a href="/wiki/MediaGX" title="MediaGX">MediaGXm</a>,</span><br>IDT <a href="/wiki/WinChip" title="WinChip">WinChip</a> C6,<br>Transmeta <a href="/wiki/Transmeta_Crusoe" title="Transmeta Crusoe">Crusoe</a>,<br>Rise <a href="/wiki/MP6" title="MP6">mP6</a>
</td></tr>
<tr>
<th colspan="5">
</th></tr>
<tr>
<td><code>RDPMC</code>
</td>
<td><code>0F 33</code>
</td>
<td>Read <a href="/wiki/Performance_Monitoring_Counter" class="mw-redirect" title="Performance Monitoring Counter">Performance Monitoring Counter</a>. The counter to read is specified by ECX and its value is returned in EDX:EAX.<sup id="cite_ref-rdtsc_pmc_unordered_104-1" class="reference"><a href="#cite_note-rdtsc_pmc_unordered-104">[l]</a></sup>
</td>
<td style="background:#bfd; color:black; vertical-align:middle; text-align:center;" class="table-yes2">Usually 3<sup id="cite_ref-111" class="reference"><a href="#cite_note-111">[o]</a></sup>
</td>
<td><span class="nowrap">Intel <a href="/wiki/Pentium_(original)#MMX" title="Pentium (original)">Pentium MMX</a>,</span><br>Intel <a href="/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a>,<br>AMD <a href="/wiki/AMD_K7" class="mw-redirect" title="AMD K7">K7</a>,<br>Cyrix <a href="/wiki/Cyrix_6x86" title="Cyrix 6x86">6x86MX</a>,<br>IDT <a href="/wiki/WinChip" title="WinChip">WinChip</a> C6,<br>VIA <a href="/wiki/VIA_Nano" title="VIA Nano">Nano</a><sup id="cite_ref-112" class="reference"><a href="#cite_note-112">[p]</a></sup>
</td></tr>
<tr>
<td><span class="nowrap"><code>CMOVcc reg,r/m</code></span>
</td>
<td><span class="nowrap"><code>0F 4x /r</code></span><sup id="cite_ref-113" class="reference"><a href="#cite_note-113">[q]</a></sup>
</td>
<td>Conditional move to register. The source operand may be either register or memory.<sup id="cite_ref-114" class="reference"><a href="#cite_note-114">[r]</a></sup>
</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td>Intel <a href="/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a>,<br>AMD <a href="/wiki/AMD_K7" class="mw-redirect" title="AMD K7">K7</a>,<br><span class="nowrap">Cyrix <a href="/wiki/Cyrix_6x86" title="Cyrix 6x86">6x86MX</a>,<a href="/wiki/MediaGX" title="MediaGX">MediaGXm</a>,</span><br>Transmeta <a href="/wiki/Transmeta_Crusoe" title="Transmeta Crusoe">Crusoe</a>,<br>VIA <a href="/wiki/VIA_C3#Nehemiah_cores" title="VIA C3">C3 "Nehemiah"</a>
</td></tr>
<tr>
<th colspan="5">
</th></tr>
<tr>
<td><code>NOP r/m</code>,<br><code>NOPL r/m</code>
</td>
<td><span class="nowrap"><code>NFx 0F 1F /0</code></span>
</td>
<td>Official long <a href="/wiki/NOP_(code)" title="NOP (code)">NOP</a>.
<p>Other than AMD K7/K8, broadly unsupported in non-Intel processors released before 2005.<sup id="cite_ref-115" class="reference"><a href="#cite_note-115">[s]</a></sup><sup id="cite_ref-116" class="reference"><a href="#cite_note-116">[51]</a></sup>
</p>
</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td>Intel <a href="/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a>,<sup id="cite_ref-119" class="reference"><a href="#cite_note-119">[t]</a></sup><br><span class="nowrap">AMD <a href="/wiki/AMD_K7" class="mw-redirect" title="AMD K7">K7</a>, <a href="/wiki/X86-64" title="X86-64">x86-64</a>,<sup id="cite_ref-121" class="reference"><a href="#cite_note-121">[u]</a></sup></span><br>VIA <a href="/wiki/VIA_C7" title="VIA C7">C7</a><sup id="cite_ref-122" class="reference"><a href="#cite_note-122">[55]</a></sup>
</td></tr>
<tr>
<td><code>UD2</code>,<sup id="cite_ref-124" class="reference"><a href="#cite_note-124">[v]</a></sup><br><code>UD2A</code><sup id="cite_ref-ud2_binutils_127-0" class="reference"><a href="#cite_note-ud2_binutils-127">[w]</a></sup>
</td>
<td><code>0F 0B</code>
</td>
<td rowspan="3">Undefined Instructions  will generate an <a href="/wiki/Illegal_opcode" title="Illegal opcode">invalid opcode</a> (#UD) exception in all operating modes.
<p>These instructions are provided for software testing to explicitly generate invalid opcodes. The opcodes for these instructions are reserved for this purpose.
</p>
</td>
<td rowspan="3" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">(3)
</td>
<td rowspan="2">(<a href="/wiki/Intel_80186" title="Intel 80186">80186</a>),<sup id="cite_ref-ud_186_128-0" class="reference"><a href="#cite_note-ud_186-128">[x]</a></sup><br>Intel <a href="/wiki/Pentium_(original)" title="Pentium (original)">Pentium</a><sup id="cite_ref-129" class="reference"><a href="#cite_note-129">[59]</a></sup>
</td></tr>
<tr>
<td><code>UD1 reg,r/m</code>,<sup id="cite_ref-132" class="reference"><a href="#cite_note-132">[y]</a></sup><br><span class="nowrap"><code>UD2B reg,r/m</code><sup id="cite_ref-ud2_binutils_127-1" class="reference"><a href="#cite_note-ud2_binutils-127">[w]</a></sup></span>
</td>
<td><code>0F B9 /r</code><sup id="cite_ref-ud01_modrm_135-0" class="reference"><a href="#cite_note-ud01_modrm-135">[z]</a></sup>
</td></tr>
<tr>
<td><code>OIO</code>,<br><code>UD0</code>,<br><code>UD0 reg,r/m</code><sup id="cite_ref-138" class="reference"><a href="#cite_note-138">[aa]</a></sup>
</td>
<td><code>0F FF</code>,<br><code>0F FF /r</code><sup id="cite_ref-ud01_modrm_135-1" class="reference"><a href="#cite_note-ud01_modrm-135">[z]</a></sup>
</td>
<td>(<a href="/wiki/Intel_80186" title="Intel 80186">80186</a>),<sup id="cite_ref-ud_186_128-1" class="reference"><a href="#cite_note-ud_186-128">[x]</a></sup><br><a href="/wiki/Cyrix_6x86" title="Cyrix 6x86">Cyrix 6x86</a>,<sup id="cite_ref-cyrix_oio_136-1" class="reference"><a href="#cite_note-cyrix_oio-136">[64]</a></sup><br><a href="/wiki/AMD_K5" title="AMD K5">AMD K5</a><sup id="cite_ref-139" class="reference"><a href="#cite_note-139">[66]</a></sup><br>
</td></tr>
<tr>
<th colspan="5">
</th></tr>
<tr>
<td><code>SYSCALL</code>
</td>
<td><code>0F 05</code>
</td>
<td>Fast <a href="/wiki/System_call" title="System call">System call</a>.
</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td rowspan="2">AMD <a href="/wiki/AMD_K6" title="AMD K6">K6</a>,<sup id="cite_ref-141" class="reference"><a href="#cite_note-141">[ab]</a></sup><br><a href="/wiki/X86-64" title="X86-64">x86-64</a><sup id="cite_ref-142" class="reference"><a href="#cite_note-142">[ac]</a></sup><sup id="cite_ref-144" class="reference"><a href="#cite_note-144">[ad]</a></sup>
</td></tr>
<tr>
<td><code>SYSRET</code>
</td>
<td><code>0F 07</code><sup id="cite_ref-sysret_64bit_145-0" class="reference"><a href="#cite_note-sysret_64bit-145">[ae]</a></sup>
</td>
<td>Fast Return from System Call. Designed to be used together with <code>SYSCALL</code>.
</td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">0<sup id="cite_ref-syscall_realmode_146-0" class="reference"><a href="#cite_note-syscall_realmode-146">[af]</a></sup>
</td></tr>
<tr>
<td><code>SYSENTER</code>
</td>
<td><code>0F 34</code>
</td>
<td>Fast <a href="/wiki/System_call" title="System call">System call</a>.
</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3<sup id="cite_ref-syscall_realmode_146-1" class="reference"><a href="#cite_note-syscall_realmode-146">[af]</a></sup>
</td>
<td rowspan="2">Intel <a href="/wiki/Pentium_II" title="Pentium II">Pentium II</a>,<sup id="cite_ref-149" class="reference"><a href="#cite_note-149">[ag]</a></sup><br>AMD <a href="/wiki/AMD_K7" class="mw-redirect" title="AMD K7">K7</a>,<sup id="cite_ref-150" class="reference"><a href="#cite_note-150">[71]</a></sup><sup id="cite_ref-151" class="reference"><a href="#cite_note-151">[ah]</a></sup><br>Transmeta <a href="/wiki/Transmeta_Crusoe" title="Transmeta Crusoe">Crusoe</a>,<sup id="cite_ref-153" class="reference"><a href="#cite_note-153">[ai]</a></sup><br><span class="nowrap">NatSemi <a href="/wiki/Geode_(processor)" title="Geode (processor)">Geode GX2</a>,</span><br>VIA <a href="/wiki/VIA_C3#Nehemiah_cores" title="VIA C3">C3 "Nehemiah"</a><sup id="cite_ref-155" class="reference"><a href="#cite_note-155">[aj]</a></sup>
</td></tr>
<tr>
<td><code>SYSEXIT</code>
</td>
<td><code>0F 35</code><sup id="cite_ref-sysret_64bit_145-1" class="reference"><a href="#cite_note-sysret_64bit-145">[ae]</a></sup>
</td>
<td>Fast Return from System Call. Designed to be used together with <code>SYSENTER</code>.
</td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">0<sup id="cite_ref-syscall_realmode_146-2" class="reference"><a href="#cite_note-syscall_realmode-146">[af]</a></sup>
</td></tr></tbody></table>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1217336898"><div class="reflist reflist-lower-alpha">
<div class="mw-references-wrap mw-references-columns"><ol class="references">
<li id="cite_note-80"><span class="mw-cite-backlink"><b><a href="#cite_ref-80">^</a></b></span> <span class="reference-text">On Intel and AMD CPUs, the <code>WRMSR</code> instruction is also used to update the <a href="/wiki/Intel_Microcode#Update_facility" class="mw-redirect" title="Intel Microcode">CPU microcode</a>. This is done by writing the virtual address of the new microcode to upload to MSR <code>79h</code> on Intel CPUs and MSR <code>C001_0020h</code><sup id="cite_ref-79" class="reference"><a href="#cite_note-79">[33]</a></sup> on AMD CPUs.</span>
</li>
<li id="cite_note-82"><span class="mw-cite-backlink"><b><a href="#cite_ref-82">^</a></b></span> <span class="reference-text">Writes to the following MSRs are not serializing:<sup id="cite_ref-81" class="reference"><a href="#cite_note-81">[34]</a></sup>
<table class="wikitable sortable">
<tbody><tr>
<th>Number</th>
<th>Name
</th></tr>
<tr>
<td><code>48h</code></td>
<td>SPEC_CTRL
</td></tr>
<tr>
<td><code>49h</code></td>
<td>PRED_CMD
</td></tr>
<tr>
<td><code>122h</code></td>
<td>TSX_CTRL
</td></tr>
<tr>
<td><code>6E0h</code></td>
<td>TSC_DEADLINE
</td></tr>
<tr>
<td><code>6E1h</code></td>
<td>PKRS
</td></tr>
<tr>
<td><code>774h</code></td>
<td>HWP_REQUEST<br>(non-serializing only if the FAST_IA32_HWP_REQUEST bit it set)
</td></tr>
<tr>
<td><code>802h</code> to <code>83Fh</code></td>
<td>(x2APIC MSRs)
</td></tr>
<tr>
<td><code>C001_011Bh</code></td>
<td>Doorbell Register (AMD)
</td></tr></tbody></table></span>
</li>
<li id="cite_note-86"><span class="mw-cite-backlink"><b><a href="#cite_ref-86">^</a></b></span> <span class="reference-text"><a href="/wiki/System_Management_Mode" title="System Management Mode">System Management Mode</a> and the <code>RSM</code> instruction were made available on non-SL variants of the Intel 486 only after the initial release of the Intel Pentium in 1993.</span>
</li>
<li id="cite_note-90"><span class="mw-cite-backlink"><b><a href="#cite_ref-90">^</a></b></span> <span class="reference-text">On some older 32-bit processors, executing <code>CPUID</code> with a leaf index (EAX) greater than 0 may leave EBX and ECX unmodified, keeping their old values. For this reason, it is recommended to zero out EBX and ECX before executing <code>CPUID</code>.<br>Processors noted to exhibit this behavior include Cyrix MII<sup id="cite_ref-88" class="reference"><a href="#cite_note-88">[39]</a></sup> and IDT WinChip 2.<sup id="cite_ref-89" class="reference"><a href="#cite_note-89">[40]</a></sup><br><br>In 64-bit mode, <code>CPUID</code> will set the top 32 bits of RAX, RBX, RCX and RDX to zero.</span>
</li>
<li id="cite_note-94"><span class="mw-cite-backlink"><b><a href="#cite_ref-94">^</a></b></span> <span class="reference-text">On some Intel processors starting from <a href="/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a>, there exists MSRs that can be used to restrict <code>CPUID</code> to ring 0. Such MSRs are documented for at least Ivy Bridge<sup id="cite_ref-91" class="reference"><a href="#cite_note-91">[41]</a></sup> and Denverton.<sup id="cite_ref-92" class="reference"><a href="#cite_note-92">[42]</a></sup><br>The ability to restrict <code>CPUID</code> to ring 0 also exists on AMD processors supporting the "CpuidUserDis" feature (<a href="/wiki/Zen_4" title="Zen 4">Zen 4</a> "Raphael" and later).<sup id="cite_ref-93" class="reference"><a href="#cite_note-93">[43]</a></sup></span>
</li>
<li id="cite_note-cpuid_backported-95"><span class="mw-cite-backlink">^ <a href="#cite_ref-cpuid_backported_95-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-cpuid_backported_95-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><code>CPUID</code> is also available on some Intel and AMD 486 processor variants that were released after the initial release of the Intel Pentium.</span>
</li>
<li id="cite_note-96"><span class="mw-cite-backlink"><b><a href="#cite_ref-96">^</a></b></span> <span class="reference-text">On the Cyrix 5x86 and 6x86 CPUs, <code>CPUID</code> is not enabled by default and must be enabled through a Cyrix configuration register.</span>
</li>
<li id="cite_note-98"><span class="mw-cite-backlink"><b><a href="#cite_ref-98">^</a></b></span> <span class="reference-text">On NexGen CPUs, <code>CPUID</code> is only supported with some system BIOSes. On some NexGen CPUs that do support <code>CPUID</code>, EFLAGS.ID is not supported but EFLAGS.AC is, complicating CPU detection.<sup id="cite_ref-97" class="reference"><a href="#cite_note-97">[44]</a></sup></span>
</li>
<li id="cite_note-99"><span class="mw-cite-backlink"><b><a href="#cite_ref-99">^</a></b></span> <span class="reference-text">Unlike the older <code>CMPXCHG</code> instruction, the <code>CMPXCHG8B</code> instruction does not modify any <a href="/wiki/FLAGS_register" title="FLAGS register">EFLAGS</a> bits other than ZF.</span>
</li>
<li id="cite_note-100"><span class="mw-cite-backlink"><b><a href="#cite_ref-100">^</a></b></span> <span class="reference-text"><span class="nowrap"><code>LOCK CMPXCHG8B</code></span> with a register operand (which is an invalid encoding) can cause <a href="/wiki/Halt_and_Catch_Fire_(computing)" title="Halt and Catch Fire (computing)">hangs</a> on some Intel <a href="/wiki/Pentium_(original)" title="Pentium (original)">Pentium</a> CPUs (<a href="/wiki/Pentium_F00F_bug" title="Pentium F00F bug">Pentium F00F bug</a>).</span>
</li>
<li id="cite_note-cmpxchg8b_ntbug-102"><span class="mw-cite-backlink">^ <a href="#cite_ref-cmpxchg8b_ntbug_102-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-cmpxchg8b_ntbug_102-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-cmpxchg8b_ntbug_102-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text">On IDT WinChip, Transmeta Crusoe and Rise mP6 processors, the <code>CMPXCHG8B</code> instruction is always supported, however its CPUID bit may be missing. This is a workaround for a bug in Windows NT.<sup id="cite_ref-101" class="reference"><a href="#cite_note-101">[45]</a></sup></span>
</li>
<li id="cite_note-rdtsc_pmc_unordered-104"><span class="mw-cite-backlink">^ <a href="#cite_ref-rdtsc_pmc_unordered_104-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-rdtsc_pmc_unordered_104-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">The <code>RDTSC</code> and <code>RDPMC</code> instructions are not ordered with respect to other instructions, and may sample their respective counters before earlier instructions are executed or after later instructions have executed. Invocations of <code>RDPMC</code> (but not <code>RDTSC</code>) may be reordered relative to each other even for reads of the same counter.<br>In order to impose ordering with respect to other instructions, <code>LFENCE</code> or serializing instructions (e.g. <code>CPUID</code>) are needed.<sup id="cite_ref-rdtsc_ordering_103-0" class="reference"><a href="#cite_note-rdtsc_ordering-103">[46]</a></sup></span>
</li>
<li id="cite_note-108"><span class="mw-cite-backlink"><b><a href="#cite_ref-108">^</a></b></span> <span class="reference-text">Fixed-rate TSC was introduced in two stages:<style data-mw-deduplicate="TemplateStyles:r1228772891">.mw-parser-output .glossary dt{margin-top:0.4em}.mw-parser-output .glossary dt+dt{margin-top:-0.2em}.mw-parser-output .glossary .templatequote{margin-top:0;margin-bottom:-0.5em}</style>
<dl class="glossary"><dt id="constant_tsc"><dfn>Constant TSC</dfn></dt><dd>TSC running at a fixed rate as long as the processor core is not in a deep-sleep (<a href="/wiki/ACPI#Power_states" title="ACPI">C2</a> or deeper) mode, but not synchronized between CPU cores. Introduced in Intel <a href="/wiki/Pentium_4#Prescott" title="Pentium 4">Prescott</a>, <a href="/wiki/Yonah_(microprocessor)" title="Yonah (microprocessor)">Yonah</a> and <a href="/wiki/Bonnell_(microarchitecture)" title="Bonnell (microarchitecture)">Bonnell</a>. Also present in all <a href="/wiki/Transmeta" title="Transmeta">Transmeta</a> and <a href="/wiki/VIA_Nano" title="VIA Nano">VIA Nano</a><sup id="cite_ref-105" class="reference"><a href="#cite_note-105">[47]</a></sup> CPUs. Does not have a CPUID bit.</dd><dt id="invariant_tsc"><dfn>Invariant TSC</dfn></dt><dd>TSC running at a fixed rate, and remaining synchronized between CPU cores in all <a href="/wiki/ACPI#Power_states" title="ACPI">P-,C- and T-states</a> (but not necessarily S-states).<br>Present in <a href="/wiki/AMD_K10" class="mw-redirect" title="AMD K10">AMD K10</a> and later; Intel <a href="/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a>/<a href="/wiki/Saltwell_(microarchitecture)" class="mw-redirect" title="Saltwell (microarchitecture)">Saltwell</a><sup id="cite_ref-106" class="reference"><a href="#cite_note-106">[48]</a></sup> and later; <a href="/wiki/Zhaoxin" title="Zhaoxin">Zhaoxin</a> WuDaoKou<sup id="cite_ref-107" class="reference"><a href="#cite_note-107">[49]</a></sup> and later. Indicated with a CPUID bit (leaf <code>8000_0007:EDX[8]</code>).</dd>
</dl></span></li>
<li id="cite_note-110"><span class="mw-cite-backlink"><b><a href="#cite_ref-110">^</a></b></span> <span class="reference-text"><code>RDTSC</code> can be run outside Ring 0 only if <code><a href="/wiki/Control_register#CR4" title="Control register">CR4.TSD</a>=0</code>.<br>On Intel Pentium and AMD K5, <code>RDTSC</code> cannot be run in Virtual-8086 mode.<sup id="cite_ref-109" class="reference"><a href="#cite_note-109">[50]</a></sup> Later processors removed this restriction.</span>
</li>
<li id="cite_note-111"><span class="mw-cite-backlink"><b><a href="#cite_ref-111">^</a></b></span> <span class="reference-text"><code>RDPMC</code> can be run outside Ring 0 only if <code><a href="/wiki/Control_register#CR4" title="Control register">CR4.PCE</a>=1</code>.</span>
</li>
<li id="cite_note-112"><span class="mw-cite-backlink"><b><a href="#cite_ref-112">^</a></b></span> <span class="reference-text">The <code>RDPMC</code> instruction is not present in VIA processors prior to the Nano.</span>
</li>
<li id="cite_note-113"><span class="mw-cite-backlink"><b><a href="#cite_ref-113">^</a></b></span> <span class="reference-text">The condition codes supported for <code>CMOV<b>cc</b></code> instruction (opcode <code>0F 4<b>x</b> /r</code>, with the <b>x</b> nibble specifying the condition) are:
<table class="wikitable sortable">
<tbody><tr>
<th>x</th>
<th>cc</th>
<th>Condition (<a href="/wiki/FLAGS_register" title="FLAGS register">EFLAGS</a>)
</th></tr>
<tr>
<td>0</td>
<td>O</td>
<td>OF=1: "Overflow"
</td></tr>
<tr>
<td>1</td>
<td>NO</td>
<td>OF=0: <span class="nowrap">"Not Overflow"</span>
</td></tr>
<tr>
<td>2</td>
<td>C,B,NAE</td>
<td>CF=1: "Carry", "Below", <span class="nowrap">"Not Above or Equal"</span>
</td></tr>
<tr>
<td>3</td>
<td>NC,NB,AE</td>
<td>CF=0: <span class="nowrap">"Not Carry"</span>, <span class="nowrap">"Not Below"</span>, <span class="nowrap">"Above or Equal"</span>
</td></tr>
<tr>
<td>4</td>
<td>Z,E</td>
<td>ZF=1: "Zero", "Equal"
</td></tr>
<tr>
<td>5</td>
<td>NZ,NE</td>
<td>ZF=0: <span class="nowrap">"Not Zero"</span>, <span class="nowrap">"Not Equal"</span>
</td></tr>
<tr>
<td>6</td>
<td>NA,BE</td>
<td>(CF=1 or ZF=1): <span class="nowrap">"Not Above"</span>, <span class="nowrap">"Below or Equal"</span>
</td></tr>
<tr>
<td>7</td>
<td>A,NBE</td>
<td>(CF=0 and ZF=0): "Above", <span class="nowrap">"Not Below or Equal"</span>
</td></tr>
<tr>
<td>8</td>
<td>S</td>
<td>SF=1: "Sign"
</td></tr>
<tr>
<td>9</td>
<td>NS</td>
<td>SF=0: <span class="nowrap">"Not Sign"</span>
</td></tr>
<tr>
<td>A</td>
<td>P,PE</td>
<td>PF=1: "Parity", <span class="nowrap">"Parity Even"</span>
</td></tr>
<tr>
<td>B</td>
<td>NP,PO</td>
<td>PF=0: <span class="nowrap">"Not Parity"</span>, <span class="nowrap">"Parity Odd"</span>
</td></tr>
<tr>
<td>C</td>
<td>L,NGE</td>
<td>SFOF: "Less", <span class="nowrap">"Not Greater Or Equal"</span>
</td></tr>
<tr>
<td>D</td>
<td>NL,GE</td>
<td>SF=OF: <span class="nowrap">"Not Less"</span>, <span class="nowrap">"Greater Or Equal"</span>
</td></tr>
<tr>
<td>E</td>
<td>LE,NG</td>
<td>(ZF=1 or SFOF): <span class="nowrap">"Less or Equal"</span>, <span class="nowrap">"Not Greater"</span>
</td></tr>
<tr>
<td>F</td>
<td>NLE,G</td>
<td>(ZF=0 and SF=OF): <span class="nowrap">"Not Less or Equal"</span>, <span class="nowrap">"Greater"</span>
</td></tr></tbody></table></span>
</li>
<li id="cite_note-114"><span class="mw-cite-backlink"><b><a href="#cite_ref-114">^</a></b></span> <span class="reference-text">In 64-bit mode, <code>CMOVcc</code> with a 32-bit operand size will clear the upper 32 bits of the destination register even if the condition is false.<br>For <code>CMOVcc</code> with a memory source operand, the CPU will always read the operand from memory  potentially causing memory exceptions and cache line-fills  even if the condition for the move is not satisfied. (The Intel <a href="/wiki/X86#APX_(Advanced_Performance_Extensions)" title="X86">APX</a> extension defines an <a href="/wiki/EVEX_prefix" title="EVEX prefix">EVEX</a>-encoded variant of <code>CMOVcc</code> that will suppress memory exceptions if the condition is false.)</span>
</li>
<li id="cite_note-115"><span class="mw-cite-backlink"><b><a href="#cite_ref-115">^</a></b></span> <span class="reference-text">Unlike other instructions added in <a href="/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a>, long NOP does not have a <a href="/wiki/CPUID" title="CPUID">CPUID</a> feature bit.</span>
</li>
<li id="cite_note-119"><span class="mw-cite-backlink"><b><a href="#cite_ref-119">^</a></b></span> <span class="reference-text"><code>0F 1F /0</code> as long-NOP was introduced in the Pentium Pro, but remained undocumented until 2006.<sup id="cite_ref-longnop2006_117-0" class="reference"><a href="#cite_note-longnop2006-117">[52]</a></sup>
The whole <span class="nowrap"><code>0F 18..1F</code></span> opcode range was <code>NOP</code> in Pentium Pro. However, except for <span class="nowrap"><code>0F 1F /0</code></span>, Intel does not guarantee that these opcodes will remain <code>NOP</code> in future processors, and have indeed assigned some of these opcodes to other instructions in at least some processors.<sup id="cite_ref-118" class="reference"><a href="#cite_note-118">[53]</a></sup></span>
</li>
<li id="cite_note-121"><span class="mw-cite-backlink"><b><a href="#cite_ref-121">^</a></b></span> <span class="reference-text">Documented for AMD x86-64 since 2002.<sup id="cite_ref-120" class="reference"><a href="#cite_note-120">[54]</a></sup></span>
</li>
<li id="cite_note-124"><span class="mw-cite-backlink"><b><a href="#cite_ref-124">^</a></b></span> <span class="reference-text">While the <span class="nowrap"><code>0F 0B</code></span> opcode was officially reserved as an invalid opcode from Pentium onwards, it only got assigned the mnemonic <code>UD2</code> from <a href="/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a> onwards.<sup id="cite_ref-123" class="reference"><a href="#cite_note-123">[56]</a></sup></span>
</li>
<li id="cite_note-ud2_binutils-127"><span class="mw-cite-backlink">^ <a href="#cite_ref-ud2_binutils_127-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ud2_binutils_127-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><a href="/wiki/GNU_Binutils" title="GNU Binutils">GNU Binutils</a> have used the <code>UD2A</code> and <code>UD2B</code> mnemonics for the <span class="nowrap"><code>0F 0B</code></span> and <span class="nowrap"><code>0F B9</code></span> opcodes since version 2.7.<sup id="cite_ref-125" class="reference"><a href="#cite_note-125">[57]</a></sup><br>Neither <code>UD2A</code> nor <code>UD2B</code> originally took any arguments - <code>UD2B</code> was later modified to accept a <a href="/wiki/ModR/M" title="ModR/M">ModR/M</a> byte, in Binutils version 2.30.<sup id="cite_ref-126" class="reference"><a href="#cite_note-126">[58]</a></sup></span>
</li>
<li id="cite_note-ud_186-128"><span class="mw-cite-backlink">^ <a href="#cite_ref-ud_186_128-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ud_186_128-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">The UD0/1/2 opcodes - <span class="nowrap"><code>0F 0B</code></span>, <span class="nowrap"><code>0F B9</code></span> and <span class="nowrap"><code>0F FF</code></span> - will cause an #UD exception on all x86 processors from the <a href="/wiki/Intel_80186" title="Intel 80186">80186</a> onwards (except <a href="/wiki/NEC_V20" title="NEC V20">NEC V-series</a> processors), but did not get explicitly reserved for this purpose until P5-class processors.</span>
</li>
<li id="cite_note-132"><span class="mw-cite-backlink"><b><a href="#cite_ref-132">^</a></b></span> <span class="reference-text">While the <span class="nowrap"><code>0F B9</code></span> opcode was officially reserved as an invalid opcode from Pentium onwards, it only got assigned its mnemonic <code>UD1</code> much later  AMD APM started listing <code>UD1</code> in its opcode maps from rev 3.17 onwards,<sup id="cite_ref-amd_ud0_ud1_130-0" class="reference"><a href="#cite_note-amd_ud0_ud1-130">[60]</a></sup> while Intel SDM started listing it from rev 061 onwards.<sup id="cite_ref-intel_ud0_ud1_131-0" class="reference"><a href="#cite_note-intel_ud0_ud1-131">[61]</a></sup></span>
</li>
<li id="cite_note-ud01_modrm-135"><span class="mw-cite-backlink">^ <a href="#cite_ref-ud01_modrm_135-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ud01_modrm_135-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">For both the <span class="nowrap"><code>0F B9</code></span> and <span class="nowrap"><code>0F FF</code></span> opcodes, different x86 implementations are known to differ regarding whether the opcodes accept a <a href="/wiki/ModR/M" title="ModR/M">ModR/M</a> byte.<sup id="cite_ref-133" class="reference"><a href="#cite_note-133">[62]</a></sup><sup id="cite_ref-134" class="reference"><a href="#cite_note-134">[63]</a></sup></span>
</li>
<li id="cite_note-138"><span class="mw-cite-backlink"><b><a href="#cite_ref-138">^</a></b></span> <span class="reference-text">For the <span class="nowrap"><code>0F FF</code></span> opcode, the <code>OIO</code> mnemonic was introduced by Cyrix,<sup id="cite_ref-cyrix_oio_136-0" class="reference"><a href="#cite_note-cyrix_oio-136">[64]</a></sup> while the <code>UD0</code> menmonic (without arguments) was introduced by AMD and Intel at the same time as the <code>UD1</code> mnemonic for <span class="nowrap"><code>0F B9</code></span>.<sup id="cite_ref-amd_ud0_ud1_130-1" class="reference"><a href="#cite_note-amd_ud0_ud1-130">[60]</a></sup><sup id="cite_ref-intel_ud0_ud1_131-1" class="reference"><a href="#cite_note-intel_ud0_ud1-131">[61]</a></sup> Later Intel (but not AMD) documentation modified its description of <code>UD0</code> to add a <a href="/wiki/ModR/M" title="ModR/M">ModR/M</a> byte and take two arguments.<sup id="cite_ref-137" class="reference"><a href="#cite_note-137">[65]</a></sup></span>
</li>
<li id="cite_note-141"><span class="mw-cite-backlink"><b><a href="#cite_ref-141">^</a></b></span> <span class="reference-text">On K6, the <code>SYSCALL</code>/<code>SYSRET</code> instructions were available on Model 7 (250nm "Little Foot") and later, not on the earlier Model 6.<sup id="cite_ref-140" class="reference"><a href="#cite_note-140">[67]</a></sup></span>
</li>
<li id="cite_note-142"><span class="mw-cite-backlink"><b><a href="#cite_ref-142">^</a></b></span> <span class="reference-text"><code>SYSCALL</code> and <code>SYSRET</code> were made an integral part of x86-64  as a result, the instructions are available in 64-bit mode on all x86-64 processors from AMD, Intel, VIA and Zhaoxin.<br>Outside 64-bit mode, the instructions are available on AMD processors only.</span>
</li>
<li id="cite_note-144"><span class="mw-cite-backlink"><b><a href="#cite_ref-144">^</a></b></span> <span class="reference-text">The exact semantics of <code>SYSRET</code> differs slightly between AMD and Intel processors: non-canonical return addresses cause a #GP exception to be thrown in Ring 3 on AMD CPUs but Ring 0 on Intel CPUs. This has been known to cause security issues.<sup id="cite_ref-143" class="reference"><a href="#cite_note-143">[68]</a></sup></span>
</li>
<li id="cite_note-sysret_64bit-145"><span class="mw-cite-backlink">^ <a href="#cite_ref-sysret_64bit_145-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-sysret_64bit_145-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">For the <code>SYSRET</code> and <code>SYSEXIT</code> instructions under x86-64, it is necessary to add the <code>REX.W</code> prefix for variants that will return to 64-bit user-mode code.<br>Encodings of these instructions without the <code>REX.W</code> prefix are used to return to 32-bit user-mode code. (Neither of these instructions can be used to return to 16-bit user-mode code.)</span>
</li>
<li id="cite_note-syscall_realmode-146"><span class="mw-cite-backlink">^ <a href="#cite_ref-syscall_realmode_146-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-syscall_realmode_146-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-syscall_realmode_146-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text">The <code>SYSRET</code>, <code>SYSENTER</code> and <code>SYSEXIT</code> instructions are unavailable in <a href="/wiki/Real_mode" title="Real mode">Real mode</a>. (<code>SYSENTER</code> is, however, available in <a href="/wiki/Virtual_8086_mode" title="Virtual 8086 mode">Virtual 8086 mode</a>.)</span>
</li>
<li id="cite_note-149"><span class="mw-cite-backlink"><b><a href="#cite_ref-149">^</a></b></span> <span class="reference-text">The <code>CPUID</code> flags that indicate support for <code>SYSENTER</code>/<code>SYSEXIT</code> are set on the Pentium Pro, even though the processor does not officially support these instructions.<sup id="cite_ref-147" class="reference"><a href="#cite_note-147">[69]</a></sup><br>Third party testing indicates that the opcodes are present on the Pentium Pro but too buggy to be usable.<sup id="cite_ref-148" class="reference"><a href="#cite_note-148">[70]</a></sup></span>
</li>
<li id="cite_note-151"><span class="mw-cite-backlink"><b><a href="#cite_ref-151">^</a></b></span> <span class="reference-text">On AMD CPUs, the <code>SYSENTER</code> and <code>SYSEXIT</code> instructions are not available in x86-64 <a href="/wiki/Long_mode" title="Long mode">long mode</a> (#UD).</span>
</li>
<li id="cite_note-153"><span class="mw-cite-backlink"><b><a href="#cite_ref-153">^</a></b></span> <span class="reference-text">On Transmeta CPUs, the <code>SYSENTER</code> and <code>SYSEXIT</code> instructions are only available with version 4.2 or higher of the Transmeta Code Morphing software.<sup id="cite_ref-152" class="reference"><a href="#cite_note-152">[72]</a></sup></span>
</li>
<li id="cite_note-155"><span class="mw-cite-backlink"><b><a href="#cite_ref-155">^</a></b></span> <span class="reference-text">On Nehemiah, <code>SYSENTER</code> and <code>SYSEXIT</code> are available only on stepping 8 and later.<sup id="cite_ref-154" class="reference"><a href="#cite_note-154">[73]</a></sup></span>
</li>
</ol></div></div>
<h3><span class="mw-headline" id="Added_as_instruction_set_extensions">Added as instruction set extensions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=9" title="Edit section: Added as instruction set extensions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Added_with_x86-64">Added with <a href="/wiki/X86-64" title="X86-64">x86-64</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=10" title="Edit section: Added with x86-64"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>These instructions can only be encoded in 64 bit mode.  They fall in four groups:
</p>
<ul><li>original instructions that reuse existing opcodes for a different purpose (<code>MOVSXD</code> replacing <code>ARPL</code>)</li>
<li>original instructions with new opcodes (<code>SWAPGS</code>)</li>
<li>existing instructions extended to a 64 bit address size (<code>JRCXZ</code>)</li>
<li>existing instructions extended to a 64 bit operand size (remaining instructions)</li></ul>
<p>Most instructions with a 64 bit operand size encode this using a <code>REX.W</code> prefix; in the absence of the <code>REX.W</code> prefix,
the corresponding instruction with 32 bit operand size is encoded.  This mechanism also applies to most other instructions with 32 bit operand
size.  These are not listed here as they do not gain a new mnemonic in Intel syntax when used with a 64 bit operand size.
</p>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Encoding</th>
<th>Meaning</th>
<th><a href="/wiki/Protection_ring" title="Protection ring">Ring</a>
</th></tr>
<tr>
<td><code>CDQE</code>
</td>
<td><code>REX.W 98</code>
</td>
<td>Sign extend EAX into RAX
</td>
<td rowspan="13" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td></tr>
<tr>
<td><code>CQO</code>
</td>
<td><code>REX.W 99</code>
</td>
<td>Sign extend RAX into RDX:RAX
</td></tr>
<tr>
<td><code>CMPSQ</code>
</td>
<td><code>REX.W A7</code>
</td>
<td>CoMPare String Quadword
</td></tr>
<tr>
<td><span class="nowrap"><code>CMPXCHG16B m128</code></span><sup id="cite_ref-156" class="reference"><a href="#cite_note-156">[a]</a></sup><sup id="cite_ref-160" class="reference"><a href="#cite_note-160">[b]</a></sup>
</td>
<td><code>REX.W 0F C7 /1</code>
</td>
<td>CoMPare and eXCHanGe 16 Bytes.<br>Atomic only if used with LOCK prefix.
</td></tr>
<tr>
<td><code>IRETQ</code>
</td>
<td><code>REX.W CF</code>
</td>
<td>64-bit Return from Interrupt
</td></tr>
<tr>
<td><code>JRCXZ rel8</code>
</td>
<td><code>E3 <i>cb</i></code>
</td>
<td>Jump if RCX is zero
</td></tr>
<tr>
<td><code>LODSQ</code>
</td>
<td><code>REX.W AD</code>
</td>
<td>LoaD String Quadword
</td></tr>
<tr>
<td><span class="nowrap"><code>MOVSXD r64,r/m32</code></span>
</td>
<td><code>REX.W 63 /r</code><sup id="cite_ref-162" class="reference"><a href="#cite_note-162">[c]</a></sup>
</td>
<td>MOV with Sign Extend 32-bit to 64-bit
</td></tr>
<tr>
<td><code>MOVSQ</code>
</td>
<td><code>REX.W A5</code>
</td>
<td>Move String Quadword
</td></tr>
<tr>
<td><code>POPFQ</code>
</td>
<td><code>9D</code>
</td>
<td>POP RFLAGS Register
</td></tr>
<tr>
<td><code>PUSHFQ</code>
</td>
<td><code>9C</code>
</td>
<td>PUSH RFLAGS Register
</td></tr>
<tr>
<td><code>SCASQ</code>
</td>
<td><code>REX.W AF</code>
</td>
<td>SCAn String Quadword
</td></tr>
<tr>
<td><code>STOSQ</code>
</td>
<td><code>REX.W AB</code>
</td>
<td>STOre String Quadword
</td></tr>
<tr>
<td><code>SWAPGS</code>
</td>
<td><code>0F 01 F8</code>
</td>
<td>Exchange GS base with KernelGSBase MSR
</td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">0
</td></tr></tbody></table>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1217336898"><div class="reflist reflist-lower-alpha">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-156"><span class="mw-cite-backlink"><b><a href="#cite_ref-156">^</a></b></span> <span class="reference-text">The memory operand to <code>CMPXCHG16B</code> must be 16-byte aligned.</span>
</li>
<li id="cite_note-160"><span class="mw-cite-backlink"><b><a href="#cite_ref-160">^</a></b></span> <span class="reference-text">The <code>CMPXCHG16B</code> instruction was absent from a few of the earliest Intel/AMD x86-64 processors. On Intel processors, the instruction was missing from <a href="/wiki/List_of_Intel_Xeon_processors_(NetBurst-based)#&quot;Nocona&quot;_(90_nm)" title="List of Intel Xeon processors (NetBurst-based)">Xeon "Nocona"</a> stepping D,<sup id="cite_ref-157" class="reference"><a href="#cite_note-157">[74]</a></sup> but added in stepping E.<sup id="cite_ref-158" class="reference"><a href="#cite_note-158">[75]</a></sup> On <a href="/wiki/AMD_K8" title="AMD K8">AMD K8</a> family processors, it was added in stepping F, at the same time as DDR2 support was introduced.<sup id="cite_ref-159" class="reference"><a href="#cite_note-159">[76]</a></sup><br>For this reason, <code>CMPXCHG16B</code> has its own CPUID flag, separate from the rest of x86-64.</span>
</li>
<li id="cite_note-162"><span class="mw-cite-backlink"><b><a href="#cite_ref-162">^</a></b></span> <span class="reference-text">Encodings of <code>MOVSXD</code> without REX.W prefix are permitted but discouraged<sup id="cite_ref-161" class="reference"><a href="#cite_note-161">[77]</a></sup>  such encodings behave identically to 16/32-bit <code>MOV</code> (<span class="nowrap"><code>8B /r</code></span>).</span>
</li>
</ol></div></div><div style="width:100%; height:1em; clear:both;"></div>
<h4><span class="mw-headline" id="Bit_manipulation_extensions">Bit manipulation extensions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=11" title="Edit section: Bit manipulation extensions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/X86_Bit_manipulation_instruction_set" title="X86 Bit manipulation instruction set">X86 Bit manipulation instruction set</a></div>
<p>Bit manipulation instructions. For all of the <a href="/wiki/VEX_prefix" title="VEX prefix">VEX-encoded</a> instructions defined by BMI1 and BMI2, the operand size may be 32 or 64 bits, controlled by the VEX.W bit  none of these instructions are available in 16-bit variants.
</p>
<table class="wikitable sortable">
<tbody><tr>
<th>Bit Manipulation Extension</th>
<th>Instruction<br>mnemonics</th>
<th>Opcode</th>
<th>Instruction description</th>
<th>Added in
</th></tr>
<tr>
<th colspan="5">
</th></tr>
<tr>
<td rowspan="4"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="abm_(lzcnt)'`UNIQ--ref-00000260-QINU`'"><dfn><a href="/wiki/Advanced_Bit_Manipulation" class="mw-redirect" title="Advanced Bit Manipulation">ABM</a> (LZCNT)<sup id="cite_ref-163" class="reference"><a href="#cite_note-163">[a]</a></sup></dfn></dt><dd>Advanced Bit Manipulation</dd></dl>
</td>
<td><code>POPCNT r16,r/m16</code><br><span class="nowrap"><code>POPCNT r32,r/m32</code></span>
</td>
<td><code>F3 0F B8 /r</code>
</td>
<td rowspan="2"><a href="/wiki/Hamming_weight" title="Hamming weight">Population Count</a>. Counts the number of bits that are set to 1 in its source argument.
</td>
<td rowspan="4"><a href="/wiki/AMD_K10" class="mw-redirect" title="AMD K10">K10</a>,<br><a href="/wiki/Bobcat_(microarchitecture)" title="Bobcat (microarchitecture)">Bobcat</a>,<br><a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a>,<br><a href="/wiki/Zhaoxin" title="Zhaoxin">ZhangJiang</a>,<br><a href="/wiki/Gracemont_(microarchitecture)" title="Gracemont (microarchitecture)">Gracemont</a>
</td></tr>
<tr>
<td><code>POPCNT r64,r/m64</code>
</td>
<td><code>F3 REX.W 0F B8 /r</code>
</td></tr>
<tr>
<td><code>LZCNT r16,r/m16</code><br><code>LZCNT r32,r/m32</code>
</td>
<td><code>F3 0F BD /r</code>
</td>
<td rowspan="2">Count Leading zeroes.<sup id="cite_ref-164" class="reference"><a href="#cite_note-164">[b]</a></sup><br>If source operand is all-0s, then <code>LZCNT</code> will return operand size in bits (16/32/64) and set CF=1.
</td></tr>
<tr>
<td><code>LZCNT r64,r/m64</code>
</td>
<td><span class="nowrap"><code>F3 REX.W 0F BD /r</code></span>
</td></tr>
<tr>
<th colspan="5">
</th></tr>
<tr>
<td rowspan="7"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="bmi1"><dfn>BMI1</dfn></dt><dd>Bit Manipulation Instruction Set 1</dd></dl>
</td>
<td><code>TZCNT r16,r/m16</code><br><code>TZCNT r32,r/m32</code>
</td>
<td><code>F3 0F BC /r</code>
</td>
<td rowspan="2">Count Trailing zeroes.<sup id="cite_ref-165" class="reference"><a href="#cite_note-165">[c]</a></sup><br>If source operand is all-0s, then <code>TZCNT</code> will return operand size in bits (16/32/64) and set CF=1.
</td>
<td rowspan="7"><a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a>,<br><a href="/wiki/Piledriver_(microarchitecture)" title="Piledriver (microarchitecture)">Piledriver</a>,<br><a href="/wiki/Jaguar_(microarchitecture)" title="Jaguar (microarchitecture)">Jaguar</a>,<br><a href="/wiki/Zhaoxin" title="Zhaoxin">ZhangJiang</a>,<br><a href="/wiki/Gracemont_(microarchitecture)" title="Gracemont (microarchitecture)">Gracemont</a>
</td></tr>
<tr>
<td><code>TZCNT r64,r/m64</code>
</td>
<td><span class="nowrap"><code>F3 REX.W 0F BC /r</code></span>
</td></tr>
<tr>
<td><code>ANDN ra,rb,r/m</code>
</td>
<td><code>VEX.LZ.0F38 F2 /r</code>
</td>
<td>Bitwise AND-NOT: <code>ra = r/m AND NOT(rb)</code>
</td></tr>
<tr>
<td><code>BEXTR ra,r/m,rb</code>
</td>
<td><code>VEX.LZ.0F38 F7 /r</code>
</td>
<td>Bitfield extract. Bitfield start position is specified in bits [7:0] of <code>rb</code>, length in bits[15:8] of <code>rb</code>. The bitfield is then extracted from the <code>r/m</code> value with zero-extension, then stored in <code>ra</code>. Equivalent to<sup id="cite_ref-166" class="reference"><a href="#cite_note-166">[d]</a></sup><pre>mask = (1 &lt;&lt; rb[15:8]) - 1
ra = (r/m &gt;&gt; rb[7:0]) AND mask</pre>
</td></tr>
<tr>
<td><code>BLSI reg,r/m</code>
</td>
<td><code>VEX.LZ.0F38 F3 /3</code>
</td>
<td>Extract lowest set bit in source argument. Returns 0 if source argument is 0. Equivalent to<br><code>dst = (-src) AND src</code>
</td></tr>
<tr>
<td><code>BLSMSK reg,r/m</code>
</td>
<td><code>VEX.LZ.0F38 F3 /2</code>
</td>
<td>Generate a bitmask of all-1s bits up to the lowest bit position with a 1 in the source argument. Returns all-1s if source argument is 0. Equivalent to <br><code>dst = (src-1) XOR src</code>
</td></tr>
<tr>
<td><code>BLSR reg,r/m</code>
</td>
<td><code>VEX.LZ.0F38 F3 /1</code>
</td>
<td>Copy all bits of the source argument, then clear the lowest set bit. Equivalent to<br><code>dst = (src-1) AND src</code>
</td></tr>
<tr>
<th colspan="5">
</th></tr>
<tr>
<td rowspan="8"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="bmi2"><dfn>BMI2</dfn></dt><dd>Bit Manipulation Instruction Set 2</dd></dl>
</td>
<td><code>BZHI ra,r/m,rb</code>
</td>
<td><span style="font-size:85%;"><code>VEX.LZ.0F38 F5 /r</code></span>
</td>
<td>Zero out high-order bits in <code>r/m</code> starting from the bit position specified in <code>rb</code>, then write result to <code>rd</code>. Equivalent to<br><code>ra = r/m AND NOT(-1 &lt;&lt; rb[7:0])</code>
</td>
<td rowspan="8"><a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a>,<br><a href="/wiki/Excavator_(microarchitecture)" title="Excavator (microarchitecture)">Excavator</a>,<sup id="cite_ref-170" class="reference"><a href="#cite_note-170">[e]</a></sup><br><a href="/wiki/Zhaoxin" title="Zhaoxin">ZhangJiang</a>,<br><a href="/wiki/Gracemont_(microarchitecture)" title="Gracemont (microarchitecture)">Gracemont</a>
</td></tr>
<tr>
<td><code>MULX ra,rb,r/m</code>
</td>
<td><span style="font-size:85%;"><span class="nowrap"><code>VEX.LZ.F2.0F38 F6 /r</code></span></span>
</td>
<td>Widening unsigned integer multiply without setting flags. Multiplies EDX/RDX with <code>r/m</code>, then stores the low half of the multiplication result in <code>ra</code> and the high half in <code>rb</code>. If <code>ra</code> and <code>rb</code> specify the same register, only the high half of the result is stored.
</td></tr>
<tr>
<td><code>PDEP ra,rb,r/m</code>
</td>
<td><span style="font-size:85%;"><span class="nowrap"><code>VEX.LZ.F2.0F38 F5 /r</code></span></span>
</td>
<td>Parallel Bit Deposit. Scatters contiguous bits from <code>rb</code> to the bit positions set in <code>r/m</code>, then stores result to <code>ra</code>. Operation performed is:<pre>ra=0; k=0; mask=r/m
for i=0 to opsize-1 do
   if (mask[i] == 1) then
       ra[i]=rb[k]; k=k+1</pre>
</td></tr>
<tr>
<td><code>PEXT ra,rb,r/m</code>
</td>
<td><span style="font-size:85%;"><span class="nowrap"><code>VEX.LZ.F3.0F38 F5 /r</code></span></span>
</td>
<td>Parallel Bit Extract. Uses <code>r/m</code> argument as a bit mask to select bits in <code>rb</code>, then compacts the selected bits into a contiguous bit-vector. Operation performed is:<pre>ra=0; k=0; mask=r/m
for i=0 to opsize-1 do
   if (mask[i] == 1) then
       ra[k]=rb[i]; k=k+1</pre>
</td></tr>
<tr>
<td><span class="nowrap"><code>RORX reg,r/m,imm8</code></span>
</td>
<td><span style="font-size:85%;"><span class="nowrap"><code>VEX.LZ.F2.0F3A F0 /r <i>ib</i></code></span></span>
</td>
<td>Rotate right by immediate without affecting flags.
</td></tr>
<tr>
<td><code>SARX ra,r/m,rb</code>
</td>
<td><span style="font-size:85%;"><span class="nowrap"><code>VEX.LZ.F3.0F38 F7 /r</code></span></span>
</td>
<td>Arithmetic shift right without updating flags.<br>For <code>SARX</code>, <code>SHRX</code> and <code>SHLX</code>, the shift-amount specified in <code>rb</code> is masked to 5 bits for 32-bit operand size and 6 bits for 64-bit operand size.
</td></tr>
<tr>
<td><code>SHRX ra,r/m,rb</code>
</td>
<td><span style="font-size:85%;"><span class="nowrap"><code>VEX.LZ.F2.0F38 F7 /r</code></span></span>
</td>
<td>Logical shift right without updating flags.
</td></tr>
<tr>
<td><code>SHLX ra,r/m,rb</code>
</td>
<td><span style="font-size:85%;"><span class="nowrap"><code>VEX.LZ.66.0F38 F7 /r</code></span></span>
</td>
<td>Shift left without updating flags.
</td></tr></tbody></table>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1217336898"><div class="reflist reflist-lower-alpha">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-163"><span class="mw-cite-backlink"><b><a href="#cite_ref-163">^</a></b></span> <span class="reference-text">On AMD CPUs, the "ABM" extension provides both <code>POPCNT</code> and <code>LZCNT</code>. On Intel CPUs, however, the CPUID bit for "ABM" is only documented to indicate the presence of the <code>LZCNT</code> instruction and is listed as "LZCNT", while <code>POPCNT</code> has its own separate CPUID feature bit.<br>However, all known processors that implement the "ABM"/"LZCNT" extensions also implement <code>POPCNT</code> and set the CPUID feature bit for POPCNT, so the distinction is theoretical only.<br>(The converse is not true  there exist processors that support <code>POPCNT</code> but not ABM, such as Intel <a href="/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a> and <a href="/wiki/VIA_Nano" title="VIA Nano">VIA Nano</a> 3000.)</span>
</li>
<li id="cite_note-164"><span class="mw-cite-backlink"><b><a href="#cite_ref-164">^</a></b></span> <span class="reference-text">The <code>LZCNT</code> instruction will execute as <code>BSR</code> on systems that do not support the LZCNT or ABM extensions. <code>BSR</code> computes the index of the highest set bit in the source operand, producing a different result from <code>LZCNT</code> for most input values.</span>
</li>
<li id="cite_note-165"><span class="mw-cite-backlink"><b><a href="#cite_ref-165">^</a></b></span> <span class="reference-text">The <code>TZCNT</code> instruction will execute as <code>BSF</code> on systems that do not support the BMI1 extension. <code>BSF</code> produces the same result as <code>TZCNT</code> for all input operand values except zero  for which <code>TZCNT</code> returns input operand size, but <code>BSF</code> produces undefined behavior (leaves destination unmodified on most modern CPUs).</span>
</li>
<li id="cite_note-166"><span class="mw-cite-backlink"><b><a href="#cite_ref-166">^</a></b></span> <span class="reference-text">For <code>BEXTR</code>, the start position and length are not masked and can take values from 0 to 255. If the selected bits extend beyond the end of the <code>r/m</code> argument (which has the usual 32/64-bit operand size), then the excess bits are read out as 0.</span>
</li>
<li id="cite_note-170"><span class="mw-cite-backlink"><b><a href="#cite_ref-170">^</a></b></span> <span class="reference-text">On AMD processors before Zen 3, the <code>PEXT</code> and <code>PDEP</code> instructions are quite slow<sup id="cite_ref-167" class="reference"><a href="#cite_note-167">[78]</a></sup> and exhibit data-dependent timing due to the use of a microcoded implementation (about 18 to 300 cycles, depending on the number of bits set in the mask argument). As a result, it is often faster to use other instruction sequences on these processors.<sup id="cite_ref-168" class="reference"><a href="#cite_note-168">[79]</a></sup><sup id="cite_ref-169" class="reference"><a href="#cite_note-169">[80]</a></sup></span>
</li>
</ol></div></div><div style="width:100%; height:1em; clear:both;"></div>
<h4><span class="mw-headline" id="Added_with_Intel_TSX">Added with Intel TSX</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=12" title="Edit section: Added with Intel TSX"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Transactional_Synchronization_Extensions" title="Transactional Synchronization Extensions">Transactional Synchronization Extensions</a></div>
<table class="wikitable sortable">
<tbody><tr>
<th>TSX Subset</th>
<th>Instruction</th>
<th>Opcode</th>
<th>Description</th>
<th>Added in
</th></tr>
<tr>
<th colspan="5">
</th></tr>
<tr>
<td rowspan="4"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="rtm"><dfn>RTM</dfn></dt><dd>Restricted <a href="/wiki/Transactional_memory" title="Transactional memory">Transactional memory</a></dd></dl>
</td>
<td><code>XBEGIN rel16</code><br><span class="nowrap"><code>XBEGIN rel32</code></span>
</td>
<td><code>C7 F8 <i>cw</i></code><br><span class="nowrap"><code>C7 F8 <i>cd</i></code></span>
</td>
<td>Start transaction. If transaction fails, perform a branch to the given relative offset.
</td>
<td rowspan="4"><a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a><br>(Deprecated on desktop/laptop CPUs from 10th generation (<a href="/wiki/Ice_Lake_(microprocessor)" title="Ice Lake (microprocessor)">Ice Lake</a>, <a href="/wiki/Comet_Lake" title="Comet Lake">Comet Lake</a>) onwards, but continues to be available on <a href="/wiki/Xeon" title="Xeon">Xeon</a>-branded server parts (e.g. <a href="/wiki/Ice_Lake_(microprocessor)" title="Ice Lake (microprocessor)">Ice Lake-SP</a>, <a href="/wiki/Sapphire_Rapids_(microprocessor)" class="mw-redirect" title="Sapphire Rapids (microprocessor)">Sapphire Rapids</a>))
</td></tr>
<tr>
<td><code>XABORT imm8</code>
</td>
<td><code>C6 F8 <i>ib</i></code>
</td>
<td>Abort transaction with 8-bit immediate as error code.
</td></tr>
<tr>
<td><code>XEND</code>
</td>
<td><span class="nowrap"><code>NP 0F 01 D5</code></span>
</td>
<td>End transaction.
</td></tr>
<tr>
<td><code>XTEST</code>
</td>
<td><span class="nowrap"><code>NP 0F 01 D6</code></span>
</td>
<td>Test if in transactional execution. Sets <code><a href="/wiki/FLAGS_register" title="FLAGS register">EFLAGS</a>.ZF</code> to 0 if executed inside a transaction (RTM or HLE), 1 otherwise.
</td></tr>
<tr>
<th colspan="5">
</th></tr>
<tr>
<td rowspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="hle"><dfn>HLE</dfn></dt><dd>Hardware Lock Elision</dd></dl>
</td>
<td><code>XACQUIRE</code>
</td>
<td><code>F2</code>
</td>
<td>Instruction prefix to indicate start of hardware lock elision, used with memory atomic instructions only (for other instructions, the <code>F2</code> prefix may have other meanings). When used with such instructions, may start a transaction instead of performing the memory atomic operation.
</td>
<td rowspan="2"><a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a><br>(Discontinued  the last processors to support HLE were <span class="nowrap"><a href="/wiki/Coffee_Lake" title="Coffee Lake">Coffee Lake</a></span> and <span class="nowrap"><a href="/wiki/Cascade_Lake_(microprocessor)" class="mw-redirect" title="Cascade Lake (microprocessor)">Cascade Lake</a>)</span>
</td></tr>
<tr>
<td><code>XRELEASE</code>
</td>
<td><code>F3</code>
</td>
<td>Instruction prefix to indicate end of hardware lock elision, used with memory atomic/store instructions only (for other instructions, the <code>F3</code> prefix may have other meanings). When used with such instructions during hardware lock elision, will end the associated transaction instead of performing the store/atomic.
</td></tr>
<tr>
<th colspan="5">
</th></tr>
<tr>
<td rowspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="tsxldtrk"><dfn>TSXLDTRK</dfn></dt><dd>Load Address Tracking suspend/resume</dd></dl>
</td>
<td><code>XSUSLDTRK</code>
</td>
<td><span class="nowrap"><code>F2 0F 01 E8</code></span>
</td>
<td>Suspend Tracking Load Addresses
</td>
<td rowspan="2"><span class="nowrap"><a href="/wiki/Sapphire_Rapids_(microprocessor)" class="mw-redirect" title="Sapphire Rapids (microprocessor)">Sapphire Rapids</a></span>
</td></tr>
<tr>
<td><code>XRESLDTRK</code>
</td>
<td><span class="nowrap"><code>F2 0F 01 E9</code></span>
</td>
<td>Resume Tracking Load Addresses
</td></tr></tbody></table>
<div style="width:100%; height:1em; clear:both;"></div>
<h4><span class="mw-headline" id="Added_with_Intel_CET">Added with <a href="/wiki/Control-flow_integrity#Intel_Control-flow_Enforcement_Technology" title="Control-flow integrity">Intel CET</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=13" title="Edit section: Added with Intel CET"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Intel CET (Control-Flow Enforcement Technology) adds two distinct features to help protect against security exploits such as <a href="/wiki/Return-oriented_programming" title="Return-oriented programming">return-oriented programming</a>: a <a href="/wiki/Shadow_stack" title="Shadow stack">shadow stack</a> (CET_SS), and <a href="/wiki/Indirect_branch_tracking" title="Indirect branch tracking">indirect branch tracking</a> (CET_IBT).
</p>
<table class="wikitable sortable">
<tbody><tr>
<th>CET Subset</th>
<th>Instruction</th>
<th>Opcode</th>
<th>Description</th>
<th><a href="/wiki/Protection_ring" title="Protection ring">Ring</a></th>
<th>Added in
</th></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td rowspan="12"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="cet_ss"><dfn>CET_SS</dfn></dt><dd><a href="/wiki/Shadow_stack" title="Shadow stack">Shadow stack</a>.<br>When shadow stacks are enabled, return addresses are pushed on both the regular stack and the shadow stack when a function call is made. They are then both popped on return from the function call  if they do not match, then the stack is assumed to be corrupted, and a #CP exception is issued.<br>The shadow stack is additionally required to be stored in specially marked memory pages which cannot be modified by normal memory store instructions.</dd></dl>
</td>
<td><code>INCSSPD r32</code>
</td>
<td><code>F3 0F AE /5</code>
</td>
<td rowspan="2">Increment shadow stack pointer
</td>
<td rowspan="8" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td rowspan="12"><span class="nowrap"><a href="/wiki/Tiger_Lake" title="Tiger Lake">Tiger Lake</a>,</span><br><a href="/wiki/Zen_3" title="Zen 3">Zen 3</a>
</td></tr>
<tr>
<td><code>INCSSPQ r64</code>
</td>
<td><code>F3 REX.W 0F AE /5</code>
</td></tr>
<tr>
<td><code>RDSSPD r32</code>
</td>
<td><code>F3 0F 1E /1</code>
</td>
<td>Read shadow stack pointer into register (low 32 bits)<sup id="cite_ref-rdssp_nop_171-0" class="reference"><a href="#cite_note-rdssp_nop-171">[a]</a></sup>
</td></tr>
<tr>
<td><code>RDSSPQ r64</code>
</td>
<td><code>F3 REX.W 0F 1E /1</code>
</td>
<td>Read shadow stack pointer into register (full 64 bits)<sup id="cite_ref-rdssp_nop_171-1" class="reference"><a href="#cite_note-rdssp_nop-171">[a]</a></sup>
</td></tr>
<tr>
<td><code>SAVEPREVSSP</code>
</td>
<td><code>F3 0F 01 EA</code>
</td>
<td>Save previous shadow stack pointer
</td></tr>
<tr>
<td><code>RSTORSSP m64</code>
</td>
<td><code>F3 0F 01 /5</code>
</td>
<td>Restore saved shadow stack pointer
</td></tr>
<tr>
<td><code>WRSSD m32,r32</code>
</td>
<td><code>NP 0F 38 F6 /r</code>
</td>
<td>Write 4 bytes to shadow stack
</td></tr>
<tr>
<td><code>WRSSQ m64,r64</code>
</td>
<td><span class="nowrap"><code>NP REX.W 0F 38 F6 /r</code></span>
</td>
<td>Write 8 bytes to shadow stack
</td></tr>
<tr>
<td><code>WRUSSD m32,r32</code>
</td>
<td><code>66 0F 38 F5 /r</code>
</td>
<td>Write 4 bytes to user shadow stack
</td>
<td rowspan="4" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">0
</td></tr>
<tr>
<td><span class="nowrap"><code>WRUSSQ m64,r64</code></span>
</td>
<td><span class="nowrap"><code>66 REX.W 0F 38 F5 /r</code></span>
</td>
<td>Write 8 bytes to user shadow stack
</td></tr>
<tr>
<td><code>SETSSBSY</code>
</td>
<td><code>F3 0F 01 E8</code>
</td>
<td>Mark shadow stack busy
</td></tr>
<tr>
<td><code>CLRSSBSY m64</code>
</td>
<td><code>F3 0F AE /6</code>
</td>
<td>Clear shadow stack busy flag
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td rowspan="3"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="cet_ibt"><dfn>CET_IBT</dfn></dt><dd><a href="/wiki/Indirect_Branch_Tracking" class="mw-redirect" title="Indirect Branch Tracking">Indirect Branch Tracking</a>.<br>When IBT is enabled, an indirect branch (jump, call, return) to any instruction that is not an <code>ENDBR32/64</code> instruction will cause a #CP exception.</dd></dl>
</td>
<td><code>ENDBR32</code>
</td>
<td><code>F3 0F 1E FB</code>
</td>
<td>Terminate indirect branch in 32-bit mode<sup id="cite_ref-endbr_nop_172-0" class="reference"><a href="#cite_note-endbr_nop-172">[b]</a></sup>
</td>
<td rowspan="3" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td rowspan="3"><a href="/wiki/Tiger_Lake" title="Tiger Lake">Tiger Lake</a>
</td></tr>
<tr>
<td><code>ENDBR64</code>
</td>
<td><code>F3 0F 1E FA</code>
</td>
<td>Terminate indirect branch in 64-bit mode<sup id="cite_ref-endbr_nop_172-1" class="reference"><a href="#cite_note-endbr_nop-172">[b]</a></sup>
</td></tr>
<tr>
<td><code>NOTRACK</code>
</td>
<td><code>3E</code><sup id="cite_ref-176" class="reference"><a href="#cite_note-176">[c]</a></sup>
</td>
<td>Prefix used with indirect <code>CALL</code>/<code>JMP</code> near instructions (opcodes <span class="nowrap"><code>FF /2</code></span> and <span class="nowrap"><code>FF /4</code></span>) to indicate that the branch target is not required to start with an <code>ENDBR32/64</code> instruction. Prefix only honored when NO_TRACK_EN flag is set.
</td></tr></tbody></table>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1217336898"><div class="reflist reflist-lower-alpha">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-rdssp_nop-171"><span class="mw-cite-backlink">^ <a href="#cite_ref-rdssp_nop_171-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-rdssp_nop_171-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">The <code>RDSSPD</code> and <code>RDSSPQ</code> instructions act as NOPs on processors where shadow stacks are disabled or CET is not supported.</span>
</li>
<li id="cite_note-endbr_nop-172"><span class="mw-cite-backlink">^ <a href="#cite_ref-endbr_nop_172-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-endbr_nop_172-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><code>ENDBR32</code> and <code>ENDBR64</code> act as NOPs on processors that don't support CET_IBT or where IBT is disabled.</span>
</li>
<li id="cite_note-176"><span class="mw-cite-backlink"><b><a href="#cite_ref-176">^</a></b></span> <span class="reference-text">This prefix has the same encoding as the DS: segment override prefix  as of April 2022, Intel documentation does not appear to specify whether this prefix also retains its old segment-override function when used as a no-track prefix, nor does it provide an official mnemonic for this prefix.<sup id="cite_ref-173" class="reference"><a href="#cite_note-173">[81]</a></sup><sup id="cite_ref-174" class="reference"><a href="#cite_note-174">[82]</a></sup> (GNU binutils use "notrack"<sup id="cite_ref-175" class="reference"><a href="#cite_note-175">[83]</a></sup>)</span>
</li>
</ol></div></div><div style="width:100%; height:1em; clear:both;"></div>
<h4><span class="mw-headline" id="Added_with_other_cross-vendor_extensions">Added with other cross-vendor extensions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=14" title="Edit section: Added with other cross-vendor extensions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction Set Extension</th>
<th>Instruction<br>mnemonics</th>
<th>Opcode</th>
<th>Instruction description</th>
<th><a href="/wiki/Protection_ring" title="Protection ring">Ring</a></th>
<th>Added in
</th></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td rowspan="5"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="sse'`UNIQ--ref-00000278-QINU`'"><dfn><a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a><sup id="cite_ref-k7_mmxext_177-0" class="reference"><a href="#cite_note-k7_mmxext-177">[a]</a></sup></dfn></dt><dd>(non-SIMD)</dd></dl>
</td>
<td><code>PREFETCHNTA m8</code>
</td>
<td><code>0F 18 /0</code>
</td>
<td>Prefetch with Non-Temporal Access.<br>Prefetch data under the assumption that the data will be used only once, and attempt to minimize cache pollution from said data. The methods used to minimize cache pollution are implementation-dependent.<sup id="cite_ref-prefetch_hint_178-0" class="reference"><a href="#cite_note-prefetch_hint-178">[b]</a></sup>
</td>
<td rowspan="5" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td rowspan="5"><a href="/wiki/Pentium_III" title="Pentium III">Pentium III</a>,<br>(<a href="/wiki/AMD_K7" class="mw-redirect" title="AMD K7">K7</a>),<sup id="cite_ref-k7_mmxext_177-1" class="reference"><a href="#cite_note-k7_mmxext-177">[a]</a></sup><br><span class="nowrap">(<a href="/wiki/Geode_(processor)" title="Geode (processor)">Geode GX2</a>),<sup id="cite_ref-k7_mmxext_177-2" class="reference"><a href="#cite_note-k7_mmxext-177">[a]</a></sup></span><br><a href="/wiki/VIA_C3#Nehemiah_cores" title="VIA C3">Nehemiah</a>,<br><a href="/wiki/Transmeta_Efficeon" title="Transmeta Efficeon">Efficeon</a>
</td></tr>
<tr>
<td><code>PREFETCHT0 m8</code>
</td>
<td><code>0F 18 /1</code>
</td>
<td>Prefetch data to all levels of the cache hierarchy.<sup id="cite_ref-prefetch_hint_178-1" class="reference"><a href="#cite_note-prefetch_hint-178">[b]</a></sup>
</td></tr>
<tr>
<td><code>PREFETCHT1 m8</code>
</td>
<td><code>0F 18 /2</code>
</td>
<td>Prefetch data to all levels of the cache hierarchy except L1 cache.<sup id="cite_ref-prefetch_hint_178-2" class="reference"><a href="#cite_note-prefetch_hint-178">[b]</a></sup>
</td></tr>
<tr>
<td><code>PREFETCHT2 m8</code>
</td>
<td><code>0F 18 /3</code>
</td>
<td>Prefetch data to all levels of the cache hierarchy except L1 and L2 caches.<sup id="cite_ref-prefetch_hint_178-3" class="reference"><a href="#cite_note-prefetch_hint-178">[b]</a></sup>
</td></tr>
<tr>
<td><code>SFENCE</code>
</td>
<td><code>NP 0F AE F8+x<sup id="cite_ref-sse_partial_decode_180-0" class="reference"><a href="#cite_note-sse_partial_decode-180">[c]</a></sup></code>
</td>
<td>Store Fence.<sup id="cite_ref-183" class="reference"><a href="#cite_note-183">[d]</a></sup>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td rowspan="4"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="sse2"><dfn><a href="/wiki/SSE2" title="SSE2">SSE2</a></dfn></dt><dd>(non-SIMD)</dd></dl>
</td>
<td><code>LFENCE</code>
</td>
<td><code>NP 0F AE E8+x<sup id="cite_ref-sse_partial_decode_180-1" class="reference"><a href="#cite_note-sse_partial_decode-180">[c]</a></sup></code>
</td>
<td>Load Fence and Dispatch Serialization.<sup id="cite_ref-186" class="reference"><a href="#cite_note-186">[e]</a></sup>
</td>
<td rowspan="4" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td rowspan="4"><a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a>,<br><a href="/wiki/AMD_K8" title="AMD K8">K8</a>,<br><a href="/wiki/Transmeta_Efficeon" title="Transmeta Efficeon">Efficeon</a>,<br><a href="/wiki/VIA_C7" title="VIA C7">C7 Esther</a>
</td></tr>
<tr>
<td><code>MFENCE</code>
</td>
<td><code>NP 0F AE F0+x<sup id="cite_ref-sse_partial_decode_180-2" class="reference"><a href="#cite_note-sse_partial_decode-180">[c]</a></sup></code>
</td>
<td>Memory Fence.<sup id="cite_ref-187" class="reference"><a href="#cite_note-187">[f]</a></sup>
</td></tr>
<tr>
<td><code>MOVNTI m32,r32</code><br><code>MOVNTI m64,r64</code>
</td>
<td><code>NP 0F C3 /r</code><br><code>NP REX.W 0F C3 /r</code>
</td>
<td>Non-Temporal Memory Store.
</td></tr>
<tr>
<td><code>PAUSE</code>
</td>
<td><code>F3 90</code><sup id="cite_ref-188" class="reference"><a href="#cite_note-188">[g]</a></sup>
</td>
<td>Pauses CPU thread for a short time period.<sup id="cite_ref-189" class="reference"><a href="#cite_note-189">[h]</a></sup><br>Intended for use in spinlocks.<sup id="cite_ref-190" class="reference"><a href="#cite_note-190">[i]</a></sup>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="clfsh'`UNIQ--ref-0000028E-QINU`'"><dfn>CLFSH<sup id="cite_ref-191" class="reference"><a href="#cite_note-191">[j]</a></sup></dfn></dt><dd>Cache Line Flush.</dd></dl>
</td>
<td><span class="nowrap"><code>CLFLUSH m8</code></span>
</td>
<td><code>NP 0F AE /7</code>
</td>
<td>Flush one cache line to memory.<br>In a system with multiple <a href="/wiki/Cache_hierarchy" title="Cache hierarchy">cache hierarchy</a> levels and/or multiple processors each with their own caches, the line is flushed from all of them.
</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td>(SSE2),<br><a href="/wiki/Geode_(processor)" title="Geode (processor)">Geode LX</a>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td rowspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="monitor'`UNIQ--ref-0000028F-QINU`'"><dfn>MONITOR<sup id="cite_ref-192" class="reference"><a href="#cite_note-192">[k]</a></sup></dfn></dt><dd>Monitor a memory location for memory writes.</dd></dl>
</td>
<td><code>MONITOR</code><sup id="cite_ref-monitor_explicit_op_195-0" class="reference"><a href="#cite_note-monitor_explicit_op-195">[l]</a></sup><br><span class="nowrap"><code>MONITOR EAX,ECX,EDX</code></span>
</td>
<td><code>NP 0F 01 C8</code>
</td>
<td>Start monitoring a memory location for memory writes. The memory address to monitor is given by DS:AX/EAX/RAX.<sup id="cite_ref-196" class="reference"><a href="#cite_note-196">[m]</a></sup> <br>ECX and EDX are reserved for extra extension and hint flags, respectively.<sup id="cite_ref-197" class="reference"><a href="#cite_note-197">[n]</a></sup>
</td>
<td rowspan="2" style="background: #FFE3E3; color: black; vertical-align: middle; text-align: center;" class="table-no2">Usually 0<sup id="cite_ref-monitor_ring3_200-0" class="reference"><a href="#cite_note-monitor_ring3-200">[o]</a></sup>
</td>
<td rowspan="2"><a href="/wiki/Pentium_4#Prescott" title="Pentium 4">Prescott</a>,<br><a href="/wiki/Yonah_(microprocessor)" title="Yonah (microprocessor)">Yonah</a>,<br><a href="/wiki/Bonnell_(microarchitecture)" title="Bonnell (microarchitecture)">Bonnell</a>,<br><a href="/wiki/AMD_K10" class="mw-redirect" title="AMD K10">K10</a>,<br><a href="/wiki/VIA_Nano" title="VIA Nano">Nano</a>
</td></tr>
<tr>
<td><code>MWAIT</code><sup id="cite_ref-monitor_explicit_op_195-1" class="reference"><a href="#cite_note-monitor_explicit_op-195">[l]</a></sup><br><code>MWAIT EAX,ECX</code>
</td>
<td><code>NP 0F 01 C9</code>
</td>
<td>Wait for a write to a monitored memory location previously specified with <code>MONITOR</code>.<sup id="cite_ref-201" class="reference"><a href="#cite_note-201">[p]</a></sup><br>ECX and EAX are used to provide extra extension<sup id="cite_ref-204" class="reference"><a href="#cite_note-204">[q]</a></sup> and hint<sup id="cite_ref-205" class="reference"><a href="#cite_note-205">[r]</a></sup> flags, respectively. <code>MWAIT</code> hints are commonly used for CPU power management.
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="smx"><dfn>SMX</dfn></dt><dd>Safer Mode Extensions.<br>Load, authenticate and execute a digitally signed "Authenticated Code Module" as part of Intel <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">Trusted Execution Technology</a>.</dd></dl>
</td>
<td><code>GETSEC</code>
</td>
<td><span class="nowrap"><code>NP 0F 37</code><sup id="cite_ref-206" class="reference"><a href="#cite_note-206">[s]</a></sup></span>
</td>
<td>Perform an SMX function. The leaf function to perform is given in EAX.<sup id="cite_ref-207" class="reference"><a href="#cite_note-207">[t]</a></sup><br>Depending on leaf function, the instruction may take additional arguments in RBX, ECX and EDX.
</td>
<td style="background: #FFE3E3; color: black; vertical-align: middle; text-align: center;" class="table-no2">Usually 0<sup id="cite_ref-208" class="reference"><a href="#cite_note-208">[u]</a></sup>
</td>
<td><span class="nowrap"><a href="/wiki/Conroe_(microprocessor)" title="Conroe (microprocessor)">Conroe</a>/<a href="/wiki/Merom_(microprocessor)" title="Merom (microprocessor)">Merom</a>,</span><br><a href="/wiki/Zhaoxin" title="Zhaoxin">WuDaoKou</a>,<sup id="cite_ref-209" class="reference"><a href="#cite_note-209">[95]</a></sup><br><a href="/wiki/Tremont_(microarchitecture)" title="Tremont (microarchitecture)">Tremont</a>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td rowspan="4"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="xsave"><dfn>XSAVE</dfn></dt><dd>Processor Extended State Save/Restore.</dd></dl>
</td>
<td><code>XSAVE mem</code><br><code>XSAVE64 mem</code>
</td>
<td><code>NP 0F AE /4</code><br><code>NP REX.W 0F AE /4</code>
</td>
<td>Save state components specified by EDX:EAX to memory.
</td>
<td rowspan="3" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td rowspan="4"><a href="/wiki/Penryn_(microarchitecture)" title="Penryn (microarchitecture)">Penryn</a>,<sup id="cite_ref-210" class="reference"><a href="#cite_note-210">[v]</a></sup><br><a href="/wiki/Bulldozer_(microarchitecture)" title="Bulldozer (microarchitecture)">Bulldozer</a>,<br><a href="/wiki/Jaguar_(microarchitecture)" title="Jaguar (microarchitecture)">Jaguar</a>,<br><a href="/wiki/Goldmont" title="Goldmont">Goldmont</a>,<br><a href="/wiki/Zhaoxin" title="Zhaoxin">ZhangJiang</a>
</td></tr>
<tr>
<td><code>XRSTOR mem</code><br><code>XRSTOR64 mem</code>
</td>
<td><code>NP 0F AE /5</code><br><code>NP REX.W 0F AE /5</code>
</td>
<td>Restore state components specified by EDX:EAX from memory.
</td></tr>
<tr>
<td><code>XGETBV</code>
</td>
<td><code>NP 0F 01 D0</code>
</td>
<td>Get value of Extended Control Register.<br>Reads an XCR specified by ECX into EDX:EAX.<sup id="cite_ref-211" class="reference"><a href="#cite_note-211">[w]</a></sup>
</td></tr>
<tr>
<td><code>XSETBV</code>
</td>
<td><code>NP 0F 01 D1</code>
</td>
<td>Set Extended Control Register.<br>Write the value in EDX:EAX to the XCR specified by ECX.
</td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">0
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="rdtscp"><dfn>RDTSCP</dfn></dt><dd>Read <a href="/wiki/Time_Stamp_Counter" title="Time Stamp Counter">Time Stamp Counter</a> and Processor ID.</dd></dl>
</td>
<td><code>RDTSCP</code>
</td>
<td><code>0F 01 F9</code>
</td>
<td>Read Time Stamp Counter and processor core ID.<sup id="cite_ref-rdtscp_rdpid_212-0" class="reference"><a href="#cite_note-rdtscp_rdpid-212">[x]</a></sup><br>The TSC value is placed in EDX:EAX and the core ID in ECX.<sup id="cite_ref-213" class="reference"><a href="#cite_note-213">[y]</a></sup>
</td>
<td style="background:#bfd; color:black; vertical-align:middle; text-align:center;" class="table-yes2">Usually 3<sup id="cite_ref-214" class="reference"><a href="#cite_note-214">[z]</a></sup>
</td>
<td><a href="/wiki/AMD_K8" title="AMD K8">K8</a>,<sup id="cite_ref-215" class="reference"><a href="#cite_note-215">[aa]</a></sup><br><a href="/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a>,<br><a href="/wiki/Silvermont" title="Silvermont">Silvermont</a>,<br><a href="/wiki/VIA_Nano" title="VIA Nano">Nano</a>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td rowspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="popcnt'`UNIQ--ref-000002A8-QINU`'"><dfn>POPCNT<sup id="cite_ref-216" class="reference"><a href="#cite_note-216">[ab]</a></sup></dfn></dt><dd><a href="/wiki/Hamming_weight" title="Hamming weight">Population Count</a>.</dd></dl>
</td>
<td><code>POPCNT r16,r/m16</code><br><code>POPCNT r32,r/m32</code>
</td>
<td><code>F3 0F B8 /r</code>
</td>
<td rowspan="2">Count the number of bits that are set to 1 in its source argument.
</td>
<td rowspan="2" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td rowspan="2"><a href="/wiki/AMD_K10" class="mw-redirect" title="AMD K10">K10</a>,<br><a href="/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a>,<br><a href="/wiki/VIA_Nano" title="VIA Nano">Nano 3000</a>
</td></tr>
<tr>
<td><code>POPCNT r64,r/m64</code>
</td>
<td><code>F3 REX.W 0F B8 /r</code>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td rowspan="3"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="sse4.2"><dfn><a href="/wiki/SSE4#SSE4.2" title="SSE4">SSE4.2</a></dfn></dt><dd>(non-SIMD)</dd></dl>
</td>
<td><code>CRC32 r32,r/m8</code>
</td>
<td><code>F2 0F 38 F0 /r</code>
</td>
<td rowspan="3">Accumulate <a href="/wiki/Cyclic_redundancy_check" title="Cyclic redundancy check">CRC</a> value using the CRC-32C (Castagnoli) polynomial 0x11EDC6F41 (normal form 0x1EDC6F41). This is the polynomial used in iSCSI. In contrast to the more popular one used in Ethernet, its parity is even, and it can thus detect any error with an odd number of changed bits.
</td>
<td rowspan="3" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td rowspan="3"><a href="/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a>,<br><a href="/wiki/Bulldozer_(microarchitecture)" title="Bulldozer (microarchitecture)">Bulldozer</a>,<br><a href="/wiki/Zhaoxin" title="Zhaoxin">ZhangJiang</a>
</td></tr>
<tr>
<td><code>CRC32 r32,r/m16</code><br><code>CRC32 r32,r/m32</code>
</td>
<td><code>F2 0F 38 F1 /r</code>
</td></tr>
<tr>
<td><code>CRC32 r64,r/m64</code>
</td>
<td><code>F2 REX.W 0F 38 F1 /r</code>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="xsaveopt"><dfn>XSAVEOPT</dfn></dt><dd>Processor Extended State Save/Restore Optimized</dd></dl>
</td>
<td><code>XSAVEOPT mem</code><br><code>XSAVEOPT64 mem</code>
</td>
<td><code>NP 0F AE /6</code><br><code>NP REX.W 0F AE /6</code>
</td>
<td>Save state components specified by EDX:EAX to memory.<br>Unlike the older <code>XSAVE</code> instruction, <code>XSAVEOPT</code> may abstain from writing processor state items to memory when the CPU can determine that they haven't been modified since the most recent corresponding <code>XRSTOR</code>.
</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td><a href="/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a>,<br><a href="/wiki/Steamroller_(microarchitecture)" title="Steamroller (microarchitecture)">Steamroller</a>,<br><a href="/wiki/Puma_(microarchitecture)" title="Puma (microarchitecture)">Puma</a>,<br><a href="/wiki/Goldmont" title="Goldmont">Goldmont</a>,<br><a href="/wiki/Zhaoxin" title="Zhaoxin">ZhangJiang</a>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td rowspan="4"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="fsgsbase"><dfn>FSGSBASE</dfn></dt><dd>Read/write base address of FS and GS segments from user-mode.<br>Available in 64-bit mode only.</dd></dl>
</td>
<td><code>RDFSBASE r32</code><br><code>RDFSBASE r64</code>
</td>
<td><code>F3 0F AE /0</code><br><code>F3 REX.W 0F AE /0</code>
</td>
<td>Read base address of FS: segment.
</td>
<td rowspan="4" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td rowspan="4"><a href="/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a>,<br><a href="/wiki/Steamroller_(microarchitecture)" title="Steamroller (microarchitecture)">Steamroller</a>,<br><a href="/wiki/Goldmont" title="Goldmont">Goldmont</a>,<br><a href="/wiki/Zhaoxin" title="Zhaoxin">ZhangJiang</a>
</td></tr>
<tr>
<td><code>RDGSBASE r32</code><br><code>RDGSBASE r64</code>
</td>
<td><code>F3 0F AE /1</code><br><code>F3 REX.W 0F AE /1</code>
</td>
<td>Read base address of GS: segment.
</td></tr>
<tr>
<td><code>WRFSBASE r32</code><br><code>WRFSBASE r64</code>
</td>
<td><code>F3 0F AE /2</code><br><code>F3 REX.W 0F AE /2</code>
</td>
<td>Write base address of FS: segment.
</td></tr>
<tr>
<td><code>WRGSBASE r32</code><br><code>WRGSBASE r64</code>
</td>
<td><code>F3 0F AE /3</code><br><code>F3 REX.W 0F AE /3</code>
</td>
<td>Write base address of GS: segment.
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td rowspan="4"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="movbe"><dfn>MOVBE</dfn></dt><dd>Move to/from memory with <a href="/wiki/Endianness#Byte_swapping" title="Endianness">byte order swap</a>.</dd></dl>
</td>
<td><code>MOVBE r16,m16</code><br><code>MOVBE r32,m32</code>
</td>
<td><code>NFx 0F 38 F0 /r</code>
</td>
<td rowspan="2">Load from memory to register with byte-order swap.
</td>
<td rowspan="4" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td rowspan="4"><a href="/wiki/Bonnell_(microarchitecture)" title="Bonnell (microarchitecture)">Bonnell</a>,<br><a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a>,<br><a href="/wiki/Jaguar_(microarchitecture)" title="Jaguar (microarchitecture)">Jaguar</a>,<br><a href="/wiki/Steamroller_(microarchitecture)" title="Steamroller (microarchitecture)">Steamroller</a>,<br><a href="/wiki/Zhaoxin" title="Zhaoxin">ZhangJiang</a>
</td></tr>
<tr>
<td><code>MOVBE r64,m64</code>
</td>
<td><span class="nowrap"><code>NFx REX.W 0F 38 F0 /r</code></span>
</td></tr>
<tr>
<td><code>MOVBE m16,r16</code><br><code>MOVBE m32,r32</code>
</td>
<td><code>NFx 0F 38 F1 /r</code>
</td>
<td rowspan="2">Store to memory from register with byte-order swap.
</td></tr>
<tr>
<td><code>MOVBE m64,r64</code>
</td>
<td><span class="nowrap"><code>NFx REX.W 0F 38 F1 /r</code></span>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="invpcid"><dfn>INVPCID</dfn></dt><dd>Invalidate <a href="/wiki/Translation_lookaside_buffer" title="Translation lookaside buffer">TLB</a> entries by <a href="/wiki/Process-context_identifier" class="mw-redirect" title="Process-context identifier">Process-context identifier</a>.</dd></dl>
</td>
<td><code>INVPCID reg,m128</code>
</td>
<td><code>66 0F 38 82 /r</code>
</td>
<td>Invalidate entries in TLB and paging-structure caches based on invalidation type in register<sup id="cite_ref-217" class="reference"><a href="#cite_note-217">[ac]</a></sup> and descriptor in m128. The descriptor contains a memory address and a PCID.<sup id="cite_ref-219" class="reference"><a href="#cite_note-219">[ad]</a></sup>
<p>Instruction is serializing on AMD but not Intel CPUs.
</p>
</td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">0
</td>
<td><a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a>,<br><a href="/wiki/Zhaoxin" title="Zhaoxin">ZhangJiang</a>,<br><a href="/wiki/Zen_3" title="Zen 3">Zen 3</a>,<br><a href="/wiki/Gracemont_(microarchitecture)" title="Gracemont (microarchitecture)">Gracemont</a>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td rowspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="prefetchw'`UNIQ--ref-000002AC-QINU`'"><dfn>PREFETCHW<sup id="cite_ref-220" class="reference"><a href="#cite_note-220">[ae]</a></sup></dfn></dt><dd>Cache-line prefetch with intent to write.</dd></dl>
</td>
<td><span class="nowrap"><code>PREFETCHW m8</code></span>
</td>
<td><code>0F 0D /1</code>
</td>
<td>Prefetch cache line with intent to write.<sup id="cite_ref-prefetch_hint_178-4" class="reference"><a href="#cite_note-prefetch_hint-178">[b]</a></sup>
</td>
<td rowspan="2" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td rowspan="2"><a href="/wiki/AMD_K6-2" title="AMD K6-2">K6-2</a>,<br><span class="nowrap">(<a href="/wiki/Pentium_4#Cedar_Mill" title="Pentium 4">Cedar Mill</a>),<sup id="cite_ref-221" class="reference"><a href="#cite_note-221">[af]</a></sup></span><br><a href="/wiki/Silvermont" title="Silvermont">Silvermont</a>,<br><a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a>,<br><a href="/wiki/Zhaoxin" title="Zhaoxin">ZhangJiang</a>
</td></tr>
<tr>
<td><span class="nowrap"><code>PREFETCH m8</code></span><sup id="cite_ref-224" class="reference"><a href="#cite_note-224">[ag]</a></sup>
</td>
<td><code>0F 0D /0</code>
</td>
<td>Prefetch cache line.<sup id="cite_ref-prefetch_hint_178-5" class="reference"><a href="#cite_note-prefetch_hint-178">[b]</a></sup>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td rowspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="adx"><dfn><a href="/wiki/Intel_ADX" title="Intel ADX">ADX</a></dfn></dt><dd>Enhanced variants of add-with-carry.</dd></dl>
</td>
<td><span class="nowrap"><code>ADCX r32,r/m32</code></span><br><code>ADCX r64,r/m64</code>
</td>
<td><code>66 0F 38 F6 /r</code><br><span class="nowrap"><code>66 REX.W 0F 38 F6 /r</code></span>
</td>
<td>Add-with-carry. Differs from the older <code>ADC</code> instruction in that it leaves flags other than <code>EFLAGS.CF</code> unchanged.
</td>
<td rowspan="2" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td rowspan="2"><a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a>,<br><a href="/wiki/Zen_(first_generation)" title="Zen (first generation)">Zen 1</a>,<br><a href="/wiki/Zhaoxin" title="Zhaoxin">ZhangJiang</a>,<br><a href="/wiki/Gracemont_(microarchitecture)" title="Gracemont (microarchitecture)">Gracemont</a>
</td></tr>
<tr>
<td><span class="nowrap"><code>ADOX r32,r/m32</code></span><br><code>ADOX r64,r/m64</code>
</td>
<td><code>F3 0F 38 F6 /r</code><br><span class="nowrap"><code>F3 REX.W 0F 38 F6 /r</code></span>
</td>
<td>Add-with-carry, with the overflow-flag <code>EFLAGS.OF</code> serving as carry input and output, with other flags left unchanged.
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td rowspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="smap"><dfn>SMAP</dfn></dt><dd><a href="/wiki/Supervisor_Mode_Access_Prevention" title="Supervisor Mode Access Prevention">Supervisor Mode Access Prevention</a>.<br>Repurposes the <code>EFLAGS.AC</code> (alignment check) flag to a flag that prevents access to user-mode memory while in ring 0, 1 or 2.</dd></dl>
</td>
<td><code>CLAC</code>
</td>
<td><code>NP 0F 01 CA</code>
</td>
<td>Clear <code>EFLAGS.AC</code>.
</td>
<td rowspan="2" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">0
</td>
<td rowspan="2"><a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a>,<br><a href="/wiki/Goldmont" title="Goldmont">Goldmont</a>,<br><a href="/wiki/Zen_(first_generation)" title="Zen (first generation)">Zen 1</a>,<br><a href="/wiki/Zhaoxin" title="Zhaoxin">LuJiaZui</a><sup id="cite_ref-lujiazui_step2_226-0" class="reference"><a href="#cite_note-lujiazui_step2-226">[ah]</a></sup>
</td></tr>
<tr>
<td><code>STAC</code>
</td>
<td><code>NP 0F 01 CB</code>
</td>
<td>Set <code>EFLAGS.AC</code>.
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="clflushopt"><dfn>CLFLUSHOPT</dfn></dt><dd>Optimized Cache Line Flush.</dd></dl>
</td>
<td><span class="nowrap"><code>CLFLUSHOPT m8</code></span>
</td>
<td><code>NFx 66 0F AE /7</code>
</td>
<td>Flush cache line.<br>Differs from the older <code>CLFLUSH</code> instruction in that it has more relaxed ordering rules with respect to memory stores and other cache line flushes, enabling improved performance.
</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td><a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a>,<br><a href="/wiki/Goldmont" title="Goldmont">Goldmont</a>,<br><a href="/wiki/Zen_(first_generation)" title="Zen (first generation)">Zen 1</a>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="xsavec"><dfn>XSAVEC</dfn></dt><dd>Processor Extended State save/restore with compaction.</dd></dl>
</td>
<td><code>XSAVEC mem</code><br><code>XSAVEC64 mem</code>
</td>
<td><code>NP 0F C7 /4</code><br><code>NP REX.W 0F C7 /4</code>
</td>
<td>Save processor extended state components specified by EDX:EAX to memory with compaction.
</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td><a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a>,<br><a href="/wiki/Goldmont" title="Goldmont">Goldmont</a>,<br><a href="/wiki/Zen_(first_generation)" title="Zen (first generation)">Zen 1</a>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td rowspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="xss"><dfn>XSS</dfn></dt><dd>Processor Extended State save/restore, including supervisor state.</dd></dl>
</td>
<td><code>XSAVES mem</code><br><code>XSAVES64 mem</code>
</td>
<td><code>NP 0F C7 /5</code><br><code>NP REX.W 0F C7 /5</code>
</td>
<td>Save processor extended state components specified by EDX:EAX to memory with compaction and optimization if possible.
</td>
<td rowspan="2" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">0
</td>
<td rowspan="2"><a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a>,<br><a href="/wiki/Goldmont" title="Goldmont">Goldmont</a>,<br><a href="/wiki/Zen_(first_generation)" title="Zen (first generation)">Zen 1</a>
</td></tr>
<tr>
<td><code>XRSTORS mem</code><br><code>XRSTORS64 mem</code>
</td>
<td><code>NP 0F C7 /3</code><br><code>NP REX.W 0F C7 /3</code>
</td>
<td>Restore state components specified by EDX:EAX from memory.
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="prefetchwt1"><dfn>PREFETCHWT1</dfn></dt><dd>Cache-line prefetch into L2 cache with intent to write.</dd></dl>
</td>
<td><code>PREFETCHWT1 m8</code>
</td>
<td><code>0F 0D /2</code>
</td>
<td>Prefetch data with T1 locality hint (fetch into L2 cache, but not L1 cache) and intent-to-write hint.<sup id="cite_ref-prefetch_hint_178-6" class="reference"><a href="#cite_note-prefetch_hint-178">[b]</a></sup>
</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td><span class="nowrap"><a href="/wiki/Xeon_Phi#Knights_Landing" title="Xeon Phi">Knights Landing</a>,</span><br><a href="/wiki/Zhaoxin" title="Zhaoxin">YongFeng</a>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td rowspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="pku"><dfn>PKU</dfn></dt><dd>Protection Keys for user pages.</dd></dl>
</td>
<td><code>RDPKRU</code>
</td>
<td><code>NP 0F 01 EE</code>
</td>
<td>Read User Page Key register into EAX.
</td>
<td rowspan="2" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td rowspan="2"><a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake-X</a>,<br><a href="/wiki/Comet_Lake" title="Comet Lake">Comet Lake</a>,<br><a href="/wiki/Gracemont_(microarchitecture)" title="Gracemont (microarchitecture)">Gracemont</a>,<br><a href="/wiki/Zen_3" title="Zen 3">Zen 3</a>,<br><a href="/wiki/Zhaoxin" title="Zhaoxin">LuJiaZui</a><sup id="cite_ref-lujiazui_step2_226-1" class="reference"><a href="#cite_note-lujiazui_step2-226">[ah]</a></sup>
</td></tr>
<tr>
<td><code>WRPKRU</code>
</td>
<td><code>NP 0F 01 EF</code>
</td>
<td>Write data from EAX into User Page Key Register, and perform a Memory Fence.
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="clwb"><dfn>CLWB</dfn></dt><dd>Cache Line Writeback to memory.</dd></dl>
</td>
<td><code>CLWB m8</code>
</td>
<td><span class="nowrap"><code>NFx 66 0F AE /6</code></span>
</td>
<td>Write one cache line back to memory without invalidating the cache line.
</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td><a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake-X</a>,<br><a href="/wiki/Zen_2" title="Zen 2">Zen 2</a>,<br><a href="/wiki/Tiger_Lake" title="Tiger Lake">Tiger Lake</a>,<br><a href="/wiki/Tremont_(microarchitecture)" title="Tremont (microarchitecture)">Tremont</a>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="rdpid"><dfn>RDPID</dfn></dt><dd>Read processor core ID.</dd></dl>
</td>
<td><code>RDPID r32</code>
</td>
<td><code>F3 0F C7 /7</code>
</td>
<td>Read processor core ID into register.<sup id="cite_ref-rdtscp_rdpid_212-1" class="reference"><a href="#cite_note-rdtscp_rdpid-212">[x]</a></sup>
</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3<sup id="cite_ref-227" class="reference"><a href="#cite_note-227">[ai]</a></sup>
</td>
<td><span class="nowrap"><a href="/wiki/Goldmont_Plus" title="Goldmont Plus">Goldmont Plus</a>,</span><br><a href="/wiki/Zen_2" title="Zen 2">Zen 2</a>,<br><a href="/wiki/Ice_Lake_(microprocessor)" title="Ice Lake (microprocessor)">Ice Lake</a>,<br><a href="/wiki/Zhaoxin" title="Zhaoxin">LuJiaZui</a><sup id="cite_ref-lujiazui_step2_226-2" class="reference"><a href="#cite_note-lujiazui_step2-226">[ah]</a></sup>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="wbnoinvd"><dfn>WBNOINVD</dfn></dt><dd>Whole Cache Writeback without invalidate.</dd></dl>
</td>
<td><code>WBNOINVD</code>
</td>
<td><code>F3 0F 09</code>
</td>
<td>Write back all dirty cache lines to memory without invalidation.<sup id="cite_ref-228" class="reference"><a href="#cite_note-228">[aj]</a></sup> Instruction is serializing.
</td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">0
</td>
<td><a href="/wiki/Zen_2" title="Zen 2">Zen 2</a>,<br><a href="/wiki/Ice_Lake_(microprocessor)" title="Ice Lake (microprocessor)">Ice Lake-SP</a>
</td></tr></tbody></table>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1217336898"><div class="reflist reflist-lower-alpha">
<div class="mw-references-wrap mw-references-columns"><ol class="references">
<li id="cite_note-k7_mmxext-177"><span class="mw-cite-backlink">^ <a href="#cite_ref-k7_mmxext_177-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-k7_mmxext_177-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-k7_mmxext_177-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text">AMD <a href="/wiki/Athlon" title="Athlon">Athlon</a> processors prior to the Athlon XP did not support full SSE, but did introduce the non-SIMD instructions of SSE as part of <a href="/wiki/Extended_MMX" title="Extended MMX">"MMX Extensions"</a>.<sup id="cite_ref-179" class="reference"><a href="#cite_note-179">[84]</a></sup> These extensions (without full SSE) are also present on <a href="/wiki/Geode_(processor)" title="Geode (processor)">Geode GX2</a> and later Geode processors.</span>
</li>
<li id="cite_note-prefetch_hint-178"><span class="mw-cite-backlink">^ <a href="#cite_ref-prefetch_hint_178-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-prefetch_hint_178-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-prefetch_hint_178-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-prefetch_hint_178-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-prefetch_hint_178-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-prefetch_hint_178-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-prefetch_hint_178-6"><sup><i><b>g</b></i></sup></a></span> <span class="reference-text">All of the <code>PREFETCH*</code> instructions are hint instructions with effects only on performance, not program semantics. Providing an invalid address (e.g. address of an unmapped page or a non-canonical address) will cause the instruction to act as a NOP without any exceptions generated.</span>
</li>
<li id="cite_note-sse_partial_decode-180"><span class="mw-cite-backlink">^ <a href="#cite_ref-sse_partial_decode_180-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-sse_partial_decode_180-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-sse_partial_decode_180-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text">For the <code>SFENCE</code>, <code>LFENCE</code> and <code>MFENCE</code> instructions, the bottom 3 bits of the ModR/M byte are ignored, and any value of x in the range 0..7 will result in a valid instruction.</span>
</li>
<li id="cite_note-183"><span class="mw-cite-backlink"><b><a href="#cite_ref-183">^</a></b></span> <span class="reference-text">The <code>SFENCE</code> instruction ensures that all memory stores after the <code>SFENCE</code> instruction are made globally observable after all memory stores before the <code>SFENCE</code>. This imposes ordering on stores that can otherwise be reordered, such as non-temporal stores and stores to WC (Write-Combining) memory regions.<sup id="cite_ref-181" class="reference"><a href="#cite_note-181">[85]</a></sup><br>On Intel CPUs, as well as AMD CPUs from Zen1 onwards (but not older AMD CPUs), <code>SFENCE</code> also acts as a reordering barrier on cache flushes/writebacks performed with the <code>CLFLUSH</code>, <code>CLFLUSHOPT</code> and <code>CLWB</code> instructions. (Older AMD CPUs require <code>MFENCE</code> to order <code>CLFLUSH</code>.)<br><code>SFENCE</code> is not ordered with respect to <code>LFENCE</code>, and an <code>SFENCE+LFENCE</code> sequence is not sufficient to prevent a load from being reordered past a previous store.<sup id="cite_ref-182" class="reference"><a href="#cite_note-182">[86]</a></sup> To prevent such reordering, it is necessary to execute an <code>MFENCE</code>, <code>LOCK</code> or a serializing instruction.</span>
</li>
<li id="cite_note-186"><span class="mw-cite-backlink"><b><a href="#cite_ref-186">^</a></b></span> <span class="reference-text">The <code>LFENCE</code> instruction ensures that all memory loads after the <code>LFENCE</code> instruction are made globally observable after all memory loads before the <code>LFENCE</code>.<br>On all Intel CPUs that support SSE2, the <code>LFENCE</code> instruction provides a stronger ordering guarantee:<sup id="cite_ref-184" class="reference"><a href="#cite_note-184">[87]</a></sup> it is <i>dispatch-serializing</i>, meaning that instructions after the <code>LFENCE</code> instruction are allowed to start executing only after all instructions before it have retired (which will ensure that all preceding loads but not necessarily stores have completed). The effect of dispatch-serialization is that <code>LFENCE</code> also acts as a <a href="/wiki/Speculative_execution" title="Speculative execution">speculation</a> barrier and a reordering barrier for accesses to non-memory resources such as performance counters (accessed through e.g. <code>RDTSC</code> or <code>RDPMC</code>) and <a href="/wiki/Advanced_Programmable_Interrupt_Controller" title="Advanced Programmable Interrupt Controller">x2apic</a> MSRs.<br>On AMD CPUs, <code>LFENCE</code> is not necessarily dispatch-serializing by default  however, on all AMD CPUs that support any form of non-dispatch-serializing <code>LFENCE</code>, it can be made dispatch-serializing by setting bit 1 of MSR <code>C001_1029</code>.<sup id="cite_ref-185" class="reference"><a href="#cite_note-185">[88]</a></sup></span>
</li>
<li id="cite_note-187"><span class="mw-cite-backlink"><b><a href="#cite_ref-187">^</a></b></span> <span class="reference-text">The <code>MFENCE</code> instruction ensures that all memory loads, stores and cacheline-flushes after the <code>MFENCE</code> instruction are made globally observable after all memory loads, stores and cacheline-flushes before the <code>MFENCE</code>.<br>On Intel CPUs, <code>MFENCE</code> is <i>not</i> dispatch-serializing, and therefore cannot be used to enforce ordering on accesses to non-memory resources such as performance counters and x2apic MSRs. <code>MFENCE</code> is still ordered with respect to <code>LFENCE</code>, so if a memory barrier with dispatch serialization is needed, then it can be obtained by issuing an <code>MFENCE</code> followed by an <code>LFENCE</code>.<sup id="cite_ref-rdtsc_ordering_103-1" class="reference"><a href="#cite_note-rdtsc_ordering-103">[46]</a></sup><br>On AMD CPUs, <code>MFENCE</code> is serializing.</span>
</li>
<li id="cite_note-188"><span class="mw-cite-backlink"><b><a href="#cite_ref-188">^</a></b></span> <span class="reference-text">The operation of the <code>PAUSE</code> instruction in 64-bit mode is, unlike <code>NOP</code>, unaffected by the presence of the <code>REX.R</code> prefix. Neither <code>NOP</code> nor <code>PAUSE</code> are affected by the other bits of the <code>REX</code> prefix. A few examples of opcode <code>90</code> with various prefixes in 64-bit mode are:<ul><li><code>90</code> is <code>NOP</code></li><li><code>41 90</code> is <code>XCHG R8D,EAX</code></li><li><code>4E 90</code> is <code>NOP</code></li><li><code>49 90</code> is <code>XCHG R8,RAX</code></li><li><code>F3 90</code> is <code>PAUSE</code></li><li><code>F3 41 90</code> is <code>PAUSE</code></li><li><code>F3 4F 90</code> is <code>PAUSE</code></li></ul></span>
</li>
<li id="cite_note-189"><span class="mw-cite-backlink"><b><a href="#cite_ref-189">^</a></b></span> <span class="reference-text">The actual length of the pause performed by the <code>PAUSE</code> instruction is implementation-dependent.<br>On systems without SSE2, <code>PAUSE</code> will execute as NOP.</span>
</li>
<li id="cite_note-190"><span class="mw-cite-backlink"><b><a href="#cite_ref-190">^</a></b></span> <span class="reference-text">Under VT-x or AMD-V virtualization, executing <code>PAUSE</code> many times in a short time interval may cause a #VMEXIT. The number of <code>PAUSE</code> executions and interval length that can trigger #VMEXIT are platform-specific.</span>
</li>
<li id="cite_note-191"><span class="mw-cite-backlink"><b><a href="#cite_ref-191">^</a></b></span> <span class="reference-text">While the <code>CLFLUSH</code> instruction was introduced together with SSE2, it has its own CPUID flag and may be present on processors not otherwise implementing SSE2 and/or absent from processors that otherwise implement SSE2. (E.g. AMD <a href="/wiki/Geode_(processor)" title="Geode (processor)">Geode LX</a> supports <code>CLFLUSH</code> but not SSE2.)</span>
</li>
<li id="cite_note-192"><span class="mw-cite-backlink"><b><a href="#cite_ref-192">^</a></b></span> <span class="reference-text">While the <code>MONITOR</code> and <code>MWAIT</code> instructions were introduced at the same time as SSE3, they have their own CPUID flag that needs to be checked separately from the SSE3 CPUID flag (e.g. <a href="/wiki/Athlon_64_X2" title="Athlon 64 X2">Athlon 64 X2</a> and <a href="/wiki/VIA_C7" title="VIA C7">VIA C7</a> supported SSE3 but not MONITOR.)</span>
</li>
<li id="cite_note-monitor_explicit_op-195"><span class="mw-cite-backlink">^ <a href="#cite_ref-monitor_explicit_op_195-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-monitor_explicit_op_195-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">For the <code>MONITOR</code> and <code>MWAIT</code> instructions, older Intel documentation<sup id="cite_ref-193" class="reference"><a href="#cite_note-193">[89]</a></sup> lists instruction mnemonics with explicit operands (<code>MONITOR EAX,ECX,EDX</code> and <code>MWAIT EAX,ECX</code>), while newer documentation omits these operands. Assemblers/disassemblers may support one or both of these variants.<sup id="cite_ref-194" class="reference"><a href="#cite_note-194">[90]</a></sup> </span>
</li>
<li id="cite_note-196"><span class="mw-cite-backlink"><b><a href="#cite_ref-196">^</a></b></span> <span class="reference-text">For <code>MONITOR</code>, the DS: segment can be overridden with a segment prefix.<br>The memory area that will be monitored will be not just the single byte specified by DS:rAX, but a linear memory region containing the byte  the size and alignment of this memory region is implementation-dependent and can be queried through CPUID.<br>The memory location to monitor should have memory type WB (write-back cacheable), or else monitoring may fail.</span>
</li>
<li id="cite_note-197"><span class="mw-cite-backlink"><b><a href="#cite_ref-197">^</a></b></span> <span class="reference-text">As of April 2024, no extensions or hints have been defined for the <code>MONITOR</code> instruction. As such, the instruction requires ECX=0 and ignores EDX.</span>
</li>
<li id="cite_note-monitor_ring3-200"><span class="mw-cite-backlink"><b><a href="#cite_ref-monitor_ring3_200-0">^</a></b></span> <span class="reference-text">On some processors, such as Intel <a href="/wiki/Xeon_Phi" title="Xeon Phi">Xeon Phi</a> x200<sup id="cite_ref-198" class="reference"><a href="#cite_note-198">[91]</a></sup> and AMD K10<sup id="cite_ref-199" class="reference"><a href="#cite_note-199">[92]</a></sup> and later, there exist documented MSRs that can be used to enable <code>MONITOR</code> and <code>MWAIT</code> to run in Ring 3.</span>
</li>
<li id="cite_note-201"><span class="mw-cite-backlink"><b><a href="#cite_ref-201">^</a></b></span> <span class="reference-text">The wait performed by <code>MWAIT</code>may be ended by system events other than a memory write (e.g. cacheline evictions, interrupts)  the exact set of events that can cause the wait to end is implementation-specific.<br>Regardless of whether the wait was ended by a memory write or some other event, monitoring will have ended and it will be necessary to set up monitoring again with <code>MONITOR</code> before using <code>MWAIT</code> to wait for memory writes again.</span>
</li>
<li id="cite_note-204"><span class="mw-cite-backlink"><b><a href="#cite_ref-204">^</a></b></span> <span class="reference-text">The extension flags available for <code>MWAIT</code> in the ECX register are:
<table class="wikitable sortable">
<tbody><tr>
<th>Bits</th>
<th>MWAIT Extension
</th></tr>
<tr>
<td>0</td>
<td>Treat interrupts as break events, even when masked (<a href="/wiki/FLAGS_register" title="FLAGS register">EFLAGS</a>.IF=0). (Available on all non-<a href="/wiki/NetBurst" title="NetBurst">NetBurst</a> implementations of <code>MWAIT</code>.)
</td></tr>
<tr>
<td>1</td>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial">Timed MWAIT: end the wait when the <a href="/wiki/Time_Stamp_Counter" title="Time Stamp Counter">TSC</a> reaches or exceeds the value in EDX:EBX. (Undocumented, reportedly present in Intel <a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a> and later Intel processors)<sup id="cite_ref-202" class="reference"><a href="#cite_note-202">[93]</a></sup>
</td></tr>
<tr>
<td>2</td>
<td>Monitorless MWAIT<sup id="cite_ref-203" class="reference"><a href="#cite_note-203">[94]</a></sup>
</td></tr>
<tr>
<td>31:3</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align:" class="table-na">Not used, must be set to zero.
</td></tr></tbody></table></span>
</li>
<li id="cite_note-205"><span class="mw-cite-backlink"><b><a href="#cite_ref-205">^</a></b></span> <span class="reference-text">The hint flags available for <code>MWAIT</code> in the EAX register are:
<table class="wikitable sortable">
<tbody><tr>
<th>Bits</th>
<th>MWAIT Hint
</th></tr>
<tr>
<td>3:0</td>
<td>Sub-state within a C-state (see bits 7:4) (Intel processors only)
</td></tr>
<tr>
<td>7:4</td>
<td>Target <a href="/wiki/ACPI#Processor_states" title="ACPI">CPU power C-state</a> during wait, minus 1. (E.g. 0000b for C1, 0001b for C2, 1111b for C0)
</td></tr>
<tr>
<td>31:8</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align:" class="table-na">Not used.
</td></tr></tbody></table>
<p>The C-states are processor-specific power states, which do not necessarily correspond 1:1 to <a href="/wiki/ACPI#Processor_states" title="ACPI">ACPI C-states</a>.
</p>
</span></li>
<li id="cite_note-206"><span class="mw-cite-backlink"><b><a href="#cite_ref-206">^</a></b></span> <span class="reference-text">For the <code>GETSEC</code> instruction, the <code>REX.W</code> prefix enables 64-bit addresses for the EXITAC leaf function only - REX prefixes are otherwise permitted but ignored for the instruction.</span>
</li>
<li id="cite_note-207"><span class="mw-cite-backlink"><b><a href="#cite_ref-207">^</a></b></span> <span class="reference-text">The leaf functions defined for <code>GETSEC</code> (selected by EAX) are:
<table class="wikitable sortable">
<tbody><tr>
<th>EAX</th>
<th>Function
</th></tr>
<tr>
<td>0&nbsp;(CAPABILITIES)</td>
<td>Report SMX capabilities
</td></tr>
<tr>
<td>2&nbsp;(ENTERACCES)</td>
<td>Enter execution of authenticated code module
</td></tr>
<tr>
<td>3&nbsp;(EXITAC)</td>
<td>Exit execution of authenticated code module
</td></tr>
<tr>
<td>4 (SENTER)</td>
<td>Enter measured environment
</td></tr>
<tr>
<td>5 (SEXIT)</td>
<td>Exit measured environment
</td></tr>
<tr>
<td>6&nbsp;(PARAMETERS)</td>
<td>Report SMX parameters
</td></tr>
<tr>
<td>7 (SMCTRL)</td>
<td>SMX Mode Control
</td></tr>
<tr>
<td>8 (WAKEUP)</td>
<td>Wake up sleeping processors in measured environment
</td></tr></tbody></table>
<p>Any unsupported value in EAX causes an #UD exception.
</p>
</span></li>
<li id="cite_note-208"><span class="mw-cite-backlink"><b><a href="#cite_ref-208">^</a></b></span> <span class="reference-text">For <code>GETSEC</code>, most leaf functions are restricted to Ring 0, but the CAPABILITIES (EAX=0) and PARAMETERS (EAX=6) leaf functions are available in Ring 3.</span>
</li>
<li id="cite_note-210"><span class="mw-cite-backlink"><b><a href="#cite_ref-210">^</a></b></span> <span class="reference-text">XSAVE was added in steppings E0/R0 of Penryn and is not available in earlier steppings.</span>
</li>
<li id="cite_note-211"><span class="mw-cite-backlink"><b><a href="#cite_ref-211">^</a></b></span> <span class="reference-text">On some processors (starting with <a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a>, <a href="/wiki/Goldmont" title="Goldmont">Goldmont</a> and <a href="/wiki/Zen_(first_generation)" title="Zen (first generation)">Zen 1</a>), executing <code>XGETBV</code> with ECX=1 is permitted  this will not return <code>XCR1</code> (no such register exists) but instead return <code>XCR0</code> bitwise-ANDed with the current value of the "XINUSE" state-component bitmap (a bitmap of XSAVE state-components that are not known to be in their initial state).<br>The presence of this functionality of <code>XGETBV</code> is indicated by <span class="nowrap"><a href="/wiki/CPUID" title="CPUID">CPUID</a>.(EAX=0Dh,ECX=1):EAX[bit 2].</span></span>
</li>
<li id="cite_note-rdtscp_rdpid-212"><span class="mw-cite-backlink">^ <a href="#cite_ref-rdtscp_rdpid_212-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-rdtscp_rdpid_212-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">The "core ID" value read by <code>RDTSCP</code> and <code>RDPID</code> is actually the <code>TSC_AUX</code> MSR (MSR <code>C000_0103h</code>). Whether this value actually corresponds to a processor ID is a matter of operating system convention.</span>
</li>
<li id="cite_note-213"><span class="mw-cite-backlink"><b><a href="#cite_ref-213">^</a></b></span> <span class="reference-text">Unlike the older <code>RDTSC</code> instruction, <code>RDTSCP</code> will delay the TSC read until all previous instructions have retired, guaranteeing ordering with respect to preceding memory loads (but not stores). <code>RDTSCP</code> is not ordered with respect to subsequent instructions, though.</span>
</li>
<li id="cite_note-214"><span class="mw-cite-backlink"><b><a href="#cite_ref-214">^</a></b></span> <span class="reference-text"><code>RDTSCP</code> can be run outside Ring 0 only if <code><a href="/wiki/Control_register#CR4" title="Control register">CR4.TSD</a>=0</code>.</span>
</li>
<li id="cite_note-215"><span class="mw-cite-backlink"><b><a href="#cite_ref-215">^</a></b></span> <span class="reference-text">Support for <code>RDTSCP</code> was added in stepping F of the AMD K8, and is not available on earlier steppings.</span>
</li>
<li id="cite_note-216"><span class="mw-cite-backlink"><b><a href="#cite_ref-216">^</a></b></span> <span class="reference-text">While the <code>POPCNT</code> instruction was introduced at the same time as SSE4.2, it is not considered to be a part of SSE4.2, but instead a separate extension with its own CPUID flag.<br>On AMD processors, it is considered to be a part of the ABM extension, but still has its own CPUID flag.</span>
</li>
<li id="cite_note-217"><span class="mw-cite-backlink"><b><a href="#cite_ref-217">^</a></b></span> <span class="reference-text">The invalidation types defined for <code>INVPCID</code> (selected by register argument) are:
<table class="wikitable sortable">
<tbody><tr>
<th>Value</th>
<th>Function
</th></tr>
<tr>
<td>0</td>
<td>Invalidate TLB entries matching PCID and virtual memory address in descriptor, excluding global entries
</td></tr>
<tr>
<td>1</td>
<td>Invalidate TLB entries matching PCID in descriptor, excluding global entries
</td></tr>
<tr>
<td>2</td>
<td>Invalidate all TLB entries, including global entries
</td></tr>
<tr>
<td>3</td>
<td>Invalidate all TLB entries, excluding global entries
</td></tr></tbody></table>
<p>Any unsupported value in the register argument causes a #GP exception.
</p>
</span></li>
<li id="cite_note-219"><span class="mw-cite-backlink"><b><a href="#cite_ref-219">^</a></b></span> <span class="reference-text">Unlike the older <code>INVLPG</code> instruction, <code>INVPCID</code> will cause a #GP exception if the provided memory address is non-canonical. This discrepancy has been known to cause security issues.<sup id="cite_ref-218" class="reference"><a href="#cite_note-218">[96]</a></sup></span>
</li>
<li id="cite_note-220"><span class="mw-cite-backlink"><b><a href="#cite_ref-220">^</a></b></span> <span class="reference-text">The <code>PREFETCH</code> and <code>PREFETCHW</code> instructions are mandatory parts of the <a href="/wiki/3DNow!" title="3DNow!">3DNow!</a> instruction set extension, but are also available as a standalone extension on systems that do not support 3DNow!</span>
</li>
<li id="cite_note-221"><span class="mw-cite-backlink"><b><a href="#cite_ref-221">^</a></b></span> <span class="reference-text">The opcodes for <code>PREFETCH</code> and <code>PREFETCHW</code> (<code>0F 0D /r</code>) execute as NOPs on Intel CPUs from Cedar Mill (65nm <a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a>) onwards, with <code>PREFETCHW</code> gaining prefetch functionality from Broadwell onwards.</span>
</li>
<li id="cite_note-224"><span class="mw-cite-backlink"><b><a href="#cite_ref-224">^</a></b></span> <span class="reference-text">The <code>PREFETCH</code> (<span class="nowrap"><code>0F 0D /0</code></span>) instruction is a <a href="/wiki/3DNow!" title="3DNow!">3DNow!</a> instruction, present on all processors with 3DNow! but not necessarily on processors with the PREFETCHW extension.<br>On AMD CPUs with PREFETCHW, opcode <span class="nowrap"><code>0F 0D /0</code></span> as well as opcodes <span class="nowrap"><code>0F 0D /2../7</code></span> are all documented to be performing prefetch.<br>On Intel processors with PREFETCHW, these opcodes are documented as performing reserved-NOPs<sup id="cite_ref-222" class="reference"><a href="#cite_note-222">[97]</a></sup> (except <span class="nowrap"><code>0F 0D /2</code></span> being <span class="nowrap"><code>PREFETCHWT1 m8</code></span> on <span class="nowrap"><a href="/wiki/Xeon_Phi" title="Xeon Phi">Xeon Phi</a></span> only)  third party testing<sup id="cite_ref-cattius_0f0d_223-0" class="reference"><a href="#cite_note-cattius_0f0d-223">[98]</a></sup> indicates that some or all of these opcodes may be performing prefetch on at least some Intel Core CPUs.</span>
</li>
<li id="cite_note-lujiazui_step2-226"><span class="mw-cite-backlink">^ <a href="#cite_ref-lujiazui_step2_226-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-lujiazui_step2_226-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-lujiazui_step2_226-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text">The SMAP, PKU and RDPID instruction set extensions are supported on stepping 2<sup id="cite_ref-225" class="reference"><a href="#cite_note-225">[99]</a></sup>  and later of <a href="/wiki/Zhaoxin" title="Zhaoxin">Zhaoxin</a> LuJiaZui, but not on earlier steppings.</span>
</li>
<li id="cite_note-227"><span class="mw-cite-backlink"><b><a href="#cite_ref-227">^</a></b></span> <span class="reference-text">Unlike the older <code>RDTSCP</code> instruction which can also be used to read the processor ID, user-mode <code>RDPID</code> is not disabled by <code><a href="/wiki/Control_register#CR4" title="Control register">CR4.TSD</a>=1</code>.</span>
</li>
<li id="cite_note-228"><span class="mw-cite-backlink"><b><a href="#cite_ref-228">^</a></b></span> <span class="reference-text">The <code>WBNOINVD</code> instruction will execute as <code>WBINVD</code> if run on a system that doesn't support the WBNOINVD extension.<br><code>WBINVD</code> differs from <code>WBNOINVD</code> in that <code>WBINVD</code> will invalidate all cache lines after writeback.</span>
</li>
</ol></div></div><div style="width:100%; height:1em; clear:both;"></div>
<h4><span class="mw-headline" id="Added_with_other_Intel-specific_extensions">Added with other Intel-specific extensions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=15" title="Edit section: Added with other Intel-specific extensions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction Set Extension</th>
<th>Instruction<br>mnemonics</th>
<th>Opcode</th>
<th>Instruction description</th>
<th><a href="/wiki/Protection_ring" title="Protection ring">Ring</a></th>
<th>Added in
</th></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td rowspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="sse2_branch_hints"><dfn>SSE2 <a href="/wiki/Branch_(computer_science)#Branch_prediction_hints" title="Branch (computer science)">branch hints</a></dfn></dt><dd>Instruction prefixes that can be used with the <code>Jcc</code> instructions to provide branch taken/not-taken hints.</dd>
</dl></td>
<td>(<code>HWNT</code>)<sup id="cite_ref-wmt_hint_231-0" class="reference"><a href="#cite_note-wmt_hint-231">[a]</a></sup>
</td>
<td><code>2E</code><sup id="cite_ref-wmt_prefix_232-0" class="reference"><a href="#cite_note-wmt_prefix-232">[b]</a></sup>
</td>
<td>Instruction prefix: branch hint weakly not taken.
</td>
<td rowspan="2" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td rowspan="2"><a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a>,<sup id="cite_ref-233" class="reference"><a href="#cite_note-233">[c]</a></sup><br><a href="/wiki/Meteor_Lake" title="Meteor Lake">Meteor Lake</a><sup id="cite_ref-234" class="reference"><a href="#cite_note-234">[102]</a></sup>
</td></tr>
<tr>
<td>(<code>HST</code>)<sup id="cite_ref-wmt_hint_231-1" class="reference"><a href="#cite_note-wmt_hint-231">[a]</a></sup>
</td>
<td><code>3E</code><sup id="cite_ref-wmt_prefix_232-1" class="reference"><a href="#cite_note-wmt_prefix-232">[b]</a></sup>
</td>
<td>Instruction prefix: branch hint strongly taken.
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td rowspan="3"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="sgx"><dfn>SGX</dfn></dt><dd><a href="/wiki/Software_Guard_Extensions" title="Software Guard Extensions">Software Guard Extensions</a>.<br>Set up an encrypted enclave in which a guest can execute code that a compromised or malicious host cannot inspect or tamper with.</dd></dl>
</td>
<td><code>ENCLS</code>
</td>
<td><span class="nowrap"><code>NP 0F 01 CF</code></span>
</td>
<td>Perform an SGX Supervisor function. The function to perform is given in EAX<sup id="cite_ref-237" class="reference"><a href="#cite_note-237">[d]</a></sup> - depending on function, the instruction may take additional input operands in RBX, RCX and RDX.
<p>Depending on function, the instruction may return data in RBX and/or an error code in EAX.
</p>
</td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">0
</td>
<td rowspan="3"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="sgx1"><dfn>SGX1</dfn></dt><dd><a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a>,<sup id="cite_ref-239" class="reference"><a href="#cite_note-239">[e]</a></sup><br><a href="/wiki/Goldmont_Plus" title="Goldmont Plus">Goldmont Plus</a></dd><dt id="sgx2"><dfn>SGX2</dfn></dt><dd><span class="nowrap"><a href="/wiki/Goldmont_Plus" title="Goldmont Plus">Goldmont Plus</a>,</span><br><a href="/wiki/Ice_Lake_(microprocessor)" title="Ice Lake (microprocessor)">Ice Lake-SP</a><sup id="cite_ref-240" class="reference"><a href="#cite_note-240">[106]</a></sup></dd><dt id="oversub'`UNIQ--ref-000002CB-QINU`'"><dfn>OVERSUB<sup id="cite_ref-sgx_oversub_235-1" class="reference"><a href="#cite_note-sgx_oversub-235">[103]</a></sup></dfn></dt><dd><a href="/wiki/Ice_Lake_(microprocessor)" title="Ice Lake (microprocessor)">Ice Lake-SP</a>,<br><a href="/wiki/Tremont_(microarchitecture)" title="Tremont (microarchitecture)">Tremont</a></dd></dl>
</td></tr>
<tr>
<td><code>ENCLU</code>
</td>
<td><span class="nowrap"><code>NP 0F 01 D7</code></span>
</td>
<td>Perform an SGX User function. The function to perform is given in EAX<sup id="cite_ref-242" class="reference"><a href="#cite_note-242">[f]</a></sup> - depending on function, the instruction may take additional input operands in RBX, RCX and RDX.
<p>Depending on function, the instruction may return data/status information in EAX and/or RCX.
</p>
</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3<sup id="cite_ref-243" class="reference"><a href="#cite_note-243">[g]</a></sup>
</td></tr>
<tr>
<td><code>ENCLV</code>
</td>
<td><span class="nowrap"><code>NP 0F 01 C0</code></span>
</td>
<td>Perform an SGX Virtualization function. The function to perform is given in EAX<sup id="cite_ref-244" class="reference"><a href="#cite_note-244">[h]</a></sup> - depending on function, the instruction may take additional input operands in RBX, RCX and RDX.
<p>Instruction returns status information in EAX.
</p>
</td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">0<sup id="cite_ref-245" class="reference"><a href="#cite_note-245">[i]</a></sup>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="ptwrite"><dfn>PTWRITE</dfn></dt><dd>Write data to a Processor Trace Packet.</dd></dl>
</td>
<td><code>PTWRITE r/m32</code><br><code>PTWRITE r/m64</code>
</td>
<td><code>F3 0F AE /4</code><br><code>F3 REX.W 0F AE /4</code>
</td>
<td>Read data from register or memory to encode into a PTW packet.<sup id="cite_ref-246" class="reference"><a href="#cite_note-246">[j]</a></sup>
</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td><a href="/wiki/Kaby_Lake" title="Kaby Lake">Kaby Lake</a>,<br><span class="nowrap"><a href="/wiki/Goldmont_Plus" title="Goldmont Plus">Goldmont Plus</a></span>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="movdiri"><dfn>MOVDIRI</dfn></dt><dd>Move to memory as Direct Store.</dd></dl>
</td>
<td><code>MOVDIRI m32,r32</code><br><code>MOVDIRI m64,r64</code>
</td>
<td><code>NP 0F 38 F9 /r</code><br><span class="nowrap"><code>NP REX.W 0F 38 F9 /r</code></span>
</td>
<td>Store to memory using Direct Store (memory store that is not cached or write-combined with other stores).
</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td><a href="/wiki/Tiger_Lake" title="Tiger Lake">Tiger Lake</a>,<br><a href="/wiki/Tremont_(microarchitecture)" title="Tremont (microarchitecture)">Tremont</a>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="movdir64b"><dfn>MOVDIR64B</dfn></dt><dd>Move 64 bytes as Direct Store.</dd></dl>
</td>
<td><span class="nowrap"><code>MOVDIR64B reg,m512</code></span>
</td>
<td><code>66 0F 38 F8 /r</code>
</td>
<td>Move 64 bytes of data from m512 to address given by ES:reg. The 64-byte write is done atomically with Direct Store.<sup id="cite_ref-247" class="reference"><a href="#cite_note-247">[k]</a></sup>
</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td><a href="/wiki/Tiger_Lake" title="Tiger Lake">Tiger Lake</a>,<br><a href="/wiki/Tremont_(microarchitecture)" title="Tremont (microarchitecture)">Tremont</a>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="pconfig"><dfn>PCONFIG</dfn></dt><dd>Platform Configuration, including TME-MK ("Total Memory Encryption  Multi-Key") and TSE ("Total Storage Encryption").</dd></dl>
</td>
<td><code>PCONFIG</code>
</td>
<td><code>NP 0F 01 C5</code>
</td>
<td>Perform a platform feature configuration function. The function to perform is specified in EAX<sup id="cite_ref-248" class="reference"><a href="#cite_note-248">[l]</a></sup> - depending on function, the instruction may take additional input operands in RBX, RCX and RDX.
<p>If the instruction fails, it will set EFLAGS.ZF=1 and return an error code in EAX. If it is successful, it sets EFLAGS.ZF=0 and EAX=0.
</p>
</td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">0
</td>
<td><a href="/wiki/Ice_Lake_(microprocessor)" title="Ice Lake (microprocessor)">Ice Lake-SP</a>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="cldemote"><dfn>CLDEMOTE</dfn></dt><dd>Cache Line Demotion Hint.</dd></dl>
</td>
<td><code>CLDEMOTE m8</code>
</td>
<td><code>NP 0F 1C /0</code>
</td>
<td>Move cache line containing m8 from CPU L1 cache to a more distant level of the cache hierarchy.<sup id="cite_ref-249" class="reference"><a href="#cite_note-249">[m]</a></sup>
</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td>(<a href="/wiki/Tremont_(microarchitecture)" title="Tremont (microarchitecture)">Tremont</a>),<br>(<a href="/wiki/Alder_Lake" title="Alder Lake">Alder Lake</a>),<br><span class="nowrap"><a href="/wiki/Sapphire_Rapids_(microprocessor)" class="mw-redirect" title="Sapphire Rapids (microprocessor)">Sapphire Rapids</a><sup id="cite_ref-252" class="reference"><a href="#cite_note-252">[n]</a></sup></span>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td rowspan="3"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="waitpkg"><dfn>WAITPKG</dfn></dt><dd>User-mode memory monitoring and waiting.</dd></dl>
</td>
<td><code>UMONITOR r16/32/64</code>
</td>
<td><code>F3 0F AE /6</code>
</td>
<td>Start monitoring a memory location for memory writes. The memory address to monitor is given by the register argument.<sup id="cite_ref-253" class="reference"><a href="#cite_note-253">[o]</a></sup>
</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td rowspan="3"><a href="/wiki/Tremont_(microarchitecture)" title="Tremont (microarchitecture)">Tremont</a>,<br><a href="/wiki/Alder_Lake" title="Alder Lake">Alder Lake</a>
</td></tr>
<tr>
<td><code>UMWAIT r32</code><br><code>UMWAIT r32,EDX,EAX</code>
</td>
<td><code>F2 0F AE /6</code>
</td>
<td>Timed wait for a write to a monitored memory location previously specified with <code>UMONITOR</code>. In the absence of a memory write, the wait will end when either the TSC reaches the value specified by EDX:EAX or the wait has been going on for an OS-controlled maximum amount of time.<sup id="cite_ref-umwait_ctrl_254-0" class="reference"><a href="#cite_note-umwait_ctrl-254">[p]</a></sup>
</td>
<td rowspan="2" style="background:#bfd; color:black; vertical-align:middle; text-align:center;" class="table-yes2">Usually 3<sup id="cite_ref-waitpkg_cr4tsd_255-0" class="reference"><a href="#cite_note-waitpkg_cr4tsd-255">[q]</a></sup>
</td></tr>
<tr>
<td><code>TPAUSE r32</code><br><code>TPAUSE r32,EDX,EAX</code>
</td>
<td><code>66 0F AE /6</code>
</td>
<td>Wait until the <a href="/wiki/Time_Stamp_Counter" title="Time Stamp Counter">Time Stamp Counter</a> reaches the value specified in EDX:EAX.<sup id="cite_ref-umwait_ctrl_254-1" class="reference"><a href="#cite_note-umwait_ctrl-254">[p]</a></sup>
<p>The register argument to the <code>UMWAIT</code> and <code>TPAUSE</code> instructions specifies extra flags to control the operation of the instruction.<sup id="cite_ref-umwait_flags_256-0" class="reference"><a href="#cite_note-umwait_flags-256">[r]</a></sup>
</p>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="serialize"><dfn>SERIALIZE</dfn></dt><dd>Instruction Execution Serialization.</dd></dl>
</td>
<td><code>SERIALIZE</code>
</td>
<td><code>NP 0F 01 E8</code>
</td>
<td>Serialize instruction fetch and execution.<sup id="cite_ref-257" class="reference"><a href="#cite_note-257">[s]</a></sup>
</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td><a href="/wiki/Alder_Lake" title="Alder Lake">Alder Lake</a>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="hreset"><dfn>HRESET</dfn></dt><dd>Processor History Reset.</dd></dl>
</td>
<td><code>HRESET imm8</code>
</td>
<td><code>F3 0F 3A F0 C0 <i>ib</i></code>
</td>
<td>Request that the processor reset selected components of hardware-maintained prediction history. A bitmap of which components of the CPU's prediction history to reset is given in EAX (the imm8 argument is ignored).<sup id="cite_ref-258" class="reference"><a href="#cite_note-258">[t]</a></sup>
</td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">0
</td>
<td><a href="/wiki/Alder_Lake" title="Alder Lake">Alder Lake</a>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td rowspan="5"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="uintr"><dfn>UINTR</dfn></dt><dd>User Interprocessor interrupt.<br>Available in 64-bit mode only.</dd></dl>
</td>
<td><code>SENDUIPI reg</code>
</td>
<td><code>F3 0F C7 /6</code>
</td>
<td>Send Interprocessor User Interrupt.<sup id="cite_ref-259" class="reference"><a href="#cite_note-259">[u]</a></sup>
</td>
<td rowspan="5" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td rowspan="5"><a href="/wiki/Sapphire_Rapids_(microprocessor)" class="mw-redirect" title="Sapphire Rapids (microprocessor)">Sapphire Rapids</a>
</td></tr>
<tr>
<td><code>UIRET</code>
</td>
<td><code>F3 0F 01 EC</code>
</td>
<td>User Interrupt Return.
<p>Pops <a href="/wiki/Program_counter" title="Program counter">RIP</a>, <a href="/wiki/FLAGS_register" title="FLAGS register">RFLAGS</a> and <a href="/wiki/Stack_register" title="Stack register">RSP</a> off the stack, in that order.<sup id="cite_ref-260" class="reference"><a href="#cite_note-260">[v]</a></sup>
</p>
</td></tr>
<tr>
<td><code>TESTUI</code>
</td>
<td><code>F3 0F 01 ED</code>
</td>
<td>Test User Interrupt Flag.<br>Copies UIF to <a href="/wiki/FLAGS_register" title="FLAGS register">EFLAGS</a>.CF .
</td></tr>
<tr>
<td><code>CLUI</code>
</td>
<td><code>F3 0F 01 EE</code>
</td>
<td>Clear User Interrupt Flag.
</td></tr>
<tr>
<td><code>STUI</code>
</td>
<td><code>F3 0F 01 EF</code>
</td>
<td>Set User Interrupt Flag.
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td rowspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="enqcmd"><dfn>ENQCMD</dfn></dt><dd>Enqueue Store.</dd></dl>
</td>
<td><code>ENQCMD r32/64,m512</code>
</td>
<td><code>F2 0F 38 F8 /r</code>
</td>
<td>Enqueue Command. Reads a 64-byte "command data" structure from memory (m512 argument) and writes atomically to a memory-mapped Enqueue Store device (register argument provides the memory address of this device, using ES segment and requiring 64-byte alignment.) Sets ZF=0 to indicate that device accepted the command, or ZF=1 to indicate that command was not accepted (e.g. queue full or the memory location was not an Enqueue Store device.)
</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td rowspan="2"><span class="nowrap"><a href="/wiki/Sapphire_Rapids_(microprocessor)" class="mw-redirect" title="Sapphire Rapids (microprocessor)">Sapphire Rapids</a></span>
</td></tr>
<tr>
<td><span class="nowrap"><code>ENQCMDS r32/64,m512</code></span>
</td>
<td><code>F3 0F 38 F8 /r</code>
</td>
<td>Enqueue Command Supervisor. Differs from <code>ENQCMD</code> in that it can place an arbitrary PASID (process address-space identifier) and a privilege-bit in the "command data" to enqueue.
</td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">0
</td></tr></tbody></table>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1217336898"><div class="reflist reflist-lower-alpha">
<div class="mw-references-wrap mw-references-columns"><ol class="references">
<li id="cite_note-wmt_hint-231"><span class="mw-cite-backlink">^ <a href="#cite_ref-wmt_hint_231-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-wmt_hint_231-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">The branch hint mnemonics <code>HWNT</code> and <code>HST</code> are listed in early <a href="/wiki/Pentium_4#Willamette" title="Pentium 4">Willamette</a> documentation only<sup id="cite_ref-229" class="reference"><a href="#cite_note-229">[100]</a></sup> - later Intel documentation lists the branch hint prefixes without assigning them a mnemonic.<sup id="cite_ref-230" class="reference"><a href="#cite_note-230">[101]</a></sup></span>
</li>
<li id="cite_note-wmt_prefix-232"><span class="mw-cite-backlink">^ <a href="#cite_ref-wmt_prefix_232-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-wmt_prefix_232-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">The <code>2E</code> and <code>3E</code> prefixes are interpreted as branch hints only when used with the <code>Jcc</code> conditional branch instructions (opcodes <code>70..7F</code> and <span class="nowrap"><code>0F 80..8F</code></span>) - when used with other opcodes, they may take other meanings (e.g. for instructions with memory operands outside 64-bit mode, they will work as segment-override prefixes <code>CS:</code> and <code>DS:</code>, respectively). On processors that don't support branch hints, these prefixes are accepted but ignored when used with <code>Jcc</code>.</span>
</li>
<li id="cite_note-233"><span class="mw-cite-backlink"><b><a href="#cite_ref-233">^</a></b></span> <span class="reference-text">Branch hints are supported on all <a href="/wiki/NetBurst" title="NetBurst">NetBurst</a> (Pentium 4 family) processors - but not supported on any other known processor prior to their re-introduction in "Redwood Cove" CPUs, starting with "Meteor Lake" in 2023.</span>
</li>
<li id="cite_note-237"><span class="mw-cite-backlink"><b><a href="#cite_ref-237">^</a></b></span> <span class="reference-text">The leaf functions defined for <code>ENCLS</code> (selected by EAX) are:
<table class="wikitable sortable">
<tbody><tr>
<th>EAX</th>
<th>Function
</th></tr>
<tr>
<td>0&nbsp;(ECREATE)</td>
<td>Create an enclave
</td></tr>
<tr>
<td>1&nbsp;(EADD)</td>
<td>Add a page
</td></tr>
<tr>
<td>2&nbsp;(EINIT)</td>
<td>Initialize an enclave
</td></tr>
<tr>
<td>3&nbsp;(EREMOVE)</td>
<td>Remove a page from EPC (Enclave Page Cache)
</td></tr>
<tr>
<td>4&nbsp;(EDBGRD)</td>
<td>Read data by debugger
</td></tr>
<tr>
<td>5&nbsp;(EDBGWR)</td>
<td>Write data by debugger
</td></tr>
<tr>
<td>6&nbsp;(EEXTEND)</td>
<td>Extend EPC page measurement
</td></tr>
<tr>
<td>7&nbsp;(ELDB)</td>
<td>Load an EPC page as blocked
</td></tr>
<tr>
<td>8&nbsp;(ELDU)</td>
<td>Load an EPC page as unblocked
</td></tr>
<tr>
<td>9&nbsp;(EBLOCK)</td>
<td>Block an EPC page
</td></tr>
<tr>
<td>A&nbsp;(EPA)</td>
<td>Add version array
</td></tr>
<tr>
<td>B&nbsp;(EWB)</td>
<td>Writeback/invalidate EPC page
</td></tr>
<tr>
<td>C&nbsp;(ETRACK)</td>
<td>Activate EBLOCK checks
</td></tr>
<tr>
<th colspan="2">Added with SGX2
</th></tr>
<tr>
<td>D&nbsp;(EAUG)</td>
<td>Add page to initialized enclave
</td></tr>
<tr>
<td>E&nbsp;(EMODPTR)</td>
<td>Restrict permissions of EPC page
</td></tr>
<tr>
<td>F&nbsp;(EMODT)</td>
<td>Change type of EPC page
</td></tr>
<tr>
<th colspan="2">Added with OVERSUB<sup id="cite_ref-sgx_oversub_235-0" class="reference"><a href="#cite_note-sgx_oversub-235">[103]</a></sup>
</th></tr>
<tr>
<td>10&nbsp;(ERDINFO)</td>
<td>Read EPC page type/status info
</td></tr>
<tr>
<td>11&nbsp;(ETRACKC)</td>
<td>Activate EBLOCK checks
</td></tr>
<tr>
<td>12&nbsp;(ELDBC)</td>
<td>Load EPC page as blocked with enhanced error reporting
</td></tr>
<tr>
<td>13&nbsp;(ELDUC)</td>
<td>Load EPC page as unblocked with enhanced error reporting
</td></tr>
<tr>
<th colspan="2">Other
</th></tr>
<tr>
<td>18&nbsp;(EUPDATESVN)</td>
<td>Update SVN (Security Version Number) after live microcode update<sup id="cite_ref-236" class="reference"><a href="#cite_note-236">[104]</a></sup>
</td></tr></tbody></table>
<p>Any unsupported value in EAX causes a #GP exception.
</p>
</span></li>
<li id="cite_note-239"><span class="mw-cite-backlink"><b><a href="#cite_ref-239">^</a></b></span> <span class="reference-text">SGX is deprecated on desktop/laptop processors from 11th generation (<a href="/wiki/Rocket_Lake" title="Rocket Lake">Rocket Lake</a>, <a href="/wiki/Tiger_Lake" title="Tiger Lake">Tiger Lake</a>) onwards, but continues to be available on <a href="/wiki/Xeon" title="Xeon">Xeon</a>-branded server parts.<sup id="cite_ref-238" class="reference"><a href="#cite_note-238">[105]</a></sup></span>
</li>
<li id="cite_note-242"><span class="mw-cite-backlink"><b><a href="#cite_ref-242">^</a></b></span> <span class="reference-text">The leaf functions defined for <code>ENCLU</code> (selected by EAX) are:
<table class="wikitable sortable">
<tbody><tr>
<th>EAX</th>
<th>Function
</th></tr>
<tr>
<td>0 (EREPORT)</td>
<td>Create a cryptographic report
</td></tr>
<tr>
<td>1 (EGETKEY)</td>
<td>Create a cryptographic key
</td></tr>
<tr>
<td>2 (EENTER)</td>
<td>Enter an Enclave
</td></tr>
<tr>
<td>3 (ERESUME)</td>
<td>Re-enter an Enclave
</td></tr>
<tr>
<td>4 (EEXIT)</td>
<td>Exit an Enclave
</td></tr>
<tr>
<th colspan="2">Added with SGX2
</th></tr>
<tr>
<td>5 (EACCEPT)</td>
<td>Accept changes to EPC page
</td></tr>
<tr>
<td>6 (EMODPE)</td>
<td>Extend EPC page permissions
</td></tr>
<tr>
<td>7&nbsp;(EACCEPTCOPY)</td>
<td>Initialize pending page
</td></tr>
<tr>
<th colspan="2">Added with TDX<sup id="cite_ref-intel_tdx_241-0" class="reference"><a href="#cite_note-intel_tdx-241">[107]</a></sup>
</th></tr>
<tr>
<td>8&nbsp;(EVERIFYREPORT2)</td>
<td>Verify a cryptographic report of a trust domain
</td></tr>
<tr>
<th colspan="2">Added with AEX-Notify
</th></tr>
<tr>
<td>9&nbsp;(EDECCSSA)</td>
<td>Decrement TCS.CSSA
</td></tr></tbody></table>
<p>Any unsupported value in EAX causes a #GP exception.<br>The EENTER and ERESUME functions cannot be executed inside an SGX enclave  the other functions can only be executed inside an enclave.
</p>
</span></li>
<li id="cite_note-243"><span class="mw-cite-backlink"><b><a href="#cite_ref-243">^</a></b></span> <span class="reference-text"><code>ENCLU</code> can only be executed in ring 3, not rings 0/1/2.</span>
</li>
<li id="cite_note-244"><span class="mw-cite-backlink"><b><a href="#cite_ref-244">^</a></b></span> <span class="reference-text">The leaf functions defined for <code>ENCLV</code> (selected by EAX) are:
<table class="wikitable sortable">
<tbody><tr>
<th>EAX</th>
<th>Function
</th></tr>
<tr>
<th colspan="2">Added with OVERSUB<sup id="cite_ref-sgx_oversub_235-2" class="reference"><a href="#cite_note-sgx_oversub-235">[103]</a></sup>
</th></tr>
<tr>
<td>0&nbsp;(EDECVIRTCHILD)</td>
<td>Decrement VIRTCHILDCNT in SECS
</td></tr>
<tr>
<td>1&nbsp;(EINCVIRTCHILD)</td>
<td>Increment VIRTCHILDCNT in SECS
</td></tr>
<tr>
<td>2&nbsp;(ESETCONTEXT)</td>
<td>Set ENCLAVECONTEXT field in SECS
</td></tr></tbody></table>
<p>Any unsupported value in EAX causes a #GP exception.<br>The <code>ENCLV</code> instruction is only present on systems that support the EPC Oversubscription Extensions to SGX ("OVERSUB").
</p>
</span></li>
<li id="cite_note-245"><span class="mw-cite-backlink"><b><a href="#cite_ref-245">^</a></b></span> <span class="reference-text"><code>ENCLV</code> is only available if Intel VMX operation is enabled with <code>VMXON</code>, and will produce #UD otherwise.</span>
</li>
<li id="cite_note-246"><span class="mw-cite-backlink"><b><a href="#cite_ref-246">^</a></b></span> <span class="reference-text">For <code>PTWRITE</code>, the write to the Processor Trace Packet will only happen if a set of enable-bits (the "TriggerEn", "ContextEn", "FilterEn" bits of the <code>RTIT_STATUS</code> MSR and the "PTWEn" bit of the <code>RTIT_CTL</code> MSR) are all set to 1.<br>The <code>PTWRITE</code> instruction is indicated in the SDM to cause an #UD exception if the 66h instruction prefix is used, regardless of other prefixes.</span>
</li>
<li id="cite_note-247"><span class="mw-cite-backlink"><b><a href="#cite_ref-247">^</a></b></span> <span class="reference-text">For <code>MOVDIR64</code>, the destination address given by ES:reg must be 64-byte aligned.<br>The operand size for the register argument is given by the address size, which may be overridden by the <code>67h</code> prefix.<br>The 64-byte memory source argument does not need to be 64-byte aligned, and is not guaranteed to be read atomically.</span>
</li>
<li id="cite_note-248"><span class="mw-cite-backlink"><b><a href="#cite_ref-248">^</a></b></span> <span class="reference-text">The leaf functions defined for <code>PCONFIG</code> (selected by EAX) are:
<table class="wikitable sortable">
<tbody><tr>
<th>EAX</th>
<th>Function
</th></tr>
<tr>
<td>0</td>
<td>MKTME_KEY_PROGRAM:<br>Program key and encryption mode to use with an TME-MK Key ID.
</td></tr>
<tr>
<th colspan="2">Added with TSE
</th></tr>
<tr>
<td>1</td>
<td>TSE_KEY_PROGRAM:<br>Direct key programming for TSE.
</td></tr>
<tr>
<td>2</td>
<td>TSE_KEY_PROGRAM_WRAPPED:<br>Wrapped key programming for TSE.
</td></tr></tbody></table>
<p>Any unsupported value in EAX causes a #GP(0) exception.
</p>
</span></li>
<li id="cite_note-249"><span class="mw-cite-backlink"><b><a href="#cite_ref-249">^</a></b></span> <span class="reference-text">For <code>CLDEMOTE</code>, the cache level that it will demote a cache line to is implementation-dependent.<br>Since the instruction is considered a hint, it will execute as a NOP without any exceptions if the provided memory address is invalid or not in the L1 cache. It may also execute as a NOP under other implementation-dependent circumstances as well.<br>On systems that do not support the CLDEMOTE extension, it executes as a NOP.</span>
</li>
<li id="cite_note-252"><span class="mw-cite-backlink"><b><a href="#cite_ref-252">^</a></b></span> <span class="reference-text">Intel documentation lists Tremont and Alder Lake as the processors in which CLDEMOTE was introduced. However, as of May 2022, no Tremont or Alder Lake models have been observed to have the CPUID feature bit for CLDEMOTE set, while several of them have the CPUID bit cleared.<sup id="cite_ref-250" class="reference"><a href="#cite_note-250">[108]</a></sup><br>As of April 2023, the CPUID feature bit for CLDEMOTE has been observed to be set for Sapphire Rapids.<sup id="cite_ref-251" class="reference"><a href="#cite_note-251">[109]</a></sup></span>
</li>
<li id="cite_note-253"><span class="mw-cite-backlink"><b><a href="#cite_ref-253">^</a></b></span> <span class="reference-text">For <code>UMONITOR</code>, the operand size of the address argument is given by the address size, which may be overridden by the <code>67h</code> prefix. The default segment used is DS:, which can be overridden with a segment prefix.</span>
</li>
<li id="cite_note-umwait_ctrl-254"><span class="mw-cite-backlink">^ <a href="#cite_ref-umwait_ctrl_254-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-umwait_ctrl_254-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">For the <code>UMWAIT</code> and <code>TPAUSE</code> instructions, the operating system can use the <code>IA32_UMWAIT_CONTROL</code> MSR to limit the maximum amount of time that a single <code>UMWAIT</code>/<code>TPAUSE</code> invocation is permitted to wait. The <code>UMWAIT</code> and <code>TPAUSE</code> instructions will set <code>RFLAGS.CF</code> to 1 if they reached the <code>IA32_UMWAIT_CONTROL</code>-defined time limit and 0 otherwise.</span>
</li>
<li id="cite_note-waitpkg_cr4tsd-255"><span class="mw-cite-backlink"><b><a href="#cite_ref-waitpkg_cr4tsd_255-0">^</a></b></span> <span class="reference-text"><code>TPAUSE</code> and <code>UMWAIT</code> can be run outside Ring 0 only if <code><a href="/wiki/Control_register#CR4" title="Control register">CR4.TSD</a>=0</code>.</span>
</li>
<li id="cite_note-umwait_flags-256"><span class="mw-cite-backlink"><b><a href="#cite_ref-umwait_flags_256-0">^</a></b></span> <span class="reference-text">For the register argument to the <code>UMWAIT</code> and <code>TPAUSE</code> instructions, the following flag bits are supported:
<table class="wikitable sortable">
<tbody><tr>
<th>Bits</th>
<th>Usage
</th></tr>
<tr>
<td>0</td>
<td>Preferred optimization state.
<ul><li>0 = C0.2 (slower wakeup, improves performance of other SMT threads on same core)</li>
<li>1 = C0.1 (faster wakeup)</li></ul>
</td></tr>
<tr>
<td>31:1</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">(Reserved)
</td></tr></tbody></table></span>
</li>
<li id="cite_note-257"><span class="mw-cite-backlink"><b><a href="#cite_ref-257">^</a></b></span> <span class="reference-text">While serialization can be performed with older instructions such as e.g. <code>CPUID</code> and <code>IRET</code>, these instructions perform additional functions, causing side-effects and reduced performance when stand-alone instruction serialization is needed. (<code>CPUID</code> additionally has the issue that it causes a mandatory #VMEXIT when executed under virtualization, which causes a very large overhead.) The <code>SERIALIZE</code> instruction performs serialization only, avoiding these added costs.</span>
</li>
<li id="cite_note-258"><span class="mw-cite-backlink"><b><a href="#cite_ref-258">^</a></b></span> <span class="reference-text">A bitmap of CPU history components that can be reset through <code>HRESET</code> is provided by <span class="nowrap">CPUID.(EAX=20h,ECX=0):EBX.</span><br>As of July 2023, the following bits are defined:
<table class="wikitable sortable">
<tbody><tr>
<th>Bit</th>
<th>Usage
</th></tr>
<tr>
<td>0</td>
<td>Intel Thread Director history
</td></tr>
<tr>
<td>31:1</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">(Reserved)
</td></tr></tbody></table></span>
</li>
<li id="cite_note-259"><span class="mw-cite-backlink"><b><a href="#cite_ref-259">^</a></b></span> <span class="reference-text">The register argument to <code>SENDUIPI</code> is an index to pick an entry from the UITT (User-Interrupt Target Table, a table specified by the new <code>UINTR_TT</code> and <code>UINT_MISC</code> <a href="/wiki/Model-specific_register" title="Model-specific register">MSRs.</a>)</span>
</li>
<li id="cite_note-260"><span class="mw-cite-backlink"><b><a href="#cite_ref-260">^</a></b></span> <span class="reference-text">On <a href="/wiki/Sapphire_Rapids_(microprocessor)" class="mw-redirect" title="Sapphire Rapids (microprocessor)">Sapphire Rapids</a> processors, the <code>UIRET</code> instruction always sets UIF (User Interrupt Flag) to 1. On <a href="/wiki/Emerald_Rapids" title="Emerald Rapids">Emerald Rapids</a> and later processors, <code>UIRET</code> will set UIF to the value of bit 1 of the value popped off the stack for RFLAGS - this functionality is indicated by <code>CPUID.(EAX=7,ECX=1):EDX[17]</code>.</span>
</li>
</ol></div></div><div style="width:100%; height:1em; clear:both;"></div>
<h4><span class="mw-headline" id="Added_with_other_AMD-specific_extensions">Added with other AMD-specific extensions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=16" title="Edit section: Added with other AMD-specific extensions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction Set Extension</th>
<th>Instruction<br>mnemonics</th>
<th>Opcode</th>
<th>Instruction description</th>
<th><a href="/wiki/Protection_ring" title="Protection ring">Ring</a></th>
<th>Added in
</th></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td rowspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="altmovcr8"><dfn>AltMovCr8</dfn></dt><dd>Alternative mechanism to access the CR8 <a href="/wiki/Control_register" title="Control register">control register</a>.<sup id="cite_ref-261" class="reference"><a href="#cite_note-261">[a]</a></sup></dd></dl>
</td>
<td><code>MOV reg,CR8</code>
</td>
<td><code>F0 0F 20 /0</code><sup id="cite_ref-altmovcr8_encoding_262-0" class="reference"><a href="#cite_note-altmovcr8_encoding-262">[b]</a></sup>
</td>
<td>Read the CR8 register.
</td>
<td rowspan="2" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">0
</td>
<td rowspan="2"><a href="/wiki/AMD_K8" title="AMD K8">K8</a><sup id="cite_ref-263" class="reference"><a href="#cite_note-263">[c]</a></sup>
</td></tr>
<tr>
<td><span class="nowrap"><code>MOV CR8,reg</code></span>
</td>
<td><span class="nowrap"><code>F0 0F 22 /0</code></span><sup id="cite_ref-altmovcr8_encoding_262-1" class="reference"><a href="#cite_note-altmovcr8_encoding-262">[b]</a></sup>
</td>
<td>Write to the CR8 register.
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td rowspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="monitorx"><dfn>MONITORX</dfn></dt><dd>Monitor a memory location for writes in user mode.</dd></dl>
</td>
<td><code>MONITORX</code>
</td>
<td><code>NP 0F 01 FA</code>
</td>
<td>Start monitoring a memory location for memory writes. Similar to older <code>MONITOR</code>, except available in user mode.
</td>
<td rowspan="2" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td rowspan="2"><a href="/wiki/Excavator_(microarchitecture)" title="Excavator (microarchitecture)">Excavator</a>
</td></tr>
<tr>
<td><code>MWAITX</code>
</td>
<td><code>NP 0F 01 FB</code>
</td>
<td>Wait for a write to a monitored memory location previously specified with <code>MONITORX</code>.<br><code>MWAITX</code> differs from the older <code>MWAIT</code> instruction mainly in that it runs in user mode and that it can accept an optional timeout argument (given in TSC time units) in EBX (enabled by setting bit[1] of ECX to 1.)
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="clzero"><dfn>CLZERO</dfn></dt><dd>Zero out full cache line.</dd></dl>
</td>
<td><span class="nowrap"><code>CLZERO rAX</code></span>
</td>
<td><code>NP 0F 01 FC</code>
</td>
<td>Write zeroes to all bytes in a memory region that has the size and alignment of a CPU cache line and contains the byte addressed by DS:rAX.<sup id="cite_ref-265" class="reference"><a href="#cite_note-265">[d]</a></sup>
</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td><a href="/wiki/Zen_(first_generation)" title="Zen (first generation)">Zen 1</a>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="rdpru"><dfn>RDPRU</dfn></dt><dd>Read processor register in user mode.</dd></dl>
</td>
<td><code>RDPRU</code>
</td>
<td><code>NP 0F 01 FD</code>
</td>
<td>Read selected <a href="/wiki/Model-specific_register" title="Model-specific register">MSRs</a> (mainly performance counters) in user mode. ECX specifies which register to read.<sup id="cite_ref-266" class="reference"><a href="#cite_note-266">[e]</a></sup>
<p>The value of the MSR is returned in EDX:EAX.
</p>
</td>
<td style="background:#bfd; color:black; vertical-align:middle; text-align:center;" class="table-yes2">Usually 3<sup id="cite_ref-267" class="reference"><a href="#cite_note-267">[f]</a></sup>
</td>
<td><a href="/wiki/Zen_2" title="Zen 2">Zen 2</a>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="mcommit"><dfn>MCOMMIT</dfn></dt><dd>Commit Stores To Memory.</dd></dl>
</td>
<td><code>MCOMMIT</code>
</td>
<td><code>F3 0F 01 FA</code>
</td>
<td>Ensure that all preceding stores in thread have been committed to memory, and that any errors encountered by these stores have been signalled to any associated error logging resources. The set of errors that can be reported and the logging mechanism are platform-specific.<br>Sets <code>EFLAGS.CF</code> to 0 if any errors occurred, 1 otherwise.
</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">3
</td>
<td><a href="/wiki/Zen_2" title="Zen 2">Zen 2</a>
</td></tr>
<tr>
<th colspan="6">
</th></tr>
<tr>
<td rowspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="invlpgb"><dfn>INVLPGB</dfn></dt><dd>Invalidate TLB Entries with broadcast.</dd></dl>
</td>
<td><code>INVLPGB</code>
</td>
<td><code>NP 0F 01 FE</code>
</td>
<td>Invalidate TLB Entries for a range of pages, with broadcast. The invalidation is performed on the processor executing the instruction, and also broadcast to all other processors in the system.<br>rAX takes the virtual address to invalidate and some additional flags, ECX takes the number of pages to invalidate, and EDX specifies ASID and PCID to perform TLB invalidation for.
</td>
<td rowspan="2" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">0
</td>
<td rowspan="2"><a href="/wiki/Zen_3" title="Zen 3">Zen 3</a>
</td></tr>
<tr>
<td><code>TLBSYNC</code>
</td>
<td><code>NP 0F 01 FF</code>
</td>
<td>Synchronize TLB invalidations.<br>Wait until all TLB invalidations signalled by preceding invocations of the <code>INVLPGB</code> instruction on the same logical processor have been responded to by all processors in the system. Instruction is serializing.
</td></tr></tbody></table>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1217336898"><div class="reflist reflist-lower-alpha">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-261"><span class="mw-cite-backlink"><b><a href="#cite_ref-261">^</a></b></span> <span class="reference-text">The standard way to access the CR8 register is to use an encoding that makes use of the <code>REX.R</code> prefix, e.g. <span class="nowrap"><code>44 0F 20 07</code></span> (<span class="nowrap"><code>MOV RDI,CR8</code></span>). However, the <code>REX.R</code> prefix is only available in 64-bit mode.<br>The AltMovCr8 extension adds an additional method to access CR8, using the <code>F0</code> (<code>LOCK</code>) prefix instead of <code>REX.R</code>  this provides access to CR8 outside 64-bit mode.</span>
</li>
<li id="cite_note-altmovcr8_encoding-262"><span class="mw-cite-backlink">^ <a href="#cite_ref-altmovcr8_encoding_262-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-altmovcr8_encoding_262-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Like other variants of MOV to/from the CRx registers, the AltMovCr8 encodings ignore the top 2 bits of the instruction's ModR/M byte, and always execute as if these two bits are set to <code>11b</code>.<br>The AltMovCr8 encodings are available in 64-bit mode. However, combining the <code>LOCK</code> prefix with the <code>REX.R</code> prefix is not permitted and will cause an #UD exception.</span>
</li>
<li id="cite_note-263"><span class="mw-cite-backlink"><b><a href="#cite_ref-263">^</a></b></span> <span class="reference-text">Support for AltMovCR8 was added in stepping F of the AMD K8, and is not available on earlier steppings.</span>
</li>
<li id="cite_note-265"><span class="mw-cite-backlink"><b><a href="#cite_ref-265">^</a></b></span> <span class="reference-text">For <code>CLZERO</code>, the address size and 67h prefix control whether to use AX, EAX or RAX as address. The default segment DS: can be overridden by a segment-override prefix. The provided address does not need to be aligned  hardware will align it as necessary.<br>The <code>CLZERO</code> instruction is intended for recovery from otherwise-fatal Machine Check errors. It is non-cacheable, cannot be used to allocate a cache line without a memory access, and should not be used for fast memory clears.<sup id="cite_ref-264" class="reference"><a href="#cite_note-264">[110]</a></sup></span>
</li>
<li id="cite_note-266"><span class="mw-cite-backlink"><b><a href="#cite_ref-266">^</a></b></span> <span class="reference-text">The register numbering used by <code>RDPRU</code> does not necessarily match that of <code>RDMSR</code>/<code>WRMSR</code>.<br>The registers supported by <code>RDPRU</code> as of December 2022 are:
<table class="wikitable sortable">
<tbody><tr>
<th>ECX</th>
<th>Register
</th></tr>
<tr>
<td>0</td>
<td>MPERF (MSR 0E7h: Maximum Performance Frequency Clock Count)
</td></tr>
<tr>
<td>1</td>
<td>APERF (MSR 0E8h: Actual Performance Frequency Clock Count)
</td></tr></tbody></table>
<p>Unsupported values in ECX return 0.
</p>
</span></li>
<li id="cite_note-267"><span class="mw-cite-backlink"><b><a href="#cite_ref-267">^</a></b></span> <span class="reference-text">If <code><a href="/wiki/Control_register#CR4" title="Control register">CR4.TSD</a>=1</code>, then the <code>RDPRU</code> instruction can only run in ring 0.</span>
</li>
</ol></div></div><div style="width:100%; height:1em; clear:both;"></div>
<h2><span class="mw-headline" id="x87_floating-point_instructions">x87 floating-point instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=17" title="Edit section: x87 floating-point instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The <a href="/wiki/X87" title="X87">x87</a> coprocessor, if present, provides support for floating-point arithmetic. The coprocessor provides eight data registers, each holding one 80-bit floating-point value (1 sign bit, 15 exponent bits, 64 mantissa bits)  these registers are organized as a stack, with the top-of-stack register referred to as "st" or "st(0)", and the other registers referred to as st(1),st(2),...st(7). It additionally provides a number of control and status registers, including "PC" (precision control, to control whether floating-point operations should be rounded to 24, 53 or 64 mantissa bits) and "RC" (rounding control, to pick rounding-mode: round-to-zero, round-to-positive-infinity, round-to-negative-infinity, round-to-nearest-even) and a 4-bit condition code register "CC", whose four bits are individually referred to as C0,C1,C2 and C3). Not all of the arithmetic instructions provided by x87 obey PC and RC.
</p>
<h3><span class="mw-headline" id="Original_8087_instructions">Original <a href="/wiki/8087" class="mw-redirect" title="8087">8087</a> instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=18" title="Edit section: Original 8087 instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction description
</th>
<th>Mnemonic
</th>
<th>Opcode
</th>
<th colspan="2">Additional items
</th></tr>
<tr>
<th colspan="3"></th>
<th colspan="2">
</th></tr>
<tr>
<th colspan="3">x87 Non-Waiting<sup id="cite_ref-269" class="reference"><a href="#cite_note-269">[a]</a></sup> FPU Control Instructions</th>
<th colspan="2">Waiting<br>mnemonic<sup id="cite_ref-270" class="reference"><a href="#cite_note-270">[b]</a></sup>
</th></tr>
<tr>
<td>Initialize x87 FPU
</td>
<td><code>FNINIT</code>
</td>
<td><code>DB E3</code></td>
<td colspan="2"><code>FINIT</code>
</td></tr>
<tr>
<td>Load x87 Control Word
</td>
<td><code>FLDCW m16</code></td>
<td><code>D9 /5</code></td>
<td colspan="2" style="background: #EEE; vertical-align: middle; text-align: center;" class="table-cast">(none)
</td></tr>
<tr>
<td>Store x87 Control Word
</td>
<td><code>FNSTCW m16</code></td>
<td><code>D9 /7</code></td>
<td colspan="2"><code>FSTCW</code>
</td></tr>
<tr>
<td>Store x87 Status Word
</td>
<td><code>FNSTSW m16</code>
</td>
<td><code>DD /7</code></td>
<td colspan="2"><code>FSTSW</code>
</td></tr>
<tr>
<td>Clear x87 Exception Flags
</td>
<td><code>FNCLEX</code>
</td>
<td><code>DB E2</code></td>
<td colspan="2"><code>FCLEX</code>
</td></tr>
<tr>
<td>Load x87 FPU Environment
</td>
<td><code>FLDENV m112/m224</code><sup id="cite_ref-x87_environment_size_271-0" class="reference"><a href="#cite_note-x87_environment_size-271">[c]</a></sup>
</td>
<td><code>D9 /4</code></td>
<td colspan="2" style="background: #EEE; vertical-align: middle; text-align: center;" class="table-cast">(none)
</td></tr>
<tr>
<td>Store x87 FPU Environment
</td>
<td><span class="nowrap"><code>FNSTENV m112/m224</code><sup id="cite_ref-x87_environment_size_271-1" class="reference"><a href="#cite_note-x87_environment_size-271">[c]</a></sup></span>
</td>
<td><code>D9 /6</code></td>
<td colspan="2"><code>FSTENV</code>
</td></tr>
<tr>
<td>Save x87 FPU State, then initialize x87 FPU
</td>
<td><span class="nowrap"><code>FNSAVE m752/m864</code><sup id="cite_ref-x87_environment_size_271-2" class="reference"><a href="#cite_note-x87_environment_size-271">[c]</a></sup></span>
</td>
<td><code>DD /6</code></td>
<td colspan="2"><code>FSAVE</code>
</td></tr>
<tr>
<td>Restore x87 FPU State
</td>
<td><code>FRSTOR m752/m864</code><sup id="cite_ref-x87_environment_size_271-3" class="reference"><a href="#cite_note-x87_environment_size-271">[c]</a></sup>
</td>
<td><code>DD /4</code></td>
<td colspan="2" style="background: #EEE; vertical-align: middle; text-align: center;" class="table-cast">(none)
</td></tr>
<tr>
<td>Enable Interrupts (8087 only)<sup id="cite_ref-feni_8087_only_275-0" class="reference"><a href="#cite_note-feni_8087_only-275">[d]</a></sup>
</td>
<td><code>FNENI</code></td>
<td><code>DB E0</code></td>
<td colspan="2"><code>FENI</code>
</td></tr>
<tr>
<td>Disable Interrupts (8087 only)<sup id="cite_ref-feni_8087_only_275-1" class="reference"><a href="#cite_note-feni_8087_only-275">[d]</a></sup>
</td>
<td><code>FNDISI</code></td>
<td><code>DB E1</code></td>
<td colspan="2"><code>FDISI</code>
</td></tr>
<tr>
<th colspan="3"></th>
<th colspan="2">
</th></tr>
<tr>
<th colspan="3">x87 Floating-point Load/Store/Move Instructions</th>
<th>precision<br>control</th>
<th>rounding<br>control
</th></tr>
<tr>
<td rowspan="4">Load floating-point value onto stack
</td>
<td><code>FLD m32</code></td>
<td><code>D9 /0</code></td>
<td rowspan="4" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No</td>
<td rowspan="4" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<td><code>FLD m64</code></td>
<td><code>DD /0</code>
</td></tr>
<tr>
<td><code>FLD m80</code></td>
<td><code>DB /5</code>
</td></tr>
<tr>
<td><code>FLD st(i)</code></td>
<td><code>D9 C0+i</code>
</td></tr>
<tr>
<td rowspan="3">Store top-of-stack floating-point value to memory or stack register
</td>
<td><code>FST m32</code></td>
<td><code>D9 /2</code></td>
<td rowspan="2" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No</td>
<td rowspan="2" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td></tr>
<tr>
<td><code>FST m64</code></td>
<td><code>DD /2</code>
</td></tr>
<tr>
<td><code>FST st(i)</code><sup id="cite_ref-x87_amd_fstp_276-0" class="reference"><a href="#cite_note-x87_amd_fstp-276">[e]</a></sup>
</td>
<td><code>DD D0+i</code></td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<td rowspan="6">Store top-of-stack floating-point value to memory or stack register, then pop
</td>
<td><code>FSTP m32</code></td>
<td><code>D9 /3</code></td>
<td rowspan="2" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No</td>
<td rowspan="2" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td></tr>
<tr>
<td><code>FSTP m64</code></td>
<td><code>DD /3</code>
</td></tr>
<tr>
<td><code>FSTP m80</code><sup id="cite_ref-x87_amd_fstp_276-1" class="reference"><a href="#cite_note-x87_amd_fstp-276">[e]</a></sup>
</td>
<td><code>DB /7</code></td>
<td rowspan="4" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No</td>
<td rowspan="4" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<td rowspan="3"><code>FSTP st(i)</code><sup id="cite_ref-x87_amd_fstp_276-2" class="reference"><a href="#cite_note-x87_amd_fstp-276">[e]</a></sup><sup id="cite_ref-277" class="reference"><a href="#cite_note-277">[f]</a></sup>
</td>
<td><span class="nowrap"><code>DD D8+i</code></span>
</td></tr>
<tr>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">DF D0+i</span><sup id="cite_ref-x87_alias_283-0" class="reference"><a href="#cite_note-x87_alias-283">[g]</a></sup>
</td></tr>
<tr>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">DF D8+i</span><sup id="cite_ref-x87_alias_283-1" class="reference"><a href="#cite_note-x87_alias-283">[g]</a></sup>
</td></tr>
<tr>
<td>Push +0.0 onto stack
</td>
<td><code>FLDZ</code></td>
<td><code>D9 EE</code></td>
<td rowspan="2" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<td>Push +1.0 onto stack
</td>
<td><code>FLD1</code></td>
<td><code>D9 E8</code>
</td></tr>
<tr>
<td>Push <a href="/wiki/Pi" title="Pi"><span class="texhtml mvar" style="font-style:italic;"></span></a> (approximately 3.14159) onto stack
</td>
<td><code>FLDPI</code></td>
<td><code>D9 EB</code></td>
<td rowspan="5" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No</td>
<td rowspan="5" style="background:#bfd; color:black; vertical-align:middle; text-align:center;" class="table-yes2">387<sup id="cite_ref-x87_rounding_387_284-0" class="reference"><a href="#cite_note-x87_rounding_387-284">[h]</a></sup>
</td></tr>
<tr>
<td>Push <span class="mwe-math-element"><span class="mwe-math-mathml-inline mwe-math-mathml-a11y" style="display: none;"><math xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle \log _{2}\left(10\right)}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <msub>
          <mi>log</mi>
          <mrow class="MJX-TeXAtom-ORD">
            <mn>2</mn>
          </mrow>
        </msub>
        <mo><!--  --></mo>
        <mrow>
          <mo>(</mo>
          <mn>10</mn>
          <mo>)</mo>
        </mrow>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle \log _{2}\left(10\right)}</annotation>
  </semantics>
</math></span><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/ac0f01f6c6a3684cbd7194eb79c062db36f73bf3" class="mwe-math-fallback-image-inline mw-invert skin-invert" aria-hidden="true" style="vertical-align: -0.838ex; width:8.16ex; height:2.843ex;" alt="{\displaystyle \log _{2}\left(10\right)}"></span> (approximately 3.32193) onto stack
</td>
<td><code>FLDL2T</code></td>
<td><code>D9 E9</code>
</td></tr>
<tr>
<td>Push <span class="mwe-math-element"><span class="mwe-math-mathml-inline mwe-math-mathml-a11y" style="display: none;"><math xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle \log _{2}\left(e\right)}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <msub>
          <mi>log</mi>
          <mrow class="MJX-TeXAtom-ORD">
            <mn>2</mn>
          </mrow>
        </msub>
        <mo><!--  --></mo>
        <mrow>
          <mo>(</mo>
          <mi>e</mi>
          <mo>)</mo>
        </mrow>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle \log _{2}\left(e\right)}</annotation>
  </semantics>
</math></span><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/a10eb00a2ba6f57a2aa48001c65a5b0728d0540c" class="mwe-math-fallback-image-inline mw-invert skin-invert" aria-hidden="true" style="vertical-align: -0.838ex; width:6.919ex; height:2.843ex;" alt="{\displaystyle \log _{2}\left(e\right)}"></span> (approximately 1.44269) onto stack
</td>
<td><code>FLDL2E</code></td>
<td><code>D9 EA</code>
</td></tr>
<tr>
<td>Push <span class="mwe-math-element"><span class="mwe-math-mathml-inline mwe-math-mathml-a11y" style="display: none;"><math xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle \log _{10}\left(2\right)}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <msub>
          <mi>log</mi>
          <mrow class="MJX-TeXAtom-ORD">
            <mn>10</mn>
          </mrow>
        </msub>
        <mo><!--  --></mo>
        <mrow>
          <mo>(</mo>
          <mn>2</mn>
          <mo>)</mo>
        </mrow>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle \log _{10}\left(2\right)}</annotation>
  </semantics>
</math></span><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/a11ac9b1e50fe6c9dac93d3a9f78401a47a0b826" class="mwe-math-fallback-image-inline mw-invert skin-invert" aria-hidden="true" style="vertical-align: -0.838ex; width:7.82ex; height:2.843ex;" alt="{\displaystyle \log _{10}\left(2\right)}"></span> (approximately 0.30103) onto stack
</td>
<td><code>FLDLG2</code></td>
<td><code>D9 EC</code>
</td></tr>
<tr>
<td>Push <span class="mwe-math-element"><span class="mwe-math-mathml-inline mwe-math-mathml-a11y" style="display: none;"><math xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle \ln \left(2\right)}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mi>ln</mi>
        <mo><!--  --></mo>
        <mrow>
          <mo>(</mo>
          <mn>2</mn>
          <mo>)</mo>
        </mrow>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle \ln \left(2\right)}</annotation>
  </semantics>
</math></span><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/f638f7cc21a997e58b02fc8f7b2cfe29dee4faac" class="mwe-math-fallback-image-inline mw-invert skin-invert" aria-hidden="true" style="vertical-align: -0.838ex; width:4.911ex; height:2.843ex;" alt="{\displaystyle \ln \left(2\right)}"></span> (approximately 0.69315) onto stack
</td>
<td><code>FLDLN2</code></td>
<td><code>D9 ED</code>
</td></tr>
<tr>
<td rowspan="3">Exchange top-of-stack register with other stack register
</td>
<td rowspan="3"><code>FXCH st(i)</code><sup id="cite_ref-x87_optarg_285-0" class="reference"><a href="#cite_note-x87_optarg-285">[i]</a></sup><sup id="cite_ref-286" class="reference"><a href="#cite_note-286">[j]</a></sup>
</td>
<td><code>D9 C8+i</code>
</td>
<td rowspan="3" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No
</td>
<td rowspan="3" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">DD C8+i</span><sup id="cite_ref-x87_alias_283-2" class="reference"><a href="#cite_note-x87_alias-283">[g]</a></sup></span>
</td></tr>
<tr>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">DF C8+i</span><sup id="cite_ref-x87_alias_283-3" class="reference"><a href="#cite_note-x87_alias-283">[g]</a></sup></span>
</td></tr>
<tr>
<th colspan="3">x87 Integer Load/Store Instructions</th>
<th>precision<br>control</th>
<th>rounding<br>control
</th></tr>
<tr>
<td rowspan="3">Load signed integer value onto stack from memory, with conversion to floating-point
</td>
<td><code>FILD m16</code></td>
<td><code>DF /0</code></td>
<td rowspan="3" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No</td>
<td rowspan="3" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<td><code>FILD m32</code></td>
<td><code>DB /0</code>
</td></tr>
<tr>
<td><code>FILD m64</code></td>
<td><code>DF /5</code>
</td></tr>
<tr>
<td rowspan="2">Store top-of-stack value to memory, with conversion to signed integer
</td>
<td><code>FIST m16</code></td>
<td><code>DF /2</code></td>
<td rowspan="2" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No</td>
<td rowspan="2" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td></tr>
<tr>
<td><code>FIST m32</code></td>
<td><code>DB /2</code>
</td></tr>
<tr>
<td rowspan="3">Store top-of-stack value to memory, with conversion to signed integer, then pop stack
</td>
<td><code>FISTP m16</code></td>
<td><code>DF /3</code></td>
<td rowspan="3" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No</td>
<td rowspan="3" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td></tr>
<tr>
<td><code>FISTP m32</code></td>
<td><code>DB /3</code>
</td></tr>
<tr>
<td><code>FISTP m64</code></td>
<td><code>DF /7</code>
</td></tr>
<tr>
<td>Load 18-digit Binary-Coded-Decimal integer value onto stack from memory, with conversion to floating-point
</td>
<td><code>FBLD m80</code><sup id="cite_ref-287" class="reference"><a href="#cite_note-287">[k]</a></sup>
</td>
<td><code>DF /4</code></td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<td>Store top-of-stack value to memory, with conversion to 18-digit Binary-Coded-Decimal integer, then pop stack
</td>
<td><code>FBSTP m80</code></td>
<td><code>DF /6</code></td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No</td>
<td style="background:#bfd; color:black; vertical-align:middle; text-align:center;" class="table-yes2">387<sup id="cite_ref-x87_rounding_387_284-1" class="reference"><a href="#cite_note-x87_rounding_387-284">[h]</a></sup>
</td></tr>
<tr>
<th colspan="3">x87 Basic Arithmetic Instructions</th>
<th>precision<br>control</th>
<th>rounding<br>control
</th></tr>
<tr>
<td rowspan="4">Floating-point add
<dl><dd><code class="mw-highlight mw-highlight-lang-text mw-content-ltr" id="" style="" dir="ltr">dst &lt;- dst + src</code></dd></dl>
</td>
<td><code>FADD m32</code></td>
<td><code>D8 /0</code></td>
<td rowspan="4" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes</td>
<td rowspan="4" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td></tr>
<tr>
<td><code>FADD m64</code></td>
<td><code>DC /0</code>
</td></tr>
<tr>
<td><code>FADD st,st(i)</code></td>
<td><code>D8 C0+i</code>
</td></tr>
<tr>
<td><code>FADD st(i),st</code></td>
<td><code>DC C0+i</code>
</td></tr>
<tr>
<td rowspan="4">Floating-point multiply
<dl><dd><code class="mw-highlight mw-highlight-lang-text mw-content-ltr" id="" style="" dir="ltr">dst &lt;- dst * src</code></dd></dl>
</td>
<td><code>FMUL m32</code></td>
<td><code>D8 /1</code></td>
<td rowspan="4" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes</td>
<td rowspan="4" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td></tr>
<tr>
<td><code>FMUL m64</code></td>
<td><code>DC /1</code>
</td></tr>
<tr>
<td><code>FMUL st,st(i)</code></td>
<td><code>D8 C8+i</code>
</td></tr>
<tr>
<td><code>FMUL st(i),st</code></td>
<td><code>DC C8+i</code>
</td></tr>
<tr>
<td rowspan="4">Floating-point subtract
<dl><dd><code class="mw-highlight mw-highlight-lang-text mw-content-ltr" id="" style="" dir="ltr">dst &lt;- dst  src</code></dd></dl>
</td>
<td><code>FSUB m32</code></td>
<td><code>D8 /4</code></td>
<td rowspan="4" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes</td>
<td rowspan="4" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td></tr>
<tr>
<td><code>FSUB m64</code></td>
<td><code>DC /4</code>
</td></tr>
<tr>
<td><code>FSUB st,st(i)</code></td>
<td><code>D8 E0+i</code>
</td></tr>
<tr>
<td><code>FSUB st(i),st</code></td>
<td><code>DC E8+i</code>
</td></tr>
<tr>
<td rowspan="4">Floating-point reverse subtract
<dl><dd><code class="mw-highlight mw-highlight-lang-text mw-content-ltr" id="" style="" dir="ltr">dst &lt;- src  dst</code></dd></dl>
</td>
<td><code>FSUBR m32</code></td>
<td><code>D8 /5</code></td>
<td rowspan="4" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes</td>
<td rowspan="4" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td></tr>
<tr>
<td><code>FSUBR m64</code></td>
<td><code>DC /5</code>
</td></tr>
<tr>
<td><code>FSUBR st,st(i)</code></td>
<td><code>D8 E8+i</code>
</td></tr>
<tr>
<td><code>FSUBR st(i),st</code></td>
<td><code>DC E0+i</code>
</td></tr>
<tr>
<td rowspan="4">Floating-point divide<sup id="cite_ref-pentium_fdiv_289-0" class="reference"><a href="#cite_note-pentium_fdiv-289">[l]</a></sup>
<dl><dd><code class="mw-highlight mw-highlight-lang-text mw-content-ltr" id="" style="" dir="ltr">dst &lt;- dst / src</code></dd></dl>
</td>
<td><code>FDIV m32</code></td>
<td><code>D8 /6</code></td>
<td rowspan="4" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes</td>
<td rowspan="4" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td></tr>
<tr>
<td><code>FDIV m64</code></td>
<td><code>DC /6</code>
</td></tr>
<tr>
<td><code>FDIV st,st(i)</code></td>
<td><code>D8 F0+i</code>
</td></tr>
<tr>
<td><code>FDIV st(i),st</code></td>
<td><code>DC F8+i</code>
</td></tr>
<tr>
<td rowspan="4">Floating-point reverse divide
<dl><dd><code class="mw-highlight mw-highlight-lang-text mw-content-ltr" id="" style="" dir="ltr">dst &lt;- src / dst</code></dd></dl>
</td>
<td><code>FDIVR m32</code></td>
<td><code>D8 /7</code></td>
<td rowspan="4" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes</td>
<td rowspan="4" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td></tr>
<tr>
<td><code>FDIVR m64</code></td>
<td><code>DC /7</code>
</td></tr>
<tr>
<td><code>FDIVR st,st(i)</code></td>
<td><code>D8 F8+i</code>
</td></tr>
<tr>
<td><code>FDIVR st(i),st</code></td>
<td><code>DC F0+i</code>
</td></tr>
<tr>
<td rowspan="4">Floating-point compare
<dl><dd><code class="mw-highlight mw-highlight-lang-text mw-content-ltr" id="" style="" dir="ltr">CC &lt;- result_of( st(0)  src )</code><br>Same operation as subtract, except that it updates the x87 CC status register instead of any of the FPU stack registers</dd></dl>
</td>
<td><code>FCOM m32</code></td>
<td><code>D8 /2</code></td>
<td rowspan="4" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No</td>
<td rowspan="4" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<td><code>FCOM m64</code></td>
<td><code>DC /2</code>
</td></tr>
<tr>
<td rowspan="2"><code>FCOM st(i)</code><sup id="cite_ref-x87_optarg_285-1" class="reference"><a href="#cite_note-x87_optarg-285">[i]</a></sup>
</td>
<td><code>D8 D0+i</code>
</td></tr>
<tr>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">DC D0+i</span><sup id="cite_ref-x87_alias_283-4" class="reference"><a href="#cite_note-x87_alias-283">[g]</a></sup></span>
</td></tr>
<tr>
<th colspan="3">x87 Basic Arithmetic Instructions with Stack Pop</th>
<th>precision<br>control</th>
<th>rounding<br>control
</th></tr>
<tr>
<td>Floating-point add and pop
</td>
<td><code>FADDP st(i),st</code><sup id="cite_ref-x87_optarg_285-2" class="reference"><a href="#cite_note-x87_optarg-285">[i]</a></sup></td>
<td><code>DE C0+i</code></td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td></tr>
<tr>
<td>Floating-point multiply and pop
</td>
<td><code>FMULP st(i),st</code><sup id="cite_ref-x87_optarg_285-3" class="reference"><a href="#cite_note-x87_optarg-285">[i]</a></sup></td>
<td><code>DE C8+i</code></td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td></tr>
<tr>
<td>Floating-point subtract and pop
</td>
<td><code>FSUBP st(i),st</code><sup id="cite_ref-x87_optarg_285-4" class="reference"><a href="#cite_note-x87_optarg-285">[i]</a></sup></td>
<td><code>DE E8+i</code></td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td></tr>
<tr>
<td>Floating-point reverse-subtract and pop
</td>
<td><code>FSUBRP st(i),st</code><sup id="cite_ref-x87_optarg_285-5" class="reference"><a href="#cite_note-x87_optarg-285">[i]</a></sup></td>
<td><code>DE E0+i</code></td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td></tr>
<tr>
<td>Floating-point divide and pop
</td>
<td><code>FDIVP st(i),st</code><sup id="cite_ref-x87_optarg_285-6" class="reference"><a href="#cite_note-x87_optarg-285">[i]</a></sup></td>
<td><code>DE F8+i</code></td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td></tr>
<tr>
<td>Floating-point reverse-divide and pop
</td>
<td><code>FDIVRP st(i),st</code><sup id="cite_ref-x87_optarg_285-7" class="reference"><a href="#cite_note-x87_optarg-285">[i]</a></sup></td>
<td><code>DE F0+i</code></td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td></tr>
<tr>
<td rowspan="5">Floating-point compare and pop
</td>
<td><code>FCOMP m32</code></td>
<td><code>D8 /3</code></td>
<td rowspan="5" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No</td>
<td rowspan="5" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<td><code>FCOMP m64</code></td>
<td><code>DC /3</code>
</td></tr>
<tr>
<td rowspan="3"><code>FCOMP st(i)</code><sup id="cite_ref-x87_optarg_285-8" class="reference"><a href="#cite_note-x87_optarg-285">[i]</a></sup>
</td>
<td><code>D8 D8+i</code>
</td></tr>
<tr>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">DC D8+i</span><sup id="cite_ref-x87_alias_283-5" class="reference"><a href="#cite_note-x87_alias-283">[g]</a></sup></span>
</td></tr>
<tr>
<td style="background: #BFE; vertical-align: middle; text-align:" class="partial table-partial"><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">DE D0+i</span><sup id="cite_ref-x87_alias_283-6" class="reference"><a href="#cite_note-x87_alias-283">[g]</a></sup></span>
</td></tr>
<tr>
<td>Floating-point compare to st(1), then pop twice
</td>
<td><code>FCOMPP</code></td>
<td><code>DE D9</code></td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<th colspan="3">x87 Basic Arithmetic Instructions with Integer Source Argument</th>
<th>precision<br>control</th>
<th>rounding<br>control
</th></tr>
<tr>
<td rowspan="2">Floating-point add by integer
</td>
<td><code>FIADD m16</code></td>
<td><code>DA /0</code></td>
<td rowspan="2" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes</td>
<td rowspan="2" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td></tr>
<tr>
<td><code>FIADD m32</code></td>
<td><code>DE /0</code>
</td></tr>
<tr>
<td rowspan="2">Floating-point multiply by integer
</td>
<td><code>FIMUL m16</code></td>
<td><code>DA /1</code></td>
<td rowspan="2" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes</td>
<td rowspan="2" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td></tr>
<tr>
<td><code>FIMUL m32</code></td>
<td><code>DE /1</code>
</td></tr>
<tr>
<td rowspan="2">Floating-point subtract by integer
</td>
<td><code>FISUB m16</code></td>
<td><code>DA /4</code></td>
<td rowspan="2" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes</td>
<td rowspan="2" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td></tr>
<tr>
<td><code>FISUB m32</code></td>
<td><code>DE /4</code>
</td></tr>
<tr>
<td rowspan="2">Floating-point reverse-subtract by integer
</td>
<td><code>FISUBR m16</code></td>
<td><code>DA /5</code></td>
<td rowspan="2" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes</td>
<td rowspan="2" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td></tr>
<tr>
<td><code>FISUBR m32</code></td>
<td><code>DE /5</code>
</td></tr>
<tr>
<td rowspan="2">Floating-point divide by integer
</td>
<td><code>FIDIV m16</code></td>
<td><code>DA /6</code></td>
<td rowspan="2" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes</td>
<td rowspan="2" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td></tr>
<tr>
<td><code>FIDIV m32</code></td>
<td><code>DE /6</code>
</td></tr>
<tr>
<td rowspan="2">Floating-point reverse-divide by integer
</td>
<td><code>FIDIVR m16</code></td>
<td><code>DA /7</code></td>
<td rowspan="2" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes</td>
<td rowspan="2" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td></tr>
<tr>
<td><code>FIDIVR m32</code></td>
<td><code>DE /7</code>
</td></tr>
<tr>
<td rowspan="2">Floating-point compare to integer
</td>
<td><code>FICOM m16</code></td>
<td><code>DA /2</code></td>
<td rowspan="2" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<td><code>FICOM m32</code></td>
<td><code>DE /2</code>
</td></tr>
<tr>
<td rowspan="2">Floating-point compare to integer, and stack pop
</td>
<td><code>FICOMP m16</code>
</td>
<td><code>DA /3</code></td>
<td rowspan="2" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<td><code>FICOMP m32</code>
</td>
<td><code>DE /3</code>
</td></tr>
<tr>
<th colspan="3">x87 Additional Arithmetic Instructions</th>
<th>precision<br>control</th>
<th>rounding<br>control
</th></tr>
<tr>
<td>Floating-point change sign
</td>
<td><code>FCHS</code></td>
<td><code>D9 E0</code></td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<td>Floating-point absolute value
</td>
<td><code>FABS</code></td>
<td><code>D9 E1</code></td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<td>Floating-point compare top-of-stack value to 0
</td>
<td><code>FTST</code></td>
<td><code>D9 E4</code></td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<td>Classify top-of-stack st(0) register value.<br>The classification result is stored in the x87 CC register.<sup id="cite_ref-290" class="reference"><a href="#cite_note-290">[m]</a></sup>
</td>
<td><code>FXAM</code></td>
<td><code>D9 E5</code></td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<td>Split the st(0) value into two values <span class="texhtml mvar" style="font-style:italic;">E</span> and <span class="texhtml mvar" style="font-style:italic;">M</span> representing the exponent and mantissa of st(0).<br>The split is done such that <span class="mwe-math-element"><span class="mwe-math-mathml-inline mwe-math-mathml-a11y" style="display: none;"><math xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle M*2^{E}=st(0)}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mi>M</mi>
        <mo><!--  --></mo>
        <msup>
          <mn>2</mn>
          <mrow class="MJX-TeXAtom-ORD">
            <mi>E</mi>
          </mrow>
        </msup>
        <mo>=</mo>
        <mi>s</mi>
        <mi>t</mi>
        <mo stretchy="false">(</mo>
        <mn>0</mn>
        <mo stretchy="false">)</mo>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle M*2^{E}=st(0)}</annotation>
  </semantics>
</math></span><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/1e7732085a9d17db9e278cf7a224aea9557dca6f" class="mwe-math-fallback-image-inline mw-invert skin-invert" aria-hidden="true" style="vertical-align: -0.838ex; width:15.287ex; height:3.176ex;" alt="{\displaystyle M*2^{E}=st(0)}"></span>, where <span class="texhtml mvar" style="font-style:italic;">E</span> is an integer and <span class="texhtml mvar" style="font-style:italic;">M</span> is a number whose absolute value is within the range <span class="mwe-math-element"><span class="mwe-math-mathml-inline mwe-math-mathml-a11y" style="display: none;"><math xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle 1\leq \left|M\right|<2}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mn>1</mn>
        <mo><!--  --></mo>
        <mrow>
          <mo>|</mo>
          <mi>M</mi>
          <mo>|</mo>
        </mrow>
        <mo>&lt;</mo>
        <mn>2</mn>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle 1\leq \left|M\right|&lt;2}</annotation>
  </semantics>
</math></span><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/c1c9cbe74d5f35b2e880dfa119e82ba154a0bdce" class="mwe-math-fallback-image-inline mw-invert skin-invert" aria-hidden="true" style="vertical-align: -0.838ex; width:12.258ex; height:2.843ex;" alt="{\displaystyle 1\leq \left|M\right|<2}"></span>.&nbsp;&nbsp;<sup id="cite_ref-291" class="reference"><a href="#cite_note-291">[n]</a></sup> <br>st(0) is then replaced with <span class="texhtml mvar" style="font-style:italic;">E</span>, after which <span class="texhtml mvar" style="font-style:italic;">M</span> is pushed onto the stack.
</td>
<td><code>FXTRACT</code></td>
<td><code>D9 F4</code></td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<td>Floating-point partial<sup id="cite_ref-292" class="reference"><a href="#cite_note-292">[o]</a></sup> remainder (not <a href="/wiki/IEEE_754" title="IEEE 754">IEEE 754</a> compliant):<div class="mwe-math-element"><div class="mwe-math-mathml-display mwe-math-mathml-a11y" style="display: none;"><math display="block" xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle Q\leftarrow {\mathtt {IntegerRoundToZero}}\left({\frac {st(0)}{st(1)}}\right)}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mi>Q</mi>
        <mo stretchy="false"><!--  --></mo>
        <mrow class="MJX-TeXAtom-ORD">
          <mrow class="MJX-TeXAtom-ORD">
            <mi mathvariant="monospace">I</mi>
            <mi mathvariant="monospace">n</mi>
            <mi mathvariant="monospace">t</mi>
            <mi mathvariant="monospace">e</mi>
            <mi mathvariant="monospace">g</mi>
            <mi mathvariant="monospace">e</mi>
            <mi mathvariant="monospace">r</mi>
            <mi mathvariant="monospace">R</mi>
            <mi mathvariant="monospace">o</mi>
            <mi mathvariant="monospace">u</mi>
            <mi mathvariant="monospace">n</mi>
            <mi mathvariant="monospace">d</mi>
            <mi mathvariant="monospace">T</mi>
            <mi mathvariant="monospace">o</mi>
            <mi mathvariant="monospace">Z</mi>
            <mi mathvariant="monospace">e</mi>
            <mi mathvariant="monospace">r</mi>
            <mi mathvariant="monospace">o</mi>
          </mrow>
        </mrow>
        <mrow>
          <mo>(</mo>
          <mrow class="MJX-TeXAtom-ORD">
            <mfrac>
              <mrow>
                <mi>s</mi>
                <mi>t</mi>
                <mo stretchy="false">(</mo>
                <mn>0</mn>
                <mo stretchy="false">)</mo>
              </mrow>
              <mrow>
                <mi>s</mi>
                <mi>t</mi>
                <mo stretchy="false">(</mo>
                <mn>1</mn>
                <mo stretchy="false">)</mo>
              </mrow>
            </mfrac>
          </mrow>
          <mo>)</mo>
        </mrow>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle Q\leftarrow {\mathtt {IntegerRoundToZero}}\left({\frac {st(0)}{st(1)}}\right)}</annotation>
  </semantics>
</math></div><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/26200d81648fb4327f04968587950dc5483cea51" class="mwe-math-fallback-image-display mw-invert skin-invert" aria-hidden="true" style="vertical-align: -2.671ex; width:36.968ex; height:6.509ex;" alt="{\displaystyle Q\leftarrow {\mathtt {IntegerRoundToZero}}\left({\frac {st(0)}{st(1)}}\right)}"></div><div class="mwe-math-element"><div class="mwe-math-mathml-display mwe-math-mathml-a11y" style="display: none;"><math display="block" xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle st(0)\leftarrow st(0)-st(1)*Q}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mi>s</mi>
        <mi>t</mi>
        <mo stretchy="false">(</mo>
        <mn>0</mn>
        <mo stretchy="false">)</mo>
        <mo stretchy="false"><!--  --></mo>
        <mi>s</mi>
        <mi>t</mi>
        <mo stretchy="false">(</mo>
        <mn>0</mn>
        <mo stretchy="false">)</mo>
        <mo><!--  --></mo>
        <mi>s</mi>
        <mi>t</mi>
        <mo stretchy="false">(</mo>
        <mn>1</mn>
        <mo stretchy="false">)</mo>
        <mo><!--  --></mo>
        <mi>Q</mi>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle st(0)\leftarrow st(0)-st(1)*Q}</annotation>
  </semantics>
</math></div><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/6f95f390a2f7e71b3b67381b36e150edc3c84cb7" class="mwe-math-fallback-image-display mw-invert skin-invert" aria-hidden="true" style="vertical-align: -0.838ex; width:25.193ex; height:2.843ex;" alt="{\displaystyle st(0)\leftarrow st(0)-st(1)*Q}"></div>
</td>
<td><code>FPREM</code></td>
<td><code>D9 F8</code></td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na"><sup id="cite_ref-293" class="reference"><a href="#cite_note-293">[p]</a></sup>
</td></tr>
<tr>
<td>Floating-point <a href="/wiki/Square_root" title="Square root">square root</a>
</td>
<td><code>FSQRT</code></td>
<td><code>D9 FA</code></td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td></tr>
<tr>
<td>Floating-point round to integer
</td>
<td><code>FRNDINT</code></td>
<td><code>D9 FC</code></td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td></tr>
<tr>
<td>Floating-point power-of-2 scaling. Rounds the value of st(1) to integer with round-to-zero, then uses it as a scale factor for st(0):<sup id="cite_ref-294" class="reference"><a href="#cite_note-294">[q]</a></sup><div class="mwe-math-element"><div class="mwe-math-mathml-display mwe-math-mathml-a11y" style="display: none;"><math display="block" xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle st(0)\leftarrow st(0)*2^{{\mathtt {IntegerRoundToZero}}\left(st(1)\right)}}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mi>s</mi>
        <mi>t</mi>
        <mo stretchy="false">(</mo>
        <mn>0</mn>
        <mo stretchy="false">)</mo>
        <mo stretchy="false"><!--  --></mo>
        <mi>s</mi>
        <mi>t</mi>
        <mo stretchy="false">(</mo>
        <mn>0</mn>
        <mo stretchy="false">)</mo>
        <mo><!--  --></mo>
        <msup>
          <mn>2</mn>
          <mrow class="MJX-TeXAtom-ORD">
            <mrow class="MJX-TeXAtom-ORD">
              <mrow class="MJX-TeXAtom-ORD">
                <mi mathvariant="monospace">I</mi>
                <mi mathvariant="monospace">n</mi>
                <mi mathvariant="monospace">t</mi>
                <mi mathvariant="monospace">e</mi>
                <mi mathvariant="monospace">g</mi>
                <mi mathvariant="monospace">e</mi>
                <mi mathvariant="monospace">r</mi>
                <mi mathvariant="monospace">R</mi>
                <mi mathvariant="monospace">o</mi>
                <mi mathvariant="monospace">u</mi>
                <mi mathvariant="monospace">n</mi>
                <mi mathvariant="monospace">d</mi>
                <mi mathvariant="monospace">T</mi>
                <mi mathvariant="monospace">o</mi>
                <mi mathvariant="monospace">Z</mi>
                <mi mathvariant="monospace">e</mi>
                <mi mathvariant="monospace">r</mi>
                <mi mathvariant="monospace">o</mi>
              </mrow>
            </mrow>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mi>s</mi>
                <mi>t</mi>
                <mo stretchy="false">(</mo>
                <mn>1</mn>
                <mo stretchy="false">)</mo>
              </mrow>
              <mo>)</mo>
            </mrow>
          </mrow>
        </msup>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle st(0)\leftarrow st(0)*2^{{\mathtt {IntegerRoundToZero}}\left(st(1)\right)}}</annotation>
  </semantics>
</math></div><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/992e95f3f49f3258cd2d43c58fdad86f627d4628" class="mwe-math-fallback-image-display mw-invert skin-invert" aria-hidden="true" style="vertical-align: -0.838ex; width:37.287ex; height:3.343ex;" alt="{\displaystyle st(0)\leftarrow st(0)*2^{{\mathtt {IntegerRoundToZero}}\left(st(1)\right)}}"></div>
</td>
<td><code>FSCALE</code></td>
<td><code>D9 FD</code></td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">No</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Yes<sup id="cite_ref-295" class="reference"><a href="#cite_note-295">[r]</a></sup>
</td></tr>
<tr>
<th colspan="3"></th>
<th colspan="2">
</th></tr>
<tr>
<th colspan="3">x87 Transcendental Instructions<sup id="cite_ref-296" class="reference"><a href="#cite_note-296">[s]</a></sup></th>
<th colspan="2">Source operand<br>range restriction
</th></tr>
<tr>
<td>Base-2 exponential minus 1, with extra precision for st(0) close to 0:<div class="mwe-math-element"><div class="mwe-math-mathml-display mwe-math-mathml-a11y" style="display: none;"><math display="block" xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle st(0)\leftarrow 2^{st(0)}-1}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mi>s</mi>
        <mi>t</mi>
        <mo stretchy="false">(</mo>
        <mn>0</mn>
        <mo stretchy="false">)</mo>
        <mo stretchy="false"><!--  --></mo>
        <msup>
          <mn>2</mn>
          <mrow class="MJX-TeXAtom-ORD">
            <mi>s</mi>
            <mi>t</mi>
            <mo stretchy="false">(</mo>
            <mn>0</mn>
            <mo stretchy="false">)</mo>
          </mrow>
        </msup>
        <mo><!--  --></mo>
        <mn>1</mn>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle st(0)\leftarrow 2^{st(0)}-1}</annotation>
  </semantics>
</math></div><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/e8809e32510ed6c0a62730f34c13cc43fac3b06e" class="mwe-math-fallback-image-display mw-invert skin-invert" aria-hidden="true" style="vertical-align: -0.838ex; width:17.38ex; height:3.343ex;" alt="{\displaystyle st(0)\leftarrow 2^{st(0)}-1}"></div>
</td>
<td><code>F2XM1</code></td>
<td><code>D9 F0</code>
</td>
<td colspan="2">8087:&nbsp;<span class="mwe-math-element"><span class="mwe-math-mathml-inline mwe-math-mathml-a11y" style="display: none;"><math xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle 0\leq st(0)\leq {\frac {1}{2}}}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mn>0</mn>
        <mo><!--  --></mo>
        <mi>s</mi>
        <mi>t</mi>
        <mo stretchy="false">(</mo>
        <mn>0</mn>
        <mo stretchy="false">)</mo>
        <mo><!--  --></mo>
        <mrow class="MJX-TeXAtom-ORD">
          <mfrac>
            <mn>1</mn>
            <mn>2</mn>
          </mfrac>
        </mrow>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle 0\leq st(0)\leq {\frac {1}{2}}}</annotation>
  </semantics>
</math></span><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/a0b9d7deeb36881e65675399d3a4906e554b88c1" class="mwe-math-fallback-image-inline mw-invert skin-invert" aria-hidden="true" style="vertical-align: -1.838ex; width:14.26ex; height:5.176ex;" alt="{\displaystyle 0\leq st(0)\leq {\frac {1}{2}}}"></span><br>80387:&nbsp;<span class="mwe-math-element"><span class="mwe-math-mathml-inline mwe-math-mathml-a11y" style="display: none;"><math xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle -1\leq st(0)\leq 1}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mo><!--  --></mo>
        <mn>1</mn>
        <mo><!--  --></mo>
        <mi>s</mi>
        <mi>t</mi>
        <mo stretchy="false">(</mo>
        <mn>0</mn>
        <mo stretchy="false">)</mo>
        <mo><!--  --></mo>
        <mn>1</mn>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle -1\leq st(0)\leq 1}</annotation>
  </semantics>
</math></span><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/5b80f0c3fac446a39566d253e9666a587a871f7b" class="mwe-math-fallback-image-inline mw-invert skin-invert" aria-hidden="true" style="vertical-align: -0.838ex; width:15.232ex; height:2.843ex;" alt="{\displaystyle -1\leq st(0)\leq 1}"></span>
</td></tr>
<tr>
<td>Base-2 <a href="/wiki/Logarithm" title="Logarithm">Logarithm</a>:<div class="mwe-math-element"><div class="mwe-math-mathml-display mwe-math-mathml-a11y" style="display: none;"><math display="block" xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle st(1)\leftarrow st(1)*\log _{2}\left(st(0)\right)}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mi>s</mi>
        <mi>t</mi>
        <mo stretchy="false">(</mo>
        <mn>1</mn>
        <mo stretchy="false">)</mo>
        <mo stretchy="false"><!--  --></mo>
        <mi>s</mi>
        <mi>t</mi>
        <mo stretchy="false">(</mo>
        <mn>1</mn>
        <mo stretchy="false">)</mo>
        <mo><!--  --></mo>
        <msub>
          <mi>log</mi>
          <mrow class="MJX-TeXAtom-ORD">
            <mn>2</mn>
          </mrow>
        </msub>
        <mo><!--  --></mo>
        <mrow>
          <mo>(</mo>
          <mrow>
            <mi>s</mi>
            <mi>t</mi>
            <mo stretchy="false">(</mo>
            <mn>0</mn>
            <mo stretchy="false">)</mo>
          </mrow>
          <mo>)</mo>
        </mrow>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle st(1)\leftarrow st(1)*\log _{2}\left(st(0)\right)}</annotation>
  </semantics>
</math></div><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/1663c680eaef2ff782bb4a499b9c6854896f0d1f" class="mwe-math-fallback-image-display mw-invert skin-invert" aria-hidden="true" style="vertical-align: -0.838ex; width:26.35ex; height:2.843ex;" alt="{\displaystyle st(1)\leftarrow st(1)*\log _{2}\left(st(0)\right)}"></div>followed by stack pop
</td>
<td><code>FYL2X</code><sup id="cite_ref-x87_fyl2x_error_297-0" class="reference"><a href="#cite_note-x87_fyl2x_error-297">[t]</a></sup>
</td>
<td><code>D9 F1</code></td>
<td colspan="2">no restrictions
</td></tr>
<tr>
<td>Partial Tangent: Computes from st(0) a pair of values <span class="texhtml mvar" style="font-style:italic;">X</span> and <span class="texhtml mvar" style="font-style:italic;">Y</span>, such that<div class="mwe-math-element"><div class="mwe-math-mathml-display mwe-math-mathml-a11y" style="display: none;"><math display="block" xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle \tan \left(st(0)\right)={\frac {Y}{X}}}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mi>tan</mi>
        <mo><!--  --></mo>
        <mrow>
          <mo>(</mo>
          <mrow>
            <mi>s</mi>
            <mi>t</mi>
            <mo stretchy="false">(</mo>
            <mn>0</mn>
            <mo stretchy="false">)</mo>
          </mrow>
          <mo>)</mo>
        </mrow>
        <mo>=</mo>
        <mrow class="MJX-TeXAtom-ORD">
          <mfrac>
            <mi>Y</mi>
            <mi>X</mi>
          </mfrac>
        </mrow>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle \tan \left(st(0)\right)={\frac {Y}{X}}}</annotation>
  </semantics>
</math></div><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/624cad8017d87cf49596d16a064e1b562477fb2d" class="mwe-math-fallback-image-display mw-invert skin-invert" aria-hidden="true" style="vertical-align: -1.838ex; width:15.985ex; height:5.176ex;" alt="{\displaystyle \tan \left(st(0)\right)={\frac {Y}{X}}}"></div>The <span class="texhtml mvar" style="font-style:italic;">Y</span> value replaces the top-of-stack value, and then <span class="texhtml mvar" style="font-style:italic;">X</span> is pushed onto the stack.<br>On 80387 and later x87, but not original 8087, <span class="texhtml mvar" style="font-style:italic;">X</span> is always 1.0
</td>
<td><code>FPTAN</code></td>
<td><code>D9 F2</code>
</td>
<td colspan="2">8087:&nbsp;<span class="mwe-math-element"><span class="mwe-math-mathml-inline mwe-math-mathml-a11y" style="display: none;"><math xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle 0\leq \left|st(0)\right|\leq {\frac {\pi }{4}}}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mn>0</mn>
        <mo><!--  --></mo>
        <mrow>
          <mo>|</mo>
          <mrow>
            <mi>s</mi>
            <mi>t</mi>
            <mo stretchy="false">(</mo>
            <mn>0</mn>
            <mo stretchy="false">)</mo>
          </mrow>
          <mo>|</mo>
        </mrow>
        <mo><!--  --></mo>
        <mrow class="MJX-TeXAtom-ORD">
          <mfrac>
            <mi><!--  --></mi>
            <mn>4</mn>
          </mfrac>
        </mrow>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle 0\leq \left|st(0)\right|\leq {\frac {\pi }{4}}}</annotation>
  </semantics>
</math></span><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/f1da0b9d36e6e8fd4f5341b3480b75b72737e8db" class="mwe-math-fallback-image-inline mw-invert skin-invert" aria-hidden="true" style="vertical-align: -1.838ex; width:15.723ex; height:4.676ex;" alt="{\displaystyle 0\leq \left|st(0)\right|\leq {\frac {\pi }{4}}}"></span><br>80387:&nbsp;<span class="mwe-math-element"><span class="mwe-math-mathml-inline mwe-math-mathml-a11y" style="display: none;"><math xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle 0\leq \left|st(0)\right|<2^{63}}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mn>0</mn>
        <mo><!--  --></mo>
        <mrow>
          <mo>|</mo>
          <mrow>
            <mi>s</mi>
            <mi>t</mi>
            <mo stretchy="false">(</mo>
            <mn>0</mn>
            <mo stretchy="false">)</mo>
          </mrow>
          <mo>|</mo>
        </mrow>
        <mo>&lt;</mo>
        <msup>
          <mn>2</mn>
          <mrow class="MJX-TeXAtom-ORD">
            <mn>63</mn>
          </mrow>
        </msup>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle 0\leq \left|st(0)\right|&lt;2^{63}}</annotation>
  </semantics>
</math></span><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/04365abaeff237bcbdb108d439f63cffe8fb1eca" class="mwe-math-fallback-image-inline mw-invert skin-invert" aria-hidden="true" style="vertical-align: -0.838ex; width:16.594ex; height:3.176ex;" alt="{\displaystyle 0\leq \left|st(0)\right|<2^{63}}"></span>
</td></tr>
<tr>
<td><a href="/wiki/Atan2" title="Atan2">Two-argument arctangent</a> with quadrant adjustment:<sup id="cite_ref-298" class="reference"><a href="#cite_note-298">[u]</a></sup><div class="mwe-math-element"><div class="mwe-math-mathml-display mwe-math-mathml-a11y" style="display: none;"><math display="block" xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle st(1)\leftarrow \arctan \left({\frac {st(1)}{st(0)}}\right)}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mi>s</mi>
        <mi>t</mi>
        <mo stretchy="false">(</mo>
        <mn>1</mn>
        <mo stretchy="false">)</mo>
        <mo stretchy="false"><!--  --></mo>
        <mi>arctan</mi>
        <mo><!--  --></mo>
        <mrow>
          <mo>(</mo>
          <mrow class="MJX-TeXAtom-ORD">
            <mfrac>
              <mrow>
                <mi>s</mi>
                <mi>t</mi>
                <mo stretchy="false">(</mo>
                <mn>1</mn>
                <mo stretchy="false">)</mo>
              </mrow>
              <mrow>
                <mi>s</mi>
                <mi>t</mi>
                <mo stretchy="false">(</mo>
                <mn>0</mn>
                <mo stretchy="false">)</mo>
              </mrow>
            </mfrac>
          </mrow>
          <mo>)</mo>
        </mrow>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle st(1)\leftarrow \arctan \left({\frac {st(1)}{st(0)}}\right)}</annotation>
  </semantics>
</math></div><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/8ab64bc830bc9cd057d33a4f26a9e7f75b96c5e0" class="mwe-math-fallback-image-display mw-invert skin-invert" aria-hidden="true" style="vertical-align: -2.671ex; width:24.141ex; height:6.509ex;" alt="{\displaystyle st(1)\leftarrow \arctan \left({\frac {st(1)}{st(0)}}\right)}"></div> followed by stack pop
</td>
<td><code>FPATAN</code></td>
<td><code>D9 F3</code>
</td>
<td colspan="2">8087:&nbsp;<small><span class="mwe-math-element"><span class="mwe-math-mathml-inline mwe-math-mathml-a11y" style="display: none;"><math xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle \left|st(1)\right|\leq \left|st(0)\right|<\infty }">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mrow>
          <mo>|</mo>
          <mrow>
            <mi>s</mi>
            <mi>t</mi>
            <mo stretchy="false">(</mo>
            <mn>1</mn>
            <mo stretchy="false">)</mo>
          </mrow>
          <mo>|</mo>
        </mrow>
        <mo><!--  --></mo>
        <mrow>
          <mo>|</mo>
          <mrow>
            <mi>s</mi>
            <mi>t</mi>
            <mo stretchy="false">(</mo>
            <mn>0</mn>
            <mo stretchy="false">)</mo>
          </mrow>
          <mo>|</mo>
        </mrow>
        <mo>&lt;</mo>
        <mi mathvariant="normal"><!--  --></mi>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle \left|st(1)\right|\leq \left|st(0)\right|&lt;\infty }</annotation>
  </semantics>
</math></span><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/b0860583d901040ee9341ba6d33d7511ff630692" class="mwe-math-fallback-image-inline mw-invert skin-invert" aria-hidden="true" style="vertical-align: -0.838ex; width:20.912ex; height:2.843ex;" alt="{\displaystyle \left|st(1)\right|\leq \left|st(0)\right|<\infty }"></span></small><br>80387: no restrictions
</td></tr>
<tr>
<td>Base-2 Logarithm plus 1, with extra precision for st(0) close to 0:<div class="mwe-math-element"><div class="mwe-math-mathml-display mwe-math-mathml-a11y" style="display: none;"><math display="block" xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle st(1)\leftarrow st(1)*\log _{2}\left(st(0)+1\right)}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mi>s</mi>
        <mi>t</mi>
        <mo stretchy="false">(</mo>
        <mn>1</mn>
        <mo stretchy="false">)</mo>
        <mo stretchy="false"><!--  --></mo>
        <mi>s</mi>
        <mi>t</mi>
        <mo stretchy="false">(</mo>
        <mn>1</mn>
        <mo stretchy="false">)</mo>
        <mo><!--  --></mo>
        <msub>
          <mi>log</mi>
          <mrow class="MJX-TeXAtom-ORD">
            <mn>2</mn>
          </mrow>
        </msub>
        <mo><!--  --></mo>
        <mrow>
          <mo>(</mo>
          <mrow>
            <mi>s</mi>
            <mi>t</mi>
            <mo stretchy="false">(</mo>
            <mn>0</mn>
            <mo stretchy="false">)</mo>
            <mo>+</mo>
            <mn>1</mn>
          </mrow>
          <mo>)</mo>
        </mrow>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle st(1)\leftarrow st(1)*\log _{2}\left(st(0)+1\right)}</annotation>
  </semantics>
</math></div><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/30274421798a5d9044ec9813f4c814a3c0cca97a" class="mwe-math-fallback-image-display mw-invert skin-invert" aria-hidden="true" style="vertical-align: -0.838ex; width:30.352ex; height:2.843ex;" alt="{\displaystyle st(1)\leftarrow st(1)*\log _{2}\left(st(0)+1\right)}"></div>followed by stack pop
</td>
<td><code>FYL2XP1</code><sup id="cite_ref-x87_fyl2x_error_297-1" class="reference"><a href="#cite_note-x87_fyl2x_error-297">[t]</a></sup></td>
<td><code>D9 F9</code>
</td>
<td colspan="2"><small>Intel:&nbsp;<span class="mwe-math-element"><span class="mwe-math-mathml-inline mwe-math-mathml-a11y" style="display: none;"><math xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle \left|st(0)\right|<\left(1-{\sqrt {\frac {1}{2}}}\right)}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mrow>
          <mo>|</mo>
          <mrow>
            <mi>s</mi>
            <mi>t</mi>
            <mo stretchy="false">(</mo>
            <mn>0</mn>
            <mo stretchy="false">)</mo>
          </mrow>
          <mo>|</mo>
        </mrow>
        <mo>&lt;</mo>
        <mrow>
          <mo>(</mo>
          <mrow>
            <mn>1</mn>
            <mo><!--  --></mo>
            <mrow class="MJX-TeXAtom-ORD">
              <msqrt>
                <mfrac>
                  <mn>1</mn>
                  <mn>2</mn>
                </mfrac>
              </msqrt>
            </mrow>
          </mrow>
          <mo>)</mo>
        </mrow>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle \left|st(0)\right|&lt;\left(1-{\sqrt {\frac {1}{2}}}\right)}</annotation>
  </semantics>
</math></span><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/2bc520bbcd7d8b47895c89f4c4dbcea5ab99244a" class="mwe-math-fallback-image-inline mw-invert skin-invert" aria-hidden="true" style="vertical-align: -2.505ex; width:21.04ex; height:6.343ex;" alt="{\displaystyle \left|st(0)\right|<\left(1-{\sqrt {\frac {1}{2}}}\right)}"></span></small><br><span style="font-size:70%">AMD:&nbsp;<span class="mwe-math-element"><span class="mwe-math-mathml-inline mwe-math-mathml-a11y" style="display: none;"><math xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle \left({\sqrt {\frac {1}{2}}}-1\right)<st(0)<\left({\sqrt {2}}-1\right)}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mrow>
          <mo>(</mo>
          <mrow>
            <mrow class="MJX-TeXAtom-ORD">
              <msqrt>
                <mfrac>
                  <mn>1</mn>
                  <mn>2</mn>
                </mfrac>
              </msqrt>
            </mrow>
            <mo><!--  --></mo>
            <mn>1</mn>
          </mrow>
          <mo>)</mo>
        </mrow>
        <mo>&lt;</mo>
        <mi>s</mi>
        <mi>t</mi>
        <mo stretchy="false">(</mo>
        <mn>0</mn>
        <mo stretchy="false">)</mo>
        <mo>&lt;</mo>
        <mrow>
          <mo>(</mo>
          <mrow>
            <mrow class="MJX-TeXAtom-ORD">
              <msqrt>
                <mn>2</mn>
              </msqrt>
            </mrow>
            <mo><!--  --></mo>
            <mn>1</mn>
          </mrow>
          <mo>)</mo>
        </mrow>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle \left({\sqrt {\frac {1}{2}}}-1\right)&lt;st(0)&lt;\left({\sqrt {2}}-1\right)}</annotation>
  </semantics>
</math></span><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/a3c3b96f6ad54217d2eeeecf7f6d712d875fb57f" class="mwe-math-fallback-image-inline mw-invert skin-invert" aria-hidden="true" style="vertical-align: -2.505ex; width:32.076ex; height:6.343ex;" alt="{\displaystyle \left({\sqrt {\frac {1}{2}}}-1\right)<st(0)<\left({\sqrt {2}}-1\right)}"></span></span>
</td></tr>
<tr>
<th colspan="3"></th>
<th colspan="2">
</th></tr>
<tr>
<th colspan="3">Other x87 Instructions</th>
<th colspan="2">
</th></tr>
<tr>
<td>No operation<sup id="cite_ref-299" class="reference"><a href="#cite_note-299">[v]</a></sup>
</td>
<td><code>FNOP</code></td>
<td><code>D9 D0</code>
</td></tr>
<tr>
<td>Decrement x87 FPU Register Stack Pointer
</td>
<td><code>FDECSTP</code></td>
<td><code>D9 F6</code>
</td></tr>
<tr>
<td>Increment x87 FPU Register Stack Pointer
</td>
<td><code>FINCSTP</code></td>
<td><code>D9 F7</code>
</td></tr>
<tr>
<td>Free x87 FPU Register
</td>
<td><code>FFREE st(i)</code>
</td>
<td><span class="nowrap"><code>DD C0+i</code></span>
</td></tr>
<tr>
<td>Check and handle pending unmasked x87 FPU exceptions
</td>
<td><code>WAIT</code>,<br><code>FWAIT</code></td>
<td><code>9B</code>
</td></tr>
<tr>
<td>Floating-point store and pop, without stack underflow exception
</td>
<td style="background: #BFE; vertical-align: middle; text-align: left;" class="partial table-partial"><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">FSTPNCE st(i)</span></span>
</td>
<td style="background: #BFE; vertical-align: middle; text-align: left;" class="partial table-partial"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">D9 D8+i</span><sup id="cite_ref-x87_alias_283-7" class="reference"><a href="#cite_note-x87_alias-283">[g]</a></sup>
</td></tr>
<tr>
<td>Free x87 register, then stack pop
</td>
<td style="background: #BFE; vertical-align: middle; text-align: left;" class="partial table-partial"><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">FFREEP st(i)</span></span>
</td>
<td style="background: #BFE; vertical-align: middle; text-align: left;" class="partial table-partial"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">DF C0+i</span><sup id="cite_ref-x87_alias_283-8" class="reference"><a href="#cite_note-x87_alias-283">[g]</a></sup>
</td></tr></tbody></table>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1217336898"><div class="reflist reflist-lower-alpha">
<div class="mw-references-wrap mw-references-columns"><ol class="references">
<li id="cite_note-269"><span class="mw-cite-backlink"><b><a href="#cite_ref-269">^</a></b></span> <span class="reference-text">x87 coprocessors (other than the 8087) handle exceptions in a fairly unusual way. When an x87 instruction generates an unmasked arithmetic exception, it will still complete without causing a CPU fault  instead of causing a fault, it will record within the coprocessor information needed to handle the exception (instruction pointer, opcode, data pointer if the instruction had a memory operand) and set FPU status-word flag to indicate that a pending exception is present. This pending exception will then cause a CPU fault when the next x87, MMX or <code>WAIT</code> instruction is executed.<br>The exception to this is x87's "Non-Waiting" instructions, which will execute without causing such a fault even if a pending exception is present (with some caveats, see application note AP-578<sup id="cite_ref-268" class="reference"><a href="#cite_note-268">[111]</a></sup>). These instructions are mostly control instructions that can inspect and/or modify the pending-exception state of the x87 FPU.</span>
</li>
<li id="cite_note-270"><span class="mw-cite-backlink"><b><a href="#cite_ref-270">^</a></b></span> <span class="reference-text">For each non-waiting x87 instruction whose mnemonic begins with <code>FN</code>, there exists a pseudo-instruction that has the same mnemonic except without the N. These pseudo-instructions consist of a <code>WAIT</code> instruction (opcode <code>9B</code>) followed by the corresponding non-waiting x87 instruction. For example:<ul><li><code>FNCLEX</code> is an instruction with the opcode <span class="nowrap"><code>DB E2</code></span>. The corresponding pseudo-instruction <code>FCLEX</code> is then encoded as <span class="nowrap"><code><b>9B</b> DB E2</code></span>.</li><li><span class="nowrap"><code>FNSAVE ES:[BX+6]</code></span> is an instruction with the opcode <span class="nowrap"><code>26 DD 77 06</code></span>. The corresponding pseudo-instruction <span class="nowrap"><code>FSAVE ES:[BX+6]</code></span> is then encoded as <span class="nowrap"><code><b>9B</b> 26 DD 77 06</code></span></li></ul>These pseudo-instructions are commonly recognized by x86 assemblers and disassemblers and treated as single instructions, even though all x86 CPUs with x87 coprocessors execute them as a sequence of two instructions.</span>
</li>
<li id="cite_note-x87_environment_size-271"><span class="mw-cite-backlink">^ <a href="#cite_ref-x87_environment_size_271-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-x87_environment_size_271-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-x87_environment_size_271-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-x87_environment_size_271-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text">On 80387 and later x87 FPUs, <code>FLDENV</code>, <code>F(N)STENV</code>, <code>FRSTOR</code> and <code>F(N)SAVE</code> exist in 16-bit and 32-bit variants. The 16-bit variants will load/store a 14-byte floating-point environment data structure to/from memory  the 32-bit variants will load/store a 28-byte data structure instead. (<code>F(N)SAVE</code>/<code>FRSTOR</code> will additionally load/store an additional 80 bytes of FPU data register content after the FPU environment, for a total of 94 or 108 bytes). The choice between the 16-bit and 32-bit variants is based on the <code>CS.D</code> bit and the presence of the <code>66h</code> instruction prefix. On 8087 and 80287, only the 16-bit variants are available.<br>64-bit variants of these instructions do not exist  using <code>REX.W</code> under x86-64 will cause the 32-bit variants to be used. Since these can only load/store the bottom 32 bits of FIP and FDP, it is recommended to use <code>FXSAVE64</code>/<code>FXRSTOR64</code> instead if 64-bit operation is desired.</span>
</li>
<li id="cite_note-feni_8087_only-275"><span class="mw-cite-backlink">^ <a href="#cite_ref-feni_8087_only_275-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-feni_8087_only_275-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">In the case of an x87 instruction producing an unmasked FPU exception, the 8087 FPU will signal an <a href="/wiki/Interrupt_Request" class="mw-redirect" title="Interrupt Request">IRQ</a> some indeterminate time after the instruction was issued. This may not always be possible to handle,<sup id="cite_ref-272" class="reference"><a href="#cite_note-272">[112]</a></sup> and so the FPU offers the <code>F(N)DISI</code> and <code>F(N)ENI</code> instructions to set/clear the Interrupt Mask bit (bit 7) of the x87 Control Word,<sup id="cite_ref-273" class="reference"><a href="#cite_note-273">[113]</a></sup> to control the interrupt.<br>Later x87 FPUs, from 80287 onwards, changed the FPU exception mechanism to instead produce a CPU exception on the next x87 instruction. This made the Interrupt Mask bit unnecessary, so it was removed.<sup id="cite_ref-274" class="reference"><a href="#cite_note-274">[114]</a></sup> In later Intel x87 FPUs, the <code>F(N)ENI</code> and <code>F(N)DISI</code> instructions were kept for backwards compatibility, executing as NOPs that do not modify any x87 state.</span>
</li>
<li id="cite_note-x87_amd_fstp-276"><span class="mw-cite-backlink">^ <a href="#cite_ref-x87_amd_fstp_276-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-x87_amd_fstp_276-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-x87_amd_fstp_276-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><code>FST</code>/<code>FSTP</code> with an 80-bit destination (m80 or st(i)) and an sNaN source value will produce exceptions on AMD but not Intel FPUs.</span>
</li>
<li id="cite_note-277"><span class="mw-cite-backlink"><b><a href="#cite_ref-277">^</a></b></span> <span class="reference-text"><code>FSTP ST(0)</code> is a commonly used idiom for popping a single register off the x87 register stack.</span>
</li>
<li id="cite_note-x87_alias-283"><span class="mw-cite-backlink">^ <a href="#cite_ref-x87_alias_283-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-x87_alias_283-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-x87_alias_283-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-x87_alias_283-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-x87_alias_283-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-x87_alias_283-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-x87_alias_283-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-x87_alias_283-7"><sup><i><b>h</b></i></sup></a> <a href="#cite_ref-x87_alias_283-8"><sup><i><b>i</b></i></sup></a></span> <span class="reference-text">Intel x87 alias opcode. Use of this opcode is not recommended.<br>On the Intel 8087 coprocessor, several reserved opcodes would perform operations behaving similarly to existing defined x87 instructions. These opcodes were documented for the 8087<sup id="cite_ref-278" class="reference"><a href="#cite_note-278">[115]</a></sup> and 80287,<sup id="cite_ref-i80287_279-0" class="reference"><a href="#cite_note-i80287-279">[116]</a></sup> but then omitted from later manuals until the October 2017 update of the Intel SDM.<sup id="cite_ref-280" class="reference"><a href="#cite_note-280">[117]</a></sup><br>They are present on all known Intel x87 FPUs but unavailable on some older non-Intel FPUs, such as AMD Geode GX/LX, DM&amp;P Vortex86<sup id="cite_ref-281" class="reference"><a href="#cite_note-281">[118]</a></sup> and NexGen 586PF.<sup id="cite_ref-282" class="reference"><a href="#cite_note-282">[119]</a></sup></span>
</li>
<li id="cite_note-x87_rounding_387-284"><span class="mw-cite-backlink">^ <a href="#cite_ref-x87_rounding_387_284-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-x87_rounding_387_284-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">On the 8087 and 80287, <code>FBSTP</code> and the load-constant instructions always use the round-to-nearest rounding mode. On the 80387 and later x87 FPUs, these instructions will use the rounding mode specified in the x87 RC register.</span>
</li>
<li id="cite_note-x87_optarg-285"><span class="mw-cite-backlink">^ <a href="#cite_ref-x87_optarg_285-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-x87_optarg_285-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-x87_optarg_285-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-x87_optarg_285-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-x87_optarg_285-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-x87_optarg_285-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-x87_optarg_285-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-x87_optarg_285-7"><sup><i><b>h</b></i></sup></a> <a href="#cite_ref-x87_optarg_285-8"><sup><i><b>i</b></i></sup></a></span> <span class="reference-text">For the <code>FADDP</code>, <code>FSUBP</code>, <code>FSUBRP</code>, <code>FMULP</code>, <code>FDIVP</code>, <code>FDIVRP</code>, <code>FCOM</code>, <code>FCOMP</code> and <code>FXCH</code> instructions, x86 assemblers/disassemblers may recognize variants of the instructions with no arguments. Such variants are equivalent to variants using st(1) as their first argument.</span>
</li>
<li id="cite_note-286"><span class="mw-cite-backlink"><b><a href="#cite_ref-286">^</a></b></span> <span class="reference-text">On Intel Pentium and later processors, <code>FXCH</code> is implemented as a register renaming rather than a true data move. This has no semantic effect, but enables zero-cycle-latency operation. It also allows the instruction to break data dependencies for the x87 top-of-stack value, improving attainable performance for code optimized for these processors.</span>
</li>
<li id="cite_note-287"><span class="mw-cite-backlink"><b><a href="#cite_ref-287">^</a></b></span> <span class="reference-text">The result of executing the <code>FBLD</code> instruction on non-BCD data is undefined.</span>
</li>
<li id="cite_note-pentium_fdiv-289"><span class="mw-cite-backlink"><b><a href="#cite_ref-pentium_fdiv_289-0">^</a></b></span> <span class="reference-text">On early Intel <a href="/wiki/Pentium_(original)" title="Pentium (original)">Pentium</a> processors, floating-point divide was subject to the <a href="/wiki/Pentium_FDIV_bug" title="Pentium FDIV bug">Pentium FDIV bug</a>. This also affected instructions that perform divide as part of their operations, such as <code>FPREM</code> and <code>FPATAN</code>.<sup id="cite_ref-288" class="reference"><a href="#cite_note-288">[120]</a></sup></span>
</li>
<li id="cite_note-290"><span class="mw-cite-backlink"><b><a href="#cite_ref-290">^</a></b></span> <span class="reference-text">The <code>FXAM</code> instruction will set C0, C2 and C3 based on value type in st(0) as follows:
<table class="wikitable sortable">
<tbody><tr>
<th>C3</th>
<th>C2</th>
<th>C0</th>
<th>Classification
</th></tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Unsupported (unnormal or pseudo-NaN)
</td></tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td><a href="/wiki/NaN" title="NaN">NaN</a>
</td></tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Normal finite number
</td></tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Infinity
</td></tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Zero
</td></tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Empty
</td></tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td><a href="/wiki/Subnormal_number" title="Subnormal number">Denormal</a> number
</td></tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Empty (may occur on 8087/80287 only)
</td></tr></tbody></table>
<p>C1 is set to the sign-bit of st(0), regardless of whether st(0) is Empty or not.
</p>
</span></li>
<li id="cite_note-291"><span class="mw-cite-backlink"><b><a href="#cite_ref-291">^</a></b></span> <span class="reference-text">For <code>FXTRACT</code>, if st(0) is zero or , then <span class="texhtml mvar" style="font-style:italic;">M</span> is set equal to st(0). If st(0) is zero, <span class="texhtml mvar" style="font-style:italic;">E</span> is set to 0 on 8087/80287 but - on 80387 and later. If st(0) is , then <span class="texhtml mvar" style="font-style:italic;">E</span> is set to +.</span>
</li>
<li id="cite_note-292"><span class="mw-cite-backlink"><b><a href="#cite_ref-292">^</a></b></span> <span class="reference-text">For <code>FPREM</code>, if the quotient <span class="texhtml mvar" style="font-style:italic;">Q</span> is larger than <span class="mwe-math-element"><span class="mwe-math-mathml-inline mwe-math-mathml-a11y" style="display: none;"><math xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle 2^{63}}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <msup>
          <mn>2</mn>
          <mrow class="MJX-TeXAtom-ORD">
            <mn>63</mn>
          </mrow>
        </msup>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle 2^{63}}</annotation>
  </semantics>
</math></span><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/b39e86ff89473195ea369e15878afc044b87bb06" class="mwe-math-fallback-image-inline mw-invert skin-invert" aria-hidden="true" style="vertical-align: -0.338ex; width:3.039ex; height:2.676ex;" alt="{\displaystyle 2^{63}}"></span>, then the remainder calculation may have been done only partially  in this case, the <code>FPREM</code> instruction will need to be run again in order to complete the remainder calculation. This is indicated by the instruction setting <code>C2</code> to 1.<br>If the instruction did complete the remainder calculation, it will set <code>C2</code> to 0 and set the three bits <code>{C0,C3,C1}</code> to the bottom three bits of the quotient <span class="texhtml mvar" style="font-style:italic;">Q</span>.<br>On 80387 and later, if the instruction didn't complete the remainder calculation, then the computed remainder <span class="texhtml mvar" style="font-style:italic;">Q</span> used for argument reduction will have been rounded to a multiple of 8 (or larger power-of-2), so that the bottom 3 bits of the quotient can still be correctly retrieved in a later pass that does complete the remainder calculation.</span>
</li>
<li id="cite_note-293"><span class="mw-cite-backlink"><b><a href="#cite_ref-293">^</a></b></span> <span class="reference-text">The remainder computation done by the <code>FPREM</code> instruction is always exact with no roundoff errors.</span>
</li>
<li id="cite_note-294"><span class="mw-cite-backlink"><b><a href="#cite_ref-294">^</a></b></span> <span class="reference-text">For the <code>FSCALE</code> instruction on 8087 and 80287, st(1) is required to be in the range <span class="mwe-math-element"><span class="mwe-math-mathml-inline mwe-math-mathml-a11y" style="display: none;"><math xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle -2^{15}\leq st(1)<2^{15}}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mo><!--  --></mo>
        <msup>
          <mn>2</mn>
          <mrow class="MJX-TeXAtom-ORD">
            <mn>15</mn>
          </mrow>
        </msup>
        <mo><!--  --></mo>
        <mi>s</mi>
        <mi>t</mi>
        <mo stretchy="false">(</mo>
        <mn>1</mn>
        <mo stretchy="false">)</mo>
        <mo>&lt;</mo>
        <msup>
          <mn>2</mn>
          <mrow class="MJX-TeXAtom-ORD">
            <mn>15</mn>
          </mrow>
        </msup>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle -2^{15}\leq st(1)&lt;2^{15}}</annotation>
  </semantics>
</math></span><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/3f4908bdccae794356788497bc908a2cd417074f" class="mwe-math-fallback-image-inline mw-invert skin-invert" aria-hidden="true" style="vertical-align: -0.838ex; width:18.984ex; height:3.176ex;" alt="{\displaystyle -2^{15}\leq st(1)<2^{15}}"></span>. Also, its absolute value must be either 0 or at least 1. If these requirements are not satisfied, the result is undefined.<br>These restrictions were removed in the 80387.</span>
</li>
<li id="cite_note-295"><span class="mw-cite-backlink"><b><a href="#cite_ref-295">^</a></b></span> <span class="reference-text">For <code>FSCALE</code>, rounding is only applied in the case of overflow, underflow or subnormal result.</span>
</li>
<li id="cite_note-296"><span class="mw-cite-backlink"><b><a href="#cite_ref-296">^</a></b></span> <span class="reference-text">The x87 transcendental instructions do not obey PC or RC, but instead compute full 80-bit results. These results are not necessarily correctly rounded (see <a href="/wiki/Table-maker%27s_dilemma" class="mw-redirect" title="Table-maker's dilemma">Table-maker's dilemma</a>)  they may have an error of up to 1 <a href="/wiki/Unit_in_the_last_place" title="Unit in the last place">ulp</a> on <a href="/wiki/Pentium_(original)" title="Pentium (original)">Pentium</a> or later, or up to 1.5 ulps on earlier x87 coprocessors.</span>
</li>
<li id="cite_note-x87_fyl2x_error-297"><span class="mw-cite-backlink">^ <a href="#cite_ref-x87_fyl2x_error_297-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-x87_fyl2x_error_297-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">For the <code>FYL2X</code> and <code>FYL2XP1</code> instructions, the maximum error bound of 1 ulp only holds for st(1)=1.0  for other values of st(1), the error bound is increased to 1.35 ulps.</span>
</li>
<li id="cite_note-298"><span class="mw-cite-backlink"><b><a href="#cite_ref-298">^</a></b></span> <span class="reference-text">For <code>FPATAN</code>, the following adjustments are done as compared to just computing a one-argument arctangent of the ratio <span class="mwe-math-element"><span class="mwe-math-mathml-inline mwe-math-mathml-a11y" style="display: none;"><math xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle {\frac {st(1)}{st(0)}}}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mrow class="MJX-TeXAtom-ORD">
          <mfrac>
            <mrow>
              <mi>s</mi>
              <mi>t</mi>
              <mo stretchy="false">(</mo>
              <mn>1</mn>
              <mo stretchy="false">)</mo>
            </mrow>
            <mrow>
              <mi>s</mi>
              <mi>t</mi>
              <mo stretchy="false">(</mo>
              <mn>0</mn>
              <mo stretchy="false">)</mo>
            </mrow>
          </mfrac>
        </mrow>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle {\frac {st(1)}{st(0)}}}</annotation>
  </semantics>
</math></span><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/685ac81d3c516d0116b524e0c5ed4723e58b6df8" class="mwe-math-fallback-image-inline mw-invert skin-invert" aria-hidden="true" style="vertical-align: -2.671ex; width:5.738ex; height:6.509ex;" alt="{\displaystyle {\frac {st(1)}{st(0)}}}"></span>:<ul><li>If both st(0) and st(1) are , then the arctangent is computed as if each of st(0) and st(1) had been replaced with 1 of the same sign. This produces a result that is an odd multiple of <span class="mwe-math-element"><span class="mwe-math-mathml-inline mwe-math-mathml-a11y" style="display: none;"><math xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle {\frac {\pi }{4}}}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mrow class="MJX-TeXAtom-ORD">
          <mfrac>
            <mi><!--  --></mi>
            <mn>4</mn>
          </mfrac>
        </mrow>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle {\frac {\pi }{4}}}</annotation>
  </semantics>
</math></span><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/1f89d7c88c1c93dce69a46052a8e276e231063de" class="mwe-math-fallback-image-inline mw-invert skin-invert" aria-hidden="true" style="vertical-align: -1.838ex; width:2.168ex; height:4.676ex;" alt="{\displaystyle {\frac {\pi }{4}}}"></span>.</li><li>If both st(0) and st(1) are 0, then the arctangent is computed as if st(0) but not st(1) had been replaced with 1 of the same sign, producing a result of 0 or <span class="mwe-math-element"><span class="mwe-math-mathml-inline mwe-math-mathml-a11y" style="display: none;"><math xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle \pm \pi }">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mo><!--  --></mo>
        <mi><!--  --></mi>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle \pm \pi }</annotation>
  </semantics>
</math></span><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/526d4dfa032be40e7af5c8e7e27132397765fb36" class="mwe-math-fallback-image-inline mw-invert skin-invert" aria-hidden="true" style="vertical-align: -0.338ex; width:3.14ex; height:2.176ex;" alt="{\displaystyle \pm \pi }"></span>.</li><li>If st(0) is negative (has sign bit set), then an addend of <span class="mwe-math-element"><span class="mwe-math-mathml-inline mwe-math-mathml-a11y" style="display: none;"><math xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle \pm \pi }">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mo><!--  --></mo>
        <mi><!--  --></mi>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle \pm \pi }</annotation>
  </semantics>
</math></span><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/526d4dfa032be40e7af5c8e7e27132397765fb36" class="mwe-math-fallback-image-inline mw-invert skin-invert" aria-hidden="true" style="vertical-align: -0.338ex; width:3.14ex; height:2.176ex;" alt="{\displaystyle \pm \pi }"></span> with the same sign as st(1) is added to the result.</li></ul></span>
</li>
<li id="cite_note-299"><span class="mw-cite-backlink"><b><a href="#cite_ref-299">^</a></b></span> <span class="reference-text">While <code>FNOP</code> is a no-op in the sense that will leave the x87 FPU register stack unmodified, it may still modify FIP and CC, and it may fault if a pending x87 FPU exception is present.</span>
</li>
</ol></div></div>
<h3><span class="mw-headline" id="x87_instructions_added_in_later_processors">x87 instructions added in later processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=19" title="Edit section: x87 instructions added in later processors"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction description
</th>
<th>Mnemonic
</th>
<th>Opcode
</th>
<th>Additional items
</th></tr>
<tr>
<th colspan="3"></th>
<th>
</th></tr>
<tr>
<th colspan="3">x87 Non-Waiting Control Instructions added in <a href="/wiki/80287" class="mw-redirect" title="80287">80287</a></th>
<th>Waiting<br>mnemonic
</th></tr>
<tr>
<td>Notify FPU of entry into <a href="/wiki/Protected_Mode" class="mw-redirect" title="Protected Mode">Protected Mode</a><sup id="cite_ref-300" class="reference"><a href="#cite_note-300">[a]</a></sup></td>
<td><code>FNSETPM</code></td>
<td><code>DB E4</code></td>
<td><code>FSETPM</code>
</td></tr>
<tr>
<td>Store x87 Status Word to AX</td>
<td><code>FNSTSW AX</code></td>
<td><code>DF E0</code></td>
<td><code>FSTSW AX</code>
</td></tr>
<tr>
<th colspan="3"></th>
<th>
</th></tr>
<tr>
<th colspan="3">x87 Instructions added in <a href="/wiki/80387" class="mw-redirect" title="80387">80387</a><sup id="cite_ref-301" class="reference"><a href="#cite_note-301">[b]</a></sup></th>
<th><span class="nowrap">Source operand</span><br><span class="nowrap">range restriction</span>
</th></tr>
<tr>
<td>Floating-point unordered compare.<br>Similar to the regular floating-point compare instruction <code>FCOM</code>, except will not produce an exception in response to any <a href="/wiki/NaN#Quiet_NaN" title="NaN">qNaN</a> operands.</td>
<td><code>FUCOM st(i)</code><sup id="cite_ref-387_optarg_302-0" class="reference"><a href="#cite_note-387_optarg-302">[c]</a></sup></td>
<td><code>DD E0+i</code></td>
<td rowspan="4">no restrictions
</td></tr>
<tr>
<td>Floating-point unordered compare and pop</td>
<td><code>FUCOMP st(i)</code><sup id="cite_ref-387_optarg_302-1" class="reference"><a href="#cite_note-387_optarg-302">[c]</a></sup></td>
<td><code>DD E8+i</code>
</td></tr>
<tr>
<td>Floating-point unordered compare to st(1), then pop twice</td>
<td><code>FUCOMPP</code></td>
<td><code>DA E9</code>
</td></tr>
<tr>
<td><a href="/wiki/IEEE_754" title="IEEE 754">IEEE 754</a> compliant floating-point partial remainder.<sup id="cite_ref-303" class="reference"><a href="#cite_note-303">[d]</a></sup></td>
<td><code>FPREM1</code></td>
<td><code>D9 F5</code>
</td></tr>
<tr>
<td>Floating-point sine and cosine.<br>Computes two values <span class="mwe-math-element"><span class="mwe-math-mathml-inline mwe-math-mathml-a11y" style="display: none;"><math xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle S=\sin \left(k*st(0)\right)}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mi>S</mi>
        <mo>=</mo>
        <mi>sin</mi>
        <mo><!--  --></mo>
        <mrow>
          <mo>(</mo>
          <mrow>
            <mi>k</mi>
            <mo><!--  --></mo>
            <mi>s</mi>
            <mi>t</mi>
            <mo stretchy="false">(</mo>
            <mn>0</mn>
            <mo stretchy="false">)</mo>
          </mrow>
          <mo>)</mo>
        </mrow>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle S=\sin \left(k*st(0)\right)}</annotation>
  </semantics>
</math></span><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/5197cb9ad0d7d5578751a770905fe433a3ed6ae7" class="mwe-math-fallback-image-inline mw-invert skin-invert" aria-hidden="true" style="vertical-align: -0.838ex; width:17.57ex; height:2.843ex;" alt="{\displaystyle S=\sin \left(k*st(0)\right)}"></span> and <span class="mwe-math-element"><span class="mwe-math-mathml-inline mwe-math-mathml-a11y" style="display: none;"><math xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle C=\cos \left(k*st(0)\right)}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mi>C</mi>
        <mo>=</mo>
        <mi>cos</mi>
        <mo><!--  --></mo>
        <mrow>
          <mo>(</mo>
          <mrow>
            <mi>k</mi>
            <mo><!--  --></mo>
            <mi>s</mi>
            <mi>t</mi>
            <mo stretchy="false">(</mo>
            <mn>0</mn>
            <mo stretchy="false">)</mo>
          </mrow>
          <mo>)</mo>
        </mrow>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle C=\cos \left(k*st(0)\right)}</annotation>
  </semantics>
</math></span><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/1982e0a9d5fd4c676f95a7e6c57f5b2d5de7f75b" class="mwe-math-fallback-image-inline mw-invert skin-invert" aria-hidden="true" style="vertical-align: -0.838ex; width:18.093ex; height:2.843ex;" alt="{\displaystyle C=\cos \left(k*st(0)\right)}"></span>&nbsp;<sup id="cite_ref-x87_inaccurate_sincos_304-0" class="reference"><a href="#cite_note-x87_inaccurate_sincos-304">[e]</a></sup><br>Top-of-stack st(0) is replaced with <span class="texhtml mvar" style="font-style:italic;">S</span>, after which <span class="texhtml mvar" style="font-style:italic;">C</span> is pushed onto the stack.</td>
<td><code>FSINCOS</code></td>
<td><code>D9 FB</code></td>
<td rowspan="3"><span class="mwe-math-element"><span class="mwe-math-mathml-inline mwe-math-mathml-a11y" style="display: none;"><math xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle \left|st(0)\right|<2^{63}}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mrow>
          <mo>|</mo>
          <mrow>
            <mi>s</mi>
            <mi>t</mi>
            <mo stretchy="false">(</mo>
            <mn>0</mn>
            <mo stretchy="false">)</mo>
          </mrow>
          <mo>|</mo>
        </mrow>
        <mo>&lt;</mo>
        <msup>
          <mn>2</mn>
          <mrow class="MJX-TeXAtom-ORD">
            <mn>63</mn>
          </mrow>
        </msup>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle \left|st(0)\right|&lt;2^{63}}</annotation>
  </semantics>
</math></span><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/e75dec6323882be93ad2984d60c0661de1d84961" class="mwe-math-fallback-image-inline mw-invert skin-invert" aria-hidden="true" style="vertical-align: -0.838ex; width:12.333ex; height:3.176ex;" alt="{\displaystyle \left|st(0)\right|<2^{63}}"></span>
</td></tr>
<tr>
<td>Floating-point sine.<sup id="cite_ref-x87_inaccurate_sincos_304-1" class="reference"><a href="#cite_note-x87_inaccurate_sincos-304">[e]</a></sup><div class="mwe-math-element"><div class="mwe-math-mathml-display mwe-math-mathml-a11y" style="display: none;"><math display="block" xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle st(0)\leftarrow \sin \left(k*st(0)\right)}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mi>s</mi>
        <mi>t</mi>
        <mo stretchy="false">(</mo>
        <mn>0</mn>
        <mo stretchy="false">)</mo>
        <mo stretchy="false"><!--  --></mo>
        <mi>sin</mi>
        <mo><!--  --></mo>
        <mrow>
          <mo>(</mo>
          <mrow>
            <mi>k</mi>
            <mo><!--  --></mo>
            <mi>s</mi>
            <mi>t</mi>
            <mo stretchy="false">(</mo>
            <mn>0</mn>
            <mo stretchy="false">)</mo>
          </mrow>
          <mo>)</mo>
        </mrow>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle st(0)\leftarrow \sin \left(k*st(0)\right)}</annotation>
  </semantics>
</math></div><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/7372201f231a01c595be645ed8091aa78a7c7608" class="mwe-math-fallback-image-display mw-invert skin-invert" aria-hidden="true" style="vertical-align: -0.838ex; width:21.489ex; height:2.843ex;" alt="{\displaystyle st(0)\leftarrow \sin \left(k*st(0)\right)}"></div></td>
<td><code>FSIN</code></td>
<td><code>D9 FE</code>
</td></tr>
<tr>
<td>Floating-point cosine.<sup id="cite_ref-x87_inaccurate_sincos_304-2" class="reference"><a href="#cite_note-x87_inaccurate_sincos-304">[e]</a></sup><div class="mwe-math-element"><div class="mwe-math-mathml-display mwe-math-mathml-a11y" style="display: none;"><math display="block" xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle st(0)\leftarrow \cos \left(k*st(0)\right)}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mi>s</mi>
        <mi>t</mi>
        <mo stretchy="false">(</mo>
        <mn>0</mn>
        <mo stretchy="false">)</mo>
        <mo stretchy="false"><!--  --></mo>
        <mi>cos</mi>
        <mo><!--  --></mo>
        <mrow>
          <mo>(</mo>
          <mrow>
            <mi>k</mi>
            <mo><!--  --></mo>
            <mi>s</mi>
            <mi>t</mi>
            <mo stretchy="false">(</mo>
            <mn>0</mn>
            <mo stretchy="false">)</mo>
          </mrow>
          <mo>)</mo>
        </mrow>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle st(0)\leftarrow \cos \left(k*st(0)\right)}</annotation>
  </semantics>
</math></div><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/4f362995ef02cba8ea1d468eb3925a98bb13a139" class="mwe-math-fallback-image-display mw-invert skin-invert" aria-hidden="true" style="vertical-align: -0.838ex; width:21.744ex; height:2.843ex;" alt="{\displaystyle st(0)\leftarrow \cos \left(k*st(0)\right)}"></div></td>
<td><code>FCOS</code></td>
<td><code>D9 FF</code>
</td></tr>
<tr>
<th colspan="3"></th>
<th>
</th></tr>
<tr>
<th colspan="3">x87 Instructions added in <a href="/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a></th>
<th><span class="nowrap">Condition for</span><br><span class="nowrap">conditional moves</span>
</th></tr>
<tr>
<td rowspan="8">Floating-point conditional move to st(0) based on <a href="/wiki/FLAGS_register" title="FLAGS register">EFLAGS</a></td>
<td><code><a href="/wiki/FCMOV" title="FCMOV">FCMOV</a>B st(0),st(i)</code></td>
<td><code>DA C0+i</code></td>
<td>below (CF=1)
</td></tr>
<tr>
<td><code>FCMOVE st(0),st(i)</code></td>
<td><code>DA C8+i</code></td>
<td>equal (ZF=1)
</td></tr>
<tr>
<td><code>FCMOVBE st(0),st(i)</code></td>
<td><code>DA D0+i</code></td>
<td>below or equal<br>(CF=1 or ZF=1)
</td></tr>
<tr>
<td><code>FCMOVU st(0),st(i)</code></td>
<td><code>DA D8+i</code></td>
<td>unordered (PF=1)
</td></tr>
<tr>
<td><code>FCMOVNB st(0),st(i)</code></td>
<td><code>DB C0+i</code></td>
<td>not below (CF=0)
</td></tr>
<tr>
<td><code>FCMOVNE st(0),st(i)</code></td>
<td><code>DB C8+i</code></td>
<td>not equal (ZF=0)
</td></tr>
<tr>
<td><span class="nowrap"><code>FCMOVNBE st(0),st(i)</code></span></td>
<td><code>DB D0+i</code></td>
<td>not below or equal<br>(CF=0 and ZF=0)
</td></tr>
<tr>
<td><code>FCMOVNU st(0),st(i)</code></td>
<td><code>DB D8+i</code></td>
<td>not unordered (PF=0)
</td></tr>
<tr>
<td>Floating-point compare and set <code>EFLAGS</code>.<br>Differs from the older <code>FCOM</code> floating-point compare instruction in that it puts its result in the integer <code><a href="/wiki/FLAGS_register" title="FLAGS register">EFLAGS</a></code> register rather than the x87 CC register.<sup id="cite_ref-307" class="reference"><a href="#cite_note-307">[f]</a></sup></td>
<td><code>FCOMI st(0),st(i)</code></td>
<td><code>DB F0+i</code>
</td></tr>
<tr>
<td>Floating-point compare and set <code>EFLAGS</code>, then pop</td>
<td><code>FCOMIP st(0),st(i)</code></td>
<td><code>DF F0+i</code>
</td></tr>
<tr>
<td>Floating-point unordered compare and set <code>EFLAGS</code></td>
<td><code>FUCOMI st(0),st(i)</code></td>
<td><code>DB E8+i</code>
</td></tr>
<tr>
<td>Floating-point unordered compare and set <code>EFLAGS</code>, then pop</td>
<td><span class="nowrap"><code>FUCOMIP st(0),st(i)</code></span></td>
<td><code>DF E8+i</code>
</td></tr>
<tr>
<th colspan="3"></th>
<th>
</th></tr>
<tr>
<th colspan="3">x87 Non-Waiting Instructions added in <a href="/wiki/Pentium_II" title="Pentium II">Pentium II</a>, <a href="/wiki/AMD_K7" class="mw-redirect" title="AMD K7">AMD K7</a> and <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a><sup id="cite_ref-308" class="reference"><a href="#cite_note-308">[g]</a></sup>
</th>
<th>64-bit mnemonic<br>(<code>REX.W</code> prefix)
</th></tr>
<tr>
<td>Save x87, MMX and SSE state to 512-byte data structure<sup id="cite_ref-fxsave_sse_309-0" class="reference"><a href="#cite_note-fxsave_sse-309">[h]</a></sup><sup id="cite_ref-fxsave_cr0em_310-0" class="reference"><a href="#cite_note-fxsave_cr0em-310">[i]</a></sup><sup id="cite_ref-311" class="reference"><a href="#cite_note-311">[j]</a></sup></td>
<td><code>FXSAVE m512byte</code></td>
<td><span class="nowrap"><code>NP 0F AE /0</code></span></td>
<td><span class="nowrap"><code>FXSAVE64 m512byte</code></span>
</td></tr>
<tr>
<td>Restore x87, MMX and SSE state from 512-byte data structure<sup id="cite_ref-fxsave_sse_309-1" class="reference"><a href="#cite_note-fxsave_sse-309">[h]</a></sup><sup id="cite_ref-fxsave_cr0em_310-1" class="reference"><a href="#cite_note-fxsave_cr0em-310">[i]</a></sup></td>
<td><span class="nowrap"><code>FXRSTOR m512byte</code></span></td>
<td><span class="nowrap"><code>NP 0F AE /1</code></span></td>
<td><span class="nowrap"><code>FXRSTOR64 m512byte</code></span>
</td></tr>
<tr>
<th colspan="3"></th>
<th>
</th></tr>
<tr>
<th colspan="3">x87 Instructions added as part of <a href="/wiki/SSE3" title="SSE3">SSE3</a></th>
<th>
</th></tr>
<tr>
<td rowspan="3">Floating-point store integer and pop, with round-to-zero</td>
<td><code>FISTTP m16</code></td>
<td><code>DF /1</code>
</td></tr>
<tr>
<td><code>FISTTP m32</code></td>
<td><code>DB /1</code>
</td></tr>
<tr>
<td><code>FISTTP m64</code></td>
<td><code>DD /1</code>
</td></tr></tbody></table>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1217336898"><div class="reflist reflist-lower-alpha">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-300"><span class="mw-cite-backlink"><b><a href="#cite_ref-300">^</a></b></span> <span class="reference-text">The x87 FPU needs to know whether it is operating in <a href="/wiki/Real_Mode" class="mw-redirect" title="Real Mode">Real Mode</a> or <a href="/wiki/Protected_Mode" class="mw-redirect" title="Protected Mode">Protected Mode</a> because the floating-point environment accessed by the <code>F(N)SAVE</code>, <code>FRSTOR</code>, <code>FLDENV</code> and <code>F(N)STENV</code> instructions has different formats in Real Mode and Protected Mode. On 80287, the <code>F(N)SETPM</code> instruction is required to communicate the real-to-protected mode transition to the FPU. On 80387 and later x87 FPUs, realprotected mode transitions are communicated automatically to the FPU without the need for any dedicated instructions  therefore, on these FPUs, <code>FNSETPM</code> executes as a NOP that does not modify any FPU state.</span>
</li>
<li id="cite_note-301"><span class="mw-cite-backlink"><b><a href="#cite_ref-301">^</a></b></span> <span class="reference-text">Not including <a href="/wiki/List_of_discontinued_x86_instructions#Instructions_present_in_specific_80387_clones" title="List of discontinued x86 instructions">discontinued instructions specific to particular 80387-compatible FPU models.</a></span>
</li>
<li id="cite_note-387_optarg-302"><span class="mw-cite-backlink">^ <a href="#cite_ref-387_optarg_302-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-387_optarg_302-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">For the <code>FUCOM</code> and <code>FUCOMP</code> instructions, x86 assemblers/disassemblers may recognize variants of the instructions with no arguments. Such variants are equivalent to variants using st(1) as their first argument.</span>
</li>
<li id="cite_note-303"><span class="mw-cite-backlink"><b><a href="#cite_ref-303">^</a></b></span> <span class="reference-text">The 80387 <code>FPREM1</code> instruction differs from the older <code>FPREM</code> (<code>D9 F8</code>) instruction in that the quotient <span class="texhtml mvar" style="font-style:italic;">Q</span> is rounded to integer with round-to-nearest-even rounding rather than the round-to-zero rounding used by <code>FPREM</code>. Like <code>FPREM</code>, <code>FPREM1</code> always computes an exact result with no roundoff errors. Like <code>FPREM</code>, it may also perform a partial computation if the quotient is too large, in which case it must be run again.</span>
</li>
<li id="cite_note-x87_inaccurate_sincos-304"><span class="mw-cite-backlink">^ <a href="#cite_ref-x87_inaccurate_sincos_304-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-x87_inaccurate_sincos_304-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-x87_inaccurate_sincos_304-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text">Due to the x87 FPU performing argument reduction for sin/cos with only about 68 bits of precision, the value of <span class="texhtml mvar" style="font-style:italic;">k</span> used in the calculation of <code>FSIN</code>, <code>FCOS</code> and <code>FSINCOS</code> is not precisely 1.0, but instead given by<sup id="cite_ref-305" class="reference"><a href="#cite_note-305">[121]</a></sup><sup id="cite_ref-306" class="reference"><a href="#cite_note-306">[122]</a></sup><div class="mwe-math-element"><div class="mwe-math-mathml-display mwe-math-mathml-a11y" style="display: none;"><math display="block" xmlns="http://www.w3.org/1998/Math/MathML" alttext="{\displaystyle k{=}{\frac {2^{66}*\pi }{\lfloor 2^{66}*\pi \rfloor }}\approx 1.0000000000000000000012874}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mi>k</mi>
        <mrow class="MJX-TeXAtom-ORD">
          <mo>=</mo>
        </mrow>
        <mrow class="MJX-TeXAtom-ORD">
          <mfrac>
            <mrow>
              <msup>
                <mn>2</mn>
                <mrow class="MJX-TeXAtom-ORD">
                  <mn>66</mn>
                </mrow>
              </msup>
              <mo><!--  --></mo>
              <mi><!--  --></mi>
            </mrow>
            <mrow>
              <mo fence="false" stretchy="false"><!--  --></mo>
              <msup>
                <mn>2</mn>
                <mrow class="MJX-TeXAtom-ORD">
                  <mn>66</mn>
                </mrow>
              </msup>
              <mo><!--  --></mo>
              <mi><!--  --></mi>
              <mo fence="false" stretchy="false"><!--  --></mo>
            </mrow>
          </mfrac>
        </mrow>
        <mo><!--  --></mo>
        <mn>1.0000000000000000000012874</mn>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle k{=}{\frac {2^{66}*\pi }{\lfloor 2^{66}*\pi \rfloor }}\approx 1.0000000000000000000012874}</annotation>
  </semantics>
</math></div><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/7e1161484e9a9dbdcda7c5ae64689225f8318434" class="mwe-math-fallback-image-display mw-invert skin-invert" aria-hidden="true" style="vertical-align: -2.838ex; width:46.455ex; height:6.676ex;" alt="{\displaystyle k{=}{\frac {2^{66}*\pi }{\lfloor 2^{66}*\pi \rfloor }}\approx 1.0000000000000000000012874}"></div>This argument reduction inaccuracy also affects the <code>FPTAN</code> instruction.</span>
</li>
<li id="cite_note-307"><span class="mw-cite-backlink"><b><a href="#cite_ref-307">^</a></b></span> <span class="reference-text">The <code>FCOMI</code>, <code>FCOMIP</code>, <code>FUCOMI</code> and <code>FUCOMIP</code> instructions write their results to the <code>ZF</code>, <code>CF</code> and <code>PF</code> bits of the <code>EFLAGS</code> register. On Intel but not AMD processors, the <code>SF</code>, <code>AF</code> and <code>OF</code> bits of <code>EFLAGS</code> are also zeroed out by these instructions.</span>
</li>
<li id="cite_note-308"><span class="mw-cite-backlink"><b><a href="#cite_ref-308">^</a></b></span> <span class="reference-text">The <code>FXSAVE</code> and <code>FXRSTOR</code> instructions were added in the "Deschutes" revision of Pentium II, and are not present in earlier "Klamath" revision.<br>They are also present in AMD K7.<br>They are also considered an integral part of SSE and are therefore present in all processors with SSE.</span>
</li>
<li id="cite_note-fxsave_sse-309"><span class="mw-cite-backlink">^ <a href="#cite_ref-fxsave_sse_309-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-fxsave_sse_309-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">The <code>FXSAVE</code> and <code>FXRSTOR</code> instructions will save/restore SSE state only on processors that support SSE. Otherwise, they will only save/restore x87 and MMX state.<br>The x87 section of the state saved/restored by <code>FXSAVE</code>/<code>FXRSTOR</code> has a completely different layout than the data structure of the older <code>F(N)SAVE</code>/<code>FRSTOR</code> instructions, enabling faster save/restore by avoiding misaligned loads and stores.</span>
</li>
<li id="cite_note-fxsave_cr0em-310"><span class="mw-cite-backlink">^ <a href="#cite_ref-fxsave_cr0em_310-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-fxsave_cr0em_310-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">When floating-point emulation is enabled with <code class="mw-highlight mw-highlight-lang-text mw-content-ltr" id="" style="" dir="ltr">CR0.EM=1</code>, <code>FXSAVE(64)</code> and <code>FXRSTOR(64)</code> are considered to be x87 instructions and will accordingly produce an <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">#NM</span> (device-not-available) exception. Other than <code>WAIT</code>, these are the only opcodes outside the <code>D8..DF</code> ESC opcode space that exhibit this behavior. (All opcodes in <code>D8..DF</code> will produce <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">#NM</span> if <code class="mw-highlight mw-highlight-lang-text mw-content-ltr" id="" style="" dir="ltr">CR0.EM=1</code>, even for undefined opcodes that would produce <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">#UD</span> otherwise.)</span>
</li>
<li id="cite_note-311"><span class="mw-cite-backlink"><b><a href="#cite_ref-311">^</a></b></span> <span class="reference-text">Unlike the older <code>F(N)SAVE</code> instruction, <code>FXSAVE</code> will not initialize the FPU after saving its state to memory, but instead leave the x87 coprocessor state unmodified.</span>
</li>
</ol></div></div>
<h2><span class="mw-headline" id="SIMD_instructions"><a href="/wiki/SIMD" class="mw-redirect" title="SIMD">SIMD</a> instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=20" title="Edit section: SIMD instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="MMX_instructions"><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a> instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=21" title="Edit section: MMX instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>MMX instructions operate on the mm registers, which are 64 bits wide. They are shared with the FPU registers.
</p>
<h4><span class="mw-headline" id="Original_MMX_instructions">Original MMX instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=22" title="Edit section: Original MMX instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p><i>Added with <a href="/wiki/Pentium_MMX" class="mw-redirect" title="Pentium MMX">Pentium MMX</a></i>
</p>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Meaning</th>
<th>Notes
</th></tr>
<tr>
<td>EMMS</td>
<td>0F 77</td>
<td>Empty MMX Technology State</td>
<td>Marks all x87 FPU registers for use by FPU
</td></tr>
<tr>
<td>MOVD mm, r/m32</td>
<td>0F 6E /r</td>
<td>Move doubleword</td>
<td>
</td></tr>
<tr>
<td>MOVD r/m32, mm</td>
<td>0F 7E /r</td>
<td>Move doubleword</td>
<td>
</td></tr>
<tr>
<td>MOVQ mm/m64, mm</td>
<td>0F 7F /r</td>
<td>Move quadword</td>
<td>
</td></tr>
<tr>
<td>MOVQ mm, mm/m64</td>
<td>0F 6F /r</td>
<td>Move quadword</td>
<td>
</td></tr>
<tr>
<td>MOVQ mm, r/m64</td>
<td><span class="nowrap">REX.W + 0F 6E /r</span></td>
<td>Move quadword</td>
<td>
</td></tr>
<tr>
<td>MOVQ r/m64, mm</td>
<td>REX.W + 0F 7E /r</td>
<td>Move quadword</td>
<td>
</td></tr>
<tr>
<td><span class="nowrap">PACKSSDW mm1, mm2/m64</span></td>
<td>0F 6B /r</td>
<td>Pack doublewords to words (signed with saturation)</td>
<td>
</td></tr>
<tr>
<td>PACKSSWB mm1, mm2/m64</td>
<td>0F 63 /r</td>
<td>Pack words to bytes (signed with saturation)</td>
<td>
</td></tr>
<tr>
<td>PACKUSWB mm, mm/m64</td>
<td>0F 67 /r</td>
<td>Pack words to bytes (unsigned with saturation)</td>
<td>
</td></tr>
<tr>
<td>PADDB mm, mm/m64</td>
<td>0F FC /r</td>
<td>Add packed byte integers</td>
<td>
</td></tr>
<tr>
<td>PADDW mm, mm/m64</td>
<td>0F FD /r</td>
<td>Add packed word integers</td>
<td>
</td></tr>
<tr>
<td>PADDD mm, mm/m64</td>
<td>0F FE /r</td>
<td>Add packed doubleword integers</td>
<td>
</td></tr>
<tr>
<td>PADDSB mm, mm/m64</td>
<td>0F EC /r</td>
<td>Add packed signed byte integers and saturate</td>
<td>
</td></tr>
<tr>
<td>PADDSW mm, mm/m64</td>
<td>0F ED /r</td>
<td>Add packed signed word integers and saturate</td>
<td>
</td></tr>
<tr>
<td>PADDUSB mm, mm/m64</td>
<td>0F DC /r</td>
<td>Add packed unsigned byte integers and saturate</td>
<td>
</td></tr>
<tr>
<td>PADDUSW mm, mm/m64</td>
<td>0F DD /r</td>
<td>Add packed unsigned word integers and saturate</td>
<td>
</td></tr>
<tr>
<td>PAND mm, mm/m64</td>
<td>0F DB /r</td>
<td>Bitwise AND</td>
<td>
</td></tr>
<tr>
<td>PANDN mm, mm/m64</td>
<td>0F DF /r</td>
<td>Bitwise AND NOT</td>
<td>
</td></tr>
<tr>
<td>POR mm, mm/m64</td>
<td>0F EB /r</td>
<td>Bitwise OR</td>
<td>
</td></tr>
<tr>
<td>PXOR mm, mm/m64</td>
<td>0F EF /r</td>
<td>Bitwise XOR</td>
<td>
</td></tr>
<tr>
<td>PCMPEQB mm, mm/m64</td>
<td>0F 74 /r</td>
<td>Compare packed bytes for equality</td>
<td>
</td></tr>
<tr>
<td>PCMPEQW mm, mm/m64</td>
<td>0F 75 /r</td>
<td>Compare packed words for equality</td>
<td>
</td></tr>
<tr>
<td>PCMPEQD mm, mm/m64</td>
<td>0F 76 /r</td>
<td>Compare packed doublewords for equality</td>
<td>
</td></tr>
<tr>
<td>PCMPGTB mm, mm/m64</td>
<td>0F 64 /r</td>
<td>Compare packed signed byte integers for greater than</td>
<td>
</td></tr>
<tr>
<td>PCMPGTW mm, mm/m64</td>
<td>0F 65 /r</td>
<td>Compare packed signed word integers for greater than</td>
<td>
</td></tr>
<tr>
<td>PCMPGTD mm, mm/m64</td>
<td>0F 66 /r</td>
<td>Compare packed signed doubleword integers for greater than</td>
<td>
</td></tr>
<tr>
<td>PMADDWD mm, mm/m64</td>
<td>0F F5 /r</td>
<td>Multiply packed words, add adjacent doubleword results</td>
<td>
</td></tr>
<tr>
<td>PMULHW mm, mm/m64</td>
<td>0F E5 /r</td>
<td>Multiply packed signed word integers, store high 16 bits of results</td>
<td>
</td></tr>
<tr>
<td>PMULLW mm, mm/m64</td>
<td>0F D5 /r</td>
<td>Multiply packed signed word integers, store low 16 bits of results</td>
<td>
</td></tr>
<tr>
<td>PSLLW mm1, imm8</td>
<td>0F 71 /6 ib</td>
<td>Shift left words, shift in zeros</td>
<td>
</td></tr>
<tr>
<td>PSLLW mm, mm/m64</td>
<td>0F F1 /r</td>
<td>Shift left words, shift in zeros</td>
<td>
</td></tr>
<tr>
<td>PSLLD mm, imm8</td>
<td>0F 72 /6 ib</td>
<td>Shift left doublewords, shift in zeros</td>
<td>
</td></tr>
<tr>
<td>PSLLD mm, mm/m64</td>
<td>0F F2 /r</td>
<td>Shift left doublewords, shift in zeros</td>
<td>
</td></tr>
<tr>
<td>PSLLQ mm, imm8</td>
<td>0F 73 /6 ib</td>
<td>Shift left quadword, shift in zeros</td>
<td>
</td></tr>
<tr>
<td>PSLLQ mm, mm/m64</td>
<td>0F F3 /r</td>
<td>Shift left quadword, shift in zeros</td>
<td>
</td></tr>
<tr>
<td>PSRAD mm, imm8</td>
<td>0F 72 /4 ib</td>
<td>Shift right doublewords, shift in sign bits</td>
<td>
</td></tr>
<tr>
<td>PSRAD mm, mm/m64</td>
<td>0F E2 /r</td>
<td>Shift right doublewords, shift in sign bits</td>
<td>
</td></tr>
<tr>
<td>PSRAW mm, imm8</td>
<td>0F 71 /4 ib</td>
<td>Shift right words, shift in sign bits</td>
<td>
</td></tr>
<tr>
<td>PSRAW mm, mm/m64</td>
<td>0F E1 /r</td>
<td>Shift right words, shift in sign bits</td>
<td>
</td></tr>
<tr>
<td>PSRLW mm, imm8</td>
<td>0F 71 /2 ib</td>
<td>Shift right words, shift in zeros</td>
<td>
</td></tr>
<tr>
<td>PSRLW mm, mm/m64</td>
<td>0F D1 /r</td>
<td>Shift right words, shift in zeros</td>
<td>
</td></tr>
<tr>
<td>PSRLD mm, imm8</td>
<td>0F 72 /2 ib</td>
<td>Shift right doublewords, shift in zeros</td>
<td>
</td></tr>
<tr>
<td>PSRLD mm, mm/m64</td>
<td>0F D2 /r</td>
<td>Shift right doublewords, shift in zeros</td>
<td>
</td></tr>
<tr>
<td>PSRLQ mm, imm8</td>
<td>0F 73 /2 ib</td>
<td>Shift right quadword, shift in zeros</td>
<td>
</td></tr>
<tr>
<td>PSRLQ mm, mm/m64</td>
<td>0F D3 /r</td>
<td>Shift right quadword, shift in zeros</td>
<td>
</td></tr>
<tr>
<td>PSUBB mm, mm/m64</td>
<td>0F F8 /r</td>
<td>Subtract packed byte integers</td>
<td>
</td></tr>
<tr>
<td>PSUBW mm, mm/m64</td>
<td>0F F9 /r</td>
<td>Subtract packed word integers</td>
<td>
</td></tr>
<tr>
<td>PSUBD mm, mm/m64</td>
<td>0F FA /r</td>
<td>Subtract packed doubleword integers</td>
<td>
</td></tr>
<tr>
<td>PSUBSB mm, mm/m64</td>
<td>0F E8 /r</td>
<td>Subtract signed packed bytes with saturation</td>
<td>
</td></tr>
<tr>
<td>PSUBSW mm, mm/m64</td>
<td>0F E9 /r</td>
<td>Subtract signed packed words with saturation</td>
<td>
</td></tr>
<tr>
<td>PSUBUSB mm, mm/m64</td>
<td>0F D8 /r</td>
<td>Subtract unsigned packed bytes with saturation</td>
<td>
</td></tr>
<tr>
<td>PSUBUSW mm, mm/m64</td>
<td>0F D9 /r</td>
<td>Subtract unsigned packed words with saturation</td>
<td>
</td></tr>
<tr>
<td>PUNPCKHBW mm, mm/m64</td>
<td>0F 68 /r</td>
<td>Unpack and interleave high-order bytes</td>
<td>
</td></tr>
<tr>
<td>PUNPCKHWD mm, mm/m64</td>
<td>0F 69 /r</td>
<td>Unpack and interleave high-order words</td>
<td>
</td></tr>
<tr>
<td>PUNPCKHDQ mm, mm/m64</td>
<td>0F 6A /r</td>
<td>Unpack and interleave high-order doublewords</td>
<td>
</td></tr>
<tr>
<td>PUNPCKLBW mm, mm/m32</td>
<td>0F 60 /r</td>
<td>Unpack and interleave low-order bytes</td>
<td>
</td></tr>
<tr>
<td>PUNPCKLWD mm, mm/m32</td>
<td>0F 61 /r</td>
<td>Unpack and interleave low-order words</td>
<td>
</td></tr>
<tr>
<td>PUNPCKLDQ mm, mm/m32</td>
<td>0F 62 /r</td>
<td>Unpack and interleave low-order doublewords</td>
<td>
</td></tr></tbody></table>
<h4><span class="mw-headline" id="MMX_instructions_added_in_specific_processors">MMX instructions added in specific processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=23" title="Edit section: MMX instructions added in specific processors"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<h5><span id="MMX_instructions_added_with_MMX.2B_and_SSE"></span><span class="mw-headline" id="MMX_instructions_added_with_MMX+_and_SSE">MMX instructions added with <a href="/wiki/Extended_MMX" title="Extended MMX">MMX+</a> and SSE</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=24" title="Edit section: MMX instructions added with MMX+ and SSE"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h5>
<p>The following MMX instruction were added with SSE. They are also available on the <a href="/wiki/Athlon" title="Athlon">Athlon</a> under the name MMX+.
</p>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Meaning
</th></tr>
<tr>
<td>MASKMOVQ mm1, mm2</td>
<td>0F F7 /r</td>
<td>Masked Move of Quadword
</td></tr>
<tr>
<td>MOVNTQ m64, mm</td>
<td>0F E7 /r</td>
<td>Move Quadword Using Non-Temporal Hint
</td></tr>
<tr>
<td><span class="nowrap">PSHUFW mm1, mm2/m64, imm8</span></td>
<td><span class="nowrap">0F 70 /r ib</span></td>
<td>Shuffle Packed Words
</td></tr>
<tr>
<td>PINSRW mm, r32/m16, imm8</td>
<td>0F C4 /r</td>
<td>Insert Word
</td></tr>
<tr>
<td>PEXTRW reg, mm, imm8</td>
<td>0F C5 /r</td>
<td>Extract Word
</td></tr>
<tr>
<td>PMOVMSKB reg, mm</td>
<td>0F D7 /r</td>
<td>Move Byte Mask
</td></tr>
<tr>
<td>PMINUB mm1, mm2/m64</td>
<td>0F DA /r</td>
<td>Minimum of Packed Unsigned Byte Integers
</td></tr>
<tr>
<td>PMAXUB mm1, mm2/m64</td>
<td>0F DE /r</td>
<td>Maximum of Packed Unsigned Byte Integers
</td></tr>
<tr>
<td>PAVGB mm1, mm2/m64</td>
<td>0F E0 /r</td>
<td>Average Packed Integers
</td></tr>
<tr>
<td>PAVGW mm1, mm2/m64</td>
<td>0F E3 /r</td>
<td>Average Packed Integers
</td></tr>
<tr>
<td>PMULHUW mm1, mm2/m64</td>
<td>0F E4 /r</td>
<td>Multiply Packed Unsigned Integers and Store High Result
</td></tr>
<tr>
<td>PMINSW mm1, mm2/m64</td>
<td>0F EA /r</td>
<td>Minimum of Packed Signed Word Integers
</td></tr>
<tr>
<td>PMAXSW mm1, mm2/m64</td>
<td>0F EE /r</td>
<td>Maximum of Packed Signed Word Integers
</td></tr>
<tr>
<td>PSADBW mm1, mm2/m64</td>
<td>0F F6 /r</td>
<td>Compute Sum of Absolute Differences
</td></tr></tbody></table>
<h5><span class="mw-headline" id="MMX_instructions_added_with_SSE2">MMX instructions added with SSE2</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=25" title="Edit section: MMX instructions added with SSE2"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h5>
<p>The following MMX instructions were added with SSE2:
</p>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Meaning
</th></tr>
<tr>
<td>PADDQ mm, mm/m64</td>
<td>0F D4 /r</td>
<td>Add packed quadword integers
</td></tr>
<tr>
<td>PSUBQ mm1, mm2/m64</td>
<td>0F FB /r</td>
<td>Subtract packed quadword integers
</td></tr>
<tr>
<td>PMULUDQ mm1, mm2/m64</td>
<td>0F F4 /r</td>
<td>Multiply unsigned doubleword integer
</td></tr></tbody></table>
<h5><span class="mw-headline" id="MMX_instructions_added_with_SSSE3">MMX instructions added with SSSE3</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=26" title="Edit section: MMX instructions added with SSSE3"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h5>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Meaning
</th></tr>
<tr>
<td>PSIGNB mm1, mm2/m64</td>
<td>0F 38 08 /r</td>
<td>Negate/zero/preserve packed byte integers depending on corresponding sign
</td></tr>
<tr>
<td>PSIGNW mm1, mm2/m64</td>
<td>0F 38 09 /r</td>
<td>Negate/zero/preserve packed word integers depending on corresponding sign
</td></tr>
<tr>
<td>PSIGND mm1, mm2/m64</td>
<td>0F 38 0A /r</td>
<td>Negate/zero/preserve packed doubleword integers depending on corresponding sign
</td></tr>
<tr>
<td>PSHUFB mm1, mm2/m64</td>
<td>0F 38 00 /r</td>
<td>Shuffle bytes
</td></tr>
<tr>
<td>PMULHRSW mm1, mm2/m64</td>
<td>0F 38 0B /r</td>
<td>Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits
</td></tr>
<tr>
<td>PMADDUBSW mm1, mm2/m64</td>
<td>0F 38 04 /r</td>
<td>Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words
</td></tr>
<tr>
<td>PHSUBW mm1, mm2/m64</td>
<td>0F 38 05 /r</td>
<td>Subtract and pack 16-bit signed integers horizontally
</td></tr>
<tr>
<td>PHSUBSW mm1, mm2/m64</td>
<td>0F 38 07 /r</td>
<td>Subtract and pack 16-bit signed integer horizontally with saturation
</td></tr>
<tr>
<td>PHSUBD mm1, mm2/m64</td>
<td>0F 38 06 /r</td>
<td>Subtract and pack 32-bit signed integers horizontally
</td></tr>
<tr>
<td>PHADDSW mm1, mm2/m64</td>
<td>0F 38 03 /r</td>
<td>Add and pack 16-bit signed integers horizontally, pack saturated integers to mm1.
</td></tr>
<tr>
<td>PHADDW mm1, mm2/m64</td>
<td>0F 38 01 /r</td>
<td>Add and pack 16-bit integers horizontally
</td></tr>
<tr>
<td>PHADDD mm1, mm2/m64</td>
<td>0F 38 02 /r</td>
<td>Add and pack 32-bit integers horizontally
</td></tr>
<tr>
<td><span class="nowrap">PALIGNR mm1, mm2/m64, imm8</span></td>
<td><span class="nowrap">0F 3A 0F /r ib</span></td>
<td>Concatenate destination and source operands, extract byte-aligned result shifted to the right
</td></tr>
<tr>
<td>PABSB mm1, mm2/m64</td>
<td>0F 38 1C /r</td>
<td>Compute the absolute value of bytes and store unsigned result
</td></tr>
<tr>
<td>PABSW mm1, mm2/m64</td>
<td>0F 38 1D /r</td>
<td>Compute the absolute value of 16-bit integers and store unsigned result
</td></tr>
<tr>
<td>PABSD mm1, mm2/m64</td>
<td>0F 38 1E /r</td>
<td>Compute the absolute value of 32-bit integers and store unsigned result
</td></tr></tbody></table>
<h3><span class="mw-headline" id="SSE_instructions"><a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a> instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=27" title="Edit section: SSE instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p><i>Added with <a href="/wiki/Pentium_III" title="Pentium III">Pentium III</a></i>
</p><p>SSE instructions operate on xmm registers, which are 128 bit wide.
</p><p>SSE consists of the following SSE SIMD floating-point instructions:
</p>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Meaning
</th></tr>
<tr>
<td>ANDPS* xmm1, xmm2/m128</td>
<td>0F 54 /r</td>
<td>Bitwise Logical AND of Packed Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>ANDNPS* xmm1, xmm2/m128</td>
<td>0F 55 /r</td>
<td>Bitwise Logical AND NOT of Packed Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>ORPS* xmm1, xmm2/m128</td>
<td>0F 56 /r</td>
<td>Bitwise Logical OR of Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>XORPS* xmm1, xmm2/m128</td>
<td>0F 57 /r</td>
<td>Bitwise Logical XOR for Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>MOVUPS xmm1, xmm2/m128</td>
<td>0F 10 /r</td>
<td>Move Unaligned Packed Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>MOVSS xmm1, xmm2/m32</td>
<td>F3 0F 10 /r</td>
<td>Move Scalar Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>MOVUPS xmm2/m128, xmm1</td>
<td>0F 11 /r</td>
<td>Move Unaligned Packed Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>MOVSS xmm2/m32, xmm1</td>
<td>F3 0F 11 /r</td>
<td>Move Scalar Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>MOVLPS xmm, m64</td>
<td>0F 12 /r</td>
<td>Move Low Packed Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>MOVHLPS xmm1, xmm2</td>
<td>0F 12 /r</td>
<td>Move Packed Single-Precision Floating-Point Values High to Low
</td></tr>
<tr>
<td>MOVLPS m64, xmm</td>
<td>0F 13 /r</td>
<td>Move Low Packed Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>UNPCKLPS xmm1, xmm2/m128</td>
<td>0F 14 /r</td>
<td>Unpack and Interleave Low Packed Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>UNPCKHPS xmm1, xmm2/m128</td>
<td>0F 15 /r</td>
<td>Unpack and Interleave High Packed Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>MOVHPS xmm, m64</td>
<td>0F 16 /r</td>
<td>Move High Packed Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>MOVLHPS xmm1, xmm2</td>
<td>0F 16 /r</td>
<td>Move Packed Single-Precision Floating-Point Values Low to High
</td></tr>
<tr>
<td>MOVHPS m64, xmm</td>
<td>0F 17 /r</td>
<td>Move High Packed Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>MOVAPS xmm1, xmm2/m128</td>
<td>0F 28 /r</td>
<td>Move Aligned Packed Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>MOVAPS xmm2/m128, xmm1</td>
<td>0F 29 /r</td>
<td>Move Aligned Packed Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>MOVNTPS m128, xmm1</td>
<td>0F 2B /r</td>
<td>Move Aligned Four Packed Single-FP Non Temporal
</td></tr>
<tr>
<td>MOVMSKPS reg, xmm</td>
<td>0F 50 /r</td>
<td>Extract Packed Single-Precision Floating-Point 4-bit Sign Mask. The upper bits of the register are filled with zeros.
</td></tr>
<tr>
<td>CVTPI2PS xmm, mm/m64</td>
<td>0F 2A /r</td>
<td>Convert Packed Dword Integers to Packed Single-Precision FP Values
</td></tr>
<tr>
<td>CVTSI2SS xmm, r/m32</td>
<td>F3 0F 2A /r</td>
<td>Convert Dword Integer to Scalar Single-Precision FP Value
</td></tr>
<tr>
<td>CVTSI2SS xmm, r/m64</td>
<td>F3 REX.W 0F 2A /r</td>
<td>Convert Qword Integer to Scalar Single-Precision FP Value
</td></tr>
<tr>
<td>CVTTPS2PI mm, xmm/m64</td>
<td>0F 2C /r</td>
<td>Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers
</td></tr>
<tr>
<td>CVTTSS2SI r32, xmm/m32</td>
<td>F3 0F 2C /r</td>
<td>Convert with Truncation Scalar Single-Precision FP Value to Dword Integer
</td></tr>
<tr>
<td>CVTTSS2SI r64, xmm1/m32</td>
<td>F3 REX.W 0F 2C /r</td>
<td>Convert with Truncation Scalar Single-Precision FP Value to Qword Integer
</td></tr>
<tr>
<td>CVTPS2PI mm, xmm/m64</td>
<td>0F 2D /r</td>
<td>Convert Packed Single-Precision FP Values to Packed Dword Integers
</td></tr>
<tr>
<td>CVTSS2SI r32, xmm/m32</td>
<td>F3 0F 2D /r</td>
<td>Convert Scalar Single-Precision FP Value to Dword Integer
</td></tr>
<tr>
<td>CVTSS2SI r64, xmm1/m32</td>
<td><span class="nowrap">F3 REX.W 0F 2D /r</span></td>
<td>Convert Scalar Single-Precision FP Value to Qword Integer
</td></tr>
<tr>
<td>UCOMISS xmm1, xmm2/m32</td>
<td>0F 2E /r</td>
<td>Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS
</td></tr>
<tr>
<td>COMISS xmm1, xmm2/m32</td>
<td>0F 2F /r</td>
<td>Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS
</td></tr>
<tr>
<td>SQRTPS xmm1, xmm2/m128</td>
<td>0F 51 /r</td>
<td>Compute Square Roots of Packed Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>SQRTSS xmm1, xmm2/m32</td>
<td>F3 0F 51 /r</td>
<td>Compute Square Root of Scalar Single-Precision Floating-Point Value
</td></tr>
<tr>
<td>RSQRTPS xmm1, xmm2/m128</td>
<td>0F 52 /r</td>
<td>Compute Reciprocal of Square Root of Packed Single-Precision Floating-Point Value
</td></tr>
<tr>
<td>RSQRTSS xmm1, xmm2/m32</td>
<td>F3 0F 52 /r</td>
<td>Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value
</td></tr>
<tr>
<td>RCPPS xmm1, xmm2/m128</td>
<td>0F 53 /r</td>
<td>Compute Reciprocal of Packed Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>RCPSS xmm1, xmm2/m32</td>
<td>F3 0F 53 /r</td>
<td>Compute Reciprocal of Scalar Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>ADDPS xmm1, xmm2/m128</td>
<td>0F 58 /r</td>
<td>Add Packed Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>ADDSS xmm1, xmm2/m32</td>
<td>F3 0F 58 /r</td>
<td>Add Scalar Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>MULPS xmm1, xmm2/m128</td>
<td>0F 59 /r</td>
<td>Multiply Packed Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>MULSS xmm1, xmm2/m32</td>
<td>F3 0F 59 /r</td>
<td>Multiply Scalar Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>SUBPS xmm1, xmm2/m128</td>
<td>0F 5C /r</td>
<td>Subtract Packed Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>SUBSS xmm1, xmm2/m32</td>
<td>F3 0F 5C /r</td>
<td>Subtract Scalar Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>MINPS xmm1, xmm2/m128</td>
<td>0F 5D /r</td>
<td>Return Minimum Packed Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>MINSS xmm1, xmm2/m32</td>
<td>F3 0F 5D /r</td>
<td>Return Minimum Scalar Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>DIVPS xmm1, xmm2/m128</td>
<td>0F 5E /r</td>
<td>Divide Packed Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>DIVSS xmm1, xmm2/m32</td>
<td>F3 0F 5E /r</td>
<td>Divide Scalar Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>MAXPS xmm1, xmm2/m128</td>
<td>0F 5F /r</td>
<td>Return Maximum Packed Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>MAXSS xmm1, xmm2/m32</td>
<td>F3 0F 5F /r</td>
<td>Return Maximum Scalar Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>LDMXCSR m32</td>
<td>0F AE /2</td>
<td>Load MXCSR Register State
</td></tr>
<tr>
<td>STMXCSR m32</td>
<td>0F AE /3</td>
<td>Store MXCSR Register State
</td></tr>
<tr>
<td>CMPPS xmm1, xmm2/m128, imm8</td>
<td>0F C2 /r ib</td>
<td>Compare Packed Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>CMPSS xmm1, xmm2/m32, imm8</td>
<td>F3 0F C2 /r ib</td>
<td>Compare Scalar Single-Precision Floating-Point Values
</td></tr>
<tr>
<td><span class="nowrap">SHUFPS xmm1, xmm2/m128, imm8</span></td>
<td>0F C6 /r ib</td>
<td>Shuffle Packed Single-Precision Floating-Point Values
</td></tr></tbody></table>
<p>* The floating point single bitwise operations ANDPS, ANDNPS, ORPS and XORPS produce the same result as the SSE2 integer (PAND, PANDN, POR, PXOR) and double ones (ANDPD, ANDNPD, ORPD, XORPD), but can introduce extra latency for domain changes when applied values of the wrong type.<sup id="cite_ref-312" class="reference"><a href="#cite_note-312">[123]</a></sup>
</p>
<h3><span class="mw-headline" id="SSE2_instructions"><a href="/wiki/SSE2" title="SSE2">SSE2</a> instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=28" title="Edit section: SSE2 instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p><i>Added with <a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a></i>
</p>
<h4><span class="mw-headline" id="SSE2_SIMD_floating-point_instructions">SSE2 SIMD floating-point instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=29" title="Edit section: SSE2 SIMD floating-point instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<h5><span class="mw-headline" id="SSE2_data_movement_instructions">SSE2 data movement instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=30" title="Edit section: SSE2 data movement instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h5>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Meaning
</th></tr>
<tr>
<td><a href="/wiki/MOVAPD" title="MOVAPD">MOVAPD</a> xmm1, xmm2/m128</td>
<td>66 0F 28 /r</td>
<td>Move Aligned Packed Double-Precision Floating-Point Values
</td></tr>
<tr>
<td>MOVAPD xmm2/m128, xmm1</td>
<td>66 0F 29 /r</td>
<td>Move Aligned Packed Double-Precision Floating-Point Values
</td></tr>
<tr>
<td>MOVNTPD m128, xmm1</td>
<td>66 0F 2B /r</td>
<td>Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint
</td></tr>
<tr>
<td><a href="/wiki/MOVHPD" title="MOVHPD">MOVHPD</a> xmm1, m64</td>
<td>66 0F 16 /r</td>
<td>Move High Packed Double-Precision Floating-Point Value
</td></tr>
<tr>
<td>MOVHPD m64, xmm1</td>
<td>66 0F 17 /r</td>
<td>Move High Packed Double-Precision Floating-Point Value
</td></tr>
<tr>
<td>MOVLPD xmm1, m64</td>
<td>66 0F 12 /r</td>
<td>Move Low Packed Double-Precision Floating-Point Value
</td></tr>
<tr>
<td>MOVLPD m64, xmm1</td>
<td>66 0F 13/r</td>
<td>Move Low Packed Double-Precision Floating-Point Value
</td></tr>
<tr>
<td>MOVUPD xmm1, xmm2/m128</td>
<td>66 0F 10 /r</td>
<td>Move Unaligned Packed Double-Precision Floating-Point Values
</td></tr>
<tr>
<td>MOVUPD xmm2/m128, xmm1</td>
<td>66 0F 11 /r</td>
<td>Move Unaligned Packed Double-Precision Floating-Point Values
</td></tr>
<tr>
<td>MOVMSKPD reg, xmm</td>
<td>66 0F 50 /r</td>
<td>Extract Packed Double-Precision Floating-Point Sign Mask
</td></tr>
<tr>
<td>MOVSD* xmm1, xmm2/m64</td>
<td>F2 0F 10 /r</td>
<td>Move or Merge Scalar Double-Precision Floating-Point Value
</td></tr>
<tr>
<td>MOVSD xmm1/m64, xmm2</td>
<td>F2 0F 11 /r</td>
<td>Move or Merge Scalar Double-Precision Floating-Point Value
</td></tr></tbody></table>
<h5><span class="mw-headline" id="SSE2_packed_arithmetic_instructions">SSE2 packed arithmetic instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=31" title="Edit section: SSE2 packed arithmetic instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h5>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Meaning
</th></tr>
<tr>
<td>ADDPD xmm1, xmm2/m128</td>
<td>66 0F 58 /r</td>
<td>Add Packed Double-Precision Floating-Point Values
</td></tr>
<tr>
<td>ADDSD xmm1, xmm2/m64</td>
<td>F2 0F 58 /r</td>
<td>Add Low Double-Precision Floating-Point Value
</td></tr>
<tr>
<td>DIVPD xmm1, xmm2/m128</td>
<td>66 0F 5E /r</td>
<td>Divide Packed Double-Precision Floating-Point Values
</td></tr>
<tr>
<td>DIVSD xmm1, xmm2/m64</td>
<td>F2 0F 5E /r</td>
<td>Divide Scalar Double-Precision Floating-Point Value
</td></tr>
<tr>
<td>MAXPD xmm1, xmm2/m128</td>
<td>66 0F 5F /r</td>
<td>Maximum of Packed Double-Precision Floating-Point Values
</td></tr>
<tr>
<td>MAXSD xmm1, xmm2/m64</td>
<td>F2 0F 5F /r</td>
<td>Return Maximum Scalar Double-Precision Floating-Point Value
</td></tr>
<tr>
<td>MINPD xmm1, xmm2/m128</td>
<td>66 0F 5D /r</td>
<td>Minimum of Packed Double-Precision Floating-Point Values
</td></tr>
<tr>
<td>MINSD xmm1, xmm2/m64</td>
<td>F2 0F 5D /r</td>
<td>Return Minimum Scalar Double-Precision Floating-Point Value
</td></tr>
<tr>
<td>MULPD xmm1, xmm2/m128</td>
<td>66 0F 59 /r</td>
<td>Multiply Packed Double-Precision Floating-Point Values
</td></tr>
<tr>
<td>MULSD xmm1,xmm2/m64</td>
<td>F2 0F 59 /r</td>
<td>Multiply Scalar Double-Precision Floating-Point Value
</td></tr>
<tr>
<td>SQRTPD xmm1, xmm2/m128</td>
<td>66 0F 51 /r</td>
<td>Square Root of Double-Precision Floating-Point Values
</td></tr>
<tr>
<td>SQRTSD xmm1,xmm2/m64</td>
<td>F2 0F 51/r</td>
<td>Compute Square Root of Scalar Double-Precision Floating-Point Value
</td></tr>
<tr>
<td>SUBPD xmm1, xmm2/m128</td>
<td>66 0F 5C /r</td>
<td>Subtract Packed Double-Precision Floating-Point Values
</td></tr>
<tr>
<td>SUBSD xmm1, xmm2/m64</td>
<td>F2 0F 5C /r</td>
<td>Subtract Scalar Double-Precision Floating-Point Value
</td></tr></tbody></table>
<h5><span class="mw-headline" id="SSE2_logical_instructions">SSE2 logical instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=32" title="Edit section: SSE2 logical instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h5>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Meaning
</th></tr>
<tr>
<td>ANDPD xmm1, xmm2/m128</td>
<td>66 0F 54 /r</td>
<td>Bitwise Logical AND of Packed Double Precision Floating-Point Values
</td></tr>
<tr>
<td>ANDNPD xmm1, xmm2/m128</td>
<td>66 0F 55 /r</td>
<td>Bitwise Logical AND NOT of Packed Double Precision Floating-Point Values
</td></tr>
<tr>
<td>ORPD xmm1, xmm2/m128</td>
<td>66 0F 56/r</td>
<td>Bitwise Logical OR of Packed Double Precision Floating-Point Values
</td></tr>
<tr>
<td>XORPD xmm1, xmm2/m128</td>
<td>66 0F 57/r</td>
<td>Bitwise Logical XOR of Packed Double Precision Floating-Point Values
</td></tr></tbody></table>
<h5><span class="mw-headline" id="SSE2_compare_instructions">SSE2 compare instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=33" title="Edit section: SSE2 compare instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h5>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Meaning
</th></tr>
<tr>
<td>CMPPD xmm1, xmm2/m128, imm8</td>
<td>66 0F C2 /r ib</td>
<td>Compare Packed Double-Precision Floating-Point Values
</td></tr>
<tr>
<td>CMPSD* xmm1, xmm2/m64, imm8</td>
<td>F2 0F C2 /r ib</td>
<td>Compare Low Double-Precision Floating-Point Values
</td></tr>
<tr>
<td>COMISD xmm1, xmm2/m64</td>
<td>66 0F 2F /r</td>
<td>Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS
</td></tr>
<tr>
<td>UCOMISD xmm1, xmm2/m64</td>
<td>66 0F 2E /r</td>
<td>Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS
</td></tr></tbody></table>
<h5><span class="mw-headline" id="SSE2_shuffle_and_unpack_instructions">SSE2 shuffle and unpack instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=34" title="Edit section: SSE2 shuffle and unpack instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h5>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Meaning
</th></tr>
<tr>
<td>SHUFPD xmm1, xmm2/m128, imm8</td>
<td>66 0F C6 /r ib</td>
<td>Packed Interleave Shuffle of Pairs of Double-Precision Floating-Point Values
</td></tr>
<tr>
<td>UNPCKHPD xmm1, xmm2/m128</td>
<td>66 0F 15 /r</td>
<td>Unpack and Interleave High Packed Double-Precision Floating-Point Values
</td></tr>
<tr>
<td>UNPCKLPD xmm1, xmm2/m128</td>
<td>66 0F 14 /r</td>
<td>Unpack and Interleave Low Packed Double-Precision Floating-Point Values
</td></tr></tbody></table>
<h5><span class="mw-headline" id="SSE2_conversion_instructions">SSE2 conversion instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=35" title="Edit section: SSE2 conversion instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h5>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Meaning
</th></tr>
<tr>
<td>CVTDQ2PD xmm1, xmm2/m64</td>
<td>F3 0F E6 /r</td>
<td>Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values
</td></tr>
<tr>
<td>CVTDQ2PS xmm1, xmm2/m128</td>
<td>0F 5B /r</td>
<td>Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>CVTPD2DQ xmm1, xmm2/m128</td>
<td>F2 0F E6 /r</td>
<td>Convert Packed Double-Precision Floating-Point Values to Packed Doubleword Integers
</td></tr>
<tr>
<td>CVTPD2PI mm, xmm/m128</td>
<td>66 0F 2D /r</td>
<td>Convert Packed Double-Precision FP Values to Packed Dword Integers
</td></tr>
<tr>
<td>CVTPD2PS xmm1, xmm2/m128</td>
<td>66 0F 5A /r</td>
<td>Convert Packed Double-Precision Floating-Point Values to Packed Single-Precision Floating-Point Values
</td></tr>
<tr>
<td>CVTPI2PD xmm, mm/m64</td>
<td>66 0F 2A /r</td>
<td>Convert Packed Dword Integers to Packed Double-Precision FP Values
</td></tr>
<tr>
<td>CVTPS2DQ xmm1, xmm2/m128</td>
<td>66 0F 5B /r</td>
<td>Convert Packed Single-Precision Floating-Point Values to Packed Signed Doubleword Integer Values
</td></tr>
<tr>
<td>CVTPS2PD xmm1, xmm2/m64</td>
<td>0F 5A /r</td>
<td>Convert Packed Single-Precision Floating-Point Values to Packed Double-Precision Floating-Point Values
</td></tr>
<tr>
<td>CVTSD2SI r32, xmm1/m64</td>
<td>F2 0F 2D /r</td>
<td>Convert Scalar Double-Precision Floating-Point Value to Doubleword Integer
</td></tr>
<tr>
<td>CVTSD2SI r64, xmm1/m64</td>
<td>F2 REX.W 0F 2D /r</td>
<td>Convert Scalar Double-Precision Floating-Point Value to Quadword Integer With Sign Extension
</td></tr>
<tr>
<td>CVTSD2SS xmm1, xmm2/m64</td>
<td>F2 0F 5A /r</td>
<td>Convert Scalar Double-Precision Floating-Point Value to Scalar Single-Precision Floating-Point Value
</td></tr>
<tr>
<td>CVTSI2SD xmm1, r32/m32</td>
<td>F2 0F 2A /r</td>
<td>Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value
</td></tr>
<tr>
<td>CVTSI2SD xmm1, r/m64</td>
<td>F2 REX.W 0F 2A /r</td>
<td>Convert Quadword Integer to Scalar Double-Precision Floating-Point value
</td></tr>
<tr>
<td>CVTSS2SD xmm1, xmm2/m32</td>
<td>F3 0F 5A /r</td>
<td>Convert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value
</td></tr>
<tr>
<td>CVTTPD2DQ xmm1, xmm2/m128</td>
<td>66 0F E6 /r</td>
<td>Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword Integers
</td></tr>
<tr>
<td>CVTTPD2PI mm, xmm/m128</td>
<td>66 0F 2C /r</td>
<td>Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers
</td></tr>
<tr>
<td>CVTTPS2DQ xmm1, xmm2/m128</td>
<td>F3 0F 5B /r</td>
<td>Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Signed Doubleword Integer Values
</td></tr>
<tr>
<td>CVTTSD2SI r32, xmm1/m64</td>
<td>F2 0F 2C /r</td>
<td>Convert with Truncation Scalar Double-Precision Floating-Point Value to Signed Dword Integer
</td></tr>
<tr>
<td>CVTTSD2SI r64, xmm1/m64</td>
<td>F2 REX.W 0F 2C /r</td>
<td>Convert with Truncation Scalar Double-Precision Floating-Point Value To Signed Qword Integer
</td></tr></tbody></table>
<ul><li>CMPSD <i>and</i> MOVSD <i>have the same name as the <a href="/wiki/String_(computer_science)" title="String (computer science)">string</a> instruction mnemonics</i> CMPSD (CMPS) <i>and</i> MOVSD (MOVS)<i>; however, the former refer to scalar <a href="/wiki/Double_precision" class="mw-redirect" title="Double precision">double-precision</a> <a href="/wiki/Floating_point" class="mw-redirect" title="Floating point">floating-points</a> whereas the latter refer to <a href="/wiki/Integer_(computer_science)" title="Integer (computer science)">doubleword</a> strings. Assemblers disambiguate them based on the presence or absence of operands.</i></li></ul>
<h4><span class="mw-headline" id="SSE2_SIMD_integer_instructions">SSE2 SIMD integer instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=36" title="Edit section: SSE2 SIMD integer instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<h5><span class="mw-headline" id="SSE2_MMX-like_instructions_extended_to_SSE_registers">SSE2 MMX-like instructions extended to SSE registers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=37" title="Edit section: SSE2 MMX-like instructions extended to SSE registers"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h5>
<p>SSE2 allows execution of MMX instructions on SSE registers, processing twice the amount of data at once.
</p>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Meaning
</th></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">MOVD xmm, r/m32</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F 6E /r</span></span></td>
<td>Move doubleword
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">MOVD r/m32, xmm</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F 7E /r</span></span></td>
<td>Move doubleword
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">MOVQ xmm1, xmm2/m64</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">F3 0F 7E /r</span></span></td>
<td>Move quadword
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">MOVQ xmm2/m64, xmm1</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F D6 /r</span></span></td>
<td>Move quadword
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">MOVQ r/m64, xmm</span></span></td>
<td>66 REX.W 0F 7E /r</td>
<td>Move quadword
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">MOVQ xmm, r/m64</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 REX.W 0F 6E /r</span></span></td>
<td>Move quadword
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PMOVMSKB reg, xmm</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F D7 /r</span></span></td>
<td>Move a byte mask, zeroing the upper bits of the register
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PEXTRW reg, xmm, imm8</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F C5 /r ib</span></span></td>
<td>Extract specified word and move it to reg, setting bits 15-0 and zeroing the rest
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PINSRW xmm, r32/m16, imm8</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F C4 /r ib</span></span></td>
<td>Move low word at the specified word position
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PACKSSDW xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F 6B /r</span></span></td>
<td>Converts 4 packed signed doubleword integers into 8 packed signed word integers with saturation
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PACKSSWB xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F 63 /r</span></span></td>
<td>Converts 8 packed signed word integers into 16 packed signed byte integers with saturation
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PACKUSWB xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F 67 /r</span></span></td>
<td>Converts 8 signed word integers into 16 unsigned byte integers with saturation
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PADDB xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F FC /r</span></span></td>
<td>Add packed byte integers
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PADDW xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F FD /r</span></span></td>
<td>Add packed word integers
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PADDD xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F FE /r</span></span></td>
<td>Add packed doubleword integers
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PADDQ xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F D4 /r</span></span></td>
<td>Add packed quadword integers.
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PADDSB xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F EC /r</span></span></td>
<td>Add packed signed byte integers with saturation
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PADDSW xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F ED /r</span></span></td>
<td>Add packed signed word integers with saturation
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PADDUSB xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F DC /r</span></span></td>
<td>Add packed unsigned byte integers with saturation
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PADDUSW xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F DD /r</span></span></td>
<td>Add packed unsigned word integers with saturation
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PAND xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F DB /r</span></span></td>
<td>Bitwise AND
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PANDN xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F DF /r</span></span></td>
<td>Bitwise AND NOT
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">POR xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F EB /r</span></span></td>
<td>Bitwise OR
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PXOR xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F EF /r</span></span></td>
<td>Bitwise XOR
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PCMPEQB xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F 74 /r</span></span></td>
<td>Compare packed bytes for equality.
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PCMPEQW xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F 75 /r</span></span></td>
<td>Compare packed words for equality.
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PCMPEQD xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F 76 /r</span></span></td>
<td>Compare packed doublewords for equality.
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PCMPGTB xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F 64 /r</span></span></td>
<td>Compare packed signed byte integers for greater than
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PCMPGTW xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F 65 /r</span></span></td>
<td>Compare packed signed word integers for greater than
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PCMPGTD xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F 66 /r</span></span></td>
<td>Compare packed signed doubleword integers for greater than
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PMULLW xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F D5 /r</span></span></td>
<td>Multiply packed signed word integers with saturation
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PMULHW xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F E5 /r</span></span></td>
<td>Multiply the packed signed word integers, store the high 16 bits of the results
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PMULHUW xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F E4 /r</span></span></td>
<td>Multiply packed unsigned word integers, store the high 16 bits of the results
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PMULUDQ xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F F4 /r</span></span></td>
<td>Multiply packed unsigned doubleword integers
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PSLLW xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F F1 /r</span></span></td>
<td>Shift words left while shifting in 0s
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PSLLW xmm1, imm8</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F 71 /6 ib</span></span></td>
<td>Shift words left while shifting in 0s
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PSLLD xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F F2 /r</span></span></td>
<td>Shift doublewords left while shifting in 0s
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PSLLD xmm1, imm8</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F 72 /6 ib</span></span></td>
<td>Shift doublewords left while shifting in 0s
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PSLLQ xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F F3 /r</span></span></td>
<td>Shift quadwords left while shifting in 0s
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PSLLQ xmm1, imm8</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F 73 /6 ib</span></span></td>
<td>Shift quadwords left while shifting in 0s
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PSRAD xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F E2 /r</span></span></td>
<td>Shift doubleword right while shifting in sign bits
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PSRAD xmm1, imm8</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F 72 /4 ib</span></span></td>
<td>Shift doublewords right while shifting in sign bits
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PSRAW xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F E1 /r</span></span></td>
<td>Shift words right while shifting in sign bits
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PSRAW xmm1, imm8</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F 71 /4 ib</span></span></td>
<td>Shift words right while shifting in sign bits
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PSRLW xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F D1 /r</span></span></td>
<td>Shift words right while shifting in 0s
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PSRLW xmm1, imm8</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F 71 /2 ib</span></span></td>
<td>Shift words right while shifting in 0s
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PSRLD xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F D2 /r</span></span></td>
<td>Shift doublewords right while shifting in 0s
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PSRLD xmm1, imm8</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F 72 /2 ib</span></span></td>
<td>Shift doublewords right while shifting in 0s
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PSRLQ xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F D3 /r</span></span></td>
<td>Shift quadwords right while shifting in 0s
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PSRLQ xmm1, imm8</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F 73 /2 ib</span></span></td>
<td>Shift quadwords right while shifting in 0s
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PSUBB xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F F8 /r</span></span></td>
<td>Subtract packed byte integers
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PSUBW xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F F9 /r</span></span></td>
<td>Subtract packed word integers
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PSUBD xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F FA /r</span></span></td>
<td>Subtract packed doubleword integers
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PSUBQ xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F FB /r</span></span></td>
<td>Subtract packed quadword integers.
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PSUBSB xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F E8 /r</span></span></td>
<td>Subtract packed signed byte integers with saturation
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PSUBSW xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F E9 /r</span></span></td>
<td>Subtract packed signed word integers with saturation
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PMADDWD xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F F5 /r</span></span></td>
<td>Multiply the packed word integers, add adjacent doubleword results
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PSUBUSB xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F D8 /r</span></span></td>
<td>Subtract packed unsigned byte integers with saturation
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PSUBUSW xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F D9 /r</span></span></td>
<td>Subtract packed unsigned word integers with saturation
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PUNPCKHBW xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F 68 /r</span></span></td>
<td>Unpack and interleave high-order bytes
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PUNPCKHWD xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F 69 /r</span></span></td>
<td>Unpack and interleave high-order words
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PUNPCKHDQ xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F 6A /r</span></span></td>
<td>Unpack and interleave high-order doublewords
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PUNPCKLBW xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F 60 /r</span></span></td>
<td>Interleave low-order bytes
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PUNPCKLWD xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F 61 /r</span></span></td>
<td>Interleave low-order words
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PUNPCKLDQ xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F 62 /r</span></span></td>
<td>Interleave low-order doublewords
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PAVGB xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F E0, /r</span></span></td>
<td>Average packed unsigned byte integers with rounding
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PAVGW xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F E3 /r</span></span></td>
<td>Average packed unsigned word integers with rounding
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PMINUB xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F DA /r</span></span></td>
<td>Compare packed unsigned byte integers and store packed minimum values
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PMINSW xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F EA /r</span></span></td>
<td>Compare packed signed word integers and store packed minimum values
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PMAXSW xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F EE /r</span></span></td>
<td>Compare packed signed word integers and store maximum packed values
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PMAXUB xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F DE /r</span></span></td>
<td>Compare packed unsigned byte integers and store packed maximum values
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">PSADBW xmm1, xmm2/m128</span></span></td>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">66 0F F6 /r</span></span></td>
<td>Computes the absolute differences of the packed unsigned byte integers; the 8 low differences and 8 high differences are then summed separately to produce two unsigned word integer results
</td></tr></tbody></table>
<h5><span class="mw-headline" id="SSE2_integer_instructions_for_SSE_registers_only">SSE2 integer instructions for SSE registers only</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=38" title="Edit section: SSE2 integer instructions for SSE registers only"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h5>
<p>The following instructions can be used only on SSE registers, since by their nature they do not work on MMX registers
</p>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Meaning
</th></tr>
<tr>
<td>MASKMOVDQU xmm1, xmm2</td>
<td>66 0F F7 /r</td>
<td>Non-Temporal Store of Selected Bytes from an XMM Register into Memory
</td></tr>
<tr>
<td>MOVDQ2Q mm, xmm</td>
<td>F2 0F D6 /r</td>
<td>Move low quadword from XMM to MMX register.
</td></tr>
<tr>
<td>MOVDQA xmm1, xmm2/m128</td>
<td>66 0F 6F /r</td>
<td>Move aligned double quadword
</td></tr>
<tr>
<td>MOVDQA xmm2/m128, xmm1</td>
<td>66 0F 7F /r</td>
<td>Move aligned double quadword
</td></tr>
<tr>
<td>MOVDQU xmm1, xmm2/m128</td>
<td>F3 0F 6F /r</td>
<td>Move unaligned double quadword
</td></tr>
<tr>
<td>MOVDQU xmm2/m128, xmm1</td>
<td>F3 0F 7F /r</td>
<td>Move unaligned double quadword
</td></tr>
<tr>
<td>MOVQ2DQ xmm, mm</td>
<td>F3 0F D6 /r</td>
<td>Move quadword from MMX register to low quadword of XMM register
</td></tr>
<tr>
<td>MOVNTDQ m128, xmm1</td>
<td>66 0F E7 /r</td>
<td>Store Packed Integers Using Non-Temporal Hint
</td></tr>
<tr>
<td>PSHUFHW xmm1, xmm2/m128, imm8</td>
<td>F3 0F 70 /r ib</td>
<td>Shuffle packed high words.
</td></tr>
<tr>
<td>PSHUFLW xmm1, xmm2/m128, imm8</td>
<td>F2 0F 70 /r ib</td>
<td>Shuffle packed low words.
</td></tr>
<tr>
<td>PSHUFD xmm1, xmm2/m128, imm8</td>
<td>66 0F 70 /r ib</td>
<td>Shuffle packed doublewords.
</td></tr>
<tr>
<td>PSLLDQ xmm1, imm8</td>
<td>66 0F 73 /7 ib</td>
<td>Packed shift left logical double quadwords.
</td></tr>
<tr>
<td>PSRLDQ xmm1, imm8</td>
<td>66 0F 73 /3 ib</td>
<td>Packed shift right logical double quadwords.
</td></tr>
<tr>
<td>PUNPCKHQDQ xmm1, xmm2/m128</td>
<td>66 0F 6D /r</td>
<td>Unpack and interleave high-order quadwords,
</td></tr>
<tr>
<td>PUNPCKLQDQ xmm1, xmm2/m128</td>
<td>66 0F 6C /r</td>
<td>Interleave low quadwords,
</td></tr></tbody></table>
<h3><span class="mw-headline" id="SSE3_instructions"><a href="/wiki/SSE3" title="SSE3">SSE3</a> instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=39" title="Edit section: SSE3 instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p><i>Added with Pentium 4 supporting SSE3</i>
</p>
<h4><span class="mw-headline" id="SSE3_SIMD_floating-point_instructions">SSE3 SIMD floating-point instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=40" title="Edit section: SSE3 SIMD floating-point instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Meaning</th>
<th>Notes
</th></tr>
<tr>
<td>ADDSUBPS xmm1, xmm2/m128</td>
<td>F2 0F D0 /r</td>
<td>Add/subtract single-precision floating-point values</td>
<td rowspan="5">for Complex Arithmetic
</td></tr>
<tr>
<td>ADDSUBPD xmm1, xmm2/m128</td>
<td>66 0F D0 /r</td>
<td>Add/subtract double-precision floating-point values
</td></tr>
<tr>
<td><a href="/wiki/MOVDDUP" title="MOVDDUP">MOVDDUP</a> xmm1, xmm2/m64</td>
<td>F2 0F 12 /r</td>
<td>Move double-precision floating-point value and duplicate
</td></tr>
<tr>
<td>MOVSLDUP xmm1, xmm2/m128</td>
<td>F3 0F 12 /r</td>
<td>Move and duplicate even index single-precision floating-point values
</td></tr>
<tr>
<td>MOVSHDUP xmm1, xmm2/m128</td>
<td>F3 0F 16 /r</td>
<td>Move and duplicate odd index single-precision floating-point values
</td></tr>
<tr>
<td>HADDPS xmm1, xmm2/m128</td>
<td>F2 0F 7C /r</td>
<td>Horizontal add packed single-precision floating-point values</td>
<td rowspan="4">for Graphics
</td></tr>
<tr>
<td>HADDPD xmm1, xmm2/m128</td>
<td>66 0F 7C /r</td>
<td>Horizontal add packed double-precision floating-point values
</td></tr>
<tr>
<td>HSUBPS xmm1, xmm2/m128</td>
<td>F2 0F 7D /r</td>
<td>Horizontal subtract packed single-precision floating-point values
</td></tr>
<tr>
<td>HSUBPD xmm1, xmm2/m128</td>
<td>66 0F 7D /r</td>
<td>Horizontal subtract packed double-precision floating-point values
</td></tr></tbody></table>
<h4><span class="mw-headline" id="SSE3_SIMD_integer_instructions">SSE3 SIMD integer instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=41" title="Edit section: SSE3 SIMD integer instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Meaning</th>
<th>Notes
</th></tr>
<tr>
<td>LDDQU xmm1, mem</td>
<td>F2 0F F0 /r</td>
<td>Load unaligned data and return double quadword</td>
<td>Instructionally equivalent to MOVDQU. For video encoding
</td></tr></tbody></table>
<h3><span class="mw-headline" id="SSSE3_instructions"><a href="/wiki/SSSE3" title="SSSE3">SSSE3</a> instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=42" title="Edit section: SSSE3 instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p><i>Added with <a href="/wiki/Xeon" title="Xeon">Xeon</a> 5100 series and initial <a href="/wiki/Core_2" class="mw-redirect" title="Core 2">Core 2</a></i>
</p><p>The following MMX-like instructions extended to SSE registers were added with SSSE3
</p>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Meaning
</th></tr>
<tr>
<td>PSIGNB xmm1, xmm2/m128</td>
<td>66 0F 38 08 /r</td>
<td>Negate/zero/preserve packed byte integers depending on corresponding sign
</td></tr>
<tr>
<td>PSIGNW xmm1, xmm2/m128</td>
<td>66 0F 38 09 /r</td>
<td>Negate/zero/preserve packed word integers depending on corresponding sign
</td></tr>
<tr>
<td>PSIGND xmm1, xmm2/m128</td>
<td>66 0F 38 0A /r</td>
<td>Negate/zero/preserve packed doubleword integers depending on corresponding
</td></tr>
<tr>
<td>PSHUFB xmm1, xmm2/m128</td>
<td>66 0F 38 00 /r</td>
<td>Shuffle bytes
</td></tr>
<tr>
<td>PMULHRSW xmm1, xmm2/m128</td>
<td>66 0F 38 0B /r</td>
<td>Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits
</td></tr>
<tr>
<td>PMADDUBSW xmm1, xmm2/m128</td>
<td>66 0F 38 04 /r</td>
<td>Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words
</td></tr>
<tr>
<td>PHSUBW xmm1, xmm2/m128</td>
<td>66 0F 38 05 /r</td>
<td>Subtract and pack 16-bit signed integers horizontally
</td></tr>
<tr>
<td>PHSUBSW xmm1, xmm2/m128</td>
<td>66 0F 38 07 /r</td>
<td>Subtract and pack 16-bit signed integer horizontally with saturation
</td></tr>
<tr>
<td>PHSUBD xmm1, xmm2/m128</td>
<td>66 0F 38 06 /r</td>
<td>Subtract and pack 32-bit signed integers horizontally
</td></tr>
<tr>
<td>PHADDSW xmm1, xmm2/m128</td>
<td>66 0F 38 03 /r</td>
<td>Add and pack 16-bit signed integers horizontally with saturation
</td></tr>
<tr>
<td>PHADDW xmm1, xmm2/m128</td>
<td>66 0F 38 01 /r</td>
<td>Add and pack 16-bit integers horizontally
</td></tr>
<tr>
<td>PHADDD xmm1, xmm2/m128</td>
<td>66 0F 38 02 /r</td>
<td>Add and pack 32-bit integers horizontally
</td></tr>
<tr>
<td>PALIGNR xmm1, xmm2/m128, imm8</td>
<td>66 0F 3A 0F /r ib</td>
<td>Concatenate destination and source operands, extract byte-aligned result shifted to the right
</td></tr>
<tr>
<td>PABSB xmm1, xmm2/m128</td>
<td>66 0F 38 1C /r</td>
<td>Compute the absolute value of bytes and store unsigned result
</td></tr>
<tr>
<td>PABSW xmm1, xmm2/m128</td>
<td>66 0F 38 1D /r</td>
<td>Compute the absolute value of 16-bit integers and store unsigned result
</td></tr>
<tr>
<td>PABSD xmm1, xmm2/m128</td>
<td>66 0F 38 1E /r</td>
<td>Compute the absolute value of 32-bit integers and store unsigned result
</td></tr></tbody></table>
<h3><span class="mw-headline" id="SSE4_instructions"><a href="/wiki/SSE4" title="SSE4">SSE4</a> instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=43" title="Edit section: SSE4 instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="SSE4.1"><a href="/wiki/SSE4.1" class="mw-redirect" title="SSE4.1">SSE4.1</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=44" title="Edit section: SSE4.1"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p><i>Added with <a href="/wiki/Core_2" class="mw-redirect" title="Core 2">Core 2</a> manufactured in <a href="/wiki/45nm" class="mw-redirect" title="45nm">45nm</a></i>
</p>
<h5><span class="mw-headline" id="SSE4.1_SIMD_floating-point_instructions">SSE4.1 SIMD floating-point instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=45" title="Edit section: SSE4.1 SIMD floating-point instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h5>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Meaning
</th></tr>
<tr>
<td>DPPS xmm1, xmm2/m128, imm8</td>
<td>66 0F 3A 40 /r ib</td>
<td>Selectively multiply packed SP floating-point values, add and selectively store
</td></tr>
<tr>
<td>DPPD xmm1, xmm2/m128, imm8</td>
<td>66 0F 3A 41 /r ib</td>
<td>Selectively multiply packed DP floating-point values, add and selectively store
</td></tr>
<tr>
<td>BLENDPS xmm1, xmm2/m128, imm8</td>
<td>66 0F 3A 0C /r ib</td>
<td>Select packed single precision floating-point values from specified mask
</td></tr>
<tr>
<td>BLENDVPS xmm1, xmm2/m128, &lt;XMM0&gt;</td>
<td>66 0F 38 14 /r</td>
<td>Select packed single precision floating-point values from specified mask
</td></tr>
<tr>
<td>BLENDPD xmm1, xmm2/m128, imm8</td>
<td>66 0F 3A 0D /r ib</td>
<td>Select packed DP-FP values from specified mask
</td></tr>
<tr>
<td>BLENDVPD xmm1, xmm2/m128, &lt;XMM0&gt;</td>
<td>66 0F 38 15 /r</td>
<td>Select packed DP FP values from specified mask
</td></tr>
<tr>
<td>ROUNDPS xmm1, xmm2/m128, imm8</td>
<td>66 0F 3A 08 /r ib</td>
<td>Round packed single precision floating-point values
</td></tr>
<tr>
<td>ROUNDSS xmm1, xmm2/m32, imm8</td>
<td>66 0F 3A 0A /r ib</td>
<td>Round the low packed single precision floating-point value
</td></tr>
<tr>
<td>ROUNDPD xmm1, xmm2/m128, imm8</td>
<td>66 0F 3A 09 /r ib</td>
<td>Round packed double precision floating-point values
</td></tr>
<tr>
<td>ROUNDSD xmm1, xmm2/m64, imm8</td>
<td>66 0F 3A 0B /r ib</td>
<td>Round the low packed double precision floating-point value
</td></tr>
<tr>
<td>INSERTPS xmm1, xmm2/m32, imm8</td>
<td>66 0F 3A 21 /r ib</td>
<td>Insert a selected single-precision floating-point value at the specified destination element and zero out destination elements
</td></tr>
<tr>
<td>EXTRACTPS reg/m32, xmm1, imm8</td>
<td>66 0F 3A 17 /r ib</td>
<td>Extract one single-precision floating-point value at specified offset and store the result (zero-extended, if applicable)
</td></tr></tbody></table>
<h5><span class="mw-headline" id="SSE4.1_SIMD_integer_instructions">SSE4.1 SIMD integer instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=46" title="Edit section: SSE4.1 SIMD integer instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h5>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Meaning
</th></tr>
<tr>
<td>MPSADBW xmm1, xmm2/m128, imm8</td>
<td>66 0F 3A 42 /r ib</td>
<td>Sums absolute 8-bit integer difference of adjacent groups of 4 byte integers with starting offset
</td></tr>
<tr>
<td>PHMINPOSUW xmm1, xmm2/m128</td>
<td>66 0F 38 41 /r</td>
<td>Find the minimum unsigned word
</td></tr>
<tr>
<td>PMULLD xmm1, xmm2/m128</td>
<td>66 0F 38 40 /r</td>
<td>Multiply the packed dword signed integers and store the low 32 bits
</td></tr>
<tr>
<td>PMULDQ xmm1, xmm2/m128</td>
<td>66 0F 38 28 /r</td>
<td>Multiply packed signed doubleword integers and store quadword result
</td></tr>
<tr>
<td>PBLENDVB xmm1, xmm2/m128, &lt;XMM0&gt;</td>
<td>66 0F 38 10 /r</td>
<td>Select byte values from specified mask
</td></tr>
<tr>
<td>PBLENDW xmm1, xmm2/m128, imm8</td>
<td>66 0F 3A 0E /r ib</td>
<td>Select words from specified mask
</td></tr>
<tr>
<td>PMINSB xmm1, xmm2/m128</td>
<td>66 0F 38 38 /r</td>
<td>Compare packed signed byte integers
</td></tr>
<tr>
<td>PMINUW xmm1, xmm2/m128</td>
<td>66 0F 38 3A/r</td>
<td>Compare packed unsigned word integers
</td></tr>
<tr>
<td>PMINSD xmm1, xmm2/m128</td>
<td>66 0F 38 39 /r</td>
<td>Compare packed signed dword integers
</td></tr>
<tr>
<td>PMINUD xmm1, xmm2/m128</td>
<td>66 0F 38 3B /r</td>
<td>Compare packed unsigned dword integers
</td></tr>
<tr>
<td>PMAXSB xmm1, xmm2/m128</td>
<td>66 0F 38 3C /r</td>
<td>Compare packed signed byte integers
</td></tr>
<tr>
<td>PMAXUW xmm1, xmm2/m128</td>
<td>66 0F 38 3E/r</td>
<td>Compare packed unsigned word integers
</td></tr>
<tr>
<td>PMAXSD xmm1, xmm2/m128</td>
<td>66 0F 38 3D /r</td>
<td>Compare packed signed dword integers
</td></tr>
<tr>
<td>PMAXUD xmm1, xmm2/m128</td>
<td>66 0F 38 3F /r</td>
<td>Compare packed unsigned dword integers
</td></tr>
<tr>
<td>PINSRB xmm1, r32/m8, imm8</td>
<td>66 0F 3A 20 /r ib</td>
<td>Insert a byte integer value at specified destination element
</td></tr>
<tr>
<td>PINSRD xmm1, r/m32, imm8</td>
<td>66 0F 3A 22 /r ib</td>
<td>Insert a dword integer value at specified destination element
</td></tr>
<tr>
<td>PINSRQ xmm1, r/m64, imm8</td>
<td>66 REX.W 0F 3A 22 /r ib</td>
<td>Insert a qword integer value at specified destination element
</td></tr>
<tr>
<td>PEXTRB reg/m8, xmm2, imm8</td>
<td>66 0F 3A 14 /r ib</td>
<td>Extract a byte integer value at source byte offset, upper bits are zeroed.
</td></tr>
<tr>
<td>PEXTRW reg/m16, xmm, imm8</td>
<td>66 0F 3A 15 /r ib</td>
<td>Extract word and copy to lowest 16 bits, zero-extended
</td></tr>
<tr>
<td>PEXTRD r/m32, xmm2, imm8</td>
<td>66 0F 3A 16 /r ib</td>
<td>Extract a dword integer value at source dword offset
</td></tr>
<tr>
<td>PEXTRQ r/m64, xmm2, imm8</td>
<td>66 REX.W 0F 3A 16 /r ib</td>
<td>Extract a qword integer value at source qword offset
</td></tr>
<tr>
<td>PMOVSXBW xmm1, xmm2/m64</td>
<td>66 0f 38 20 /r</td>
<td>Sign extend 8 packed 8-bit integers to 8 packed 16-bit integers
</td></tr>
<tr>
<td>PMOVZXBW xmm1, xmm2/m64</td>
<td>66 0f 38 30 /r</td>
<td>Zero extend 8 packed 8-bit integers to 8 packed 16-bit integers
</td></tr>
<tr>
<td>PMOVSXBD xmm1, xmm2/m32</td>
<td>66 0f 38 21 /r</td>
<td>Sign extend 4 packed 8-bit integers to 4 packed 32-bit integers
</td></tr>
<tr>
<td>PMOVZXBD xmm1, xmm2/m32</td>
<td>66 0f 38 31 /r</td>
<td>Zero extend 4 packed 8-bit integers to 4 packed 32-bit integers
</td></tr>
<tr>
<td>PMOVSXBQ xmm1, xmm2/m16</td>
<td>66 0f 38 22 /r</td>
<td>Sign extend 2 packed 8-bit integers to 2 packed 64-bit integers
</td></tr>
<tr>
<td>PMOVZXBQ xmm1, xmm2/m16</td>
<td>66 0f 38 32 /r</td>
<td>Zero extend 2 packed 8-bit integers to 2 packed 64-bit integers
</td></tr>
<tr>
<td>PMOVSXWD xmm1, xmm2/m64</td>
<td>66 0f 38 23/r</td>
<td>Sign extend 4 packed 16-bit integers to 4 packed 32-bit integers
</td></tr>
<tr>
<td>PMOVZXWD xmm1, xmm2/m64</td>
<td>66 0f 38 33 /r</td>
<td>Zero extend 4 packed 16-bit integers to 4 packed 32-bit integers
</td></tr>
<tr>
<td>PMOVSXWQ xmm1, xmm2/m32</td>
<td>66 0f 38 24 /r</td>
<td>Sign extend 2 packed 16-bit integers to 2 packed 64-bit integers
</td></tr>
<tr>
<td>PMOVZXWQ xmm1, xmm2/m32</td>
<td>66 0f 38 34 /r</td>
<td>Zero extend 2 packed 16-bit integers to 2 packed 64-bit integers
</td></tr>
<tr>
<td>PMOVSXDQ xmm1, xmm2/m64</td>
<td>66 0f 38 25 /r</td>
<td>Sign extend 2 packed 32-bit integers to 2 packed 64-bit integers
</td></tr>
<tr>
<td>PMOVZXDQ xmm1, xmm2/m64</td>
<td>66 0f 38 35 /r</td>
<td>Zero extend 2 packed 32-bit integers to 2 packed 64-bit integers
</td></tr>
<tr>
<td>PTEST xmm1, xmm2/m128</td>
<td>66 0F 38 17 /r</td>
<td>Set ZF if AND result is all 0s, set CF if AND NOT result is all 0s
</td></tr>
<tr>
<td>PCMPEQQ xmm1, xmm2/m128</td>
<td>66 0F 38 29 /r</td>
<td>Compare packed qwords for equality
</td></tr>
<tr>
<td>PACKUSDW xmm1, xmm2/m128</td>
<td>66 0F 38 2B /r</td>
<td>Convert 2  4 packed signed doubleword integers into 8 packed unsigned word integers with saturation
</td></tr>
<tr>
<td>MOVNTDQA xmm1, m128</td>
<td>66 0F 38 2A /r</td>
<td>Move double quadword using non-temporal hint if WC memory type
</td></tr></tbody></table>
<h4><span class="mw-headline" id="SSE4a"><a href="/wiki/SSE4a" class="mw-redirect" title="SSE4a">SSE4a</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=47" title="Edit section: SSE4a"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p><i>Added with <a href="/wiki/Phenom_(processor)" class="mw-redirect" title="Phenom (processor)">Phenom</a> processors</i>
</p>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Meaning
</th></tr>
<tr>
<td rowspan="2">EXTRQ
</td>
<td>66 0F 78 /0 <i>ib ib</i>
</td>
<td rowspan="2">Extract Field From Register
</td></tr>
<tr>
<td>66 0F 79 <i>/r</i>
</td></tr>
<tr>
<td rowspan="2">INSERTQ</td>
<td>F2 0F 78 <i>/r ib ib</i>
</td>
<td rowspan="2">Insert Field
</td></tr>
<tr>
<td>F2 0F 79 <i>/r</i>
</td></tr>
<tr>
<td>MOVNTSD</td>
<td>F2 0F 2B <i>/r</i></td>
<td>Move Non-Temporal Scalar Double-Precision Floating-Point
</td></tr>
<tr>
<td>MOVNTSS</td>
<td>F3 0F 2B <i>/r</i></td>
<td>Move Non-Temporal Scalar Single-Precision Floating-Point
</td></tr></tbody></table>
<h4><span class="mw-headline" id="SSE4.2"><a href="/wiki/SSE4.2" class="mw-redirect" title="SSE4.2">SSE4.2</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=48" title="Edit section: SSE4.2"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p><i>Added with <a href="/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a> processors</i>
</p>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Meaning
</th></tr>
<tr>
<td>PCMPESTRI xmm1, xmm2/m128, imm8</td>
<td>66 0F 3A 61 /r imm8</td>
<td>Packed comparison of string data with explicit lengths, generating an index
</td></tr>
<tr>
<td>PCMPESTRM xmm1, xmm2/m128, imm8</td>
<td>66 0F 3A 60 /r imm8</td>
<td>Packed comparison of string data with explicit lengths, generating a mask
</td></tr>
<tr>
<td>PCMPISTRI xmm1, xmm2/m128, imm8</td>
<td>66 0F 3A 63 /r imm8</td>
<td>Packed comparison of string data with implicit lengths, generating an index
</td></tr>
<tr>
<td>PCMPISTRM xmm1, xmm2/m128, imm8</td>
<td>66 0F 3A 62 /r imm8</td>
<td>Packed comparison of string data with implicit lengths, generating a mask
</td></tr>
<tr>
<td>PCMPGTQ xmm1,xmm2/m128</td>
<td>66 0F 38 37 /r</td>
<td>Compare packed signed qwords for greater than.
</td></tr></tbody></table>
<h4><span class="mw-headline" id="F16C"><a href="/wiki/F16C" title="F16C">F16C</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=49" title="Edit section: F16C"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Half-precision floating-point conversion.
</p>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Meaning
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">VCVTPH2PS xmmreg,xmmrm64</span></td>
<td>Convert four half-precision floating point values in memory or the bottom half of an XMM register to four single-precision floating-point values in an XMM register
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">VCVTPH2PS ymmreg,xmmrm128</span></td>
<td>Convert eight half-precision floating point values in memory or an XMM register (the bottom half of a YMM register) to eight single-precision floating-point values in a YMM register
</td></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">VCVTPS2PH xmmrm64,xmmreg,imm8</span></td>
<td>Convert four single-precision floating point values in an XMM register to half-precision floating-point values in memory or the bottom half an XMM register
</td></tr>
<tr>
<td><span class="nowrap"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">VCVTPS2PH xmmrm128,ymmreg,imm8</span></span></td>
<td>Convert eight single-precision floating point values in a YMM register to half-precision floating-point values in memory or an XMM register
</td></tr></tbody></table>
<h3><span class="mw-headline" id="AVX"><a href="/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=50" title="Edit section: AVX"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p><a href="/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a> were first supported by Intel with Sandy Bridge and by AMD with <a href="/wiki/AMD_Bulldozer" class="mw-redirect" title="AMD Bulldozer">Bulldozer</a>.
</p><p>Vector operations on 256 bit registers.
</p>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction
</th>
<th>Description
</th></tr>
<tr>
<td>VBROADCASTSS
</td>
<td rowspan="3">Copy a 32-bit, 64-bit or 128-bit memory operand to all elements of a XMM or YMM vector register.
</td></tr>
<tr>
<td>VBROADCASTSD
</td></tr>
<tr>
<td>VBROADCASTF128
</td></tr>
<tr>
<td>VINSERTF128
</td>
<td>Replaces either the lower half or the upper half of a 256-bit YMM register with the value of a 128-bit source operand. The other half of the destination is unchanged.
</td></tr>
<tr>
<td>VEXTRACTF128
</td>
<td>Extracts either the lower half or the upper half of a 256-bit YMM register and copies the value to a 128-bit destination operand.
</td></tr>
<tr>
<td>VMASKMOVPS
</td>
<td rowspan="2">Conditionally reads any number of elements from a SIMD vector memory operand into a destination register, leaving the remaining vector elements unread and setting the corresponding elements in the destination register to zero. Alternatively, conditionally writes any number of elements from a SIMD vector register operand to a vector memory operand, leaving the remaining elements of the memory operand unchanged. On the AMD Jaguar processor architecture, this instruction with a memory source operand takes more than 300 clock cycles when the mask is zero, in which case the instruction should do nothing. This appears to be a design flaw.<sup id="cite_ref-313" class="reference"><a href="#cite_note-313">[124]</a></sup>
</td></tr>
<tr>
<td>VMASKMOVPD
</td></tr>
<tr>
<td>VPERMILPS
</td>
<td rowspan="2">Permute In-Lane. Shuffle the 32-bit or 64-bit vector elements of one input operand. These are in-lane 256-bit instructions, meaning that they operate on all 256 bits with two separate 128-bit shuffles, so they can not shuffle across the 128-bit lanes.<sup id="cite_ref-314" class="reference"><a href="#cite_note-314">[125]</a></sup>
</td></tr>
<tr>
<td>VPERMILPD
</td></tr>
<tr>
<td>VPERM2F128
</td>
<td>Shuffle the four 128-bit vector elements of two 256-bit source operands into a 256-bit destination operand, with an immediate constant as selector.
</td></tr>
<tr>
<td>VZEROALL
</td>
<td>Set all YMM registers to zero and tag them as unused. Used when switching between 128-bit use and 256-bit use.
</td></tr>
<tr>
<td>VZEROUPPER
</td>
<td>Set the upper half of all YMM registers to zero. Used when switching between 128-bit use and 256-bit use.
</td></tr></tbody></table>
<h3><span class="mw-headline" id="AVX2"><a href="/wiki/AVX2" class="mw-redirect" title="AVX2">AVX2</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=51" title="Edit section: AVX2"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Introduced in Intel's <a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell microarchitecture</a> and AMD's <a href="/wiki/Excavator_(microarchitecture)" title="Excavator (microarchitecture)">Excavator</a>.
</p><p>Expansion of most vector integer SSE and AVX instructions to 256 bits
</p>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction
</th>
<th>Description
</th></tr>
<tr>
<td>VBROADCASTSS
</td>
<td rowspan="2">Copy a 32-bit or 64-bit register operand to all elements of a XMM or YMM vector register. These are register versions of the same instructions in AVX1. There is no 128-bit version however, but the same effect can be simply achieved using VINSERTF128.
</td></tr>
<tr>
<td>VBROADCASTSD
</td></tr>
<tr>
<td>VPBROADCASTB
</td>
<td rowspan="4">Copy an 8, 16, 32 or 64-bit integer register or memory operand to all elements of a XMM or YMM vector register.
</td></tr>
<tr>
<td>VPBROADCASTW
</td></tr>
<tr>
<td>VPBROADCASTD
</td></tr>
<tr>
<td>VPBROADCASTQ
</td></tr>
<tr>
<td>VBROADCASTI128
</td>
<td>Copy a 128-bit memory operand to all elements of a YMM vector register.
</td></tr>
<tr>
<td>VINSERTI128
</td>
<td>Replaces either the lower half or the upper half of a 256-bit YMM register with the value of a 128-bit source operand. The other half of the destination is unchanged.
</td></tr>
<tr>
<td>VEXTRACTI128
</td>
<td>Extracts either the lower half or the upper half of a 256-bit YMM register and copies the value to a 128-bit destination operand.
</td></tr>
<tr>
<td>VGATHERDPD
</td>
<td rowspan="4"><a href="/wiki/Gather-scatter_(vector_addressing)" class="mw-redirect" title="Gather-scatter (vector addressing)">Gathers</a> single or double precision floating point values using either 32 or 64-bit indices and scale.
</td></tr>
<tr>
<td>VGATHERQPD
</td></tr>
<tr>
<td>VGATHERDPS
</td></tr>
<tr>
<td>VGATHERQPS
</td></tr>
<tr>
<td>VPGATHERDD
</td>
<td rowspan="4">Gathers 32 or 64-bit integer values using either 32 or 64-bit indices and scale.
</td></tr>
<tr>
<td>VPGATHERDQ
</td></tr>
<tr>
<td>VPGATHERQD
</td></tr>
<tr>
<td>VPGATHERQQ
</td></tr>
<tr>
<td>VPMASKMOVD
</td>
<td rowspan="2">Conditionally reads any number of elements from a SIMD vector memory operand into a destination register, leaving the remaining vector elements unread and setting the corresponding elements in the destination register to zero. Alternatively, conditionally writes any number of elements from a SIMD vector register operand to a vector memory operand, leaving the remaining elements of the memory operand unchanged.
</td></tr>
<tr>
<td>VPMASKMOVQ
</td></tr>
<tr>
<td>VPERMPS
</td>
<td rowspan="2">Shuffle the eight 32-bit vector elements of one 256-bit source operand into a 256-bit destination operand, with a register or memory operand as selector.
</td></tr>
<tr>
<td>VPERMD
</td></tr>
<tr>
<td>VPERMPD
</td>
<td rowspan="2">Shuffle the four 64-bit vector elements of one 256-bit source operand into a 256-bit destination operand, with a register or memory operand as selector.
</td></tr>
<tr>
<td>VPERMQ
</td></tr>
<tr>
<td>VPERM2I128
</td>
<td>Shuffle (two of) the four 128-bit vector elements of <i>two</i> 256-bit source operands into a 256-bit destination operand, with an immediate constant as selector.
</td></tr>
<tr>
<td>VPBLENDD
</td>
<td>Doubleword immediate version of the PBLEND instructions from <a href="/wiki/SSE4" title="SSE4">SSE4</a>.
</td></tr>
<tr>
<td>VPSLLVD
</td>
<td rowspan="2">Shift left logical. Allows variable shifts where each element is shifted according to the packed input.
</td></tr>
<tr>
<td>VPSLLVQ
</td></tr>
<tr>
<td>VPSRLVD
</td>
<td rowspan="2">Shift right logical. Allows variable shifts where each element is shifted according to the packed input.
</td></tr>
<tr>
<td>VPSRLVQ
</td></tr>
<tr>
<td>VPSRAVD
</td>
<td>Shift right arithmetically. Allows variable shifts where each element is shifted according to the packed input.
</td></tr></tbody></table>
<h3><span class="mw-headline" id="FMA3_and_FMA4_instructions">FMA3 and FMA4 instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=52" title="Edit section: FMA3 and FMA4 instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/FMA_instruction_set" title="FMA instruction set">FMA instruction set</a></div>
<p>Floating-point <a href="/wiki/Fused_multiply-add" class="mw-redirect" title="Fused multiply-add">fused multiply-add</a> instructions are introduced in x86 as two instruction set extensions, "FMA3" and "FMA4", both of which build on top of <a href="/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a> to provide a set of scalar/vector instructions using the xmm/ymm/zmm vector registers. FMA3 defines a set of 3-operand fused-multiply-add instructions that take three input operands and writes its result back to the first of them. FMA4 defines a set of 4-operand fused-multiply-add instructions that take four input operands  a destination operand and three source operands.
</p><p>FMA3 is supported on Intel CPUs starting with <a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a>, on AMD CPUs starting with <a href="/wiki/Piledriver_(microarchitecture)" title="Piledriver (microarchitecture)">Piledriver</a>, and on <a href="/wiki/Zhaoxin" title="Zhaoxin">Zhaoxin</a> CPUs starting with YongFeng. FMA4 was only supported on AMD <a href="/wiki/Bulldozer_(microarchitecture)" title="Bulldozer (microarchitecture)">Family 15h (Bulldozer)</a> CPUs and has been abandoned from <a href="/wiki/AMD_Zen" class="mw-redirect" title="AMD Zen">AMD Zen</a> onwards. The FMA3/FMA4 extensions are not considered to be an intrinsic part of AVX or AVX2, although all Intel and AMD (but not Zhaoxin) processors that support AVX2 also support FMA3. FMA3 instructions (in EVEX-encoded form) are, however, <a href="/wiki/AVX-512" title="AVX-512">AVX-512</a> foundation instructions.
<br>
The FMA3 and FMA4 instruction sets both define a set of 10 fused-multiply-add operations, all available in FP32 and FP64 variants. For each of these variants, FMA3 defines three operand orderings while FMA4 defines two.
<br>
<b>FMA3 encoding</b>
<br>
FMA3 instructions are encoded with the <a href="/wiki/VEX_prefix" title="VEX prefix">VEX</a> or <a href="/wiki/EVEX_prefix" title="EVEX prefix">EVEX prefixes</a>  on the form <code>VEX.66.0F38 <b>xy</b> /r</code> or <code>EVEX.66.0F38 <b>xy</b> /r</code>. The VEX.W/EVEX.W bit selects floating-point format (W=0 means <a href="/wiki/FP32" class="mw-redirect" title="FP32">FP32</a>, W=1 means <a href="/wiki/FP64" class="mw-redirect" title="FP64">FP64</a>). The opcode byte <code><b>xy</b></code> consists of two nibbles, where the top nibble <code><b>x</b></code> selects operand ordering (<code>9</code>='132', <code>A</code>='213', <code>B</code>='231') and the bottom nibble <code><b>y</b></code> (values 6..F) selects which one of the 10 fused-multiply-add operations to perform. (<code><b>x</b></code> and <code><b>y</b></code> outside the given ranges will result in something that is not an FMA3 instruction.)
<br>
At the assembly language level, the operand ordering is specified in the mnemonic of the instruction:
</p>
<ul><li><code>vfmadd<b>132</b>sd xmm1,xmm2,xmm3</code> will perform <code>xmm1  (xmm<b>1</b>*xmm<b>3</b>)+xmm<b>2</b></code></li>
<li><code>vfmadd<b>213</b>sd xmm1,xmm2,xmm3</code> will perform <code>xmm1  (xmm<b>2</b>*xmm<b>1</b>)+xmm<b>3</b></code></li>
<li><code>vfmadd<b>231</b>sd xmm1,xmm2,xmm3</code> will perform <code>xmm1  (xmm<b>2</b>*xmm<b>3</b>)+xmm<b>1</b></code></li></ul>
<p>For all FMA3 variants, the first two arguments must be xmm/ymm/zmm vector register arguments, while the last argument may be either a vector register or memory argument. Under AVX-512, the EVEX-encoded variants support EVEX-prefix-encoded broadcast, opmasks and rounding-controls.
<br>
The AVX512-FP16 extension, introduced in <a href="/wiki/Sapphire_Rapids" title="Sapphire Rapids">Sapphire Rapids</a>, adds <a href="/wiki/FP16" class="mw-redirect" title="FP16">FP16</a> variants of the FMA3 instructions  these all take the form <code>EVEX.66.MAP6.W0 <b>xy</b> /r</code> with the opcode byte working in the same way as for the FP32/FP64 variants. (For the FMA4 instructions, no FP16 variants are defined.)
<br>
<b>FMA4 encoding</b>
<br>
FMA4 instructions are encoded with the VEX prefix, on the form <code>VEX.66.0F3A <b>xx</b> /r ib</code> (no EVEX encodings are defined). The opcode byte <code><b>xx</b></code> uses its bottom bit to select floating-point format (0=FP32, 1=FP64) and the remaining bits to select one of the 10 fused-multiply-add operations to perform.
</p><p>For FMA4, operand ordering is controlled by the VEX.W bit. If VEX.W=0, then the third operand is the r/m operand specified by the instruction's <a href="/wiki/ModR/M" title="ModR/M">ModR/M</a> byte and the fourth operand is a register operand, specified by bits 7:4 of the <i>ib</i> (8-bit immediate) part of the instruction. If VEX.W=1, then these two operands are swapped. For example:
</p>
<ul><li><code>vfmaddsd xmm1,xmm2,[mem],xmm3</code> will perform <code>xmm1  (xmm2*[mem])+xmm3</code> and require a W=0 encoding.</li>
<li><code>vfmaddsd xmm1,xmm2,xmm3,[mem]</code> will perform <code>xmm1  (xmm2*xmm3)+[mem]</code> and require a W=1 encoding.</li>
<li><code>vfmaddsd xmm1,xmm2,xmm3,xmm4</code> will perform <code>xmm1  (xmm2*xmm3)+xmm4</code> and can be encoded with either W=0 or W=1.</li></ul>
<p><br>
<b>Opcode table</b>
<br>
The 10 fused-multiply-add operations and the 110 instruction variants they give rise to are given by the following table  with FMA4 instructions highlighted with * and yellow cell coloring, and FMA3 instructions not highlighted:
</p>
<table class="wikitable sortable">
<tbody><tr>
<th>Basic operation</th>
<th>Opcode byte</th>
<th>FP32 instructions</th>
<th>FP64 instructions</th>
<th>FP16 instructions
</th></tr>
<tr>
<td rowspan="4">Packed alternating multiply-add/subtract<br><ul><li><i>(A*B)-C</i> in even-numbered lanes<sup id="cite_ref-315" class="reference"><a href="#cite_note-315">[a]</a></sup></li><li><i>(A*B)+C</i> in odd-numbered lanes</li></ul>
</td>
<td><code>96</code></td>
<td><code>VFMADDSUB132PS</code></td>
<td><code>VFMADDSUB132PD</code></td>
<td><code>VFMADDSUB132PH</code>
</td></tr>
<tr>
<td><code>A6</code></td>
<td><code>VFMADDSUB213PS</code></td>
<td><code>VFMADDSUB213PD</code></td>
<td><code>VFMADDSUB213PH</code>
</td></tr>
<tr>
<td><code>B6</code></td>
<td><code>VFMADDSUB231PS</code></td>
<td><code>VFMADDSUB231PD</code></td>
<td><code>VFMADDSUB231PH</code>
</td></tr>
<tr>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>5C/5D</code>*</td>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>VFMADDSUBPS</code>*</td>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>VFMADDSUBPD</code>*</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<td rowspan="4">Packed alternating multiply-subtract/add<br><ul><li><i>(A*B)+C</i> in even-numbered lanes</li><li><i>(A*B)-C</i> in odd-numbered lanes</li></ul>
</td>
<td><code>97</code></td>
<td><code>VFMSUBADD132PS</code></td>
<td><code>VFMSUBADD132PD</code></td>
<td><code>VFMSUBADD132PH</code>
</td></tr>
<tr>
<td><code>A7</code></td>
<td><code>VFMSUBADD213PS</code></td>
<td><code>VFMSUBADD213PD</code></td>
<td><code>VFMSUBADD213PH</code>
</td></tr>
<tr>
<td><code>B7</code></td>
<td><code>VFMSUBADD231PS</code></td>
<td><code>VFMSUBADD231PD</code></td>
<td><code>VFMSUBADD231PH</code>
</td></tr>
<tr>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>5E/5F</code>*</td>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>VFMSUBADDPS</code>*</td>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>VFMSUBADDPD</code>*</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<td rowspan="4">Packed multiply-add<br><i>(A*B)+C</i>
</td>
<td><code>98</code></td>
<td><code>VFMADD132PS</code></td>
<td><code>VFMADD132PD</code></td>
<td><code>VFMADD132PH</code>
</td></tr>
<tr>
<td><code>A8</code></td>
<td><code>VFMADD213PS</code></td>
<td><code>VFMADD213PD</code></td>
<td><code>VFMADD213PH</code>
</td></tr>
<tr>
<td><code>B8</code></td>
<td><code>VFMADD231PS</code></td>
<td><code>VFMADD231PD</code></td>
<td><code>VFMADD231PH</code>
</td></tr>
<tr>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>68/69</code>*</td>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>VFMADDPS</code>*</td>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>VFMADDPD</code>*</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<td rowspan="4">Scalar multiply-add<br><i>(A*B)+C</i>
</td>
<td><code>99</code></td>
<td><code>VFMADD132SS</code></td>
<td><code>VFMADD132SD</code></td>
<td><code>VFMADD132SH</code>
</td></tr>
<tr>
<td><code>A9</code></td>
<td><code>VFMADD213SS</code></td>
<td><code>VFMADD213SD</code></td>
<td><code>VFMADD213SH</code>
</td></tr>
<tr>
<td><code>B9</code></td>
<td><code>VFMADD231SS</code></td>
<td><code>VFMADD231SD</code></td>
<td><code>VFMADD231SH</code>
</td></tr>
<tr>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>6A/6B</code>*</td>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>VFMADDSS</code>*</td>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>VFMADDSD</code>*</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<td rowspan="4">Packed multiply-subtract<br><i>(A*B)-C</i>
</td>
<td><code>9A</code></td>
<td><code>VFMSUB132PS</code></td>
<td><code>VFMSUB132PD</code></td>
<td><code>VFMSUB132PH</code>
</td></tr>
<tr>
<td><code>AA</code></td>
<td><code>VFMSUB213PS</code></td>
<td><code>VFMSUB213PD</code></td>
<td><code>VFMSUB213PH</code>
</td></tr>
<tr>
<td><code>BA</code></td>
<td><code>VFMSUB231PS</code></td>
<td><code>VFMSUB231PD</code></td>
<td><code>VFMSUB231PH</code>
</td></tr>
<tr>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>6C/6D</code>*</td>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>VFMSUBPS</code>*</td>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>VFMSUBPD</code>*</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<td rowspan="4">Scalar multiply-subtract<br><i>(A*B)-C</i>
</td>
<td><code>9B</code></td>
<td><code>VFMSUB132SS</code></td>
<td><code>VFMSUB132SD</code></td>
<td><code>VFMSUB132SH</code>
</td></tr>
<tr>
<td><code>AB</code></td>
<td><code>VFMSUB213SS</code></td>
<td><code>VFMSUB213SD</code></td>
<td><code>VFMSUB213SH</code>
</td></tr>
<tr>
<td><code>BB</code></td>
<td><code>VFMSUB231SS</code></td>
<td><code>VFMSUB231SD</code></td>
<td><code>VFMSUB231SH</code>
</td></tr>
<tr>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>6E/6F</code>*</td>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>VFMSUBSS</code>*</td>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>VFMSUBSD</code>*</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<td rowspan="4">Packed negative-multiply-add<br><i>(-A*B)+C</i>
</td>
<td><code>9C</code></td>
<td><code>VFNMADD132PS</code></td>
<td><code>VFNMADD132PD</code></td>
<td><code>VFNMADD132PH</code>
</td></tr>
<tr>
<td><code>AC</code></td>
<td><code>VFNMADD213PS</code></td>
<td><code>VFNMADD213PD</code></td>
<td><code>VFNMADD213PH</code>
</td></tr>
<tr>
<td><code>BC</code></td>
<td><code>VFNMADD231PS</code></td>
<td><code>VFNMADD231PD</code></td>
<td><code>VFNMADD231PH</code>
</td></tr>
<tr>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>78/79</code>*</td>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>VFMADDPS</code>*</td>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>VFMADDPD</code>*</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<td rowspan="4">Scalar negative-multiply-add<br><i>(-A*B)+C</i>
</td>
<td><code>9D</code></td>
<td><code>VFMADD132SS</code></td>
<td><code>VFMADD132SD</code></td>
<td><code>VFMADD132SH</code>
</td></tr>
<tr>
<td><code>AD</code></td>
<td><code>VFMADD213SS</code></td>
<td><code>VFMADD213SD</code></td>
<td><code>VFMADD213SH</code>
</td></tr>
<tr>
<td><code>BD</code></td>
<td><code>VFMADD231SS</code></td>
<td><code>VFMADD231SD</code></td>
<td><code>VFMADD231SH</code>
</td></tr>
<tr>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>7A/7B</code>*</td>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>VFMADDSS</code>*</td>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>VFMADDSD</code>*</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<td rowspan="4">Packed negative-multiply-subtract<br><i>(-A*B)-C</i>
</td>
<td><code>9E</code></td>
<td><code>VFNMSUB132PS</code></td>
<td><code>VFNMSUB132PD</code></td>
<td><code>VFNMSUB132PH</code>
</td></tr>
<tr>
<td><code>AE</code></td>
<td><code>VFNMSUB213PS</code></td>
<td><code>VFNMSUB213PD</code></td>
<td><code>VFNMSUB213PH</code>
</td></tr>
<tr>
<td><code>BE</code></td>
<td><code>VFNMSUB231PS</code></td>
<td><code>VFNMSUB231PD</code></td>
<td><code>VFNMSUB231PH</code>
</td></tr>
<tr>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>7C/7D</code>*</td>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>VFNMSUBPS</code>*</td>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>VFNMSUBPD</code>*</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr>
<tr>
<td rowspan="4">Scalar negative-multiply-subtract<br><i>(-A*B)-C</i>
</td>
<td><code>9F</code></td>
<td><code>VFNMSUB132SS</code></td>
<td><code>VFNMSUB132SD</code></td>
<td><code>VFNMSUB132SH</code>
</td></tr>
<tr>
<td><code>AF</code></td>
<td><code>VFNMSUB213SS</code></td>
<td><code>VFNMSUB213SD</code></td>
<td><code>VFNMSUB213SH</code>
</td></tr>
<tr>
<td><code>BF</code></td>
<td><code>VFNMSUB231SS</code></td>
<td><code>VFNMSUB231SD</code></td>
<td><code>VFNMSUB231SH</code>
</td></tr>
<tr>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>7E/7F</code>*</td>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>VFNMSUBSS</code>*</td>
<td style="background: #FF8; vertical-align: middle; text-align: center;" class="table-maybe"><code>VFNMSUBSD</code>*</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">
</td></tr></tbody></table>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1217336898"><div class="reflist reflist-lower-alpha">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-315"><span class="mw-cite-backlink"><b><a href="#cite_ref-315">^</a></b></span> <span class="reference-text">Vector register lanes are counted from 0 upwards in a <a href="/wiki/Little-endian" class="mw-redirect" title="Little-endian">little-endian</a> manner  the lane that contains the first byte of the vector is considered to be even-numbered.</span>
</li>
</ol></div></div>
<h3><span class="mw-headline" id="AVX-512">AVX-512</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=53" title="Edit section: AVX-512"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/AVX-512#New_instructions_by_sets" title="AVX-512">AVX-512 &nbsp;New instructions by sets</a></div>
<p><a href="/wiki/AVX-512" title="AVX-512">AVX-512</a>, introduced in 2014, adds 512-bit wide vector registers (extending the 256-bit registers, which become the new registers' lower halves) and doubles their count to 32; the new registers are thus named zmm0 through zmm31. It adds eight mask registers, named k0 through k7, which may be used to restrict operations to specific parts of a vector register. Unlike previous instruction set extensions, AVX-512 is implemented in several groups; only the foundation ("AVX-512F") extension is mandatory.<sup id="cite_ref-316" class="reference"><a href="#cite_note-316">[126]</a></sup>  Most of the added instructions may also be used with the 256- and 128-bit registers.
</p>
<h3><span class="mw-headline" id="AMX">AMX</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=54" title="Edit section: AMX"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Advanced_Matrix_Extensions" title="Advanced Matrix Extensions">Advanced Matrix Extensions</a></div>
<p>Intel AMX adds eight new tile-registers, <code>tmm0</code>-<code>tmm7</code>, each holding a <a href="/wiki/Matrix_(mathematics)" title="Matrix (mathematics)">matrix</a>, with a maximum capacity of 16 rows of 64 bytes per tile-register. It also adds a <code>TILECFG</code> register to configure the sizes of the actual matrices held in each of the eight tile-registers, and a set of instructions to perform <a href="/wiki/Matrix_multiplication" title="Matrix multiplication">matrix multiplications</a> on these registers.
</p>
<table class="wikitable sortable">
<tbody><tr>
<th>AMX subset</th>
<th>Instruction mnemonics</th>
<th>Opcode</th>
<th>Instruction description</th>
<th>Added in
</th></tr>
<tr>
<th colspan="5">
</th></tr>
<tr>
<td rowspan="7"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="amx-tile"><dfn>AMX-TILE</dfn></dt><dd>AMX control and tile management.</dd></dl>
</td>
<td><code>LDTILECFG m512</code></td>
<td><code>VEX.128.NP.0F38.W0 49 /0</code></td>
<td>Load AMX tile configuration data structure from memory as a 64-byte data structure.
</td>
<td rowspan="14"><span class="nowrap"><a href="/wiki/Sapphire_Rapids" title="Sapphire Rapids">Sapphire Rapids</a></span>
</td></tr>
<tr>
<td><code>STTILECFG m512</code></td>
<td><code>VEX.128.66.0F38 W0 49 /0</code></td>
<td>Store AMX tile configuration data structure to memory.
</td></tr>
<tr>
<td><code>TILERELEASE</code></td>
<td><code>VEX.128.NP.0F38.W0 49 C0</code></td>
<td>Initialize <code>TILECFG</code> and tile data registers (<code>tmm0</code> to <code>tmm7</code>) to the INIT state (all-zeroes).
</td></tr>
<tr>
<td><code>TILEZERO tmm</code></td>
<td><span class="nowrap"><code>VEX.128.F2.0F38.W0 49 /r</code><sup id="cite_ref-317" class="reference"><a href="#cite_note-317">[a]</a></sup></span></td>
<td>Zero out contents of one tile register.
</td></tr>
<tr>
<td><code>TILELOADD tmm, sibmem</code></td>
<td><span class="nowrap"><code>VEX.128.F2.0F38.W0 4B /r</code><sup id="cite_ref-amx_sibmem_318-0" class="reference"><a href="#cite_note-amx_sibmem-318">[b]</a></sup></span></td>
<td>Load a data tile from memory into AMX tile register.
</td></tr>
<tr>
<td><span class="nowrap"><code>TILELOADDT1 tmm, sibmem</code></span></td>
<td><code>VEX.128.66.0F38.W0 4B /r</code><sup id="cite_ref-amx_sibmem_318-1" class="reference"><a href="#cite_note-amx_sibmem-318">[b]</a></sup></td>
<td>Load a data tile from memory into AMX tile register, with a hint that data should not be kept in the nearest cache levels.
</td></tr>
<tr>
<td><code>TILESTORED mem, sibtmm</code></td>
<td><code>VEX.128.F3.0F38.W0 4B /r</code><sup id="cite_ref-amx_sibmem_318-2" class="reference"><a href="#cite_note-amx_sibmem-318">[b]</a></sup></td>
<td>Store a data tile to memory from AMX tile register.
</td></tr>
<tr>
<th colspan="4">
</th></tr>
<tr>
<td rowspan="4"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="amx-int8"><dfn>AMX-INT8</dfn></dt><dd>Matrix multiplication of tiles, with source data interpreted as 8-bit integers and destination data accumulated as 32-bit integers.</dd></dl>
</td>
<td><code>TDPBSSD tmm1,tmm2,tmm3</code><sup id="cite_ref-amx_mul_319-0" class="reference"><a href="#cite_note-amx_mul-319">[c]</a></sup></td>
<td><code>VEX.128.F2.0F38.W0 5E /r</code></td>
<td>Matrix multiply signed bytes from tmm2 with signed bytes from tmm3, accumulating result in tmm1.
</td></tr>
<tr>
<td><code>TDPBSUD tmm1,tmm2,tmm3</code><sup id="cite_ref-amx_mul_319-1" class="reference"><a href="#cite_note-amx_mul-319">[c]</a></sup></td>
<td><code>VEX.128.F3.0F38.W0 5E /r</code></td>
<td>Matrix multiply signed bytes from tmm2 with unsigned bytes from tmm3, accumulating result in tmm1.
</td></tr>
<tr>
<td><code>TDPBUSD tmm1,tmm2,tmm3</code><sup id="cite_ref-amx_mul_319-2" class="reference"><a href="#cite_note-amx_mul-319">[c]</a></sup></td>
<td><code>VEX.128.66.0F38.W0 5E /r</code></td>
<td>Matrix multiply unsigned bytes from tmm2 with signed bytes from tmm3, accumulating result in tmm1.
</td></tr>
<tr>
<td><code>TDPBUUD tmm1,tmm2,tmm3</code><sup id="cite_ref-amx_mul_319-3" class="reference"><a href="#cite_note-amx_mul-319">[c]</a></sup></td>
<td><code>VEX.128.NP.0F38.W0 5E /r</code></td>
<td>Matrix multiply unsigned bytes from tmm2 with unsigned bytes from tmm3, accumulating result in tmm1.
</td></tr>
<tr>
<th colspan="4">
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="amx-bf16"><dfn>AMX-BF16</dfn></dt><dd>Matrix multiplication of tiles, with source data interpreted as <a href="/wiki/Bfloat16" class="mw-redirect" title="Bfloat16">bfloat16</a> values, and destination data accumulated as <a href="/wiki/FP32" class="mw-redirect" title="FP32">FP32</a> floating-point values.</dd></dl>
</td>
<td><code>TDPBF16PS tmm1,tmm2,tmm3</code><sup id="cite_ref-amx_mul_319-4" class="reference"><a href="#cite_note-amx_mul-319">[c]</a></sup></td>
<td><code>VEX.128.F3.0F38.W0 5C /r</code></td>
<td>Matrix multiply BF16 values from tmm2 with BF16 values from tmm3, accumulating result in tmm1.
</td></tr>
<tr>
<th colspan="5">
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="amx-fp16"><dfn>AMX-FP16</dfn></dt><dd>Matrix multiplication of tiles, with source data interpreted as <a href="/wiki/FP16" class="mw-redirect" title="FP16">FP16</a> values, and destination data accumulated as <a href="/wiki/FP32" class="mw-redirect" title="FP32">FP32</a> floating-point values.</dd></dl>
</td>
<td><code>TDPFP16PS tmm1,tmm2,tmm3</code><sup id="cite_ref-amx_mul_319-5" class="reference"><a href="#cite_note-amx_mul-319">[c]</a></sup></td>
<td><code>VEX.128.F2.0F38.W0 5C /r</code></td>
<td>Matrix multiply FP16 values from tmm2 with FP16 values from tmm3, accumulating result in tmm1.
</td>
<td>(<a href="/wiki/Granite_Rapids" title="Granite Rapids">Granite Rapids</a>)
</td></tr>
<tr>
<th colspan="5">
</th></tr>
<tr>
<td rowspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="amx-complex"><dfn>AMX-COMPLEX</dfn></dt><dd>Matrix multiplication of tiles, with source data interpreted as <a href="/wiki/Complex_number" title="Complex number">complex numbers</a> represented as pairs of <a href="/wiki/FP16" class="mw-redirect" title="FP16">FP16</a> values, and destination data accumulated as <a href="/wiki/FP32" class="mw-redirect" title="FP32">FP32</a> floating-point values.</dd></dl>
</td>
<td><span class="nowrap"><code>TCMMRLFP16PS tmm1,tmm2,tmm3</code><sup id="cite_ref-amx_mul_319-6" class="reference"><a href="#cite_note-amx_mul-319">[c]</a></sup></span></td>
<td><code>VEX.128.NP.0F38.W0 6C /r</code></td>
<td>Matrix multiply complex numbers from tmm2 with complex numbers from tmm3, accumulating real part of result in tmm1.
</td>
<td rowspan="2"><span class="nowrap">(<a href="/wiki/Granite_Rapids" title="Granite Rapids">Granite Rapids</a> D)</span>
</td></tr>
<tr>
<td><span class="nowrap"><code>TCMMILFP16PS tmm1,tmm2,tmm3</code><sup id="cite_ref-amx_mul_319-7" class="reference"><a href="#cite_note-amx_mul-319">[c]</a></sup></span></td>
<td><code>VEX.128.66.0F38.W0 6C /r</code></td>
<td>Matrix multiply complex numbers from tmm2 with complex numbers from tmm3, accumulating imaginary part of result in tmm1.
</td></tr></tbody></table>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1217336898"><div class="reflist reflist-lower-alpha">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-317"><span class="mw-cite-backlink"><b><a href="#cite_ref-317">^</a></b></span> <span class="reference-text">For <code>TILEZERO</code>, the tile-register to clear is specified by bits 5:3 of the instruction's <a href="/wiki/ModR/M" title="ModR/M">ModR/M</a> byte. Bits 7:6 must be set to 11b, and bits 2:0 must be set to 000b.</span>
</li>
<li id="cite_note-amx_sibmem-318"><span class="mw-cite-backlink">^ <a href="#cite_ref-amx_sibmem_318-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-amx_sibmem_318-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-amx_sibmem_318-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text">For the <code>TILELOADD</code>, <code>TILELOADDT1</code> and <code>TILESTORED</code> instructions, the memory argument must use a memory addressing mode with the SIB-byte. Under this addressing mode, the base register and displacement are used to specify the starting address for the first row of the tile to load/store from/to memory  the scale and index are used to specify a per-row stride.<br>These instructions are all interruptible  an interrupt or memory exception taken in the middle of these instructions will cause progress tracking information to be written to <code>TILECFG.start_row</code>, so that the instruction may continue on a partially-loaded/stored tile after the interruption.</span>
</li>
<li id="cite_note-amx_mul-319"><span class="mw-cite-backlink">^ <a href="#cite_ref-amx_mul_319-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-amx_mul_319-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-amx_mul_319-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-amx_mul_319-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-amx_mul_319-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-amx_mul_319-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-amx_mul_319-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-amx_mul_319-7"><sup><i><b>h</b></i></sup></a></span> <span class="reference-text">For all of the AMX matrix multiply instructions, the three arguments are required to be three different tile registers, or else the instruction will #UD.</span>
</li>
</ol></div></div>
<h2><span class="mw-headline" id="Cryptographic_instructions">Cryptographic instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=55" title="Edit section: Cryptographic instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Intel_AES_instructions">Intel AES instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=56" title="Edit section: Intel AES instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/AES_instruction_set" title="AES instruction set">AES instruction set</a></div>
<p>6 new instructions.
</p>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction
</th>
<th>Encoding
</th>
<th>Description
</th></tr>
<tr>
<td><code>AESENC xmm1,xmm2/m128</code>
</td>
<td><code>66 0F 38 DC /r</code>
</td>
<td>Perform one round of an <a href="/wiki/Advanced_Encryption_Standard" title="Advanced Encryption Standard">AES</a> encryption flow
</td></tr>
<tr>
<td><code>AESENCLAST xmm1,xmm2/m128</code>
</td>
<td><code>66 0F 38 DD /r</code>
</td>
<td>Perform the last round of an AES encryption flow
</td></tr>
<tr>
<td><code>AESDEC xmm1,xmm2/m128</code>
</td>
<td><code>66 0F 38 DE /r</code>
</td>
<td>Perform one round of an AES decryption flow
</td></tr>
<tr>
<td><code>AESDECLAST xmm1,xmm2/m128</code>
</td>
<td><code>66 0F 38 DF /r</code>
</td>
<td>Perform the last round of an AES decryption flow
</td></tr>
<tr>
<td><span class="nowrap"><code>AESKEYGENASSIST xmm1,xmm2/m128,imm8</code></span>
</td>
<td><span class="nowrap"><code>66 0F 3A DF /r ib</code></span>
</td>
<td>Assist in AES round key generation
</td></tr>
<tr>
<td><code>AESIMC xmm1,xmm2/m128</code>
</td>
<td><code>66 0F 38 DB /r</code>
</td>
<td>Assist in AES Inverse Mix Columns
</td></tr></tbody></table>
<h3><span class="mw-headline" id="CLMUL_instructions">CLMUL instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=57" title="Edit section: CLMUL instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/CLMUL_instruction_set" title="CLMUL instruction set">CLMUL instruction set</a></div>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Description
</th></tr>
<tr>
<td><span class="nowrap"><code>PCLMULQDQ xmm1,xmm2,imm8</code></span></td>
<td><span class="nowrap"><code>66 0F 3A 44 /r ib</code></span>
</td>
<td>Perform a carry-less multiplication of two 64-bit polynomials over the finite field <i>GF</i>(2<sup><i>k</i></sup>).
</td></tr>
<tr>
<td><code>PCLMULLQLQDQ xmm1,xmm2/m128</code></td>
<td><span class="nowrap"><code>66 0F 3A 44 /r 00</code></span>
</td>
<td>Multiply the low halves of the two 128-bit operands.
</td></tr>
<tr>
<td><code>PCLMULHQLQDQ xmm1,xmm2/m128</code></td>
<td><code>66 0F 3A 44 /r 01</code>
</td>
<td>Multiply the high half of the destination register by the low half of the source operand.
</td></tr>
<tr>
<td><code>PCLMULLQHQDQ xmm1,xmm2/m128</code></td>
<td><code>66 0F 3A 44 /r 10</code>
</td>
<td>Multiply the low half of the destination register by the high half of the source operand.
</td></tr>
<tr>
<td><code>PCLMULHQHQDQ xmm1,xmm2/m128</code></td>
<td><code>66 0F 3A 44 /r 11</code>
</td>
<td>Multiply the high halves of the two 128-bit operands.
</td></tr></tbody></table>
<h3><span class="mw-headline" id="RDRAND_and_RDSEED">RDRAND and RDSEED</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=58" title="Edit section: RDRAND and RDSEED"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/RDRAND" title="RDRAND">RDRAND</a></div>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction
</th>
<th>Encoding
</th>
<th>Description
</th>
<th>Added in
</th></tr>
<tr>
<td><code>RDRAND r16</code><br><code>RDRAND r32</code>
</td>
<td><code>NFx 0F C7 /6</code>
</td>
<td rowspan="2">Return a random number that has been generated with a <a href="/wiki/CSPRNG" class="mw-redirect" title="CSPRNG">CSPRNG</a> (Cryptographically Secure Pseudo-Random Number Generator) compliant with <span class="nowrap"><a rel="nofollow" class="external text" href="https://csrc.nist.gov/pubs/sp/800/90/a/r1/final">NIST SP 800-90A</a>.</span><sup id="cite_ref-rdrand_retry_321-0" class="reference"><a href="#cite_note-rdrand_retry-321">[a]</a></sup>
</td>
<td rowspan="2"><a href="/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a>,<br><a href="/wiki/Excavator_(microarchitecture)" title="Excavator (microarchitecture)">Excavator</a>,<br><a href="/wiki/Puma_(microarchitecture)" title="Puma (microarchitecture)">Puma</a>,<br><a href="/wiki/Zhaoxin" title="Zhaoxin">ZhangJiang</a>,<br><span class="nowrap"><a href="/wiki/Xeon_Phi" title="Xeon Phi">Knights Landing</a>,</span><br><a href="/wiki/Gracemont_(microarchitecture)" title="Gracemont (microarchitecture)">Gracemont</a>
</td></tr>
<tr>
<td><span class="nowrap"><code>RDRAND r64</code></span>
</td>
<td><span class="nowrap"><code>NFx REX.W 0F C7 /6</code></span>
</td></tr>
<tr>
<td><code>RDSEED r16</code><br><code>RDSEED r32</code>
</td>
<td><code>NFx 0F C7 /7</code>
</td>
<td rowspan="2">Return a random number that has been generated with a <a href="/wiki/Hardware_random_number_generator" title="Hardware random number generator">HRNG/TRNG</a> (Hardware/"True" Random Number Generator) compliant with <span class="nowrap"><a rel="nofollow" class="external text" href="https://csrc.nist.gov/pubs/sp/800/90/b/final">NIST SP 800-90B</a> and <a rel="nofollow" class="external text" href="https://csrc.nist.gov/pubs/sp/800/90/c/3pd">C</a>.</span><sup id="cite_ref-rdrand_retry_321-1" class="reference"><a href="#cite_note-rdrand_retry-321">[a]</a></sup>
</td>
<td rowspan="2"><a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a>,<br><a href="/wiki/Zhaoxin" title="Zhaoxin">ZhangJiang</a>,<br><span class="nowrap"><a href="/wiki/Xeon_Phi" title="Xeon Phi">Knights Landing</a>,</span><br><a href="/wiki/Zen_(first_generation)" title="Zen (first generation)">Zen 1</a>,<br><a href="/wiki/Gracemont_(microarchitecture)" title="Gracemont (microarchitecture)">Gracemont</a>
</td></tr>
<tr>
<td><span class="nowrap"><code>RDSEED r64</code></span>
</td>
<td><span class="nowrap"><code>NFx REX.W 0F C7 /7</code></span>
</td></tr></tbody></table>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1217336898"><div class="reflist reflist-lower-alpha">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-rdrand_retry-321"><span class="mw-cite-backlink">^ <a href="#cite_ref-rdrand_retry_321-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-rdrand_retry_321-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">The <code>RDRAND</code> and <code>RDSEED</code> instructions may fail to obtain and return a random number if the CPU's random number generators cannot keep up with the issuing of these instructions  if this happens, then software may retry the instructions (although the number of retries should be limited, in order to ensure forward progress<sup id="cite_ref-320" class="reference"><a href="#cite_note-320">[127]</a></sup>). The instructions set <code><a href="/wiki/FLAGS_register" title="FLAGS register">EFLAGS</a>.CF</code> to 1 if a random number was successfully obtained and 0 otherwise. Failure to obtain a random number will also set the instruction's destination register to 0.</span>
</li>
</ol></div></div>
<h3><span class="mw-headline" id="Intel_SHA_instructions">Intel SHA instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=59" title="Edit section: Intel SHA instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Intel_SHA_extensions" title="Intel SHA extensions">Intel SHA extensions</a></div>
<p>7 new instructions.
</p>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction
</th>
<th>Encoding
</th>
<th>Description
</th></tr>
<tr>
<td><span class="nowrap"><code>SHA1RNDS4 xmm1,xmm2/m128,imm8</code></span>
</td>
<td><span class="nowrap"><code>NP 0F 3A CC /r ib</code></span>
</td>
<td>Perform Four Rounds of SHA1 Operation
</td></tr>
<tr>
<td><code>SHA1NEXTE xmm1,xmm2/m128</code>
</td>
<td><code>NP 0F 38 C8 /r</code>
</td>
<td>Calculate SHA1 State Variable E after Four Rounds
</td></tr>
<tr>
<td><code>SHA1MSG1 xmm1,xmm2/m128</code>
</td>
<td><code>NP 0F 38 C9 /r</code>
</td>
<td>Perform an Intermediate Calculation for the Next Four SHA1 Message Dwords
</td></tr>
<tr>
<td><code>SHA1MSG2 xmm1,xmm2/m128</code>
</td>
<td><code>NP 0F 38 CA /r</code>
</td>
<td>Perform a Final Calculation for the Next Four SHA1 Message Dwords
</td></tr>
<tr>
<td><code>SHA256RNDS2 xmm1,xmm2/m128</code>
</td>
<td><code>NP 0F 38 CB /r</code>
</td>
<td>Perform Two Rounds of SHA256 Operation
</td></tr>
<tr>
<td><code>SHA256MSG1 xmm1,xmm2/m128</code>
</td>
<td><code>NP 0F 38 CC /r</code>
</td>
<td>Perform an Intermediate Calculation for the Next Four SHA256 Message Dwords
</td></tr>
<tr>
<td><code>SHA256MSG2 xmm1,xmm2/m128</code>
</td>
<td><code>NP 0F 38 CD /r</code>
</td>
<td>Perform a Final Calculation for the Next Four SHA256 Message Dwords
</td></tr></tbody></table>
<h3><span class="mw-headline" id="Intel_AES_Key_Locker_instructions">Intel AES Key Locker instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=60" title="Edit section: Intel AES Key Locker instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>These instructions, available in <a href="/wiki/Tiger_Lake" title="Tiger Lake">Tiger Lake</a> and later Intel processors, are designed to enable encryption/decryption with an AES key without having access to any unencrypted copies of the key during the actual encryption/decryption process.
</p>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction
</th>
<th>Encoding
</th>
<th>Description
</th>
<th>Notes
</th></tr>
<tr>
<td><code>LOADIWKEY xmm1,xmm2</code>
</td>
<td><span class="nowrap"><code>F3 0F 38 DC /r</code></span>
</td>
<td>Load internal wrapping key ("IWKey") from xmm1, xmm2 and XMM0.
</td>
<td>The two explicit operands (which must be register operands) specify a 256-bit encryption key. The implicit operand in <code>XMM0</code> specifies a 128-bit integrity key. <code>EAX</code> contains flags controlling operation of instruction.
<p>After being loaded, the IWKey cannot be directly read from software, but is used for the key wrapping done by <code>ENCODEKEY128/256</code> and checked by the Key Locker encode/decode instructions.
</p><p><code>LOADIWKEY</code> is privileged and can run in Ring 0 only.
</p>
</td></tr>
<tr>
<td><code>ENCODEKEY128 r32,r32</code>
</td>
<td><code>F3 0F 38 FA /r</code>
</td>
<td>Wrap a 128-bit AES key from XMM0 into a 384-bit key handle and output handle in XMM0-2.
</td>
<td rowspan="2">Source operand specifies handle restrictions to build into the handle.
<p>Destination operand is initialized with information about the source and attributes of the key.
</p><p>These instruction may also modify XMM4-6 (zeroed out in existing implementations, but this should not be relied on).
</p>
</td></tr>
<tr>
<td><code>ENCODEKEY256 r32,r32</code>
</td>
<td><code>F3 0F 3A FB /r</code>
</td>
<td>Wrap a 256-bit AES key from XMM1:XMM0 into a 512-bit key handle and output handle in XMM0-3.
</td></tr>
<tr>
<td><code>AESENC128KL xmm,m384</code>
</td>
<td><code>F3 0F 38 DC /r</code>
</td>
<td>Encrypt xmm using 128-bit AES key indicated by handle at m384 and store result in xmm.
</td>
<td rowspan="8">All of the Key Locker encode/decode instructions will check whether the handle is valid for the current IWKey and encode/decode data only if the handle is valid.
<p>These instructions will set the ZF flag to indicate whether the provided handle was valid (ZF=0) or not (ZF=1).
</p>
</td></tr>
<tr>
<td><span class="nowrap"><code>AESDEC128KL xmm,m384</code></span>
</td>
<td><code>F3 0F 38 DD /r</code>
</td>
<td>Decrypt xmm using 128-bit AES key indicated by handle at m384 and store result in xmm.
</td></tr>
<tr>
<td><code>AESENC256KL xmm,m512</code>
</td>
<td><code>F3 0F 38 DE /r</code>
</td>
<td>Encrypt xmm using 256-bit AES key indicated by handle at m512 and store result in xmm.
</td></tr>
<tr>
<td><code>AESDEC256KL xmm,m512</code>
</td>
<td><code>F3 0F 38 DF /r</code>
</td>
<td>Decrypt xmm using 256-bit AES key indicated by handle at m512 and store result in xmm.
</td></tr>
<tr>
<td><code>AESENCWIDE128KL m384</code>
</td>
<td><code>F3 0F 38 D8 /0</code>
</td>
<td>Encrypt XMM0-7 using 128-bit AES key indicated by handle at m384 and store each resultant block back to its corresponding register.
</td></tr>
<tr>
<td><span class="nowrap"><code>AESDECWIDE128KL m384</code></span>
</td>
<td><code>F3 0F 38 D8 /1</code>
</td>
<td>Decrypt XMM0-7 using 128-bit AES key indicated by handle at m384 and store each resultant block back to its corresponding register.
</td></tr>
<tr>
<td><code>AESENCWIDE256KL m512</code>
</td>
<td><code>F3 0F 38 D8 /2</code>
</td>
<td>Encrypt XMM0-7 using 256-bit AES key indicated by handle at m512 and store each resultant block back to its corresponding register.
</td></tr>
<tr>
<td><code>AESDECWIDE256KL m512</code>
</td>
<td><code>F3 0F 38 D8 /3</code>
</td>
<td>Decrypt XMM0-7 using 256-bit AES key indicated by handle at m512 and store each resultant block back to its corresponding register.
</td></tr></tbody></table>
<h3><span class="mw-headline" id="VIA_PadLock_instructions">VIA PadLock instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=61" title="Edit section: VIA PadLock instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/VIA_PadLock" title="VIA PadLock">VIA PadLock</a></div>
<p>The VIA/Zhaoxin PadLock instructions are instructions designed to apply cryptographic primitives in bulk, similar to the 8086 repeated string instructions. As such, unless otherwise specified, they take, as applicable, pointers to source data in ES:rSI and destination data in ES:rDI, and a data-size or count in rCX. Like the old string instructions, they are all designed to be interruptible.
</p>
<table class="wikitable sortable">
<tbody><tr>
<th>Padlock subset</th>
<th>Instruction</th>
<th>Encoding</th>
<th>Description</th>
<th>Added in
</th></tr>
<tr>
<th colspan="5">
</th></tr>
<tr>
<td rowspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="rng"><dfn>RNG</dfn></dt><dd>Random Number Generation.</dd></dl>
</td>
<td><code>XSTORE</code>
</td>
<td><span class="nowrap"><code>NFx 0F A7 C0</code></span>
</td>
<td rowspan="2">Store random bytes to ES:[rDI], and increment ES:rDI accordingly. <code>XSTORE</code> will store currently-available bytes, which may be from 0 to 8 bytes. <code>REP XSTORE</code> will write the number of random bytes specified by rCX, waiting for the random number generator when needed. EDX specifies a "quality factor".
</td>
<td rowspan="2"><a href="/wiki/VIA_C3" title="VIA C3">Nehemiah</a><br><span class="nowrap">(stepping 3)</span>
</td></tr>
<tr>
<td><code>REP XSTORE</code>
</td>
<td><span class="nowrap"><code>F3 0F A7 C0</code></span>
</td></tr>
<tr>
<th colspan="5">
</th></tr>
<tr>
<td rowspan="4"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="ace"><dfn>ACE</dfn></dt><dd>Advanced Cryptography Engine.</dd></dl>
</td>
<td><code>REP XCRYPTECB</code>
</td>
<td><code>F3 0F A7 C8</code>
</td>
<td rowspan="6">Encrypt/Decrypt data, using the <a href="/wiki/Advanced_Encryption_Standard" title="Advanced Encryption Standard">AES</a> cipher in various <a href="/wiki/Block_cipher_mode_of_operation" title="Block cipher mode of operation">block modes</a> (ECB, CBC, CFB, OFB and CTR, respectively). rCX contains the number of 16-byte blocks to encrypt/decrypt, rBX contains a pointer to an encryption key, rAX a pointer to an initialization vector for block modes that need it, and rDX a pointer to a control word.<sup id="cite_ref-322" class="reference"><a href="#cite_note-322">[a]</a></sup>
</td>
<td rowspan="4"><a href="/wiki/VIA_C3" title="VIA C3">Nehemiah</a><br><span class="nowrap">(stepping 8)</span>
</td></tr>
<tr>
<td><span class="nowrap"><code>REP XCRYPTCBC</code></span>
</td>
<td><code>F3 0F A7 D0</code>
</td></tr>
<tr>
<td><code>REP XCRYPTCFB</code>
</td>
<td><code>F3 0F A7 E0</code>
</td></tr>
<tr>
<td><code>REP XCRYPTOFB</code>
</td>
<td><code>F3 0F A7 E8</code>
</td></tr>
<tr>
<th colspan="3"></th>
<th>
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="ace2'`UNIQ--ref-0000042A-QINU`'"><dfn>ACE2<sup id="cite_ref-323" class="reference"><a href="#cite_note-323">[b]</a></sup></dfn></dt></dl>
</td>
<td><code>REP XCRYPTCTR</code>
</td>
<td><code>F3 0F A7 D8</code>
</td>
<td><span class="nowrap"><a href="/wiki/VIA_C7" title="VIA C7">C7 "Esther"</a><sup id="cite_ref-324" class="reference"><a href="#cite_note-324">[128]</a></sup></span>
</td></tr>
<tr>
<th colspan="5">
</th></tr>
<tr>
<td rowspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="phe"><dfn>PHE</dfn></dt><dd>Hash Engine.</dd></dl>
</td>
<td><code>REP XSHA1</code>
</td>
<td><code>F3 0F A6 C8</code>
</td>
<td rowspan="2">Compute a cryptographic hash (using the <a href="/wiki/SHA-1" title="SHA-1">SHA-1</a> and <a href="/wiki/SHA-256" class="mw-redirect" title="SHA-256">SHA-256</a> functions, respectively). ES:rSI points to data to compute a hash for, ES:rDI points to a message digest and rCX specifies the number of bytes. rAX should be set to 0 at the start of a calculation.<sup id="cite_ref-326" class="reference"><a href="#cite_note-326">[c]</a></sup>
</td>
<td rowspan="2"><a href="/wiki/VIA_C7" title="VIA C7">Esther</a>
</td></tr>
<tr>
<td><code>REP XSHA256</code>
</td>
<td><code>F3 0F A6 D0</code>
</td></tr>
<tr>
<th colspan="5">
</th></tr>
<tr>
<td><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="pmm"><dfn>PMM</dfn></dt><dd>Montgomery Multiplier.</dd></dl>
</td>
<td><code>REP MONTMUL</code>
</td>
<td><code>F3 0F A6 C0</code>
</td>
<td>Perform <a href="/wiki/Montgomery_modular_multiplication" title="Montgomery modular multiplication">Montgomery Multiplication</a>. Takes an operand width in ECX (given as a number of bits  must be in range 256..32768 and divisble by 128) and pointer to a data structure in ES:ESI.<sup id="cite_ref-327" class="reference"><a href="#cite_note-327">[d]</a></sup>
</td>
<td><a href="/wiki/VIA_C7" title="VIA C7">Esther</a>
</td></tr>
<tr>
<th colspan="5">
</th></tr>
<tr>
<td rowspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1228772891">
<dl class="glossary"><dt id="gmi'`UNIQ--ref-0000042F-QINU`''`UNIQ--ref-00000430-QINU`'"><dfn>GMI<sup id="cite_ref-zhaoxin_gmi_328-0" class="reference"><a href="#cite_note-zhaoxin_gmi-328">[130]</a></sup><sup id="cite_ref-zhaoxin_gmi2_329-0" class="reference"><a href="#cite_note-zhaoxin_gmi2-329">[131]</a></sup></dfn></dt><dd>Chinese national cryptographic algorithms. (<a href="/wiki/Zhaoxin" title="Zhaoxin">Zhaoxin</a> only.)</dd></dl>
</td>
<td><code>CCS_HASH</code>
</td>
<td><code>F3 0F A6 E8</code>
</td>
<td>Compute <a href="/wiki/SM3_(hash_function)" title="SM3 (hash function)">SM3</a> hash, similar to the <code>REP XSHA*</code> instructions. The rBX register is used to specify hash function (<code>20h</code> for SM3 being the only documented value).
</td>
<td rowspan="2"><a href="/wiki/Zhaoxin" title="Zhaoxin">ZhangJiang</a>
</td></tr>
<tr>
<td><code>CCS_ENCRYPT</code>
</td>
<td><code>F3 0F A7 F0</code>
</td>
<td>Encrypt/Decrypt data, using the <a href="/wiki/SM4_(cipher)" title="SM4 (cipher)">SM4</a> cipher in various <a href="/wiki/Block_cipher_mode_of_operation" title="Block cipher mode of operation">block modes</a>. rCX contains the number of 16-byte blocks to encrypt/decrypt, rBX contains a pointer to an encryption key, rDX a pointer to an initialization vector for block modes that need it, and rAX contains a control word.<sup id="cite_ref-330" class="reference"><a href="#cite_note-330">[e]</a></sup>
</td></tr></tbody></table>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1217336898"><div class="reflist reflist-columns references-column-width reflist-lower-alpha" style="column-width: 22em;">
<ol class="references">
<li id="cite_note-322"><span class="mw-cite-backlink"><b><a href="#cite_ref-322">^</a></b></span> <span class="reference-text">The control word for <code>REP XCRYPT*</code> is a 128-bit data structure with the following layout:
<table class="wikitable sortable">
<tbody><tr>
<th>Bits</th>
<th>Usage
</th></tr>
<tr>
<td>3:0</td>
<td>AES round count
</td></tr>
<tr>
<td>4</td>
<td>Digest mode enable (ACE2 only)
</td></tr>
<tr>
<td>5</td>
<td>1=allow data that is not 16-byte aligned (ACE2 only)
</td></tr>
<tr>
<td>6</td>
<td>Cipher: 0=AES, 1=undefined
</td></tr>
<tr>
<td>7</td>
<td><a href="/wiki/AES_key_schedule" title="AES key schedule">Key schedule</a>: 0=compute (128bit key only), 1=load from memory
</td></tr>
<tr>
<td>8</td>
<td>0=normal, 1=intermediate-result
</td></tr>
<tr>
<td>9</td>
<td>0=encrypt, 1=decrypt
</td></tr>
<tr>
<td>11:10</td>
<td>Key size: 00=128bit, 01=192bit, 10=256bit, 11=reserved
</td></tr>
<tr>
<td>127:12</td>
<td>Reserved, set to 0
</td></tr></tbody></table></span>
</li>
<li id="cite_note-323"><span class="mw-cite-backlink"><b><a href="#cite_ref-323">^</a></b></span> <span class="reference-text">ACE2 also adds extra features to the other <code>REP XCRYPT</code> instructions: a digest mode for the CBC and CFB instructions, and the ability to use input/output data that are not 16-byte aligned for the non-ECB instructions.</span>
</li>
<li id="cite_note-326"><span class="mw-cite-backlink"><b><a href="#cite_ref-326">^</a></b></span> <span class="reference-text">On <a href="/wiki/VIA_Nano" title="VIA Nano">VIA Nano</a> and later processors, setting rAX to an all-1s value for the <code>REP XSHA*</code> instructions will enable an alternate operation mode, where rCX specifies the number of 64-byte blocks, and where the standard FIPS-180-2 length extension procedure at the end of the hash calculation is omitted. This makes for a variant more suitable for data streaming than the original EAX=0 variant.<sup id="cite_ref-325" class="reference"><a href="#cite_note-325">[129]</a></sup> This functionality also exists for <code>CCS_HASH</code>.<br>&nbsp;</span>
</li>
<li id="cite_note-327"><span class="mw-cite-backlink"><b><a href="#cite_ref-327">^</a></b></span> <span class="reference-text">The data structure to <code>REP MONTMUL</code> contains six 32-bit elements, where the first one is a negated <a href="/wiki/Modular_inverse" class="mw-redirect" title="Modular inverse">modular inverse</a> of the bottom 32 bits of the modulus and the remaining 5 are pointers to various memory buffers:
<table class="wikitable sortable">
<tbody><tr>
<th>Offset</th>
<th>Data item
</th></tr>
<tr>
<td>0</td>
<td>Negated modular inverse
</td></tr>
<tr>
<td>4</td>
<td>Pointer to first multiplicand
</td></tr>
<tr>
<td>8</td>
<td>Pointer to second multiplicand
</td></tr>
<tr>
<td>12</td>
<td>Pointer to result buffer
</td></tr>
<tr>
<td>16</td>
<td>Pointer to modulus
</td></tr>
<tr>
<td>20</td>
<td>Pointer to 32-byte scratchpad
</td></tr></tbody></table></span>
</li>
<li id="cite_note-330"><span class="mw-cite-backlink"><b><a href="#cite_ref-330">^</a></b></span> <span class="reference-text">The <code>CCS_ENCRYPT</code> control word in rAX has the following format:
<table class="wikitable sortable">
<tbody><tr>
<th>Bits</th>
<th>Usage
</th></tr>
<tr>
<td>0</td>
<td>0=Encrypt, 1=Decrypt
</td></tr>
<tr>
<td>5:1</td>
<td>Must be 10000b for SM4.
</td></tr>
<tr>
<td>6</td>
<td>ECB <a href="/wiki/Block_cipher_mode_of_operation" title="Block cipher mode of operation">block mode</a>
</td></tr>
<tr>
<td>7</td>
<td>CBC block mode
</td></tr>
<tr>
<td>8</td>
<td>CFB block mode
</td></tr>
<tr>
<td>9</td>
<td>OFB block mode
</td></tr>
<tr>
<td>10</td>
<td>CTR block mode
</td></tr>
<tr>
<td>11</td>
<td>Digest enable
</td></tr></tbody></table>
<p>Remaining bits in rAX must be set to all-0s.
</p><p>Of bits 10:6 in rAX (block mode selection), exactly one bit must be set, or else behavior is undefined.
</p>
</span></li>
</ol></div>
<h2><span class="mw-headline" id="Virtualization_instructions">Virtualization instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=62" title="Edit section: Virtualization instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/X86_virtualization" title="X86 virtualization">x86 virtualization</a></div>
<h3><span class="mw-headline" id="AMD-V_instructions"><a href="/wiki/X86_virtualization#AMD_virtualization_(AMD-V)" title="X86 virtualization">AMD-V</a> instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=63" title="Edit section: AMD-V instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Instruction Description</th>
<th>Used by</th>
<th>Added in
</th></tr>
<tr>
<th colspan="5">
</th></tr>
<tr>
<th colspan="5">Basic SVM (Secure Virtual Machine) instructions<sup id="cite_ref-331" class="reference"><a href="#cite_note-331">[132]</a></sup>
</th></tr>
<tr>
<td><span class="nowrap"><code>INVLPGA rAX,ECX</code><sup id="cite_ref-svm_opsiz_332-0" class="reference"><a href="#cite_note-svm_opsiz-332">[a]</a></sup></span></td>
<td><code>0F 01 DF</code></td>
<td>Invalidate TLB mappings for the virtual page specified in rAX and the ASID (Address Space IDentifier) specified in ECX.
</td>
<td rowspan="2" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no"><a href="/wiki/Hypervisor" title="Hypervisor">VMM</a>
</td>
<td rowspan="7"><a href="/wiki/AMD_K8" title="AMD K8">K8</a><sup id="cite_ref-333" class="reference"><a href="#cite_note-333">[b]</a></sup>
</td></tr>
<tr>
<td><code>VMRUN rAX</code><sup id="cite_ref-svm_opsiz_332-1" class="reference"><a href="#cite_note-svm_opsiz-332">[a]</a></sup></td>
<td><code>0F 01 D8</code></td>
<td>Run virtual machine managed by the VMCB (Virtual Machine Control Block) specified by physical address in rAX.
</td></tr>
<tr>
<td><code>VMLOAD rAX</code><sup id="cite_ref-svm_opsiz_332-2" class="reference"><a href="#cite_note-svm_opsiz-332">[a]</a></sup></td>
<td><code>0F 01 DA</code></td>
<td>Load a specific subset of processor state from the VMCB specified by the physical address in the rAX register.<sup id="cite_ref-vmloadstore_334-0" class="reference"><a href="#cite_note-vmloadstore-334">[c]</a></sup>
</td>
<td rowspan="2" style="background: #FFE3E3; color: black; vertical-align: middle; text-align: center;" class="table-no2">Usually the VMM<sup id="cite_ref-335" class="reference"><a href="#cite_note-335">[d]</a></sup>
</td></tr>
<tr>
<td><code>VMSAVE rAX</code><sup id="cite_ref-svm_opsiz_332-3" class="reference"><a href="#cite_note-svm_opsiz-332">[a]</a></sup></td>
<td><code>0F 01 DB</code></td>
<td>Save a specific subset of processor state to the VMCB specified by the physical address in the rAX register.<sup id="cite_ref-vmloadstore_334-1" class="reference"><a href="#cite_note-vmloadstore-334">[c]</a></sup>
</td></tr>
<tr>
<td><code>STGI</code></td>
<td><code>0F 01 DC</code></td>
<td>Set GIF (Global Interrupt Flag).
</td>
<td rowspan="2" style="background: #FFE3E3; color: black; vertical-align: middle; text-align: center;" class="table-no2">Usually the VMM<sup id="cite_ref-336" class="reference"><a href="#cite_note-336">[e]</a></sup>
</td></tr>
<tr>
<td><code>CLGI</code></td>
<td><code>0F 01 DD</code></td>
<td>Clear GIF.
</td></tr>
<tr>
<td><code>VMMCALL</code></td>
<td><code>NFx 0F 01 D9</code></td>
<td>Call to VM monitor from guest by causing a VMEXIT.</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Guest
</td></tr>
<tr>
<td><code>SKINIT EAX</code></td>
<td><code>0F 01 DE</code></td>
<td>Secure Init and Jump with Attestation.<br>Initializes CPU to known state, designates a 64 Kbyte memory area specified by EAX as an SLB ("Secure Loader Block"), submits a copy of the memory area to the system <a href="/wiki/Trusted_Platform_Module" title="Trusted Platform Module">TPM</a> for validation using a <a href="/wiki/Digital_signature" title="Digital signature">digital signature</a>, then jumps into the SLB.
</td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">VMM
</td>
<td><a href="/wiki/AMD_Turion#Lion_(65_nm_SOI)" title="AMD Turion">Turion "Lion"</a>,<sup id="cite_ref-337" class="reference"><a href="#cite_note-337">[133]</a></sup><br><span class="nowrap"><a href="/wiki/Opteron#Opteron_(45_nm_SOI)" title="Opteron">Opteron "Shanghai"</a></span>,<br><span class="nowrap"><a href="/wiki/Phenom_II" title="Phenom II">Phenom II</a></span>
</td></tr>
<tr>
<th colspan="5">Secure Encrypted Virtualization (SEV): Encrypted State (SEV-ES) instructions
</th></tr>
<tr>
<td><code>VMGEXIT</code></td>
<td><span class="nowrap"><code>F2/F3 0F 01 D9</code></span></td>
<td>SEV-ES Exit to VMM.<br>Explicit communication with the VMM for SEV-ES VMs.<sup id="cite_ref-338" class="reference"><a href="#cite_note-338">[f]</a></sup></td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Guest</td>
<td><a href="/wiki/Zen_(first_generation)" title="Zen (first generation)">Zen 1</a>
</td></tr>
<tr>
<th colspan="5">Secure Nested Paging (SEV-SNP): Reverse-Map Table (RMP) instructions
</th></tr>
<tr>
<td><code>PSMASH</code></td>
<td><code>F3 0F 01 FF</code></td>
<td>Page Smash: expands a 2MB-page RMP entry into a corresponding set of contiguous 4KB-page RMP entries. The 2&nbsp;MB page's system physical address is specified in the RAX register.
</td>
<td rowspan="2" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">VMM
</td>
<td rowspan="4"><a href="/wiki/Zen_3" title="Zen 3">Zen 3</a>
</td></tr>
<tr>
<td><code>RMPUPDATE</code></td>
<td><code>F2 0F 01 FE</code></td>
<td>Write a new RMP entry. The system physical address of a page whose RMP entry is modified is specified in the RAX register. The RCX register provides the effective address of a 16-byte data structure which contains the new RMP state.
</td></tr>
<tr>
<td><code>PVALIDATE</code></td>
<td><code>F2 0F 01 FF</code></td>
<td>Validate or rescind validation of a guest page's RMP entry. The guest virtual address is specified in the register operand rAX.<sup id="cite_ref-svm_opsiz_332-4" class="reference"><a href="#cite_note-svm_opsiz-332">[a]</a></sup>
</td>
<td rowspan="2" style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Guest
</td></tr>
<tr>
<td><code>RMPADJUST</code></td>
<td><code>F3 0F 01 FE</code></td>
<td>Adjust RMP permissions for a guest page. The guest virtual address is specified in the RAX register. The page size is specified in RCX[0]. The target VMPL (Virtual Machine Privilege Level) and its permissions are specified in the RDX register.
</td></tr>
<tr>
<td><code>RMPQUERY</code></td>
<td><code>F3 0F 01 FD</code></td>
<td>Reads an RMP permission mask for a guest page. The guest virtual address is specified in the RAX register. The target VMPL is specified in RDX[7:0]. RMP permissions for the specified VMPL are returned in RDX[63:8] and the RCX register.</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Guest</td>
<td><a href="/wiki/Zen_4" title="Zen 4">Zen 4</a>
</td></tr>
<tr>
<td><code>RMPREAD</code></td>
<td><code>F2 0F 01 FD</code></td>
<td>Read an RMP entry. The system physical address of the page whose RMP entry is to be read is specified in the RAX register. The RCX register provides the effective address of a 16-byte data structure that the RMP entry will be written to.
</td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">VMM
</td>
<td>(<a href="/wiki/Zen_5" title="Zen 5">Zen 5</a>)
</td></tr></tbody></table>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1217336898"><div class="reflist reflist-lower-alpha">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-svm_opsiz-332"><span class="mw-cite-backlink">^ <a href="#cite_ref-svm_opsiz_332-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-svm_opsiz_332-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-svm_opsiz_332-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-svm_opsiz_332-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-svm_opsiz_332-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text">For the rAX argument to the <code>VMRUN</code>, <code>VMLOAD</code>, <code>VMSAVE</code>, <code>INVLPGA</code> and <code>PVALIDATE</code> instructions, the choice of AX/EAX/RAX depends on address-size, which can be overridden with the 67h prefix.</span>
</li>
<li id="cite_note-333"><span class="mw-cite-backlink"><b><a href="#cite_ref-333">^</a></b></span> <span class="reference-text">Support for AMD-V was added in stepping F of the AMD K8, and is not available on earlier steppings.</span>
</li>
<li id="cite_note-vmloadstore-334"><span class="mw-cite-backlink">^ <a href="#cite_ref-vmloadstore_334-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-vmloadstore_334-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">The <code>VMRUN</code> instruction will load only a limited subset of CPU state - <code>VMLOAD</code> should be run before <code>VMRUN</code> to load additional state.<br>Similarly, #VMEXIT will store only a limited amount of guest state to the VMCB, and <code>VMSAVE</code> is needed to store additional state.<br>For simple intercept conditions where the VMM doesn't need to make use of the state items handled by <code>VMSAVE</code>/<code>VMLOAD</code>, the VMM may improve performance by abstaining from performing <code>VMSAVE</code>/<code>VMLOAD</code> before re-entering the virtual machine with <code>VMRUN</code>.</span>
</li>
<li id="cite_note-335"><span class="mw-cite-backlink"><b><a href="#cite_ref-335">^</a></b></span> <span class="reference-text">On CPUs that support VMLOAD/VMSAVE virtualization (<a href="/wiki/Excavator_(microarchitecture)" title="Excavator (microarchitecture)">Excavator</a> and later), the <code>VMLOAD</code> and <code>VMSAVE</code> instructions can be executed in guest mode as well.</span>
</li>
<li id="cite_note-336"><span class="mw-cite-backlink"><b><a href="#cite_ref-336">^</a></b></span> <span class="reference-text">On CPUs that support Virtual GIF (<a href="/wiki/Excavator_(microarchitecture)" title="Excavator (microarchitecture)">Excavator</a> and later), the <code>STGI</code> and <code>CLGI</code> instructions can be executed in guest mode as well.</span>
</li>
<li id="cite_note-338"><span class="mw-cite-backlink"><b><a href="#cite_ref-338">^</a></b></span> <span class="reference-text"><code>VMGEXIT</code> is executed as <code>VMMCALL</code> if not executed by a SEV-ES guest.</span>
</li>
</ol></div></div>
<h3><span class="mw-headline" id="Intel_VT-x_instructions"><a href="/wiki/Intel_VT-x" class="mw-redirect" title="Intel VT-x">Intel VT-x</a> instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=64" title="Edit section: Intel VT-x instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Intel virtualization instructions. VT-x is also supported on some processors from VIA and Zhaoxin.
</p>
<table class="wikitable sortable">
<tbody><tr>
<th>Instruction</th>
<th>Opcode</th>
<th>Instruction Description</th>
<th>Used by<sup id="cite_ref-339" class="reference"><a href="#cite_note-339">[a]</a></sup></th>
<th>Added in
</th></tr>
<tr>
<th colspan="5">
</th></tr>
<tr>
<th colspan="5">Basic VMX (Virtual Machine Extensions) instructions
</th></tr>
<tr>
<td><code>VMXON m64</code><sup id="cite_ref-vmx_ptr64_340-0" class="reference"><a href="#cite_note-vmx_ptr64-340">[b]</a></sup></td>
<td><code>F3 0F C7 /6</code></td>
<td>Enter VMX Operation  enters hardware supported virtualisation environment.<sup id="cite_ref-341" class="reference"><a href="#cite_note-341">[c]</a></sup>
</td>
<td rowspan="7" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">VMM
</td>
<td rowspan="10"><span class="nowrap"><a href="/wiki/Pentium_4#Prescott_2M_(Extreme_Edition)" title="Pentium 4">Prescott 2M</a></span>,<br><a href="/wiki/Yonah_(microprocessor)" title="Yonah (microprocessor)">Yonah</a>,<br><a href="/wiki/Centerton_(microprocessor)" class="mw-redirect" title="Centerton (microprocessor)">Centerton</a>,<br><a href="/wiki/VIA_Nano" title="VIA Nano">Nano 3000</a>
</td></tr>
<tr>
<td><code>VMXOFF</code></td>
<td><code>NP 0F 01 C4</code></td>
<td>Leave VMX Operation  stops hardware supported virtualisation environment.
</td></tr>
<tr>
<td><code>VMPTRLD m64</code><sup id="cite_ref-vmx_ptr64_340-1" class="reference"><a href="#cite_note-vmx_ptr64-340">[b]</a></sup></td>
<td><code>NP 0F C7 /6</code></td>
<td>Load pointer to Virtual-Machine Control Structure (VMCS) from memory and mark it valid.
</td></tr>
<tr>
<td><code>VMPTRST m64</code><sup id="cite_ref-vmx_ptr64_340-2" class="reference"><a href="#cite_note-vmx_ptr64-340">[b]</a></sup></td>
<td><code>NP 0F C7 /7</code></td>
<td>Store pointer to current VMCS to memory.
</td></tr>
<tr>
<td><code>VMCLEAR m64</code><sup id="cite_ref-vmx_ptr64_340-3" class="reference"><a href="#cite_note-vmx_ptr64-340">[b]</a></sup></td>
<td><code>66 0F C7 /6</code></td>
<td>Flush VMCS data from CPU to VMCS region in memory. If the specified VMCS is the current VMCS, then the current-VMCS is marked as invalid.
</td></tr>
<tr>
<td><code>VMLAUNCH</code></td>
<td><code>NP 0F 01 C2</code></td>
<td>Launch virtual machine managed by current VMCS.
</td></tr>
<tr>
<td><code>VMRESUME</code></td>
<td><code>NP 0F 01 C3</code></td>
<td>Resume virtual machine managed by current VMCS.
</td></tr>
<tr>
<td><code>VMREAD r/m,reg</code></td>
<td><code>NP 0F 78 /r</code></td>
<td>Read a specified field from the current-VMCS. The <code>reg</code> argument specifies which field to read  the result is stored to <code>r/m</code>.</td>
<td rowspan="2" style="background: #FFE3E3; color: black; vertical-align: middle; text-align: center;" class="table-no2">Usually the VMM<sup id="cite_ref-342" class="reference"><a href="#cite_note-342">[d]</a></sup>
</td></tr>
<tr>
<td><span class="nowrap"><code>VMWRITE reg,r/m</code></span></td>
<td><code>NP 0F 79 /r</code></td>
<td>Write to specified field of current-VMCS. The <code>reg</code> argument specifies which field to write, and the r/m argument provides the data item to write to the field.
</td></tr>
<tr>
<td><code>VMCALL</code></td>
<td><code>NP 0F 01 C1</code></td>
<td>Call to VM monitor from guest by causing a VMEXIT.</td>
<td style="background:#bfd; color:black; vertical-align:middle; text-align:center;" class="table-yes2">Usually the guest<sup id="cite_ref-343" class="reference"><a href="#cite_note-343">[e]</a></sup>
</td></tr>
<tr>
<th colspan="5"><a href="/wiki/Second_Level_Address_Translation" title="Second Level Address Translation">Extended Page Tables</a> (EPT) instructions
</th></tr>
<tr>
<td><code>INVEPT reg,m128</code></td>
<td><span class="nowrap"><code>66 0F 38 80 /r</code></span></td>
<td>Invalidates EPT-derived entries in the TLBs and paging-structure caches. The <code>reg</code> argument specifies an invalidation type, the memory argument specifies a 128-bit descriptor.<sup id="cite_ref-344" class="reference"><a href="#cite_note-344">[f]</a></sup>
</td>
<td rowspan="2" style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">VMM
</td>
<td rowspan="2"><a href="/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a>,<br><a href="/wiki/Centerton_(microprocessor)" class="mw-redirect" title="Centerton (microprocessor)">Centerton</a>,<sup id="cite_ref-345" class="reference"><a href="#cite_note-345">[134]</a></sup><br><a href="/wiki/Zhaoxin" title="Zhaoxin">ZhangJiang</a>
</td></tr>
<tr>
<td><span class="nowrap"><code>INVVPID reg,m128</code></span></td>
<td><span class="nowrap"><code>66 0F 38 81 /r</code></span></td>
<td>Invalidates entries in the TLBs and paging-structure caches based on VPID (Virtual Processor ID). The <code>reg</code> argument specifies an invalidation type, the memory argument specifies a 128-bit descriptor.<sup id="cite_ref-347" class="reference"><a href="#cite_note-347">[g]</a></sup>
</td></tr>
<tr>
<td><code>VMFUNC</code></td>
<td><code>NP 0F 01 D4</code></td>
<td>Invoke VM function specified in EAX.<sup id="cite_ref-348" class="reference"><a href="#cite_note-348">[h]</a></sup>
</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">Guest
</td>
<td><a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a>,<br><a href="/wiki/Silvermont" title="Silvermont">Silvermont</a>,<br><a href="/wiki/Zhaoxin" title="Zhaoxin">LuJiaZui</a>
</td></tr>
<tr>
<th colspan="5"><a href="/wiki/Trust_Domain_Extensions" title="Trust Domain Extensions">Trust Domain Extensions</a> (TDX): Secure Arbitration Mode (SEAM) instructions<sup id="cite_ref-intel_tdx_241-1" class="reference"><a href="#cite_note-intel_tdx-241">[107]</a></sup>
</th></tr>
<tr>
<td><code>SEAMOPS</code></td>
<td><code>66 0F 01 CE</code></td>
<td>Invoke SEAM specific operations. Operation to perform is specified in RAX.<sup id="cite_ref-349" class="reference"><a href="#cite_note-349">[i]</a></sup>
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">SEAM<br>root
</td>
<td rowspan="4"><span class="nowrap">(<a href="/wiki/Sapphire_Rapids_(microprocessor)" class="mw-redirect" title="Sapphire Rapids (microprocessor)">Sapphire Rapids</a><sup id="cite_ref-350" class="reference"><a href="#cite_note-350">[136]</a></sup>),</span><br><span class="nowrap"><a href="/wiki/Emerald_Rapids" title="Emerald Rapids">Emerald Rapids</a><sup id="cite_ref-351" class="reference"><a href="#cite_note-351">[137]</a></sup></span>
</td></tr>
<tr>
<td><code>SEAMRET</code></td>
<td><code>66 0F 01 CD</code></td>
<td>Return to legacy VMX root operation from SEAM VMX root operation.
</td></tr>
<tr>
<td><code>SEAMCALL</code></td>
<td><code>66 0F 01 CF</code></td>
<td>Call to SEAM VMX root operation from legacy VMX root operation.</td>
<td style="background:#FFC7C7;vertical-align:middle;text-align:center;" class="table-no">VMM
</td></tr>
<tr>
<td><code>TDCALL</code></td>
<td><code>66 0F 01 CC</code></td>
<td>Call to VM monitor from TD guest by causing a VMEXIT.</td>
<td style="background:#9EFF9E;vertical-align:middle;text-align:center;" class="table-yes">TD Guest
</td></tr></tbody></table>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1217336898"><div class="reflist reflist-lower-alpha">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-339"><span class="mw-cite-backlink"><b><a href="#cite_ref-339">^</a></b></span> <span class="reference-text">Executing any of the VT-x VMM instructions while within the VM guest will cause a VMEXIT.<br>If VMX operation has not been entered through <code>VMXON</code>, then all of the VT-x instructions (except <code>VMXON</code>) will cause #UD.</span>
</li>
<li id="cite_note-vmx_ptr64-340"><span class="mw-cite-backlink">^ <a href="#cite_ref-vmx_ptr64_340-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-vmx_ptr64_340-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-vmx_ptr64_340-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-vmx_ptr64_340-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text">The m64 argument to <code>VMPTRLD</code>, <code>VMPTRST</code>, <code>VMCLEAR</code> and <code>VMXON</code> is a 64-bit physical address.</span>
</li>
<li id="cite_note-341"><span class="mw-cite-backlink"><b><a href="#cite_ref-341">^</a></b></span> <span class="reference-text">The m64 argument to <code>VMXON</code> is the 64-bit physical address to a "VMXON region", which is a 4Kbyte region that must be 4 Kbyte aligned. This region may be used by the processor to support VMX operation in an implementation-dependent manner and should never be accessed by software until the processor has left VMX operation through the <code>VMXOFF</code> instruction.</span>
</li>
<li id="cite_note-342"><span class="mw-cite-backlink"><b><a href="#cite_ref-342">^</a></b></span> <span class="reference-text">If "VMCS Shadowing" is enabled (available on <a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a> and later), the <code>VMREAD</code> and <code>VMWRITE</code> instructions can be executed by the guest as well.</span>
</li>
<li id="cite_note-343"><span class="mw-cite-backlink"><b><a href="#cite_ref-343">^</a></b></span> <span class="reference-text">The <code>VMCALL</code> instruction can be executed by the VMM as well  doing so will cause a special SMM VM exit.</span>
</li>
<li id="cite_note-344"><span class="mw-cite-backlink"><b><a href="#cite_ref-344">^</a></b></span> <span class="reference-text">The invalidation types available for the <code>reg</code> argument of <code>INVEPT</code> are:
<table class="wikitable sortable">
<tbody><tr>
<th>Value</th>
<th>Function
</th></tr>
<tr>
<td>1</td>
<td>Single-context invalidation: invalidate all mappings associated with EPT-pointer in bits 63:0 of descriptor.
</td></tr>
<tr>
<td>2</td>
<td>Global invalidation: invalidate all mappings associated with all EPT-pointers.
</td></tr></tbody></table></span>
</li>
<li id="cite_note-347"><span class="mw-cite-backlink"><b><a href="#cite_ref-347">^</a></b></span> <span class="reference-text">The invalidation types available for the <code>reg</code> argument of <code>INVVPID</code> are:
<table class="wikitable sortable">
<tbody><tr>
<th>Value</th>
<th>Function
</th></tr>
<tr>
<td>0</td>
<td>Invalidate mapping for linear address and VPID specified in descriptor.<br>(Unlike <code>INVLPG</code>, <code>INVVPID</code> will fail when used with non-canonical addresses.<sup id="cite_ref-346" class="reference"><a href="#cite_note-346">[135]</a></sup>)
</td></tr>
<tr>
<td>1</td>
<td>Invalidate all mappings for VPID specified in descriptor.
</td></tr>
<tr>
<td>2</td>
<td>All-contexts invalidation: invalidate all mappings for all VPIDs except VPID 0.
</td></tr>
<tr>
<td>3</td>
<td>Invalidate all mappings for VPID specified in descriptor, except global translations.
</td></tr></tbody></table></span>
</li>
<li id="cite_note-348"><span class="mw-cite-backlink"><b><a href="#cite_ref-348">^</a></b></span> <span class="reference-text">The functions available for <code>VMFUNC</code> in the EAX register are:
<table class="wikitable sortable">
<tbody><tr>
<th>EAX</th>
<th>Function
</th></tr>
<tr>
<td>0</td>
<td>EPTP switching: switch extended page table pointer to one of up to 512 table pointers prepared in advance by the VM host.<br>ECX specifies which one of the 512 pointers to use.
</td></tr>
<tr>
<td>1-63</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align:" class="table-na">(Reserved, will cause VMEXIT)
</td></tr>
<tr>
<td>64</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align:" class="table-na">Invalid, will cause #UD.
</td></tr></tbody></table></span>
</li>
<li id="cite_note-349"><span class="mw-cite-backlink"><b><a href="#cite_ref-349">^</a></b></span> <span class="reference-text">The operations available for <code>SEAMOPS</code> in the RAX register are:
<table class="wikitable sortable">
<tbody><tr>
<th>RAX</th>
<th>Operation
</th></tr>
<tr>
<td>0&nbsp;(CAPABILITIES)</td>
<td>Return bitmap of supported SEAMOPS leaves in RAX.
</td></tr>
<tr>
<td>1&nbsp;(SEAMREPORT)</td>
<td>Generate SEAMREPORT structure.
</td></tr></tbody></table>
<p>Any unsupported value in RAX will cause a #GP(0) exception.
</p>
</span></li>
</ol></div></div>
<h2><span class="mw-headline" id="Other_instructions">Other instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=65" title="Edit section: Other instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/List_of_discontinued_x86_instructions" title="List of discontinued x86 instructions">List of discontinued x86 instructions</a></div>
<p>x86 also includes discontinued instruction sets which are no longer supported by Intel and AMD, and undocumented instructions which execute but are not officially documented.
</p>
<h2><span class="mw-headline" id="Undocumented_instructions">Undocumented instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=66" title="Edit section: Undocumented instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Undocumented_x86_instructions">Undocumented x86 instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=67" title="Edit section: Undocumented x86 instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The x86 CPUs contain <a href="/wiki/Undocumented_instruction" class="mw-redirect" title="Undocumented instruction">undocumented instructions</a> which are implemented on the chips but not listed in some official documents. They can be found in various sources across the Internet, such as <a href="/wiki/Ralf_Brown%27s_Interrupt_List" title="Ralf Brown's Interrupt List">Ralf Brown's Interrupt List</a> and at <a rel="nofollow" class="external text" href="https://www.sandpile.org/">sandpile.org</a>
</p><p>Some of these instructions are widely available across many/most x86 CPUs, while others are specific to a narrow range of CPUs.
</p>
<h4><span class="mw-headline" id="Undocumented_instructions_that_are_widely_available_across_many_x86_CPUs_include">Undocumented instructions that are widely available across many x86 CPUs include</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=68" title="Edit section: Undocumented instructions that are widely available across many x86 CPUs include"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<table class="wikitable sortable">
<tbody><tr>
<th>Mnemonics
</th>
<th>Opcodes
</th>
<th>Description
</th>
<th>Status
</th></tr>
<tr>
<td><code>AAM imm8</code>
</td>
<td><code>D4 <i>ib</i></code>
</td>
<td>ASCII-Adjust-after-Multiply. On the 8086, documented for imm8=0Ah only, which is used to convert a binary multiplication result to BCD.
<p>The actual operation is <code class="mw-highlight mw-highlight-lang-text mw-content-ltr" id="" style="" dir="ltr">AH  AL/imm8; AL  AL mod imm8</code> for any imm8 value (except zero, which produces a divide-by-zero exception).<sup id="cite_ref-352" class="reference"><a href="#cite_note-352">[138]</a></sup>
</p>
</td>
<td rowspan="2">Available beginning with 8086, documented for imm8 values other than <code>0Ah</code> since Pentium (earlier documentation lists no arguments).
</td></tr>
<tr>
<td><code>AAD imm8</code>
</td>
<td><code>D5 <i>ib</i></code>
</td>
<td>ASCII-Adjust-Before-Division.  On the 8086, documented for imm8=0Ah only, which is used to convert a BCD value to binary for a following division instruction.
<p>The actual operation is <code class="mw-highlight mw-highlight-lang-text mw-content-ltr" id="" style="" dir="ltr">AL  (AL+(AH*imm8)) &amp; 0FFh; AH  0</code> for any imm8 value.
</p>
</td></tr>
<tr>
<td><code>SALC</code>,<br><code>SETALC</code>
</td>
<td><code>D6</code>
</td>
<td>Set AL depending on the value of the Carry Flag (a 1-byte alternative of <span class="nowrap"><code>SBB AL, AL</code></span>)
</td>
<td>Available beginning with 8086, but only documented since Pentium Pro.
</td></tr>
<tr>
<td><code>ICEBP</code>,<br><code>INT1</code>
</td>
<td><code>F1</code>
</td>
<td>Single byte single-step exception / Invoke <a href="/wiki/In-circuit_emulator" class="mw-redirect" title="In-circuit emulator">ICE</a>
</td>
<td>Available beginning with 80386, documented (as <code>INT1</code>) since Pentium Pro. Executes as undocumented instruction prefix on 8086 and 80286.<sup id="cite_ref-353" class="reference"><a href="#cite_note-353">[139]</a></sup>
</td></tr>
<tr>
<th colspan="4">
</th></tr>
<tr>
<td><code>TEST r/m8,imm8</code>
</td>
<td><code>F6 /1 <i>ib</i></code>
</td>
<td rowspan="2">Undocumented variants of the <code>TEST</code> instruction.<sup id="cite_ref-test_and_sal_354-0" class="reference"><a href="#cite_note-test_and_sal-354">[140]</a></sup> Performs the same operation as the documented <span class="nowrap"><code>F6 /0</code></span> and <span class="nowrap"><code>F7 /0</code></span> variants, respectively.
</td>
<td rowspan="2">Available since the 8086.
<p>Unavailable on some 80486 steppings.<sup id="cite_ref-355" class="reference"><a href="#cite_note-355">[141]</a></sup><sup id="cite_ref-hummel_356-0" class="reference"><a href="#cite_note-hummel-356">[142]</a></sup>
</p>
</td></tr>
<tr>
<td><span class="nowrap"><code>TEST r/m16,imm16</code>,</span><br><span class="nowrap"><code>TEST r/m32,imm32</code></span>
</td>
<td><span class="nowrap"><code>F7 /1 <i>iw</i></code></span>,<br><span class="nowrap"><code>F7 /1 <i>id</i></code></span>
</td></tr>
<tr>
<td><code>SHL</code>, <code>SAL</code>
</td>
<td><span class="nowrap"><code>(D0..D3) /6</code></span>,<br><span class="nowrap"><code>(C0..C1) /6 <i>ib</i></code></span>
</td>
<td>Undocumented variants of the <code>SHL</code> instruction.<sup id="cite_ref-test_and_sal_354-1" class="reference"><a href="#cite_note-test_and_sal-354">[140]</a></sup> Performs the same operation as the documented <span class="nowrap"><code>(D0..D3) /4</code></span> and <span class="nowrap"><code>(C0..C1) /4 <i>ib</i></code></span> variants, respectively.
</td>
<td>Available since the 80186 (performs different operation on the 8086)<sup id="cite_ref-357" class="reference"><a href="#cite_note-357">[143]</a></sup>
</td></tr>
<tr>
<td>(multiple)
</td>
<td><span class="nowrap"><code>82 /(0..7) <i>ib</i></code></span>
</td>
<td>Alias of opcode <code>80h</code>, which provides variants of 8-bit integer instructions (<code>ADD</code>, <code>OR</code>, <code>ADC</code>, <code>SBB</code>, <code>AND</code>, <code>SUB</code>, <code>XOR</code>, <code>CMP</code>) with an 8-bit immediate argument.<sup id="cite_ref-asm-opcode-82h_358-0" class="reference"><a href="#cite_note-asm-opcode-82h-358">[144]</a></sup>
</td>
<td>Available since the 8086.<sup id="cite_ref-asm-opcode-82h_358-1" class="reference"><a href="#cite_note-asm-opcode-82h-358">[144]</a></sup> Explicitly unavailable in 64-bit mode but kept and reserved for compatibility.<sup id="cite_ref-FOOTNOTEIntel_Corporation20223698_359-0" class="reference"><a href="#cite_note-FOOTNOTEIntel_Corporation20223698-359">[145]</a></sup>
</td></tr>
<tr>
<td><code>OR/AND/XOR r/m16,imm8</code>
</td>
<td><span class="nowrap"><code>83 /(1,4,6) <i>ib</i></code></span>
</td>
<td>16-bit <code>OR</code>/<code>AND</code>/<code>XOR</code> with a sign-extended 8-bit immediate.
</td>
<td>Available on 8086, but only documented from 80386 onwards.<sup id="cite_ref-360" class="reference"><a href="#cite_note-360">[146]</a></sup><sup id="cite_ref-361" class="reference"><a href="#cite_note-361">[147]</a></sup>
</td></tr>
<tr>
<th colspan="4">
</th></tr>
<tr>
<td><span class="nowrap"><code>REPNZ MOVS</code></span>
</td>
<td><code>F2 (A4..A5)</code>
</td>
<td rowspan="2">The behavior of the <code>F2</code> prefix (<code>REPNZ</code>, <code>REPNE</code>) when used with string instructions other than <code>CMPS</code>/<code>SCAS</code> is officially undefined, but there exists commercial software (e.g. the version of FDISK distributed with MS-DOS versions 3.30 to 6.22<sup id="cite_ref-362" class="reference"><a href="#cite_note-362">[148]</a></sup>) that rely on it to behave in the same way as the documented <code>F3</code> (<code>REP</code>) prefix.
</td>
<td rowspan="2">Available since the 8086.
</td></tr>
<tr>
<td><span class="nowrap"><code>REPNZ STOS</code></span>
</td>
<td><code>F2 (AA..AB)</code>
</td></tr>
<tr>
<td><code>REP RET</code>
</td>
<td><code>F3 C3</code>
</td>
<td>The use of the <code>REP</code> prefix with the <code>RET</code> instruction is not listed as supported in either the Intel SDM or the AMD APM. However, AMD's optimization guide for the AMD-K8 describes the <span class="nowrap"><code>F3 C3</code></span> encoding as a way to encode a two-byte <code>RET</code> instruction  this is the recommended workaround for an issue in the AMD-K8's branch predictor that can cause branch prediction to fail for some 1-byte <code>RET</code> instructions.<sup id="cite_ref-363" class="reference"><a href="#cite_note-363">[149]</a></sup> At least some versions of gcc are known to use this encoding.<sup id="cite_ref-364" class="reference"><a href="#cite_note-364">[150]</a></sup>
</td>
<td>Executes as <code>RET</code> on all known x86 CPUs.
</td></tr>
<tr>
<td><code>NOP</code>
</td>
<td><code>67 90</code>
</td>
<td><code>NOP</code> with address-size override prefix. The use of the <code>67h</code> prefix for instructions without memory operands is listed by the Intel SDM (vol 2, section 2.1.1) as "reserved", but it is used in Microsoft Windows 95 as a workaround for a bug in the B1 stepping of Intel 80386.<sup id="cite_ref-365" class="reference"><a href="#cite_note-365">[151]</a></sup><sup id="cite_ref-366" class="reference"><a href="#cite_note-366">[152]</a></sup>
</td>
<td>Executes as <code>NOP</code> on 80386 and later.
</td></tr>
<tr>
<th colspan="4">
</th></tr>
<tr>
<td><code>NOP r/m</code>
</td>
<td><code>0F 1F /0</code>
</td>
<td>Official long NOP.
<p>Introduced in the Pentium Pro in 1995, but remained undocumented until March 2006.<sup id="cite_ref-longnop2006_117-1" class="reference"><a href="#cite_note-longnop2006-117">[52]</a></sup><sup id="cite_ref-367" class="reference"><a href="#cite_note-367">[153]</a></sup><sup id="cite_ref-368" class="reference"><a href="#cite_note-368">[154]</a></sup>
</p>
</td>
<td>Available on Pentium Pro and AMD K7<sup id="cite_ref-369" class="reference"><a href="#cite_note-369">[155]</a></sup> and later.
<p>Unavailable on AMD K6, AMD Geode LX, VIA Nehemiah.<sup id="cite_ref-370" class="reference"><a href="#cite_note-370">[156]</a></sup>
</p>
</td></tr>
<tr>
<td><code>NOP r/m</code>
</td>
<td><code>0F 0D /r</code>
</td>
<td>Reserved-NOP. Introduced in <span class="nowrap">65 nm</span> Pentium 4. Intel documentation lists this opcode as <code>NOP</code> in opcode tables but not instruction listings since June 2005.<sup id="cite_ref-371" class="reference"><a href="#cite_note-371">[157]</a></sup><sup id="cite_ref-372" class="reference"><a href="#cite_note-372">[158]</a></sup> From Broadwell onwards, <span class="nowrap"><code>0F 0D /1</code></span> has been documented as <code>PREFETCHW</code>, while <span class="nowrap"><code>0F 0D /0</code> and <code>/2../7</code></span> have been reported to exhibit undocumented prefetch functionality.<sup id="cite_ref-cattius_0f0d_223-1" class="reference"><a href="#cite_note-cattius_0f0d-223">[98]</a></sup>
<p>On AMD CPUs, <span class="nowrap"><code>0F 0D /r</code></span> with a memory argument is documented as <code>PREFETCH</code>/<code>PREFETCHW</code> since K6-2  originally as part of 3Dnow!, but has been kept in later AMD CPUs even after the rest of 3Dnow! was dropped.
</p>
</td>
<td>
<p>Available on Intel CPUs since <span class="nowrap">65 nm</span> <span class="nowrap">Pentium 4</span>.
</p>
</td></tr>
<tr>
<td><code>UD1</code>
</td>
<td><code>0F B9 /r</code>
</td>
<td rowspan="2">Intentionally undefined instructions, but unlike <code>UD2</code> (<span class="nowrap"><code>0F 0B</code></span>) these instructions were left unpublished until December 2016.<sup id="cite_ref-373" class="reference"><a href="#cite_note-373">[159]</a></sup><sup id="cite_ref-intel_ud0_ud1_131-2" class="reference"><a href="#cite_note-intel_ud0_ud1-131">[61]</a></sup>
<p>Microsoft Windows 95 Setup is known to depend on <span class="nowrap"><code>0F FF</code></span> being invalid<sup id="cite_ref-374" class="reference"><a href="#cite_note-374">[160]</a></sup><sup id="cite_ref-375" class="reference"><a href="#cite_note-375">[161]</a></sup>  it is used as a self check to test that its #UD exception handler is working properly.
</p><p>Other invalid opcodes that are being relied on by commercial software to produce #UD exceptions include <span class="nowrap"><code>FF FF</code></span> (DIF-2,<sup id="cite_ref-376" class="reference"><a href="#cite_note-376">[162]</a></sup> LaserLok<sup id="cite_ref-377" class="reference"><a href="#cite_note-377">[163]</a></sup>) and <span class="nowrap"><code>C4 C4</code></span> (<code>"BOP"</code><sup id="cite_ref-378" class="reference"><a href="#cite_note-378">[164]</a></sup><sup id="cite_ref-379" class="reference"><a href="#cite_note-379">[165]</a></sup>), however as of January 2022 they are not published as intentionally invalid opcodes.
</p>
</td>
<td rowspan="2">All of these opcodes produce #UD exceptions on 80186 and later (except on NEC V20/V30, which assign at least <span class="nowrap"><code>0F FF</code></span> to the NEC-specific <code>BRKEM</code> instruction.)
</td></tr>
<tr>
<td><code>UD0</code>
</td>
<td><code>0F FF</code>
</td></tr></tbody></table>
<h4><span class="mw-headline" id="Undocumented_instructions_that_appear_only_in_a_limited_subset_of_x86_CPUs_include">Undocumented instructions that appear only in a limited subset of x86 CPUs include</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=69" title="Edit section: Undocumented instructions that appear only in a limited subset of x86 CPUs include"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<table class="wikitable sortable">
<tbody><tr>
<th>Mnemonics
</th>
<th>Opcodes
</th>
<th>Description
</th>
<th>Status
</th></tr>
<tr>
<td><code>REP MUL</code>
</td>
<td><code>F3 F6 /4</code>, <code>F3 F7 /4</code>
</td>
<td rowspan="2">On 8086/8088, a <code>REP</code> or <code>REPNZ</code> prefix on a <code>MUL</code> or <code>IMUL</code> instruction causes the result to be negated.  This is due to the microcode using the REP prefix present bit to store the sign of the result.
</td>
<td rowspan="2">8086/8088 only.<sup id="cite_ref-rep_imul_380-0" class="reference"><a href="#cite_note-rep_imul-380">[166]</a></sup>
</td></tr>
<tr>
<td><code>REP IMUL</code>
</td>
<td><code>F3 F6 /5</code>, <code>F3 F7 /5</code>
</td></tr>
<tr>
<td><code>REP IDIV</code>
</td>
<td><code>F3 F6 /7</code>, <code>F3 F7 /7</code>
</td>
<td>On 8086/8088, a <code>REP</code> or <code>REPNZ</code> prefix on an <code>IDIV</code> (but not <code>DIV</code>) instruction causes the quotient to be negated.  This is due to the microcode using the REP prefix present bit to store the sign of the quotient.
</td>
<td>8086/8088 only.<sup id="cite_ref-rep_imul_380-1" class="reference"><a href="#cite_note-rep_imul-380">[166]</a></sup>
</td></tr>
<tr>
<td><code>SAVEALL</code>,
<p><code>STOREALL</code>
</p>
</td>
<td><code>(F1) 0F 04</code>
</td>
<td>Exact purpose unknown, causes CPU hang (<a href="/wiki/Halt_and_Catch_Fire_(computing)" title="Halt and Catch Fire (computing)">HCF</a>). The only way out is CPU reset.<sup id="cite_ref-381" class="reference"><a href="#cite_note-381">[167]</a></sup>
<p>In some implementations, emulated through <a href="/wiki/BIOS" title="BIOS">BIOS</a> as a <a href="/wiki/HLT_(x86_instruction)" title="HLT (x86 instruction)">halting</a> sequence.<sup id="cite_ref-382" class="reference"><a href="#cite_note-382">[168]</a></sup>
</p><p>In <a rel="nofollow" class="external text" href="https://forum.vcfed.org/index.php?threads/i-found-the-saveall-opcode.71519/">a forum post at the Vintage Computing Federation</a>, this instruction (with <code>F1</code> prefix) is explained as <code>SAVEALL</code>. It interacts with ICE mode.
</p>
</td>
<td>Only available on 80286.
</td></tr>
<tr>
<td><code><a href="/wiki/LOADALL" title="LOADALL">LOADALL</a></code>
</td>
<td><code>0F 05</code>
</td>
<td>Loads All Registers from Memory Address 0x000800H
</td>
<td>Only available on 80286.
<p>Opcode reused for <code>SYSCALL</code> in AMD K6 and later CPUs.
</p>
</td></tr>
<tr>
<td><code><a href="/wiki/LOADALLD" class="mw-redirect" title="LOADALLD">LOADALLD</a></code>
</td>
<td><code>0F 07</code>
</td>
<td>Loads All Registers from Memory Address ES:EDI
</td>
<td>Only available on 80386.
<p>Opcode reused for <code>SYSRET</code> in AMD K6 and later CPUs.
</p>
</td></tr>
<tr>
<td><code>CL1INVMB</code>
</td>
<td><code>0F 0A</code><sup id="cite_ref-383" class="reference"><a href="#cite_note-383">[169]</a></sup>
</td>
<td>On the Intel SCC (<a href="/wiki/Single-chip_Cloud_Computer" title="Single-chip Cloud Computer">Single-chip Cloud Computer</a>), invalidate all message buffers. The mnemonic and operation of the instruction, but not its opcode, are described in Intel's SCC architecture specification.<sup id="cite_ref-384" class="reference"><a href="#cite_note-384">[170]</a></sup>
</td>
<td>Available on the SCC only.
</td></tr>
<tr>
<td><code>PATCH2</code>
</td>
<td><code>0F 0E</code>
</td>
<td>On AMD K6 and later maps to <code>FEMMS</code> operation (fast clear of MMX state) but on Intel identified as <a href="/wiki/Intel_Microcode" class="mw-redirect" title="Intel Microcode">uarch</a> data read on Intel<sup id="cite_ref-385" class="reference"><a href="#cite_note-385">[171]</a></sup>
</td>
<td>Only available in Red unlock state (<code>0F 0F</code> too)
</td></tr>
<tr>
<td><code>PATCH3</code>
</td>
<td><code>0F 0F</code>
</td>
<td>Write uarch
</td>
<td>Can change RAM part of microcode on Intel
</td></tr>
<tr>
<td><code>UMOV r,r/m</code>,<br><code>UMOV r/m,r</code>
</td>
<td><code>0F (10..13) /r</code>
</td>
<td>Moves data to/from user memory when operating in <a href="/wiki/In-circuit_emulation" title="In-circuit emulation">ICE</a> HALT mode.<sup id="cite_ref-386" class="reference"><a href="#cite_note-386">[172]</a></sup> Acts as regular <code>MOV</code> otherwise.
</td>
<td>Available on some 386 and 486 processors only.
<p>Opcodes reused for SSE instructions in later CPUs.
</p>
</td></tr>
<tr>
<td><code>NXOP</code>
</td>
<td><code>0F 55</code>
</td>
<td>NexGen hypercode interface.<sup id="cite_ref-387" class="reference"><a href="#cite_note-387">[173]</a></sup>
</td>
<td>Available on <a href="/wiki/NexGen" title="NexGen">NexGen</a> Nx586 only.
</td></tr>
<tr>
<td>(multiple)
</td>
<td><span class="nowrap"><code>0F (E0..FB)</code></span><sup id="cite_ref-388" class="reference"><a href="#cite_note-388">[174]</a></sup>
</td>
<td>NexGen Nx586 "hyper mode" instructions.
<p>The NexGen Nx586 CPU uses "hyper code"<sup id="cite_ref-389" class="reference"><a href="#cite_note-389">[175]</a></sup> (x86 code sequences unpacked at boot time and only accessible in a special "hyper mode" operation mode, similar to DEC Alpha's <a href="/wiki/PALcode" title="PALcode">PALcode</a> and Intel's XuCode<sup id="cite_ref-390" class="reference"><a href="#cite_note-390">[176]</a></sup>) for many complicated operations that are implemented with microcode in most other x86 CPUs. The Nx586 provides a large number of undocumented instructions to assist hyper mode operation.
</p>
</td>
<td>Available in Nx586 hyper mode only.
</td></tr>
<tr>
<td><span class="nowrap"><code>PSWAPW mm,mm/m64</code></span>
</td>
<td><code>0F 0F /r BB</code>
</td>
<td>Undocumented AMD 3DNow! instruction on K6-2 and K6-3. Swaps 16-bit words within 64-bit MMX register.<sup id="cite_ref-391" class="reference"><a href="#cite_note-391">[177]</a></sup><sup id="cite_ref-mazur_3dnow_392-0" class="reference"><a href="#cite_note-mazur_3dnow-392">[178]</a></sup>
<p>Instruction known to be recognized by <a href="/wiki/Microsoft_Macro_Assembler" title="Microsoft Macro Assembler">MASM</a> 6.13 and 6.14.
</p>
</td>
<td>Available on K6-2 and K6-3 only.
<p>Opcode reused for documented <code>PSWAPD</code> instruction from AMD K7 onwards.
</p>
</td></tr>
<tr>
<td style="background: #EEE; vertical-align: middle; white-space: nowrap; text-align: center;" class="table-Unknown">Unknown mnemonic
</td>
<td><code>64 D6</code>
</td>
<td>Using the <code>64</code> (FS: segment) prefix with the undocumented <code>D6</code> (<code>SALC</code>/<code>SETALC</code>) instruction will, on UMC CPUs only, cause EAX to be set to <code>0xAB6B1B07</code>.<sup id="cite_ref-potemkin_393-0" class="reference"><a href="#cite_note-potemkin-393">[179]</a></sup><sup id="cite_ref-394" class="reference"><a href="#cite_note-394">[180]</a></sup>
</td>
<td>Available on the <a href="/wiki/UMC_Green_CPU" title="UMC Green CPU">UMC Green CPU</a> only. Executes as <code>SALC</code> on non-UMC CPUs.
</td></tr>
<tr>
<td><code>FS: Jcc</code>
</td>
<td><code>64 (70..7F) rel8</code>,
<p><span class="nowrap"><code>64 0F (80..8F) rel16/32</code></span>
</p>
</td>
<td>On Intel <a href="/wiki/NetBurst" title="NetBurst">NetBurst</a> (Pentium 4) CPUs, the 64h (FS: segment) instruction prefix will, when used with conditional branch instructions, act as a branch hint to indicate that the branch will be alternating between taken and not-taken.<sup id="cite_ref-395" class="reference"><a href="#cite_note-395">[181]</a></sup> Unlike other NetBurst branch hints (CS: and DS: segment prefixes), this hint is not documented.
</td>
<td>Available on NetBurst CPUs only.
<p>Segment prefixes on conditional branches are accepted but ignored by non-NetBurst CPUs.
</p>
</td></tr>
<tr>
<td><code>JMPAI</code>
</td>
<td><code>0F 3F</code>
</td>
<td>Jump and execute instructions in the undocumented <a href="/wiki/Alternate_Instruction_Set" title="Alternate Instruction Set">Alternate Instruction Set</a>.
</td>
<td>Only available on some x86 processors made by <a href="/wiki/VIA_Technologies" title="VIA Technologies">VIA Technologies</a>.
</td></tr>
<tr>
<td>(<a href="/wiki/FMA_instruction_set" title="FMA instruction set">FMA4</a>)
</td>
<td><code>VEX.66.0F38 (5C..5F,68..6F,78..7F) /r imm8</code>
</td>
<td>On AMD Zen1, FMA4 instructions are present but undocumented (missing CPUID flag). The reason for leaving the feature undocumented may or may not have been due to a buggy implementation.<sup id="cite_ref-396" class="reference"><a href="#cite_note-396">[182]</a></sup>
</td>
<td>Removed from Zen2 onwards.
</td></tr>
<tr>
<td style="background: #EEE; vertical-align: middle; white-space: nowrap; text-align: center;" class="table-Unknown"><span class="wrap">(unknown, multiple)</span>
</td>
<td><code>0F 0F /r&nbsp;??</code>
</td>
<td>The whitepapers for SandSifter<sup id="cite_ref-sandsifter_397-0" class="reference"><a href="#cite_note-sandsifter-397">[183]</a></sup> and UISFuzz<sup id="cite_ref-uisfuzz_398-0" class="reference"><a href="#cite_note-uisfuzz-398">[184]</a></sup> report the detection of large numbers of undocumented instructions in the 3DNow! opcode range on several different AMD CPUs (at least <a href="/wiki/Geode_(processor)" title="Geode (processor)">Geode NX</a> and <a href="/wiki/Bobcat_(microarchitecture)" title="Bobcat (microarchitecture)">C-50</a>). Their operation is not known.
<p>On at least AMD K6-2, all of the unassigned 3DNow! opcodes (other than the undocumented <code>PF2IW</code>, <code>PI2FW</code> and <code>PSWAPW</code> instructions) are reported to execute as equivalents of <code>POR</code> (MMX bitwise-OR instruction).<sup id="cite_ref-mazur_3dnow_392-1" class="reference"><a href="#cite_note-mazur_3dnow-392">[178]</a></sup>
</p>
</td>
<td>Present on some AMD CPUs with 3DNow!.
</td></tr>
<tr>
<td><code>MOVDB</code>,
<p><code>GP2MEM</code>
</p>
</td>
<td style="background: #EEE; vertical-align: middle; white-space: nowrap; text-align: center;" class="table-Unknown">Unknown
</td>
<td><a href="/wiki/Microprocessor_Report" title="Microprocessor Report">Microprocessor Report</a>'s article "MediaGX Targets Low-Cost PCs" from 1997, covering the introduction of the Cyrix <a href="/wiki/MediaGX" title="MediaGX">MediaGX</a> processor, lists several new instructions that are said to have been added to this processor in order to support its new "Virtual System Architecture" features, including <code>MOVDB</code> and <code>GP2MEM</code>  and also mentions that Cyrix did not intend to publish specifications for these instructions.<sup id="cite_ref-399" class="reference"><a href="#cite_note-399">[185]</a></sup>
</td>
<td style="background: #EEE; vertical-align: middle; white-space: nowrap; text-align: center;" class="table-Unknown"><span class="wrap">Unknown. No specification known to have been published.</span>
</td></tr>
<tr>
<th colspan="5">
</th></tr>
<tr>
<td><code>REP XSHA512</code>
</td>
<td><span class="nowrap"><code>F3 0F A6 E0</code></span>
</td>
<td>Perform <a href="/wiki/SHA-2" title="SHA-2">SHA-512</a> hashing.
<p>Supported by OpenSSL<sup id="cite_ref-400" class="reference"><a href="#cite_note-400">[186]</a></sup> as part of its <a href="/wiki/VIA_PadLock" title="VIA PadLock">VIA PadLock</a> support, and listed in a Zhaoxin-supplied Linux kernel patch,<sup id="cite_ref-401" class="reference"><a href="#cite_note-401">[187]</a></sup> but not documented by the <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100526054140/http://linux.via.com.tw/support/beginDownload.action?eleid=181&amp;fid=261">VIA PadLock Programming Guide</a>.
</p>
</td>
<td rowspan="4">Only available on some x86 processors made by <a href="/wiki/VIA_Technologies" title="VIA Technologies">VIA Technologies</a> and <a href="/wiki/Zhaoxin" title="Zhaoxin">Zhaoxin</a>.
</td></tr>
<tr>
<td><code>REP XMODEXP</code>
</td>
<td><code>F3 0F A6 F8</code>
</td>
<td rowspan="2">Instructions to perform <a href="/wiki/Modular_exponentiation" title="Modular exponentiation">modular exponentiation</a> and <a href="/wiki/Hardware_random_number_generator" title="Hardware random number generator">random number generation</a>, respectively.
<p>Listed in a VIA-supplied patch to add support for VIA Nano-specific PadLock instructions to OpenSSL,<sup id="cite_ref-402" class="reference"><a href="#cite_note-402">[188]</a></sup> but not documented by the VIA PadLock Programming Guide.
</p>
</td></tr>
<tr>
<td><code>XRNG2</code>
</td>
<td><code>F3 0F A7 F8</code>
</td></tr>
<tr>
<td style="background: #EEE; vertical-align: middle; white-space: nowrap; text-align: center;" class="table-Unknown">Unknown mnemonic
</td>
<td><span class="nowrap"><code>0F A7 (C1..C7)</code></span>
</td>
<td style="background: #EEE; vertical-align: middle; white-space: nowrap; text-align: center;" class="table-Unknown"><span class="wrap">Detected by CPU fuzzing tools such as SandSifter<sup id="cite_ref-sandsifter_397-1" class="reference"><a href="#cite_note-sandsifter-397">[183]</a></sup> and UISFuzz<sup id="cite_ref-uisfuzz_398-1" class="reference"><a href="#cite_note-uisfuzz-398">[184]</a></sup> as executing without causing #UD on several different VIA and Zhaoxin CPUs. Unknown operation, may be related to the documented <code>XSTORE</code> (<code>0F A7 C0</code>) instruction. </span>
</td></tr>
<tr>
<td style="background: #EEE; vertical-align: middle; white-space: nowrap; text-align: center;" class="table-Unknown">Unknown mnemonic
</td>
<td><code>F2 0F A6 C0</code>
</td>
<td><a href="/wiki/Zhaoxin" title="Zhaoxin">Zhaoxin</a> <a href="/wiki/SM9_(cryptography_standard)" title="SM9 (cryptography standard)">SM2</a> instruction. <a href="/wiki/CPUID" title="CPUID">CPUID</a> flags listed in a Linux kernel patch for OpenEuler,<sup id="cite_ref-openeuler_zx_cpuid_403-0" class="reference"><a href="#cite_note-openeuler_zx_cpuid-403">[189]</a></sup> description and opcode (but no instruction mnemonic) provided in a Zhaoxin patent application<sup id="cite_ref-404" class="reference"><a href="#cite_note-404">[190]</a></sup> and a Zhaoxin-provided Linux kernel patch.<sup id="cite_ref-405" class="reference"><a href="#cite_note-405">[191]</a></sup>
</td>
<td>Present in Zhaoxin KX-6000G.<sup id="cite_ref-zx6000g_cpuid_406-0" class="reference"><a href="#cite_note-zx6000g_cpuid-406">[192]</a></sup>
</td></tr>
<tr>
<td><code>ZXPAUSE</code>
</td>
<td><code>F2 0F A6 D0</code>
</td>
<td>Pause the processor until the <a href="/wiki/Time_Stamp_Counter" title="Time Stamp Counter">Time Stamp Counter</a> reaches or exceeds the value specified in EDX:EAX. Low-power processor C-state can be requested in ECX. Listed in OpenEuler kernel patch.<sup id="cite_ref-407" class="reference"><a href="#cite_note-407">[193]</a></sup>
</td>
<td>Present in Zhaoxin KX-7000.
</td></tr>
<tr>
<td><code>MONTMUL2</code>
</td>
<td style="background: #EEE; vertical-align: middle; white-space: nowrap; text-align: center;" class="table-Unknown">Unknown
</td>
<td>Zhaoxin RSA/"xmodx" instructions. Mnemonics and CPUID flags are listed in a Linux kernel patch for OpenEuler,<sup id="cite_ref-openeuler_zx_cpuid_403-1" class="reference"><a href="#cite_note-openeuler_zx_cpuid-403">[189]</a></sup> but opcodes and instruction descriptions are not available.
</td>
<td style="background: #EEE; vertical-align: middle; white-space: nowrap; text-align: center;" class="table-Unknown"><span class="wrap">Unknown. Some Zhaoxin CPUs<sup id="cite_ref-zx6000g_cpuid_406-1" class="reference"><a href="#cite_note-zx6000g_cpuid-406">[192]</a></sup> have the CPUID flags for these instructions set.</span>
</td></tr></tbody></table>
<h3><span class="mw-headline" id="Undocumented_x87_instructions">Undocumented x87 instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=70" title="Edit section: Undocumented x87 instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="wikitable sortable">
<tbody><tr>
<th>Mnemonics
</th>
<th>Opcodes
</th>
<th>Description
</th>
<th>Status
</th></tr>
<tr>
<td><code>FENI</code>,
<p><code>FENI8087_NOP</code>
</p>
</td>
<td><code>DB E0</code>
</td>
<td>FPU Enable Interrupts (8087)
</td>
<td rowspan="3">Documented for the Intel 80287.<sup id="cite_ref-i80287_279-1" class="reference"><a href="#cite_note-i80287-279">[116]</a></sup>
<p>Present on all Intel x87 FPUs from 80287 onwards. For FPUs other than the ones where they were introduced on (8087 for <code>FENI</code>/<code>FDISI</code> and 80287 for <code>FSETPM</code>), they act as <code>NOP</code>s.
</p><p>These instructions and their operation on modern CPUs are commonly mentioned in later Intel documentation, but with opcodes omitted and opcode table entries left blank (e.g. <a rel="nofollow" class="external text" href="https://cdrdv2-public.intel.com/671200/325462-sdm-vol-1-2abcd-3abcd.pdf">Intel SDM 325462-077, April 2022</a> mentions them twice without opcodes).
</p><p>The opcodes are, however, recognized by Intel XED.<sup id="cite_ref-408" class="reference"><a href="#cite_note-408">[194]</a></sup>
</p>
</td></tr>
<tr>
<td><code>FDISI</code>,
<p><code>FDISI8087_NOP</code>
</p>
</td>
<td><code>DB E1</code>
</td>
<td>FPU Disable Interrupts (8087)
</td></tr>
<tr>
<td><code>FSETPM</code>,
<p><code>FSETPM287_NOP</code>
</p>
</td>
<td><code>DB E4</code>
</td>
<td>FPU Set Protected Mode (80287)
</td></tr>
<tr>
<td>(no mnemonic)
</td>
<td><span class="nowrap"><code>D9 D7</code>, &nbsp;<code>D9 E2</code>,</span><br><span class="nowrap"><code>D9 E7</code>, &nbsp;<code>DD FC</code>,</span><br><span class="nowrap"><code>DE D8</code>, &nbsp;<code>DE DA</code>,</span><br><span class="nowrap"><code>DE DC</code>, &nbsp;<code>DE DD</code>,</span><br><span class="nowrap"><code>DE DE</code>, &nbsp;<code>DF FC</code></span>
</td>
<td>"Reserved by Cyrix" opcodes
</td>
<td>These opcodes are listed as reserved opcodes that will produce "unpredictable results" without generating exceptions on at least Cyrix 6x86,<sup id="cite_ref-409" class="reference"><a href="#cite_note-409">[195]</a></sup> 6x86MX, MII, MediaGX, and AMD Geode GX/LX.<sup id="cite_ref-410" class="reference"><a href="#cite_note-410">[196]</a></sup> (The documentation for these CPUs all list the same ten opcodes.)
<p>Their actual operation is not known, nor is it known whether their operation is the same on all of these CPUs.
</p>
</td></tr></tbody></table>
<p><br>
</p>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=71" title="Edit section: See also"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a href="/wiki/CLMUL_instruction_set" title="CLMUL instruction set">CLMUL</a></li>
<li><a href="/wiki/RDRAND" title="RDRAND">RDRAND</a></li>
<li><a href="/wiki/Advanced_Vector_Extensions_2" class="mw-redirect" title="Advanced Vector Extensions 2">Advanced Vector Extensions 2</a></li>
<li><a href="/wiki/AVX-512" title="AVX-512">AVX-512</a></li>
<li><a href="/wiki/X86_Bit_manipulation_instruction_set" title="X86 Bit manipulation instruction set">x86 Bit manipulation instruction set</a></li>
<li><a href="/wiki/CPUID" title="CPUID">CPUID</a></li>
<li><a href="/wiki/List_of_discontinued_x86_instructions" title="List of discontinued x86 instructions">List of discontinued x86 instructions</a></li></ul>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=72" title="Edit section: References"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1217336898"><div class="reflist">
<div class="mw-references-wrap mw-references-columns"><ol class="references">
<li id="cite_note-:0-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-:0_1-0">^</a></b></span> <span class="reference-text"><style data-mw-deduplicate="TemplateStyles:r1215172403">.mw-parser-output cite.citation{font-style:inherit;word-wrap:break-word}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .citation:target{background-color:rgba(0,127,255,0.133)}.mw-parser-output .id-lock-free.id-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/6/65/Lock-green.svg")right 0.1em center/9px no-repeat}body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-free a{background-size:contain}.mw-parser-output .id-lock-limited.id-lock-limited a,.mw-parser-output .id-lock-registration.id-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/d/d6/Lock-gray-alt-2.svg")right 0.1em center/9px no-repeat}body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-limited a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-registration a{background-size:contain}.mw-parser-output .id-lock-subscription.id-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/a/aa/Lock-red-alt-2.svg")right 0.1em center/9px no-repeat}body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-subscription a{background-size:contain}.mw-parser-output .cs1-ws-icon a{background:url("//upload.wikimedia.org/wikipedia/commons/4/4c/Wikisource-logo.svg")right 0.1em center/12px no-repeat}body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .cs1-ws-icon a{background-size:contain}.mw-parser-output .cs1-code{color:inherit;background:inherit;border:none;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;color:#d33}.mw-parser-output .cs1-visible-error{color:#d33}.mw-parser-output .cs1-maint{display:none;color:#2C882D;margin-left:0.3em}.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right{padding-right:0.2em}.mw-parser-output .citation .mw-selflink{font-weight:inherit}html.skin-theme-clientpref-night .mw-parser-output .cs1-maint{color:#18911F}html.skin-theme-clientpref-night .mw-parser-output .cs1-visible-error,html.skin-theme-clientpref-night .mw-parser-output .cs1-hidden-error{color:#f8a397}@media(prefers-color-scheme:dark){html.skin-theme-clientpref-os .mw-parser-output .cs1-visible-error,html.skin-theme-clientpref-os .mw-parser-output .cs1-hidden-error{color:#f8a397}html.skin-theme-clientpref-os .mw-parser-output .cs1-maint{color:#18911F}}</style><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/content/www/us/en/processors/processor-identification-cpuid-instruction-note.html?wapkw=processor-identification-cpuid-instruction">"Re: Intel Processor Identification and the CPUID Instruction"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2013-04-21</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Re%3A+Intel+Processor+Identification+and+the+CPUID+Instruction&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fprocessors%2Fprocessor-identification-cpuid-instruction-note.html%3Fwapkw%3Dprocessor-identification-cpuid-instruction&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2">^</a></b></span> <span class="reference-text">Michal Necasek, <a rel="nofollow" class="external text" href="https://www.os2museum.com/wp/sgdtsidt-fiction-and-reality/">SGDT/SIDT Fiction and Reality</a>, 4 May 2017. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20231129085923/https://www.os2museum.com/wp/sgdtsidt-fiction-and-reality/">Archived</a> on 29 Nov 2023.</span>
</li>
<li id="cite_note-loadall286_doc-5"><span class="mw-cite-backlink">^ <a href="#cite_ref-loadall286_doc_5-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-loadall286_doc_5-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://docs.pcjs.org/manuals/intel/80286/80286_LOADALL.pdf">Undocumented iAPX 286 Test Instruction</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20231220173720/https://docs.pcjs.org/manuals/intel/80286/80286_LOADALL.pdf">Archived</a> on 20 Dec 2023.</span>
</li>
<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-7">^</a></b></span> <span class="reference-text">WikiChip, <a rel="nofollow" class="external text" href="https://en.wikichip.org/wiki/x86/umip">UMIP  x86</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230316111706/https://en.wikichip.org/wiki/x86/umip">Archived</a> on 16 Mar 2023.</span>
</li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8">^</a></b></span> <span class="reference-text">Oracle Corp, <a rel="nofollow" class="external text" href="https://docs.oracle.com/en/virtualization/virtualbox/6.0/admin/swvirt-details.html">Oracle VM VirtualBox Administrator's Guide for Release 6.0, section 3.5: Details About Software Virtualization</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20231208205121/https://docs.oracle.com/en/virtualization/virtualbox/6.0/admin/swvirt-details.html">Archived</a> on 8 Dec 2023.</span>
</li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text">MBC Project, <a rel="nofollow" class="external text" href="https://github.com/MBCProject/mbc-markdown/blob/7223fa76d69015ceb63cb094257e64c3cc6bf3b9/anti-behavioral-analysis/virtual-machine-detection.md">Virtual Machine Detection (permanent link)</a> or <a rel="nofollow" class="external text" href="https://github.com/MBCProject/mbc-markdown/blob/main/anti-behavioral-analysis/virtual-machine-detection.md">Virtual Machine Detection (non permanent link)</a></span>
</li>
<li id="cite_note-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-13">^</a></b></span> <span class="reference-text">Andrew Schulman, "Unauthorized Windows 95" (<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&nbsp;<a href="/wiki/Special:BookSources/1-56884-169-8" title="Special:BookSources/1-56884-169-8">1-56884-169-8</a>), chapter 8, p.249,257.</span>
</li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-14">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://patents.google.com/patent/US4974159A/">US Patent 4974159</a>, "Method of transferring control in a multitasking computer system" mentions 63h/ARPL.</span>
</li>
<li id="cite_note-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-16">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://ardent-tool.com/CPU/docs/Intel/Pentium/241430-004.pdf">Pentium Processor Family Developers Manual, Volume 3</a>, 1995, order no. 241430-004, section 12.7, p. 323</span>
</li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-18">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/developer/articles/technical/software-security-guidance/technical-documentation/intel-analysis-microarchitectural-data-sampling.html">How Microarchitectural Data Sampling works</a>, see mitigations section. <a rel="nofollow" class="external text" href="https://archive.today/20220422211750/https://www.intel.com/content/www/us/en/developer/articles/technical/software-security-guidance/technical-documentation/intel-analysis-microarchitectural-data-sampling.html">Archived</a> on Apr 22,2022</span>
</li>
<li id="cite_note-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-19">^</a></b></span> <span class="reference-text">Linux kernel documentation, <a rel="nofollow" class="external text" href="https://www.kernel.org/doc/html/latest/x86/mds.html">Microarchitectural Data Sampling (MDS) mitigation</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20201021233511/https://www.kernel.org/doc/html/latest/x86/mds.html">Archived</a> 2020-10-21 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a></span>
</li>
<li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-21">^</a></b></span> <span class="reference-text">VCF Forums, <a rel="nofollow" class="external text" href="https://forum.vcfed.org/index.php?threads/i-found-the-saveall-opcode.71519/">I found the SAVEALL opcode</a>, jun 21, 2019. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230413203921/https://forum.vcfed.org/index.php?threads/i-found-the-saveall-opcode.71519/">Archived</a> on 13 Apr 2023.</span>
</li>
<li id="cite_note-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-22">^</a></b></span> <span class="reference-text">rep lodsb, <a rel="nofollow" class="external text" href="https://rep-lodsb.mataroa.blog/blog/intel-286-secrets-ice-mode-and-f1-0f-04/">Intel 286 secrets: ICE mode and F1 0F 04</a>, aug 12, 2022. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20231208175920/https://rep-lodsb.mataroa.blog/blog/intel-286-secrets-ice-mode-and-f1-0f-04/">Archived</a> on 8 Dec 2023.</span>
</li>
<li id="cite_note-33"><span class="mw-cite-backlink"><b><a href="#cite_ref-33">^</a></b></span> <span class="reference-text">LKML, <a rel="nofollow" class="external text" href="https://lkml.org/lkml/2014/4/29/626">(PATCH) x86-64, espfix: Don't leak bits 31:16 of %esp returning to 16-bit stack</a>, Apr 29, 2014. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180104155340/https://lkml.org/lkml/2014/4/29/626">Archived</a> on Jan 4, 2018</span>
</li>
<li id="cite_note-34"><span class="mw-cite-backlink"><b><a href="#cite_ref-34">^</a></b></span> <span class="reference-text">Raymond Chen, <a rel="nofollow" class="external text" href="https://devblogs.microsoft.com/oldnewthing/20160404-00/?p=93261">Getting MS-DOS games to run on Windows 95: Working around the iretd problem</a>, Apr 4, 2016. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190315174141/https://devblogs.microsoft.com/oldnewthing/20160404-00/?p=93261">Archived</a> on Mar 15, 2019</span>
</li>
<li id="cite_note-41"><span class="mw-cite-backlink"><b><a href="#cite_ref-41">^</a></b></span> <span class="reference-text">sandpile.org, <a rel="nofollow" class="external text" href="https://www.sandpile.org/x86/flags.htm">x86 architecture rFLAGS register</a>, see note #7</span>
</li>
<li id="cite_note-48"><span class="mw-cite-backlink"><b><a href="#cite_ref-48">^</a></b></span> <span class="reference-text">Can Blk, <a rel="nofollow" class="external text" href="https://blog.can.ac/2021/03/22/speculating-x86-64-isa-with-one-weird-trick/">Speculating the entire x86-64 Instruction Set In Seconds with This One Weird Trick</a>, Mar 22, 2021. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20210323035913/https://blog.can.ac/2021/03/22/speculating-x86-64-isa-with-one-weird-trick/">Archived</a> on Mar 23, 2021.</span>
</li>
<li id="cite_note-rcollins_undoc-51"><span class="mw-cite-backlink">^ <a href="#cite_ref-rcollins_undoc_51-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-rcollins_undoc_51-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Robert Collins, <a rel="nofollow" class="external text" href="http://www.rcollins.org/secrets/OpCodes.html">Undocumented OpCodes</a>, 29 july 1995. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20010221221019/http://www.rcollins.org/secrets/OpCodes.html">Archived</a> on 21 feb 2001</span>
</li>
<li id="cite_note-52"><span class="mw-cite-backlink"><b><a href="#cite_ref-52">^</a></b></span> <span class="reference-text">Michal Necasek, <a rel="nofollow" class="external text" href="https://www.os2museum.com/wp/icebp-finally-documented/">ICEBP finally documented</a>, <i>OS/2 Museum</i>, May 25, 2018. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180606211954/https://www.os2museum.com/wp/icebp-finally-documented/">Archived</a> on 6 June 2018</span>
</li>
<li id="cite_note-53"><span class="mw-cite-backlink"><b><a href="#cite_ref-53">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://ardent-tool.com/CPU/docs/Intel/IA/242816-001.pdf">AP-526: Optimization For Intel's 32-bit Processors</a>, order no. 242816-001, october 1995  lists <code>INT1</code> on page 86.</span>
</li>
<li id="cite_note-54"><span class="mw-cite-backlink"><b><a href="#cite_ref-54">^</a></b></span> <span class="reference-text">AMD, <a rel="nofollow" class="external text" href="https://kib.kiev.ua/x86docs/AMD/AMD64/24593_APM_v2-r3.06.pdf">AMD 64-bit Technology, vol 2: System Programming</a>, order no. 24593, rev 3.06, aug 2002, page 248</span>
</li>
<li id="cite_note-58"><span class="mw-cite-backlink"><b><a href="#cite_ref-58">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.pcjs.org/documents/manuals/intel/80386/#b0-stepping">"Intel 80386 CPU Information | PCJS Machines"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+80386+CPU+Information+%26%23124%3B+PCJS+Machines&amp;rft_id=https%3A%2F%2Fwww.pcjs.org%2Fdocuments%2Fmanuals%2Fintel%2F80386%2F%23b0-stepping&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-59"><span class="mw-cite-backlink"><b><a href="#cite_ref-59">^</a></b></span> <span class="reference-text">Geoff Chappell, <a rel="nofollow" class="external text" href="https://www.geoffchappell.com/studies/windows/km/cpu/precpuid.htm?tx=245">CPU Identification before CPUID</a></span>
</li>
<li id="cite_note-61"><span class="mw-cite-backlink"><b><a href="#cite_ref-61">^</a></b></span> <span class="reference-text">Jeff Parsons, <a rel="nofollow" class="external text" href="https://www.pcjs.org/documents/manuals/intel/80386/ibts_xbts/">Obsolete 80386 Instructions: IBTS and XBTS</a>, <i>PCjs Machines</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200919154722/https://www.pcjs.org/documents/manuals/intel/80386/ibts_xbts/">Archived</a> on Sep 19, 2020.</span>
</li>
<li id="cite_note-63"><span class="mw-cite-backlink"><b><a href="#cite_ref-63">^</a></b></span> <span class="reference-text">Robert Collins, <a rel="nofollow" class="external text" href="https://web.archive.org/web/19970605213204/http://www.x86.org/articles/loadall/tspec_a3_doc.html">The LOADALL Instruction</a>. Archived from the <a rel="nofollow" class="external text" href="http://www.x86.org/articles/loadall/tspec_a3_doc.html">original</a> on Jun 5, 1997.</span>
</li>
<li id="cite_note-toth-19980316-65"><span class="mw-cite-backlink"><b><a href="#cite_ref-toth-19980316_65-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFToth1998" class="citation web cs1">Toth, Ervin (1998-03-16). <a rel="nofollow" class="external text" href="https://web.archive.org/web/19991103025640/http://www.df.lth.se/~john_e/gems/gem000c.html">"BSWAP with 16-bit registers"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.df.lth.se/~john_e/gems/gem000c.html">the original</a> on 1999-11-03. <q>The instruction brings down the upper word of the doubleword register without affecting its upper 16 bits.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=BSWAP+with+16-bit+registers&amp;rft.date=1998-03-16&amp;rft.aulast=Toth&amp;rft.aufirst=Ervin&amp;rft_id=http%3A%2F%2Fwww.df.lth.se%2F~john_e%2Fgems%2Fgem000c.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-coldwin-20091229-66"><span class="mw-cite-backlink"><b><a href="#cite_ref-coldwin-20091229_66-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFColdwin2009" class="citation web cs1">Coldwin, Gynvael (2009-12-29). <a rel="nofollow" class="external text" href="https://gynvael.coldwind.pl/?id=268">"BSWAP + 66h prefix"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2018-10-03</span></span>. <q>internal (zero-)extending the value of a smaller (16-bit) register  applying the bswap to a 32-bit value "00 00 AH AL",  truncated to lower 16-bits, which are "00 00".   Bochs  bswap reg16 acts just like the bswap reg32  QEMU  ignores the 66h prefix</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=BSWAP+%2B+66h+prefix&amp;rft.date=2009-12-29&amp;rft.aulast=Coldwin&amp;rft.aufirst=Gynvael&amp;rft_id=https%3A%2F%2Fgynvael.coldwind.pl%2F%3Fid%3D268&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-68"><span class="mw-cite-backlink"><b><a href="#cite_ref-68">^</a></b></span> <span class="reference-text">Intel <a rel="nofollow" class="external text" href="https://www.ardent-tool.com/CPU/docs/Intel/486/datasheets/240440-001.pdf">"i486 Microprocessor"</a> (April 1989, order no. 240440-001) p.142 lists <code>CMPXCHG</code> with <span class="nowrap"><code>0F A6/A7</code></span> encodings.</span>
</li>
<li id="cite_note-69"><span class="mw-cite-backlink"><b><a href="#cite_ref-69">^</a></b></span> <span class="reference-text">Intel <a rel="nofollow" class="external text" href="https://www.ardent-tool.com/CPU/docs/Intel/486/datasheets/240440-002.pdf">"i486 Microprocessor"</a> (November 1989, order no. 240440-002) p.135 lists <code>CMPXCHG</code> with <span class="nowrap"><code>0F B0/B1</code></span> encodings.</span>
</li>
<li id="cite_note-70"><span class="mw-cite-backlink"><b><a href="#cite_ref-70">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://datasheets.chipdb.org/Intel/x86/486/Intel486.htm">"Intel 486 &amp; 486 POD CPUID, S-spec, &amp; Steppings"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+486+%26+486+POD+CPUID%2C+S-spec%2C+%26+Steppings&amp;rft_id=http%3A%2F%2Fdatasheets.chipdb.org%2FIntel%2Fx86%2F486%2FIntel486.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-75"><span class="mw-cite-backlink"><b><a href="#cite_ref-75">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://www.intel.com/content/dam/develop/external/us/en/documents/329298-002-629101.pdf">Software Guard Extensions Programming Reference</a>, order no. 329298-002, oct 2014, sections 3.5 and 3.6.5.</span>
</li>
<li id="cite_note-78"><span class="mw-cite-backlink"><b><a href="#cite_ref-78">^</a></b></span> <span class="reference-text">Frank van Gilluwe, "The Undocumented PC, second edition", 1997, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&nbsp;<a href="/wiki/Special:BookSources/0-201-47950-8" title="Special:BookSources/0-201-47950-8">0-201-47950-8</a>, page 55</span>
</li>
<li id="cite_note-79"><span class="mw-cite-backlink"><b><a href="#cite_ref-79">^</a></b></span> <span class="reference-text">AMD, <a rel="nofollow" class="external text" href="https://www.amd.com/content/dam/amd/en/documents/archived-tech-docs/revision-guides/25759.pdf">Revision Guide for AMD Athlon 64 and AMD Opteron Processors</a> pub.no. 25759, rev 3.79, July 2009, page 34. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20231220133454/https://www.amd.com/content/dam/amd/en/documents/archived-tech-docs/revision-guides/25759.pdf">Archived</a> on 20 Dec 2023.</span>
</li>
<li id="cite_note-81"><span class="mw-cite-backlink"><b><a href="#cite_ref-81">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="http://kib.kiev.ua/x86docs/Intel/SDMs/253668-078.pdf">Software Developers Manual, vol 3A</a>, order no. 253668-078, Dec 2022, section 9.3, page 299</span>
</li>
<li id="cite_note-83"><span class="mw-cite-backlink"><b><a href="#cite_ref-83">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20120312224625/http://www.softeng.rl.ac.uk/st/archive/SoftEng/SESP/html/SoftwareTools/vtune/users_guide/mergedProjects/analyzer_ec/mergedProjects/reference_olh/mergedProjects/instructions/instruct32_hh/vc279.htm">"RSMResume from System Management Mode"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.softeng.rl.ac.uk/st/archive/SoftEng/SESP/html/SoftwareTools/vtune/users_guide/mergedProjects/analyzer_ec/mergedProjects/reference_olh/mergedProjects/instructions/instruct32_hh/vc279.htm">the original</a> on 2012-03-12.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=RSM%E2%80%94Resume+from+System+Management+Mode&amp;rft_id=http%3A%2F%2Fwww.softeng.rl.ac.uk%2Fst%2Farchive%2FSoftEng%2FSESP%2Fhtml%2FSoftwareTools%2Fvtune%2Fusers_guide%2FmergedProjects%2Fanalyzer_ec%2FmergedProjects%2Freference_olh%2FmergedProjects%2Finstructions%2Finstruct32_hh%2Fvc279.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-84"><span class="mw-cite-backlink"><b><a href="#cite_ref-84">^</a></b></span> <span class="reference-text">Microprocessor Report, <a rel="nofollow" class="external text" href="http://www.cecs.uci.edu/~papers/mpr/MPR/ARTICLES/060805.PDF">System Management Mode Explained</a> (vol 6, no. 8, june 17, 1992). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220629220530/https://www.cecs.uci.edu/~papers/mpr/MPR/ARTICLES/060805.PDF">Archived</a> on Jun 29, 2022.</span>
</li>
<li id="cite_note-85"><span class="mw-cite-backlink"><b><a href="#cite_ref-85">^</a></b></span> <span class="reference-text">Ellis, Simson C., "The 386 SL Microprocessor in Notebook PCs", Intel Corporation, Microcomputer Solutions, March/April 1991, page 20</span>
</li>
<li id="cite_note-cx486slce-87"><span class="mw-cite-backlink"><b><a href="#cite_ref-cx486slce_87-0">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.bitsavers.org/components/cyrix/Cyrix_Cx486SLCe_Data_Sheet_1992.pdf">Cyrix 486SLC/e Data Sheet (1992)</a>, section 2.6.4</span>
</li>
<li id="cite_note-88"><span class="mw-cite-backlink"><b><a href="#cite_ref-88">^</a></b></span> <span class="reference-text">Linux 6.3 kernel sources, <a rel="nofollow" class="external text" href="https://elixir.bootlin.com/linux/v6.3/source/arch/x86/include/asm/cpuid.h">/arch/x86/include/asm/cpuid.h</a>, line 69</span>
</li>
<li id="cite_note-89"><span class="mw-cite-backlink"><b><a href="#cite_ref-89">^</a></b></span> <span class="reference-text">gcc-patches mailing list, <a rel="nofollow" class="external text" href="https://gcc.gnu.org/pipermail/gcc-patches/2019-May/522177.html">CPUID Patch for IDT Winchip</a>, May 21, 2019. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230427201255/https://gcc.gnu.org/pipermail/gcc-patches/2019-May/522177.html">Archived</a> on Apr 27, 2023.</span>
</li>
<li id="cite_note-91"><span class="mw-cite-backlink"><b><a href="#cite_ref-91">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://www.intel.com/content/dam/www/public/us/en/documents/application-notes/virtualization-technology-flexmigration-application-note.pdf">Intel Virtualization Technology FlexMigration Application Note</a> order no. 323850-004, oct 2012, section 2.3.2 on page 12. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20141013075554/https://www.intel.com/content/dam/www/public/us/en/documents/application-notes/virtualization-technology-flexmigration-application-note.pdf">Archived</a> on Oct 13, 2014.</span>
</li>
<li id="cite_note-92"><span class="mw-cite-backlink"><b><a href="#cite_ref-92">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://ru.mouser.com/datasheet/2/612/c3000-family-datasheet-1623704.pdf">Atom Processor C3000 Product Family Datasheet</a> order no. 337018-002, Feb 2018, pages 133, 3808 and 3814. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220209183514/https://ru.mouser.com/datasheet/2/612/c3000-family-datasheet-1623704.pdf">Archived</a> on Feb 9, 2022.</span>
</li>
<li id="cite_note-93"><span class="mw-cite-backlink"><b><a href="#cite_ref-93">^</a></b></span> <span class="reference-text">AMD, <a rel="nofollow" class="external text" href="https://kib.kiev.ua/x86docs/AMD/AMD64/24594_APM_v3-r3.34.pdf">AMD64 Architecture Programmers Manual Volume 3</a> pub.no. 24594, rev 3.34, oct 2022, p. 165 (entry on <code>CPUID</code> instruction)</span>
</li>
<li id="cite_note-97"><span class="mw-cite-backlink"><b><a href="#cite_ref-97">^</a></b></span> <span class="reference-text">Robert Collins, <a rel="nofollow" class="external text" href="https://web.archive.org/web/20001218003500/http://www.rcollins.org/ddj/Nov96/Nov96.html">CPUID Algorithm Wars</a>, nov 1996. Archived from the <a rel="nofollow" class="external text" href="http://www.rcollins.org/ddj/Nov96/Nov96.html">original</a> on dec 18, 2000.</span>
</li>
<li id="cite_note-101"><span class="mw-cite-backlink"><b><a href="#cite_ref-101">^</a></b></span> <span class="reference-text">Geoff Chappell, <a rel="nofollow" class="external text" href="https://www.geoffchappell.com/studies/windows/km/cpu/cx8.htm">CMPXCHG8B Support in the 32-Bit Windows Kernel</a>, 23 jan 2008. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20231105001739/https://www.geoffchappell.com/studies/windows/km/cpu/cx8.htm">Archived</a> on 5 Nov 2023.</span>
</li>
<li id="cite_note-rdtsc_ordering-103"><span class="mw-cite-backlink">^ <a href="#cite_ref-rdtsc_ordering_103-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-rdtsc_ordering_103-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://kib.kiev.ua/x86docs/Intel/SDMs/325462-077.pdf">Software Developer's Manual</a>, order no. 325426-077, Nov 2022  the entry on the <code>RDTSC</code> instruction on p.1739 describes the instruction sequences required to order the <code>RDTSC</code> instruction with respect to earlier and later instructions.</span>
</li>
<li id="cite_note-105"><span class="mw-cite-backlink"><b><a href="#cite_ref-105">^</a></b></span> <span class="reference-text">Linux kernel 5.4.12, <a rel="nofollow" class="external text" href="https://elixir.bootlin.com/linux/v5.4.12/source/arch/x86/kernel/cpu/centaur.c#L110">/arch/x86/kernel/cpu/centaur.c</a></span>
</li>
<li id="cite_note-106"><span class="mw-cite-backlink"><b><a href="#cite_ref-106">^</a></b></span> <span class="reference-text">Stack Overflow, <a rel="nofollow" class="external text" href="https://stackoverflow.com/questions/62492053/can-constant-non-invariant-tsc-change-frequency-across-cpu-states">Can constant non-invariant tsc change frequency across cpu states?</a> Accessed 24 Jan 2023. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230124204354/https://stackoverflow.com/questions/62492053/can-constant-non-invariant-tsc-change-frequency-across-cpu-states">Archived</a> on 24 Jan 2023.</span>
</li>
<li id="cite_note-107"><span class="mw-cite-backlink"><b><a href="#cite_ref-107">^</a></b></span> <span class="reference-text">CPU-World, <a rel="nofollow" class="external text" href="https://www.cpu-world.com/cgi-bin/CPUID.pl?CPUID=81992">CPUID for Zhaoxin KaiXian KX-5000 KX-5650 (by timw4mail)</a>, 24 Apr 2024. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20240426121032/https://www.cpu-world.com/cgi-bin/CPUID.pl?CPUID=81992">Archived</a> on 26 Apr 2024.</span>
</li>
<li id="cite_note-109"><span class="mw-cite-backlink"><b><a href="#cite_ref-109">^</a></b></span> <span class="reference-text">Michal Necasek, <a rel="nofollow" class="external text" href="http://www.os2museum.com/wp/undocumented-rdtsc/">"Undocumented RDTSC"</a>, 27 Apr 2018. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20231216114233/http://www.os2museum.com/wp/undocumented-rdtsc/">Archived</a> on 16 Dec 2023.</span>
</li>
<li id="cite_note-116"><span class="mw-cite-backlink"><b><a href="#cite_ref-116">^</a></b></span> <span class="reference-text">JookWiki, <a rel="nofollow" class="external text" href="https://www.jookia.org/wiki/Nopl">"nopl"</a>, sep 24, 2022  provides a lengthy account of the history of the long NOP and the issues around it. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20221028233225/https://www.jookia.org/wiki/Nopl">Archived</a> on oct 28, 2022.</span>
</li>
<li id="cite_note-longnop2006-117"><span class="mw-cite-backlink">^ <a href="#cite_ref-longnop2006_117-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-longnop2006_117-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Intel Community: <a rel="nofollow" class="external text" href="https://community.intel.com/t5/Software-Archive/Multi-byte-NOP-opcode-made-official/td-p/932580">Multibyte NOP Made Official</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220407203915/https://community.intel.com/t5/Software-Archive/Multi-byte-NOP-opcode-made-official/td-p/932580">Archived</a> on 7 Apr 2022.</span>
</li>
<li id="cite_note-118"><span class="mw-cite-backlink"><b><a href="#cite_ref-118">^</a></b></span> <span class="reference-text">Intel <a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html">Software Developers Manual, vol 3B</a> (order no 253669-076us, December 2021), section 22.15 "Reserved NOP"</span>
</li>
<li id="cite_note-120"><span class="mw-cite-backlink"><b><a href="#cite_ref-120">^</a></b></span> <span class="reference-text">AMD, <a rel="nofollow" class="external text" href="https://kib.kiev.ua/x86docs/AMD/AMD64/24594_APM_v3-r3.02.pdf">AMD 64-bit Technology  AMD x86-64 Architecture Programmers Manual Volume 3</a>, publication no. 24594, rev 3.02, aug 2002, page 379.</span>
</li>
<li id="cite_note-122"><span class="mw-cite-backlink"><b><a href="#cite_ref-122">^</a></b></span> <span class="reference-text">Debian bug report logs, <a rel="nofollow" class="external text" href="https://bugs.debian.org/cgi-bin/bugreport.cgi?bug=464962#148">-686 build uses long noops, that are unsupported by Transmeta Crusoe, immediate crash on boot</a>, see messages 148 and 158 for NOPL on VIA C7. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190801174955/https://bugs.debian.org/cgi-bin/bugreport.cgi?bug=464962#148">Archived</a> on 1 Aug 2019</span>
</li>
<li id="cite_note-123"><span class="mw-cite-backlink"><b><a href="#cite_ref-123">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://www.ardent-tool.com/CPU/docs/Intel/IA/243191-001.pdf">Intel Architecture Software Developers Manual, Volume 2</a>, 1997, order no. 243191-001, pages 3-9 and A-7.</span>
</li>
<li id="cite_note-125"><span class="mw-cite-backlink"><b><a href="#cite_ref-125">^</a></b></span> <span class="reference-text">John Hassey, <a rel="nofollow" class="external text" href="https://sourceware.org/pipermail/gas2/1995/000421.html">Pentium Pro changes</a>, <i>GAS2 mailing list</i>, 28 dec 1995  patch that added the <code>UD2A</code> and <code>UD2B</code> instruction mnemomics to GNU Binutils. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230725214633/https://sourceware.org/pipermail/gas2/1995/000421.html">Archived</a> on 25 Jul 2023.</span>
</li>
<li id="cite_note-126"><span class="mw-cite-backlink"><b><a href="#cite_ref-126">^</a></b></span> <span class="reference-text">Jan Beulich, <a rel="nofollow" class="external text" href="https://sourceware.org/pipermail/binutils-cvs/2017-November/046908.html">x86: correct UDn</a>, <i>binutils-gdb mailing list</i>, 23 nov 2017  Binutils patch that added ModR/M byte to <code>UD1</code>/<code>UD2B</code> and added <code>UD0</code>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230725214642/https://sourceware.org/pipermail/binutils-cvs/2017-November/046908.html">Archived</a> on 25 Jul 2023.</span>
</li>
<li id="cite_note-129"><span class="mw-cite-backlink"><b><a href="#cite_ref-129">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://www.ardent-tool.com/CPU/docs/Intel/Pentium/241430-004.pdf">Pentium Processor Family Developer's Manual Volume 3</a>, 1995. order no. 241430-004, appendix A, page 943  reserves the opcodes <span class="nowrap"><code>0F 0B</code></span> and <span class="nowrap"><code>0F B9</code></span>.</span>
</li>
<li id="cite_note-amd_ud0_ud1-130"><span class="mw-cite-backlink">^ <a href="#cite_ref-amd_ud0_ud1_130-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-amd_ud0_ud1_130-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">AMD, <a rel="nofollow" class="external text" href="https://kib.kiev.ua/x86docs/AMD/AMD64/24594_APM_v3-r3.17.pdf">AMD64 Architecture Programmers Manual Volume 3</a>, publication no. 24594, rev 3.17, dec 2011  see page 416 for <code>UD0</code> and page 415 and 419 for <code>UD1</code>.</span>
</li>
<li id="cite_note-intel_ud0_ud1-131"><span class="mw-cite-backlink">^ <a href="#cite_ref-intel_ud0_ud1_131-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-intel_ud0_ud1_131-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-intel_ud0_ud1_131-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://kib.kiev.ua/x86docs/Intel/SDMs/253667-061.pdf">Software Developer's Manual, vol 2B</a>, order no. 253667-061, dec 2016  lists <code>UD1</code> (with <a href="/wiki/ModR/M" title="ModR/M">ModR/M</a> byte) and <code>UD0</code> (without ModR/M byte) on page 4-687.</span>
</li>
<li id="cite_note-133"><span class="mw-cite-backlink"><b><a href="#cite_ref-133">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFStecklina2019" class="citation web cs1">Stecklina, Julian (2019-02-08). <a rel="nofollow" class="external text" href="https://x86.lol/generic/2019/02/08/fingerprint.html">"Fingerprinting x86 CPUs using Illegal Opcodes"</a>. <i>x86.lol</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20231215165112/https://x86.lol/generic/2019/02/08/fingerprint.html">Archived</a> from the original on 15 Dec 2023<span class="reference-accessdate">. Retrieved <span class="nowrap">2023-12-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=x86.lol&amp;rft.atitle=Fingerprinting+x86+CPUs+using+Illegal+Opcodes&amp;rft.date=2019-02-08&amp;rft.aulast=Stecklina&amp;rft.aufirst=Julian&amp;rft_id=https%3A%2F%2Fx86.lol%2Fgeneric%2F2019%2F02%2F08%2Ffingerprint.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-134"><span class="mw-cite-backlink"><b><a href="#cite_ref-134">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://github.com/intelxed/xed/commit/7561f549d787edc55949b671dee2255a8435741a">"ud0 length fix  intelxed/xed@7561f54"</a>. <i>GitHub</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230601122641/https://github.com/intelxed/xed/commit/7561f549d787edc55949b671dee2255a8435741a">Archived</a> from the original on 1 Jun 2023<span class="reference-accessdate">. Retrieved <span class="nowrap">2023-12-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GitHub&amp;rft.atitle=ud0+length+fix+%C2%B7+intelxed%2Fxed%407561f54&amp;rft_id=https%3A%2F%2Fgithub.com%2Fintelxed%2Fxed%2Fcommit%2F7561f549d787edc55949b671dee2255a8435741a&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-cyrix_oio-136"><span class="mw-cite-backlink">^ <a href="#cite_ref-cyrix_oio_136-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-cyrix_oio_136-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Cyrix, <a rel="nofollow" class="external text" href="https://ardent-tool.com/CPU/docs/Cyrix/6x86/94175.pdf">6x86 processor data book</a>, 1996, order no. 94175-01, table 6-20, page 209  uses the mnemonic <code>OIO</code> ("Official invalid opcode") for the <span class="nowrap"><code>0F FF</code></span> opcode.</span>
</li>
<li id="cite_note-137"><span class="mw-cite-backlink"><b><a href="#cite_ref-137">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://kib.kiev.ua/x86docs/Intel/SDMs/253667-064.pdf">Software Developer's Manual, vol 2B</a>, order no. 253667-064, oct 2017  lists <code>UD0</code> (with ModR/M byte) on page 4-683.</span>
</li>
<li id="cite_note-139"><span class="mw-cite-backlink"><b><a href="#cite_ref-139">^</a></b></span> <span class="reference-text">AMD, <a rel="nofollow" class="external text" href="https://www.ardent-tool.com/CPU/docs/AMD/K5/18524c.pdf">AMD-K5 Processor Technical Reference Manual</a>, Nov 1996, order no. 18524C/0, section 3.3.7, page 90  reserves the <span class="nowrap"><code>0F FF</code></span> opcode without assigning it a mnemonic.</span>
</li>
<li id="cite_note-140"><span class="mw-cite-backlink"><b><a href="#cite_ref-140">^</a></b></span> <span class="reference-text">AMD, <a rel="nofollow" class="external text" href="https://www.ardent-tool.com/CPU/docs/AMD/K6/20695.pdf">AMD-K6 Processor Data Sheet</a>, order no. 20695H/0, March 1998, section 24.2, page 283.</span>
</li>
<li id="cite_note-143"><span class="mw-cite-backlink"><b><a href="#cite_ref-143">^</a></b></span> <span class="reference-text">George Dunlap, <a rel="nofollow" class="external text" href="https://xenproject.org/2012/06/13/the-intel-sysret-privilege-escalation/">The Intel SYSRET Privilege Escalation</a>, <i>The Xen Project.</i>, 13 june 2012. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190315121519/https://xenproject.org/2012/06/13/the-intel-sysret-privilege-escalation/">Archived</a> on Mar 15, 2019.</span>
</li>
<li id="cite_note-147"><span class="mw-cite-backlink"><b><a href="#cite_ref-147">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="http://kib.kiev.ua/x86docs/Intel/AppNote485/241618-039.pdf">AP-485: Intel Processor Identification and the CPUID Instruction</a>, order no. 241618-039, may 2012, section 5.1.2.5, page 32</span>
</li>
<li id="cite_note-148"><span class="mw-cite-backlink"><b><a href="#cite_ref-148">^</a></b></span> <span class="reference-text">Michal Necasek, <a rel="nofollow" class="external text" href="http://www.os2museum.com/wp/sysenter-where-are-you/">"SYSENTER, Where Are You?"</a>, 20 Jul 2017. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20231129090510/http://www.os2museum.com/wp/sysenter-where-are-you/">Archived</a> on 29 Nov 2023.</span>
</li>
<li id="cite_note-150"><span class="mw-cite-backlink"><b><a href="#cite_ref-150">^</a></b></span> <span class="reference-text">AMD, <a rel="nofollow" class="external text" href="https://pdf.datasheetcatalog.com/datasheet/AdvancedMicroDevices/mXvyvs.pdf">Athlon Processor x86 Code Optimization Guide</a>, publication no. 22007, rev K, feb 2002, appendix F, page 284. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170413235648/https://pdf.datasheetcatalog.com/datasheet/AdvancedMicroDevices/mXvyvs.pdf">Archived</a> on 13 Apr 2017.</span>
</li>
<li id="cite_note-152"><span class="mw-cite-backlink"><b><a href="#cite_ref-152">^</a></b></span> <span class="reference-text">Transmeta, <a rel="nofollow" class="external text" href="http://datasheets.chipdb.org/Transmeta/Crusoe/Crusoe_CPUID_5-7-02.pdf">Processor Recognition</a>, May 7, 2002.</span>
</li>
<li id="cite_note-154"><span class="mw-cite-backlink"><b><a href="#cite_ref-154">^</a></b></span> <span class="reference-text">VIA, <a rel="nofollow" class="external text" href="http://datasheets.chipdb.org/VIA/Nehemiah/VIA%20C3%20Nehemiah%20Datasheet%20R113.pdf">VIA C3 Nehemiah Processor Datasheet</a>, rev 1.13, sep 29, 2004, page 17</span>
</li>
<li id="cite_note-157"><span class="mw-cite-backlink"><b><a href="#cite_ref-157">^</a></b></span> <span class="reference-text">CPU-World, <a rel="nofollow" class="external text" href="https://www.cpu-world.com/cgi-bin/CPUID.pl?CPUID=75151">CPUID for Intel Xeon 3.40 GHz</a>  Nocona stepping D CPUID without CMPXCHG16B</span>
</li>
<li id="cite_note-158"><span class="mw-cite-backlink"><b><a href="#cite_ref-158">^</a></b></span> <span class="reference-text">CPU-World, <a rel="nofollow" class="external text" href="https://www.cpu-world.com/cgi-bin/CPUID.pl?CPUID=75154">CPUID for Intel Xeon 3.60 GHz</a>  Nocona stepping E CPUID with CMPXCHG16B</span>
</li>
<li id="cite_note-159"><span class="mw-cite-backlink"><b><a href="#cite_ref-159">^</a></b></span> <span class="reference-text">SuperUser StackExchange, <a rel="nofollow" class="external text" href="https://superuser.com/questions/187254/how-prevalent-are-old-x64-processors-lacking-the-cmpxchg16b-instruction">How prevalent are old x64 processors lacking the cmpxchg16b instruction?</a></span>
</li>
<li id="cite_note-161"><span class="mw-cite-backlink"><b><a href="#cite_ref-161">^</a></b></span> <span class="reference-text">Intel <a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html">SDM order no. 325462-077</a>, apr 2022, vol 2B, p.4-130 "MOVSX/MOVSXD-Move with Sign-Extension" lists MOVSXD without REX.W as "discouraged"</span>
</li>
<li id="cite_note-167"><span class="mw-cite-backlink"><b><a href="#cite_ref-167">^</a></b></span> <span class="reference-text">Anandtech, <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/16214/amd-zen-3-ryzen-deep-dive-review-5950x-5900x-5800x-and-5700x-tested/6">AMD Zen 3 Ryzen Deep Dive Review</a>, nov 5, 2020, page 6</span>
</li>
<li id="cite_note-168"><span class="mw-cite-backlink"><b><a href="#cite_ref-168">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFinstlatx642020" class="citation web cs1">@instlatx64 (October 31, 2020). <a rel="nofollow" class="external text" href="https://x.com/instlatx64/status/1322503571288559617">"Saving Private Ryzen: PEXT/PDEP 32/64b replacement functions for #AMD CPUs (BR/#Zen/Zen+/#Zen2) based on @zwegner's zp7"</a> (<a href="/wiki/Tweet_(social_media)" title="Tweet (social media)">Tweet</a>)<span class="reference-accessdate">. Retrieved <span class="nowrap">2023-01-20</span></span>  via <a href="/wiki/Twitter" title="Twitter">Twitter</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Saving+Private+Ryzen%3A+PEXT%2FPDEP+32%2F64b+replacement+functions+for+%23AMD+CPUs+%28BR%2F%23Zen%2FZen%2B%2F%23Zen2%29+based+on+%40zwegner%27s+zp7&amp;rft.date=2020-10-31&amp;rft.au=instlatx64&amp;rft_id=https%3A%2F%2Fx.com%2Finstlatx64%2Fstatus%2F1322503571288559617&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-169"><span class="mw-cite-backlink"><b><a href="#cite_ref-169">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFWegner2020" class="citation web cs1">Wegner, Zach (4 November 2020). <a rel="nofollow" class="external text" href="https://github.com/zwegner/zp7">"zwegner/zp7"</a>. <i><a href="/wiki/GitHub" title="GitHub">GitHub</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GitHub&amp;rft.atitle=zwegner%2Fzp7&amp;rft.date=2020-11-04&amp;rft.aulast=Wegner&amp;rft.aufirst=Zach&amp;rft_id=https%3A%2F%2Fgithub.com%2Fzwegner%2Fzp7&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-173"><span class="mw-cite-backlink"><b><a href="#cite_ref-173">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://kib.kiev.ua/x86docs/Intel/CET/334525-003.pdf">Control-flow Enforcement Technology Specification</a> (v3.0, order no. 334525-003, March 2019)</span>
</li>
<li id="cite_note-174"><span class="mw-cite-backlink"><b><a href="#cite_ref-174">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://kib.kiev.ua/x86docs/Intel/SDMs/253665-076.pdf">Intel SDM, rev 076, December 2021</a>, volume 1, section 18.3.1</span>
</li>
<li id="cite_note-175"><span class="mw-cite-backlink"><b><a href="#cite_ref-175">^</a></b></span> <span class="reference-text">Binutils mailing list: <a rel="nofollow" class="external text" href="https://sourceware.org/pipermail/binutils/2017-June/098516.html">x86: CET v2.0: Update NOTRACK prefix</a></span>
</li>
<li id="cite_note-179"><span class="mw-cite-backlink"><b><a href="#cite_ref-179">^</a></b></span> <span class="reference-text">AMD, <a rel="nofollow" class="external text" href="https://refspecs.linuxfoundation.org/AMD-extensions.pdf">Extensions to the 3DNow! and MMX Instruction Sets</a>, ref no. 22466D/0, March 2000, p.11</span>
</li>
<li id="cite_note-181"><span class="mw-cite-backlink"><b><a href="#cite_ref-181">^</a></b></span> <span class="reference-text">Hadi Brais, <a rel="nofollow" class="external text" href="https://hadibrais.wordpress.com/2019/02/26/the-significance-of-the-x86-sfence-instruction/">The Significance of the x86 SFENCE instruction</a>, 26 Feb 2019.</span>
</li>
<li id="cite_note-182"><span class="mw-cite-backlink"><b><a href="#cite_ref-182">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://kib.kiev.ua/x86docs/Intel/SDMs/325462-077.pdf">Software Developer's Manual</a>, order no. 325426-077, Nov 2022, Volume 1, section 11.4.4.3, page 276.</span>
</li>
<li id="cite_note-184"><span class="mw-cite-backlink"><b><a href="#cite_ref-184">^</a></b></span> <span class="reference-text">Hadi Brais, <a rel="nofollow" class="external text" href="https://hadibrais.wordpress.com/2018/05/14/the-significance-of-the-x86-lfence-instruction/">The Significance of the LFENCE instruction</a>, 14 May 2018</span>
</li>
<li id="cite_note-185"><span class="mw-cite-backlink"><b><a href="#cite_ref-185">^</a></b></span> <span class="reference-text">AMD, <a rel="nofollow" class="external text" href="https://www.amd.com/system/files/documents/software-techniques-for-managing-speculation.pdf">Software techniques for managing speculation on AMD processor</a>, rev 3.8.22, 8 March 2022, page 4. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220313090311/https://www.amd.com/system/files/documents/software-techniques-for-managing-speculation.pdf">Archived</a> on 13 March 2022.</span>
</li>
<li id="cite_note-193"><span class="mw-cite-backlink"><b><a href="#cite_ref-193">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://math-atlas.sourceforge.net/devel/assembly/sse3.pdf">Prescott New Instructions Software Developers Guide</a>, order no. 252490-003, june 2003, pages 3-26 and 3-38 list <code>MONITOR</code> and <code>MWAIT</code> with explicit operands. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20050509102126/https://math-atlas.sourceforge.net/devel/assembly/sse3.pdf">Archived</a> on 9 May 2005.</span>
</li>
<li id="cite_note-194"><span class="mw-cite-backlink"><b><a href="#cite_ref-194">^</a></b></span> <span class="reference-text">Flat Assembler messageboard, <a rel="nofollow" class="external text" href="https://board.flatassembler.net/topic.php?p=98558#98558">"BLENDVPS/BLENDVPD/PBLENDVB syntax"</a>, also covers <code>MONITOR</code>/<code>MWAIT</code> mnemonics. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20221106013255/https://board.flatassembler.net/topic.php?p=98558#98558">Archived</a> on 6 Nov 2022.</span>
</li>
<li id="cite_note-198"><span class="mw-cite-backlink"><b><a href="#cite_ref-198">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170305002312/https://software.intel.com/en-us/blogs/2016/10/06/intel-xeon-phi-product-family-x200-knl-user-mode-ring-3-monitor-and-mwait">Intel Xeon Phi Product Family x200 (KNL) User mode (ring 3) MONITOR and MWAIT</a> (archived 5 mar 2017)</span>
</li>
<li id="cite_note-199"><span class="mw-cite-backlink"><b><a href="#cite_ref-199">^</a></b></span> <span class="reference-text">AMD, <a rel="nofollow" class="external text" href="https://www.amd.com/content/dam/amd/en/documents/archived-tech-docs/programmer-references/31116.pdf">BIOS and Kernel Developers Guide (BKDG) For AMD Family 10h Processors</a>, order no. 31116, rev 3.62, page 419. <a rel="nofollow" class="external text" href="https://www.amd.com/content/dam/amd/en/documents/archived-tech-docs/programmer-references/31116.pdf">Archived</a> on Apr 8, 2024.</span>
</li>
<li id="cite_note-202"><span class="mw-cite-backlink"><b><a href="#cite_ref-202">^</a></b></span> <span class="reference-text">R. Zhang et al, <a rel="nofollow" class="external text" href="https://publications.cispa.saarland/3769/1/mwait_sec23.pdf">(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channels</a>, 3 Jan 2023, page 5. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230105140516/https://publications.cispa.saarland/3769/1/mwait_sec23.pdf">Archived</a> from the original on 5 Jan 2023.</span>
</li>
<li id="cite_note-203"><span class="mw-cite-backlink"><b><a href="#cite_ref-203">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://cdrdv2-public.intel.com/819680/architecture-instruction-set-extensions-programming-reference.pdf">Architecture Instruction Set Extensions Programming Reference</a>, order no. 319433-052, March 2024, chapter 17. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20240407230452/https://cdrdv2-public.intel.com/819680/architecture-instruction-set-extensions-programming-reference.pdf">Archived</a> on Apr 7, 2024.</span>
</li>
<li id="cite_note-209"><span class="mw-cite-backlink"><b><a href="#cite_ref-209">^</a></b></span> <span class="reference-text">Guru3D, <a rel="nofollow" class="external text" href="https://www.guru3d.com/news-story/via-zhaoxin-x86-4-and-8-core-processors-launched.html">VIA Zhaoxin x86 4 and 8-core SoC processors launch</a>, Jan 22, 2018</span>
</li>
<li id="cite_note-218"><span class="mw-cite-backlink"><b><a href="#cite_ref-218">^</a></b></span> <span class="reference-text">Vulners, <a rel="nofollow" class="external text" href="https://vulners.com/xen/XSA-279">x86: DoS from attempting to use INVPCID with a non-canonical addresses</a>, 20 nov 2018</span>
</li>
<li id="cite_note-222"><span class="mw-cite-backlink"><b><a href="#cite_ref-222">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="http://kib.kiev.ua/x86docs/Intel/SDMs/325384-078.pdf">Intel 64 and IA-32 Architectures Software Developers Manual</a> volume 3, order no. 325384-078, december 2022, chapter 23.15</span>
</li>
<li id="cite_note-cattius_0f0d-223"><span class="mw-cite-backlink">^ <a href="#cite_ref-cattius_0f0d_223-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-cattius_0f0d_223-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Catherine Easdon, <a rel="nofollow" class="external text" href="https://www.cattius.com/images/thesis-unsigned.pdf">Undocumented CPU Behaviour on x86 and RISC-V Microarchitectures: A Security Perspective</a>, 10 May 2019, page 39</span>
</li>
<li id="cite_note-225"><span class="mw-cite-backlink"><b><a href="#cite_ref-225">^</a></b></span> <span class="reference-text">Instlatx64, <a rel="nofollow" class="external text" href="http://users.atw.hu/instlatx64/CentaurHauls/CentaurHauls00307B2_KX6000_01_CPUID.txt">Zhaoxin Kaixian KX-6000G CPUID dump</a>, May 15, 2023</span>
</li>
<li id="cite_note-229"><span class="mw-cite-backlink"><b><a href="#cite_ref-229">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://web.archive.org/web/20050205035023/http://developer.intel.com/design/processor/WmtSDG.pdf">Willamette Processor Software Developers Guide</a>, order no. 245355-001, feb 2000, section 3.5.3, page 294 - lists <code>HWNT</code>/<code>HST</code> mnemonics for the branch hint prefixes. Archived from the <a rel="nofollow" class="external text" href="http://developer.intel.com/design/processor/WmtSDG.pdf">original</a> on 5 Feb 2005.</span>
</li>
<li id="cite_note-230"><span class="mw-cite-backlink"><b><a href="#cite_ref-230">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://kib.kiev.ua/x86docs/Intel/SDMs/325462-083.pdf">Software Developer's Manual</a>, order no. 325462-083, March 2024 - volume 1, chapter 11.4.5, page 281 and volume 2A, chapter 2.1.1, page 525.</span>
</li>
<li id="cite_note-234"><span class="mw-cite-backlink"><b><a href="#cite_ref-234">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://kib.kiev.ua/x86docs/Intel/Intel-OptimGuide/248966-050.pdf">Intel 64 and IA-32 Architectures Optimization Reference Manual: Volume 1</a>, order no. 248966-050US, April 2024, chapter 2.1.1.1, page 46.</span>
</li>
<li id="cite_note-sgx_oversub-235"><span class="mw-cite-backlink">^ <a href="#cite_ref-sgx_oversub_235-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-sgx_oversub_235-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-sgx_oversub_235-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://cdrdv2-public.intel.com/671471/sgx-oversubscription.pdf">Intel Software Guard Extensions (Intel SGX) Architecture for Oversubscription of Secure Memory in a Virtualized Environment</a>, 25 Jun 2017.</span>
</li>
<li id="cite_note-236"><span class="mw-cite-backlink"><b><a href="#cite_ref-236">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://cdrdv2-public.intel.com/648682/648682%20Runtime_Microcode_Update_with_Intel_SGX_rev1p0.pdf">Runtime Microcode Updates with Intel Software Guard Extensions</a>, sep 2021, order no. 648682 rev 1.0. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230331103022/https://cdrdv2-public.intel.com/648682/648682%20Runtime_Microcode_Update_with_Intel_SGX_rev1p0.pdf">Archived</a> from the original on 31 mar 2023.</span>
</li>
<li id="cite_note-238"><span class="mw-cite-backlink"><b><a href="#cite_ref-238">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://cdrdv2.intel.com/v1/dl/getContent/634648">11th Generation Intel Core Processor Desktop Datasheet, Volume 1</a>, may 2022, order no. 634648-004, section 3.5, page 65</span>
</li>
<li id="cite_note-240"><span class="mw-cite-backlink"><b><a href="#cite_ref-240">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/support/articles/000058764/software/intel-security-products.html">Which Platforms Support Intel Software Guard Extensions (Intel SGX) SGX2?</a> <a rel="nofollow" class="external text" href="https://archive.today/20220505112200/https://www.intel.com/content/www/us/en/support/articles/000058764/software/intel-security-products.html">Archived</a> on 5 May 2022.</span>
</li>
<li id="cite_note-intel_tdx-241"><span class="mw-cite-backlink">^ <a href="#cite_ref-intel_tdx_241-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-intel_tdx_241-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://cdrdv2.intel.com/v1/dl/getContent/733582">Trust Domain CPU Architectural Extensions</a>, order no. 343754-002, may 2021.</span>
</li>
<li id="cite_note-250"><span class="mw-cite-backlink"><b><a href="#cite_ref-250">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFInstLatX642022" class="citation web cs1">@InstLatX64 (May  3, 2022). <a rel="nofollow" class="external text" href="https://x.com/InstLatX64/status/1521562151848132609">"The CLDEMOTE Story"</a> (<a href="/wiki/Tweet_(social_media)" title="Tweet (social media)">Tweet</a>)<span class="reference-accessdate">. Retrieved <span class="nowrap">2023-01-23</span></span>  via <a href="/wiki/Twitter" title="Twitter">Twitter</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+CLDEMOTE+Story&amp;rft.date=2022-05-03&amp;rft.au=InstLatX64&amp;rft_id=https%3A%2F%2Fx.com%2FInstLatX64%2Fstatus%2F1521562151848132609&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-251"><span class="mw-cite-backlink"><b><a href="#cite_ref-251">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFInstlatx642023" class="citation web cs1">@Instlatx64 (April 17, 2023). <a rel="nofollow" class="external text" href="https://x.com/Instlatx64/status/1648008172974514193">"20-Core Intel Xeon w7-2475X (SapphireRapids-64L) 806F8 CPUID dump"</a> (<a href="/wiki/Tweet_(social_media)" title="Tweet (social media)">Tweet</a>)<span class="reference-accessdate">. Retrieved <span class="nowrap">2023-04-20</span></span>  via <a href="/wiki/Twitter" title="Twitter">Twitter</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=20-Core+Intel+Xeon+w7-2475X+%28SapphireRapids-64L%29+806F8+CPUID+dump&amp;rft.date=2023-04-17&amp;rft.au=Instlatx64&amp;rft_id=https%3A%2F%2Fx.com%2FInstlatx64%2Fstatus%2F1648008172974514193&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-264"><span class="mw-cite-backlink"><b><a href="#cite_ref-264">^</a></b></span> <span class="reference-text">Wikichip, <a rel="nofollow" class="external text" href="https://en.wikichip.org/w/index.php?title=x86/clzero&amp;oldid=94738">CLZERO  x86</a></span>
</li>
<li id="cite_note-268"><span class="mw-cite-backlink"><b><a href="#cite_ref-268">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://ardent-tool.com/CPU/docs/Intel/IA/243291-002.pdf">Application note AP-578: Software and Hardware Considerations for FPU Exception Handlers for Intel Architecture Processors</a>, order no. 243291-002, February 1997</span>
</li>
<li id="cite_note-272"><span class="mw-cite-backlink"><b><a href="#cite_ref-272">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://ardent-tool.com/CPU/docs/Intel/808x/8087/appnotes/AP-113.pdf">Application Note AP-113: Getting Started With The Numeric Data Processor</a>, feb 1981, pages 24-25</span>
</li>
<li id="cite_note-273"><span class="mw-cite-backlink"><b><a href="#cite_ref-273">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="http://www.datasheetcatalog.com/datasheets_pdf/8/0/8/7/8087.shtml">8087 Math Coprocessor</a>, oct 1989, order no. 285385-007, page 3-100, fig 9</span>
</li>
<li id="cite_note-274"><span class="mw-cite-backlink"><b><a href="#cite_ref-274">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="http://www.bitsavers.org/components/intel/_dataSheets/80287_Data_Sheet_Feb83.pdf">80287 80-bit HMOS Numeric Processor Extension</a>, feb 1983, order no. 201920-001, page 14</span>
</li>
<li id="cite_note-278"><span class="mw-cite-backlink"><b><a href="#cite_ref-278">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://ardent-tool.com/CPU/docs/Intel/808x/manuals/210201-001.pdf">iAPX86, 88 User's Manual</a>, 1981 (order no. 210201-001), p. 797</span>
</li>
<li id="cite_note-i80287-279"><span class="mw-cite-backlink">^ <a href="#cite_ref-i80287_279-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-i80287_279-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Intel <a rel="nofollow" class="external text" href="http://bitsavers.trailing-edge.com/components/intel/80286/210498-005_80286_and_80287_Programmers_Reference_Manual_1987.pdf">80286 and 80287 Programmers Reference Manual</a>, 1987 (order no. 210498-005), p. 485</span>
</li>
<li id="cite_note-280"><span class="mw-cite-backlink"><b><a href="#cite_ref-280">^</a></b></span> <span class="reference-text">Intel <a rel="nofollow" class="external text" href="https://kib.kiev.ua/x86docs/Intel/SDMs/253669-064.pdf">Software Developer's Manual</a> volume 3B, revision 064, section 22.18.9</span>
</li>
<li id="cite_note-281"><span class="mw-cite-backlink"><b><a href="#cite_ref-281">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://gcc.gnu.org/bugzilla/show_bug.cgi?id=37179">"GCC Bugzilla  37179  GCC emits bad opcode 'ffreep'<span class="cs1-kern-right"></span>"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=GCC+Bugzilla+%E2%80%93+37179+%E2%80%93+GCC+emits+bad+opcode+%27ffreep%27&amp;rft_id=https%3A%2F%2Fgcc.gnu.org%2Fbugzilla%2Fshow_bug.cgi%3Fid%3D37179&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-282"><span class="mw-cite-backlink"><b><a href="#cite_ref-282">^</a></b></span> <span class="reference-text">Michael Steil, <a rel="nofollow" class="external text" href="https://www.pagetable.com/?p=16">FFREEP  the assembly instruction that never existed</a></span>
</li>
<li id="cite_note-288"><span class="mw-cite-backlink"><b><a href="#cite_ref-288">^</a></b></span> <span class="reference-text">Dusko Koncaliev, <a rel="nofollow" class="external text" href="https://www.cs.earlham.edu/~dusko/cs63/fdiv.html">Pentium FDIV Bug</a></span>
</li>
<li id="cite_note-305"><span class="mw-cite-backlink"><b><a href="#cite_ref-305">^</a></b></span> <span class="reference-text">Bruce Dawson, <a rel="nofollow" class="external text" href="https://randomascii.wordpress.com/2014/10/09/intel-underestimates-error-bounds-by-1-3-quintillion/">Intel Underestimates Error Bounds by 1.3 quintillion</a></span>
</li>
<li id="cite_note-306"><span class="mw-cite-backlink"><b><a href="#cite_ref-306">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://kib.kiev.ua/x86docs/Intel/SDMs/253665-053.pdf">Intel SDM, rev 053</a> and later, describes the exact argument reduction procedure used for <code>FSIN</code>, <code>FCOS</code>, <code>FSINCOS</code> and <code>FPTAN</code> in volume 1, section 8.3.8</span>
</li>
<li id="cite_note-312"><span class="mw-cite-backlink"><b><a href="#cite_ref-312">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://kib.kiev.ua/x86docs/Intel/Intel-OptimGuide/248966-029.pdf">Intel 64 and IA-32 Architectures Optimization Reference Manual</a> (order no. 248966-044, June 2021) section 3.5.2.3</span>
</li>
<li id="cite_note-313"><span class="mw-cite-backlink"><b><a href="#cite_ref-313">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.agner.org/optimize/microarchitecture.pdf">"The microarchitecture of Intel, AMD and VIA CPUs: An optimization guide for assembly programmers and compiler makers"</a> <span class="cs1-format">(PDF)</span><span class="reference-accessdate">. Retrieved <span class="nowrap">October 17,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+microarchitecture+of+Intel%2C+AMD+and+VIA+CPUs%3A+An+optimization+guide+for+assembly+programmers+and+compiler+makers&amp;rft_id=http%3A%2F%2Fwww.agner.org%2Foptimize%2Fmicroarchitecture.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-314"><span class="mw-cite-backlink"><b><a href="#cite_ref-314">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20170710034021/http://chessprogramming.wikispaces.com/AVX2">"Chess programming AVX2"</a>. Archived from <a rel="nofollow" class="external text" href="https://chessprogramming.wikispaces.com/AVX2">the original</a> on July 10, 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">October 17,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Chess+programming+AVX2&amp;rft_id=https%3A%2F%2Fchessprogramming.wikispaces.com%2FAVX2&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-316"><span class="mw-cite-backlink"><b><a href="#cite_ref-316">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/developer/articles/technical/intel-avx-512-instructions.html">"Intel AVX-512 Instructions"</a>. <i>Intel</i><span class="reference-accessdate">. Retrieved <span class="nowrap">21 June</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel&amp;rft.atitle=Intel+AVX-512+Instructions&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fdeveloper%2Farticles%2Ftechnical%2Fintel-avx-512-instructions.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-320"><span class="mw-cite-backlink"><b><a href="#cite_ref-320">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://www.intel.com/content/dam/develop/external/us/en/documents/drng-software-implementation-guide-2-1-185467.pdf">Digital Random Number Generator (DRNG) Software Implementation Guide</a> rev 2.1, oct 17, 2018, sections 5.2 and 5.3. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20211119132426/https://www.intel.com/content/dam/develop/external/us/en/documents/drng-software-implementation-guide-2-1-185467.pdf">Archived</a> on nov 19, 2021.</span>
</li>
<li id="cite_note-324"><span class="mw-cite-backlink"><b><a href="#cite_ref-324">^</a></b></span> <span class="reference-text">Michal Ludvig, <a rel="nofollow" class="external text" href="https://www.linuxjournal.com/article/8042">VIA PadLockWicked Fast Encryption</a>, <i>Linux Journal</i>, Apr 6, 2005. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20050620010837/http://www.linuxjournal.com/article/8042">Archived</a> on Jun 20, 2005.</span>
</li>
<li id="cite_note-325"><span class="mw-cite-backlink"><b><a href="#cite_ref-325">^</a></b></span> <span class="reference-text">Stack Overflow, <a rel="nofollow" class="external text" href="https://stackoverflow.com/questions/21526677/streaming-sha-calculation-using-vias-padlock-hashing-engine">Streaming SHA calculation using VIA's Padlock Hashing Engine?</a>, Aug 11, 2014. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190614041905/https://stackoverflow.com/questions/21526677/streaming-sha-calculation-using-vias-padlock-hashing-engine">Archived</a> on Jun 14, 2019.<br>The PadLock SDK (v3.1) referenced in the Stack Overflow answer can be downloaded from the <a rel="nofollow" class="external text" href="https://www.cryptopp.com/wiki/VIA_Padlock">Crypto++ wiki</a> (accessed on Aug 11, 2023) or the <a rel="nofollow" class="external text" href="https://web.archive.org/web/20161023000717/https://www.cryptopp.com/w/images/3/3a/PadlockSDK_3.1_Release_20090121.zip">Wayback Machine</a>.</span>
</li>
<li id="cite_note-zhaoxin_gmi-328"><span class="mw-cite-backlink"><b><a href="#cite_ref-zhaoxin_gmi_328-0">^</a></b></span> <span class="reference-text">Zhaoxin, <a rel="nofollow" class="external text" href="https://www.zhaoxin.com/prodshow_view.aspx?id=483&amp;nid=31&amp;typeid=63&amp;IsActiveTarget=True">Core Technology | Instructions for the use of accelerated instructions for national encryption algorithm based on Zhaoxin processor</a> (in Chinese). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220105165938/https://www.zhaoxin.com/prodshow_view.aspx?id=483&amp;nid=31&amp;typeid=63&amp;IsActiveTarget=True">Archived</a> on Jan 5, 2022</span>
</li>
<li id="cite_note-zhaoxin_gmi2-329"><span class="mw-cite-backlink"><b><a href="#cite_ref-zhaoxin_gmi2_329-0">^</a></b></span> <span class="reference-text">Zhaoxin, <a rel="nofollow" class="external text" href="https://github.com/ZXOpenSource/OpenSSL-ZX-GMI/blob/63e8835e1854042ac949a04eb87c604cb1d7d5ea/GMI%20User%20Manual%20V1.0.pdf">GMI User Manual v1.0</a> (in Chinese). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220228071045/https://raw.githubusercontent.com/ZXOpenSource/OpenSSL-ZX-GMI/master/GMI%20User%20Manual%20V1.0.pdf">Archived</a> on Feb 28, 2022</span>
</li>
<li id="cite_note-331"><span class="mw-cite-backlink"><b><a href="#cite_ref-331">^</a></b></span> <span class="reference-text">AMD, <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110613111809/http://www.mimuw.edu.pl/~vincent/lecture6/sources/amd-pacifica-specification.pdf">AMD64 Virtualization Codenamed Pacifica Technology</a>, publication no. 33407, rev 3.01, May 2005. Archived on Jun 13, 2011.</span>
</li>
<li id="cite_note-337"><span class="mw-cite-backlink"><b><a href="#cite_ref-337">^</a></b></span> <span class="reference-text">CPU-World, <a rel="nofollow" class="external text" href="https://www.cpu-world.com/cgi-bin/CPUID.pl?CPUID=77184">CPUID for AMD Turion 64 X2 RM-75</a>, 2022-03-05. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230419092146/https://www.cpu-world.com/cgi-bin/CPUID.pl?CPUID=77184">Archived</a> on Apr 19, 2023.</span>
</li>
<li id="cite_note-345"><span class="mw-cite-backlink"><b><a href="#cite_ref-345">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/atom-processor-s1200-datasheet-vol-1.pdf">Intel Atom Processor S1200 Product Family for Microserver Datasheet, Volume 1 of 2</a>, order no. 328194-001, dec 2012, page 44</span>
</li>
<li id="cite_note-346"><span class="mw-cite-backlink"><b><a href="#cite_ref-346">^</a></b></span> <span class="reference-text">Vulners, <a rel="nofollow" class="external text" href="https://vulners.com/xen/XSA-168">VMX: intercept issue with INVLPG on non-canonical address</a>, 20 Jan 2016.</span>
</li>
<li id="cite_note-350"><span class="mw-cite-backlink"><b><a href="#cite_ref-350">^</a></b></span> <span class="reference-text">SecurityWeek, <a rel="nofollow" class="external text" href="https://www.securityweek.com/intel-adds-tdx-confidential-computing-portfolio-launch-4th-gen-xeon-processors">Intel Adds TDX to Confidential Computing Portfolio With Launch of 4th Gen Xeon Processors</a>, 10 jan 2023</span>
</li>
<li id="cite_note-351"><span class="mw-cite-backlink"><b><a href="#cite_ref-351">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/support/articles/000091103/processors/intel-xeon-processors.html">What Intel Xeon Processors Support for Intel Trust Domain Extensions (Intel TDX)?</a>, 11 Jun 2024 - indicates general market availability of TDX on Emerald Rapids CPUs but limited availability on Sapphire Rapids CPUs. <a rel="nofollow" class="external text" href="http://archive.today/2024.06.13-013938/https://www.intel.com/content/www/us/en/support/articles/000091103/processors/intel-xeon-processors.html">Archived</a> on 13 Jun 2024.</span>
</li>
<li id="cite_note-352"><span class="mw-cite-backlink"><b><a href="#cite_ref-352">^</a></b></span> <span class="reference-text">Robert Collins, <a rel="nofollow" class="external text" href="http://www.rcollins.org/secrets/opcodes/AAM.html">Undocumented OpCodes: AAM</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20010221212212/http://www.rcollins.org/secrets/opcodes/AAM.html">Archived on 21 Feb 2001</a></span>
</li>
<li id="cite_note-353"><span class="mw-cite-backlink"><b><a href="#cite_ref-353">^</a></b></span> <span class="reference-text">Retrocomputing StackExchange, <a rel="nofollow" class="external text" href="https://retrocomputing.stackexchange.com/questions/12004/0f1h-opcode-prefix-on-i80286">0F1h opcode-prefix on i80286</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230413012532/https://retrocomputing.stackexchange.com/questions/12004/0f1h-opcode-prefix-on-i80286">Archived</a> on 13 Apr 2023.</span>
</li>
<li id="cite_note-test_and_sal-354"><span class="mw-cite-backlink">^ <a href="#cite_ref-test_and_sal_354-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-test_and_sal_354-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Frank van Gilluwe, "The Undocumented PC  Second Edition", p. 93-95</span>
</li>
<li id="cite_note-355"><span class="mw-cite-backlink"><b><a href="#cite_ref-355">^</a></b></span> <span class="reference-text">Michal Necasek, <a rel="nofollow" class="external text" href="http://www.os2museum.com/wp/intel-486-errata/">Intel 486 Errata?</a>, 6 Dec 2015. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20231129063912/http://www.os2museum.com/wp/intel-486-errata/">Archived</a> on 29 Nov 2023.</span>
</li>
<li id="cite_note-hummel-356"><span class="mw-cite-backlink"><b><a href="#cite_ref-hummel_356-0">^</a></b></span> <span class="reference-text">Robert Hummel, "PC Magazine Programmer's Technical Reference" (<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&nbsp;<a href="/wiki/Special:BookSources/1-56276-016-5" title="Special:BookSources/1-56276-016-5">1-56276-016-5</a>) p.728</span>
</li>
<li id="cite_note-357"><span class="mw-cite-backlink"><b><a href="#cite_ref-357">^</a></b></span> <span class="reference-text">Ral Gutirrez Sanz, <a rel="nofollow" class="external text" href="http://www.os2museum.com/wp/undocumented-8086-opcodes-part-i/">Undocumented 8086 Opcodes, Part I</a>, 27 Dec 2017. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20231129062730/http://www.os2museum.com/wp/undocumented-8086-opcodes-part-i/">Archived</a> on 29 Nov 2023.</span>
</li>
<li id="cite_note-asm-opcode-82h-358"><span class="mw-cite-backlink">^ <a href="#cite_ref-asm-opcode-82h_358-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-asm-opcode-82h_358-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://computer-programming-forum.com/46-asm/143edbd28ae1a091.htm">"Asm, opcode 82h"</a>. 24 Dec 1998. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230414000947/http://computer-programming-forum.com/46-asm/143edbd28ae1a091.htm">Archived</a> from the original on 14 Apr 2023.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Asm%2C+opcode+82h&amp;rft.date=1998-12-24&amp;rft_id=http%3A%2F%2Fcomputer-programming-forum.com%2F46-asm%2F143edbd28ae1a091.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-FOOTNOTEIntel_Corporation20223698-359"><span class="mw-cite-backlink"><b><a href="#cite_ref-FOOTNOTEIntel_Corporation20223698_359-0">^</a></b></span> <span class="reference-text"><a href="#CITEREFIntel_Corporation2022">Intel Corporation 2022</a>, p.&nbsp;3698.</span>
</li>
<li id="cite_note-360"><span class="mw-cite-backlink"><b><a href="#cite_ref-360">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="http://bitsavers.org/components/intel/8086/9800722-03_The_8086_Family_Users_Manual_Oct79.pdf">The 8086 Family User's Manual, October 1979</a>, opcodes omitted on pages 4-25 and 4-31</span>
</li>
<li id="cite_note-361"><span class="mw-cite-backlink"><b><a href="#cite_ref-361">^</a></b></span> <span class="reference-text">Retrocomputing StackExchange, <a rel="nofollow" class="external text" href="https://retrocomputing.stackexchange.com/questions/20031/undocumented-instructions-in-x86-cpu-prior-to-80386">Undocumented instructions in x86 CPU prior to 80386?</a>, 4 Jun 2021. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230718101651/https://retrocomputing.stackexchange.com/questions/20031/undocumented-instructions-in-x86-cpu-prior-to-80386">Archived</a> on 18 Jul 2023.</span>
</li>
<li id="cite_note-362"><span class="mw-cite-backlink"><b><a href="#cite_ref-362">^</a></b></span> <span class="reference-text">Daniel B. Sedory, <a rel="nofollow" class="external text" href="https://thestarman.pcministry.com/asm/mbr/STDMBR.htm#REP">An Examination of the Standard MBR</a>, 2000. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20231006232036/https://thestarman.pcministry.com/asm/mbr/STDMBR.htm#REP">Archived</a> on 6 Oct 2023.</span>
</li>
<li id="cite_note-363"><span class="mw-cite-backlink"><b><a href="#cite_ref-363">^</a></b></span> <span class="reference-text">AMD, <a rel="nofollow" class="external text" href="https://www.amd.com/system/files/TechDocs/25112.PDF">Software Optimization Guide for AMD64 Processors</a> (publication 25112, revision 3.06, sep 2005), section 6.2, p.128</span>
</li>
<li id="cite_note-364"><span class="mw-cite-backlink"><b><a href="#cite_ref-364">^</a></b></span> <span class="reference-text">GCC bugzilla, <a rel="nofollow" class="external text" href="https://gcc.gnu.org/bugzilla/show_bug.cgi?id=48227">Bug 48227  "rep ret" generated for -march=core2</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230409143117/https://gcc.gnu.org/bugzilla/show_bug.cgi?id=48227">Archived</a> on 9 Apr 2023.</span>
</li>
<li id="cite_note-365"><span class="mw-cite-backlink"><b><a href="#cite_ref-365">^</a></b></span> <span class="reference-text">Raymond Chen, <a rel="nofollow" class="external text" href="https://devblogs.microsoft.com/oldnewthing/20110112-00/?p=11773">My, what strange NOPs you have!</a>, 12 Jan 2011. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230520034608/https://devblogs.microsoft.com/oldnewthing/20110112-00/?p=11773">Archived</a> on 20 May 2023.</span>
</li>
<li id="cite_note-366"><span class="mw-cite-backlink"><b><a href="#cite_ref-366">^</a></b></span> <span class="reference-text">Jeff Parsons, <a rel="nofollow" class="external text" href="https://www.pcjs.org/documents/manuals/intel/80386/#b1-errata">Intel 80386 CPU information</a> (B1 errata section, item #7). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20231113171132/https://www.pcjs.org/documents/manuals/intel/80386/#b1-errata">Archived</a> on 13 Nov 2023.</span>
</li>
<li id="cite_note-367"><span class="mw-cite-backlink"><b><a href="#cite_ref-367">^</a></b></span> <span class="reference-text">Intel <a rel="nofollow" class="external text" href="https://kib.kiev.ua/x86docs/Intel/SDMs/253667-018.pdf">Software Developers Manual, volume 2B</a> (Jan 2006, order no 235667-018, does not have long NOP)</span>
</li>
<li id="cite_note-368"><span class="mw-cite-backlink"><b><a href="#cite_ref-368">^</a></b></span> <span class="reference-text">Intel <a rel="nofollow" class="external text" href="https://kib.kiev.ua/x86docs/Intel/SDMs/253667-019.pdf">Software Developers Manual, volume 2B</a> (March 2006, order no 235667-019, has long NOP)</span>
</li>
<li id="cite_note-369"><span class="mw-cite-backlink"><b><a href="#cite_ref-369">^</a></b></span> <span class="reference-text">Agner Fog, <a rel="nofollow" class="external text" href="https://www.agner.org/optimize/instruction_tables.pdf">Instruction Tables</a>, AMD K7 section.</span>
</li>
<li id="cite_note-370"><span class="mw-cite-backlink"><b><a href="#cite_ref-370">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20230730214505/https://bugzilla.redhat.com/show_bug.cgi?id=579838#c46">"579838  glibc not compatible with AMD Geode LX"</a>. Archived from <a rel="nofollow" class="external text" href="https://bugzilla.redhat.com/show_bug.cgi?id=579838#c46">the original</a> on 30 Jul 2023.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=579838+%E2%80%93+glibc+not+compatible+with+AMD+Geode+LX&amp;rft_id=https%3A%2F%2Fbugzilla.redhat.com%2Fshow_bug.cgi%3Fid%3D579838%23c46&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-371"><span class="mw-cite-backlink"><b><a href="#cite_ref-371">^</a></b></span> <span class="reference-text">Intel <a rel="nofollow" class="external text" href="https://kib.kiev.ua/x86docs/Intel/SDMs/253667-015.pdf">Software Developers Manual, volume 2B</a> (April 2005, order no 235667-015, does not list 0F0D-nop)</span>
</li>
<li id="cite_note-372"><span class="mw-cite-backlink"><b><a href="#cite_ref-372">^</a></b></span> <span class="reference-text">Intel <a rel="nofollow" class="external text" href="https://kib.kiev.ua/x86docs/Intel/SDMs/253667-016.pdf">Software Developers Manual, volume 2B</a> (June 2005, order no 235667-016, lists 0F0D-nop in opcode table but not under <code>NOP</code> instruction description.)</span>
</li>
<li id="cite_note-373"><span class="mw-cite-backlink"><b><a href="#cite_ref-373">^</a></b></span> <span class="reference-text">Intel <a rel="nofollow" class="external text" href="https://kib.kiev.ua/x86docs/Intel/SDMs/253667-060.pdf">Software Developers Manual, volume 2B</a> (order no. 253667-060, September 2016) does not list <code>UD0</code> and <code>UD1</code>.</span>
</li>
<li id="cite_note-374"><span class="mw-cite-backlink"><b><a href="#cite_ref-374">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20230413012542/https://github.com/jeffpar/pcjs/blob/e565ffa65d8ee5d600ec04e62c6651dabb4894cb/machines/pcx86/lib/x86op0f.js#L1647">"PCJS&nbsp;: pcjs/x86op0F.js (two-byte x86 opcode handlers), lines 16471651"</a>. <i><a href="/wiki/GitHub" title="GitHub">GitHub</a></i>. 17 April 2022. Archived from <a rel="nofollow" class="external text" href="https://github.com/jeffpar/pcjs/blob/e565ffa65d8ee5d600ec04e62c6651dabb4894cb/machines/pcx86/lib/x86op0f.js#L1647">the original</a> on 13 Apr 2023.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GitHub&amp;rft.atitle=PCJS+%3A+pcjs%2Fx86op0F.js+%28two-byte+x86+opcode+handlers%29%2C+lines+1647%E2%80%931651&amp;rft.date=2022-04-17&amp;rft_id=https%3A%2F%2Fgithub.com%2Fjeffpar%2Fpcjs%2Fblob%2Fe565ffa65d8ee5d600ec04e62c6651dabb4894cb%2Fmachines%2Fpcx86%2Flib%2Fx86op0f.js%23L1647&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-375"><span class="mw-cite-backlink"><b><a href="#cite_ref-375">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.vogons.org/viewtopic.php?t=62949">"80486 paging protection faults? \ VOGONS"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220409071156/https://www.vogons.org/viewtopic.php?t=62949">Archived</a> from the original on 9 April 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=80486+paging+protection+faults%3F+%5C+VOGONS&amp;rft_id=https%3A%2F%2Fwww.vogons.org%2Fviewtopic.php%3Ft%3D62949&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-376"><span class="mw-cite-backlink"><b><a href="#cite_ref-376">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.vogons.org/viewtopic.php?t=13379">"Invalid opcode handling \ VOGONS"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220409071159/https://www.vogons.org/viewtopic.php?t=13379">Archived</a> from the original on 9 April 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Invalid+opcode+handling+%5C+VOGONS&amp;rft_id=https%3A%2F%2Fwww.vogons.org%2Fviewtopic.php%3Ft%3D13379&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-377"><span class="mw-cite-backlink"><b><a href="#cite_ref-377">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.vogons.org/viewtopic.php?t=21418">"Invalid instructions cause exit even if Int 6 is hooked \ VOGONS"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220409071155/https://www.vogons.org/viewtopic.php?t=21418">Archived</a> from the original on 9 April 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Invalid+instructions+cause+exit+even+if+Int+6+is+hooked+%5C+VOGONS&amp;rft_id=https%3A%2F%2Fwww.vogons.org%2Fviewtopic.php%3Ft%3D21418&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-378"><span class="mw-cite-backlink"><b><a href="#cite_ref-378">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.ragestorm.net/tutorial?id=27">"Tutorial  Calling Win32 from DOS"</a>. <i>Ragestorm</i>. 17 Sep 2005. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220409071159/https://www.ragestorm.net/tutorial?id=27">Archived</a> from the original on 9 April 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Ragestorm&amp;rft.atitle=Tutorial+%E2%80%93+Calling+Win32+from+DOS&amp;rft.date=2005-09-17&amp;rft_id=https%3A%2F%2Fwww.ragestorm.net%2Ftutorial%3Fid%3D27&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-379"><span class="mw-cite-backlink"><b><a href="#cite_ref-379">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20111108011230/https://sta.c64.org/blog/dosvddaccess.html">"Accessing Windows device drivers from DOS programs"</a>. Archived from <a rel="nofollow" class="external text" href="https://sta.c64.org/blog/dosvddaccess.html">the original</a> on 8 Nov 2011.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Accessing+Windows+device+drivers+from+DOS+programs&amp;rft_id=https%3A%2F%2Fsta.c64.org%2Fblog%2Fdosvddaccess.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-rep_imul-380"><span class="mw-cite-backlink">^ <a href="#cite_ref-rep_imul_380-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-rep_imul_380-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.reenigne.org/blog/8086-microcode-disassembled/">"8086 microcode disassembled"</a>. <i>Reenigne blog</i>. 2020-09-03. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20231208191745/https://www.reenigne.org/blog/8086-microcode-disassembled/">Archived</a> from the original on 8 Dec 2023<span class="reference-accessdate">. Retrieved <span class="nowrap">2022-07-26</span></span>. <q>Using the REP or REPNE prefix with a MUL or IMUL instruction negates the product. Using the REP or REPNE prefix with an IDIV instruction negates the quotient.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Reenigne+blog&amp;rft.atitle=8086+microcode+disassembled&amp;rft.date=2020-09-03&amp;rft_id=https%3A%2F%2Fwww.reenigne.org%2Fblog%2F8086-microcode-disassembled%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-381"><span class="mw-cite-backlink"><b><a href="#cite_ref-381">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20041106070621/http://www.sandpile.org/post/msgs/20004129.htm">"Re: Undocumented opcodes (HINT_NOP)"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.sandpile.org/post/msgs/20004129.htm">the original</a> on 2004-11-06<span class="reference-accessdate">. Retrieved <span class="nowrap">2010-11-07</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Re%3A+Undocumented+opcodes+%28HINT_NOP%29&amp;rft_id=http%3A%2F%2Fwww.sandpile.org%2Fpost%2Fmsgs%2F20004129.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-382"><span class="mw-cite-backlink"><b><a href="#cite_ref-382">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20030626044017/http://www.sandpile.org/post/msgs/20003986.htm">"Re: Also some undocumented 0Fh opcodes"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.sandpile.org/post/msgs/20003986.htm">the original</a> on 2003-06-26<span class="reference-accessdate">. Retrieved <span class="nowrap">2010-11-07</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Re%3A+Also+some+undocumented+0Fh+opcodes&amp;rft_id=http%3A%2F%2Fwww.sandpile.org%2Fpost%2Fmsgs%2F20003986.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-383"><span class="mw-cite-backlink"><b><a href="#cite_ref-383">^</a></b></span> <span class="reference-text">Intel's <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220424231054/https://github.com/Intel-SCC/RCCE/blob/master/src/RCCE_admin.c#L87">RCCE library</a> for the SCC used opcode <code>0F 0A</code> for SCC's message invalidation instruction.</span>
</li>
<li id="cite_note-384"><span class="mw-cite-backlink"><b><a href="#cite_ref-384">^</a></b></span> <span class="reference-text">Intel Labs, <a rel="nofollow" class="external text" href="https://www.intel.com/content/dam/www/public/us/en/documents/technology-briefs/intel-labs-single-chip-cloud-architecture-brief.pdf">SCC External Architecture Specification (EAS), Revision 0.94</a>, p.29. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220522083931/https://www.intel.com/content/dam/www/public/us/en/documents/technology-briefs/intel-labs-single-chip-cloud-architecture-brief.pdf">Archived</a> on May 22, 2022.</span>
</li>
<li id="cite_note-385"><span class="mw-cite-backlink"><b><a href="#cite_ref-385">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://raw.githubusercontent.com/chip-red-pill/udbgInstr/main/paper/undocumented_x86_insts_for_uarch_control.pdf">"Undocumented x86 instructions to control the CPU at the microarchitecture level in modern Intel processors"</a> <span class="cs1-format">(PDF)</span>. 9 July 2021.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Undocumented+x86+instructions+to+control+the+CPU+at+the+microarchitecture+level+in+modern+Intel+processors&amp;rft.date=2021-07-09&amp;rft_id=https%3A%2F%2Fraw.githubusercontent.com%2Fchip-red-pill%2FudbgInstr%2Fmain%2Fpaper%2Fundocumented_x86_insts_for_uarch_control.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-386"><span class="mw-cite-backlink"><b><a href="#cite_ref-386">^</a></b></span> <span class="reference-text">Robert R. Collins, <a rel="nofollow" class="external text" href="http://www.rcollins.org/secrets/opcodes/UMOV.html">Undocumented OpCodes: UMOV</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20010221221425/http://www.rcollins.org/secrets/opcodes/UMOV.html">Archived</a> on Feb 21, 2001.</span>
</li>
<li id="cite_note-387"><span class="mw-cite-backlink"><b><a href="#cite_ref-387">^</a></b></span> <span class="reference-text">Herbert Oppmann, <a rel="nofollow" class="external text" href="https://www.memotech.franken.de/NexGen/Opcode0F55.html">NXOP (Opcode 0Fh 55h)</a></span>
</li>
<li id="cite_note-388"><span class="mw-cite-backlink"><b><a href="#cite_ref-388">^</a></b></span> <span class="reference-text">Herbert Oppmann, <a rel="nofollow" class="external text" href="https://www.memotech.franken.de/NexGen/Source/index.html">NexGen Nx586 Hypercode Source</a>, see COMMON.INC. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230409144632/https://www.memotech.franken.de/NexGen/Source/index.html">Archived</a> on 9 Apr 2023.</span>
</li>
<li id="cite_note-389"><span class="mw-cite-backlink"><b><a href="#cite_ref-389">^</a></b></span> <span class="reference-text">Herbert Oppmann, <a rel="nofollow" class="external text" href="https://www.memotech.franken.de/NexGen/Bios.html">Inside the NexGen Nx586 System BIOS</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20231229134905/https://www.memotech.franken.de/NexGen/Bios.html">Archived</a> on 29 Dec 2023.</span>
</li>
<li id="cite_note-390"><span class="mw-cite-backlink"><b><a href="#cite_ref-390">^</a></b></span> <span class="reference-text">Intel, <a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/developer/articles/technical/software-security-guidance/secure-coding/xucode-implementing-complex-instruction-flows.html">XuCode: An Innovative Technology for Implementing Complex Instruction Flows</a>, May 6, 2021. <a rel="nofollow" class="external text" href="https://archive.today/20220719155812/https://www.intel.com/content/www/us/en/developer/articles/technical/software-security-guidance/secure-coding/xucode-implementing-complex-instruction-flows.html">Archived</a> on Jul 19, 2022.</span>
</li>
<li id="cite_note-391"><span class="mw-cite-backlink"><b><a href="#cite_ref-391">^</a></b></span> <span class="reference-text">Grzegorz Mazur, <a rel="nofollow" class="external text" href="https://web.archive.org/web/20000121143428/http://x86.ddj.com/articles/3dnow/amd_3dnow.htm">AMD 3DNow! undocumented instructions</a></span>
</li>
<li id="cite_note-mazur_3dnow-392"><span class="mw-cite-backlink">^ <a href="#cite_ref-mazur_3dnow_392-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-mazur_3dnow_392-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20030130030723/http://grafi.ii.pw.edu.pl/gbm/x86/3dundoc.html">"Undocumented 3DNow! Instructions"</a>. <i>grafi.ii.pw.edu.pl</i>. Archived from <a rel="nofollow" class="external text" href="http://grafi.ii.pw.edu.pl/gbm/x86/3dundoc.html">the original</a> on 30 January 2003<span class="reference-accessdate">. Retrieved <span class="nowrap">22 February</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=grafi.ii.pw.edu.pl&amp;rft.atitle=Undocumented+3DNow%21+Instructions&amp;rft_id=http%3A%2F%2Fgrafi.ii.pw.edu.pl%2Fgbm%2Fx86%2F3dundoc.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-potemkin-393"><span class="mw-cite-backlink"><b><a href="#cite_ref-potemkin_393-0">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://phg.chat.ru/opcode.txt">Potemkin's Hacker Group's OPCODE.LST, v4.51</a>, 15 Oct 1999. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20010521193749/http://phg.chat.ru/opcode.txt">Archived</a> on 21 May 2001.</span>
</li>
<li id="cite_note-394"><span class="mw-cite-backlink"><b><a href="#cite_ref-394">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://x86.fr/uca-cpu-analysis-prototype-umc-green-cpu-u5s-super33">"[UCA CPU Analysis] Prototype UMC Green CPU U5S-SUPER33"</a>. 25 May 2020. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230609122255/https://x86.fr/uca-cpu-analysis-prototype-umc-green-cpu-u5s-super33/">Archived</a> from the original on 9 Jun 2023.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=%26%2391%3BUCA+CPU+Analysis%26%2393%3B+Prototype+UMC+Green+CPU+U5S-SUPER33&amp;rft.date=2020-05-25&amp;rft_id=https%3A%2F%2Fx86.fr%2Fuca-cpu-analysis-prototype-umc-green-cpu-u5s-super33&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-395"><span class="mw-cite-backlink"><b><a href="#cite_ref-395">^</a></b></span> <span class="reference-text">Agner Fog, <a rel="nofollow" class="external text" href="https://www.agner.org/optimize/microarchitecture.pdf">The Microarchitecture of Intel, AMD and VIA CPUs</a>, section 3.4 "Branch Prediction in P4 and P4E". <a rel="nofollow" class="external text" href="https://web.archive.org/web/20240107010216/https://www.agner.org/optimize/microarchitecture.pdf">Archived</a> on 7 Jan 2024.</span>
</li>
<li id="cite_note-396"><span class="mw-cite-backlink"><b><a href="#cite_ref-396">^</a></b></span> <span class="reference-text">Reddit /r/Amd discussion thread: <a rel="nofollow" class="external text" href="https://www.reddit.com/r/Amd/comments/68s4bj/ryzen_has_undocumented_support_for_fma4/dh0y353/">Ryzen has undocumented support for FMA4</a></span>
</li>
<li id="cite_note-sandsifter-397"><span class="mw-cite-backlink">^ <a href="#cite_ref-sandsifter_397-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-sandsifter_397-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Christopher Domas, <a rel="nofollow" class="external text" href="https://raw.githubusercontent.com/xoreaxeaxeax/sandsifter/dff63246fed84d90118441b8ba5b5d3bdd094427/references/domas_breaking_the_x86_isa_wp.pdf">Breaking the x86 ISA</a>, 27 July 2017. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20231227000052/https://raw.githubusercontent.com/xoreaxeaxeax/sandsifter/dff63246fed84d90118441b8ba5b5d3bdd094427/references/domas_breaking_the_x86_isa_wp.pdf">Archived</a> on 27 Dec 2023.</span>
</li>
<li id="cite_note-uisfuzz-398"><span class="mw-cite-backlink">^ <a href="#cite_ref-uisfuzz_398-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-uisfuzz_398-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Xixing Li et al, <a rel="nofollow" class="external text" href="https://ieeexplore.ieee.org/abstract/document/8863327">UISFuzz: An Efficient Fuzzing Method for CPU Undocumented Instruction Searching</a>, 9 Oct 2019. <a rel="nofollow" class="external text" href="https://archive.today/20231227000943/https://ieeexplore.ieee.org/document/8863327">Archived</a> on 27 Dec 2023.</span>
</li>
<li id="cite_note-399"><span class="mw-cite-backlink"><b><a href="#cite_ref-399">^</a></b></span> <span class="reference-text">Microprocessor Report, <a rel="nofollow" class="external text" href="http://www.cecs.uci.edu/~papers/mpr/MPR/ARTICLES/110301.PDF">MediaGX Targets Low-Cost PCs</a> (vol 11, no. 3, mar 10, 1997). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220606231124/https://www.cecs.uci.edu/~papers/mpr/MPR/ARTICLES/110301.PDF">Archived</a> on 6 Jun 2022.</span>
</li>
<li id="cite_note-400"><span class="mw-cite-backlink"><b><a href="#cite_ref-400">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://github.com/openssl/openssl/blob/1aa89a7a3afb053d0c0b7fad8d3ea1b0a5447289/engines/asm/e_padlock-x86.pl#L597">"Welcome to the OpenSSL Project"</a>. <i><a href="/wiki/GitHub" title="GitHub">GitHub</a></i>. 21 April 2022. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220104214039/https://github.com/openssl/openssl/blob/1aa89a7a3afb053d0c0b7fad8d3ea1b0a5447289/engines/asm/e_padlock-x86.pl#L597">Archived</a> from the original on 4 Jan 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GitHub&amp;rft.atitle=Welcome+to+the+OpenSSL+Project&amp;rft.date=2022-04-21&amp;rft_id=https%3A%2F%2Fgithub.com%2Fopenssl%2Fopenssl%2Fblob%2F1aa89a7a3afb053d0c0b7fad8d3ea1b0a5447289%2Fengines%2Fasm%2Fe_padlock-x86.pl%23L597&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></span>
</li>
<li id="cite_note-401"><span class="mw-cite-backlink"><b><a href="#cite_ref-401">^</a></b></span> <span class="reference-text">LKML, <a rel="nofollow" class="external text" href="https://lore.kernel.org/lkml/20230802110741.4077-1-TonyWWang-oc@zhaoxin.com/">(PATCH) crypto: Zhaoxin: Hardware Engine Driver for SHA1/256/384/512</a>, 2 Aug 2023. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20240117024338/https://lore.kernel.org/lkml/20230802110741.4077-1-TonyWWang-oc@zhaoxin.com/">Archived</a> on 17 Jan 2024.</span>
</li>
<li id="cite_note-402"><span class="mw-cite-backlink"><b><a href="#cite_ref-402">^</a></b></span> <span class="reference-text">Kary Jin, <a rel="nofollow" class="external text" href="https://marc.info/?l=openssl-dev&amp;m=130767391615291&amp;w=2">PATCH: Update PadLock engine for VIA C7 and Nano CPUs</a>, <i>openssl-dev mailing list</i>, 10 Jun 2011. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220211130841/https://marc.info/?l=openssl-dev&amp;m=130767391615291&amp;w=2">Archived</a> on 11 Feb 2022.</span>
</li>
<li id="cite_note-openeuler_zx_cpuid-403"><span class="mw-cite-backlink">^ <a href="#cite_ref-openeuler_zx_cpuid_403-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-openeuler_zx_cpuid_403-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">OpenEuler mailing list, <a rel="nofollow" class="external text" href="https://mailweb.openeuler.org/hyperkitty/list/kernel@openeuler.org/thread/W6GXBRRO6OKNHVJ3WDDUXSLQGI2GFU4X/">PATCH kernel-4.19 v2 5/6&nbsp;: x86/cpufeatures: Add Zhaoxin feature bits</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220409071314/https://mailweb.openeuler.org/hyperkitty/list/kernel@openeuler.org/thread/W6GXBRRO6OKNHVJ3WDDUXSLQGI2GFU4X/">Archived</a> on 9 Apr 2022.</span>
</li>
<li id="cite_note-404"><span class="mw-cite-backlink"><b><a href="#cite_ref-404">^</a></b></span> <span class="reference-text">USPTO/Zhaoxin, <a rel="nofollow" class="external text" href="https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20230066718">Patent application US2023/006718: Processor with a hash cryptographic algorithm and data processing thereof</a>, pages 13 and 45, Mar 2, 2023. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230912063311/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20230066718">Archived</a> on Sep 12, 2023.</span>
</li>
<li id="cite_note-405"><span class="mw-cite-backlink"><b><a href="#cite_ref-405">^</a></b></span> <span class="reference-text">LKML, <a rel="nofollow" class="external text" href="https://lore.kernel.org/lkml/20231109094744.545887-1-LeoLiu-oc@zhaoxin.com/t/#u">(PATCH) crypto: x86/sm2 -add Zhaoxin SM2 algorithm implementation</a>, 11 Nov 2023. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20240117023414/https://lore.kernel.org/lkml/20231109094744.545887-1-LeoLiu-oc@zhaoxin.com/t/#u">Archived</a> on 17 Jan 2024.</span>
</li>
<li id="cite_note-zx6000g_cpuid-406"><span class="mw-cite-backlink">^ <a href="#cite_ref-zx6000g_cpuid_406-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-zx6000g_cpuid_406-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">InstLatx64, <a rel="nofollow" class="external text" href="http://users.atw.hu/instlatx64/CentaurHauls/CentaurHauls00307B2_KX6000_01_CPUID.txt">CPUID dump for Zhaoxin KaiXian KX-6000G</a>  has the SM2 and xmodx feature bits set (<a href="/wiki/CPUID" title="CPUID">CPUID</a> leaf C0000001:EDX:bits 0 and 29). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230725214628/http://users.atw.hu/instlatx64/CentaurHauls/CentaurHauls00307B2_KX6000_01_CPUID.txt">Archived</a> on Jul 25, 2023.</span>
</li>
<li id="cite_note-407"><span class="mw-cite-backlink"><b><a href="#cite_ref-407">^</a></b></span> <span class="reference-text">OpenEuler kernel <a rel="nofollow" class="external text" href="https://gitee.com/openeuler/kernel/pulls/2602/files">pull request 2602: x86/delay: add support for Zhaoxin ZXPAUSE instruction</a>. <i>Gitee</i>. 26 Oct 2023. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20240122224925/https://gitee.com/openeuler/kernel/pulls/2602/files">Archived</a> on 22 Jan 2024.</span>
</li>
<li id="cite_note-408"><span class="mw-cite-backlink"><b><a href="#cite_ref-408">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://github.com/intelxed/xed/blob/ef19f00de14a9c2c253c1c9b1119e1617280e3f2/datafiles/xed-isa.txt#L916">ISA datafile for Intel XED</a> (April 17, 2022), lines 916-944</span>
</li>
<li id="cite_note-409"><span class="mw-cite-backlink"><b><a href="#cite_ref-409">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://www.ardent-tool.com/CPU/docs/Cyrix/6x86/94175.pdf">Cyrix 6x86 processor data book</a>, page 6-34</span>
</li>
<li id="cite_note-410"><span class="mw-cite-backlink"><b><a href="#cite_ref-410">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://www.amd.com/system/files/TechDocs/33234H_LX_databook.pdf">AMD Geode LX Processors Data Book</a>, publication 33234H, p.670</span>
</li>
</ol></div></div>
<ul><li><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFIntel_Corporation2022" class="citation web cs1">Intel Corporation (April 2022). <a rel="nofollow" class="external text" href="https://cdrdv2.intel.com/v1/dl/getContent/671200">"Intel 64 and IA-32 Architectures Software Developer's Manual, Combined Volumes: 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D and 4"</a>. <i>Intel</i><span class="reference-accessdate">. Retrieved <span class="nowrap">21 June</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel&amp;rft.atitle=Intel+64+and+IA-32+Architectures+Software+Developer%27s+Manual%2C+Combined+Volumes%3A+1%2C+2A%2C+2B%2C+2C%2C+2D%2C+3A%2C+3B%2C+3C%2C+3D+and+4&amp;rft.date=2022-04&amp;rft.au=Intel+Corporation&amp;rft_id=https%3A%2F%2Fcdrdv2.intel.com%2Fv1%2Fdl%2FgetContent%2F671200&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86+instruction+listings" class="Z3988"></span></li></ul>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86_instruction_listings&amp;action=edit&amp;section=73" title="Edit section: External links"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<style data-mw-deduplicate="TemplateStyles:r1217611005">.mw-parser-output .side-box{margin:4px 0;box-sizing:border-box;border:1px solid #aaa;font-size:88%;line-height:1.25em;background-color:#f9f9f9;display:flow-root}.mw-parser-output .side-box-abovebelow,.mw-parser-output .side-box-text{padding:0.25em 0.9em}.mw-parser-output .side-box-image{padding:2px 0 2px 0.9em;text-align:center}.mw-parser-output .side-box-imageright{padding:2px 0.9em 2px 0;text-align:center}@media(min-width:500px){.mw-parser-output .side-box-flex{display:flex;align-items:center}.mw-parser-output .side-box-text{flex:1;min-width:0}}@media(min-width:720px){.mw-parser-output .side-box{width:238px}.mw-parser-output .side-box-right{clear:right;float:right;margin-left:1em}.mw-parser-output .side-box-left{margin-right:1em}}</style><div class="side-box side-box-right plainlinks sistersitebox"><style data-mw-deduplicate="TemplateStyles:r1126788409">.mw-parser-output .plainlist ol,.mw-parser-output .plainlist ul{line-height:inherit;list-style:none;margin:0;padding:0}.mw-parser-output .plainlist ol li,.mw-parser-output .plainlist ul li{margin-bottom:0}</style>
<div class="side-box-flex">
<div class="side-box-image"><span class="noviewer" typeof="mw:File"><span><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/d/df/Wikibooks-logo-en-noslogan.svg/40px-Wikibooks-logo-en-noslogan.svg.png" decoding="async" width="40" height="40" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/d/df/Wikibooks-logo-en-noslogan.svg/60px-Wikibooks-logo-en-noslogan.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/d/df/Wikibooks-logo-en-noslogan.svg/80px-Wikibooks-logo-en-noslogan.svg.png 2x" data-file-width="400" data-file-height="400"></span></span></div>
<div class="side-box-text plainlist">The Wikibook <i><a href="https://en.wikibooks.org/wiki/x86_Assembly" class="extiw" title="wikibooks:x86 Assembly">x86 Assembly</a></i> has a page on the topic of: <i><b><a href="https://en.wikibooks.org/wiki/x86_Assembly/X86_Instructions" class="extiw" title="wikibooks:x86 Assembly/X86 Instructions">X86 Instructions</a></b></i></div></div>
</div>
<ul><li><a rel="nofollow" class="external text" href="https://software.intel.com/en-us/articles/intel-sdm">Free IA-32 and x86-64 documentation</a>, provided by Intel</li>
<li><a rel="nofollow" class="external text" href="https://www.amd.com/content/dam/amd/en/documents/processor-tech-docs/programmer-references/40332.pdf">AMD64 Architecture Programmer's Manual, Volumes 1-5</a>, provided by AMD</li>
<li><a rel="nofollow" class="external text" href="http://ref.x86asm.net/">x86 Opcode and Instruction Reference</a></li>
<li><a rel="nofollow" class="external text" href="https://www.felixcloutier.com/x86/index.html">x86 and amd64 instruction reference</a></li>
<li><a rel="nofollow" class="external text" href="https://www.agner.org/optimize/instruction_tables.pdf">Instruction tables: Lists of instruction latencies, throughputs and micro-operation breakdowns for Intel, AMD and VIA CPUs</a></li>
<li><a rel="nofollow" class="external text" href="https://www.nasm.us/doc/nasmdocf.html">Netwide Assembler Instruction List</a> (from <a href="/wiki/Netwide_Assembler" title="Netwide Assembler">Netwide Assembler</a>)</li></ul>
<div class="navbox-styles"><style data-mw-deduplicate="TemplateStyles:r1129693374">.mw-parser-output .hlist dl,.mw-parser-output .hlist ol,.mw-parser-output .hlist ul{margin:0;padding:0}.mw-parser-output .hlist dd,.mw-parser-output .hlist dt,.mw-parser-output .hlist li{margin:0;display:inline}.mw-parser-output .hlist.inline,.mw-parser-output .hlist.inline dl,.mw-parser-output .hlist.inline ol,.mw-parser-output .hlist.inline ul,.mw-parser-output .hlist dl dl,.mw-parser-output .hlist dl ol,.mw-parser-output .hlist dl ul,.mw-parser-output .hlist ol dl,.mw-parser-output .hlist ol ol,.mw-parser-output .hlist ol ul,.mw-parser-output .hlist ul dl,.mw-parser-output .hlist ul ol,.mw-parser-output .hlist ul ul{display:inline}.mw-parser-output .hlist .mw-empty-li{display:none}.mw-parser-output .hlist dt::after{content:": "}.mw-parser-output .hlist dd::after,.mw-parser-output .hlist li::after{content:"  ";font-weight:bold}.mw-parser-output .hlist dd:last-child::after,.mw-parser-output .hlist dt:last-child::after,.mw-parser-output .hlist li:last-child::after{content:none}.mw-parser-output .hlist dd dd:first-child::before,.mw-parser-output .hlist dd dt:first-child::before,.mw-parser-output .hlist dd li:first-child::before,.mw-parser-output .hlist dt dd:first-child::before,.mw-parser-output .hlist dt dt:first-child::before,.mw-parser-output .hlist dt li:first-child::before,.mw-parser-output .hlist li dd:first-child::before,.mw-parser-output .hlist li dt:first-child::before,.mw-parser-output .hlist li li:first-child::before{content:" (";font-weight:normal}.mw-parser-output .hlist dd dd:last-child::after,.mw-parser-output .hlist dd dt:last-child::after,.mw-parser-output .hlist dd li:last-child::after,.mw-parser-output .hlist dt dd:last-child::after,.mw-parser-output .hlist dt dt:last-child::after,.mw-parser-output .hlist dt li:last-child::after,.mw-parser-output .hlist li dd:last-child::after,.mw-parser-output .hlist li dt:last-child::after,.mw-parser-output .hlist li li:last-child::after{content:")";font-weight:normal}.mw-parser-output .hlist ol{counter-reset:listitem}.mw-parser-output .hlist ol>li{counter-increment:listitem}.mw-parser-output .hlist ol>li::before{content:" "counter(listitem)"\a0 "}.mw-parser-output .hlist dd ol>li:first-child::before,.mw-parser-output .hlist dt ol>li:first-child::before,.mw-parser-output .hlist li ol>li:first-child::before{content:" ("counter(listitem)"\a0 "}</style><style data-mw-deduplicate="TemplateStyles:r1228936124">.mw-parser-output .navbox{box-sizing:border-box;border:1px solid #a2a9b1;width:100%;clear:both;font-size:88%;text-align:center;padding:1px;margin:1em auto 0}.mw-parser-output .navbox .navbox{margin-top:0}.mw-parser-output .navbox+.navbox,.mw-parser-output .navbox+.navbox-styles+.navbox{margin-top:-1px}.mw-parser-output .navbox-inner,.mw-parser-output .navbox-subgroup{width:100%}.mw-parser-output .navbox-group,.mw-parser-output .navbox-title,.mw-parser-output .navbox-abovebelow{padding:0.25em 1em;line-height:1.5em;text-align:center}.mw-parser-output .navbox-group{white-space:nowrap;text-align:right}.mw-parser-output .navbox,.mw-parser-output .navbox-subgroup{background-color:#fdfdfd}.mw-parser-output .navbox-list{line-height:1.5em;border-color:#fdfdfd}.mw-parser-output .navbox-list-with-group{text-align:left;border-left-width:2px;border-left-style:solid}.mw-parser-output tr+tr>.navbox-abovebelow,.mw-parser-output tr+tr>.navbox-group,.mw-parser-output tr+tr>.navbox-image,.mw-parser-output tr+tr>.navbox-list{border-top:2px solid #fdfdfd}.mw-parser-output .navbox-title{background-color:#ccf}.mw-parser-output .navbox-abovebelow,.mw-parser-output .navbox-group,.mw-parser-output .navbox-subgroup .navbox-title{background-color:#ddf}.mw-parser-output .navbox-subgroup .navbox-group,.mw-parser-output .navbox-subgroup .navbox-abovebelow{background-color:#e6e6ff}.mw-parser-output .navbox-even{background-color:#f7f7f7}.mw-parser-output .navbox-odd{background-color:transparent}.mw-parser-output .navbox .hlist td dl,.mw-parser-output .navbox .hlist td ol,.mw-parser-output .navbox .hlist td ul,.mw-parser-output .navbox td.hlist dl,.mw-parser-output .navbox td.hlist ol,.mw-parser-output .navbox td.hlist ul{padding:0.125em 0}.mw-parser-output .navbox .navbar{display:block;font-size:100%}.mw-parser-output .navbox-title .navbar{float:left;text-align:left;margin-right:0.5em}body.skin--responsive .mw-parser-output .navbox-image img{max-width:none!important}</style></div><div role="navigation" class="navbox" aria-labelledby="x86_assembly_topics" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><style data-mw-deduplicate="TemplateStyles:r1063604349">.mw-parser-output .navbar{display:inline;font-size:88%;font-weight:normal}.mw-parser-output .navbar-collapse{float:left;text-align:left}.mw-parser-output .navbar-boxtext{word-spacing:0}.mw-parser-output .navbar ul{display:inline-block;white-space:nowrap;line-height:inherit}.mw-parser-output .navbar-brackets::before{margin-right:-0.125em;content:"[ "}.mw-parser-output .navbar-brackets::after{margin-left:-0.125em;content:" ]"}.mw-parser-output .navbar li{word-spacing:-0.125em}.mw-parser-output .navbar a>span,.mw-parser-output .navbar a>abbr{text-decoration:inherit}.mw-parser-output .navbar-mini abbr{font-variant:small-caps;border-bottom:none;text-decoration:none;cursor:inherit}.mw-parser-output .navbar-ct-full{font-size:114%;margin:0 7em}.mw-parser-output .navbar-ct-mini{font-size:114%;margin:0 4em}</style><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="/wiki/Template:X86_assembly_topics" title="Template:X86 assembly topics"><abbr title="View this template">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:X86_assembly_topics" title="Template talk:X86 assembly topics"><abbr title="Discuss this template">t</abbr></a></li><li class="nv-edit"><a href="/wiki/Special:EditPage/Template:X86_assembly_topics" title="Special:EditPage/Template:X86 assembly topics"><abbr title="Edit this template">e</abbr></a></li></ul></div><div id="x86_assembly_topics" style="font-size:114%;margin:0 4em">x86 assembly topics</div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">Topics</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Assembly_language" title="Assembly language">Assembly language</a></li>
<li><a href="/wiki/Comparison_of_assemblers" title="Comparison of assemblers">Comparison of assemblers</a></li>
<li><a href="/wiki/Disassembler" title="Disassembler">Disassembler</a></li>
<li><a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">Instruction set</a></li>
<li><a href="/wiki/Low-level_programming_language" title="Low-level programming language">Low-level programming language</a></li>
<li><a href="/wiki/Machine_code" title="Machine code">Machine code</a></li>
<li><a href="/wiki/Microassembler" title="Microassembler">Microassembler</a></li>
<li><a href="/wiki/X86_assembly_language" title="X86 assembly language">x86 assembly language</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Comparison_of_assemblers#x86_assemblers" title="Comparison of assemblers">Assemblers</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/A86_(software)" title="A86 (software)">A86/A386</a></li>
<li><a href="/wiki/FASM" title="FASM">Flat Assembler</a> (FASM)</li>
<li><a href="/wiki/GNU_Assembler" title="GNU Assembler">GNU Assembler</a> (GAS)</li>
<li><a href="/wiki/High_Level_Assembly" title="High Level Assembly">High Level Assembly</a> (HLA)</li>
<li><a href="/wiki/Microsoft_Macro_Assembler" title="Microsoft Macro Assembler">Microsoft Macro Assembler</a> (MASM)</li>
<li><a href="/wiki/Netwide_Assembler" title="Netwide Assembler">Netwide Assembler</a> (NASM)</li>
<li><a href="/wiki/Turbo_Assembler" title="Turbo Assembler">Turbo Assembler</a> (TASM)</li>
<li><a href="/wiki/Open_Watcom_Assembler" title="Open Watcom Assembler">Open Watcom Assembler</a> (WASM)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Programming<br>issues</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Call_stack" title="Call stack">Call stack</a></li>
<li><a href="/wiki/FLAGS_register" title="FLAGS register">Flags</a>
<ul><li><a href="/wiki/Carry_flag" title="Carry flag">Carry flag</a></li>
<li><a href="/wiki/Direction_flag" title="Direction flag">Direction flag</a></li>
<li><a href="/wiki/Interrupt_flag" title="Interrupt flag">Interrupt flag</a></li>
<li><a href="/wiki/Overflow_flag" title="Overflow flag">Overflow flag</a></li>
<li><a href="/wiki/Zero_flag" title="Zero flag">Zero flag</a></li></ul></li>
<li><a href="/wiki/Opcode" title="Opcode">Opcode</a></li>
<li><a href="/wiki/Program_counter" title="Program counter">Program counter</a></li>
<li><a href="/wiki/Processor_register" title="Processor register">Processor register</a></li>
<li><a href="/wiki/X86_calling_conventions" title="X86 calling conventions">Calling conventions</a></li>
<li><a class="mw-selflink selflink">Instruction listings</a></li>
<li><a href="/wiki/X86#x86_registers" title="X86">Registers</a></li></ul>
</div></td></tr></tbody></table></div>
<!-- 
NewPP limit report
Parsed by mwweb.eqiad.main68bfc4bc89wsw5t
Cached time: 20240614005728
Cache expiry: 2592000
Reduced expiry: false
Complications: [varyrevisionsha1, showtoc]
CPU time usage: 2.334 seconds
Real time usage: 2.696 seconds
Preprocessor visited node count: 40335/1000000
Postexpand include size: 318193/2097152 bytes
Template argument size: 157279/2097152 bytes
Highest expansion depth: 16/100
Expensive parser function count: 51/500
Unstrip recursion depth: 1/20
Unstrip postexpand size: 528978/5000000 bytes
Lua time usage: 0.617/10.000 seconds
Lua memory usage: 9038863/52428800 bytes
Number of Wikibase entities loaded: 0/400
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00% 1903.208      1 -total
 25.09%  477.464     20 Template:Reflist
 17.24%  328.068    322 Template:Efn
 11.74%  223.342     29 Template:Cite_web
  9.42%  179.313    503 Template:Mono
  9.35%  177.910      1 Template:Short_description
  8.12%  154.462     19 Template:Notelist
  6.90%  131.281     66 Template:Term
  6.61%  125.765      2 Template:Pagetype
  6.50%  123.670    503 Template:Ifsubst
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:628229-0!canonical and timestamp 20240614005728 and revision id 1228764052. Rendering was triggered because: page-view
 -->
</div><!--esi <esi:include src="/esitest-fa8a495983347898/content" /> --><noscript><img src="https://login.wikimedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" width="1" height="1" style="border: none; position: absolute;"></noscript>
<div class="printfooter" data-nosnippet="">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=X86_instruction_listings&amp;oldid=1228764052">https://en.wikipedia.org/w/index.php?title=X86_instruction_listings&amp;oldid=1228764052</a>"</div></div>
					<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:X86_instructions" title="Category:X86 instructions">X86 instructions</a></li><li><a href="/wiki/Category:Instruction_set_listings" title="Category:Instruction set listings">Instruction set listings</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:Webarchive_template_wayback_links" title="Category:Webarchive template wayback links">Webarchive template wayback links</a></li><li><a href="/wiki/Category:Articles_with_short_description" title="Category:Articles with short description">Articles with short description</a></li><li><a href="/wiki/Category:Short_description_is_different_from_Wikidata" title="Category:Short description is different from Wikidata">Short description is different from Wikidata</a></li><li><a href="/wiki/Category:Articles_that_may_be_too_long_from_November_2017" title="Category:Articles that may be too long from November 2017">Articles that may be too long from November 2017</a></li><li><a href="/wiki/Category:All_articles_with_specifically_marked_weasel-worded_phrases" title="Category:All articles with specifically marked weasel-worded phrases">All articles with specifically marked weasel-worded phrases</a></li><li><a href="/wiki/Category:Articles_with_specifically_marked_weasel-worded_phrases_from_April_2024" title="Category:Articles with specifically marked weasel-worded phrases from April 2024">Articles with specifically marked weasel-worded phrases from April 2024</a></li></ul></div></div>
				</div>
			</main>
			
		</div>
		<div class="mw-footer-container">
			
<footer id="footer" class="mw-footer">
	<ul id="footer-info">
	<li id="footer-info-lastmod"> This page was last edited on 13 June 2024, at 01:56<span class="anonymous-show">&nbsp;(UTC)</span>.</li>
	<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_the_Creative_Commons_Attribution-ShareAlike_4.0_International_License">Creative Commons Attribution-ShareAlike License 4.0</a><a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_the_Creative_Commons_Attribution-ShareAlike_4.0_International_License" style="display:none;"></a>;
additional terms may apply. By using this site, you agree to the <a href="//foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Terms_of_Use">Terms of Use</a> and <a href="//foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Privacy_policy">Privacy Policy</a>. Wikipedia is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
</ul>

	<ul id="footer-places">
	<li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Privacy_policy">Privacy policy</a></li>
	<li id="footer-places-about"><a href="/wiki/Wikipedia:About">About Wikipedia</a></li>
	<li id="footer-places-disclaimers"><a href="/wiki/Wikipedia:General_disclaimer">Disclaimers</a></li>
	<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
	<li id="footer-places-wm-codeofconduct"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Universal_Code_of_Conduct">Code of Conduct</a></li>
	<li id="footer-places-developers"><a href="https://developer.wikimedia.org">Developers</a></li>
	<li id="footer-places-statslink"><a href="https://stats.wikimedia.org/#/en.wikipedia.org">Statistics</a></li>
	<li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Cookie_statement">Cookie statement</a></li>
	<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=X86_instruction_listings&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
</ul>

	<ul id="footer-icons" class="noprint">
	<li id="footer-copyrightico"><a href="https://wikimediafoundation.org/"><img src="/static/images/footer/wikimedia-button.png" srcset="/static/images/footer/wikimedia-button-1.5x.png 1.5x, /static/images/footer/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation" loading="lazy"></a></li>
	<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/"><img src="/static/images/footer/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/footer/poweredby_mediawiki_132x47.png 1.5x, /static/images/footer/poweredby_mediawiki_176x62.png 2x" width="88" height="31" loading="lazy"></a></li>
</ul>

</footer>

		</div>
	</div> 
</div> 
<div class="vector-settings" id="p-dock-bottom">
	<ul>
		<li>
		</li>
	</ul>
</div>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgHostname":"mw-web.eqiad.main-68bfc4bc89-t5fwp","wgBackendResponseTime":286,"wgPageParseReport":{"limitreport":{"cputime":"2.334","walltime":"2.696","ppvisitednodes":{"value":40335,"limit":1000000},"postexpandincludesize":{"value":318193,"limit":2097152},"templateargumentsize":{"value":157279,"limit":2097152},"expansiondepth":{"value":16,"limit":100},"expensivefunctioncount":{"value":51,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":528978,"limit":5000000},"entityaccesscount":{"value":0,"limit":400},"timingprofile":["100.00% 1903.208      1 -total"," 25.09%  477.464     20 Template:Reflist"," 17.24%  328.068    322 Template:Efn"," 11.74%  223.342     29 Template:Cite_web","  9.42%  179.313    503 Template:Mono","  9.35%  177.910      1 Template:Short_description","  8.12%  154.462     19 Template:Notelist","  6.90%  131.281     66 Template:Term","  6.61%  125.765      2 Template:Pagetype","  6.50%  123.670    503 Template:Ifsubst"]},"scribunto":{"limitreport-timeusage":{"value":"0.617","limit":"10.000"},"limitreport-memusage":{"value":9038863,"limit":52428800},"limitreport-logs":"anchor_id_list = table#1 {\n    [\"CITEREFColdwin2009\"] = 1,\n    [\"CITEREFIntel_Corporation2022\"] = 1,\n    [\"CITEREFStecklina2019\"] = 1,\n    [\"CITEREFToth1998\"] = 1,\n    [\"CITEREFWegner2020\"] = 1,\n}\ntemplate_list = table#1 {\n    [\"!\"] = 304,\n    [\"!!\"] = 192,\n    [\"!)\"] = 22,\n    [\"(!\"] = 22,\n    [\"=\"] = 6,\n    [\"CNone\"] = 3,\n    [\"Cite tweet\"] = 3,\n    [\"Cite web\"] = 29,\n    [\"Code\"] = 26,\n    [\"Defn\"] = 65,\n    [\"E\"] = 1,\n    [\"Efn\"] = 322,\n    [\"Glossary\"] = 63,\n    [\"Glossary end\"] = 61,\n    [\"ISBN\"] = 3,\n    [\"Lowercase title\"] = 1,\n    [\"Main\"] = 12,\n    [\"Maybe\"] = 30,\n    [\"Mono\"] = 503,\n    [\"Mvar\"] = 21,\n    [\"N/a\"] = 36,\n    [\"No\"] = 59,\n    [\"No2\"] = 6,\n    [\"Notelist\"] = 19,\n    [\"Nowrap\"] = 439,\n    [\"Pi\"] = 1,\n    [\"Reflist\"] = 1,\n    [\"See also\"] = 1,\n    [\"Sfn\"] = 1,\n    [\"Short description\"] = 1,\n    [\"Small\"] = 8,\n    [\"Sxhl\"] = 2,\n    [\"Term\"] = 66,\n    [\"Unknown\"] = 9,\n    [\"Unofficial2\"] = 32,\n    [\"Very long\"] = 1,\n    [\"Vpad\"] = 8,\n    [\"Webarchive\"] = 1,\n    [\"Which\"] = 1,\n    [\"Wikibooks\"] = 1,\n    [\"Wrap\"] = 4,\n    [\"X86 assembly topics\"] = 1,\n    [\"Yes\"] = 101,\n    [\"Yes2\"] = 11,\n}\narticle_whitelist = table#1 {\n}\n"},"cachereport":{"origin":"mw-web.eqiad.main-68bfc4bc89-wsw5t","timestamp":"20240614005728","ttl":2592000,"transientcontent":false}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"X86 instruction listings","url":"https:\/\/en.wikipedia.org\/wiki\/X86_instruction_listings","sameAs":"http:\/\/www.wikidata.org\/entity\/Q3177837","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q3177837","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2004-05-01T06:38:19Z","dateModified":"2024-06-13T01:56:33Z","headline":"Wikimedia list article"}</script>

</body></html>