
test_stm32_adc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005614  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000290  08005728  08005728  00015728  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080059b8  080059b8  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  080059b8  080059b8  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080059b8  080059b8  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080059b8  080059b8  000159b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080059bc  080059bc  000159bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080059c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f4  200001dc  08005b9c  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002d0  08005b9c  000202d0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000784b  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001839  00000000  00000000  00027a50  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000007a8  00000000  00000000  00029290  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000006d0  00000000  00000000  00029a38  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000137dd  00000000  00000000  0002a108  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006e9f  00000000  00000000  0003d8e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006f831  00000000  00000000  00044784  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b3fb5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027d0  00000000  00000000  000b4030  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	0800570c 	.word	0x0800570c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	0800570c 	.word	0x0800570c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b28:	b598      	push	{r3, r4, r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b2c:	f000 fb32 	bl	8001194 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b30:	f000 f880 	bl	8000c34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b34:	f000 f954 	bl	8000de0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b38:	f000 f934 	bl	8000da4 <MX_DMA_Init>
  MX_ADC1_Init();
 8000b3c:	f000 f8ca 	bl	8000cd4 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000b40:	f000 f906 	bl	8000d50 <MX_USART1_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000b44:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b48:	4831      	ldr	r0, [pc, #196]	; (8000c10 <main+0xe8>)
 8000b4a:	f001 fc47 	bl	80023dc <HAL_GPIO_TogglePin>
	  HAL_ADC_Start_DMA(&hadc1, &adc_val, 1);
 8000b4e:	2201      	movs	r2, #1
 8000b50:	4930      	ldr	r1, [pc, #192]	; (8000c14 <main+0xec>)
 8000b52:	4831      	ldr	r0, [pc, #196]	; (8000c18 <main+0xf0>)
 8000b54:	f000 fc7a 	bl	800144c <HAL_ADC_Start_DMA>
	  temp = ((adc_val * 3.3/4096) - 0.76)/0.0025 + 25;
 8000b58:	4b2e      	ldr	r3, [pc, #184]	; (8000c14 <main+0xec>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f7ff fc41 	bl	80003e4 <__aeabi_ui2d>
 8000b62:	a325      	add	r3, pc, #148	; (adr r3, 8000bf8 <main+0xd0>)
 8000b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b68:	f7ff fcb6 	bl	80004d8 <__aeabi_dmul>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	460c      	mov	r4, r1
 8000b70:	4618      	mov	r0, r3
 8000b72:	4621      	mov	r1, r4
 8000b74:	f04f 0200 	mov.w	r2, #0
 8000b78:	4b28      	ldr	r3, [pc, #160]	; (8000c1c <main+0xf4>)
 8000b7a:	f7ff fdd7 	bl	800072c <__aeabi_ddiv>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	460c      	mov	r4, r1
 8000b82:	4618      	mov	r0, r3
 8000b84:	4621      	mov	r1, r4
 8000b86:	a31e      	add	r3, pc, #120	; (adr r3, 8000c00 <main+0xd8>)
 8000b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b8c:	f7ff faec 	bl	8000168 <__aeabi_dsub>
 8000b90:	4603      	mov	r3, r0
 8000b92:	460c      	mov	r4, r1
 8000b94:	4618      	mov	r0, r3
 8000b96:	4621      	mov	r1, r4
 8000b98:	a31b      	add	r3, pc, #108	; (adr r3, 8000c08 <main+0xe0>)
 8000b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b9e:	f7ff fdc5 	bl	800072c <__aeabi_ddiv>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	460c      	mov	r4, r1
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	4621      	mov	r1, r4
 8000baa:	f04f 0200 	mov.w	r2, #0
 8000bae:	4b1c      	ldr	r3, [pc, #112]	; (8000c20 <main+0xf8>)
 8000bb0:	f7ff fadc 	bl	800016c <__adddf3>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	460c      	mov	r4, r1
 8000bb8:	4618      	mov	r0, r3
 8000bba:	4621      	mov	r1, r4
 8000bbc:	f7ff ff64 	bl	8000a88 <__aeabi_d2f>
 8000bc0:	4602      	mov	r2, r0
 8000bc2:	4b18      	ldr	r3, [pc, #96]	; (8000c24 <main+0xfc>)
 8000bc4:	601a      	str	r2, [r3, #0]
	  sprintf(temp_str, "%.2f\n",temp);
 8000bc6:	4b17      	ldr	r3, [pc, #92]	; (8000c24 <main+0xfc>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f7ff fc2c 	bl	8000428 <__aeabi_f2d>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	460c      	mov	r4, r1
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	4623      	mov	r3, r4
 8000bd8:	4913      	ldr	r1, [pc, #76]	; (8000c28 <main+0x100>)
 8000bda:	4814      	ldr	r0, [pc, #80]	; (8000c2c <main+0x104>)
 8000bdc:	f003 f9aa 	bl	8003f34 <siprintf>
	  HAL_UART_Transmit(&huart1, temp_str , sizeof(temp_str), 100);
 8000be0:	2364      	movs	r3, #100	; 0x64
 8000be2:	2207      	movs	r2, #7
 8000be4:	4911      	ldr	r1, [pc, #68]	; (8000c2c <main+0x104>)
 8000be6:	4812      	ldr	r0, [pc, #72]	; (8000c30 <main+0x108>)
 8000be8:	f002 f92f 	bl	8002e4a <HAL_UART_Transmit>
	  HAL_Delay(1000);
 8000bec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bf0:	f000 fb32 	bl	8001258 <HAL_Delay>
  {
 8000bf4:	e7a6      	b.n	8000b44 <main+0x1c>
 8000bf6:	bf00      	nop
 8000bf8:	66666666 	.word	0x66666666
 8000bfc:	400a6666 	.word	0x400a6666
 8000c00:	851eb852 	.word	0x851eb852
 8000c04:	3fe851eb 	.word	0x3fe851eb
 8000c08:	47ae147b 	.word	0x47ae147b
 8000c0c:	3f647ae1 	.word	0x3f647ae1
 8000c10:	40011000 	.word	0x40011000
 8000c14:	200001f8 	.word	0x200001f8
 8000c18:	20000214 	.word	0x20000214
 8000c1c:	40b00000 	.word	0x40b00000
 8000c20:	40390000 	.word	0x40390000
 8000c24:	20000210 	.word	0x20000210
 8000c28:	08005728 	.word	0x08005728
 8000c2c:	200001fc 	.word	0x200001fc
 8000c30:	20000244 	.word	0x20000244

08000c34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b094      	sub	sp, #80	; 0x50
 8000c38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c3a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c3e:	2228      	movs	r2, #40	; 0x28
 8000c40:	2100      	movs	r1, #0
 8000c42:	4618      	mov	r0, r3
 8000c44:	f002 fd1e 	bl	8003684 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c48:	f107 0314 	add.w	r3, r7, #20
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	601a      	str	r2, [r3, #0]
 8000c50:	605a      	str	r2, [r3, #4]
 8000c52:	609a      	str	r2, [r3, #8]
 8000c54:	60da      	str	r2, [r3, #12]
 8000c56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c58:	1d3b      	adds	r3, r7, #4
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	601a      	str	r2, [r3, #0]
 8000c5e:	605a      	str	r2, [r3, #4]
 8000c60:	609a      	str	r2, [r3, #8]
 8000c62:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c64:	2302      	movs	r3, #2
 8000c66:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c68:	2301      	movs	r3, #1
 8000c6a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c6c:	2310      	movs	r3, #16
 8000c6e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c70:	2300      	movs	r3, #0
 8000c72:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c74:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c78:	4618      	mov	r0, r3
 8000c7a:	f001 fbc7 	bl	800240c <HAL_RCC_OscConfig>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d001      	beq.n	8000c88 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000c84:	f000 f8ec 	bl	8000e60 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c88:	230f      	movs	r3, #15
 8000c8a:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c90:	2300      	movs	r3, #0
 8000c92:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c94:	2300      	movs	r3, #0
 8000c96:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c9c:	f107 0314 	add.w	r3, r7, #20
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f001 fe32 	bl	800290c <HAL_RCC_ClockConfig>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d001      	beq.n	8000cb2 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000cae:	f000 f8d7 	bl	8000e60 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000cb2:	2302      	movs	r3, #2
 8000cb4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cba:	1d3b      	adds	r3, r7, #4
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f001 ffc1 	bl	8002c44 <HAL_RCCEx_PeriphCLKConfig>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d001      	beq.n	8000ccc <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000cc8:	f000 f8ca 	bl	8000e60 <Error_Handler>
  }
}
 8000ccc:	bf00      	nop
 8000cce:	3750      	adds	r7, #80	; 0x50
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}

08000cd4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b084      	sub	sp, #16
 8000cd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000cda:	1d3b      	adds	r3, r7, #4
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
 8000ce0:	605a      	str	r2, [r3, #4]
 8000ce2:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8000ce4:	4b18      	ldr	r3, [pc, #96]	; (8000d48 <MX_ADC1_Init+0x74>)
 8000ce6:	4a19      	ldr	r2, [pc, #100]	; (8000d4c <MX_ADC1_Init+0x78>)
 8000ce8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000cea:	4b17      	ldr	r3, [pc, #92]	; (8000d48 <MX_ADC1_Init+0x74>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000cf0:	4b15      	ldr	r3, [pc, #84]	; (8000d48 <MX_ADC1_Init+0x74>)
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000cf6:	4b14      	ldr	r3, [pc, #80]	; (8000d48 <MX_ADC1_Init+0x74>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cfc:	4b12      	ldr	r3, [pc, #72]	; (8000d48 <MX_ADC1_Init+0x74>)
 8000cfe:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000d02:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d04:	4b10      	ldr	r3, [pc, #64]	; (8000d48 <MX_ADC1_Init+0x74>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000d0a:	4b0f      	ldr	r3, [pc, #60]	; (8000d48 <MX_ADC1_Init+0x74>)
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d10:	480d      	ldr	r0, [pc, #52]	; (8000d48 <MX_ADC1_Init+0x74>)
 8000d12:	f000 fac3 	bl	800129c <HAL_ADC_Init>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000d1c:	f000 f8a0 	bl	8000e60 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000d20:	2310      	movs	r3, #16
 8000d22:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d24:	2301      	movs	r3, #1
 8000d26:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000d28:	2307      	movs	r3, #7
 8000d2a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d2c:	1d3b      	adds	r3, r7, #4
 8000d2e:	4619      	mov	r1, r3
 8000d30:	4805      	ldr	r0, [pc, #20]	; (8000d48 <MX_ADC1_Init+0x74>)
 8000d32:	f000 fc85 	bl	8001640 <HAL_ADC_ConfigChannel>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d001      	beq.n	8000d40 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000d3c:	f000 f890 	bl	8000e60 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d40:	bf00      	nop
 8000d42:	3710      	adds	r7, #16
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	20000214 	.word	0x20000214
 8000d4c:	40012400 	.word	0x40012400

08000d50 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d54:	4b11      	ldr	r3, [pc, #68]	; (8000d9c <MX_USART1_UART_Init+0x4c>)
 8000d56:	4a12      	ldr	r2, [pc, #72]	; (8000da0 <MX_USART1_UART_Init+0x50>)
 8000d58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000d5a:	4b10      	ldr	r3, [pc, #64]	; (8000d9c <MX_USART1_UART_Init+0x4c>)
 8000d5c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000d60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d62:	4b0e      	ldr	r3, [pc, #56]	; (8000d9c <MX_USART1_UART_Init+0x4c>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d68:	4b0c      	ldr	r3, [pc, #48]	; (8000d9c <MX_USART1_UART_Init+0x4c>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d6e:	4b0b      	ldr	r3, [pc, #44]	; (8000d9c <MX_USART1_UART_Init+0x4c>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d74:	4b09      	ldr	r3, [pc, #36]	; (8000d9c <MX_USART1_UART_Init+0x4c>)
 8000d76:	220c      	movs	r2, #12
 8000d78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d7a:	4b08      	ldr	r3, [pc, #32]	; (8000d9c <MX_USART1_UART_Init+0x4c>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d80:	4b06      	ldr	r3, [pc, #24]	; (8000d9c <MX_USART1_UART_Init+0x4c>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d86:	4805      	ldr	r0, [pc, #20]	; (8000d9c <MX_USART1_UART_Init+0x4c>)
 8000d88:	f002 f812 	bl	8002db0 <HAL_UART_Init>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d001      	beq.n	8000d96 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000d92:	f000 f865 	bl	8000e60 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d96:	bf00      	nop
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	20000244 	.word	0x20000244
 8000da0:	40013800 	.word	0x40013800

08000da4 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000daa:	4b0c      	ldr	r3, [pc, #48]	; (8000ddc <MX_DMA_Init+0x38>)
 8000dac:	695b      	ldr	r3, [r3, #20]
 8000dae:	4a0b      	ldr	r2, [pc, #44]	; (8000ddc <MX_DMA_Init+0x38>)
 8000db0:	f043 0301 	orr.w	r3, r3, #1
 8000db4:	6153      	str	r3, [r2, #20]
 8000db6:	4b09      	ldr	r3, [pc, #36]	; (8000ddc <MX_DMA_Init+0x38>)
 8000db8:	695b      	ldr	r3, [r3, #20]
 8000dba:	f003 0301 	and.w	r3, r3, #1
 8000dbe:	607b      	str	r3, [r7, #4]
 8000dc0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	200b      	movs	r0, #11
 8000dc8:	f000 fefb 	bl	8001bc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000dcc:	200b      	movs	r0, #11
 8000dce:	f000 ff14 	bl	8001bfa <HAL_NVIC_EnableIRQ>

}
 8000dd2:	bf00      	nop
 8000dd4:	3708      	adds	r7, #8
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	40021000 	.word	0x40021000

08000de0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b086      	sub	sp, #24
 8000de4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de6:	f107 0308 	add.w	r3, r7, #8
 8000dea:	2200      	movs	r2, #0
 8000dec:	601a      	str	r2, [r3, #0]
 8000dee:	605a      	str	r2, [r3, #4]
 8000df0:	609a      	str	r2, [r3, #8]
 8000df2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000df4:	4b18      	ldr	r3, [pc, #96]	; (8000e58 <MX_GPIO_Init+0x78>)
 8000df6:	699b      	ldr	r3, [r3, #24]
 8000df8:	4a17      	ldr	r2, [pc, #92]	; (8000e58 <MX_GPIO_Init+0x78>)
 8000dfa:	f043 0310 	orr.w	r3, r3, #16
 8000dfe:	6193      	str	r3, [r2, #24]
 8000e00:	4b15      	ldr	r3, [pc, #84]	; (8000e58 <MX_GPIO_Init+0x78>)
 8000e02:	699b      	ldr	r3, [r3, #24]
 8000e04:	f003 0310 	and.w	r3, r3, #16
 8000e08:	607b      	str	r3, [r7, #4]
 8000e0a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e0c:	4b12      	ldr	r3, [pc, #72]	; (8000e58 <MX_GPIO_Init+0x78>)
 8000e0e:	699b      	ldr	r3, [r3, #24]
 8000e10:	4a11      	ldr	r2, [pc, #68]	; (8000e58 <MX_GPIO_Init+0x78>)
 8000e12:	f043 0304 	orr.w	r3, r3, #4
 8000e16:	6193      	str	r3, [r2, #24]
 8000e18:	4b0f      	ldr	r3, [pc, #60]	; (8000e58 <MX_GPIO_Init+0x78>)
 8000e1a:	699b      	ldr	r3, [r3, #24]
 8000e1c:	f003 0304 	and.w	r3, r3, #4
 8000e20:	603b      	str	r3, [r7, #0]
 8000e22:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000e24:	2200      	movs	r2, #0
 8000e26:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e2a:	480c      	ldr	r0, [pc, #48]	; (8000e5c <MX_GPIO_Init+0x7c>)
 8000e2c:	f001 fabe 	bl	80023ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000e30:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e34:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e36:	2301      	movs	r3, #1
 8000e38:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e3e:	2302      	movs	r3, #2
 8000e40:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000e42:	f107 0308 	add.w	r3, r7, #8
 8000e46:	4619      	mov	r1, r3
 8000e48:	4804      	ldr	r0, [pc, #16]	; (8000e5c <MX_GPIO_Init+0x7c>)
 8000e4a:	f001 f955 	bl	80020f8 <HAL_GPIO_Init>

}
 8000e4e:	bf00      	nop
 8000e50:	3718      	adds	r7, #24
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	40021000 	.word	0x40021000
 8000e5c:	40011000 	.word	0x40011000

08000e60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000e64:	bf00      	nop
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bc80      	pop	{r7}
 8000e6a:	4770      	bx	lr

08000e6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	b085      	sub	sp, #20
 8000e70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e72:	4b15      	ldr	r3, [pc, #84]	; (8000ec8 <HAL_MspInit+0x5c>)
 8000e74:	699b      	ldr	r3, [r3, #24]
 8000e76:	4a14      	ldr	r2, [pc, #80]	; (8000ec8 <HAL_MspInit+0x5c>)
 8000e78:	f043 0301 	orr.w	r3, r3, #1
 8000e7c:	6193      	str	r3, [r2, #24]
 8000e7e:	4b12      	ldr	r3, [pc, #72]	; (8000ec8 <HAL_MspInit+0x5c>)
 8000e80:	699b      	ldr	r3, [r3, #24]
 8000e82:	f003 0301 	and.w	r3, r3, #1
 8000e86:	60bb      	str	r3, [r7, #8]
 8000e88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e8a:	4b0f      	ldr	r3, [pc, #60]	; (8000ec8 <HAL_MspInit+0x5c>)
 8000e8c:	69db      	ldr	r3, [r3, #28]
 8000e8e:	4a0e      	ldr	r2, [pc, #56]	; (8000ec8 <HAL_MspInit+0x5c>)
 8000e90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e94:	61d3      	str	r3, [r2, #28]
 8000e96:	4b0c      	ldr	r3, [pc, #48]	; (8000ec8 <HAL_MspInit+0x5c>)
 8000e98:	69db      	ldr	r3, [r3, #28]
 8000e9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e9e:	607b      	str	r3, [r7, #4]
 8000ea0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000ea2:	4b0a      	ldr	r3, [pc, #40]	; (8000ecc <HAL_MspInit+0x60>)
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	60fb      	str	r3, [r7, #12]
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000eae:	60fb      	str	r3, [r7, #12]
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000eb6:	60fb      	str	r3, [r7, #12]
 8000eb8:	4a04      	ldr	r2, [pc, #16]	; (8000ecc <HAL_MspInit+0x60>)
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ebe:	bf00      	nop
 8000ec0:	3714      	adds	r7, #20
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bc80      	pop	{r7}
 8000ec6:	4770      	bx	lr
 8000ec8:	40021000 	.word	0x40021000
 8000ecc:	40010000 	.word	0x40010000

08000ed0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	4a1d      	ldr	r2, [pc, #116]	; (8000f54 <HAL_ADC_MspInit+0x84>)
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d133      	bne.n	8000f4a <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000ee2:	4b1d      	ldr	r3, [pc, #116]	; (8000f58 <HAL_ADC_MspInit+0x88>)
 8000ee4:	699b      	ldr	r3, [r3, #24]
 8000ee6:	4a1c      	ldr	r2, [pc, #112]	; (8000f58 <HAL_ADC_MspInit+0x88>)
 8000ee8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000eec:	6193      	str	r3, [r2, #24]
 8000eee:	4b1a      	ldr	r3, [pc, #104]	; (8000f58 <HAL_ADC_MspInit+0x88>)
 8000ef0:	699b      	ldr	r3, [r3, #24]
 8000ef2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000ef6:	60fb      	str	r3, [r7, #12]
 8000ef8:	68fb      	ldr	r3, [r7, #12]
  
    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000efa:	4b18      	ldr	r3, [pc, #96]	; (8000f5c <HAL_ADC_MspInit+0x8c>)
 8000efc:	4a18      	ldr	r2, [pc, #96]	; (8000f60 <HAL_ADC_MspInit+0x90>)
 8000efe:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f00:	4b16      	ldr	r3, [pc, #88]	; (8000f5c <HAL_ADC_MspInit+0x8c>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f06:	4b15      	ldr	r3, [pc, #84]	; (8000f5c <HAL_ADC_MspInit+0x8c>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000f0c:	4b13      	ldr	r3, [pc, #76]	; (8000f5c <HAL_ADC_MspInit+0x8c>)
 8000f0e:	2280      	movs	r2, #128	; 0x80
 8000f10:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000f12:	4b12      	ldr	r3, [pc, #72]	; (8000f5c <HAL_ADC_MspInit+0x8c>)
 8000f14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f18:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000f1a:	4b10      	ldr	r3, [pc, #64]	; (8000f5c <HAL_ADC_MspInit+0x8c>)
 8000f1c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f20:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8000f22:	4b0e      	ldr	r3, [pc, #56]	; (8000f5c <HAL_ADC_MspInit+0x8c>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000f28:	4b0c      	ldr	r3, [pc, #48]	; (8000f5c <HAL_ADC_MspInit+0x8c>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000f2e:	480b      	ldr	r0, [pc, #44]	; (8000f5c <HAL_ADC_MspInit+0x8c>)
 8000f30:	f000 fe7e 	bl	8001c30 <HAL_DMA_Init>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8000f3a:	f7ff ff91 	bl	8000e60 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4a06      	ldr	r2, [pc, #24]	; (8000f5c <HAL_ADC_MspInit+0x8c>)
 8000f42:	621a      	str	r2, [r3, #32]
 8000f44:	4a05      	ldr	r2, [pc, #20]	; (8000f5c <HAL_ADC_MspInit+0x8c>)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000f4a:	bf00      	nop
 8000f4c:	3710      	adds	r7, #16
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40012400 	.word	0x40012400
 8000f58:	40021000 	.word	0x40021000
 8000f5c:	20000284 	.word	0x20000284
 8000f60:	40020008 	.word	0x40020008

08000f64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b088      	sub	sp, #32
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f6c:	f107 0310 	add.w	r3, r7, #16
 8000f70:	2200      	movs	r2, #0
 8000f72:	601a      	str	r2, [r3, #0]
 8000f74:	605a      	str	r2, [r3, #4]
 8000f76:	609a      	str	r2, [r3, #8]
 8000f78:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4a20      	ldr	r2, [pc, #128]	; (8001000 <HAL_UART_MspInit+0x9c>)
 8000f80:	4293      	cmp	r3, r2
 8000f82:	d139      	bne.n	8000ff8 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f84:	4b1f      	ldr	r3, [pc, #124]	; (8001004 <HAL_UART_MspInit+0xa0>)
 8000f86:	699b      	ldr	r3, [r3, #24]
 8000f88:	4a1e      	ldr	r2, [pc, #120]	; (8001004 <HAL_UART_MspInit+0xa0>)
 8000f8a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f8e:	6193      	str	r3, [r2, #24]
 8000f90:	4b1c      	ldr	r3, [pc, #112]	; (8001004 <HAL_UART_MspInit+0xa0>)
 8000f92:	699b      	ldr	r3, [r3, #24]
 8000f94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f98:	60fb      	str	r3, [r7, #12]
 8000f9a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f9c:	4b19      	ldr	r3, [pc, #100]	; (8001004 <HAL_UART_MspInit+0xa0>)
 8000f9e:	699b      	ldr	r3, [r3, #24]
 8000fa0:	4a18      	ldr	r2, [pc, #96]	; (8001004 <HAL_UART_MspInit+0xa0>)
 8000fa2:	f043 0304 	orr.w	r3, r3, #4
 8000fa6:	6193      	str	r3, [r2, #24]
 8000fa8:	4b16      	ldr	r3, [pc, #88]	; (8001004 <HAL_UART_MspInit+0xa0>)
 8000faa:	699b      	ldr	r3, [r3, #24]
 8000fac:	f003 0304 	and.w	r3, r3, #4
 8000fb0:	60bb      	str	r3, [r7, #8]
 8000fb2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000fb4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000fb8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fba:	2302      	movs	r3, #2
 8000fbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fbe:	2303      	movs	r3, #3
 8000fc0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fc2:	f107 0310 	add.w	r3, r7, #16
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	480f      	ldr	r0, [pc, #60]	; (8001008 <HAL_UART_MspInit+0xa4>)
 8000fca:	f001 f895 	bl	80020f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000fce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000fd2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fdc:	f107 0310 	add.w	r3, r7, #16
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4809      	ldr	r0, [pc, #36]	; (8001008 <HAL_UART_MspInit+0xa4>)
 8000fe4:	f001 f888 	bl	80020f8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000fe8:	2200      	movs	r2, #0
 8000fea:	2100      	movs	r1, #0
 8000fec:	2025      	movs	r0, #37	; 0x25
 8000fee:	f000 fde8 	bl	8001bc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000ff2:	2025      	movs	r0, #37	; 0x25
 8000ff4:	f000 fe01 	bl	8001bfa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000ff8:	bf00      	nop
 8000ffa:	3720      	adds	r7, #32
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	40013800 	.word	0x40013800
 8001004:	40021000 	.word	0x40021000
 8001008:	40010800 	.word	0x40010800

0800100c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001010:	bf00      	nop
 8001012:	46bd      	mov	sp, r7
 8001014:	bc80      	pop	{r7}
 8001016:	4770      	bx	lr

08001018 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800101c:	e7fe      	b.n	800101c <HardFault_Handler+0x4>

0800101e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800101e:	b480      	push	{r7}
 8001020:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001022:	e7fe      	b.n	8001022 <MemManage_Handler+0x4>

08001024 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001028:	e7fe      	b.n	8001028 <BusFault_Handler+0x4>

0800102a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800102a:	b480      	push	{r7}
 800102c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800102e:	e7fe      	b.n	800102e <UsageFault_Handler+0x4>

08001030 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001034:	bf00      	nop
 8001036:	46bd      	mov	sp, r7
 8001038:	bc80      	pop	{r7}
 800103a:	4770      	bx	lr

0800103c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001040:	bf00      	nop
 8001042:	46bd      	mov	sp, r7
 8001044:	bc80      	pop	{r7}
 8001046:	4770      	bx	lr

08001048 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800104c:	bf00      	nop
 800104e:	46bd      	mov	sp, r7
 8001050:	bc80      	pop	{r7}
 8001052:	4770      	bx	lr

08001054 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001058:	f000 f8e2 	bl	8001220 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800105c:	bf00      	nop
 800105e:	bd80      	pop	{r7, pc}

08001060 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001064:	4802      	ldr	r0, [pc, #8]	; (8001070 <DMA1_Channel1_IRQHandler+0x10>)
 8001066:	f000 ff13 	bl	8001e90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800106a:	bf00      	nop
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	20000284 	.word	0x20000284

08001074 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001078:	4802      	ldr	r0, [pc, #8]	; (8001084 <USART1_IRQHandler+0x10>)
 800107a:	f001 ff7f 	bl	8002f7c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	20000244 	.word	0x20000244

08001088 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001090:	4b11      	ldr	r3, [pc, #68]	; (80010d8 <_sbrk+0x50>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d102      	bne.n	800109e <_sbrk+0x16>
		heap_end = &end;
 8001098:	4b0f      	ldr	r3, [pc, #60]	; (80010d8 <_sbrk+0x50>)
 800109a:	4a10      	ldr	r2, [pc, #64]	; (80010dc <_sbrk+0x54>)
 800109c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800109e:	4b0e      	ldr	r3, [pc, #56]	; (80010d8 <_sbrk+0x50>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80010a4:	4b0c      	ldr	r3, [pc, #48]	; (80010d8 <_sbrk+0x50>)
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	4413      	add	r3, r2
 80010ac:	466a      	mov	r2, sp
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d907      	bls.n	80010c2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80010b2:	f002 fabd 	bl	8003630 <__errno>
 80010b6:	4602      	mov	r2, r0
 80010b8:	230c      	movs	r3, #12
 80010ba:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80010bc:	f04f 33ff 	mov.w	r3, #4294967295
 80010c0:	e006      	b.n	80010d0 <_sbrk+0x48>
	}

	heap_end += incr;
 80010c2:	4b05      	ldr	r3, [pc, #20]	; (80010d8 <_sbrk+0x50>)
 80010c4:	681a      	ldr	r2, [r3, #0]
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4413      	add	r3, r2
 80010ca:	4a03      	ldr	r2, [pc, #12]	; (80010d8 <_sbrk+0x50>)
 80010cc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80010ce:	68fb      	ldr	r3, [r7, #12]
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3710      	adds	r7, #16
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	20000204 	.word	0x20000204
 80010dc:	200002d0 	.word	0x200002d0

080010e0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80010e4:	4b15      	ldr	r3, [pc, #84]	; (800113c <SystemInit+0x5c>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a14      	ldr	r2, [pc, #80]	; (800113c <SystemInit+0x5c>)
 80010ea:	f043 0301 	orr.w	r3, r3, #1
 80010ee:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80010f0:	4b12      	ldr	r3, [pc, #72]	; (800113c <SystemInit+0x5c>)
 80010f2:	685a      	ldr	r2, [r3, #4]
 80010f4:	4911      	ldr	r1, [pc, #68]	; (800113c <SystemInit+0x5c>)
 80010f6:	4b12      	ldr	r3, [pc, #72]	; (8001140 <SystemInit+0x60>)
 80010f8:	4013      	ands	r3, r2
 80010fa:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80010fc:	4b0f      	ldr	r3, [pc, #60]	; (800113c <SystemInit+0x5c>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a0e      	ldr	r2, [pc, #56]	; (800113c <SystemInit+0x5c>)
 8001102:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001106:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800110a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800110c:	4b0b      	ldr	r3, [pc, #44]	; (800113c <SystemInit+0x5c>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a0a      	ldr	r2, [pc, #40]	; (800113c <SystemInit+0x5c>)
 8001112:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001116:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001118:	4b08      	ldr	r3, [pc, #32]	; (800113c <SystemInit+0x5c>)
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	4a07      	ldr	r2, [pc, #28]	; (800113c <SystemInit+0x5c>)
 800111e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001122:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001124:	4b05      	ldr	r3, [pc, #20]	; (800113c <SystemInit+0x5c>)
 8001126:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800112a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800112c:	4b05      	ldr	r3, [pc, #20]	; (8001144 <SystemInit+0x64>)
 800112e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001132:	609a      	str	r2, [r3, #8]
#endif 
}
 8001134:	bf00      	nop
 8001136:	46bd      	mov	sp, r7
 8001138:	bc80      	pop	{r7}
 800113a:	4770      	bx	lr
 800113c:	40021000 	.word	0x40021000
 8001140:	f8ff0000 	.word	0xf8ff0000
 8001144:	e000ed00 	.word	0xe000ed00

08001148 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001148:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800114a:	e003      	b.n	8001154 <LoopCopyDataInit>

0800114c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800114c:	4b0b      	ldr	r3, [pc, #44]	; (800117c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800114e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001150:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001152:	3104      	adds	r1, #4

08001154 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001154:	480a      	ldr	r0, [pc, #40]	; (8001180 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001156:	4b0b      	ldr	r3, [pc, #44]	; (8001184 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001158:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800115a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800115c:	d3f6      	bcc.n	800114c <CopyDataInit>
  ldr r2, =_sbss
 800115e:	4a0a      	ldr	r2, [pc, #40]	; (8001188 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001160:	e002      	b.n	8001168 <LoopFillZerobss>

08001162 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001162:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001164:	f842 3b04 	str.w	r3, [r2], #4

08001168 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001168:	4b08      	ldr	r3, [pc, #32]	; (800118c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800116a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800116c:	d3f9      	bcc.n	8001162 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800116e:	f7ff ffb7 	bl	80010e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001172:	f002 fa63 	bl	800363c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001176:	f7ff fcd7 	bl	8000b28 <main>
  bx lr
 800117a:	4770      	bx	lr
  ldr r3, =_sidata
 800117c:	080059c0 	.word	0x080059c0
  ldr r0, =_sdata
 8001180:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001184:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 8001188:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 800118c:	200002d0 	.word	0x200002d0

08001190 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001190:	e7fe      	b.n	8001190 <ADC1_2_IRQHandler>
	...

08001194 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001198:	4b08      	ldr	r3, [pc, #32]	; (80011bc <HAL_Init+0x28>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a07      	ldr	r2, [pc, #28]	; (80011bc <HAL_Init+0x28>)
 800119e:	f043 0310 	orr.w	r3, r3, #16
 80011a2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011a4:	2003      	movs	r0, #3
 80011a6:	f000 fd01 	bl	8001bac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011aa:	2000      	movs	r0, #0
 80011ac:	f000 f808 	bl	80011c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011b0:	f7ff fe5c 	bl	8000e6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011b4:	2300      	movs	r3, #0
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40022000 	.word	0x40022000

080011c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011c8:	4b12      	ldr	r3, [pc, #72]	; (8001214 <HAL_InitTick+0x54>)
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	4b12      	ldr	r3, [pc, #72]	; (8001218 <HAL_InitTick+0x58>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	4619      	mov	r1, r3
 80011d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80011da:	fbb2 f3f3 	udiv	r3, r2, r3
 80011de:	4618      	mov	r0, r3
 80011e0:	f000 fd19 	bl	8001c16 <HAL_SYSTICK_Config>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011ea:	2301      	movs	r3, #1
 80011ec:	e00e      	b.n	800120c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2b0f      	cmp	r3, #15
 80011f2:	d80a      	bhi.n	800120a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011f4:	2200      	movs	r2, #0
 80011f6:	6879      	ldr	r1, [r7, #4]
 80011f8:	f04f 30ff 	mov.w	r0, #4294967295
 80011fc:	f000 fce1 	bl	8001bc2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001200:	4a06      	ldr	r2, [pc, #24]	; (800121c <HAL_InitTick+0x5c>)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001206:	2300      	movs	r3, #0
 8001208:	e000      	b.n	800120c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800120a:	2301      	movs	r3, #1
}
 800120c:	4618      	mov	r0, r3
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	20000000 	.word	0x20000000
 8001218:	20000008 	.word	0x20000008
 800121c:	20000004 	.word	0x20000004

08001220 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001224:	4b05      	ldr	r3, [pc, #20]	; (800123c <HAL_IncTick+0x1c>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	461a      	mov	r2, r3
 800122a:	4b05      	ldr	r3, [pc, #20]	; (8001240 <HAL_IncTick+0x20>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4413      	add	r3, r2
 8001230:	4a03      	ldr	r2, [pc, #12]	; (8001240 <HAL_IncTick+0x20>)
 8001232:	6013      	str	r3, [r2, #0]
}
 8001234:	bf00      	nop
 8001236:	46bd      	mov	sp, r7
 8001238:	bc80      	pop	{r7}
 800123a:	4770      	bx	lr
 800123c:	20000008 	.word	0x20000008
 8001240:	200002c8 	.word	0x200002c8

08001244 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  return uwTick;
 8001248:	4b02      	ldr	r3, [pc, #8]	; (8001254 <HAL_GetTick+0x10>)
 800124a:	681b      	ldr	r3, [r3, #0]
}
 800124c:	4618      	mov	r0, r3
 800124e:	46bd      	mov	sp, r7
 8001250:	bc80      	pop	{r7}
 8001252:	4770      	bx	lr
 8001254:	200002c8 	.word	0x200002c8

08001258 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001260:	f7ff fff0 	bl	8001244 <HAL_GetTick>
 8001264:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001270:	d005      	beq.n	800127e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001272:	4b09      	ldr	r3, [pc, #36]	; (8001298 <HAL_Delay+0x40>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	461a      	mov	r2, r3
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	4413      	add	r3, r2
 800127c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800127e:	bf00      	nop
 8001280:	f7ff ffe0 	bl	8001244 <HAL_GetTick>
 8001284:	4602      	mov	r2, r0
 8001286:	68bb      	ldr	r3, [r7, #8]
 8001288:	1ad3      	subs	r3, r2, r3
 800128a:	68fa      	ldr	r2, [r7, #12]
 800128c:	429a      	cmp	r2, r3
 800128e:	d8f7      	bhi.n	8001280 <HAL_Delay+0x28>
  {
  }
}
 8001290:	bf00      	nop
 8001292:	3710      	adds	r7, #16
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	20000008 	.word	0x20000008

0800129c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012a4:	2300      	movs	r3, #0
 80012a6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80012a8:	2300      	movs	r3, #0
 80012aa:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80012ac:	2300      	movs	r3, #0
 80012ae:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80012b0:	2300      	movs	r3, #0
 80012b2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d101      	bne.n	80012be <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80012ba:	2301      	movs	r3, #1
 80012bc:	e0be      	b.n	800143c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	689b      	ldr	r3, [r3, #8]
 80012c2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d109      	bne.n	80012e0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2200      	movs	r2, #0
 80012d0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	2200      	movs	r2, #0
 80012d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80012da:	6878      	ldr	r0, [r7, #4]
 80012dc:	f7ff fdf8 	bl	8000ed0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f000 faf7 	bl	80018d4 <ADC_ConversionStop_Disable>
 80012e6:	4603      	mov	r3, r0
 80012e8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012ee:	f003 0310 	and.w	r3, r3, #16
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	f040 8099 	bne.w	800142a <HAL_ADC_Init+0x18e>
 80012f8:	7dfb      	ldrb	r3, [r7, #23]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	f040 8095 	bne.w	800142a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001304:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001308:	f023 0302 	bic.w	r3, r3, #2
 800130c:	f043 0202 	orr.w	r2, r3, #2
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800131c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	7b1b      	ldrb	r3, [r3, #12]
 8001322:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001324:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001326:	68ba      	ldr	r2, [r7, #8]
 8001328:	4313      	orrs	r3, r2
 800132a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	689b      	ldr	r3, [r3, #8]
 8001330:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001334:	d003      	beq.n	800133e <HAL_ADC_Init+0xa2>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	689b      	ldr	r3, [r3, #8]
 800133a:	2b01      	cmp	r3, #1
 800133c:	d102      	bne.n	8001344 <HAL_ADC_Init+0xa8>
 800133e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001342:	e000      	b.n	8001346 <HAL_ADC_Init+0xaa>
 8001344:	2300      	movs	r3, #0
 8001346:	693a      	ldr	r2, [r7, #16]
 8001348:	4313      	orrs	r3, r2
 800134a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	7d1b      	ldrb	r3, [r3, #20]
 8001350:	2b01      	cmp	r3, #1
 8001352:	d119      	bne.n	8001388 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	7b1b      	ldrb	r3, [r3, #12]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d109      	bne.n	8001370 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	699b      	ldr	r3, [r3, #24]
 8001360:	3b01      	subs	r3, #1
 8001362:	035a      	lsls	r2, r3, #13
 8001364:	693b      	ldr	r3, [r7, #16]
 8001366:	4313      	orrs	r3, r2
 8001368:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800136c:	613b      	str	r3, [r7, #16]
 800136e:	e00b      	b.n	8001388 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001374:	f043 0220 	orr.w	r2, r3, #32
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001380:	f043 0201 	orr.w	r2, r3, #1
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	693a      	ldr	r2, [r7, #16]
 8001398:	430a      	orrs	r2, r1
 800139a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	689a      	ldr	r2, [r3, #8]
 80013a2:	4b28      	ldr	r3, [pc, #160]	; (8001444 <HAL_ADC_Init+0x1a8>)
 80013a4:	4013      	ands	r3, r2
 80013a6:	687a      	ldr	r2, [r7, #4]
 80013a8:	6812      	ldr	r2, [r2, #0]
 80013aa:	68b9      	ldr	r1, [r7, #8]
 80013ac:	430b      	orrs	r3, r1
 80013ae:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	689b      	ldr	r3, [r3, #8]
 80013b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80013b8:	d003      	beq.n	80013c2 <HAL_ADC_Init+0x126>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	689b      	ldr	r3, [r3, #8]
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d104      	bne.n	80013cc <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	691b      	ldr	r3, [r3, #16]
 80013c6:	3b01      	subs	r3, #1
 80013c8:	051b      	lsls	r3, r3, #20
 80013ca:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013d2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	68fa      	ldr	r2, [r7, #12]
 80013dc:	430a      	orrs	r2, r1
 80013de:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	689a      	ldr	r2, [r3, #8]
 80013e6:	4b18      	ldr	r3, [pc, #96]	; (8001448 <HAL_ADC_Init+0x1ac>)
 80013e8:	4013      	ands	r3, r2
 80013ea:	68ba      	ldr	r2, [r7, #8]
 80013ec:	429a      	cmp	r2, r3
 80013ee:	d10b      	bne.n	8001408 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2200      	movs	r2, #0
 80013f4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013fa:	f023 0303 	bic.w	r3, r3, #3
 80013fe:	f043 0201 	orr.w	r2, r3, #1
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001406:	e018      	b.n	800143a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800140c:	f023 0312 	bic.w	r3, r3, #18
 8001410:	f043 0210 	orr.w	r2, r3, #16
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800141c:	f043 0201 	orr.w	r2, r3, #1
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001424:	2301      	movs	r3, #1
 8001426:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001428:	e007      	b.n	800143a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800142e:	f043 0210 	orr.w	r2, r3, #16
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001436:	2301      	movs	r3, #1
 8001438:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800143a:	7dfb      	ldrb	r3, [r7, #23]
}
 800143c:	4618      	mov	r0, r3
 800143e:	3718      	adds	r7, #24
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	ffe1f7fd 	.word	0xffe1f7fd
 8001448:	ff1f0efe 	.word	0xff1f0efe

0800144c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af00      	add	r7, sp, #0
 8001452:	60f8      	str	r0, [r7, #12]
 8001454:	60b9      	str	r1, [r7, #8]
 8001456:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001458:	2300      	movs	r3, #0
 800145a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4a64      	ldr	r2, [pc, #400]	; (80015f4 <HAL_ADC_Start_DMA+0x1a8>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d004      	beq.n	8001470 <HAL_ADC_Start_DMA+0x24>
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a63      	ldr	r2, [pc, #396]	; (80015f8 <HAL_ADC_Start_DMA+0x1ac>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d106      	bne.n	800147e <HAL_ADC_Start_DMA+0x32>
 8001470:	4b60      	ldr	r3, [pc, #384]	; (80015f4 <HAL_ADC_Start_DMA+0x1a8>)
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001478:	2b00      	cmp	r3, #0
 800147a:	f040 80b3 	bne.w	80015e4 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001484:	2b01      	cmp	r3, #1
 8001486:	d101      	bne.n	800148c <HAL_ADC_Start_DMA+0x40>
 8001488:	2302      	movs	r3, #2
 800148a:	e0ae      	b.n	80015ea <HAL_ADC_Start_DMA+0x19e>
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	2201      	movs	r2, #1
 8001490:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001494:	68f8      	ldr	r0, [r7, #12]
 8001496:	f000 f9cb 	bl	8001830 <ADC_Enable>
 800149a:	4603      	mov	r3, r0
 800149c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800149e:	7dfb      	ldrb	r3, [r7, #23]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	f040 809a 	bne.w	80015da <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014aa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80014ae:	f023 0301 	bic.w	r3, r3, #1
 80014b2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4a4e      	ldr	r2, [pc, #312]	; (80015f8 <HAL_ADC_Start_DMA+0x1ac>)
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d105      	bne.n	80014d0 <HAL_ADC_Start_DMA+0x84>
 80014c4:	4b4b      	ldr	r3, [pc, #300]	; (80015f4 <HAL_ADC_Start_DMA+0x1a8>)
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d115      	bne.n	80014fc <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014d4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d026      	beq.n	8001538 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014ee:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80014f2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80014fa:	e01d      	b.n	8001538 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001500:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a39      	ldr	r2, [pc, #228]	; (80015f4 <HAL_ADC_Start_DMA+0x1a8>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d004      	beq.n	800151c <HAL_ADC_Start_DMA+0xd0>
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a38      	ldr	r2, [pc, #224]	; (80015f8 <HAL_ADC_Start_DMA+0x1ac>)
 8001518:	4293      	cmp	r3, r2
 800151a:	d10d      	bne.n	8001538 <HAL_ADC_Start_DMA+0xec>
 800151c:	4b35      	ldr	r3, [pc, #212]	; (80015f4 <HAL_ADC_Start_DMA+0x1a8>)
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001524:	2b00      	cmp	r3, #0
 8001526:	d007      	beq.n	8001538 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800152c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001530:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800153c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001540:	2b00      	cmp	r3, #0
 8001542:	d006      	beq.n	8001552 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001548:	f023 0206 	bic.w	r2, r3, #6
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	62da      	str	r2, [r3, #44]	; 0x2c
 8001550:	e002      	b.n	8001558 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	2200      	movs	r2, #0
 8001556:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	2200      	movs	r2, #0
 800155c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	6a1b      	ldr	r3, [r3, #32]
 8001564:	4a25      	ldr	r2, [pc, #148]	; (80015fc <HAL_ADC_Start_DMA+0x1b0>)
 8001566:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	6a1b      	ldr	r3, [r3, #32]
 800156c:	4a24      	ldr	r2, [pc, #144]	; (8001600 <HAL_ADC_Start_DMA+0x1b4>)
 800156e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	6a1b      	ldr	r3, [r3, #32]
 8001574:	4a23      	ldr	r2, [pc, #140]	; (8001604 <HAL_ADC_Start_DMA+0x1b8>)
 8001576:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f06f 0202 	mvn.w	r2, #2
 8001580:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	689a      	ldr	r2, [r3, #8]
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001590:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	6a18      	ldr	r0, [r3, #32]
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	334c      	adds	r3, #76	; 0x4c
 800159c:	4619      	mov	r1, r3
 800159e:	68ba      	ldr	r2, [r7, #8]
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	f000 fb9f 	bl	8001ce4 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80015b0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80015b4:	d108      	bne.n	80015c8 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	689a      	ldr	r2, [r3, #8]
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80015c4:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80015c6:	e00f      	b.n	80015e8 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	689a      	ldr	r2, [r3, #8]
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80015d6:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80015d8:	e006      	b.n	80015e8 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	2200      	movs	r2, #0
 80015de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80015e2:	e001      	b.n	80015e8 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80015e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3718      	adds	r7, #24
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	40012400 	.word	0x40012400
 80015f8:	40012800 	.word	0x40012800
 80015fc:	08001949 	.word	0x08001949
 8001600:	080019c5 	.word	0x080019c5
 8001604:	080019e1 	.word	0x080019e1

08001608 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001610:	bf00      	nop
 8001612:	370c      	adds	r7, #12
 8001614:	46bd      	mov	sp, r7
 8001616:	bc80      	pop	{r7}
 8001618:	4770      	bx	lr

0800161a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800161a:	b480      	push	{r7}
 800161c:	b083      	sub	sp, #12
 800161e:	af00      	add	r7, sp, #0
 8001620:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001622:	bf00      	nop
 8001624:	370c      	adds	r7, #12
 8001626:	46bd      	mov	sp, r7
 8001628:	bc80      	pop	{r7}
 800162a:	4770      	bx	lr

0800162c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001634:	bf00      	nop
 8001636:	370c      	adds	r7, #12
 8001638:	46bd      	mov	sp, r7
 800163a:	bc80      	pop	{r7}
 800163c:	4770      	bx	lr
	...

08001640 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001640:	b480      	push	{r7}
 8001642:	b085      	sub	sp, #20
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800164a:	2300      	movs	r3, #0
 800164c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800164e:	2300      	movs	r3, #0
 8001650:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001658:	2b01      	cmp	r3, #1
 800165a:	d101      	bne.n	8001660 <HAL_ADC_ConfigChannel+0x20>
 800165c:	2302      	movs	r3, #2
 800165e:	e0dc      	b.n	800181a <HAL_ADC_ConfigChannel+0x1da>
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2201      	movs	r2, #1
 8001664:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	2b06      	cmp	r3, #6
 800166e:	d81c      	bhi.n	80016aa <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	685a      	ldr	r2, [r3, #4]
 800167a:	4613      	mov	r3, r2
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	4413      	add	r3, r2
 8001680:	3b05      	subs	r3, #5
 8001682:	221f      	movs	r2, #31
 8001684:	fa02 f303 	lsl.w	r3, r2, r3
 8001688:	43db      	mvns	r3, r3
 800168a:	4019      	ands	r1, r3
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	6818      	ldr	r0, [r3, #0]
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	685a      	ldr	r2, [r3, #4]
 8001694:	4613      	mov	r3, r2
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	4413      	add	r3, r2
 800169a:	3b05      	subs	r3, #5
 800169c:	fa00 f203 	lsl.w	r2, r0, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	430a      	orrs	r2, r1
 80016a6:	635a      	str	r2, [r3, #52]	; 0x34
 80016a8:	e03c      	b.n	8001724 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	2b0c      	cmp	r3, #12
 80016b0:	d81c      	bhi.n	80016ec <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	685a      	ldr	r2, [r3, #4]
 80016bc:	4613      	mov	r3, r2
 80016be:	009b      	lsls	r3, r3, #2
 80016c0:	4413      	add	r3, r2
 80016c2:	3b23      	subs	r3, #35	; 0x23
 80016c4:	221f      	movs	r2, #31
 80016c6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ca:	43db      	mvns	r3, r3
 80016cc:	4019      	ands	r1, r3
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	6818      	ldr	r0, [r3, #0]
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	685a      	ldr	r2, [r3, #4]
 80016d6:	4613      	mov	r3, r2
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	4413      	add	r3, r2
 80016dc:	3b23      	subs	r3, #35	; 0x23
 80016de:	fa00 f203 	lsl.w	r2, r0, r3
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	430a      	orrs	r2, r1
 80016e8:	631a      	str	r2, [r3, #48]	; 0x30
 80016ea:	e01b      	b.n	8001724 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	685a      	ldr	r2, [r3, #4]
 80016f6:	4613      	mov	r3, r2
 80016f8:	009b      	lsls	r3, r3, #2
 80016fa:	4413      	add	r3, r2
 80016fc:	3b41      	subs	r3, #65	; 0x41
 80016fe:	221f      	movs	r2, #31
 8001700:	fa02 f303 	lsl.w	r3, r2, r3
 8001704:	43db      	mvns	r3, r3
 8001706:	4019      	ands	r1, r3
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	6818      	ldr	r0, [r3, #0]
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685a      	ldr	r2, [r3, #4]
 8001710:	4613      	mov	r3, r2
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	4413      	add	r3, r2
 8001716:	3b41      	subs	r3, #65	; 0x41
 8001718:	fa00 f203 	lsl.w	r2, r0, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	430a      	orrs	r2, r1
 8001722:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2b09      	cmp	r3, #9
 800172a:	d91c      	bls.n	8001766 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	68d9      	ldr	r1, [r3, #12]
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	681a      	ldr	r2, [r3, #0]
 8001736:	4613      	mov	r3, r2
 8001738:	005b      	lsls	r3, r3, #1
 800173a:	4413      	add	r3, r2
 800173c:	3b1e      	subs	r3, #30
 800173e:	2207      	movs	r2, #7
 8001740:	fa02 f303 	lsl.w	r3, r2, r3
 8001744:	43db      	mvns	r3, r3
 8001746:	4019      	ands	r1, r3
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	6898      	ldr	r0, [r3, #8]
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	4613      	mov	r3, r2
 8001752:	005b      	lsls	r3, r3, #1
 8001754:	4413      	add	r3, r2
 8001756:	3b1e      	subs	r3, #30
 8001758:	fa00 f203 	lsl.w	r2, r0, r3
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	430a      	orrs	r2, r1
 8001762:	60da      	str	r2, [r3, #12]
 8001764:	e019      	b.n	800179a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	6919      	ldr	r1, [r3, #16]
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	4613      	mov	r3, r2
 8001772:	005b      	lsls	r3, r3, #1
 8001774:	4413      	add	r3, r2
 8001776:	2207      	movs	r2, #7
 8001778:	fa02 f303 	lsl.w	r3, r2, r3
 800177c:	43db      	mvns	r3, r3
 800177e:	4019      	ands	r1, r3
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	6898      	ldr	r0, [r3, #8]
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	4613      	mov	r3, r2
 800178a:	005b      	lsls	r3, r3, #1
 800178c:	4413      	add	r3, r2
 800178e:	fa00 f203 	lsl.w	r2, r0, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	430a      	orrs	r2, r1
 8001798:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	2b10      	cmp	r3, #16
 80017a0:	d003      	beq.n	80017aa <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80017a6:	2b11      	cmp	r3, #17
 80017a8:	d132      	bne.n	8001810 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a1d      	ldr	r2, [pc, #116]	; (8001824 <HAL_ADC_ConfigChannel+0x1e4>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d125      	bne.n	8001800 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	689b      	ldr	r3, [r3, #8]
 80017ba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d126      	bne.n	8001810 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	689a      	ldr	r2, [r3, #8]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80017d0:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	2b10      	cmp	r3, #16
 80017d8:	d11a      	bne.n	8001810 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80017da:	4b13      	ldr	r3, [pc, #76]	; (8001828 <HAL_ADC_ConfigChannel+0x1e8>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4a13      	ldr	r2, [pc, #76]	; (800182c <HAL_ADC_ConfigChannel+0x1ec>)
 80017e0:	fba2 2303 	umull	r2, r3, r2, r3
 80017e4:	0c9a      	lsrs	r2, r3, #18
 80017e6:	4613      	mov	r3, r2
 80017e8:	009b      	lsls	r3, r3, #2
 80017ea:	4413      	add	r3, r2
 80017ec:	005b      	lsls	r3, r3, #1
 80017ee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80017f0:	e002      	b.n	80017f8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80017f2:	68bb      	ldr	r3, [r7, #8]
 80017f4:	3b01      	subs	r3, #1
 80017f6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d1f9      	bne.n	80017f2 <HAL_ADC_ConfigChannel+0x1b2>
 80017fe:	e007      	b.n	8001810 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001804:	f043 0220 	orr.w	r2, r3, #32
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800180c:	2301      	movs	r3, #1
 800180e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2200      	movs	r2, #0
 8001814:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001818:	7bfb      	ldrb	r3, [r7, #15]
}
 800181a:	4618      	mov	r0, r3
 800181c:	3714      	adds	r7, #20
 800181e:	46bd      	mov	sp, r7
 8001820:	bc80      	pop	{r7}
 8001822:	4770      	bx	lr
 8001824:	40012400 	.word	0x40012400
 8001828:	20000000 	.word	0x20000000
 800182c:	431bde83 	.word	0x431bde83

08001830 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b084      	sub	sp, #16
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001838:	2300      	movs	r3, #0
 800183a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800183c:	2300      	movs	r3, #0
 800183e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	f003 0301 	and.w	r3, r3, #1
 800184a:	2b01      	cmp	r3, #1
 800184c:	d039      	beq.n	80018c2 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	689a      	ldr	r2, [r3, #8]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f042 0201 	orr.w	r2, r2, #1
 800185c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800185e:	4b1b      	ldr	r3, [pc, #108]	; (80018cc <ADC_Enable+0x9c>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a1b      	ldr	r2, [pc, #108]	; (80018d0 <ADC_Enable+0xa0>)
 8001864:	fba2 2303 	umull	r2, r3, r2, r3
 8001868:	0c9b      	lsrs	r3, r3, #18
 800186a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800186c:	e002      	b.n	8001874 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	3b01      	subs	r3, #1
 8001872:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001874:	68bb      	ldr	r3, [r7, #8]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d1f9      	bne.n	800186e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800187a:	f7ff fce3 	bl	8001244 <HAL_GetTick>
 800187e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001880:	e018      	b.n	80018b4 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001882:	f7ff fcdf 	bl	8001244 <HAL_GetTick>
 8001886:	4602      	mov	r2, r0
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	1ad3      	subs	r3, r2, r3
 800188c:	2b02      	cmp	r3, #2
 800188e:	d911      	bls.n	80018b4 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001894:	f043 0210 	orr.w	r2, r3, #16
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018a0:	f043 0201 	orr.w	r2, r3, #1
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2200      	movs	r2, #0
 80018ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	e007      	b.n	80018c4 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	f003 0301 	and.w	r3, r3, #1
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d1df      	bne.n	8001882 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80018c2:	2300      	movs	r3, #0
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	3710      	adds	r7, #16
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	20000000 	.word	0x20000000
 80018d0:	431bde83 	.word	0x431bde83

080018d4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80018dc:	2300      	movs	r3, #0
 80018de:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	f003 0301 	and.w	r3, r3, #1
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d127      	bne.n	800193e <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	689a      	ldr	r2, [r3, #8]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f022 0201 	bic.w	r2, r2, #1
 80018fc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80018fe:	f7ff fca1 	bl	8001244 <HAL_GetTick>
 8001902:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001904:	e014      	b.n	8001930 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001906:	f7ff fc9d 	bl	8001244 <HAL_GetTick>
 800190a:	4602      	mov	r2, r0
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	1ad3      	subs	r3, r2, r3
 8001910:	2b02      	cmp	r3, #2
 8001912:	d90d      	bls.n	8001930 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001918:	f043 0210 	orr.w	r2, r3, #16
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001924:	f043 0201 	orr.w	r2, r3, #1
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	e007      	b.n	8001940 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	f003 0301 	and.w	r3, r3, #1
 800193a:	2b01      	cmp	r3, #1
 800193c:	d0e3      	beq.n	8001906 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800193e:	2300      	movs	r3, #0
}
 8001940:	4618      	mov	r0, r3
 8001942:	3710      	adds	r7, #16
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}

08001948 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001954:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800195a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800195e:	2b00      	cmp	r3, #0
 8001960:	d127      	bne.n	80019b2 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001966:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001978:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800197c:	d115      	bne.n	80019aa <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001982:	2b00      	cmp	r3, #0
 8001984:	d111      	bne.n	80019aa <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800198a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001996:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800199a:	2b00      	cmp	r3, #0
 800199c:	d105      	bne.n	80019aa <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019a2:	f043 0201 	orr.w	r2, r3, #1
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80019aa:	68f8      	ldr	r0, [r7, #12]
 80019ac:	f7ff fe2c 	bl	8001608 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80019b0:	e004      	b.n	80019bc <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	6a1b      	ldr	r3, [r3, #32]
 80019b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b8:	6878      	ldr	r0, [r7, #4]
 80019ba:	4798      	blx	r3
}
 80019bc:	bf00      	nop
 80019be:	3710      	adds	r7, #16
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}

080019c4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019d0:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80019d2:	68f8      	ldr	r0, [r7, #12]
 80019d4:	f7ff fe21 	bl	800161a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80019d8:	bf00      	nop
 80019da:	3710      	adds	r7, #16
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}

080019e0 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ec:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019f2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019fe:	f043 0204 	orr.w	r2, r3, #4
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001a06:	68f8      	ldr	r0, [r7, #12]
 8001a08:	f7ff fe10 	bl	800162c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001a0c:	bf00      	nop
 8001a0e:	3710      	adds	r7, #16
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b085      	sub	sp, #20
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	f003 0307 	and.w	r3, r3, #7
 8001a22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a24:	4b0c      	ldr	r3, [pc, #48]	; (8001a58 <__NVIC_SetPriorityGrouping+0x44>)
 8001a26:	68db      	ldr	r3, [r3, #12]
 8001a28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a2a:	68ba      	ldr	r2, [r7, #8]
 8001a2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a30:	4013      	ands	r3, r2
 8001a32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a46:	4a04      	ldr	r2, [pc, #16]	; (8001a58 <__NVIC_SetPriorityGrouping+0x44>)
 8001a48:	68bb      	ldr	r3, [r7, #8]
 8001a4a:	60d3      	str	r3, [r2, #12]
}
 8001a4c:	bf00      	nop
 8001a4e:	3714      	adds	r7, #20
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bc80      	pop	{r7}
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	e000ed00 	.word	0xe000ed00

08001a5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a60:	4b04      	ldr	r3, [pc, #16]	; (8001a74 <__NVIC_GetPriorityGrouping+0x18>)
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	0a1b      	lsrs	r3, r3, #8
 8001a66:	f003 0307 	and.w	r3, r3, #7
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bc80      	pop	{r7}
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	e000ed00 	.word	0xe000ed00

08001a78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	4603      	mov	r3, r0
 8001a80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	db0b      	blt.n	8001aa2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a8a:	79fb      	ldrb	r3, [r7, #7]
 8001a8c:	f003 021f 	and.w	r2, r3, #31
 8001a90:	4906      	ldr	r1, [pc, #24]	; (8001aac <__NVIC_EnableIRQ+0x34>)
 8001a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a96:	095b      	lsrs	r3, r3, #5
 8001a98:	2001      	movs	r0, #1
 8001a9a:	fa00 f202 	lsl.w	r2, r0, r2
 8001a9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001aa2:	bf00      	nop
 8001aa4:	370c      	adds	r7, #12
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bc80      	pop	{r7}
 8001aaa:	4770      	bx	lr
 8001aac:	e000e100 	.word	0xe000e100

08001ab0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	6039      	str	r1, [r7, #0]
 8001aba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001abc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	db0a      	blt.n	8001ada <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	b2da      	uxtb	r2, r3
 8001ac8:	490c      	ldr	r1, [pc, #48]	; (8001afc <__NVIC_SetPriority+0x4c>)
 8001aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ace:	0112      	lsls	r2, r2, #4
 8001ad0:	b2d2      	uxtb	r2, r2
 8001ad2:	440b      	add	r3, r1
 8001ad4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ad8:	e00a      	b.n	8001af0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	b2da      	uxtb	r2, r3
 8001ade:	4908      	ldr	r1, [pc, #32]	; (8001b00 <__NVIC_SetPriority+0x50>)
 8001ae0:	79fb      	ldrb	r3, [r7, #7]
 8001ae2:	f003 030f 	and.w	r3, r3, #15
 8001ae6:	3b04      	subs	r3, #4
 8001ae8:	0112      	lsls	r2, r2, #4
 8001aea:	b2d2      	uxtb	r2, r2
 8001aec:	440b      	add	r3, r1
 8001aee:	761a      	strb	r2, [r3, #24]
}
 8001af0:	bf00      	nop
 8001af2:	370c      	adds	r7, #12
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bc80      	pop	{r7}
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	e000e100 	.word	0xe000e100
 8001b00:	e000ed00 	.word	0xe000ed00

08001b04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b089      	sub	sp, #36	; 0x24
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	60f8      	str	r0, [r7, #12]
 8001b0c:	60b9      	str	r1, [r7, #8]
 8001b0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	f003 0307 	and.w	r3, r3, #7
 8001b16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b18:	69fb      	ldr	r3, [r7, #28]
 8001b1a:	f1c3 0307 	rsb	r3, r3, #7
 8001b1e:	2b04      	cmp	r3, #4
 8001b20:	bf28      	it	cs
 8001b22:	2304      	movcs	r3, #4
 8001b24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b26:	69fb      	ldr	r3, [r7, #28]
 8001b28:	3304      	adds	r3, #4
 8001b2a:	2b06      	cmp	r3, #6
 8001b2c:	d902      	bls.n	8001b34 <NVIC_EncodePriority+0x30>
 8001b2e:	69fb      	ldr	r3, [r7, #28]
 8001b30:	3b03      	subs	r3, #3
 8001b32:	e000      	b.n	8001b36 <NVIC_EncodePriority+0x32>
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b38:	f04f 32ff 	mov.w	r2, #4294967295
 8001b3c:	69bb      	ldr	r3, [r7, #24]
 8001b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b42:	43da      	mvns	r2, r3
 8001b44:	68bb      	ldr	r3, [r7, #8]
 8001b46:	401a      	ands	r2, r3
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b4c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	fa01 f303 	lsl.w	r3, r1, r3
 8001b56:	43d9      	mvns	r1, r3
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b5c:	4313      	orrs	r3, r2
         );
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3724      	adds	r7, #36	; 0x24
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bc80      	pop	{r7}
 8001b66:	4770      	bx	lr

08001b68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	3b01      	subs	r3, #1
 8001b74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b78:	d301      	bcc.n	8001b7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e00f      	b.n	8001b9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b7e:	4a0a      	ldr	r2, [pc, #40]	; (8001ba8 <SysTick_Config+0x40>)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	3b01      	subs	r3, #1
 8001b84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b86:	210f      	movs	r1, #15
 8001b88:	f04f 30ff 	mov.w	r0, #4294967295
 8001b8c:	f7ff ff90 	bl	8001ab0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b90:	4b05      	ldr	r3, [pc, #20]	; (8001ba8 <SysTick_Config+0x40>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b96:	4b04      	ldr	r3, [pc, #16]	; (8001ba8 <SysTick_Config+0x40>)
 8001b98:	2207      	movs	r2, #7
 8001b9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b9c:	2300      	movs	r3, #0
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3708      	adds	r7, #8
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	e000e010 	.word	0xe000e010

08001bac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bb4:	6878      	ldr	r0, [r7, #4]
 8001bb6:	f7ff ff2d 	bl	8001a14 <__NVIC_SetPriorityGrouping>
}
 8001bba:	bf00      	nop
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}

08001bc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bc2:	b580      	push	{r7, lr}
 8001bc4:	b086      	sub	sp, #24
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	4603      	mov	r3, r0
 8001bca:	60b9      	str	r1, [r7, #8]
 8001bcc:	607a      	str	r2, [r7, #4]
 8001bce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bd4:	f7ff ff42 	bl	8001a5c <__NVIC_GetPriorityGrouping>
 8001bd8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	68b9      	ldr	r1, [r7, #8]
 8001bde:	6978      	ldr	r0, [r7, #20]
 8001be0:	f7ff ff90 	bl	8001b04 <NVIC_EncodePriority>
 8001be4:	4602      	mov	r2, r0
 8001be6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bea:	4611      	mov	r1, r2
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7ff ff5f 	bl	8001ab0 <__NVIC_SetPriority>
}
 8001bf2:	bf00      	nop
 8001bf4:	3718      	adds	r7, #24
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}

08001bfa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bfa:	b580      	push	{r7, lr}
 8001bfc:	b082      	sub	sp, #8
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	4603      	mov	r3, r0
 8001c02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f7ff ff35 	bl	8001a78 <__NVIC_EnableIRQ>
}
 8001c0e:	bf00      	nop
 8001c10:	3708      	adds	r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}

08001c16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c16:	b580      	push	{r7, lr}
 8001c18:	b082      	sub	sp, #8
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c1e:	6878      	ldr	r0, [r7, #4]
 8001c20:	f7ff ffa2 	bl	8001b68 <SysTick_Config>
 8001c24:	4603      	mov	r3, r0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
	...

08001c30 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b085      	sub	sp, #20
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d101      	bne.n	8001c46 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e043      	b.n	8001cce <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	461a      	mov	r2, r3
 8001c4c:	4b22      	ldr	r3, [pc, #136]	; (8001cd8 <HAL_DMA_Init+0xa8>)
 8001c4e:	4413      	add	r3, r2
 8001c50:	4a22      	ldr	r2, [pc, #136]	; (8001cdc <HAL_DMA_Init+0xac>)
 8001c52:	fba2 2303 	umull	r2, r3, r2, r3
 8001c56:	091b      	lsrs	r3, r3, #4
 8001c58:	009a      	lsls	r2, r3, #2
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4a1f      	ldr	r2, [pc, #124]	; (8001ce0 <HAL_DMA_Init+0xb0>)
 8001c62:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2202      	movs	r2, #2
 8001c68:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001c7a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001c7e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001c88:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	68db      	ldr	r3, [r3, #12]
 8001c8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c94:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	695b      	ldr	r3, [r3, #20]
 8001c9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ca0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	69db      	ldr	r3, [r3, #28]
 8001ca6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001ca8:	68fa      	ldr	r2, [r7, #12]
 8001caa:	4313      	orrs	r3, r2
 8001cac:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	68fa      	ldr	r2, [r7, #12]
 8001cb4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001ccc:	2300      	movs	r3, #0
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	3714      	adds	r7, #20
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bc80      	pop	{r7}
 8001cd6:	4770      	bx	lr
 8001cd8:	bffdfff8 	.word	0xbffdfff8
 8001cdc:	cccccccd 	.word	0xcccccccd
 8001ce0:	40020000 	.word	0x40020000

08001ce4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b086      	sub	sp, #24
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	60f8      	str	r0, [r7, #12]
 8001cec:	60b9      	str	r1, [r7, #8]
 8001cee:	607a      	str	r2, [r7, #4]
 8001cf0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d101      	bne.n	8001d04 <HAL_DMA_Start_IT+0x20>
 8001d00:	2302      	movs	r3, #2
 8001d02:	e04a      	b.n	8001d9a <HAL_DMA_Start_IT+0xb6>
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	2201      	movs	r2, #1
 8001d08:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d13a      	bne.n	8001d8c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	2202      	movs	r2, #2
 8001d1a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	2200      	movs	r2, #0
 8001d22:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f022 0201 	bic.w	r2, r2, #1
 8001d32:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	687a      	ldr	r2, [r7, #4]
 8001d38:	68b9      	ldr	r1, [r7, #8]
 8001d3a:	68f8      	ldr	r0, [r7, #12]
 8001d3c:	f000 f9ae 	bl	800209c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d008      	beq.n	8001d5a <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f042 020e 	orr.w	r2, r2, #14
 8001d56:	601a      	str	r2, [r3, #0]
 8001d58:	e00f      	b.n	8001d7a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f022 0204 	bic.w	r2, r2, #4
 8001d68:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f042 020a 	orr.w	r2, r2, #10
 8001d78:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f042 0201 	orr.w	r2, r2, #1
 8001d88:	601a      	str	r2, [r3, #0]
 8001d8a:	e005      	b.n	8001d98 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001d94:	2302      	movs	r3, #2
 8001d96:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001d98:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3718      	adds	r7, #24
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
	...

08001da4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001dac:	2300      	movs	r3, #0
 8001dae:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001db6:	2b02      	cmp	r3, #2
 8001db8:	d005      	beq.n	8001dc6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2204      	movs	r2, #4
 8001dbe:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	73fb      	strb	r3, [r7, #15]
 8001dc4:	e051      	b.n	8001e6a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f022 020e 	bic.w	r2, r2, #14
 8001dd4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	681a      	ldr	r2, [r3, #0]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f022 0201 	bic.w	r2, r2, #1
 8001de4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a22      	ldr	r2, [pc, #136]	; (8001e74 <HAL_DMA_Abort_IT+0xd0>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d029      	beq.n	8001e44 <HAL_DMA_Abort_IT+0xa0>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a20      	ldr	r2, [pc, #128]	; (8001e78 <HAL_DMA_Abort_IT+0xd4>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d022      	beq.n	8001e40 <HAL_DMA_Abort_IT+0x9c>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a1f      	ldr	r2, [pc, #124]	; (8001e7c <HAL_DMA_Abort_IT+0xd8>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d01a      	beq.n	8001e3a <HAL_DMA_Abort_IT+0x96>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a1d      	ldr	r2, [pc, #116]	; (8001e80 <HAL_DMA_Abort_IT+0xdc>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d012      	beq.n	8001e34 <HAL_DMA_Abort_IT+0x90>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4a1c      	ldr	r2, [pc, #112]	; (8001e84 <HAL_DMA_Abort_IT+0xe0>)
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d00a      	beq.n	8001e2e <HAL_DMA_Abort_IT+0x8a>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a1a      	ldr	r2, [pc, #104]	; (8001e88 <HAL_DMA_Abort_IT+0xe4>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d102      	bne.n	8001e28 <HAL_DMA_Abort_IT+0x84>
 8001e22:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001e26:	e00e      	b.n	8001e46 <HAL_DMA_Abort_IT+0xa2>
 8001e28:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001e2c:	e00b      	b.n	8001e46 <HAL_DMA_Abort_IT+0xa2>
 8001e2e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e32:	e008      	b.n	8001e46 <HAL_DMA_Abort_IT+0xa2>
 8001e34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e38:	e005      	b.n	8001e46 <HAL_DMA_Abort_IT+0xa2>
 8001e3a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e3e:	e002      	b.n	8001e46 <HAL_DMA_Abort_IT+0xa2>
 8001e40:	2310      	movs	r3, #16
 8001e42:	e000      	b.n	8001e46 <HAL_DMA_Abort_IT+0xa2>
 8001e44:	2301      	movs	r3, #1
 8001e46:	4a11      	ldr	r2, [pc, #68]	; (8001e8c <HAL_DMA_Abort_IT+0xe8>)
 8001e48:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2200      	movs	r2, #0
 8001e56:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d003      	beq.n	8001e6a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e66:	6878      	ldr	r0, [r7, #4]
 8001e68:	4798      	blx	r3
    } 
  }
  return status;
 8001e6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3710      	adds	r7, #16
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	40020008 	.word	0x40020008
 8001e78:	4002001c 	.word	0x4002001c
 8001e7c:	40020030 	.word	0x40020030
 8001e80:	40020044 	.word	0x40020044
 8001e84:	40020058 	.word	0x40020058
 8001e88:	4002006c 	.word	0x4002006c
 8001e8c:	40020000 	.word	0x40020000

08001e90 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b084      	sub	sp, #16
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eac:	2204      	movs	r2, #4
 8001eae:	409a      	lsls	r2, r3
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d04f      	beq.n	8001f58 <HAL_DMA_IRQHandler+0xc8>
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	f003 0304 	and.w	r3, r3, #4
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d04a      	beq.n	8001f58 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f003 0320 	and.w	r3, r3, #32
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d107      	bne.n	8001ee0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f022 0204 	bic.w	r2, r2, #4
 8001ede:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a66      	ldr	r2, [pc, #408]	; (8002080 <HAL_DMA_IRQHandler+0x1f0>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d029      	beq.n	8001f3e <HAL_DMA_IRQHandler+0xae>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a65      	ldr	r2, [pc, #404]	; (8002084 <HAL_DMA_IRQHandler+0x1f4>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d022      	beq.n	8001f3a <HAL_DMA_IRQHandler+0xaa>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a63      	ldr	r2, [pc, #396]	; (8002088 <HAL_DMA_IRQHandler+0x1f8>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d01a      	beq.n	8001f34 <HAL_DMA_IRQHandler+0xa4>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a62      	ldr	r2, [pc, #392]	; (800208c <HAL_DMA_IRQHandler+0x1fc>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d012      	beq.n	8001f2e <HAL_DMA_IRQHandler+0x9e>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a60      	ldr	r2, [pc, #384]	; (8002090 <HAL_DMA_IRQHandler+0x200>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d00a      	beq.n	8001f28 <HAL_DMA_IRQHandler+0x98>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a5f      	ldr	r2, [pc, #380]	; (8002094 <HAL_DMA_IRQHandler+0x204>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d102      	bne.n	8001f22 <HAL_DMA_IRQHandler+0x92>
 8001f1c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001f20:	e00e      	b.n	8001f40 <HAL_DMA_IRQHandler+0xb0>
 8001f22:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001f26:	e00b      	b.n	8001f40 <HAL_DMA_IRQHandler+0xb0>
 8001f28:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001f2c:	e008      	b.n	8001f40 <HAL_DMA_IRQHandler+0xb0>
 8001f2e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001f32:	e005      	b.n	8001f40 <HAL_DMA_IRQHandler+0xb0>
 8001f34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f38:	e002      	b.n	8001f40 <HAL_DMA_IRQHandler+0xb0>
 8001f3a:	2340      	movs	r3, #64	; 0x40
 8001f3c:	e000      	b.n	8001f40 <HAL_DMA_IRQHandler+0xb0>
 8001f3e:	2304      	movs	r3, #4
 8001f40:	4a55      	ldr	r2, [pc, #340]	; (8002098 <HAL_DMA_IRQHandler+0x208>)
 8001f42:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	f000 8094 	beq.w	8002076 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001f56:	e08e      	b.n	8002076 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5c:	2202      	movs	r2, #2
 8001f5e:	409a      	lsls	r2, r3
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	4013      	ands	r3, r2
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d056      	beq.n	8002016 <HAL_DMA_IRQHandler+0x186>
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	f003 0302 	and.w	r3, r3, #2
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d051      	beq.n	8002016 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 0320 	and.w	r3, r3, #32
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d10b      	bne.n	8001f98 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f022 020a 	bic.w	r2, r2, #10
 8001f8e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2201      	movs	r2, #1
 8001f94:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a38      	ldr	r2, [pc, #224]	; (8002080 <HAL_DMA_IRQHandler+0x1f0>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d029      	beq.n	8001ff6 <HAL_DMA_IRQHandler+0x166>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a37      	ldr	r2, [pc, #220]	; (8002084 <HAL_DMA_IRQHandler+0x1f4>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d022      	beq.n	8001ff2 <HAL_DMA_IRQHandler+0x162>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a35      	ldr	r2, [pc, #212]	; (8002088 <HAL_DMA_IRQHandler+0x1f8>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d01a      	beq.n	8001fec <HAL_DMA_IRQHandler+0x15c>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a34      	ldr	r2, [pc, #208]	; (800208c <HAL_DMA_IRQHandler+0x1fc>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d012      	beq.n	8001fe6 <HAL_DMA_IRQHandler+0x156>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a32      	ldr	r2, [pc, #200]	; (8002090 <HAL_DMA_IRQHandler+0x200>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d00a      	beq.n	8001fe0 <HAL_DMA_IRQHandler+0x150>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a31      	ldr	r2, [pc, #196]	; (8002094 <HAL_DMA_IRQHandler+0x204>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d102      	bne.n	8001fda <HAL_DMA_IRQHandler+0x14a>
 8001fd4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001fd8:	e00e      	b.n	8001ff8 <HAL_DMA_IRQHandler+0x168>
 8001fda:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001fde:	e00b      	b.n	8001ff8 <HAL_DMA_IRQHandler+0x168>
 8001fe0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001fe4:	e008      	b.n	8001ff8 <HAL_DMA_IRQHandler+0x168>
 8001fe6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001fea:	e005      	b.n	8001ff8 <HAL_DMA_IRQHandler+0x168>
 8001fec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ff0:	e002      	b.n	8001ff8 <HAL_DMA_IRQHandler+0x168>
 8001ff2:	2320      	movs	r3, #32
 8001ff4:	e000      	b.n	8001ff8 <HAL_DMA_IRQHandler+0x168>
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	4a27      	ldr	r2, [pc, #156]	; (8002098 <HAL_DMA_IRQHandler+0x208>)
 8001ffa:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2200      	movs	r2, #0
 8002000:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002008:	2b00      	cmp	r3, #0
 800200a:	d034      	beq.n	8002076 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002010:	6878      	ldr	r0, [r7, #4]
 8002012:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002014:	e02f      	b.n	8002076 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201a:	2208      	movs	r2, #8
 800201c:	409a      	lsls	r2, r3
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	4013      	ands	r3, r2
 8002022:	2b00      	cmp	r3, #0
 8002024:	d028      	beq.n	8002078 <HAL_DMA_IRQHandler+0x1e8>
 8002026:	68bb      	ldr	r3, [r7, #8]
 8002028:	f003 0308 	and.w	r3, r3, #8
 800202c:	2b00      	cmp	r3, #0
 800202e:	d023      	beq.n	8002078 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f022 020e 	bic.w	r2, r2, #14
 800203e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002048:	2101      	movs	r1, #1
 800204a:	fa01 f202 	lsl.w	r2, r1, r2
 800204e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2201      	movs	r2, #1
 8002054:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2201      	movs	r2, #1
 800205a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2200      	movs	r2, #0
 8002062:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206a:	2b00      	cmp	r3, #0
 800206c:	d004      	beq.n	8002078 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	4798      	blx	r3
    }
  }
  return;
 8002076:	bf00      	nop
 8002078:	bf00      	nop
}
 800207a:	3710      	adds	r7, #16
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	40020008 	.word	0x40020008
 8002084:	4002001c 	.word	0x4002001c
 8002088:	40020030 	.word	0x40020030
 800208c:	40020044 	.word	0x40020044
 8002090:	40020058 	.word	0x40020058
 8002094:	4002006c 	.word	0x4002006c
 8002098:	40020000 	.word	0x40020000

0800209c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800209c:	b480      	push	{r7}
 800209e:	b085      	sub	sp, #20
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	60f8      	str	r0, [r7, #12]
 80020a4:	60b9      	str	r1, [r7, #8]
 80020a6:	607a      	str	r2, [r7, #4]
 80020a8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020b2:	2101      	movs	r1, #1
 80020b4:	fa01 f202 	lsl.w	r2, r1, r2
 80020b8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	683a      	ldr	r2, [r7, #0]
 80020c0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	2b10      	cmp	r3, #16
 80020c8:	d108      	bne.n	80020dc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	68ba      	ldr	r2, [r7, #8]
 80020d8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80020da:	e007      	b.n	80020ec <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	68ba      	ldr	r2, [r7, #8]
 80020e2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	687a      	ldr	r2, [r7, #4]
 80020ea:	60da      	str	r2, [r3, #12]
}
 80020ec:	bf00      	nop
 80020ee:	3714      	adds	r7, #20
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bc80      	pop	{r7}
 80020f4:	4770      	bx	lr
	...

080020f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b08b      	sub	sp, #44	; 0x2c
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
 8002100:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002102:	2300      	movs	r3, #0
 8002104:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002106:	2300      	movs	r3, #0
 8002108:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800210a:	e127      	b.n	800235c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800210c:	2201      	movs	r2, #1
 800210e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002110:	fa02 f303 	lsl.w	r3, r2, r3
 8002114:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	69fa      	ldr	r2, [r7, #28]
 800211c:	4013      	ands	r3, r2
 800211e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002120:	69ba      	ldr	r2, [r7, #24]
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	429a      	cmp	r2, r3
 8002126:	f040 8116 	bne.w	8002356 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	2b12      	cmp	r3, #18
 8002130:	d034      	beq.n	800219c <HAL_GPIO_Init+0xa4>
 8002132:	2b12      	cmp	r3, #18
 8002134:	d80d      	bhi.n	8002152 <HAL_GPIO_Init+0x5a>
 8002136:	2b02      	cmp	r3, #2
 8002138:	d02b      	beq.n	8002192 <HAL_GPIO_Init+0x9a>
 800213a:	2b02      	cmp	r3, #2
 800213c:	d804      	bhi.n	8002148 <HAL_GPIO_Init+0x50>
 800213e:	2b00      	cmp	r3, #0
 8002140:	d031      	beq.n	80021a6 <HAL_GPIO_Init+0xae>
 8002142:	2b01      	cmp	r3, #1
 8002144:	d01c      	beq.n	8002180 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002146:	e048      	b.n	80021da <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002148:	2b03      	cmp	r3, #3
 800214a:	d043      	beq.n	80021d4 <HAL_GPIO_Init+0xdc>
 800214c:	2b11      	cmp	r3, #17
 800214e:	d01b      	beq.n	8002188 <HAL_GPIO_Init+0x90>
          break;
 8002150:	e043      	b.n	80021da <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002152:	4a89      	ldr	r2, [pc, #548]	; (8002378 <HAL_GPIO_Init+0x280>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d026      	beq.n	80021a6 <HAL_GPIO_Init+0xae>
 8002158:	4a87      	ldr	r2, [pc, #540]	; (8002378 <HAL_GPIO_Init+0x280>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d806      	bhi.n	800216c <HAL_GPIO_Init+0x74>
 800215e:	4a87      	ldr	r2, [pc, #540]	; (800237c <HAL_GPIO_Init+0x284>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d020      	beq.n	80021a6 <HAL_GPIO_Init+0xae>
 8002164:	4a86      	ldr	r2, [pc, #536]	; (8002380 <HAL_GPIO_Init+0x288>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d01d      	beq.n	80021a6 <HAL_GPIO_Init+0xae>
          break;
 800216a:	e036      	b.n	80021da <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800216c:	4a85      	ldr	r2, [pc, #532]	; (8002384 <HAL_GPIO_Init+0x28c>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d019      	beq.n	80021a6 <HAL_GPIO_Init+0xae>
 8002172:	4a85      	ldr	r2, [pc, #532]	; (8002388 <HAL_GPIO_Init+0x290>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d016      	beq.n	80021a6 <HAL_GPIO_Init+0xae>
 8002178:	4a84      	ldr	r2, [pc, #528]	; (800238c <HAL_GPIO_Init+0x294>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d013      	beq.n	80021a6 <HAL_GPIO_Init+0xae>
          break;
 800217e:	e02c      	b.n	80021da <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	68db      	ldr	r3, [r3, #12]
 8002184:	623b      	str	r3, [r7, #32]
          break;
 8002186:	e028      	b.n	80021da <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	3304      	adds	r3, #4
 800218e:	623b      	str	r3, [r7, #32]
          break;
 8002190:	e023      	b.n	80021da <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	68db      	ldr	r3, [r3, #12]
 8002196:	3308      	adds	r3, #8
 8002198:	623b      	str	r3, [r7, #32]
          break;
 800219a:	e01e      	b.n	80021da <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	68db      	ldr	r3, [r3, #12]
 80021a0:	330c      	adds	r3, #12
 80021a2:	623b      	str	r3, [r7, #32]
          break;
 80021a4:	e019      	b.n	80021da <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d102      	bne.n	80021b4 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80021ae:	2304      	movs	r3, #4
 80021b0:	623b      	str	r3, [r7, #32]
          break;
 80021b2:	e012      	b.n	80021da <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d105      	bne.n	80021c8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80021bc:	2308      	movs	r3, #8
 80021be:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	69fa      	ldr	r2, [r7, #28]
 80021c4:	611a      	str	r2, [r3, #16]
          break;
 80021c6:	e008      	b.n	80021da <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80021c8:	2308      	movs	r3, #8
 80021ca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	69fa      	ldr	r2, [r7, #28]
 80021d0:	615a      	str	r2, [r3, #20]
          break;
 80021d2:	e002      	b.n	80021da <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80021d4:	2300      	movs	r3, #0
 80021d6:	623b      	str	r3, [r7, #32]
          break;
 80021d8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80021da:	69bb      	ldr	r3, [r7, #24]
 80021dc:	2bff      	cmp	r3, #255	; 0xff
 80021de:	d801      	bhi.n	80021e4 <HAL_GPIO_Init+0xec>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	e001      	b.n	80021e8 <HAL_GPIO_Init+0xf0>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	3304      	adds	r3, #4
 80021e8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80021ea:	69bb      	ldr	r3, [r7, #24]
 80021ec:	2bff      	cmp	r3, #255	; 0xff
 80021ee:	d802      	bhi.n	80021f6 <HAL_GPIO_Init+0xfe>
 80021f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	e002      	b.n	80021fc <HAL_GPIO_Init+0x104>
 80021f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f8:	3b08      	subs	r3, #8
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	210f      	movs	r1, #15
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	fa01 f303 	lsl.w	r3, r1, r3
 800220a:	43db      	mvns	r3, r3
 800220c:	401a      	ands	r2, r3
 800220e:	6a39      	ldr	r1, [r7, #32]
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	fa01 f303 	lsl.w	r3, r1, r3
 8002216:	431a      	orrs	r2, r3
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002224:	2b00      	cmp	r3, #0
 8002226:	f000 8096 	beq.w	8002356 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800222a:	4b59      	ldr	r3, [pc, #356]	; (8002390 <HAL_GPIO_Init+0x298>)
 800222c:	699b      	ldr	r3, [r3, #24]
 800222e:	4a58      	ldr	r2, [pc, #352]	; (8002390 <HAL_GPIO_Init+0x298>)
 8002230:	f043 0301 	orr.w	r3, r3, #1
 8002234:	6193      	str	r3, [r2, #24]
 8002236:	4b56      	ldr	r3, [pc, #344]	; (8002390 <HAL_GPIO_Init+0x298>)
 8002238:	699b      	ldr	r3, [r3, #24]
 800223a:	f003 0301 	and.w	r3, r3, #1
 800223e:	60bb      	str	r3, [r7, #8]
 8002240:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002242:	4a54      	ldr	r2, [pc, #336]	; (8002394 <HAL_GPIO_Init+0x29c>)
 8002244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002246:	089b      	lsrs	r3, r3, #2
 8002248:	3302      	adds	r3, #2
 800224a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800224e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002252:	f003 0303 	and.w	r3, r3, #3
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	220f      	movs	r2, #15
 800225a:	fa02 f303 	lsl.w	r3, r2, r3
 800225e:	43db      	mvns	r3, r3
 8002260:	68fa      	ldr	r2, [r7, #12]
 8002262:	4013      	ands	r3, r2
 8002264:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a4b      	ldr	r2, [pc, #300]	; (8002398 <HAL_GPIO_Init+0x2a0>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d013      	beq.n	8002296 <HAL_GPIO_Init+0x19e>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4a4a      	ldr	r2, [pc, #296]	; (800239c <HAL_GPIO_Init+0x2a4>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d00d      	beq.n	8002292 <HAL_GPIO_Init+0x19a>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a49      	ldr	r2, [pc, #292]	; (80023a0 <HAL_GPIO_Init+0x2a8>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d007      	beq.n	800228e <HAL_GPIO_Init+0x196>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a48      	ldr	r2, [pc, #288]	; (80023a4 <HAL_GPIO_Init+0x2ac>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d101      	bne.n	800228a <HAL_GPIO_Init+0x192>
 8002286:	2303      	movs	r3, #3
 8002288:	e006      	b.n	8002298 <HAL_GPIO_Init+0x1a0>
 800228a:	2304      	movs	r3, #4
 800228c:	e004      	b.n	8002298 <HAL_GPIO_Init+0x1a0>
 800228e:	2302      	movs	r3, #2
 8002290:	e002      	b.n	8002298 <HAL_GPIO_Init+0x1a0>
 8002292:	2301      	movs	r3, #1
 8002294:	e000      	b.n	8002298 <HAL_GPIO_Init+0x1a0>
 8002296:	2300      	movs	r3, #0
 8002298:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800229a:	f002 0203 	and.w	r2, r2, #3
 800229e:	0092      	lsls	r2, r2, #2
 80022a0:	4093      	lsls	r3, r2
 80022a2:	68fa      	ldr	r2, [r7, #12]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80022a8:	493a      	ldr	r1, [pc, #232]	; (8002394 <HAL_GPIO_Init+0x29c>)
 80022aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ac:	089b      	lsrs	r3, r3, #2
 80022ae:	3302      	adds	r3, #2
 80022b0:	68fa      	ldr	r2, [r7, #12]
 80022b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d006      	beq.n	80022d0 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80022c2:	4b39      	ldr	r3, [pc, #228]	; (80023a8 <HAL_GPIO_Init+0x2b0>)
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	4938      	ldr	r1, [pc, #224]	; (80023a8 <HAL_GPIO_Init+0x2b0>)
 80022c8:	69bb      	ldr	r3, [r7, #24]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	600b      	str	r3, [r1, #0]
 80022ce:	e006      	b.n	80022de <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80022d0:	4b35      	ldr	r3, [pc, #212]	; (80023a8 <HAL_GPIO_Init+0x2b0>)
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	69bb      	ldr	r3, [r7, #24]
 80022d6:	43db      	mvns	r3, r3
 80022d8:	4933      	ldr	r1, [pc, #204]	; (80023a8 <HAL_GPIO_Init+0x2b0>)
 80022da:	4013      	ands	r3, r2
 80022dc:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d006      	beq.n	80022f8 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80022ea:	4b2f      	ldr	r3, [pc, #188]	; (80023a8 <HAL_GPIO_Init+0x2b0>)
 80022ec:	685a      	ldr	r2, [r3, #4]
 80022ee:	492e      	ldr	r1, [pc, #184]	; (80023a8 <HAL_GPIO_Init+0x2b0>)
 80022f0:	69bb      	ldr	r3, [r7, #24]
 80022f2:	4313      	orrs	r3, r2
 80022f4:	604b      	str	r3, [r1, #4]
 80022f6:	e006      	b.n	8002306 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80022f8:	4b2b      	ldr	r3, [pc, #172]	; (80023a8 <HAL_GPIO_Init+0x2b0>)
 80022fa:	685a      	ldr	r2, [r3, #4]
 80022fc:	69bb      	ldr	r3, [r7, #24]
 80022fe:	43db      	mvns	r3, r3
 8002300:	4929      	ldr	r1, [pc, #164]	; (80023a8 <HAL_GPIO_Init+0x2b0>)
 8002302:	4013      	ands	r3, r2
 8002304:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800230e:	2b00      	cmp	r3, #0
 8002310:	d006      	beq.n	8002320 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002312:	4b25      	ldr	r3, [pc, #148]	; (80023a8 <HAL_GPIO_Init+0x2b0>)
 8002314:	689a      	ldr	r2, [r3, #8]
 8002316:	4924      	ldr	r1, [pc, #144]	; (80023a8 <HAL_GPIO_Init+0x2b0>)
 8002318:	69bb      	ldr	r3, [r7, #24]
 800231a:	4313      	orrs	r3, r2
 800231c:	608b      	str	r3, [r1, #8]
 800231e:	e006      	b.n	800232e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002320:	4b21      	ldr	r3, [pc, #132]	; (80023a8 <HAL_GPIO_Init+0x2b0>)
 8002322:	689a      	ldr	r2, [r3, #8]
 8002324:	69bb      	ldr	r3, [r7, #24]
 8002326:	43db      	mvns	r3, r3
 8002328:	491f      	ldr	r1, [pc, #124]	; (80023a8 <HAL_GPIO_Init+0x2b0>)
 800232a:	4013      	ands	r3, r2
 800232c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002336:	2b00      	cmp	r3, #0
 8002338:	d006      	beq.n	8002348 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800233a:	4b1b      	ldr	r3, [pc, #108]	; (80023a8 <HAL_GPIO_Init+0x2b0>)
 800233c:	68da      	ldr	r2, [r3, #12]
 800233e:	491a      	ldr	r1, [pc, #104]	; (80023a8 <HAL_GPIO_Init+0x2b0>)
 8002340:	69bb      	ldr	r3, [r7, #24]
 8002342:	4313      	orrs	r3, r2
 8002344:	60cb      	str	r3, [r1, #12]
 8002346:	e006      	b.n	8002356 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002348:	4b17      	ldr	r3, [pc, #92]	; (80023a8 <HAL_GPIO_Init+0x2b0>)
 800234a:	68da      	ldr	r2, [r3, #12]
 800234c:	69bb      	ldr	r3, [r7, #24]
 800234e:	43db      	mvns	r3, r3
 8002350:	4915      	ldr	r1, [pc, #84]	; (80023a8 <HAL_GPIO_Init+0x2b0>)
 8002352:	4013      	ands	r3, r2
 8002354:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002358:	3301      	adds	r3, #1
 800235a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002362:	fa22 f303 	lsr.w	r3, r2, r3
 8002366:	2b00      	cmp	r3, #0
 8002368:	f47f aed0 	bne.w	800210c <HAL_GPIO_Init+0x14>
  }
}
 800236c:	bf00      	nop
 800236e:	372c      	adds	r7, #44	; 0x2c
 8002370:	46bd      	mov	sp, r7
 8002372:	bc80      	pop	{r7}
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop
 8002378:	10210000 	.word	0x10210000
 800237c:	10110000 	.word	0x10110000
 8002380:	10120000 	.word	0x10120000
 8002384:	10310000 	.word	0x10310000
 8002388:	10320000 	.word	0x10320000
 800238c:	10220000 	.word	0x10220000
 8002390:	40021000 	.word	0x40021000
 8002394:	40010000 	.word	0x40010000
 8002398:	40010800 	.word	0x40010800
 800239c:	40010c00 	.word	0x40010c00
 80023a0:	40011000 	.word	0x40011000
 80023a4:	40011400 	.word	0x40011400
 80023a8:	40010400 	.word	0x40010400

080023ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	460b      	mov	r3, r1
 80023b6:	807b      	strh	r3, [r7, #2]
 80023b8:	4613      	mov	r3, r2
 80023ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80023bc:	787b      	ldrb	r3, [r7, #1]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d003      	beq.n	80023ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023c2:	887a      	ldrh	r2, [r7, #2]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80023c8:	e003      	b.n	80023d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80023ca:	887b      	ldrh	r3, [r7, #2]
 80023cc:	041a      	lsls	r2, r3, #16
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	611a      	str	r2, [r3, #16]
}
 80023d2:	bf00      	nop
 80023d4:	370c      	adds	r7, #12
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bc80      	pop	{r7}
 80023da:	4770      	bx	lr

080023dc <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80023dc:	b480      	push	{r7}
 80023de:	b083      	sub	sp, #12
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	460b      	mov	r3, r1
 80023e6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	68da      	ldr	r2, [r3, #12]
 80023ec:	887b      	ldrh	r3, [r7, #2]
 80023ee:	4013      	ands	r3, r2
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d003      	beq.n	80023fc <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80023f4:	887a      	ldrh	r2, [r7, #2]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80023fa:	e002      	b.n	8002402 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80023fc:	887a      	ldrh	r2, [r7, #2]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	611a      	str	r2, [r3, #16]
}
 8002402:	bf00      	nop
 8002404:	370c      	adds	r7, #12
 8002406:	46bd      	mov	sp, r7
 8002408:	bc80      	pop	{r7}
 800240a:	4770      	bx	lr

0800240c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b086      	sub	sp, #24
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d101      	bne.n	800241e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e26c      	b.n	80028f8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0301 	and.w	r3, r3, #1
 8002426:	2b00      	cmp	r3, #0
 8002428:	f000 8087 	beq.w	800253a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800242c:	4b92      	ldr	r3, [pc, #584]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	f003 030c 	and.w	r3, r3, #12
 8002434:	2b04      	cmp	r3, #4
 8002436:	d00c      	beq.n	8002452 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002438:	4b8f      	ldr	r3, [pc, #572]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f003 030c 	and.w	r3, r3, #12
 8002440:	2b08      	cmp	r3, #8
 8002442:	d112      	bne.n	800246a <HAL_RCC_OscConfig+0x5e>
 8002444:	4b8c      	ldr	r3, [pc, #560]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800244c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002450:	d10b      	bne.n	800246a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002452:	4b89      	ldr	r3, [pc, #548]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d06c      	beq.n	8002538 <HAL_RCC_OscConfig+0x12c>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d168      	bne.n	8002538 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	e246      	b.n	80028f8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002472:	d106      	bne.n	8002482 <HAL_RCC_OscConfig+0x76>
 8002474:	4b80      	ldr	r3, [pc, #512]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a7f      	ldr	r2, [pc, #508]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 800247a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800247e:	6013      	str	r3, [r2, #0]
 8002480:	e02e      	b.n	80024e0 <HAL_RCC_OscConfig+0xd4>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d10c      	bne.n	80024a4 <HAL_RCC_OscConfig+0x98>
 800248a:	4b7b      	ldr	r3, [pc, #492]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a7a      	ldr	r2, [pc, #488]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 8002490:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002494:	6013      	str	r3, [r2, #0]
 8002496:	4b78      	ldr	r3, [pc, #480]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a77      	ldr	r2, [pc, #476]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 800249c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024a0:	6013      	str	r3, [r2, #0]
 80024a2:	e01d      	b.n	80024e0 <HAL_RCC_OscConfig+0xd4>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024ac:	d10c      	bne.n	80024c8 <HAL_RCC_OscConfig+0xbc>
 80024ae:	4b72      	ldr	r3, [pc, #456]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a71      	ldr	r2, [pc, #452]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 80024b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024b8:	6013      	str	r3, [r2, #0]
 80024ba:	4b6f      	ldr	r3, [pc, #444]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a6e      	ldr	r2, [pc, #440]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 80024c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024c4:	6013      	str	r3, [r2, #0]
 80024c6:	e00b      	b.n	80024e0 <HAL_RCC_OscConfig+0xd4>
 80024c8:	4b6b      	ldr	r3, [pc, #428]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a6a      	ldr	r2, [pc, #424]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 80024ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024d2:	6013      	str	r3, [r2, #0]
 80024d4:	4b68      	ldr	r3, [pc, #416]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a67      	ldr	r2, [pc, #412]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 80024da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024de:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d013      	beq.n	8002510 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024e8:	f7fe feac 	bl	8001244 <HAL_GetTick>
 80024ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024ee:	e008      	b.n	8002502 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024f0:	f7fe fea8 	bl	8001244 <HAL_GetTick>
 80024f4:	4602      	mov	r2, r0
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	2b64      	cmp	r3, #100	; 0x64
 80024fc:	d901      	bls.n	8002502 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80024fe:	2303      	movs	r3, #3
 8002500:	e1fa      	b.n	80028f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002502:	4b5d      	ldr	r3, [pc, #372]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800250a:	2b00      	cmp	r3, #0
 800250c:	d0f0      	beq.n	80024f0 <HAL_RCC_OscConfig+0xe4>
 800250e:	e014      	b.n	800253a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002510:	f7fe fe98 	bl	8001244 <HAL_GetTick>
 8002514:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002516:	e008      	b.n	800252a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002518:	f7fe fe94 	bl	8001244 <HAL_GetTick>
 800251c:	4602      	mov	r2, r0
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	2b64      	cmp	r3, #100	; 0x64
 8002524:	d901      	bls.n	800252a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002526:	2303      	movs	r3, #3
 8002528:	e1e6      	b.n	80028f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800252a:	4b53      	ldr	r3, [pc, #332]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d1f0      	bne.n	8002518 <HAL_RCC_OscConfig+0x10c>
 8002536:	e000      	b.n	800253a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002538:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f003 0302 	and.w	r3, r3, #2
 8002542:	2b00      	cmp	r3, #0
 8002544:	d063      	beq.n	800260e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002546:	4b4c      	ldr	r3, [pc, #304]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	f003 030c 	and.w	r3, r3, #12
 800254e:	2b00      	cmp	r3, #0
 8002550:	d00b      	beq.n	800256a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002552:	4b49      	ldr	r3, [pc, #292]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	f003 030c 	and.w	r3, r3, #12
 800255a:	2b08      	cmp	r3, #8
 800255c:	d11c      	bne.n	8002598 <HAL_RCC_OscConfig+0x18c>
 800255e:	4b46      	ldr	r3, [pc, #280]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002566:	2b00      	cmp	r3, #0
 8002568:	d116      	bne.n	8002598 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800256a:	4b43      	ldr	r3, [pc, #268]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 0302 	and.w	r3, r3, #2
 8002572:	2b00      	cmp	r3, #0
 8002574:	d005      	beq.n	8002582 <HAL_RCC_OscConfig+0x176>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	691b      	ldr	r3, [r3, #16]
 800257a:	2b01      	cmp	r3, #1
 800257c:	d001      	beq.n	8002582 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e1ba      	b.n	80028f8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002582:	4b3d      	ldr	r3, [pc, #244]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	695b      	ldr	r3, [r3, #20]
 800258e:	00db      	lsls	r3, r3, #3
 8002590:	4939      	ldr	r1, [pc, #228]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 8002592:	4313      	orrs	r3, r2
 8002594:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002596:	e03a      	b.n	800260e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	691b      	ldr	r3, [r3, #16]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d020      	beq.n	80025e2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025a0:	4b36      	ldr	r3, [pc, #216]	; (800267c <HAL_RCC_OscConfig+0x270>)
 80025a2:	2201      	movs	r2, #1
 80025a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025a6:	f7fe fe4d 	bl	8001244 <HAL_GetTick>
 80025aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025ac:	e008      	b.n	80025c0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025ae:	f7fe fe49 	bl	8001244 <HAL_GetTick>
 80025b2:	4602      	mov	r2, r0
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	1ad3      	subs	r3, r2, r3
 80025b8:	2b02      	cmp	r3, #2
 80025ba:	d901      	bls.n	80025c0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80025bc:	2303      	movs	r3, #3
 80025be:	e19b      	b.n	80028f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025c0:	4b2d      	ldr	r3, [pc, #180]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0302 	and.w	r3, r3, #2
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d0f0      	beq.n	80025ae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025cc:	4b2a      	ldr	r3, [pc, #168]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	695b      	ldr	r3, [r3, #20]
 80025d8:	00db      	lsls	r3, r3, #3
 80025da:	4927      	ldr	r1, [pc, #156]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 80025dc:	4313      	orrs	r3, r2
 80025de:	600b      	str	r3, [r1, #0]
 80025e0:	e015      	b.n	800260e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025e2:	4b26      	ldr	r3, [pc, #152]	; (800267c <HAL_RCC_OscConfig+0x270>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025e8:	f7fe fe2c 	bl	8001244 <HAL_GetTick>
 80025ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025ee:	e008      	b.n	8002602 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025f0:	f7fe fe28 	bl	8001244 <HAL_GetTick>
 80025f4:	4602      	mov	r2, r0
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	2b02      	cmp	r3, #2
 80025fc:	d901      	bls.n	8002602 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80025fe:	2303      	movs	r3, #3
 8002600:	e17a      	b.n	80028f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002602:	4b1d      	ldr	r3, [pc, #116]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f003 0302 	and.w	r3, r3, #2
 800260a:	2b00      	cmp	r3, #0
 800260c:	d1f0      	bne.n	80025f0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0308 	and.w	r3, r3, #8
 8002616:	2b00      	cmp	r3, #0
 8002618:	d03a      	beq.n	8002690 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	699b      	ldr	r3, [r3, #24]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d019      	beq.n	8002656 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002622:	4b17      	ldr	r3, [pc, #92]	; (8002680 <HAL_RCC_OscConfig+0x274>)
 8002624:	2201      	movs	r2, #1
 8002626:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002628:	f7fe fe0c 	bl	8001244 <HAL_GetTick>
 800262c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800262e:	e008      	b.n	8002642 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002630:	f7fe fe08 	bl	8001244 <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	2b02      	cmp	r3, #2
 800263c:	d901      	bls.n	8002642 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800263e:	2303      	movs	r3, #3
 8002640:	e15a      	b.n	80028f8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002642:	4b0d      	ldr	r3, [pc, #52]	; (8002678 <HAL_RCC_OscConfig+0x26c>)
 8002644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002646:	f003 0302 	and.w	r3, r3, #2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d0f0      	beq.n	8002630 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800264e:	2001      	movs	r0, #1
 8002650:	f000 fada 	bl	8002c08 <RCC_Delay>
 8002654:	e01c      	b.n	8002690 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002656:	4b0a      	ldr	r3, [pc, #40]	; (8002680 <HAL_RCC_OscConfig+0x274>)
 8002658:	2200      	movs	r2, #0
 800265a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800265c:	f7fe fdf2 	bl	8001244 <HAL_GetTick>
 8002660:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002662:	e00f      	b.n	8002684 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002664:	f7fe fdee 	bl	8001244 <HAL_GetTick>
 8002668:	4602      	mov	r2, r0
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	2b02      	cmp	r3, #2
 8002670:	d908      	bls.n	8002684 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	e140      	b.n	80028f8 <HAL_RCC_OscConfig+0x4ec>
 8002676:	bf00      	nop
 8002678:	40021000 	.word	0x40021000
 800267c:	42420000 	.word	0x42420000
 8002680:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002684:	4b9e      	ldr	r3, [pc, #632]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 8002686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002688:	f003 0302 	and.w	r3, r3, #2
 800268c:	2b00      	cmp	r3, #0
 800268e:	d1e9      	bne.n	8002664 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0304 	and.w	r3, r3, #4
 8002698:	2b00      	cmp	r3, #0
 800269a:	f000 80a6 	beq.w	80027ea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800269e:	2300      	movs	r3, #0
 80026a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026a2:	4b97      	ldr	r3, [pc, #604]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 80026a4:	69db      	ldr	r3, [r3, #28]
 80026a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d10d      	bne.n	80026ca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026ae:	4b94      	ldr	r3, [pc, #592]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 80026b0:	69db      	ldr	r3, [r3, #28]
 80026b2:	4a93      	ldr	r2, [pc, #588]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 80026b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026b8:	61d3      	str	r3, [r2, #28]
 80026ba:	4b91      	ldr	r3, [pc, #580]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 80026bc:	69db      	ldr	r3, [r3, #28]
 80026be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026c2:	60bb      	str	r3, [r7, #8]
 80026c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026c6:	2301      	movs	r3, #1
 80026c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026ca:	4b8e      	ldr	r3, [pc, #568]	; (8002904 <HAL_RCC_OscConfig+0x4f8>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d118      	bne.n	8002708 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026d6:	4b8b      	ldr	r3, [pc, #556]	; (8002904 <HAL_RCC_OscConfig+0x4f8>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a8a      	ldr	r2, [pc, #552]	; (8002904 <HAL_RCC_OscConfig+0x4f8>)
 80026dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026e2:	f7fe fdaf 	bl	8001244 <HAL_GetTick>
 80026e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026e8:	e008      	b.n	80026fc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026ea:	f7fe fdab 	bl	8001244 <HAL_GetTick>
 80026ee:	4602      	mov	r2, r0
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	1ad3      	subs	r3, r2, r3
 80026f4:	2b64      	cmp	r3, #100	; 0x64
 80026f6:	d901      	bls.n	80026fc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80026f8:	2303      	movs	r3, #3
 80026fa:	e0fd      	b.n	80028f8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026fc:	4b81      	ldr	r3, [pc, #516]	; (8002904 <HAL_RCC_OscConfig+0x4f8>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002704:	2b00      	cmp	r3, #0
 8002706:	d0f0      	beq.n	80026ea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	2b01      	cmp	r3, #1
 800270e:	d106      	bne.n	800271e <HAL_RCC_OscConfig+0x312>
 8002710:	4b7b      	ldr	r3, [pc, #492]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 8002712:	6a1b      	ldr	r3, [r3, #32]
 8002714:	4a7a      	ldr	r2, [pc, #488]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 8002716:	f043 0301 	orr.w	r3, r3, #1
 800271a:	6213      	str	r3, [r2, #32]
 800271c:	e02d      	b.n	800277a <HAL_RCC_OscConfig+0x36e>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d10c      	bne.n	8002740 <HAL_RCC_OscConfig+0x334>
 8002726:	4b76      	ldr	r3, [pc, #472]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 8002728:	6a1b      	ldr	r3, [r3, #32]
 800272a:	4a75      	ldr	r2, [pc, #468]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 800272c:	f023 0301 	bic.w	r3, r3, #1
 8002730:	6213      	str	r3, [r2, #32]
 8002732:	4b73      	ldr	r3, [pc, #460]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 8002734:	6a1b      	ldr	r3, [r3, #32]
 8002736:	4a72      	ldr	r2, [pc, #456]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 8002738:	f023 0304 	bic.w	r3, r3, #4
 800273c:	6213      	str	r3, [r2, #32]
 800273e:	e01c      	b.n	800277a <HAL_RCC_OscConfig+0x36e>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	2b05      	cmp	r3, #5
 8002746:	d10c      	bne.n	8002762 <HAL_RCC_OscConfig+0x356>
 8002748:	4b6d      	ldr	r3, [pc, #436]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 800274a:	6a1b      	ldr	r3, [r3, #32]
 800274c:	4a6c      	ldr	r2, [pc, #432]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 800274e:	f043 0304 	orr.w	r3, r3, #4
 8002752:	6213      	str	r3, [r2, #32]
 8002754:	4b6a      	ldr	r3, [pc, #424]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 8002756:	6a1b      	ldr	r3, [r3, #32]
 8002758:	4a69      	ldr	r2, [pc, #420]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 800275a:	f043 0301 	orr.w	r3, r3, #1
 800275e:	6213      	str	r3, [r2, #32]
 8002760:	e00b      	b.n	800277a <HAL_RCC_OscConfig+0x36e>
 8002762:	4b67      	ldr	r3, [pc, #412]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 8002764:	6a1b      	ldr	r3, [r3, #32]
 8002766:	4a66      	ldr	r2, [pc, #408]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 8002768:	f023 0301 	bic.w	r3, r3, #1
 800276c:	6213      	str	r3, [r2, #32]
 800276e:	4b64      	ldr	r3, [pc, #400]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 8002770:	6a1b      	ldr	r3, [r3, #32]
 8002772:	4a63      	ldr	r2, [pc, #396]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 8002774:	f023 0304 	bic.w	r3, r3, #4
 8002778:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	68db      	ldr	r3, [r3, #12]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d015      	beq.n	80027ae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002782:	f7fe fd5f 	bl	8001244 <HAL_GetTick>
 8002786:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002788:	e00a      	b.n	80027a0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800278a:	f7fe fd5b 	bl	8001244 <HAL_GetTick>
 800278e:	4602      	mov	r2, r0
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	f241 3288 	movw	r2, #5000	; 0x1388
 8002798:	4293      	cmp	r3, r2
 800279a:	d901      	bls.n	80027a0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800279c:	2303      	movs	r3, #3
 800279e:	e0ab      	b.n	80028f8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027a0:	4b57      	ldr	r3, [pc, #348]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 80027a2:	6a1b      	ldr	r3, [r3, #32]
 80027a4:	f003 0302 	and.w	r3, r3, #2
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d0ee      	beq.n	800278a <HAL_RCC_OscConfig+0x37e>
 80027ac:	e014      	b.n	80027d8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027ae:	f7fe fd49 	bl	8001244 <HAL_GetTick>
 80027b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027b4:	e00a      	b.n	80027cc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027b6:	f7fe fd45 	bl	8001244 <HAL_GetTick>
 80027ba:	4602      	mov	r2, r0
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d901      	bls.n	80027cc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80027c8:	2303      	movs	r3, #3
 80027ca:	e095      	b.n	80028f8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027cc:	4b4c      	ldr	r3, [pc, #304]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 80027ce:	6a1b      	ldr	r3, [r3, #32]
 80027d0:	f003 0302 	and.w	r3, r3, #2
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d1ee      	bne.n	80027b6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80027d8:	7dfb      	ldrb	r3, [r7, #23]
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d105      	bne.n	80027ea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027de:	4b48      	ldr	r3, [pc, #288]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 80027e0:	69db      	ldr	r3, [r3, #28]
 80027e2:	4a47      	ldr	r2, [pc, #284]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 80027e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027e8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	69db      	ldr	r3, [r3, #28]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	f000 8081 	beq.w	80028f6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027f4:	4b42      	ldr	r3, [pc, #264]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f003 030c 	and.w	r3, r3, #12
 80027fc:	2b08      	cmp	r3, #8
 80027fe:	d061      	beq.n	80028c4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	69db      	ldr	r3, [r3, #28]
 8002804:	2b02      	cmp	r3, #2
 8002806:	d146      	bne.n	8002896 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002808:	4b3f      	ldr	r3, [pc, #252]	; (8002908 <HAL_RCC_OscConfig+0x4fc>)
 800280a:	2200      	movs	r2, #0
 800280c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800280e:	f7fe fd19 	bl	8001244 <HAL_GetTick>
 8002812:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002814:	e008      	b.n	8002828 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002816:	f7fe fd15 	bl	8001244 <HAL_GetTick>
 800281a:	4602      	mov	r2, r0
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	1ad3      	subs	r3, r2, r3
 8002820:	2b02      	cmp	r3, #2
 8002822:	d901      	bls.n	8002828 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002824:	2303      	movs	r3, #3
 8002826:	e067      	b.n	80028f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002828:	4b35      	ldr	r3, [pc, #212]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d1f0      	bne.n	8002816 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6a1b      	ldr	r3, [r3, #32]
 8002838:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800283c:	d108      	bne.n	8002850 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800283e:	4b30      	ldr	r3, [pc, #192]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	492d      	ldr	r1, [pc, #180]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 800284c:	4313      	orrs	r3, r2
 800284e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002850:	4b2b      	ldr	r3, [pc, #172]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6a19      	ldr	r1, [r3, #32]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002860:	430b      	orrs	r3, r1
 8002862:	4927      	ldr	r1, [pc, #156]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 8002864:	4313      	orrs	r3, r2
 8002866:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002868:	4b27      	ldr	r3, [pc, #156]	; (8002908 <HAL_RCC_OscConfig+0x4fc>)
 800286a:	2201      	movs	r2, #1
 800286c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800286e:	f7fe fce9 	bl	8001244 <HAL_GetTick>
 8002872:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002874:	e008      	b.n	8002888 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002876:	f7fe fce5 	bl	8001244 <HAL_GetTick>
 800287a:	4602      	mov	r2, r0
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	2b02      	cmp	r3, #2
 8002882:	d901      	bls.n	8002888 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002884:	2303      	movs	r3, #3
 8002886:	e037      	b.n	80028f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002888:	4b1d      	ldr	r3, [pc, #116]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002890:	2b00      	cmp	r3, #0
 8002892:	d0f0      	beq.n	8002876 <HAL_RCC_OscConfig+0x46a>
 8002894:	e02f      	b.n	80028f6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002896:	4b1c      	ldr	r3, [pc, #112]	; (8002908 <HAL_RCC_OscConfig+0x4fc>)
 8002898:	2200      	movs	r2, #0
 800289a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800289c:	f7fe fcd2 	bl	8001244 <HAL_GetTick>
 80028a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028a2:	e008      	b.n	80028b6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028a4:	f7fe fcce 	bl	8001244 <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	d901      	bls.n	80028b6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	e020      	b.n	80028f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028b6:	4b12      	ldr	r3, [pc, #72]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d1f0      	bne.n	80028a4 <HAL_RCC_OscConfig+0x498>
 80028c2:	e018      	b.n	80028f6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	69db      	ldr	r3, [r3, #28]
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d101      	bne.n	80028d0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80028cc:	2301      	movs	r3, #1
 80028ce:	e013      	b.n	80028f8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80028d0:	4b0b      	ldr	r3, [pc, #44]	; (8002900 <HAL_RCC_OscConfig+0x4f4>)
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6a1b      	ldr	r3, [r3, #32]
 80028e0:	429a      	cmp	r2, r3
 80028e2:	d106      	bne.n	80028f2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d001      	beq.n	80028f6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e000      	b.n	80028f8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80028f6:	2300      	movs	r3, #0
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	3718      	adds	r7, #24
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	40021000 	.word	0x40021000
 8002904:	40007000 	.word	0x40007000
 8002908:	42420060 	.word	0x42420060

0800290c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b084      	sub	sp, #16
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d101      	bne.n	8002920 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	e0d0      	b.n	8002ac2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002920:	4b6a      	ldr	r3, [pc, #424]	; (8002acc <HAL_RCC_ClockConfig+0x1c0>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f003 0307 	and.w	r3, r3, #7
 8002928:	683a      	ldr	r2, [r7, #0]
 800292a:	429a      	cmp	r2, r3
 800292c:	d910      	bls.n	8002950 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800292e:	4b67      	ldr	r3, [pc, #412]	; (8002acc <HAL_RCC_ClockConfig+0x1c0>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f023 0207 	bic.w	r2, r3, #7
 8002936:	4965      	ldr	r1, [pc, #404]	; (8002acc <HAL_RCC_ClockConfig+0x1c0>)
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	4313      	orrs	r3, r2
 800293c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800293e:	4b63      	ldr	r3, [pc, #396]	; (8002acc <HAL_RCC_ClockConfig+0x1c0>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 0307 	and.w	r3, r3, #7
 8002946:	683a      	ldr	r2, [r7, #0]
 8002948:	429a      	cmp	r2, r3
 800294a:	d001      	beq.n	8002950 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800294c:	2301      	movs	r3, #1
 800294e:	e0b8      	b.n	8002ac2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 0302 	and.w	r3, r3, #2
 8002958:	2b00      	cmp	r3, #0
 800295a:	d020      	beq.n	800299e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 0304 	and.w	r3, r3, #4
 8002964:	2b00      	cmp	r3, #0
 8002966:	d005      	beq.n	8002974 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002968:	4b59      	ldr	r3, [pc, #356]	; (8002ad0 <HAL_RCC_ClockConfig+0x1c4>)
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	4a58      	ldr	r2, [pc, #352]	; (8002ad0 <HAL_RCC_ClockConfig+0x1c4>)
 800296e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002972:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0308 	and.w	r3, r3, #8
 800297c:	2b00      	cmp	r3, #0
 800297e:	d005      	beq.n	800298c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002980:	4b53      	ldr	r3, [pc, #332]	; (8002ad0 <HAL_RCC_ClockConfig+0x1c4>)
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	4a52      	ldr	r2, [pc, #328]	; (8002ad0 <HAL_RCC_ClockConfig+0x1c4>)
 8002986:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800298a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800298c:	4b50      	ldr	r3, [pc, #320]	; (8002ad0 <HAL_RCC_ClockConfig+0x1c4>)
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	494d      	ldr	r1, [pc, #308]	; (8002ad0 <HAL_RCC_ClockConfig+0x1c4>)
 800299a:	4313      	orrs	r3, r2
 800299c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 0301 	and.w	r3, r3, #1
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d040      	beq.n	8002a2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	2b01      	cmp	r3, #1
 80029b0:	d107      	bne.n	80029c2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029b2:	4b47      	ldr	r3, [pc, #284]	; (8002ad0 <HAL_RCC_ClockConfig+0x1c4>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d115      	bne.n	80029ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e07f      	b.n	8002ac2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d107      	bne.n	80029da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029ca:	4b41      	ldr	r3, [pc, #260]	; (8002ad0 <HAL_RCC_ClockConfig+0x1c4>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d109      	bne.n	80029ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	e073      	b.n	8002ac2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029da:	4b3d      	ldr	r3, [pc, #244]	; (8002ad0 <HAL_RCC_ClockConfig+0x1c4>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0302 	and.w	r3, r3, #2
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d101      	bne.n	80029ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e06b      	b.n	8002ac2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029ea:	4b39      	ldr	r3, [pc, #228]	; (8002ad0 <HAL_RCC_ClockConfig+0x1c4>)
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	f023 0203 	bic.w	r2, r3, #3
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	4936      	ldr	r1, [pc, #216]	; (8002ad0 <HAL_RCC_ClockConfig+0x1c4>)
 80029f8:	4313      	orrs	r3, r2
 80029fa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029fc:	f7fe fc22 	bl	8001244 <HAL_GetTick>
 8002a00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a02:	e00a      	b.n	8002a1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a04:	f7fe fc1e 	bl	8001244 <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d901      	bls.n	8002a1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a16:	2303      	movs	r3, #3
 8002a18:	e053      	b.n	8002ac2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a1a:	4b2d      	ldr	r3, [pc, #180]	; (8002ad0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	f003 020c 	and.w	r2, r3, #12
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d1eb      	bne.n	8002a04 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a2c:	4b27      	ldr	r3, [pc, #156]	; (8002acc <HAL_RCC_ClockConfig+0x1c0>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0307 	and.w	r3, r3, #7
 8002a34:	683a      	ldr	r2, [r7, #0]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d210      	bcs.n	8002a5c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a3a:	4b24      	ldr	r3, [pc, #144]	; (8002acc <HAL_RCC_ClockConfig+0x1c0>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f023 0207 	bic.w	r2, r3, #7
 8002a42:	4922      	ldr	r1, [pc, #136]	; (8002acc <HAL_RCC_ClockConfig+0x1c0>)
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a4a:	4b20      	ldr	r3, [pc, #128]	; (8002acc <HAL_RCC_ClockConfig+0x1c0>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0307 	and.w	r3, r3, #7
 8002a52:	683a      	ldr	r2, [r7, #0]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d001      	beq.n	8002a5c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e032      	b.n	8002ac2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 0304 	and.w	r3, r3, #4
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d008      	beq.n	8002a7a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a68:	4b19      	ldr	r3, [pc, #100]	; (8002ad0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	4916      	ldr	r1, [pc, #88]	; (8002ad0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a76:	4313      	orrs	r3, r2
 8002a78:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0308 	and.w	r3, r3, #8
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d009      	beq.n	8002a9a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002a86:	4b12      	ldr	r3, [pc, #72]	; (8002ad0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	691b      	ldr	r3, [r3, #16]
 8002a92:	00db      	lsls	r3, r3, #3
 8002a94:	490e      	ldr	r1, [pc, #56]	; (8002ad0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a96:	4313      	orrs	r3, r2
 8002a98:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a9a:	f000 f821 	bl	8002ae0 <HAL_RCC_GetSysClockFreq>
 8002a9e:	4601      	mov	r1, r0
 8002aa0:	4b0b      	ldr	r3, [pc, #44]	; (8002ad0 <HAL_RCC_ClockConfig+0x1c4>)
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	091b      	lsrs	r3, r3, #4
 8002aa6:	f003 030f 	and.w	r3, r3, #15
 8002aaa:	4a0a      	ldr	r2, [pc, #40]	; (8002ad4 <HAL_RCC_ClockConfig+0x1c8>)
 8002aac:	5cd3      	ldrb	r3, [r2, r3]
 8002aae:	fa21 f303 	lsr.w	r3, r1, r3
 8002ab2:	4a09      	ldr	r2, [pc, #36]	; (8002ad8 <HAL_RCC_ClockConfig+0x1cc>)
 8002ab4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002ab6:	4b09      	ldr	r3, [pc, #36]	; (8002adc <HAL_RCC_ClockConfig+0x1d0>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7fe fb80 	bl	80011c0 <HAL_InitTick>

  return HAL_OK;
 8002ac0:	2300      	movs	r3, #0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3710      	adds	r7, #16
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	40022000 	.word	0x40022000
 8002ad0:	40021000 	.word	0x40021000
 8002ad4:	08005744 	.word	0x08005744
 8002ad8:	20000000 	.word	0x20000000
 8002adc:	20000004 	.word	0x20000004

08002ae0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ae0:	b490      	push	{r4, r7}
 8002ae2:	b08a      	sub	sp, #40	; 0x28
 8002ae4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002ae6:	4b2a      	ldr	r3, [pc, #168]	; (8002b90 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002ae8:	1d3c      	adds	r4, r7, #4
 8002aea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002aec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002af0:	4b28      	ldr	r3, [pc, #160]	; (8002b94 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002af2:	881b      	ldrh	r3, [r3, #0]
 8002af4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002af6:	2300      	movs	r3, #0
 8002af8:	61fb      	str	r3, [r7, #28]
 8002afa:	2300      	movs	r3, #0
 8002afc:	61bb      	str	r3, [r7, #24]
 8002afe:	2300      	movs	r3, #0
 8002b00:	627b      	str	r3, [r7, #36]	; 0x24
 8002b02:	2300      	movs	r3, #0
 8002b04:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002b06:	2300      	movs	r3, #0
 8002b08:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002b0a:	4b23      	ldr	r3, [pc, #140]	; (8002b98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	f003 030c 	and.w	r3, r3, #12
 8002b16:	2b04      	cmp	r3, #4
 8002b18:	d002      	beq.n	8002b20 <HAL_RCC_GetSysClockFreq+0x40>
 8002b1a:	2b08      	cmp	r3, #8
 8002b1c:	d003      	beq.n	8002b26 <HAL_RCC_GetSysClockFreq+0x46>
 8002b1e:	e02d      	b.n	8002b7c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b20:	4b1e      	ldr	r3, [pc, #120]	; (8002b9c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002b22:	623b      	str	r3, [r7, #32]
      break;
 8002b24:	e02d      	b.n	8002b82 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	0c9b      	lsrs	r3, r3, #18
 8002b2a:	f003 030f 	and.w	r3, r3, #15
 8002b2e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002b32:	4413      	add	r3, r2
 8002b34:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002b38:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d013      	beq.n	8002b6c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002b44:	4b14      	ldr	r3, [pc, #80]	; (8002b98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	0c5b      	lsrs	r3, r3, #17
 8002b4a:	f003 0301 	and.w	r3, r3, #1
 8002b4e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002b52:	4413      	add	r3, r2
 8002b54:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002b58:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	4a0f      	ldr	r2, [pc, #60]	; (8002b9c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002b5e:	fb02 f203 	mul.w	r2, r2, r3
 8002b62:	69bb      	ldr	r3, [r7, #24]
 8002b64:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b68:	627b      	str	r3, [r7, #36]	; 0x24
 8002b6a:	e004      	b.n	8002b76 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	4a0c      	ldr	r2, [pc, #48]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002b70:	fb02 f303 	mul.w	r3, r2, r3
 8002b74:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b78:	623b      	str	r3, [r7, #32]
      break;
 8002b7a:	e002      	b.n	8002b82 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b7c:	4b07      	ldr	r3, [pc, #28]	; (8002b9c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002b7e:	623b      	str	r3, [r7, #32]
      break;
 8002b80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b82:	6a3b      	ldr	r3, [r7, #32]
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	3728      	adds	r7, #40	; 0x28
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bc90      	pop	{r4, r7}
 8002b8c:	4770      	bx	lr
 8002b8e:	bf00      	nop
 8002b90:	08005730 	.word	0x08005730
 8002b94:	08005740 	.word	0x08005740
 8002b98:	40021000 	.word	0x40021000
 8002b9c:	007a1200 	.word	0x007a1200
 8002ba0:	003d0900 	.word	0x003d0900

08002ba4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ba8:	4b02      	ldr	r3, [pc, #8]	; (8002bb4 <HAL_RCC_GetHCLKFreq+0x10>)
 8002baa:	681b      	ldr	r3, [r3, #0]
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bc80      	pop	{r7}
 8002bb2:	4770      	bx	lr
 8002bb4:	20000000 	.word	0x20000000

08002bb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002bbc:	f7ff fff2 	bl	8002ba4 <HAL_RCC_GetHCLKFreq>
 8002bc0:	4601      	mov	r1, r0
 8002bc2:	4b05      	ldr	r3, [pc, #20]	; (8002bd8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	0a1b      	lsrs	r3, r3, #8
 8002bc8:	f003 0307 	and.w	r3, r3, #7
 8002bcc:	4a03      	ldr	r2, [pc, #12]	; (8002bdc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002bce:	5cd3      	ldrb	r3, [r2, r3]
 8002bd0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	40021000 	.word	0x40021000
 8002bdc:	08005754 	.word	0x08005754

08002be0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002be4:	f7ff ffde 	bl	8002ba4 <HAL_RCC_GetHCLKFreq>
 8002be8:	4601      	mov	r1, r0
 8002bea:	4b05      	ldr	r3, [pc, #20]	; (8002c00 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	0adb      	lsrs	r3, r3, #11
 8002bf0:	f003 0307 	and.w	r3, r3, #7
 8002bf4:	4a03      	ldr	r2, [pc, #12]	; (8002c04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002bf6:	5cd3      	ldrb	r3, [r2, r3]
 8002bf8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	40021000 	.word	0x40021000
 8002c04:	08005754 	.word	0x08005754

08002c08 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b085      	sub	sp, #20
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002c10:	4b0a      	ldr	r3, [pc, #40]	; (8002c3c <RCC_Delay+0x34>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a0a      	ldr	r2, [pc, #40]	; (8002c40 <RCC_Delay+0x38>)
 8002c16:	fba2 2303 	umull	r2, r3, r2, r3
 8002c1a:	0a5b      	lsrs	r3, r3, #9
 8002c1c:	687a      	ldr	r2, [r7, #4]
 8002c1e:	fb02 f303 	mul.w	r3, r2, r3
 8002c22:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002c24:	bf00      	nop
  }
  while (Delay --);
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	1e5a      	subs	r2, r3, #1
 8002c2a:	60fa      	str	r2, [r7, #12]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d1f9      	bne.n	8002c24 <RCC_Delay+0x1c>
}
 8002c30:	bf00      	nop
 8002c32:	3714      	adds	r7, #20
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bc80      	pop	{r7}
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop
 8002c3c:	20000000 	.word	0x20000000
 8002c40:	10624dd3 	.word	0x10624dd3

08002c44 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b086      	sub	sp, #24
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	613b      	str	r3, [r7, #16]
 8002c50:	2300      	movs	r3, #0
 8002c52:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 0301 	and.w	r3, r3, #1
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d07d      	beq.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8002c60:	2300      	movs	r3, #0
 8002c62:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c64:	4b4f      	ldr	r3, [pc, #316]	; (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c66:	69db      	ldr	r3, [r3, #28]
 8002c68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d10d      	bne.n	8002c8c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c70:	4b4c      	ldr	r3, [pc, #304]	; (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c72:	69db      	ldr	r3, [r3, #28]
 8002c74:	4a4b      	ldr	r2, [pc, #300]	; (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c7a:	61d3      	str	r3, [r2, #28]
 8002c7c:	4b49      	ldr	r3, [pc, #292]	; (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c7e:	69db      	ldr	r3, [r3, #28]
 8002c80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c84:	60bb      	str	r3, [r7, #8]
 8002c86:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c8c:	4b46      	ldr	r3, [pc, #280]	; (8002da8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d118      	bne.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c98:	4b43      	ldr	r3, [pc, #268]	; (8002da8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a42      	ldr	r2, [pc, #264]	; (8002da8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ca2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ca4:	f7fe face 	bl	8001244 <HAL_GetTick>
 8002ca8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002caa:	e008      	b.n	8002cbe <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cac:	f7fe faca 	bl	8001244 <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	2b64      	cmp	r3, #100	; 0x64
 8002cb8:	d901      	bls.n	8002cbe <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e06d      	b.n	8002d9a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cbe:	4b3a      	ldr	r3, [pc, #232]	; (8002da8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d0f0      	beq.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002cca:	4b36      	ldr	r3, [pc, #216]	; (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ccc:	6a1b      	ldr	r3, [r3, #32]
 8002cce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cd2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d02e      	beq.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ce2:	68fa      	ldr	r2, [r7, #12]
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d027      	beq.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002ce8:	4b2e      	ldr	r3, [pc, #184]	; (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cea:	6a1b      	ldr	r3, [r3, #32]
 8002cec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cf0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002cf2:	4b2e      	ldr	r3, [pc, #184]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002cf8:	4b2c      	ldr	r3, [pc, #176]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002cfe:	4a29      	ldr	r2, [pc, #164]	; (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	f003 0301 	and.w	r3, r3, #1
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d014      	beq.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d0e:	f7fe fa99 	bl	8001244 <HAL_GetTick>
 8002d12:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d14:	e00a      	b.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d16:	f7fe fa95 	bl	8001244 <HAL_GetTick>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d901      	bls.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002d28:	2303      	movs	r3, #3
 8002d2a:	e036      	b.n	8002d9a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d2c:	4b1d      	ldr	r3, [pc, #116]	; (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d2e:	6a1b      	ldr	r3, [r3, #32]
 8002d30:	f003 0302 	and.w	r3, r3, #2
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d0ee      	beq.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d38:	4b1a      	ldr	r3, [pc, #104]	; (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d3a:	6a1b      	ldr	r3, [r3, #32]
 8002d3c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	4917      	ldr	r1, [pc, #92]	; (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d46:	4313      	orrs	r3, r2
 8002d48:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002d4a:	7dfb      	ldrb	r3, [r7, #23]
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d105      	bne.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d50:	4b14      	ldr	r3, [pc, #80]	; (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d52:	69db      	ldr	r3, [r3, #28]
 8002d54:	4a13      	ldr	r2, [pc, #76]	; (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d5a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 0302 	and.w	r3, r3, #2
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d008      	beq.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002d68:	4b0e      	ldr	r3, [pc, #56]	; (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	490b      	ldr	r1, [pc, #44]	; (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d76:	4313      	orrs	r3, r2
 8002d78:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 0310 	and.w	r3, r3, #16
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d008      	beq.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d86:	4b07      	ldr	r3, [pc, #28]	; (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	4904      	ldr	r1, [pc, #16]	; (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d94:	4313      	orrs	r3, r2
 8002d96:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002d98:	2300      	movs	r3, #0
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3718      	adds	r7, #24
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	40021000 	.word	0x40021000
 8002da8:	40007000 	.word	0x40007000
 8002dac:	42420440 	.word	0x42420440

08002db0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d101      	bne.n	8002dc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e03f      	b.n	8002e42 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002dc8:	b2db      	uxtb	r3, r3
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d106      	bne.n	8002ddc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f7fe f8c4 	bl	8000f64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2224      	movs	r2, #36	; 0x24
 8002de0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68da      	ldr	r2, [r3, #12]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002df2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002df4:	6878      	ldr	r0, [r7, #4]
 8002df6:	f000 fb41 	bl	800347c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	691a      	ldr	r2, [r3, #16]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002e08:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	695a      	ldr	r2, [r3, #20]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002e18:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	68da      	ldr	r2, [r3, #12]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002e28:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2220      	movs	r2, #32
 8002e34:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2220      	movs	r2, #32
 8002e3c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002e40:	2300      	movs	r3, #0
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3708      	adds	r7, #8
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}

08002e4a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e4a:	b580      	push	{r7, lr}
 8002e4c:	b088      	sub	sp, #32
 8002e4e:	af02      	add	r7, sp, #8
 8002e50:	60f8      	str	r0, [r7, #12]
 8002e52:	60b9      	str	r1, [r7, #8]
 8002e54:	603b      	str	r3, [r7, #0]
 8002e56:	4613      	mov	r3, r2
 8002e58:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	2b20      	cmp	r3, #32
 8002e68:	f040 8083 	bne.w	8002f72 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d002      	beq.n	8002e78 <HAL_UART_Transmit+0x2e>
 8002e72:	88fb      	ldrh	r3, [r7, #6]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d101      	bne.n	8002e7c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e07b      	b.n	8002f74 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d101      	bne.n	8002e8a <HAL_UART_Transmit+0x40>
 8002e86:	2302      	movs	r3, #2
 8002e88:	e074      	b.n	8002f74 <HAL_UART_Transmit+0x12a>
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2200      	movs	r2, #0
 8002e96:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2221      	movs	r2, #33	; 0x21
 8002e9c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002ea0:	f7fe f9d0 	bl	8001244 <HAL_GetTick>
 8002ea4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	88fa      	ldrh	r2, [r7, #6]
 8002eaa:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	88fa      	ldrh	r2, [r7, #6]
 8002eb0:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002eb2:	e042      	b.n	8002f3a <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002eb8:	b29b      	uxth	r3, r3
 8002eba:	3b01      	subs	r3, #1
 8002ebc:	b29a      	uxth	r2, r3
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002eca:	d122      	bne.n	8002f12 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	9300      	str	r3, [sp, #0]
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	2180      	movs	r1, #128	; 0x80
 8002ed6:	68f8      	ldr	r0, [r7, #12]
 8002ed8:	f000 f967 	bl	80031aa <UART_WaitOnFlagUntilTimeout>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d001      	beq.n	8002ee6 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e046      	b.n	8002f74 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	881b      	ldrh	r3, [r3, #0]
 8002eee:	461a      	mov	r2, r3
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ef8:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	691b      	ldr	r3, [r3, #16]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d103      	bne.n	8002f0a <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	3302      	adds	r3, #2
 8002f06:	60bb      	str	r3, [r7, #8]
 8002f08:	e017      	b.n	8002f3a <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	3301      	adds	r3, #1
 8002f0e:	60bb      	str	r3, [r7, #8]
 8002f10:	e013      	b.n	8002f3a <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	9300      	str	r3, [sp, #0]
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	2180      	movs	r1, #128	; 0x80
 8002f1c:	68f8      	ldr	r0, [r7, #12]
 8002f1e:	f000 f944 	bl	80031aa <UART_WaitOnFlagUntilTimeout>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d001      	beq.n	8002f2c <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8002f28:	2303      	movs	r3, #3
 8002f2a:	e023      	b.n	8002f74 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	1c5a      	adds	r2, r3, #1
 8002f30:	60ba      	str	r2, [r7, #8]
 8002f32:	781a      	ldrb	r2, [r3, #0]
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002f3e:	b29b      	uxth	r3, r3
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d1b7      	bne.n	8002eb4 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	9300      	str	r3, [sp, #0]
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	2140      	movs	r1, #64	; 0x40
 8002f4e:	68f8      	ldr	r0, [r7, #12]
 8002f50:	f000 f92b 	bl	80031aa <UART_WaitOnFlagUntilTimeout>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d001      	beq.n	8002f5e <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e00a      	b.n	8002f74 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2220      	movs	r2, #32
 8002f62:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	e000      	b.n	8002f74 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8002f72:	2302      	movs	r3, #2
  }
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3718      	adds	r7, #24
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}

08002f7c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b088      	sub	sp, #32
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	695b      	ldr	r3, [r3, #20]
 8002f9a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002fa4:	69fb      	ldr	r3, [r7, #28]
 8002fa6:	f003 030f 	and.w	r3, r3, #15
 8002faa:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d10d      	bne.n	8002fce <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	f003 0320 	and.w	r3, r3, #32
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d008      	beq.n	8002fce <HAL_UART_IRQHandler+0x52>
 8002fbc:	69bb      	ldr	r3, [r7, #24]
 8002fbe:	f003 0320 	and.w	r3, r3, #32
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d003      	beq.n	8002fce <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8002fc6:	6878      	ldr	r0, [r7, #4]
 8002fc8:	f000 f9d7 	bl	800337a <UART_Receive_IT>
      return;
 8002fcc:	e0cc      	b.n	8003168 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	f000 80ab 	beq.w	800312c <HAL_UART_IRQHandler+0x1b0>
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	f003 0301 	and.w	r3, r3, #1
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d105      	bne.n	8002fec <HAL_UART_IRQHandler+0x70>
 8002fe0:	69bb      	ldr	r3, [r7, #24]
 8002fe2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	f000 80a0 	beq.w	800312c <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002fec:	69fb      	ldr	r3, [r7, #28]
 8002fee:	f003 0301 	and.w	r3, r3, #1
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d00a      	beq.n	800300c <HAL_UART_IRQHandler+0x90>
 8002ff6:	69bb      	ldr	r3, [r7, #24]
 8002ff8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d005      	beq.n	800300c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003004:	f043 0201 	orr.w	r2, r3, #1
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	f003 0304 	and.w	r3, r3, #4
 8003012:	2b00      	cmp	r3, #0
 8003014:	d00a      	beq.n	800302c <HAL_UART_IRQHandler+0xb0>
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	f003 0301 	and.w	r3, r3, #1
 800301c:	2b00      	cmp	r3, #0
 800301e:	d005      	beq.n	800302c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003024:	f043 0202 	orr.w	r2, r3, #2
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800302c:	69fb      	ldr	r3, [r7, #28]
 800302e:	f003 0302 	and.w	r3, r3, #2
 8003032:	2b00      	cmp	r3, #0
 8003034:	d00a      	beq.n	800304c <HAL_UART_IRQHandler+0xd0>
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	f003 0301 	and.w	r3, r3, #1
 800303c:	2b00      	cmp	r3, #0
 800303e:	d005      	beq.n	800304c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003044:	f043 0204 	orr.w	r2, r3, #4
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	f003 0308 	and.w	r3, r3, #8
 8003052:	2b00      	cmp	r3, #0
 8003054:	d00a      	beq.n	800306c <HAL_UART_IRQHandler+0xf0>
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	f003 0301 	and.w	r3, r3, #1
 800305c:	2b00      	cmp	r3, #0
 800305e:	d005      	beq.n	800306c <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003064:	f043 0208 	orr.w	r2, r3, #8
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003070:	2b00      	cmp	r3, #0
 8003072:	d078      	beq.n	8003166 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003074:	69fb      	ldr	r3, [r7, #28]
 8003076:	f003 0320 	and.w	r3, r3, #32
 800307a:	2b00      	cmp	r3, #0
 800307c:	d007      	beq.n	800308e <HAL_UART_IRQHandler+0x112>
 800307e:	69bb      	ldr	r3, [r7, #24]
 8003080:	f003 0320 	and.w	r3, r3, #32
 8003084:	2b00      	cmp	r3, #0
 8003086:	d002      	beq.n	800308e <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8003088:	6878      	ldr	r0, [r7, #4]
 800308a:	f000 f976 	bl	800337a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	695b      	ldr	r3, [r3, #20]
 8003094:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003098:	2b00      	cmp	r3, #0
 800309a:	bf14      	ite	ne
 800309c:	2301      	movne	r3, #1
 800309e:	2300      	moveq	r3, #0
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030a8:	f003 0308 	and.w	r3, r3, #8
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d102      	bne.n	80030b6 <HAL_UART_IRQHandler+0x13a>
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d031      	beq.n	800311a <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	f000 f8c1 	bl	800323e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	695b      	ldr	r3, [r3, #20]
 80030c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d023      	beq.n	8003112 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	695a      	ldr	r2, [r3, #20]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80030d8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d013      	beq.n	800310a <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030e6:	4a22      	ldr	r2, [pc, #136]	; (8003170 <HAL_UART_IRQHandler+0x1f4>)
 80030e8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030ee:	4618      	mov	r0, r3
 80030f0:	f7fe fe58 	bl	8001da4 <HAL_DMA_Abort_IT>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d016      	beq.n	8003128 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003100:	687a      	ldr	r2, [r7, #4]
 8003102:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003104:	4610      	mov	r0, r2
 8003106:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003108:	e00e      	b.n	8003128 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	f000 f844 	bl	8003198 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003110:	e00a      	b.n	8003128 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	f000 f840 	bl	8003198 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003118:	e006      	b.n	8003128 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f000 f83c 	bl	8003198 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2200      	movs	r2, #0
 8003124:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003126:	e01e      	b.n	8003166 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003128:	bf00      	nop
    return;
 800312a:	e01c      	b.n	8003166 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800312c:	69fb      	ldr	r3, [r7, #28]
 800312e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003132:	2b00      	cmp	r3, #0
 8003134:	d008      	beq.n	8003148 <HAL_UART_IRQHandler+0x1cc>
 8003136:	69bb      	ldr	r3, [r7, #24]
 8003138:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800313c:	2b00      	cmp	r3, #0
 800313e:	d003      	beq.n	8003148 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8003140:	6878      	ldr	r0, [r7, #4]
 8003142:	f000 f8ad 	bl	80032a0 <UART_Transmit_IT>
    return;
 8003146:	e00f      	b.n	8003168 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003148:	69fb      	ldr	r3, [r7, #28]
 800314a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800314e:	2b00      	cmp	r3, #0
 8003150:	d00a      	beq.n	8003168 <HAL_UART_IRQHandler+0x1ec>
 8003152:	69bb      	ldr	r3, [r7, #24]
 8003154:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003158:	2b00      	cmp	r3, #0
 800315a:	d005      	beq.n	8003168 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f000 f8f4 	bl	800334a <UART_EndTransmit_IT>
    return;
 8003162:	bf00      	nop
 8003164:	e000      	b.n	8003168 <HAL_UART_IRQHandler+0x1ec>
    return;
 8003166:	bf00      	nop
  }
}
 8003168:	3720      	adds	r7, #32
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	08003279 	.word	0x08003279

08003174 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003174:	b480      	push	{r7}
 8003176:	b083      	sub	sp, #12
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800317c:	bf00      	nop
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	bc80      	pop	{r7}
 8003184:	4770      	bx	lr

08003186 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003186:	b480      	push	{r7}
 8003188:	b083      	sub	sp, #12
 800318a:	af00      	add	r7, sp, #0
 800318c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800318e:	bf00      	nop
 8003190:	370c      	adds	r7, #12
 8003192:	46bd      	mov	sp, r7
 8003194:	bc80      	pop	{r7}
 8003196:	4770      	bx	lr

08003198 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80031a0:	bf00      	nop
 80031a2:	370c      	adds	r7, #12
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bc80      	pop	{r7}
 80031a8:	4770      	bx	lr

080031aa <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80031aa:	b580      	push	{r7, lr}
 80031ac:	b084      	sub	sp, #16
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	60f8      	str	r0, [r7, #12]
 80031b2:	60b9      	str	r1, [r7, #8]
 80031b4:	603b      	str	r3, [r7, #0]
 80031b6:	4613      	mov	r3, r2
 80031b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031ba:	e02c      	b.n	8003216 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031c2:	d028      	beq.n	8003216 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80031c4:	69bb      	ldr	r3, [r7, #24]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d007      	beq.n	80031da <UART_WaitOnFlagUntilTimeout+0x30>
 80031ca:	f7fe f83b 	bl	8001244 <HAL_GetTick>
 80031ce:	4602      	mov	r2, r0
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	69ba      	ldr	r2, [r7, #24]
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d21d      	bcs.n	8003216 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	68da      	ldr	r2, [r3, #12]
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80031e8:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	695a      	ldr	r2, [r3, #20]
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 0201 	bic.w	r2, r2, #1
 80031f8:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2220      	movs	r2, #32
 80031fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2220      	movs	r2, #32
 8003206:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2200      	movs	r2, #0
 800320e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003212:	2303      	movs	r3, #3
 8003214:	e00f      	b.n	8003236 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	4013      	ands	r3, r2
 8003220:	68ba      	ldr	r2, [r7, #8]
 8003222:	429a      	cmp	r2, r3
 8003224:	bf0c      	ite	eq
 8003226:	2301      	moveq	r3, #1
 8003228:	2300      	movne	r3, #0
 800322a:	b2db      	uxtb	r3, r3
 800322c:	461a      	mov	r2, r3
 800322e:	79fb      	ldrb	r3, [r7, #7]
 8003230:	429a      	cmp	r2, r3
 8003232:	d0c3      	beq.n	80031bc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003234:	2300      	movs	r3, #0
}
 8003236:	4618      	mov	r0, r3
 8003238:	3710      	adds	r7, #16
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}

0800323e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800323e:	b480      	push	{r7}
 8003240:	b083      	sub	sp, #12
 8003242:	af00      	add	r7, sp, #0
 8003244:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	68da      	ldr	r2, [r3, #12]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003254:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	695a      	ldr	r2, [r3, #20]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f022 0201 	bic.w	r2, r2, #1
 8003264:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2220      	movs	r2, #32
 800326a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800326e:	bf00      	nop
 8003270:	370c      	adds	r7, #12
 8003272:	46bd      	mov	sp, r7
 8003274:	bc80      	pop	{r7}
 8003276:	4770      	bx	lr

08003278 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b084      	sub	sp, #16
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003284:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2200      	movs	r2, #0
 800328a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2200      	movs	r2, #0
 8003290:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003292:	68f8      	ldr	r0, [r7, #12]
 8003294:	f7ff ff80 	bl	8003198 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003298:	bf00      	nop
 800329a:	3710      	adds	r7, #16
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}

080032a0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b085      	sub	sp, #20
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80032ae:	b2db      	uxtb	r3, r3
 80032b0:	2b21      	cmp	r3, #33	; 0x21
 80032b2:	d144      	bne.n	800333e <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032bc:	d11a      	bne.n	80032f4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6a1b      	ldr	r3, [r3, #32]
 80032c2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	881b      	ldrh	r3, [r3, #0]
 80032c8:	461a      	mov	r2, r3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032d2:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	691b      	ldr	r3, [r3, #16]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d105      	bne.n	80032e8 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6a1b      	ldr	r3, [r3, #32]
 80032e0:	1c9a      	adds	r2, r3, #2
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	621a      	str	r2, [r3, #32]
 80032e6:	e00e      	b.n	8003306 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6a1b      	ldr	r3, [r3, #32]
 80032ec:	1c5a      	adds	r2, r3, #1
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	621a      	str	r2, [r3, #32]
 80032f2:	e008      	b.n	8003306 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6a1b      	ldr	r3, [r3, #32]
 80032f8:	1c59      	adds	r1, r3, #1
 80032fa:	687a      	ldr	r2, [r7, #4]
 80032fc:	6211      	str	r1, [r2, #32]
 80032fe:	781a      	ldrb	r2, [r3, #0]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800330a:	b29b      	uxth	r3, r3
 800330c:	3b01      	subs	r3, #1
 800330e:	b29b      	uxth	r3, r3
 8003310:	687a      	ldr	r2, [r7, #4]
 8003312:	4619      	mov	r1, r3
 8003314:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003316:	2b00      	cmp	r3, #0
 8003318:	d10f      	bne.n	800333a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	68da      	ldr	r2, [r3, #12]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003328:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	68da      	ldr	r2, [r3, #12]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003338:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800333a:	2300      	movs	r3, #0
 800333c:	e000      	b.n	8003340 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800333e:	2302      	movs	r3, #2
  }
}
 8003340:	4618      	mov	r0, r3
 8003342:	3714      	adds	r7, #20
 8003344:	46bd      	mov	sp, r7
 8003346:	bc80      	pop	{r7}
 8003348:	4770      	bx	lr

0800334a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800334a:	b580      	push	{r7, lr}
 800334c:	b082      	sub	sp, #8
 800334e:	af00      	add	r7, sp, #0
 8003350:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	68da      	ldr	r2, [r3, #12]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003360:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2220      	movs	r2, #32
 8003366:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f7ff ff02 	bl	8003174 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003370:	2300      	movs	r3, #0
}
 8003372:	4618      	mov	r0, r3
 8003374:	3708      	adds	r7, #8
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}

0800337a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800337a:	b580      	push	{r7, lr}
 800337c:	b084      	sub	sp, #16
 800337e:	af00      	add	r7, sp, #0
 8003380:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003388:	b2db      	uxtb	r3, r3
 800338a:	2b22      	cmp	r3, #34	; 0x22
 800338c:	d171      	bne.n	8003472 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003396:	d123      	bne.n	80033e0 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800339c:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	691b      	ldr	r3, [r3, #16]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d10e      	bne.n	80033c4 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	b29b      	uxth	r3, r3
 80033ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033b2:	b29a      	uxth	r2, r3
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033bc:	1c9a      	adds	r2, r3, #2
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	629a      	str	r2, [r3, #40]	; 0x28
 80033c2:	e029      	b.n	8003418 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	b29b      	uxth	r3, r3
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	b29a      	uxth	r2, r3
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033d8:	1c5a      	adds	r2, r3, #1
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	629a      	str	r2, [r3, #40]	; 0x28
 80033de:	e01b      	b.n	8003418 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	691b      	ldr	r3, [r3, #16]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d10a      	bne.n	80033fe <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	6858      	ldr	r0, [r3, #4]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033f2:	1c59      	adds	r1, r3, #1
 80033f4:	687a      	ldr	r2, [r7, #4]
 80033f6:	6291      	str	r1, [r2, #40]	; 0x28
 80033f8:	b2c2      	uxtb	r2, r0
 80033fa:	701a      	strb	r2, [r3, #0]
 80033fc:	e00c      	b.n	8003418 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	b2da      	uxtb	r2, r3
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800340a:	1c58      	adds	r0, r3, #1
 800340c:	6879      	ldr	r1, [r7, #4]
 800340e:	6288      	str	r0, [r1, #40]	; 0x28
 8003410:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003414:	b2d2      	uxtb	r2, r2
 8003416:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800341c:	b29b      	uxth	r3, r3
 800341e:	3b01      	subs	r3, #1
 8003420:	b29b      	uxth	r3, r3
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	4619      	mov	r1, r3
 8003426:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003428:	2b00      	cmp	r3, #0
 800342a:	d120      	bne.n	800346e <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	68da      	ldr	r2, [r3, #12]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f022 0220 	bic.w	r2, r2, #32
 800343a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	68da      	ldr	r2, [r3, #12]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800344a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	695a      	ldr	r2, [r3, #20]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f022 0201 	bic.w	r2, r2, #1
 800345a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2220      	movs	r2, #32
 8003460:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003464:	6878      	ldr	r0, [r7, #4]
 8003466:	f7ff fe8e 	bl	8003186 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800346a:	2300      	movs	r3, #0
 800346c:	e002      	b.n	8003474 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800346e:	2300      	movs	r3, #0
 8003470:	e000      	b.n	8003474 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8003472:	2302      	movs	r3, #2
  }
}
 8003474:	4618      	mov	r0, r3
 8003476:	3710      	adds	r7, #16
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}

0800347c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b084      	sub	sp, #16
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	68da      	ldr	r2, [r3, #12]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	430a      	orrs	r2, r1
 8003498:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	689a      	ldr	r2, [r3, #8]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	691b      	ldr	r3, [r3, #16]
 80034a2:	431a      	orrs	r2, r3
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	695b      	ldr	r3, [r3, #20]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80034b6:	f023 030c 	bic.w	r3, r3, #12
 80034ba:	687a      	ldr	r2, [r7, #4]
 80034bc:	6812      	ldr	r2, [r2, #0]
 80034be:	68f9      	ldr	r1, [r7, #12]
 80034c0:	430b      	orrs	r3, r1
 80034c2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	695b      	ldr	r3, [r3, #20]
 80034ca:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	699a      	ldr	r2, [r3, #24]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	430a      	orrs	r2, r1
 80034d8:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a52      	ldr	r2, [pc, #328]	; (8003628 <UART_SetConfig+0x1ac>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d14e      	bne.n	8003582 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80034e4:	f7ff fb7c 	bl	8002be0 <HAL_RCC_GetPCLK2Freq>
 80034e8:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80034ea:	68ba      	ldr	r2, [r7, #8]
 80034ec:	4613      	mov	r3, r2
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	4413      	add	r3, r2
 80034f2:	009a      	lsls	r2, r3, #2
 80034f4:	441a      	add	r2, r3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003500:	4a4a      	ldr	r2, [pc, #296]	; (800362c <UART_SetConfig+0x1b0>)
 8003502:	fba2 2303 	umull	r2, r3, r2, r3
 8003506:	095b      	lsrs	r3, r3, #5
 8003508:	0119      	lsls	r1, r3, #4
 800350a:	68ba      	ldr	r2, [r7, #8]
 800350c:	4613      	mov	r3, r2
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	4413      	add	r3, r2
 8003512:	009a      	lsls	r2, r3, #2
 8003514:	441a      	add	r2, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003520:	4b42      	ldr	r3, [pc, #264]	; (800362c <UART_SetConfig+0x1b0>)
 8003522:	fba3 0302 	umull	r0, r3, r3, r2
 8003526:	095b      	lsrs	r3, r3, #5
 8003528:	2064      	movs	r0, #100	; 0x64
 800352a:	fb00 f303 	mul.w	r3, r0, r3
 800352e:	1ad3      	subs	r3, r2, r3
 8003530:	011b      	lsls	r3, r3, #4
 8003532:	3332      	adds	r3, #50	; 0x32
 8003534:	4a3d      	ldr	r2, [pc, #244]	; (800362c <UART_SetConfig+0x1b0>)
 8003536:	fba2 2303 	umull	r2, r3, r2, r3
 800353a:	095b      	lsrs	r3, r3, #5
 800353c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003540:	4419      	add	r1, r3
 8003542:	68ba      	ldr	r2, [r7, #8]
 8003544:	4613      	mov	r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	4413      	add	r3, r2
 800354a:	009a      	lsls	r2, r3, #2
 800354c:	441a      	add	r2, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	fbb2 f2f3 	udiv	r2, r2, r3
 8003558:	4b34      	ldr	r3, [pc, #208]	; (800362c <UART_SetConfig+0x1b0>)
 800355a:	fba3 0302 	umull	r0, r3, r3, r2
 800355e:	095b      	lsrs	r3, r3, #5
 8003560:	2064      	movs	r0, #100	; 0x64
 8003562:	fb00 f303 	mul.w	r3, r0, r3
 8003566:	1ad3      	subs	r3, r2, r3
 8003568:	011b      	lsls	r3, r3, #4
 800356a:	3332      	adds	r3, #50	; 0x32
 800356c:	4a2f      	ldr	r2, [pc, #188]	; (800362c <UART_SetConfig+0x1b0>)
 800356e:	fba2 2303 	umull	r2, r3, r2, r3
 8003572:	095b      	lsrs	r3, r3, #5
 8003574:	f003 020f 	and.w	r2, r3, #15
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	440a      	add	r2, r1
 800357e:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8003580:	e04d      	b.n	800361e <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8003582:	f7ff fb19 	bl	8002bb8 <HAL_RCC_GetPCLK1Freq>
 8003586:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003588:	68ba      	ldr	r2, [r7, #8]
 800358a:	4613      	mov	r3, r2
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	4413      	add	r3, r2
 8003590:	009a      	lsls	r2, r3, #2
 8003592:	441a      	add	r2, r3
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	009b      	lsls	r3, r3, #2
 800359a:	fbb2 f3f3 	udiv	r3, r2, r3
 800359e:	4a23      	ldr	r2, [pc, #140]	; (800362c <UART_SetConfig+0x1b0>)
 80035a0:	fba2 2303 	umull	r2, r3, r2, r3
 80035a4:	095b      	lsrs	r3, r3, #5
 80035a6:	0119      	lsls	r1, r3, #4
 80035a8:	68ba      	ldr	r2, [r7, #8]
 80035aa:	4613      	mov	r3, r2
 80035ac:	009b      	lsls	r3, r3, #2
 80035ae:	4413      	add	r3, r2
 80035b0:	009a      	lsls	r2, r3, #2
 80035b2:	441a      	add	r2, r3
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	fbb2 f2f3 	udiv	r2, r2, r3
 80035be:	4b1b      	ldr	r3, [pc, #108]	; (800362c <UART_SetConfig+0x1b0>)
 80035c0:	fba3 0302 	umull	r0, r3, r3, r2
 80035c4:	095b      	lsrs	r3, r3, #5
 80035c6:	2064      	movs	r0, #100	; 0x64
 80035c8:	fb00 f303 	mul.w	r3, r0, r3
 80035cc:	1ad3      	subs	r3, r2, r3
 80035ce:	011b      	lsls	r3, r3, #4
 80035d0:	3332      	adds	r3, #50	; 0x32
 80035d2:	4a16      	ldr	r2, [pc, #88]	; (800362c <UART_SetConfig+0x1b0>)
 80035d4:	fba2 2303 	umull	r2, r3, r2, r3
 80035d8:	095b      	lsrs	r3, r3, #5
 80035da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80035de:	4419      	add	r1, r3
 80035e0:	68ba      	ldr	r2, [r7, #8]
 80035e2:	4613      	mov	r3, r2
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	4413      	add	r3, r2
 80035e8:	009a      	lsls	r2, r3, #2
 80035ea:	441a      	add	r2, r3
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	009b      	lsls	r3, r3, #2
 80035f2:	fbb2 f2f3 	udiv	r2, r2, r3
 80035f6:	4b0d      	ldr	r3, [pc, #52]	; (800362c <UART_SetConfig+0x1b0>)
 80035f8:	fba3 0302 	umull	r0, r3, r3, r2
 80035fc:	095b      	lsrs	r3, r3, #5
 80035fe:	2064      	movs	r0, #100	; 0x64
 8003600:	fb00 f303 	mul.w	r3, r0, r3
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	011b      	lsls	r3, r3, #4
 8003608:	3332      	adds	r3, #50	; 0x32
 800360a:	4a08      	ldr	r2, [pc, #32]	; (800362c <UART_SetConfig+0x1b0>)
 800360c:	fba2 2303 	umull	r2, r3, r2, r3
 8003610:	095b      	lsrs	r3, r3, #5
 8003612:	f003 020f 	and.w	r2, r3, #15
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	440a      	add	r2, r1
 800361c:	609a      	str	r2, [r3, #8]
}
 800361e:	bf00      	nop
 8003620:	3710      	adds	r7, #16
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	40013800 	.word	0x40013800
 800362c:	51eb851f 	.word	0x51eb851f

08003630 <__errno>:
 8003630:	4b01      	ldr	r3, [pc, #4]	; (8003638 <__errno+0x8>)
 8003632:	6818      	ldr	r0, [r3, #0]
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop
 8003638:	2000000c 	.word	0x2000000c

0800363c <__libc_init_array>:
 800363c:	b570      	push	{r4, r5, r6, lr}
 800363e:	2500      	movs	r5, #0
 8003640:	4e0c      	ldr	r6, [pc, #48]	; (8003674 <__libc_init_array+0x38>)
 8003642:	4c0d      	ldr	r4, [pc, #52]	; (8003678 <__libc_init_array+0x3c>)
 8003644:	1ba4      	subs	r4, r4, r6
 8003646:	10a4      	asrs	r4, r4, #2
 8003648:	42a5      	cmp	r5, r4
 800364a:	d109      	bne.n	8003660 <__libc_init_array+0x24>
 800364c:	f002 f85e 	bl	800570c <_init>
 8003650:	2500      	movs	r5, #0
 8003652:	4e0a      	ldr	r6, [pc, #40]	; (800367c <__libc_init_array+0x40>)
 8003654:	4c0a      	ldr	r4, [pc, #40]	; (8003680 <__libc_init_array+0x44>)
 8003656:	1ba4      	subs	r4, r4, r6
 8003658:	10a4      	asrs	r4, r4, #2
 800365a:	42a5      	cmp	r5, r4
 800365c:	d105      	bne.n	800366a <__libc_init_array+0x2e>
 800365e:	bd70      	pop	{r4, r5, r6, pc}
 8003660:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003664:	4798      	blx	r3
 8003666:	3501      	adds	r5, #1
 8003668:	e7ee      	b.n	8003648 <__libc_init_array+0xc>
 800366a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800366e:	4798      	blx	r3
 8003670:	3501      	adds	r5, #1
 8003672:	e7f2      	b.n	800365a <__libc_init_array+0x1e>
 8003674:	080059b8 	.word	0x080059b8
 8003678:	080059b8 	.word	0x080059b8
 800367c:	080059b8 	.word	0x080059b8
 8003680:	080059bc 	.word	0x080059bc

08003684 <memset>:
 8003684:	4603      	mov	r3, r0
 8003686:	4402      	add	r2, r0
 8003688:	4293      	cmp	r3, r2
 800368a:	d100      	bne.n	800368e <memset+0xa>
 800368c:	4770      	bx	lr
 800368e:	f803 1b01 	strb.w	r1, [r3], #1
 8003692:	e7f9      	b.n	8003688 <memset+0x4>

08003694 <__cvt>:
 8003694:	2b00      	cmp	r3, #0
 8003696:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800369a:	461e      	mov	r6, r3
 800369c:	bfbb      	ittet	lt
 800369e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80036a2:	461e      	movlt	r6, r3
 80036a4:	2300      	movge	r3, #0
 80036a6:	232d      	movlt	r3, #45	; 0x2d
 80036a8:	b088      	sub	sp, #32
 80036aa:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80036ac:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 80036b0:	f027 0720 	bic.w	r7, r7, #32
 80036b4:	2f46      	cmp	r7, #70	; 0x46
 80036b6:	4614      	mov	r4, r2
 80036b8:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80036ba:	700b      	strb	r3, [r1, #0]
 80036bc:	d004      	beq.n	80036c8 <__cvt+0x34>
 80036be:	2f45      	cmp	r7, #69	; 0x45
 80036c0:	d100      	bne.n	80036c4 <__cvt+0x30>
 80036c2:	3501      	adds	r5, #1
 80036c4:	2302      	movs	r3, #2
 80036c6:	e000      	b.n	80036ca <__cvt+0x36>
 80036c8:	2303      	movs	r3, #3
 80036ca:	aa07      	add	r2, sp, #28
 80036cc:	9204      	str	r2, [sp, #16]
 80036ce:	aa06      	add	r2, sp, #24
 80036d0:	e9cd a202 	strd	sl, r2, [sp, #8]
 80036d4:	e9cd 3500 	strd	r3, r5, [sp]
 80036d8:	4622      	mov	r2, r4
 80036da:	4633      	mov	r3, r6
 80036dc:	f000 fcd8 	bl	8004090 <_dtoa_r>
 80036e0:	2f47      	cmp	r7, #71	; 0x47
 80036e2:	4680      	mov	r8, r0
 80036e4:	d102      	bne.n	80036ec <__cvt+0x58>
 80036e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80036e8:	07db      	lsls	r3, r3, #31
 80036ea:	d526      	bpl.n	800373a <__cvt+0xa6>
 80036ec:	2f46      	cmp	r7, #70	; 0x46
 80036ee:	eb08 0905 	add.w	r9, r8, r5
 80036f2:	d111      	bne.n	8003718 <__cvt+0x84>
 80036f4:	f898 3000 	ldrb.w	r3, [r8]
 80036f8:	2b30      	cmp	r3, #48	; 0x30
 80036fa:	d10a      	bne.n	8003712 <__cvt+0x7e>
 80036fc:	2200      	movs	r2, #0
 80036fe:	2300      	movs	r3, #0
 8003700:	4620      	mov	r0, r4
 8003702:	4631      	mov	r1, r6
 8003704:	f7fd f950 	bl	80009a8 <__aeabi_dcmpeq>
 8003708:	b918      	cbnz	r0, 8003712 <__cvt+0x7e>
 800370a:	f1c5 0501 	rsb	r5, r5, #1
 800370e:	f8ca 5000 	str.w	r5, [sl]
 8003712:	f8da 3000 	ldr.w	r3, [sl]
 8003716:	4499      	add	r9, r3
 8003718:	2200      	movs	r2, #0
 800371a:	2300      	movs	r3, #0
 800371c:	4620      	mov	r0, r4
 800371e:	4631      	mov	r1, r6
 8003720:	f7fd f942 	bl	80009a8 <__aeabi_dcmpeq>
 8003724:	b938      	cbnz	r0, 8003736 <__cvt+0xa2>
 8003726:	2230      	movs	r2, #48	; 0x30
 8003728:	9b07      	ldr	r3, [sp, #28]
 800372a:	454b      	cmp	r3, r9
 800372c:	d205      	bcs.n	800373a <__cvt+0xa6>
 800372e:	1c59      	adds	r1, r3, #1
 8003730:	9107      	str	r1, [sp, #28]
 8003732:	701a      	strb	r2, [r3, #0]
 8003734:	e7f8      	b.n	8003728 <__cvt+0x94>
 8003736:	f8cd 901c 	str.w	r9, [sp, #28]
 800373a:	4640      	mov	r0, r8
 800373c:	9b07      	ldr	r3, [sp, #28]
 800373e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003740:	eba3 0308 	sub.w	r3, r3, r8
 8003744:	6013      	str	r3, [r2, #0]
 8003746:	b008      	add	sp, #32
 8003748:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800374c <__exponent>:
 800374c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800374e:	2900      	cmp	r1, #0
 8003750:	bfb4      	ite	lt
 8003752:	232d      	movlt	r3, #45	; 0x2d
 8003754:	232b      	movge	r3, #43	; 0x2b
 8003756:	4604      	mov	r4, r0
 8003758:	bfb8      	it	lt
 800375a:	4249      	neglt	r1, r1
 800375c:	2909      	cmp	r1, #9
 800375e:	f804 2b02 	strb.w	r2, [r4], #2
 8003762:	7043      	strb	r3, [r0, #1]
 8003764:	dd21      	ble.n	80037aa <__exponent+0x5e>
 8003766:	f10d 0307 	add.w	r3, sp, #7
 800376a:	461f      	mov	r7, r3
 800376c:	260a      	movs	r6, #10
 800376e:	fb91 f5f6 	sdiv	r5, r1, r6
 8003772:	fb06 1115 	mls	r1, r6, r5, r1
 8003776:	2d09      	cmp	r5, #9
 8003778:	f101 0130 	add.w	r1, r1, #48	; 0x30
 800377c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003780:	f103 32ff 	add.w	r2, r3, #4294967295
 8003784:	4629      	mov	r1, r5
 8003786:	dc09      	bgt.n	800379c <__exponent+0x50>
 8003788:	3130      	adds	r1, #48	; 0x30
 800378a:	3b02      	subs	r3, #2
 800378c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003790:	42bb      	cmp	r3, r7
 8003792:	4622      	mov	r2, r4
 8003794:	d304      	bcc.n	80037a0 <__exponent+0x54>
 8003796:	1a10      	subs	r0, r2, r0
 8003798:	b003      	add	sp, #12
 800379a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800379c:	4613      	mov	r3, r2
 800379e:	e7e6      	b.n	800376e <__exponent+0x22>
 80037a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80037a4:	f804 2b01 	strb.w	r2, [r4], #1
 80037a8:	e7f2      	b.n	8003790 <__exponent+0x44>
 80037aa:	2330      	movs	r3, #48	; 0x30
 80037ac:	4419      	add	r1, r3
 80037ae:	7083      	strb	r3, [r0, #2]
 80037b0:	1d02      	adds	r2, r0, #4
 80037b2:	70c1      	strb	r1, [r0, #3]
 80037b4:	e7ef      	b.n	8003796 <__exponent+0x4a>
	...

080037b8 <_printf_float>:
 80037b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037bc:	b091      	sub	sp, #68	; 0x44
 80037be:	460c      	mov	r4, r1
 80037c0:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 80037c2:	4693      	mov	fp, r2
 80037c4:	461e      	mov	r6, r3
 80037c6:	4605      	mov	r5, r0
 80037c8:	f001 fa16 	bl	8004bf8 <_localeconv_r>
 80037cc:	6803      	ldr	r3, [r0, #0]
 80037ce:	4618      	mov	r0, r3
 80037d0:	9309      	str	r3, [sp, #36]	; 0x24
 80037d2:	f7fc fcbd 	bl	8000150 <strlen>
 80037d6:	2300      	movs	r3, #0
 80037d8:	930e      	str	r3, [sp, #56]	; 0x38
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	900a      	str	r0, [sp, #40]	; 0x28
 80037de:	3307      	adds	r3, #7
 80037e0:	f023 0307 	bic.w	r3, r3, #7
 80037e4:	f103 0208 	add.w	r2, r3, #8
 80037e8:	f894 8018 	ldrb.w	r8, [r4, #24]
 80037ec:	f8d4 a000 	ldr.w	sl, [r4]
 80037f0:	603a      	str	r2, [r7, #0]
 80037f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80037fa:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 80037fe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003802:	930b      	str	r3, [sp, #44]	; 0x2c
 8003804:	f04f 32ff 	mov.w	r2, #4294967295
 8003808:	4ba6      	ldr	r3, [pc, #664]	; (8003aa4 <_printf_float+0x2ec>)
 800380a:	4638      	mov	r0, r7
 800380c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800380e:	f7fd f8fd 	bl	8000a0c <__aeabi_dcmpun>
 8003812:	bb68      	cbnz	r0, 8003870 <_printf_float+0xb8>
 8003814:	f04f 32ff 	mov.w	r2, #4294967295
 8003818:	4ba2      	ldr	r3, [pc, #648]	; (8003aa4 <_printf_float+0x2ec>)
 800381a:	4638      	mov	r0, r7
 800381c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800381e:	f7fd f8d7 	bl	80009d0 <__aeabi_dcmple>
 8003822:	bb28      	cbnz	r0, 8003870 <_printf_float+0xb8>
 8003824:	2200      	movs	r2, #0
 8003826:	2300      	movs	r3, #0
 8003828:	4638      	mov	r0, r7
 800382a:	4649      	mov	r1, r9
 800382c:	f7fd f8c6 	bl	80009bc <__aeabi_dcmplt>
 8003830:	b110      	cbz	r0, 8003838 <_printf_float+0x80>
 8003832:	232d      	movs	r3, #45	; 0x2d
 8003834:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003838:	4f9b      	ldr	r7, [pc, #620]	; (8003aa8 <_printf_float+0x2f0>)
 800383a:	4b9c      	ldr	r3, [pc, #624]	; (8003aac <_printf_float+0x2f4>)
 800383c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003840:	bf98      	it	ls
 8003842:	461f      	movls	r7, r3
 8003844:	2303      	movs	r3, #3
 8003846:	f04f 0900 	mov.w	r9, #0
 800384a:	6123      	str	r3, [r4, #16]
 800384c:	f02a 0304 	bic.w	r3, sl, #4
 8003850:	6023      	str	r3, [r4, #0]
 8003852:	9600      	str	r6, [sp, #0]
 8003854:	465b      	mov	r3, fp
 8003856:	aa0f      	add	r2, sp, #60	; 0x3c
 8003858:	4621      	mov	r1, r4
 800385a:	4628      	mov	r0, r5
 800385c:	f000 f9e2 	bl	8003c24 <_printf_common>
 8003860:	3001      	adds	r0, #1
 8003862:	f040 8090 	bne.w	8003986 <_printf_float+0x1ce>
 8003866:	f04f 30ff 	mov.w	r0, #4294967295
 800386a:	b011      	add	sp, #68	; 0x44
 800386c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003870:	463a      	mov	r2, r7
 8003872:	464b      	mov	r3, r9
 8003874:	4638      	mov	r0, r7
 8003876:	4649      	mov	r1, r9
 8003878:	f7fd f8c8 	bl	8000a0c <__aeabi_dcmpun>
 800387c:	b110      	cbz	r0, 8003884 <_printf_float+0xcc>
 800387e:	4f8c      	ldr	r7, [pc, #560]	; (8003ab0 <_printf_float+0x2f8>)
 8003880:	4b8c      	ldr	r3, [pc, #560]	; (8003ab4 <_printf_float+0x2fc>)
 8003882:	e7db      	b.n	800383c <_printf_float+0x84>
 8003884:	6863      	ldr	r3, [r4, #4]
 8003886:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 800388a:	1c59      	adds	r1, r3, #1
 800388c:	a80d      	add	r0, sp, #52	; 0x34
 800388e:	a90e      	add	r1, sp, #56	; 0x38
 8003890:	d140      	bne.n	8003914 <_printf_float+0x15c>
 8003892:	2306      	movs	r3, #6
 8003894:	6063      	str	r3, [r4, #4]
 8003896:	f04f 0c00 	mov.w	ip, #0
 800389a:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 800389e:	e9cd 2301 	strd	r2, r3, [sp, #4]
 80038a2:	6863      	ldr	r3, [r4, #4]
 80038a4:	6022      	str	r2, [r4, #0]
 80038a6:	e9cd 0803 	strd	r0, r8, [sp, #12]
 80038aa:	9300      	str	r3, [sp, #0]
 80038ac:	463a      	mov	r2, r7
 80038ae:	464b      	mov	r3, r9
 80038b0:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 80038b4:	4628      	mov	r0, r5
 80038b6:	f7ff feed 	bl	8003694 <__cvt>
 80038ba:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 80038be:	2b47      	cmp	r3, #71	; 0x47
 80038c0:	4607      	mov	r7, r0
 80038c2:	d109      	bne.n	80038d8 <_printf_float+0x120>
 80038c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80038c6:	1cd8      	adds	r0, r3, #3
 80038c8:	db02      	blt.n	80038d0 <_printf_float+0x118>
 80038ca:	6862      	ldr	r2, [r4, #4]
 80038cc:	4293      	cmp	r3, r2
 80038ce:	dd47      	ble.n	8003960 <_printf_float+0x1a8>
 80038d0:	f1a8 0802 	sub.w	r8, r8, #2
 80038d4:	fa5f f888 	uxtb.w	r8, r8
 80038d8:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80038dc:	990d      	ldr	r1, [sp, #52]	; 0x34
 80038de:	d824      	bhi.n	800392a <_printf_float+0x172>
 80038e0:	3901      	subs	r1, #1
 80038e2:	4642      	mov	r2, r8
 80038e4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80038e8:	910d      	str	r1, [sp, #52]	; 0x34
 80038ea:	f7ff ff2f 	bl	800374c <__exponent>
 80038ee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80038f0:	4681      	mov	r9, r0
 80038f2:	1813      	adds	r3, r2, r0
 80038f4:	2a01      	cmp	r2, #1
 80038f6:	6123      	str	r3, [r4, #16]
 80038f8:	dc02      	bgt.n	8003900 <_printf_float+0x148>
 80038fa:	6822      	ldr	r2, [r4, #0]
 80038fc:	07d1      	lsls	r1, r2, #31
 80038fe:	d501      	bpl.n	8003904 <_printf_float+0x14c>
 8003900:	3301      	adds	r3, #1
 8003902:	6123      	str	r3, [r4, #16]
 8003904:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003908:	2b00      	cmp	r3, #0
 800390a:	d0a2      	beq.n	8003852 <_printf_float+0x9a>
 800390c:	232d      	movs	r3, #45	; 0x2d
 800390e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003912:	e79e      	b.n	8003852 <_printf_float+0x9a>
 8003914:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8003918:	f000 816e 	beq.w	8003bf8 <_printf_float+0x440>
 800391c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003920:	d1b9      	bne.n	8003896 <_printf_float+0xde>
 8003922:	2b00      	cmp	r3, #0
 8003924:	d1b7      	bne.n	8003896 <_printf_float+0xde>
 8003926:	2301      	movs	r3, #1
 8003928:	e7b4      	b.n	8003894 <_printf_float+0xdc>
 800392a:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800392e:	d119      	bne.n	8003964 <_printf_float+0x1ac>
 8003930:	2900      	cmp	r1, #0
 8003932:	6863      	ldr	r3, [r4, #4]
 8003934:	dd0c      	ble.n	8003950 <_printf_float+0x198>
 8003936:	6121      	str	r1, [r4, #16]
 8003938:	b913      	cbnz	r3, 8003940 <_printf_float+0x188>
 800393a:	6822      	ldr	r2, [r4, #0]
 800393c:	07d2      	lsls	r2, r2, #31
 800393e:	d502      	bpl.n	8003946 <_printf_float+0x18e>
 8003940:	3301      	adds	r3, #1
 8003942:	440b      	add	r3, r1
 8003944:	6123      	str	r3, [r4, #16]
 8003946:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003948:	f04f 0900 	mov.w	r9, #0
 800394c:	65a3      	str	r3, [r4, #88]	; 0x58
 800394e:	e7d9      	b.n	8003904 <_printf_float+0x14c>
 8003950:	b913      	cbnz	r3, 8003958 <_printf_float+0x1a0>
 8003952:	6822      	ldr	r2, [r4, #0]
 8003954:	07d0      	lsls	r0, r2, #31
 8003956:	d501      	bpl.n	800395c <_printf_float+0x1a4>
 8003958:	3302      	adds	r3, #2
 800395a:	e7f3      	b.n	8003944 <_printf_float+0x18c>
 800395c:	2301      	movs	r3, #1
 800395e:	e7f1      	b.n	8003944 <_printf_float+0x18c>
 8003960:	f04f 0867 	mov.w	r8, #103	; 0x67
 8003964:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8003968:	4293      	cmp	r3, r2
 800396a:	db05      	blt.n	8003978 <_printf_float+0x1c0>
 800396c:	6822      	ldr	r2, [r4, #0]
 800396e:	6123      	str	r3, [r4, #16]
 8003970:	07d1      	lsls	r1, r2, #31
 8003972:	d5e8      	bpl.n	8003946 <_printf_float+0x18e>
 8003974:	3301      	adds	r3, #1
 8003976:	e7e5      	b.n	8003944 <_printf_float+0x18c>
 8003978:	2b00      	cmp	r3, #0
 800397a:	bfcc      	ite	gt
 800397c:	2301      	movgt	r3, #1
 800397e:	f1c3 0302 	rsble	r3, r3, #2
 8003982:	4413      	add	r3, r2
 8003984:	e7de      	b.n	8003944 <_printf_float+0x18c>
 8003986:	6823      	ldr	r3, [r4, #0]
 8003988:	055a      	lsls	r2, r3, #21
 800398a:	d407      	bmi.n	800399c <_printf_float+0x1e4>
 800398c:	6923      	ldr	r3, [r4, #16]
 800398e:	463a      	mov	r2, r7
 8003990:	4659      	mov	r1, fp
 8003992:	4628      	mov	r0, r5
 8003994:	47b0      	blx	r6
 8003996:	3001      	adds	r0, #1
 8003998:	d129      	bne.n	80039ee <_printf_float+0x236>
 800399a:	e764      	b.n	8003866 <_printf_float+0xae>
 800399c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80039a0:	f240 80d7 	bls.w	8003b52 <_printf_float+0x39a>
 80039a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80039a8:	2200      	movs	r2, #0
 80039aa:	2300      	movs	r3, #0
 80039ac:	f7fc fffc 	bl	80009a8 <__aeabi_dcmpeq>
 80039b0:	b388      	cbz	r0, 8003a16 <_printf_float+0x25e>
 80039b2:	2301      	movs	r3, #1
 80039b4:	4a40      	ldr	r2, [pc, #256]	; (8003ab8 <_printf_float+0x300>)
 80039b6:	4659      	mov	r1, fp
 80039b8:	4628      	mov	r0, r5
 80039ba:	47b0      	blx	r6
 80039bc:	3001      	adds	r0, #1
 80039be:	f43f af52 	beq.w	8003866 <_printf_float+0xae>
 80039c2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80039c6:	429a      	cmp	r2, r3
 80039c8:	db02      	blt.n	80039d0 <_printf_float+0x218>
 80039ca:	6823      	ldr	r3, [r4, #0]
 80039cc:	07d8      	lsls	r0, r3, #31
 80039ce:	d50e      	bpl.n	80039ee <_printf_float+0x236>
 80039d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80039d4:	4659      	mov	r1, fp
 80039d6:	4628      	mov	r0, r5
 80039d8:	47b0      	blx	r6
 80039da:	3001      	adds	r0, #1
 80039dc:	f43f af43 	beq.w	8003866 <_printf_float+0xae>
 80039e0:	2700      	movs	r7, #0
 80039e2:	f104 081a 	add.w	r8, r4, #26
 80039e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80039e8:	3b01      	subs	r3, #1
 80039ea:	42bb      	cmp	r3, r7
 80039ec:	dc09      	bgt.n	8003a02 <_printf_float+0x24a>
 80039ee:	6823      	ldr	r3, [r4, #0]
 80039f0:	079f      	lsls	r7, r3, #30
 80039f2:	f100 80fd 	bmi.w	8003bf0 <_printf_float+0x438>
 80039f6:	68e0      	ldr	r0, [r4, #12]
 80039f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80039fa:	4298      	cmp	r0, r3
 80039fc:	bfb8      	it	lt
 80039fe:	4618      	movlt	r0, r3
 8003a00:	e733      	b.n	800386a <_printf_float+0xb2>
 8003a02:	2301      	movs	r3, #1
 8003a04:	4642      	mov	r2, r8
 8003a06:	4659      	mov	r1, fp
 8003a08:	4628      	mov	r0, r5
 8003a0a:	47b0      	blx	r6
 8003a0c:	3001      	adds	r0, #1
 8003a0e:	f43f af2a 	beq.w	8003866 <_printf_float+0xae>
 8003a12:	3701      	adds	r7, #1
 8003a14:	e7e7      	b.n	80039e6 <_printf_float+0x22e>
 8003a16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	dc2b      	bgt.n	8003a74 <_printf_float+0x2bc>
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	4a26      	ldr	r2, [pc, #152]	; (8003ab8 <_printf_float+0x300>)
 8003a20:	4659      	mov	r1, fp
 8003a22:	4628      	mov	r0, r5
 8003a24:	47b0      	blx	r6
 8003a26:	3001      	adds	r0, #1
 8003a28:	f43f af1d 	beq.w	8003866 <_printf_float+0xae>
 8003a2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003a2e:	b923      	cbnz	r3, 8003a3a <_printf_float+0x282>
 8003a30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003a32:	b913      	cbnz	r3, 8003a3a <_printf_float+0x282>
 8003a34:	6823      	ldr	r3, [r4, #0]
 8003a36:	07d9      	lsls	r1, r3, #31
 8003a38:	d5d9      	bpl.n	80039ee <_printf_float+0x236>
 8003a3a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003a3e:	4659      	mov	r1, fp
 8003a40:	4628      	mov	r0, r5
 8003a42:	47b0      	blx	r6
 8003a44:	3001      	adds	r0, #1
 8003a46:	f43f af0e 	beq.w	8003866 <_printf_float+0xae>
 8003a4a:	f04f 0800 	mov.w	r8, #0
 8003a4e:	f104 091a 	add.w	r9, r4, #26
 8003a52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003a54:	425b      	negs	r3, r3
 8003a56:	4543      	cmp	r3, r8
 8003a58:	dc01      	bgt.n	8003a5e <_printf_float+0x2a6>
 8003a5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003a5c:	e797      	b.n	800398e <_printf_float+0x1d6>
 8003a5e:	2301      	movs	r3, #1
 8003a60:	464a      	mov	r2, r9
 8003a62:	4659      	mov	r1, fp
 8003a64:	4628      	mov	r0, r5
 8003a66:	47b0      	blx	r6
 8003a68:	3001      	adds	r0, #1
 8003a6a:	f43f aefc 	beq.w	8003866 <_printf_float+0xae>
 8003a6e:	f108 0801 	add.w	r8, r8, #1
 8003a72:	e7ee      	b.n	8003a52 <_printf_float+0x29a>
 8003a74:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003a76:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	bfa8      	it	ge
 8003a7c:	461a      	movge	r2, r3
 8003a7e:	2a00      	cmp	r2, #0
 8003a80:	4690      	mov	r8, r2
 8003a82:	dd07      	ble.n	8003a94 <_printf_float+0x2dc>
 8003a84:	4613      	mov	r3, r2
 8003a86:	4659      	mov	r1, fp
 8003a88:	463a      	mov	r2, r7
 8003a8a:	4628      	mov	r0, r5
 8003a8c:	47b0      	blx	r6
 8003a8e:	3001      	adds	r0, #1
 8003a90:	f43f aee9 	beq.w	8003866 <_printf_float+0xae>
 8003a94:	f104 031a 	add.w	r3, r4, #26
 8003a98:	f04f 0a00 	mov.w	sl, #0
 8003a9c:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8003aa0:	930b      	str	r3, [sp, #44]	; 0x2c
 8003aa2:	e015      	b.n	8003ad0 <_printf_float+0x318>
 8003aa4:	7fefffff 	.word	0x7fefffff
 8003aa8:	08005760 	.word	0x08005760
 8003aac:	0800575c 	.word	0x0800575c
 8003ab0:	08005768 	.word	0x08005768
 8003ab4:	08005764 	.word	0x08005764
 8003ab8:	0800576c 	.word	0x0800576c
 8003abc:	2301      	movs	r3, #1
 8003abe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003ac0:	4659      	mov	r1, fp
 8003ac2:	4628      	mov	r0, r5
 8003ac4:	47b0      	blx	r6
 8003ac6:	3001      	adds	r0, #1
 8003ac8:	f43f aecd 	beq.w	8003866 <_printf_float+0xae>
 8003acc:	f10a 0a01 	add.w	sl, sl, #1
 8003ad0:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8003ad4:	eba9 0308 	sub.w	r3, r9, r8
 8003ad8:	4553      	cmp	r3, sl
 8003ada:	dcef      	bgt.n	8003abc <_printf_float+0x304>
 8003adc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	444f      	add	r7, r9
 8003ae4:	db14      	blt.n	8003b10 <_printf_float+0x358>
 8003ae6:	6823      	ldr	r3, [r4, #0]
 8003ae8:	07da      	lsls	r2, r3, #31
 8003aea:	d411      	bmi.n	8003b10 <_printf_float+0x358>
 8003aec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003aee:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003af0:	eba3 0209 	sub.w	r2, r3, r9
 8003af4:	eba3 0901 	sub.w	r9, r3, r1
 8003af8:	4591      	cmp	r9, r2
 8003afa:	bfa8      	it	ge
 8003afc:	4691      	movge	r9, r2
 8003afe:	f1b9 0f00 	cmp.w	r9, #0
 8003b02:	dc0d      	bgt.n	8003b20 <_printf_float+0x368>
 8003b04:	2700      	movs	r7, #0
 8003b06:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003b0a:	f104 081a 	add.w	r8, r4, #26
 8003b0e:	e018      	b.n	8003b42 <_printf_float+0x38a>
 8003b10:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003b14:	4659      	mov	r1, fp
 8003b16:	4628      	mov	r0, r5
 8003b18:	47b0      	blx	r6
 8003b1a:	3001      	adds	r0, #1
 8003b1c:	d1e6      	bne.n	8003aec <_printf_float+0x334>
 8003b1e:	e6a2      	b.n	8003866 <_printf_float+0xae>
 8003b20:	464b      	mov	r3, r9
 8003b22:	463a      	mov	r2, r7
 8003b24:	4659      	mov	r1, fp
 8003b26:	4628      	mov	r0, r5
 8003b28:	47b0      	blx	r6
 8003b2a:	3001      	adds	r0, #1
 8003b2c:	d1ea      	bne.n	8003b04 <_printf_float+0x34c>
 8003b2e:	e69a      	b.n	8003866 <_printf_float+0xae>
 8003b30:	2301      	movs	r3, #1
 8003b32:	4642      	mov	r2, r8
 8003b34:	4659      	mov	r1, fp
 8003b36:	4628      	mov	r0, r5
 8003b38:	47b0      	blx	r6
 8003b3a:	3001      	adds	r0, #1
 8003b3c:	f43f ae93 	beq.w	8003866 <_printf_float+0xae>
 8003b40:	3701      	adds	r7, #1
 8003b42:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003b46:	1a9b      	subs	r3, r3, r2
 8003b48:	eba3 0309 	sub.w	r3, r3, r9
 8003b4c:	42bb      	cmp	r3, r7
 8003b4e:	dcef      	bgt.n	8003b30 <_printf_float+0x378>
 8003b50:	e74d      	b.n	80039ee <_printf_float+0x236>
 8003b52:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003b54:	2a01      	cmp	r2, #1
 8003b56:	dc01      	bgt.n	8003b5c <_printf_float+0x3a4>
 8003b58:	07db      	lsls	r3, r3, #31
 8003b5a:	d538      	bpl.n	8003bce <_printf_float+0x416>
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	463a      	mov	r2, r7
 8003b60:	4659      	mov	r1, fp
 8003b62:	4628      	mov	r0, r5
 8003b64:	47b0      	blx	r6
 8003b66:	3001      	adds	r0, #1
 8003b68:	f43f ae7d 	beq.w	8003866 <_printf_float+0xae>
 8003b6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003b70:	4659      	mov	r1, fp
 8003b72:	4628      	mov	r0, r5
 8003b74:	47b0      	blx	r6
 8003b76:	3001      	adds	r0, #1
 8003b78:	f107 0701 	add.w	r7, r7, #1
 8003b7c:	f43f ae73 	beq.w	8003866 <_printf_float+0xae>
 8003b80:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003b84:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b86:	2200      	movs	r2, #0
 8003b88:	f103 38ff 	add.w	r8, r3, #4294967295
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	f7fc ff0b 	bl	80009a8 <__aeabi_dcmpeq>
 8003b92:	b9c0      	cbnz	r0, 8003bc6 <_printf_float+0x40e>
 8003b94:	4643      	mov	r3, r8
 8003b96:	463a      	mov	r2, r7
 8003b98:	4659      	mov	r1, fp
 8003b9a:	4628      	mov	r0, r5
 8003b9c:	47b0      	blx	r6
 8003b9e:	3001      	adds	r0, #1
 8003ba0:	d10d      	bne.n	8003bbe <_printf_float+0x406>
 8003ba2:	e660      	b.n	8003866 <_printf_float+0xae>
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	4642      	mov	r2, r8
 8003ba8:	4659      	mov	r1, fp
 8003baa:	4628      	mov	r0, r5
 8003bac:	47b0      	blx	r6
 8003bae:	3001      	adds	r0, #1
 8003bb0:	f43f ae59 	beq.w	8003866 <_printf_float+0xae>
 8003bb4:	3701      	adds	r7, #1
 8003bb6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003bb8:	3b01      	subs	r3, #1
 8003bba:	42bb      	cmp	r3, r7
 8003bbc:	dcf2      	bgt.n	8003ba4 <_printf_float+0x3ec>
 8003bbe:	464b      	mov	r3, r9
 8003bc0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003bc4:	e6e4      	b.n	8003990 <_printf_float+0x1d8>
 8003bc6:	2700      	movs	r7, #0
 8003bc8:	f104 081a 	add.w	r8, r4, #26
 8003bcc:	e7f3      	b.n	8003bb6 <_printf_float+0x3fe>
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e7e1      	b.n	8003b96 <_printf_float+0x3de>
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	4642      	mov	r2, r8
 8003bd6:	4659      	mov	r1, fp
 8003bd8:	4628      	mov	r0, r5
 8003bda:	47b0      	blx	r6
 8003bdc:	3001      	adds	r0, #1
 8003bde:	f43f ae42 	beq.w	8003866 <_printf_float+0xae>
 8003be2:	3701      	adds	r7, #1
 8003be4:	68e3      	ldr	r3, [r4, #12]
 8003be6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003be8:	1a9b      	subs	r3, r3, r2
 8003bea:	42bb      	cmp	r3, r7
 8003bec:	dcf1      	bgt.n	8003bd2 <_printf_float+0x41a>
 8003bee:	e702      	b.n	80039f6 <_printf_float+0x23e>
 8003bf0:	2700      	movs	r7, #0
 8003bf2:	f104 0819 	add.w	r8, r4, #25
 8003bf6:	e7f5      	b.n	8003be4 <_printf_float+0x42c>
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	f43f ae94 	beq.w	8003926 <_printf_float+0x16e>
 8003bfe:	f04f 0c00 	mov.w	ip, #0
 8003c02:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8003c06:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8003c0a:	6022      	str	r2, [r4, #0]
 8003c0c:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8003c10:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8003c14:	9300      	str	r3, [sp, #0]
 8003c16:	463a      	mov	r2, r7
 8003c18:	464b      	mov	r3, r9
 8003c1a:	4628      	mov	r0, r5
 8003c1c:	f7ff fd3a 	bl	8003694 <__cvt>
 8003c20:	4607      	mov	r7, r0
 8003c22:	e64f      	b.n	80038c4 <_printf_float+0x10c>

08003c24 <_printf_common>:
 8003c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c28:	4691      	mov	r9, r2
 8003c2a:	461f      	mov	r7, r3
 8003c2c:	688a      	ldr	r2, [r1, #8]
 8003c2e:	690b      	ldr	r3, [r1, #16]
 8003c30:	4606      	mov	r6, r0
 8003c32:	4293      	cmp	r3, r2
 8003c34:	bfb8      	it	lt
 8003c36:	4613      	movlt	r3, r2
 8003c38:	f8c9 3000 	str.w	r3, [r9]
 8003c3c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003c40:	460c      	mov	r4, r1
 8003c42:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003c46:	b112      	cbz	r2, 8003c4e <_printf_common+0x2a>
 8003c48:	3301      	adds	r3, #1
 8003c4a:	f8c9 3000 	str.w	r3, [r9]
 8003c4e:	6823      	ldr	r3, [r4, #0]
 8003c50:	0699      	lsls	r1, r3, #26
 8003c52:	bf42      	ittt	mi
 8003c54:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003c58:	3302      	addmi	r3, #2
 8003c5a:	f8c9 3000 	strmi.w	r3, [r9]
 8003c5e:	6825      	ldr	r5, [r4, #0]
 8003c60:	f015 0506 	ands.w	r5, r5, #6
 8003c64:	d107      	bne.n	8003c76 <_printf_common+0x52>
 8003c66:	f104 0a19 	add.w	sl, r4, #25
 8003c6a:	68e3      	ldr	r3, [r4, #12]
 8003c6c:	f8d9 2000 	ldr.w	r2, [r9]
 8003c70:	1a9b      	subs	r3, r3, r2
 8003c72:	42ab      	cmp	r3, r5
 8003c74:	dc29      	bgt.n	8003cca <_printf_common+0xa6>
 8003c76:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003c7a:	6822      	ldr	r2, [r4, #0]
 8003c7c:	3300      	adds	r3, #0
 8003c7e:	bf18      	it	ne
 8003c80:	2301      	movne	r3, #1
 8003c82:	0692      	lsls	r2, r2, #26
 8003c84:	d42e      	bmi.n	8003ce4 <_printf_common+0xc0>
 8003c86:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003c8a:	4639      	mov	r1, r7
 8003c8c:	4630      	mov	r0, r6
 8003c8e:	47c0      	blx	r8
 8003c90:	3001      	adds	r0, #1
 8003c92:	d021      	beq.n	8003cd8 <_printf_common+0xb4>
 8003c94:	6823      	ldr	r3, [r4, #0]
 8003c96:	68e5      	ldr	r5, [r4, #12]
 8003c98:	f003 0306 	and.w	r3, r3, #6
 8003c9c:	2b04      	cmp	r3, #4
 8003c9e:	bf18      	it	ne
 8003ca0:	2500      	movne	r5, #0
 8003ca2:	f8d9 2000 	ldr.w	r2, [r9]
 8003ca6:	f04f 0900 	mov.w	r9, #0
 8003caa:	bf08      	it	eq
 8003cac:	1aad      	subeq	r5, r5, r2
 8003cae:	68a3      	ldr	r3, [r4, #8]
 8003cb0:	6922      	ldr	r2, [r4, #16]
 8003cb2:	bf08      	it	eq
 8003cb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	bfc4      	itt	gt
 8003cbc:	1a9b      	subgt	r3, r3, r2
 8003cbe:	18ed      	addgt	r5, r5, r3
 8003cc0:	341a      	adds	r4, #26
 8003cc2:	454d      	cmp	r5, r9
 8003cc4:	d11a      	bne.n	8003cfc <_printf_common+0xd8>
 8003cc6:	2000      	movs	r0, #0
 8003cc8:	e008      	b.n	8003cdc <_printf_common+0xb8>
 8003cca:	2301      	movs	r3, #1
 8003ccc:	4652      	mov	r2, sl
 8003cce:	4639      	mov	r1, r7
 8003cd0:	4630      	mov	r0, r6
 8003cd2:	47c0      	blx	r8
 8003cd4:	3001      	adds	r0, #1
 8003cd6:	d103      	bne.n	8003ce0 <_printf_common+0xbc>
 8003cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8003cdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ce0:	3501      	adds	r5, #1
 8003ce2:	e7c2      	b.n	8003c6a <_printf_common+0x46>
 8003ce4:	2030      	movs	r0, #48	; 0x30
 8003ce6:	18e1      	adds	r1, r4, r3
 8003ce8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003cec:	1c5a      	adds	r2, r3, #1
 8003cee:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003cf2:	4422      	add	r2, r4
 8003cf4:	3302      	adds	r3, #2
 8003cf6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003cfa:	e7c4      	b.n	8003c86 <_printf_common+0x62>
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	4622      	mov	r2, r4
 8003d00:	4639      	mov	r1, r7
 8003d02:	4630      	mov	r0, r6
 8003d04:	47c0      	blx	r8
 8003d06:	3001      	adds	r0, #1
 8003d08:	d0e6      	beq.n	8003cd8 <_printf_common+0xb4>
 8003d0a:	f109 0901 	add.w	r9, r9, #1
 8003d0e:	e7d8      	b.n	8003cc2 <_printf_common+0x9e>

08003d10 <_printf_i>:
 8003d10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003d14:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003d18:	460c      	mov	r4, r1
 8003d1a:	7e09      	ldrb	r1, [r1, #24]
 8003d1c:	b085      	sub	sp, #20
 8003d1e:	296e      	cmp	r1, #110	; 0x6e
 8003d20:	4617      	mov	r7, r2
 8003d22:	4606      	mov	r6, r0
 8003d24:	4698      	mov	r8, r3
 8003d26:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003d28:	f000 80b3 	beq.w	8003e92 <_printf_i+0x182>
 8003d2c:	d822      	bhi.n	8003d74 <_printf_i+0x64>
 8003d2e:	2963      	cmp	r1, #99	; 0x63
 8003d30:	d036      	beq.n	8003da0 <_printf_i+0x90>
 8003d32:	d80a      	bhi.n	8003d4a <_printf_i+0x3a>
 8003d34:	2900      	cmp	r1, #0
 8003d36:	f000 80b9 	beq.w	8003eac <_printf_i+0x19c>
 8003d3a:	2958      	cmp	r1, #88	; 0x58
 8003d3c:	f000 8083 	beq.w	8003e46 <_printf_i+0x136>
 8003d40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003d44:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003d48:	e032      	b.n	8003db0 <_printf_i+0xa0>
 8003d4a:	2964      	cmp	r1, #100	; 0x64
 8003d4c:	d001      	beq.n	8003d52 <_printf_i+0x42>
 8003d4e:	2969      	cmp	r1, #105	; 0x69
 8003d50:	d1f6      	bne.n	8003d40 <_printf_i+0x30>
 8003d52:	6820      	ldr	r0, [r4, #0]
 8003d54:	6813      	ldr	r3, [r2, #0]
 8003d56:	0605      	lsls	r5, r0, #24
 8003d58:	f103 0104 	add.w	r1, r3, #4
 8003d5c:	d52a      	bpl.n	8003db4 <_printf_i+0xa4>
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	6011      	str	r1, [r2, #0]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	da03      	bge.n	8003d6e <_printf_i+0x5e>
 8003d66:	222d      	movs	r2, #45	; 0x2d
 8003d68:	425b      	negs	r3, r3
 8003d6a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003d6e:	486f      	ldr	r0, [pc, #444]	; (8003f2c <_printf_i+0x21c>)
 8003d70:	220a      	movs	r2, #10
 8003d72:	e039      	b.n	8003de8 <_printf_i+0xd8>
 8003d74:	2973      	cmp	r1, #115	; 0x73
 8003d76:	f000 809d 	beq.w	8003eb4 <_printf_i+0x1a4>
 8003d7a:	d808      	bhi.n	8003d8e <_printf_i+0x7e>
 8003d7c:	296f      	cmp	r1, #111	; 0x6f
 8003d7e:	d020      	beq.n	8003dc2 <_printf_i+0xb2>
 8003d80:	2970      	cmp	r1, #112	; 0x70
 8003d82:	d1dd      	bne.n	8003d40 <_printf_i+0x30>
 8003d84:	6823      	ldr	r3, [r4, #0]
 8003d86:	f043 0320 	orr.w	r3, r3, #32
 8003d8a:	6023      	str	r3, [r4, #0]
 8003d8c:	e003      	b.n	8003d96 <_printf_i+0x86>
 8003d8e:	2975      	cmp	r1, #117	; 0x75
 8003d90:	d017      	beq.n	8003dc2 <_printf_i+0xb2>
 8003d92:	2978      	cmp	r1, #120	; 0x78
 8003d94:	d1d4      	bne.n	8003d40 <_printf_i+0x30>
 8003d96:	2378      	movs	r3, #120	; 0x78
 8003d98:	4865      	ldr	r0, [pc, #404]	; (8003f30 <_printf_i+0x220>)
 8003d9a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003d9e:	e055      	b.n	8003e4c <_printf_i+0x13c>
 8003da0:	6813      	ldr	r3, [r2, #0]
 8003da2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003da6:	1d19      	adds	r1, r3, #4
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	6011      	str	r1, [r2, #0]
 8003dac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003db0:	2301      	movs	r3, #1
 8003db2:	e08c      	b.n	8003ece <_printf_i+0x1be>
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003dba:	6011      	str	r1, [r2, #0]
 8003dbc:	bf18      	it	ne
 8003dbe:	b21b      	sxthne	r3, r3
 8003dc0:	e7cf      	b.n	8003d62 <_printf_i+0x52>
 8003dc2:	6813      	ldr	r3, [r2, #0]
 8003dc4:	6825      	ldr	r5, [r4, #0]
 8003dc6:	1d18      	adds	r0, r3, #4
 8003dc8:	6010      	str	r0, [r2, #0]
 8003dca:	0628      	lsls	r0, r5, #24
 8003dcc:	d501      	bpl.n	8003dd2 <_printf_i+0xc2>
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	e002      	b.n	8003dd8 <_printf_i+0xc8>
 8003dd2:	0668      	lsls	r0, r5, #25
 8003dd4:	d5fb      	bpl.n	8003dce <_printf_i+0xbe>
 8003dd6:	881b      	ldrh	r3, [r3, #0]
 8003dd8:	296f      	cmp	r1, #111	; 0x6f
 8003dda:	bf14      	ite	ne
 8003ddc:	220a      	movne	r2, #10
 8003dde:	2208      	moveq	r2, #8
 8003de0:	4852      	ldr	r0, [pc, #328]	; (8003f2c <_printf_i+0x21c>)
 8003de2:	2100      	movs	r1, #0
 8003de4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003de8:	6865      	ldr	r5, [r4, #4]
 8003dea:	2d00      	cmp	r5, #0
 8003dec:	60a5      	str	r5, [r4, #8]
 8003dee:	f2c0 8095 	blt.w	8003f1c <_printf_i+0x20c>
 8003df2:	6821      	ldr	r1, [r4, #0]
 8003df4:	f021 0104 	bic.w	r1, r1, #4
 8003df8:	6021      	str	r1, [r4, #0]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d13d      	bne.n	8003e7a <_printf_i+0x16a>
 8003dfe:	2d00      	cmp	r5, #0
 8003e00:	f040 808e 	bne.w	8003f20 <_printf_i+0x210>
 8003e04:	4665      	mov	r5, ip
 8003e06:	2a08      	cmp	r2, #8
 8003e08:	d10b      	bne.n	8003e22 <_printf_i+0x112>
 8003e0a:	6823      	ldr	r3, [r4, #0]
 8003e0c:	07db      	lsls	r3, r3, #31
 8003e0e:	d508      	bpl.n	8003e22 <_printf_i+0x112>
 8003e10:	6923      	ldr	r3, [r4, #16]
 8003e12:	6862      	ldr	r2, [r4, #4]
 8003e14:	429a      	cmp	r2, r3
 8003e16:	bfde      	ittt	le
 8003e18:	2330      	movle	r3, #48	; 0x30
 8003e1a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003e1e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003e22:	ebac 0305 	sub.w	r3, ip, r5
 8003e26:	6123      	str	r3, [r4, #16]
 8003e28:	f8cd 8000 	str.w	r8, [sp]
 8003e2c:	463b      	mov	r3, r7
 8003e2e:	aa03      	add	r2, sp, #12
 8003e30:	4621      	mov	r1, r4
 8003e32:	4630      	mov	r0, r6
 8003e34:	f7ff fef6 	bl	8003c24 <_printf_common>
 8003e38:	3001      	adds	r0, #1
 8003e3a:	d14d      	bne.n	8003ed8 <_printf_i+0x1c8>
 8003e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e40:	b005      	add	sp, #20
 8003e42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003e46:	4839      	ldr	r0, [pc, #228]	; (8003f2c <_printf_i+0x21c>)
 8003e48:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003e4c:	6813      	ldr	r3, [r2, #0]
 8003e4e:	6821      	ldr	r1, [r4, #0]
 8003e50:	1d1d      	adds	r5, r3, #4
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	6015      	str	r5, [r2, #0]
 8003e56:	060a      	lsls	r2, r1, #24
 8003e58:	d50b      	bpl.n	8003e72 <_printf_i+0x162>
 8003e5a:	07ca      	lsls	r2, r1, #31
 8003e5c:	bf44      	itt	mi
 8003e5e:	f041 0120 	orrmi.w	r1, r1, #32
 8003e62:	6021      	strmi	r1, [r4, #0]
 8003e64:	b91b      	cbnz	r3, 8003e6e <_printf_i+0x15e>
 8003e66:	6822      	ldr	r2, [r4, #0]
 8003e68:	f022 0220 	bic.w	r2, r2, #32
 8003e6c:	6022      	str	r2, [r4, #0]
 8003e6e:	2210      	movs	r2, #16
 8003e70:	e7b7      	b.n	8003de2 <_printf_i+0xd2>
 8003e72:	064d      	lsls	r5, r1, #25
 8003e74:	bf48      	it	mi
 8003e76:	b29b      	uxthmi	r3, r3
 8003e78:	e7ef      	b.n	8003e5a <_printf_i+0x14a>
 8003e7a:	4665      	mov	r5, ip
 8003e7c:	fbb3 f1f2 	udiv	r1, r3, r2
 8003e80:	fb02 3311 	mls	r3, r2, r1, r3
 8003e84:	5cc3      	ldrb	r3, [r0, r3]
 8003e86:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003e8a:	460b      	mov	r3, r1
 8003e8c:	2900      	cmp	r1, #0
 8003e8e:	d1f5      	bne.n	8003e7c <_printf_i+0x16c>
 8003e90:	e7b9      	b.n	8003e06 <_printf_i+0xf6>
 8003e92:	6813      	ldr	r3, [r2, #0]
 8003e94:	6825      	ldr	r5, [r4, #0]
 8003e96:	1d18      	adds	r0, r3, #4
 8003e98:	6961      	ldr	r1, [r4, #20]
 8003e9a:	6010      	str	r0, [r2, #0]
 8003e9c:	0628      	lsls	r0, r5, #24
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	d501      	bpl.n	8003ea6 <_printf_i+0x196>
 8003ea2:	6019      	str	r1, [r3, #0]
 8003ea4:	e002      	b.n	8003eac <_printf_i+0x19c>
 8003ea6:	066a      	lsls	r2, r5, #25
 8003ea8:	d5fb      	bpl.n	8003ea2 <_printf_i+0x192>
 8003eaa:	8019      	strh	r1, [r3, #0]
 8003eac:	2300      	movs	r3, #0
 8003eae:	4665      	mov	r5, ip
 8003eb0:	6123      	str	r3, [r4, #16]
 8003eb2:	e7b9      	b.n	8003e28 <_printf_i+0x118>
 8003eb4:	6813      	ldr	r3, [r2, #0]
 8003eb6:	1d19      	adds	r1, r3, #4
 8003eb8:	6011      	str	r1, [r2, #0]
 8003eba:	681d      	ldr	r5, [r3, #0]
 8003ebc:	6862      	ldr	r2, [r4, #4]
 8003ebe:	2100      	movs	r1, #0
 8003ec0:	4628      	mov	r0, r5
 8003ec2:	f000 feaf 	bl	8004c24 <memchr>
 8003ec6:	b108      	cbz	r0, 8003ecc <_printf_i+0x1bc>
 8003ec8:	1b40      	subs	r0, r0, r5
 8003eca:	6060      	str	r0, [r4, #4]
 8003ecc:	6863      	ldr	r3, [r4, #4]
 8003ece:	6123      	str	r3, [r4, #16]
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ed6:	e7a7      	b.n	8003e28 <_printf_i+0x118>
 8003ed8:	6923      	ldr	r3, [r4, #16]
 8003eda:	462a      	mov	r2, r5
 8003edc:	4639      	mov	r1, r7
 8003ede:	4630      	mov	r0, r6
 8003ee0:	47c0      	blx	r8
 8003ee2:	3001      	adds	r0, #1
 8003ee4:	d0aa      	beq.n	8003e3c <_printf_i+0x12c>
 8003ee6:	6823      	ldr	r3, [r4, #0]
 8003ee8:	079b      	lsls	r3, r3, #30
 8003eea:	d413      	bmi.n	8003f14 <_printf_i+0x204>
 8003eec:	68e0      	ldr	r0, [r4, #12]
 8003eee:	9b03      	ldr	r3, [sp, #12]
 8003ef0:	4298      	cmp	r0, r3
 8003ef2:	bfb8      	it	lt
 8003ef4:	4618      	movlt	r0, r3
 8003ef6:	e7a3      	b.n	8003e40 <_printf_i+0x130>
 8003ef8:	2301      	movs	r3, #1
 8003efa:	464a      	mov	r2, r9
 8003efc:	4639      	mov	r1, r7
 8003efe:	4630      	mov	r0, r6
 8003f00:	47c0      	blx	r8
 8003f02:	3001      	adds	r0, #1
 8003f04:	d09a      	beq.n	8003e3c <_printf_i+0x12c>
 8003f06:	3501      	adds	r5, #1
 8003f08:	68e3      	ldr	r3, [r4, #12]
 8003f0a:	9a03      	ldr	r2, [sp, #12]
 8003f0c:	1a9b      	subs	r3, r3, r2
 8003f0e:	42ab      	cmp	r3, r5
 8003f10:	dcf2      	bgt.n	8003ef8 <_printf_i+0x1e8>
 8003f12:	e7eb      	b.n	8003eec <_printf_i+0x1dc>
 8003f14:	2500      	movs	r5, #0
 8003f16:	f104 0919 	add.w	r9, r4, #25
 8003f1a:	e7f5      	b.n	8003f08 <_printf_i+0x1f8>
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d1ac      	bne.n	8003e7a <_printf_i+0x16a>
 8003f20:	7803      	ldrb	r3, [r0, #0]
 8003f22:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003f26:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003f2a:	e76c      	b.n	8003e06 <_printf_i+0xf6>
 8003f2c:	0800576e 	.word	0x0800576e
 8003f30:	0800577f 	.word	0x0800577f

08003f34 <siprintf>:
 8003f34:	b40e      	push	{r1, r2, r3}
 8003f36:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003f3a:	b500      	push	{lr}
 8003f3c:	b09c      	sub	sp, #112	; 0x70
 8003f3e:	ab1d      	add	r3, sp, #116	; 0x74
 8003f40:	9002      	str	r0, [sp, #8]
 8003f42:	9006      	str	r0, [sp, #24]
 8003f44:	9107      	str	r1, [sp, #28]
 8003f46:	9104      	str	r1, [sp, #16]
 8003f48:	4808      	ldr	r0, [pc, #32]	; (8003f6c <siprintf+0x38>)
 8003f4a:	4909      	ldr	r1, [pc, #36]	; (8003f70 <siprintf+0x3c>)
 8003f4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003f50:	9105      	str	r1, [sp, #20]
 8003f52:	6800      	ldr	r0, [r0, #0]
 8003f54:	a902      	add	r1, sp, #8
 8003f56:	9301      	str	r3, [sp, #4]
 8003f58:	f001 fa68 	bl	800542c <_svfiprintf_r>
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	9b02      	ldr	r3, [sp, #8]
 8003f60:	701a      	strb	r2, [r3, #0]
 8003f62:	b01c      	add	sp, #112	; 0x70
 8003f64:	f85d eb04 	ldr.w	lr, [sp], #4
 8003f68:	b003      	add	sp, #12
 8003f6a:	4770      	bx	lr
 8003f6c:	2000000c 	.word	0x2000000c
 8003f70:	ffff0208 	.word	0xffff0208

08003f74 <quorem>:
 8003f74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f78:	6903      	ldr	r3, [r0, #16]
 8003f7a:	690c      	ldr	r4, [r1, #16]
 8003f7c:	4680      	mov	r8, r0
 8003f7e:	42a3      	cmp	r3, r4
 8003f80:	f2c0 8084 	blt.w	800408c <quorem+0x118>
 8003f84:	3c01      	subs	r4, #1
 8003f86:	f101 0714 	add.w	r7, r1, #20
 8003f8a:	f100 0614 	add.w	r6, r0, #20
 8003f8e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8003f92:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8003f96:	3501      	adds	r5, #1
 8003f98:	fbb0 f5f5 	udiv	r5, r0, r5
 8003f9c:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8003fa0:	eb06 030c 	add.w	r3, r6, ip
 8003fa4:	eb07 090c 	add.w	r9, r7, ip
 8003fa8:	9301      	str	r3, [sp, #4]
 8003faa:	b39d      	cbz	r5, 8004014 <quorem+0xa0>
 8003fac:	f04f 0a00 	mov.w	sl, #0
 8003fb0:	4638      	mov	r0, r7
 8003fb2:	46b6      	mov	lr, r6
 8003fb4:	46d3      	mov	fp, sl
 8003fb6:	f850 2b04 	ldr.w	r2, [r0], #4
 8003fba:	b293      	uxth	r3, r2
 8003fbc:	fb05 a303 	mla	r3, r5, r3, sl
 8003fc0:	0c12      	lsrs	r2, r2, #16
 8003fc2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003fc6:	fb05 a202 	mla	r2, r5, r2, sl
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	ebab 0303 	sub.w	r3, fp, r3
 8003fd0:	f8de b000 	ldr.w	fp, [lr]
 8003fd4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8003fd8:	fa1f fb8b 	uxth.w	fp, fp
 8003fdc:	445b      	add	r3, fp
 8003fde:	fa1f fb82 	uxth.w	fp, r2
 8003fe2:	f8de 2000 	ldr.w	r2, [lr]
 8003fe6:	4581      	cmp	r9, r0
 8003fe8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8003fec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003ff6:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8003ffa:	f84e 3b04 	str.w	r3, [lr], #4
 8003ffe:	d2da      	bcs.n	8003fb6 <quorem+0x42>
 8004000:	f856 300c 	ldr.w	r3, [r6, ip]
 8004004:	b933      	cbnz	r3, 8004014 <quorem+0xa0>
 8004006:	9b01      	ldr	r3, [sp, #4]
 8004008:	3b04      	subs	r3, #4
 800400a:	429e      	cmp	r6, r3
 800400c:	461a      	mov	r2, r3
 800400e:	d331      	bcc.n	8004074 <quorem+0x100>
 8004010:	f8c8 4010 	str.w	r4, [r8, #16]
 8004014:	4640      	mov	r0, r8
 8004016:	f001 f833 	bl	8005080 <__mcmp>
 800401a:	2800      	cmp	r0, #0
 800401c:	db26      	blt.n	800406c <quorem+0xf8>
 800401e:	4630      	mov	r0, r6
 8004020:	f04f 0c00 	mov.w	ip, #0
 8004024:	3501      	adds	r5, #1
 8004026:	f857 1b04 	ldr.w	r1, [r7], #4
 800402a:	f8d0 e000 	ldr.w	lr, [r0]
 800402e:	b28b      	uxth	r3, r1
 8004030:	ebac 0303 	sub.w	r3, ip, r3
 8004034:	fa1f f28e 	uxth.w	r2, lr
 8004038:	4413      	add	r3, r2
 800403a:	0c0a      	lsrs	r2, r1, #16
 800403c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004040:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004044:	b29b      	uxth	r3, r3
 8004046:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800404a:	45b9      	cmp	r9, r7
 800404c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004050:	f840 3b04 	str.w	r3, [r0], #4
 8004054:	d2e7      	bcs.n	8004026 <quorem+0xb2>
 8004056:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800405a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800405e:	b92a      	cbnz	r2, 800406c <quorem+0xf8>
 8004060:	3b04      	subs	r3, #4
 8004062:	429e      	cmp	r6, r3
 8004064:	461a      	mov	r2, r3
 8004066:	d30b      	bcc.n	8004080 <quorem+0x10c>
 8004068:	f8c8 4010 	str.w	r4, [r8, #16]
 800406c:	4628      	mov	r0, r5
 800406e:	b003      	add	sp, #12
 8004070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004074:	6812      	ldr	r2, [r2, #0]
 8004076:	3b04      	subs	r3, #4
 8004078:	2a00      	cmp	r2, #0
 800407a:	d1c9      	bne.n	8004010 <quorem+0x9c>
 800407c:	3c01      	subs	r4, #1
 800407e:	e7c4      	b.n	800400a <quorem+0x96>
 8004080:	6812      	ldr	r2, [r2, #0]
 8004082:	3b04      	subs	r3, #4
 8004084:	2a00      	cmp	r2, #0
 8004086:	d1ef      	bne.n	8004068 <quorem+0xf4>
 8004088:	3c01      	subs	r4, #1
 800408a:	e7ea      	b.n	8004062 <quorem+0xee>
 800408c:	2000      	movs	r0, #0
 800408e:	e7ee      	b.n	800406e <quorem+0xfa>

08004090 <_dtoa_r>:
 8004090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004094:	4616      	mov	r6, r2
 8004096:	461f      	mov	r7, r3
 8004098:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800409a:	b095      	sub	sp, #84	; 0x54
 800409c:	4604      	mov	r4, r0
 800409e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 80040a2:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80040a6:	b93d      	cbnz	r5, 80040b8 <_dtoa_r+0x28>
 80040a8:	2010      	movs	r0, #16
 80040aa:	f000 fdb3 	bl	8004c14 <malloc>
 80040ae:	6260      	str	r0, [r4, #36]	; 0x24
 80040b0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80040b4:	6005      	str	r5, [r0, #0]
 80040b6:	60c5      	str	r5, [r0, #12]
 80040b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80040ba:	6819      	ldr	r1, [r3, #0]
 80040bc:	b151      	cbz	r1, 80040d4 <_dtoa_r+0x44>
 80040be:	685a      	ldr	r2, [r3, #4]
 80040c0:	2301      	movs	r3, #1
 80040c2:	4093      	lsls	r3, r2
 80040c4:	604a      	str	r2, [r1, #4]
 80040c6:	608b      	str	r3, [r1, #8]
 80040c8:	4620      	mov	r0, r4
 80040ca:	f000 fdf8 	bl	8004cbe <_Bfree>
 80040ce:	2200      	movs	r2, #0
 80040d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80040d2:	601a      	str	r2, [r3, #0]
 80040d4:	1e3b      	subs	r3, r7, #0
 80040d6:	bfaf      	iteee	ge
 80040d8:	2300      	movge	r3, #0
 80040da:	2201      	movlt	r2, #1
 80040dc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80040e0:	9303      	strlt	r3, [sp, #12]
 80040e2:	bfac      	ite	ge
 80040e4:	f8c8 3000 	strge.w	r3, [r8]
 80040e8:	f8c8 2000 	strlt.w	r2, [r8]
 80040ec:	4bae      	ldr	r3, [pc, #696]	; (80043a8 <_dtoa_r+0x318>)
 80040ee:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80040f2:	ea33 0308 	bics.w	r3, r3, r8
 80040f6:	d11b      	bne.n	8004130 <_dtoa_r+0xa0>
 80040f8:	f242 730f 	movw	r3, #9999	; 0x270f
 80040fc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80040fe:	6013      	str	r3, [r2, #0]
 8004100:	9b02      	ldr	r3, [sp, #8]
 8004102:	b923      	cbnz	r3, 800410e <_dtoa_r+0x7e>
 8004104:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8004108:	2800      	cmp	r0, #0
 800410a:	f000 8545 	beq.w	8004b98 <_dtoa_r+0xb08>
 800410e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004110:	b953      	cbnz	r3, 8004128 <_dtoa_r+0x98>
 8004112:	4ba6      	ldr	r3, [pc, #664]	; (80043ac <_dtoa_r+0x31c>)
 8004114:	e021      	b.n	800415a <_dtoa_r+0xca>
 8004116:	4ba6      	ldr	r3, [pc, #664]	; (80043b0 <_dtoa_r+0x320>)
 8004118:	9306      	str	r3, [sp, #24]
 800411a:	3308      	adds	r3, #8
 800411c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800411e:	6013      	str	r3, [r2, #0]
 8004120:	9806      	ldr	r0, [sp, #24]
 8004122:	b015      	add	sp, #84	; 0x54
 8004124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004128:	4ba0      	ldr	r3, [pc, #640]	; (80043ac <_dtoa_r+0x31c>)
 800412a:	9306      	str	r3, [sp, #24]
 800412c:	3303      	adds	r3, #3
 800412e:	e7f5      	b.n	800411c <_dtoa_r+0x8c>
 8004130:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004134:	2200      	movs	r2, #0
 8004136:	2300      	movs	r3, #0
 8004138:	4630      	mov	r0, r6
 800413a:	4639      	mov	r1, r7
 800413c:	f7fc fc34 	bl	80009a8 <__aeabi_dcmpeq>
 8004140:	4682      	mov	sl, r0
 8004142:	b160      	cbz	r0, 800415e <_dtoa_r+0xce>
 8004144:	2301      	movs	r3, #1
 8004146:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004148:	6013      	str	r3, [r2, #0]
 800414a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800414c:	2b00      	cmp	r3, #0
 800414e:	f000 8520 	beq.w	8004b92 <_dtoa_r+0xb02>
 8004152:	4b98      	ldr	r3, [pc, #608]	; (80043b4 <_dtoa_r+0x324>)
 8004154:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004156:	6013      	str	r3, [r2, #0]
 8004158:	3b01      	subs	r3, #1
 800415a:	9306      	str	r3, [sp, #24]
 800415c:	e7e0      	b.n	8004120 <_dtoa_r+0x90>
 800415e:	ab12      	add	r3, sp, #72	; 0x48
 8004160:	9301      	str	r3, [sp, #4]
 8004162:	ab13      	add	r3, sp, #76	; 0x4c
 8004164:	9300      	str	r3, [sp, #0]
 8004166:	4632      	mov	r2, r6
 8004168:	463b      	mov	r3, r7
 800416a:	4620      	mov	r0, r4
 800416c:	f001 f800 	bl	8005170 <__d2b>
 8004170:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8004174:	4683      	mov	fp, r0
 8004176:	2d00      	cmp	r5, #0
 8004178:	d07d      	beq.n	8004276 <_dtoa_r+0x1e6>
 800417a:	46b0      	mov	r8, r6
 800417c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004180:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8004184:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8004188:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800418c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8004190:	2200      	movs	r2, #0
 8004192:	4b89      	ldr	r3, [pc, #548]	; (80043b8 <_dtoa_r+0x328>)
 8004194:	4640      	mov	r0, r8
 8004196:	4649      	mov	r1, r9
 8004198:	f7fb ffe6 	bl	8000168 <__aeabi_dsub>
 800419c:	a37c      	add	r3, pc, #496	; (adr r3, 8004390 <_dtoa_r+0x300>)
 800419e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041a2:	f7fc f999 	bl	80004d8 <__aeabi_dmul>
 80041a6:	a37c      	add	r3, pc, #496	; (adr r3, 8004398 <_dtoa_r+0x308>)
 80041a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041ac:	f7fb ffde 	bl	800016c <__adddf3>
 80041b0:	4606      	mov	r6, r0
 80041b2:	4628      	mov	r0, r5
 80041b4:	460f      	mov	r7, r1
 80041b6:	f7fc f925 	bl	8000404 <__aeabi_i2d>
 80041ba:	a379      	add	r3, pc, #484	; (adr r3, 80043a0 <_dtoa_r+0x310>)
 80041bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041c0:	f7fc f98a 	bl	80004d8 <__aeabi_dmul>
 80041c4:	4602      	mov	r2, r0
 80041c6:	460b      	mov	r3, r1
 80041c8:	4630      	mov	r0, r6
 80041ca:	4639      	mov	r1, r7
 80041cc:	f7fb ffce 	bl	800016c <__adddf3>
 80041d0:	4606      	mov	r6, r0
 80041d2:	460f      	mov	r7, r1
 80041d4:	f7fc fc30 	bl	8000a38 <__aeabi_d2iz>
 80041d8:	2200      	movs	r2, #0
 80041da:	4682      	mov	sl, r0
 80041dc:	2300      	movs	r3, #0
 80041de:	4630      	mov	r0, r6
 80041e0:	4639      	mov	r1, r7
 80041e2:	f7fc fbeb 	bl	80009bc <__aeabi_dcmplt>
 80041e6:	b148      	cbz	r0, 80041fc <_dtoa_r+0x16c>
 80041e8:	4650      	mov	r0, sl
 80041ea:	f7fc f90b 	bl	8000404 <__aeabi_i2d>
 80041ee:	4632      	mov	r2, r6
 80041f0:	463b      	mov	r3, r7
 80041f2:	f7fc fbd9 	bl	80009a8 <__aeabi_dcmpeq>
 80041f6:	b908      	cbnz	r0, 80041fc <_dtoa_r+0x16c>
 80041f8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80041fc:	f1ba 0f16 	cmp.w	sl, #22
 8004200:	d85a      	bhi.n	80042b8 <_dtoa_r+0x228>
 8004202:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004206:	496d      	ldr	r1, [pc, #436]	; (80043bc <_dtoa_r+0x32c>)
 8004208:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800420c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004210:	f7fc fbf2 	bl	80009f8 <__aeabi_dcmpgt>
 8004214:	2800      	cmp	r0, #0
 8004216:	d051      	beq.n	80042bc <_dtoa_r+0x22c>
 8004218:	2300      	movs	r3, #0
 800421a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800421e:	930d      	str	r3, [sp, #52]	; 0x34
 8004220:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004222:	1b5d      	subs	r5, r3, r5
 8004224:	1e6b      	subs	r3, r5, #1
 8004226:	9307      	str	r3, [sp, #28]
 8004228:	bf43      	ittte	mi
 800422a:	2300      	movmi	r3, #0
 800422c:	f1c5 0901 	rsbmi	r9, r5, #1
 8004230:	9307      	strmi	r3, [sp, #28]
 8004232:	f04f 0900 	movpl.w	r9, #0
 8004236:	f1ba 0f00 	cmp.w	sl, #0
 800423a:	db41      	blt.n	80042c0 <_dtoa_r+0x230>
 800423c:	9b07      	ldr	r3, [sp, #28]
 800423e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8004242:	4453      	add	r3, sl
 8004244:	9307      	str	r3, [sp, #28]
 8004246:	2300      	movs	r3, #0
 8004248:	9308      	str	r3, [sp, #32]
 800424a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800424c:	2b09      	cmp	r3, #9
 800424e:	f200 808f 	bhi.w	8004370 <_dtoa_r+0x2e0>
 8004252:	2b05      	cmp	r3, #5
 8004254:	bfc4      	itt	gt
 8004256:	3b04      	subgt	r3, #4
 8004258:	931e      	strgt	r3, [sp, #120]	; 0x78
 800425a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800425c:	bfc8      	it	gt
 800425e:	2500      	movgt	r5, #0
 8004260:	f1a3 0302 	sub.w	r3, r3, #2
 8004264:	bfd8      	it	le
 8004266:	2501      	movle	r5, #1
 8004268:	2b03      	cmp	r3, #3
 800426a:	f200 808d 	bhi.w	8004388 <_dtoa_r+0x2f8>
 800426e:	e8df f003 	tbb	[pc, r3]
 8004272:	7d7b      	.short	0x7d7b
 8004274:	6f2f      	.short	0x6f2f
 8004276:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800427a:	441d      	add	r5, r3
 800427c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8004280:	2820      	cmp	r0, #32
 8004282:	dd13      	ble.n	80042ac <_dtoa_r+0x21c>
 8004284:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8004288:	9b02      	ldr	r3, [sp, #8]
 800428a:	fa08 f800 	lsl.w	r8, r8, r0
 800428e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8004292:	fa23 f000 	lsr.w	r0, r3, r0
 8004296:	ea48 0000 	orr.w	r0, r8, r0
 800429a:	f7fc f8a3 	bl	80003e4 <__aeabi_ui2d>
 800429e:	2301      	movs	r3, #1
 80042a0:	4680      	mov	r8, r0
 80042a2:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 80042a6:	3d01      	subs	r5, #1
 80042a8:	9310      	str	r3, [sp, #64]	; 0x40
 80042aa:	e771      	b.n	8004190 <_dtoa_r+0x100>
 80042ac:	9b02      	ldr	r3, [sp, #8]
 80042ae:	f1c0 0020 	rsb	r0, r0, #32
 80042b2:	fa03 f000 	lsl.w	r0, r3, r0
 80042b6:	e7f0      	b.n	800429a <_dtoa_r+0x20a>
 80042b8:	2301      	movs	r3, #1
 80042ba:	e7b0      	b.n	800421e <_dtoa_r+0x18e>
 80042bc:	900d      	str	r0, [sp, #52]	; 0x34
 80042be:	e7af      	b.n	8004220 <_dtoa_r+0x190>
 80042c0:	f1ca 0300 	rsb	r3, sl, #0
 80042c4:	9308      	str	r3, [sp, #32]
 80042c6:	2300      	movs	r3, #0
 80042c8:	eba9 090a 	sub.w	r9, r9, sl
 80042cc:	930c      	str	r3, [sp, #48]	; 0x30
 80042ce:	e7bc      	b.n	800424a <_dtoa_r+0x1ba>
 80042d0:	2301      	movs	r3, #1
 80042d2:	9309      	str	r3, [sp, #36]	; 0x24
 80042d4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	dd74      	ble.n	80043c4 <_dtoa_r+0x334>
 80042da:	4698      	mov	r8, r3
 80042dc:	9304      	str	r3, [sp, #16]
 80042de:	2200      	movs	r2, #0
 80042e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80042e2:	6072      	str	r2, [r6, #4]
 80042e4:	2204      	movs	r2, #4
 80042e6:	f102 0014 	add.w	r0, r2, #20
 80042ea:	4298      	cmp	r0, r3
 80042ec:	6871      	ldr	r1, [r6, #4]
 80042ee:	d96e      	bls.n	80043ce <_dtoa_r+0x33e>
 80042f0:	4620      	mov	r0, r4
 80042f2:	f000 fcb0 	bl	8004c56 <_Balloc>
 80042f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80042f8:	6030      	str	r0, [r6, #0]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f1b8 0f0e 	cmp.w	r8, #14
 8004300:	9306      	str	r3, [sp, #24]
 8004302:	f200 80ed 	bhi.w	80044e0 <_dtoa_r+0x450>
 8004306:	2d00      	cmp	r5, #0
 8004308:	f000 80ea 	beq.w	80044e0 <_dtoa_r+0x450>
 800430c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004310:	f1ba 0f00 	cmp.w	sl, #0
 8004314:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8004318:	dd77      	ble.n	800440a <_dtoa_r+0x37a>
 800431a:	4a28      	ldr	r2, [pc, #160]	; (80043bc <_dtoa_r+0x32c>)
 800431c:	f00a 030f 	and.w	r3, sl, #15
 8004320:	ea4f 162a 	mov.w	r6, sl, asr #4
 8004324:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004328:	06f0      	lsls	r0, r6, #27
 800432a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800432e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004332:	d568      	bpl.n	8004406 <_dtoa_r+0x376>
 8004334:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004338:	4b21      	ldr	r3, [pc, #132]	; (80043c0 <_dtoa_r+0x330>)
 800433a:	2503      	movs	r5, #3
 800433c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004340:	f7fc f9f4 	bl	800072c <__aeabi_ddiv>
 8004344:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004348:	f006 060f 	and.w	r6, r6, #15
 800434c:	4f1c      	ldr	r7, [pc, #112]	; (80043c0 <_dtoa_r+0x330>)
 800434e:	e04f      	b.n	80043f0 <_dtoa_r+0x360>
 8004350:	2301      	movs	r3, #1
 8004352:	9309      	str	r3, [sp, #36]	; 0x24
 8004354:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004356:	4453      	add	r3, sl
 8004358:	f103 0801 	add.w	r8, r3, #1
 800435c:	9304      	str	r3, [sp, #16]
 800435e:	4643      	mov	r3, r8
 8004360:	2b01      	cmp	r3, #1
 8004362:	bfb8      	it	lt
 8004364:	2301      	movlt	r3, #1
 8004366:	e7ba      	b.n	80042de <_dtoa_r+0x24e>
 8004368:	2300      	movs	r3, #0
 800436a:	e7b2      	b.n	80042d2 <_dtoa_r+0x242>
 800436c:	2300      	movs	r3, #0
 800436e:	e7f0      	b.n	8004352 <_dtoa_r+0x2c2>
 8004370:	2501      	movs	r5, #1
 8004372:	2300      	movs	r3, #0
 8004374:	9509      	str	r5, [sp, #36]	; 0x24
 8004376:	931e      	str	r3, [sp, #120]	; 0x78
 8004378:	f04f 33ff 	mov.w	r3, #4294967295
 800437c:	2200      	movs	r2, #0
 800437e:	9304      	str	r3, [sp, #16]
 8004380:	4698      	mov	r8, r3
 8004382:	2312      	movs	r3, #18
 8004384:	921f      	str	r2, [sp, #124]	; 0x7c
 8004386:	e7aa      	b.n	80042de <_dtoa_r+0x24e>
 8004388:	2301      	movs	r3, #1
 800438a:	9309      	str	r3, [sp, #36]	; 0x24
 800438c:	e7f4      	b.n	8004378 <_dtoa_r+0x2e8>
 800438e:	bf00      	nop
 8004390:	636f4361 	.word	0x636f4361
 8004394:	3fd287a7 	.word	0x3fd287a7
 8004398:	8b60c8b3 	.word	0x8b60c8b3
 800439c:	3fc68a28 	.word	0x3fc68a28
 80043a0:	509f79fb 	.word	0x509f79fb
 80043a4:	3fd34413 	.word	0x3fd34413
 80043a8:	7ff00000 	.word	0x7ff00000
 80043ac:	08005799 	.word	0x08005799
 80043b0:	08005790 	.word	0x08005790
 80043b4:	0800576d 	.word	0x0800576d
 80043b8:	3ff80000 	.word	0x3ff80000
 80043bc:	080057c8 	.word	0x080057c8
 80043c0:	080057a0 	.word	0x080057a0
 80043c4:	2301      	movs	r3, #1
 80043c6:	9304      	str	r3, [sp, #16]
 80043c8:	4698      	mov	r8, r3
 80043ca:	461a      	mov	r2, r3
 80043cc:	e7da      	b.n	8004384 <_dtoa_r+0x2f4>
 80043ce:	3101      	adds	r1, #1
 80043d0:	6071      	str	r1, [r6, #4]
 80043d2:	0052      	lsls	r2, r2, #1
 80043d4:	e787      	b.n	80042e6 <_dtoa_r+0x256>
 80043d6:	07f1      	lsls	r1, r6, #31
 80043d8:	d508      	bpl.n	80043ec <_dtoa_r+0x35c>
 80043da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80043de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80043e2:	f7fc f879 	bl	80004d8 <__aeabi_dmul>
 80043e6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80043ea:	3501      	adds	r5, #1
 80043ec:	1076      	asrs	r6, r6, #1
 80043ee:	3708      	adds	r7, #8
 80043f0:	2e00      	cmp	r6, #0
 80043f2:	d1f0      	bne.n	80043d6 <_dtoa_r+0x346>
 80043f4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80043f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80043fc:	f7fc f996 	bl	800072c <__aeabi_ddiv>
 8004400:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004404:	e01b      	b.n	800443e <_dtoa_r+0x3ae>
 8004406:	2502      	movs	r5, #2
 8004408:	e7a0      	b.n	800434c <_dtoa_r+0x2bc>
 800440a:	f000 80a4 	beq.w	8004556 <_dtoa_r+0x4c6>
 800440e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004412:	f1ca 0600 	rsb	r6, sl, #0
 8004416:	4ba0      	ldr	r3, [pc, #640]	; (8004698 <_dtoa_r+0x608>)
 8004418:	f006 020f 	and.w	r2, r6, #15
 800441c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004424:	f7fc f858 	bl	80004d8 <__aeabi_dmul>
 8004428:	2502      	movs	r5, #2
 800442a:	2300      	movs	r3, #0
 800442c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004430:	4f9a      	ldr	r7, [pc, #616]	; (800469c <_dtoa_r+0x60c>)
 8004432:	1136      	asrs	r6, r6, #4
 8004434:	2e00      	cmp	r6, #0
 8004436:	f040 8083 	bne.w	8004540 <_dtoa_r+0x4b0>
 800443a:	2b00      	cmp	r3, #0
 800443c:	d1e0      	bne.n	8004400 <_dtoa_r+0x370>
 800443e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004440:	2b00      	cmp	r3, #0
 8004442:	f000 808a 	beq.w	800455a <_dtoa_r+0x4ca>
 8004446:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800444a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800444e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004452:	2200      	movs	r2, #0
 8004454:	4b92      	ldr	r3, [pc, #584]	; (80046a0 <_dtoa_r+0x610>)
 8004456:	f7fc fab1 	bl	80009bc <__aeabi_dcmplt>
 800445a:	2800      	cmp	r0, #0
 800445c:	d07d      	beq.n	800455a <_dtoa_r+0x4ca>
 800445e:	f1b8 0f00 	cmp.w	r8, #0
 8004462:	d07a      	beq.n	800455a <_dtoa_r+0x4ca>
 8004464:	9b04      	ldr	r3, [sp, #16]
 8004466:	2b00      	cmp	r3, #0
 8004468:	dd36      	ble.n	80044d8 <_dtoa_r+0x448>
 800446a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800446e:	2200      	movs	r2, #0
 8004470:	4b8c      	ldr	r3, [pc, #560]	; (80046a4 <_dtoa_r+0x614>)
 8004472:	f7fc f831 	bl	80004d8 <__aeabi_dmul>
 8004476:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800447a:	9e04      	ldr	r6, [sp, #16]
 800447c:	f10a 37ff 	add.w	r7, sl, #4294967295
 8004480:	3501      	adds	r5, #1
 8004482:	4628      	mov	r0, r5
 8004484:	f7fb ffbe 	bl	8000404 <__aeabi_i2d>
 8004488:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800448c:	f7fc f824 	bl	80004d8 <__aeabi_dmul>
 8004490:	2200      	movs	r2, #0
 8004492:	4b85      	ldr	r3, [pc, #532]	; (80046a8 <_dtoa_r+0x618>)
 8004494:	f7fb fe6a 	bl	800016c <__adddf3>
 8004498:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800449c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80044a0:	950b      	str	r5, [sp, #44]	; 0x2c
 80044a2:	2e00      	cmp	r6, #0
 80044a4:	d15c      	bne.n	8004560 <_dtoa_r+0x4d0>
 80044a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80044aa:	2200      	movs	r2, #0
 80044ac:	4b7f      	ldr	r3, [pc, #508]	; (80046ac <_dtoa_r+0x61c>)
 80044ae:	f7fb fe5b 	bl	8000168 <__aeabi_dsub>
 80044b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80044b4:	462b      	mov	r3, r5
 80044b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80044ba:	f7fc fa9d 	bl	80009f8 <__aeabi_dcmpgt>
 80044be:	2800      	cmp	r0, #0
 80044c0:	f040 8281 	bne.w	80049c6 <_dtoa_r+0x936>
 80044c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80044c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80044ca:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80044ce:	f7fc fa75 	bl	80009bc <__aeabi_dcmplt>
 80044d2:	2800      	cmp	r0, #0
 80044d4:	f040 8275 	bne.w	80049c2 <_dtoa_r+0x932>
 80044d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80044dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80044e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	f2c0 814b 	blt.w	800477e <_dtoa_r+0x6ee>
 80044e8:	f1ba 0f0e 	cmp.w	sl, #14
 80044ec:	f300 8147 	bgt.w	800477e <_dtoa_r+0x6ee>
 80044f0:	4b69      	ldr	r3, [pc, #420]	; (8004698 <_dtoa_r+0x608>)
 80044f2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80044f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80044fe:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004500:	2b00      	cmp	r3, #0
 8004502:	f280 80d7 	bge.w	80046b4 <_dtoa_r+0x624>
 8004506:	f1b8 0f00 	cmp.w	r8, #0
 800450a:	f300 80d3 	bgt.w	80046b4 <_dtoa_r+0x624>
 800450e:	f040 8257 	bne.w	80049c0 <_dtoa_r+0x930>
 8004512:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004516:	2200      	movs	r2, #0
 8004518:	4b64      	ldr	r3, [pc, #400]	; (80046ac <_dtoa_r+0x61c>)
 800451a:	f7fb ffdd 	bl	80004d8 <__aeabi_dmul>
 800451e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004522:	f7fc fa5f 	bl	80009e4 <__aeabi_dcmpge>
 8004526:	4646      	mov	r6, r8
 8004528:	4647      	mov	r7, r8
 800452a:	2800      	cmp	r0, #0
 800452c:	f040 822d 	bne.w	800498a <_dtoa_r+0x8fa>
 8004530:	9b06      	ldr	r3, [sp, #24]
 8004532:	9a06      	ldr	r2, [sp, #24]
 8004534:	1c5d      	adds	r5, r3, #1
 8004536:	2331      	movs	r3, #49	; 0x31
 8004538:	f10a 0a01 	add.w	sl, sl, #1
 800453c:	7013      	strb	r3, [r2, #0]
 800453e:	e228      	b.n	8004992 <_dtoa_r+0x902>
 8004540:	07f2      	lsls	r2, r6, #31
 8004542:	d505      	bpl.n	8004550 <_dtoa_r+0x4c0>
 8004544:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004548:	f7fb ffc6 	bl	80004d8 <__aeabi_dmul>
 800454c:	2301      	movs	r3, #1
 800454e:	3501      	adds	r5, #1
 8004550:	1076      	asrs	r6, r6, #1
 8004552:	3708      	adds	r7, #8
 8004554:	e76e      	b.n	8004434 <_dtoa_r+0x3a4>
 8004556:	2502      	movs	r5, #2
 8004558:	e771      	b.n	800443e <_dtoa_r+0x3ae>
 800455a:	4657      	mov	r7, sl
 800455c:	4646      	mov	r6, r8
 800455e:	e790      	b.n	8004482 <_dtoa_r+0x3f2>
 8004560:	4b4d      	ldr	r3, [pc, #308]	; (8004698 <_dtoa_r+0x608>)
 8004562:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004566:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800456a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800456c:	2b00      	cmp	r3, #0
 800456e:	d048      	beq.n	8004602 <_dtoa_r+0x572>
 8004570:	4602      	mov	r2, r0
 8004572:	460b      	mov	r3, r1
 8004574:	2000      	movs	r0, #0
 8004576:	494e      	ldr	r1, [pc, #312]	; (80046b0 <_dtoa_r+0x620>)
 8004578:	f7fc f8d8 	bl	800072c <__aeabi_ddiv>
 800457c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004580:	f7fb fdf2 	bl	8000168 <__aeabi_dsub>
 8004584:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004588:	9d06      	ldr	r5, [sp, #24]
 800458a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800458e:	f7fc fa53 	bl	8000a38 <__aeabi_d2iz>
 8004592:	9011      	str	r0, [sp, #68]	; 0x44
 8004594:	f7fb ff36 	bl	8000404 <__aeabi_i2d>
 8004598:	4602      	mov	r2, r0
 800459a:	460b      	mov	r3, r1
 800459c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80045a0:	f7fb fde2 	bl	8000168 <__aeabi_dsub>
 80045a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80045a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80045aa:	3330      	adds	r3, #48	; 0x30
 80045ac:	f805 3b01 	strb.w	r3, [r5], #1
 80045b0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80045b4:	f7fc fa02 	bl	80009bc <__aeabi_dcmplt>
 80045b8:	2800      	cmp	r0, #0
 80045ba:	d163      	bne.n	8004684 <_dtoa_r+0x5f4>
 80045bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80045c0:	2000      	movs	r0, #0
 80045c2:	4937      	ldr	r1, [pc, #220]	; (80046a0 <_dtoa_r+0x610>)
 80045c4:	f7fb fdd0 	bl	8000168 <__aeabi_dsub>
 80045c8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80045cc:	f7fc f9f6 	bl	80009bc <__aeabi_dcmplt>
 80045d0:	2800      	cmp	r0, #0
 80045d2:	f040 80b5 	bne.w	8004740 <_dtoa_r+0x6b0>
 80045d6:	9b06      	ldr	r3, [sp, #24]
 80045d8:	1aeb      	subs	r3, r5, r3
 80045da:	429e      	cmp	r6, r3
 80045dc:	f77f af7c 	ble.w	80044d8 <_dtoa_r+0x448>
 80045e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80045e4:	2200      	movs	r2, #0
 80045e6:	4b2f      	ldr	r3, [pc, #188]	; (80046a4 <_dtoa_r+0x614>)
 80045e8:	f7fb ff76 	bl	80004d8 <__aeabi_dmul>
 80045ec:	2200      	movs	r2, #0
 80045ee:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80045f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80045f6:	4b2b      	ldr	r3, [pc, #172]	; (80046a4 <_dtoa_r+0x614>)
 80045f8:	f7fb ff6e 	bl	80004d8 <__aeabi_dmul>
 80045fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004600:	e7c3      	b.n	800458a <_dtoa_r+0x4fa>
 8004602:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004606:	f7fb ff67 	bl	80004d8 <__aeabi_dmul>
 800460a:	9b06      	ldr	r3, [sp, #24]
 800460c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004610:	199d      	adds	r5, r3, r6
 8004612:	461e      	mov	r6, r3
 8004614:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004618:	f7fc fa0e 	bl	8000a38 <__aeabi_d2iz>
 800461c:	9011      	str	r0, [sp, #68]	; 0x44
 800461e:	f7fb fef1 	bl	8000404 <__aeabi_i2d>
 8004622:	4602      	mov	r2, r0
 8004624:	460b      	mov	r3, r1
 8004626:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800462a:	f7fb fd9d 	bl	8000168 <__aeabi_dsub>
 800462e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004630:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004634:	3330      	adds	r3, #48	; 0x30
 8004636:	f806 3b01 	strb.w	r3, [r6], #1
 800463a:	42ae      	cmp	r6, r5
 800463c:	f04f 0200 	mov.w	r2, #0
 8004640:	d124      	bne.n	800468c <_dtoa_r+0x5fc>
 8004642:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004646:	4b1a      	ldr	r3, [pc, #104]	; (80046b0 <_dtoa_r+0x620>)
 8004648:	f7fb fd90 	bl	800016c <__adddf3>
 800464c:	4602      	mov	r2, r0
 800464e:	460b      	mov	r3, r1
 8004650:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004654:	f7fc f9d0 	bl	80009f8 <__aeabi_dcmpgt>
 8004658:	2800      	cmp	r0, #0
 800465a:	d171      	bne.n	8004740 <_dtoa_r+0x6b0>
 800465c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004660:	2000      	movs	r0, #0
 8004662:	4913      	ldr	r1, [pc, #76]	; (80046b0 <_dtoa_r+0x620>)
 8004664:	f7fb fd80 	bl	8000168 <__aeabi_dsub>
 8004668:	4602      	mov	r2, r0
 800466a:	460b      	mov	r3, r1
 800466c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004670:	f7fc f9a4 	bl	80009bc <__aeabi_dcmplt>
 8004674:	2800      	cmp	r0, #0
 8004676:	f43f af2f 	beq.w	80044d8 <_dtoa_r+0x448>
 800467a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800467e:	1e6a      	subs	r2, r5, #1
 8004680:	2b30      	cmp	r3, #48	; 0x30
 8004682:	d001      	beq.n	8004688 <_dtoa_r+0x5f8>
 8004684:	46ba      	mov	sl, r7
 8004686:	e04a      	b.n	800471e <_dtoa_r+0x68e>
 8004688:	4615      	mov	r5, r2
 800468a:	e7f6      	b.n	800467a <_dtoa_r+0x5ea>
 800468c:	4b05      	ldr	r3, [pc, #20]	; (80046a4 <_dtoa_r+0x614>)
 800468e:	f7fb ff23 	bl	80004d8 <__aeabi_dmul>
 8004692:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004696:	e7bd      	b.n	8004614 <_dtoa_r+0x584>
 8004698:	080057c8 	.word	0x080057c8
 800469c:	080057a0 	.word	0x080057a0
 80046a0:	3ff00000 	.word	0x3ff00000
 80046a4:	40240000 	.word	0x40240000
 80046a8:	401c0000 	.word	0x401c0000
 80046ac:	40140000 	.word	0x40140000
 80046b0:	3fe00000 	.word	0x3fe00000
 80046b4:	9d06      	ldr	r5, [sp, #24]
 80046b6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80046ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80046be:	4630      	mov	r0, r6
 80046c0:	4639      	mov	r1, r7
 80046c2:	f7fc f833 	bl	800072c <__aeabi_ddiv>
 80046c6:	f7fc f9b7 	bl	8000a38 <__aeabi_d2iz>
 80046ca:	4681      	mov	r9, r0
 80046cc:	f7fb fe9a 	bl	8000404 <__aeabi_i2d>
 80046d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80046d4:	f7fb ff00 	bl	80004d8 <__aeabi_dmul>
 80046d8:	4602      	mov	r2, r0
 80046da:	460b      	mov	r3, r1
 80046dc:	4630      	mov	r0, r6
 80046de:	4639      	mov	r1, r7
 80046e0:	f7fb fd42 	bl	8000168 <__aeabi_dsub>
 80046e4:	f109 0630 	add.w	r6, r9, #48	; 0x30
 80046e8:	f805 6b01 	strb.w	r6, [r5], #1
 80046ec:	9e06      	ldr	r6, [sp, #24]
 80046ee:	4602      	mov	r2, r0
 80046f0:	1bae      	subs	r6, r5, r6
 80046f2:	45b0      	cmp	r8, r6
 80046f4:	460b      	mov	r3, r1
 80046f6:	d135      	bne.n	8004764 <_dtoa_r+0x6d4>
 80046f8:	f7fb fd38 	bl	800016c <__adddf3>
 80046fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004700:	4606      	mov	r6, r0
 8004702:	460f      	mov	r7, r1
 8004704:	f7fc f978 	bl	80009f8 <__aeabi_dcmpgt>
 8004708:	b9c8      	cbnz	r0, 800473e <_dtoa_r+0x6ae>
 800470a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800470e:	4630      	mov	r0, r6
 8004710:	4639      	mov	r1, r7
 8004712:	f7fc f949 	bl	80009a8 <__aeabi_dcmpeq>
 8004716:	b110      	cbz	r0, 800471e <_dtoa_r+0x68e>
 8004718:	f019 0f01 	tst.w	r9, #1
 800471c:	d10f      	bne.n	800473e <_dtoa_r+0x6ae>
 800471e:	4659      	mov	r1, fp
 8004720:	4620      	mov	r0, r4
 8004722:	f000 facc 	bl	8004cbe <_Bfree>
 8004726:	2300      	movs	r3, #0
 8004728:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800472a:	702b      	strb	r3, [r5, #0]
 800472c:	f10a 0301 	add.w	r3, sl, #1
 8004730:	6013      	str	r3, [r2, #0]
 8004732:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004734:	2b00      	cmp	r3, #0
 8004736:	f43f acf3 	beq.w	8004120 <_dtoa_r+0x90>
 800473a:	601d      	str	r5, [r3, #0]
 800473c:	e4f0      	b.n	8004120 <_dtoa_r+0x90>
 800473e:	4657      	mov	r7, sl
 8004740:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004744:	1e6b      	subs	r3, r5, #1
 8004746:	2a39      	cmp	r2, #57	; 0x39
 8004748:	d106      	bne.n	8004758 <_dtoa_r+0x6c8>
 800474a:	9a06      	ldr	r2, [sp, #24]
 800474c:	429a      	cmp	r2, r3
 800474e:	d107      	bne.n	8004760 <_dtoa_r+0x6d0>
 8004750:	2330      	movs	r3, #48	; 0x30
 8004752:	7013      	strb	r3, [r2, #0]
 8004754:	4613      	mov	r3, r2
 8004756:	3701      	adds	r7, #1
 8004758:	781a      	ldrb	r2, [r3, #0]
 800475a:	3201      	adds	r2, #1
 800475c:	701a      	strb	r2, [r3, #0]
 800475e:	e791      	b.n	8004684 <_dtoa_r+0x5f4>
 8004760:	461d      	mov	r5, r3
 8004762:	e7ed      	b.n	8004740 <_dtoa_r+0x6b0>
 8004764:	2200      	movs	r2, #0
 8004766:	4b99      	ldr	r3, [pc, #612]	; (80049cc <_dtoa_r+0x93c>)
 8004768:	f7fb feb6 	bl	80004d8 <__aeabi_dmul>
 800476c:	2200      	movs	r2, #0
 800476e:	2300      	movs	r3, #0
 8004770:	4606      	mov	r6, r0
 8004772:	460f      	mov	r7, r1
 8004774:	f7fc f918 	bl	80009a8 <__aeabi_dcmpeq>
 8004778:	2800      	cmp	r0, #0
 800477a:	d09e      	beq.n	80046ba <_dtoa_r+0x62a>
 800477c:	e7cf      	b.n	800471e <_dtoa_r+0x68e>
 800477e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004780:	2a00      	cmp	r2, #0
 8004782:	f000 8088 	beq.w	8004896 <_dtoa_r+0x806>
 8004786:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004788:	2a01      	cmp	r2, #1
 800478a:	dc6d      	bgt.n	8004868 <_dtoa_r+0x7d8>
 800478c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800478e:	2a00      	cmp	r2, #0
 8004790:	d066      	beq.n	8004860 <_dtoa_r+0x7d0>
 8004792:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004796:	464d      	mov	r5, r9
 8004798:	9e08      	ldr	r6, [sp, #32]
 800479a:	9a07      	ldr	r2, [sp, #28]
 800479c:	2101      	movs	r1, #1
 800479e:	441a      	add	r2, r3
 80047a0:	4620      	mov	r0, r4
 80047a2:	4499      	add	r9, r3
 80047a4:	9207      	str	r2, [sp, #28]
 80047a6:	f000 fb2a 	bl	8004dfe <__i2b>
 80047aa:	4607      	mov	r7, r0
 80047ac:	2d00      	cmp	r5, #0
 80047ae:	dd0b      	ble.n	80047c8 <_dtoa_r+0x738>
 80047b0:	9b07      	ldr	r3, [sp, #28]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	dd08      	ble.n	80047c8 <_dtoa_r+0x738>
 80047b6:	42ab      	cmp	r3, r5
 80047b8:	bfa8      	it	ge
 80047ba:	462b      	movge	r3, r5
 80047bc:	9a07      	ldr	r2, [sp, #28]
 80047be:	eba9 0903 	sub.w	r9, r9, r3
 80047c2:	1aed      	subs	r5, r5, r3
 80047c4:	1ad3      	subs	r3, r2, r3
 80047c6:	9307      	str	r3, [sp, #28]
 80047c8:	9b08      	ldr	r3, [sp, #32]
 80047ca:	b1eb      	cbz	r3, 8004808 <_dtoa_r+0x778>
 80047cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d065      	beq.n	800489e <_dtoa_r+0x80e>
 80047d2:	b18e      	cbz	r6, 80047f8 <_dtoa_r+0x768>
 80047d4:	4639      	mov	r1, r7
 80047d6:	4632      	mov	r2, r6
 80047d8:	4620      	mov	r0, r4
 80047da:	f000 fbaf 	bl	8004f3c <__pow5mult>
 80047de:	465a      	mov	r2, fp
 80047e0:	4601      	mov	r1, r0
 80047e2:	4607      	mov	r7, r0
 80047e4:	4620      	mov	r0, r4
 80047e6:	f000 fb13 	bl	8004e10 <__multiply>
 80047ea:	4659      	mov	r1, fp
 80047ec:	900a      	str	r0, [sp, #40]	; 0x28
 80047ee:	4620      	mov	r0, r4
 80047f0:	f000 fa65 	bl	8004cbe <_Bfree>
 80047f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80047f6:	469b      	mov	fp, r3
 80047f8:	9b08      	ldr	r3, [sp, #32]
 80047fa:	1b9a      	subs	r2, r3, r6
 80047fc:	d004      	beq.n	8004808 <_dtoa_r+0x778>
 80047fe:	4659      	mov	r1, fp
 8004800:	4620      	mov	r0, r4
 8004802:	f000 fb9b 	bl	8004f3c <__pow5mult>
 8004806:	4683      	mov	fp, r0
 8004808:	2101      	movs	r1, #1
 800480a:	4620      	mov	r0, r4
 800480c:	f000 faf7 	bl	8004dfe <__i2b>
 8004810:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004812:	4606      	mov	r6, r0
 8004814:	2b00      	cmp	r3, #0
 8004816:	f000 81c6 	beq.w	8004ba6 <_dtoa_r+0xb16>
 800481a:	461a      	mov	r2, r3
 800481c:	4601      	mov	r1, r0
 800481e:	4620      	mov	r0, r4
 8004820:	f000 fb8c 	bl	8004f3c <__pow5mult>
 8004824:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004826:	4606      	mov	r6, r0
 8004828:	2b01      	cmp	r3, #1
 800482a:	dc3e      	bgt.n	80048aa <_dtoa_r+0x81a>
 800482c:	9b02      	ldr	r3, [sp, #8]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d137      	bne.n	80048a2 <_dtoa_r+0x812>
 8004832:	9b03      	ldr	r3, [sp, #12]
 8004834:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004838:	2b00      	cmp	r3, #0
 800483a:	d134      	bne.n	80048a6 <_dtoa_r+0x816>
 800483c:	9b03      	ldr	r3, [sp, #12]
 800483e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004842:	0d1b      	lsrs	r3, r3, #20
 8004844:	051b      	lsls	r3, r3, #20
 8004846:	b12b      	cbz	r3, 8004854 <_dtoa_r+0x7c4>
 8004848:	9b07      	ldr	r3, [sp, #28]
 800484a:	f109 0901 	add.w	r9, r9, #1
 800484e:	3301      	adds	r3, #1
 8004850:	9307      	str	r3, [sp, #28]
 8004852:	2301      	movs	r3, #1
 8004854:	9308      	str	r3, [sp, #32]
 8004856:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004858:	2b00      	cmp	r3, #0
 800485a:	d128      	bne.n	80048ae <_dtoa_r+0x81e>
 800485c:	2001      	movs	r0, #1
 800485e:	e02e      	b.n	80048be <_dtoa_r+0x82e>
 8004860:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004862:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004866:	e796      	b.n	8004796 <_dtoa_r+0x706>
 8004868:	9b08      	ldr	r3, [sp, #32]
 800486a:	f108 36ff 	add.w	r6, r8, #4294967295
 800486e:	42b3      	cmp	r3, r6
 8004870:	bfb7      	itett	lt
 8004872:	9b08      	ldrlt	r3, [sp, #32]
 8004874:	1b9e      	subge	r6, r3, r6
 8004876:	1af2      	sublt	r2, r6, r3
 8004878:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800487a:	bfbf      	itttt	lt
 800487c:	9608      	strlt	r6, [sp, #32]
 800487e:	189b      	addlt	r3, r3, r2
 8004880:	930c      	strlt	r3, [sp, #48]	; 0x30
 8004882:	2600      	movlt	r6, #0
 8004884:	f1b8 0f00 	cmp.w	r8, #0
 8004888:	bfb9      	ittee	lt
 800488a:	eba9 0508 	sublt.w	r5, r9, r8
 800488e:	2300      	movlt	r3, #0
 8004890:	464d      	movge	r5, r9
 8004892:	4643      	movge	r3, r8
 8004894:	e781      	b.n	800479a <_dtoa_r+0x70a>
 8004896:	9e08      	ldr	r6, [sp, #32]
 8004898:	464d      	mov	r5, r9
 800489a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800489c:	e786      	b.n	80047ac <_dtoa_r+0x71c>
 800489e:	9a08      	ldr	r2, [sp, #32]
 80048a0:	e7ad      	b.n	80047fe <_dtoa_r+0x76e>
 80048a2:	2300      	movs	r3, #0
 80048a4:	e7d6      	b.n	8004854 <_dtoa_r+0x7c4>
 80048a6:	9b02      	ldr	r3, [sp, #8]
 80048a8:	e7d4      	b.n	8004854 <_dtoa_r+0x7c4>
 80048aa:	2300      	movs	r3, #0
 80048ac:	9308      	str	r3, [sp, #32]
 80048ae:	6933      	ldr	r3, [r6, #16]
 80048b0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80048b4:	6918      	ldr	r0, [r3, #16]
 80048b6:	f000 fa54 	bl	8004d62 <__hi0bits>
 80048ba:	f1c0 0020 	rsb	r0, r0, #32
 80048be:	9b07      	ldr	r3, [sp, #28]
 80048c0:	4418      	add	r0, r3
 80048c2:	f010 001f 	ands.w	r0, r0, #31
 80048c6:	d047      	beq.n	8004958 <_dtoa_r+0x8c8>
 80048c8:	f1c0 0320 	rsb	r3, r0, #32
 80048cc:	2b04      	cmp	r3, #4
 80048ce:	dd3b      	ble.n	8004948 <_dtoa_r+0x8b8>
 80048d0:	9b07      	ldr	r3, [sp, #28]
 80048d2:	f1c0 001c 	rsb	r0, r0, #28
 80048d6:	4481      	add	r9, r0
 80048d8:	4405      	add	r5, r0
 80048da:	4403      	add	r3, r0
 80048dc:	9307      	str	r3, [sp, #28]
 80048de:	f1b9 0f00 	cmp.w	r9, #0
 80048e2:	dd05      	ble.n	80048f0 <_dtoa_r+0x860>
 80048e4:	4659      	mov	r1, fp
 80048e6:	464a      	mov	r2, r9
 80048e8:	4620      	mov	r0, r4
 80048ea:	f000 fb75 	bl	8004fd8 <__lshift>
 80048ee:	4683      	mov	fp, r0
 80048f0:	9b07      	ldr	r3, [sp, #28]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	dd05      	ble.n	8004902 <_dtoa_r+0x872>
 80048f6:	4631      	mov	r1, r6
 80048f8:	461a      	mov	r2, r3
 80048fa:	4620      	mov	r0, r4
 80048fc:	f000 fb6c 	bl	8004fd8 <__lshift>
 8004900:	4606      	mov	r6, r0
 8004902:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004904:	b353      	cbz	r3, 800495c <_dtoa_r+0x8cc>
 8004906:	4631      	mov	r1, r6
 8004908:	4658      	mov	r0, fp
 800490a:	f000 fbb9 	bl	8005080 <__mcmp>
 800490e:	2800      	cmp	r0, #0
 8004910:	da24      	bge.n	800495c <_dtoa_r+0x8cc>
 8004912:	2300      	movs	r3, #0
 8004914:	4659      	mov	r1, fp
 8004916:	220a      	movs	r2, #10
 8004918:	4620      	mov	r0, r4
 800491a:	f000 f9e7 	bl	8004cec <__multadd>
 800491e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004920:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004924:	4683      	mov	fp, r0
 8004926:	2b00      	cmp	r3, #0
 8004928:	f000 8144 	beq.w	8004bb4 <_dtoa_r+0xb24>
 800492c:	2300      	movs	r3, #0
 800492e:	4639      	mov	r1, r7
 8004930:	220a      	movs	r2, #10
 8004932:	4620      	mov	r0, r4
 8004934:	f000 f9da 	bl	8004cec <__multadd>
 8004938:	9b04      	ldr	r3, [sp, #16]
 800493a:	4607      	mov	r7, r0
 800493c:	2b00      	cmp	r3, #0
 800493e:	dc4d      	bgt.n	80049dc <_dtoa_r+0x94c>
 8004940:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004942:	2b02      	cmp	r3, #2
 8004944:	dd4a      	ble.n	80049dc <_dtoa_r+0x94c>
 8004946:	e011      	b.n	800496c <_dtoa_r+0x8dc>
 8004948:	d0c9      	beq.n	80048de <_dtoa_r+0x84e>
 800494a:	9a07      	ldr	r2, [sp, #28]
 800494c:	331c      	adds	r3, #28
 800494e:	441a      	add	r2, r3
 8004950:	4499      	add	r9, r3
 8004952:	441d      	add	r5, r3
 8004954:	4613      	mov	r3, r2
 8004956:	e7c1      	b.n	80048dc <_dtoa_r+0x84c>
 8004958:	4603      	mov	r3, r0
 800495a:	e7f6      	b.n	800494a <_dtoa_r+0x8ba>
 800495c:	f1b8 0f00 	cmp.w	r8, #0
 8004960:	dc36      	bgt.n	80049d0 <_dtoa_r+0x940>
 8004962:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004964:	2b02      	cmp	r3, #2
 8004966:	dd33      	ble.n	80049d0 <_dtoa_r+0x940>
 8004968:	f8cd 8010 	str.w	r8, [sp, #16]
 800496c:	9b04      	ldr	r3, [sp, #16]
 800496e:	b963      	cbnz	r3, 800498a <_dtoa_r+0x8fa>
 8004970:	4631      	mov	r1, r6
 8004972:	2205      	movs	r2, #5
 8004974:	4620      	mov	r0, r4
 8004976:	f000 f9b9 	bl	8004cec <__multadd>
 800497a:	4601      	mov	r1, r0
 800497c:	4606      	mov	r6, r0
 800497e:	4658      	mov	r0, fp
 8004980:	f000 fb7e 	bl	8005080 <__mcmp>
 8004984:	2800      	cmp	r0, #0
 8004986:	f73f add3 	bgt.w	8004530 <_dtoa_r+0x4a0>
 800498a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800498c:	9d06      	ldr	r5, [sp, #24]
 800498e:	ea6f 0a03 	mvn.w	sl, r3
 8004992:	f04f 0900 	mov.w	r9, #0
 8004996:	4631      	mov	r1, r6
 8004998:	4620      	mov	r0, r4
 800499a:	f000 f990 	bl	8004cbe <_Bfree>
 800499e:	2f00      	cmp	r7, #0
 80049a0:	f43f aebd 	beq.w	800471e <_dtoa_r+0x68e>
 80049a4:	f1b9 0f00 	cmp.w	r9, #0
 80049a8:	d005      	beq.n	80049b6 <_dtoa_r+0x926>
 80049aa:	45b9      	cmp	r9, r7
 80049ac:	d003      	beq.n	80049b6 <_dtoa_r+0x926>
 80049ae:	4649      	mov	r1, r9
 80049b0:	4620      	mov	r0, r4
 80049b2:	f000 f984 	bl	8004cbe <_Bfree>
 80049b6:	4639      	mov	r1, r7
 80049b8:	4620      	mov	r0, r4
 80049ba:	f000 f980 	bl	8004cbe <_Bfree>
 80049be:	e6ae      	b.n	800471e <_dtoa_r+0x68e>
 80049c0:	2600      	movs	r6, #0
 80049c2:	4637      	mov	r7, r6
 80049c4:	e7e1      	b.n	800498a <_dtoa_r+0x8fa>
 80049c6:	46ba      	mov	sl, r7
 80049c8:	4637      	mov	r7, r6
 80049ca:	e5b1      	b.n	8004530 <_dtoa_r+0x4a0>
 80049cc:	40240000 	.word	0x40240000
 80049d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049d2:	f8cd 8010 	str.w	r8, [sp, #16]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	f000 80f3 	beq.w	8004bc2 <_dtoa_r+0xb32>
 80049dc:	2d00      	cmp	r5, #0
 80049de:	dd05      	ble.n	80049ec <_dtoa_r+0x95c>
 80049e0:	4639      	mov	r1, r7
 80049e2:	462a      	mov	r2, r5
 80049e4:	4620      	mov	r0, r4
 80049e6:	f000 faf7 	bl	8004fd8 <__lshift>
 80049ea:	4607      	mov	r7, r0
 80049ec:	9b08      	ldr	r3, [sp, #32]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d04c      	beq.n	8004a8c <_dtoa_r+0x9fc>
 80049f2:	6879      	ldr	r1, [r7, #4]
 80049f4:	4620      	mov	r0, r4
 80049f6:	f000 f92e 	bl	8004c56 <_Balloc>
 80049fa:	4605      	mov	r5, r0
 80049fc:	693a      	ldr	r2, [r7, #16]
 80049fe:	f107 010c 	add.w	r1, r7, #12
 8004a02:	3202      	adds	r2, #2
 8004a04:	0092      	lsls	r2, r2, #2
 8004a06:	300c      	adds	r0, #12
 8004a08:	f000 f91a 	bl	8004c40 <memcpy>
 8004a0c:	2201      	movs	r2, #1
 8004a0e:	4629      	mov	r1, r5
 8004a10:	4620      	mov	r0, r4
 8004a12:	f000 fae1 	bl	8004fd8 <__lshift>
 8004a16:	46b9      	mov	r9, r7
 8004a18:	4607      	mov	r7, r0
 8004a1a:	9b06      	ldr	r3, [sp, #24]
 8004a1c:	9307      	str	r3, [sp, #28]
 8004a1e:	9b02      	ldr	r3, [sp, #8]
 8004a20:	f003 0301 	and.w	r3, r3, #1
 8004a24:	9308      	str	r3, [sp, #32]
 8004a26:	4631      	mov	r1, r6
 8004a28:	4658      	mov	r0, fp
 8004a2a:	f7ff faa3 	bl	8003f74 <quorem>
 8004a2e:	4649      	mov	r1, r9
 8004a30:	4605      	mov	r5, r0
 8004a32:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8004a36:	4658      	mov	r0, fp
 8004a38:	f000 fb22 	bl	8005080 <__mcmp>
 8004a3c:	463a      	mov	r2, r7
 8004a3e:	9002      	str	r0, [sp, #8]
 8004a40:	4631      	mov	r1, r6
 8004a42:	4620      	mov	r0, r4
 8004a44:	f000 fb36 	bl	80050b4 <__mdiff>
 8004a48:	68c3      	ldr	r3, [r0, #12]
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	bb03      	cbnz	r3, 8004a90 <_dtoa_r+0xa00>
 8004a4e:	4601      	mov	r1, r0
 8004a50:	9009      	str	r0, [sp, #36]	; 0x24
 8004a52:	4658      	mov	r0, fp
 8004a54:	f000 fb14 	bl	8005080 <__mcmp>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004a5c:	4611      	mov	r1, r2
 8004a5e:	4620      	mov	r0, r4
 8004a60:	9309      	str	r3, [sp, #36]	; 0x24
 8004a62:	f000 f92c 	bl	8004cbe <_Bfree>
 8004a66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a68:	b9a3      	cbnz	r3, 8004a94 <_dtoa_r+0xa04>
 8004a6a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004a6c:	b992      	cbnz	r2, 8004a94 <_dtoa_r+0xa04>
 8004a6e:	9a08      	ldr	r2, [sp, #32]
 8004a70:	b982      	cbnz	r2, 8004a94 <_dtoa_r+0xa04>
 8004a72:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004a76:	d029      	beq.n	8004acc <_dtoa_r+0xa3c>
 8004a78:	9b02      	ldr	r3, [sp, #8]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	dd01      	ble.n	8004a82 <_dtoa_r+0x9f2>
 8004a7e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8004a82:	9b07      	ldr	r3, [sp, #28]
 8004a84:	1c5d      	adds	r5, r3, #1
 8004a86:	f883 8000 	strb.w	r8, [r3]
 8004a8a:	e784      	b.n	8004996 <_dtoa_r+0x906>
 8004a8c:	4638      	mov	r0, r7
 8004a8e:	e7c2      	b.n	8004a16 <_dtoa_r+0x986>
 8004a90:	2301      	movs	r3, #1
 8004a92:	e7e3      	b.n	8004a5c <_dtoa_r+0x9cc>
 8004a94:	9a02      	ldr	r2, [sp, #8]
 8004a96:	2a00      	cmp	r2, #0
 8004a98:	db04      	blt.n	8004aa4 <_dtoa_r+0xa14>
 8004a9a:	d123      	bne.n	8004ae4 <_dtoa_r+0xa54>
 8004a9c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004a9e:	bb0a      	cbnz	r2, 8004ae4 <_dtoa_r+0xa54>
 8004aa0:	9a08      	ldr	r2, [sp, #32]
 8004aa2:	b9fa      	cbnz	r2, 8004ae4 <_dtoa_r+0xa54>
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	ddec      	ble.n	8004a82 <_dtoa_r+0x9f2>
 8004aa8:	4659      	mov	r1, fp
 8004aaa:	2201      	movs	r2, #1
 8004aac:	4620      	mov	r0, r4
 8004aae:	f000 fa93 	bl	8004fd8 <__lshift>
 8004ab2:	4631      	mov	r1, r6
 8004ab4:	4683      	mov	fp, r0
 8004ab6:	f000 fae3 	bl	8005080 <__mcmp>
 8004aba:	2800      	cmp	r0, #0
 8004abc:	dc03      	bgt.n	8004ac6 <_dtoa_r+0xa36>
 8004abe:	d1e0      	bne.n	8004a82 <_dtoa_r+0x9f2>
 8004ac0:	f018 0f01 	tst.w	r8, #1
 8004ac4:	d0dd      	beq.n	8004a82 <_dtoa_r+0x9f2>
 8004ac6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004aca:	d1d8      	bne.n	8004a7e <_dtoa_r+0x9ee>
 8004acc:	9b07      	ldr	r3, [sp, #28]
 8004ace:	9a07      	ldr	r2, [sp, #28]
 8004ad0:	1c5d      	adds	r5, r3, #1
 8004ad2:	2339      	movs	r3, #57	; 0x39
 8004ad4:	7013      	strb	r3, [r2, #0]
 8004ad6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004ada:	1e6a      	subs	r2, r5, #1
 8004adc:	2b39      	cmp	r3, #57	; 0x39
 8004ade:	d04d      	beq.n	8004b7c <_dtoa_r+0xaec>
 8004ae0:	3301      	adds	r3, #1
 8004ae2:	e052      	b.n	8004b8a <_dtoa_r+0xafa>
 8004ae4:	9a07      	ldr	r2, [sp, #28]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	f102 0501 	add.w	r5, r2, #1
 8004aec:	dd06      	ble.n	8004afc <_dtoa_r+0xa6c>
 8004aee:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004af2:	d0eb      	beq.n	8004acc <_dtoa_r+0xa3c>
 8004af4:	f108 0801 	add.w	r8, r8, #1
 8004af8:	9b07      	ldr	r3, [sp, #28]
 8004afa:	e7c4      	b.n	8004a86 <_dtoa_r+0x9f6>
 8004afc:	9b06      	ldr	r3, [sp, #24]
 8004afe:	9a04      	ldr	r2, [sp, #16]
 8004b00:	1aeb      	subs	r3, r5, r3
 8004b02:	4293      	cmp	r3, r2
 8004b04:	f805 8c01 	strb.w	r8, [r5, #-1]
 8004b08:	d021      	beq.n	8004b4e <_dtoa_r+0xabe>
 8004b0a:	4659      	mov	r1, fp
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	220a      	movs	r2, #10
 8004b10:	4620      	mov	r0, r4
 8004b12:	f000 f8eb 	bl	8004cec <__multadd>
 8004b16:	45b9      	cmp	r9, r7
 8004b18:	4683      	mov	fp, r0
 8004b1a:	f04f 0300 	mov.w	r3, #0
 8004b1e:	f04f 020a 	mov.w	r2, #10
 8004b22:	4649      	mov	r1, r9
 8004b24:	4620      	mov	r0, r4
 8004b26:	d105      	bne.n	8004b34 <_dtoa_r+0xaa4>
 8004b28:	f000 f8e0 	bl	8004cec <__multadd>
 8004b2c:	4681      	mov	r9, r0
 8004b2e:	4607      	mov	r7, r0
 8004b30:	9507      	str	r5, [sp, #28]
 8004b32:	e778      	b.n	8004a26 <_dtoa_r+0x996>
 8004b34:	f000 f8da 	bl	8004cec <__multadd>
 8004b38:	4639      	mov	r1, r7
 8004b3a:	4681      	mov	r9, r0
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	220a      	movs	r2, #10
 8004b40:	4620      	mov	r0, r4
 8004b42:	f000 f8d3 	bl	8004cec <__multadd>
 8004b46:	4607      	mov	r7, r0
 8004b48:	e7f2      	b.n	8004b30 <_dtoa_r+0xaa0>
 8004b4a:	f04f 0900 	mov.w	r9, #0
 8004b4e:	4659      	mov	r1, fp
 8004b50:	2201      	movs	r2, #1
 8004b52:	4620      	mov	r0, r4
 8004b54:	f000 fa40 	bl	8004fd8 <__lshift>
 8004b58:	4631      	mov	r1, r6
 8004b5a:	4683      	mov	fp, r0
 8004b5c:	f000 fa90 	bl	8005080 <__mcmp>
 8004b60:	2800      	cmp	r0, #0
 8004b62:	dcb8      	bgt.n	8004ad6 <_dtoa_r+0xa46>
 8004b64:	d102      	bne.n	8004b6c <_dtoa_r+0xadc>
 8004b66:	f018 0f01 	tst.w	r8, #1
 8004b6a:	d1b4      	bne.n	8004ad6 <_dtoa_r+0xa46>
 8004b6c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004b70:	1e6a      	subs	r2, r5, #1
 8004b72:	2b30      	cmp	r3, #48	; 0x30
 8004b74:	f47f af0f 	bne.w	8004996 <_dtoa_r+0x906>
 8004b78:	4615      	mov	r5, r2
 8004b7a:	e7f7      	b.n	8004b6c <_dtoa_r+0xadc>
 8004b7c:	9b06      	ldr	r3, [sp, #24]
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d105      	bne.n	8004b8e <_dtoa_r+0xafe>
 8004b82:	2331      	movs	r3, #49	; 0x31
 8004b84:	9a06      	ldr	r2, [sp, #24]
 8004b86:	f10a 0a01 	add.w	sl, sl, #1
 8004b8a:	7013      	strb	r3, [r2, #0]
 8004b8c:	e703      	b.n	8004996 <_dtoa_r+0x906>
 8004b8e:	4615      	mov	r5, r2
 8004b90:	e7a1      	b.n	8004ad6 <_dtoa_r+0xa46>
 8004b92:	4b17      	ldr	r3, [pc, #92]	; (8004bf0 <_dtoa_r+0xb60>)
 8004b94:	f7ff bae1 	b.w	800415a <_dtoa_r+0xca>
 8004b98:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	f47f aabb 	bne.w	8004116 <_dtoa_r+0x86>
 8004ba0:	4b14      	ldr	r3, [pc, #80]	; (8004bf4 <_dtoa_r+0xb64>)
 8004ba2:	f7ff bada 	b.w	800415a <_dtoa_r+0xca>
 8004ba6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	f77f ae3f 	ble.w	800482c <_dtoa_r+0x79c>
 8004bae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004bb0:	9308      	str	r3, [sp, #32]
 8004bb2:	e653      	b.n	800485c <_dtoa_r+0x7cc>
 8004bb4:	9b04      	ldr	r3, [sp, #16]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	dc03      	bgt.n	8004bc2 <_dtoa_r+0xb32>
 8004bba:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004bbc:	2b02      	cmp	r3, #2
 8004bbe:	f73f aed5 	bgt.w	800496c <_dtoa_r+0x8dc>
 8004bc2:	9d06      	ldr	r5, [sp, #24]
 8004bc4:	4631      	mov	r1, r6
 8004bc6:	4658      	mov	r0, fp
 8004bc8:	f7ff f9d4 	bl	8003f74 <quorem>
 8004bcc:	9b06      	ldr	r3, [sp, #24]
 8004bce:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8004bd2:	f805 8b01 	strb.w	r8, [r5], #1
 8004bd6:	9a04      	ldr	r2, [sp, #16]
 8004bd8:	1aeb      	subs	r3, r5, r3
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	ddb5      	ble.n	8004b4a <_dtoa_r+0xaba>
 8004bde:	4659      	mov	r1, fp
 8004be0:	2300      	movs	r3, #0
 8004be2:	220a      	movs	r2, #10
 8004be4:	4620      	mov	r0, r4
 8004be6:	f000 f881 	bl	8004cec <__multadd>
 8004bea:	4683      	mov	fp, r0
 8004bec:	e7ea      	b.n	8004bc4 <_dtoa_r+0xb34>
 8004bee:	bf00      	nop
 8004bf0:	0800576c 	.word	0x0800576c
 8004bf4:	08005790 	.word	0x08005790

08004bf8 <_localeconv_r>:
 8004bf8:	4b04      	ldr	r3, [pc, #16]	; (8004c0c <_localeconv_r+0x14>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	6a18      	ldr	r0, [r3, #32]
 8004bfe:	4b04      	ldr	r3, [pc, #16]	; (8004c10 <_localeconv_r+0x18>)
 8004c00:	2800      	cmp	r0, #0
 8004c02:	bf08      	it	eq
 8004c04:	4618      	moveq	r0, r3
 8004c06:	30f0      	adds	r0, #240	; 0xf0
 8004c08:	4770      	bx	lr
 8004c0a:	bf00      	nop
 8004c0c:	2000000c 	.word	0x2000000c
 8004c10:	20000070 	.word	0x20000070

08004c14 <malloc>:
 8004c14:	4b02      	ldr	r3, [pc, #8]	; (8004c20 <malloc+0xc>)
 8004c16:	4601      	mov	r1, r0
 8004c18:	6818      	ldr	r0, [r3, #0]
 8004c1a:	f000 bb53 	b.w	80052c4 <_malloc_r>
 8004c1e:	bf00      	nop
 8004c20:	2000000c 	.word	0x2000000c

08004c24 <memchr>:
 8004c24:	b510      	push	{r4, lr}
 8004c26:	b2c9      	uxtb	r1, r1
 8004c28:	4402      	add	r2, r0
 8004c2a:	4290      	cmp	r0, r2
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	d101      	bne.n	8004c34 <memchr+0x10>
 8004c30:	2300      	movs	r3, #0
 8004c32:	e003      	b.n	8004c3c <memchr+0x18>
 8004c34:	781c      	ldrb	r4, [r3, #0]
 8004c36:	3001      	adds	r0, #1
 8004c38:	428c      	cmp	r4, r1
 8004c3a:	d1f6      	bne.n	8004c2a <memchr+0x6>
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	bd10      	pop	{r4, pc}

08004c40 <memcpy>:
 8004c40:	b510      	push	{r4, lr}
 8004c42:	1e43      	subs	r3, r0, #1
 8004c44:	440a      	add	r2, r1
 8004c46:	4291      	cmp	r1, r2
 8004c48:	d100      	bne.n	8004c4c <memcpy+0xc>
 8004c4a:	bd10      	pop	{r4, pc}
 8004c4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004c50:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004c54:	e7f7      	b.n	8004c46 <memcpy+0x6>

08004c56 <_Balloc>:
 8004c56:	b570      	push	{r4, r5, r6, lr}
 8004c58:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004c5a:	4604      	mov	r4, r0
 8004c5c:	460e      	mov	r6, r1
 8004c5e:	b93d      	cbnz	r5, 8004c70 <_Balloc+0x1a>
 8004c60:	2010      	movs	r0, #16
 8004c62:	f7ff ffd7 	bl	8004c14 <malloc>
 8004c66:	6260      	str	r0, [r4, #36]	; 0x24
 8004c68:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004c6c:	6005      	str	r5, [r0, #0]
 8004c6e:	60c5      	str	r5, [r0, #12]
 8004c70:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004c72:	68eb      	ldr	r3, [r5, #12]
 8004c74:	b183      	cbz	r3, 8004c98 <_Balloc+0x42>
 8004c76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c78:	68db      	ldr	r3, [r3, #12]
 8004c7a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004c7e:	b9b8      	cbnz	r0, 8004cb0 <_Balloc+0x5a>
 8004c80:	2101      	movs	r1, #1
 8004c82:	fa01 f506 	lsl.w	r5, r1, r6
 8004c86:	1d6a      	adds	r2, r5, #5
 8004c88:	0092      	lsls	r2, r2, #2
 8004c8a:	4620      	mov	r0, r4
 8004c8c:	f000 fabf 	bl	800520e <_calloc_r>
 8004c90:	b160      	cbz	r0, 8004cac <_Balloc+0x56>
 8004c92:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8004c96:	e00e      	b.n	8004cb6 <_Balloc+0x60>
 8004c98:	2221      	movs	r2, #33	; 0x21
 8004c9a:	2104      	movs	r1, #4
 8004c9c:	4620      	mov	r0, r4
 8004c9e:	f000 fab6 	bl	800520e <_calloc_r>
 8004ca2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004ca4:	60e8      	str	r0, [r5, #12]
 8004ca6:	68db      	ldr	r3, [r3, #12]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d1e4      	bne.n	8004c76 <_Balloc+0x20>
 8004cac:	2000      	movs	r0, #0
 8004cae:	bd70      	pop	{r4, r5, r6, pc}
 8004cb0:	6802      	ldr	r2, [r0, #0]
 8004cb2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004cbc:	e7f7      	b.n	8004cae <_Balloc+0x58>

08004cbe <_Bfree>:
 8004cbe:	b570      	push	{r4, r5, r6, lr}
 8004cc0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004cc2:	4606      	mov	r6, r0
 8004cc4:	460d      	mov	r5, r1
 8004cc6:	b93c      	cbnz	r4, 8004cd8 <_Bfree+0x1a>
 8004cc8:	2010      	movs	r0, #16
 8004cca:	f7ff ffa3 	bl	8004c14 <malloc>
 8004cce:	6270      	str	r0, [r6, #36]	; 0x24
 8004cd0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004cd4:	6004      	str	r4, [r0, #0]
 8004cd6:	60c4      	str	r4, [r0, #12]
 8004cd8:	b13d      	cbz	r5, 8004cea <_Bfree+0x2c>
 8004cda:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8004cdc:	686a      	ldr	r2, [r5, #4]
 8004cde:	68db      	ldr	r3, [r3, #12]
 8004ce0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004ce4:	6029      	str	r1, [r5, #0]
 8004ce6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8004cea:	bd70      	pop	{r4, r5, r6, pc}

08004cec <__multadd>:
 8004cec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cf0:	461f      	mov	r7, r3
 8004cf2:	4606      	mov	r6, r0
 8004cf4:	460c      	mov	r4, r1
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	690d      	ldr	r5, [r1, #16]
 8004cfa:	f101 0c14 	add.w	ip, r1, #20
 8004cfe:	f8dc 0000 	ldr.w	r0, [ip]
 8004d02:	3301      	adds	r3, #1
 8004d04:	b281      	uxth	r1, r0
 8004d06:	fb02 7101 	mla	r1, r2, r1, r7
 8004d0a:	0c00      	lsrs	r0, r0, #16
 8004d0c:	0c0f      	lsrs	r7, r1, #16
 8004d0e:	fb02 7000 	mla	r0, r2, r0, r7
 8004d12:	b289      	uxth	r1, r1
 8004d14:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8004d18:	429d      	cmp	r5, r3
 8004d1a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8004d1e:	f84c 1b04 	str.w	r1, [ip], #4
 8004d22:	dcec      	bgt.n	8004cfe <__multadd+0x12>
 8004d24:	b1d7      	cbz	r7, 8004d5c <__multadd+0x70>
 8004d26:	68a3      	ldr	r3, [r4, #8]
 8004d28:	42ab      	cmp	r3, r5
 8004d2a:	dc12      	bgt.n	8004d52 <__multadd+0x66>
 8004d2c:	6861      	ldr	r1, [r4, #4]
 8004d2e:	4630      	mov	r0, r6
 8004d30:	3101      	adds	r1, #1
 8004d32:	f7ff ff90 	bl	8004c56 <_Balloc>
 8004d36:	4680      	mov	r8, r0
 8004d38:	6922      	ldr	r2, [r4, #16]
 8004d3a:	f104 010c 	add.w	r1, r4, #12
 8004d3e:	3202      	adds	r2, #2
 8004d40:	0092      	lsls	r2, r2, #2
 8004d42:	300c      	adds	r0, #12
 8004d44:	f7ff ff7c 	bl	8004c40 <memcpy>
 8004d48:	4621      	mov	r1, r4
 8004d4a:	4630      	mov	r0, r6
 8004d4c:	f7ff ffb7 	bl	8004cbe <_Bfree>
 8004d50:	4644      	mov	r4, r8
 8004d52:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004d56:	3501      	adds	r5, #1
 8004d58:	615f      	str	r7, [r3, #20]
 8004d5a:	6125      	str	r5, [r4, #16]
 8004d5c:	4620      	mov	r0, r4
 8004d5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004d62 <__hi0bits>:
 8004d62:	0c02      	lsrs	r2, r0, #16
 8004d64:	0412      	lsls	r2, r2, #16
 8004d66:	4603      	mov	r3, r0
 8004d68:	b9b2      	cbnz	r2, 8004d98 <__hi0bits+0x36>
 8004d6a:	0403      	lsls	r3, r0, #16
 8004d6c:	2010      	movs	r0, #16
 8004d6e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004d72:	bf04      	itt	eq
 8004d74:	021b      	lsleq	r3, r3, #8
 8004d76:	3008      	addeq	r0, #8
 8004d78:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004d7c:	bf04      	itt	eq
 8004d7e:	011b      	lsleq	r3, r3, #4
 8004d80:	3004      	addeq	r0, #4
 8004d82:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8004d86:	bf04      	itt	eq
 8004d88:	009b      	lsleq	r3, r3, #2
 8004d8a:	3002      	addeq	r0, #2
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	db06      	blt.n	8004d9e <__hi0bits+0x3c>
 8004d90:	005b      	lsls	r3, r3, #1
 8004d92:	d503      	bpl.n	8004d9c <__hi0bits+0x3a>
 8004d94:	3001      	adds	r0, #1
 8004d96:	4770      	bx	lr
 8004d98:	2000      	movs	r0, #0
 8004d9a:	e7e8      	b.n	8004d6e <__hi0bits+0xc>
 8004d9c:	2020      	movs	r0, #32
 8004d9e:	4770      	bx	lr

08004da0 <__lo0bits>:
 8004da0:	6803      	ldr	r3, [r0, #0]
 8004da2:	4601      	mov	r1, r0
 8004da4:	f013 0207 	ands.w	r2, r3, #7
 8004da8:	d00b      	beq.n	8004dc2 <__lo0bits+0x22>
 8004daa:	07da      	lsls	r2, r3, #31
 8004dac:	d423      	bmi.n	8004df6 <__lo0bits+0x56>
 8004dae:	0798      	lsls	r0, r3, #30
 8004db0:	bf49      	itett	mi
 8004db2:	085b      	lsrmi	r3, r3, #1
 8004db4:	089b      	lsrpl	r3, r3, #2
 8004db6:	2001      	movmi	r0, #1
 8004db8:	600b      	strmi	r3, [r1, #0]
 8004dba:	bf5c      	itt	pl
 8004dbc:	600b      	strpl	r3, [r1, #0]
 8004dbe:	2002      	movpl	r0, #2
 8004dc0:	4770      	bx	lr
 8004dc2:	b298      	uxth	r0, r3
 8004dc4:	b9a8      	cbnz	r0, 8004df2 <__lo0bits+0x52>
 8004dc6:	2010      	movs	r0, #16
 8004dc8:	0c1b      	lsrs	r3, r3, #16
 8004dca:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004dce:	bf04      	itt	eq
 8004dd0:	0a1b      	lsreq	r3, r3, #8
 8004dd2:	3008      	addeq	r0, #8
 8004dd4:	071a      	lsls	r2, r3, #28
 8004dd6:	bf04      	itt	eq
 8004dd8:	091b      	lsreq	r3, r3, #4
 8004dda:	3004      	addeq	r0, #4
 8004ddc:	079a      	lsls	r2, r3, #30
 8004dde:	bf04      	itt	eq
 8004de0:	089b      	lsreq	r3, r3, #2
 8004de2:	3002      	addeq	r0, #2
 8004de4:	07da      	lsls	r2, r3, #31
 8004de6:	d402      	bmi.n	8004dee <__lo0bits+0x4e>
 8004de8:	085b      	lsrs	r3, r3, #1
 8004dea:	d006      	beq.n	8004dfa <__lo0bits+0x5a>
 8004dec:	3001      	adds	r0, #1
 8004dee:	600b      	str	r3, [r1, #0]
 8004df0:	4770      	bx	lr
 8004df2:	4610      	mov	r0, r2
 8004df4:	e7e9      	b.n	8004dca <__lo0bits+0x2a>
 8004df6:	2000      	movs	r0, #0
 8004df8:	4770      	bx	lr
 8004dfa:	2020      	movs	r0, #32
 8004dfc:	4770      	bx	lr

08004dfe <__i2b>:
 8004dfe:	b510      	push	{r4, lr}
 8004e00:	460c      	mov	r4, r1
 8004e02:	2101      	movs	r1, #1
 8004e04:	f7ff ff27 	bl	8004c56 <_Balloc>
 8004e08:	2201      	movs	r2, #1
 8004e0a:	6144      	str	r4, [r0, #20]
 8004e0c:	6102      	str	r2, [r0, #16]
 8004e0e:	bd10      	pop	{r4, pc}

08004e10 <__multiply>:
 8004e10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e14:	4614      	mov	r4, r2
 8004e16:	690a      	ldr	r2, [r1, #16]
 8004e18:	6923      	ldr	r3, [r4, #16]
 8004e1a:	4688      	mov	r8, r1
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	bfbe      	ittt	lt
 8004e20:	460b      	movlt	r3, r1
 8004e22:	46a0      	movlt	r8, r4
 8004e24:	461c      	movlt	r4, r3
 8004e26:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8004e2a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8004e2e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8004e32:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8004e36:	eb07 0609 	add.w	r6, r7, r9
 8004e3a:	42b3      	cmp	r3, r6
 8004e3c:	bfb8      	it	lt
 8004e3e:	3101      	addlt	r1, #1
 8004e40:	f7ff ff09 	bl	8004c56 <_Balloc>
 8004e44:	f100 0514 	add.w	r5, r0, #20
 8004e48:	462b      	mov	r3, r5
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8004e50:	4573      	cmp	r3, lr
 8004e52:	d316      	bcc.n	8004e82 <__multiply+0x72>
 8004e54:	f104 0214 	add.w	r2, r4, #20
 8004e58:	f108 0114 	add.w	r1, r8, #20
 8004e5c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8004e60:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8004e64:	9300      	str	r3, [sp, #0]
 8004e66:	9b00      	ldr	r3, [sp, #0]
 8004e68:	9201      	str	r2, [sp, #4]
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d80c      	bhi.n	8004e88 <__multiply+0x78>
 8004e6e:	2e00      	cmp	r6, #0
 8004e70:	dd03      	ble.n	8004e7a <__multiply+0x6a>
 8004e72:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d05d      	beq.n	8004f36 <__multiply+0x126>
 8004e7a:	6106      	str	r6, [r0, #16]
 8004e7c:	b003      	add	sp, #12
 8004e7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e82:	f843 2b04 	str.w	r2, [r3], #4
 8004e86:	e7e3      	b.n	8004e50 <__multiply+0x40>
 8004e88:	f8b2 b000 	ldrh.w	fp, [r2]
 8004e8c:	f1bb 0f00 	cmp.w	fp, #0
 8004e90:	d023      	beq.n	8004eda <__multiply+0xca>
 8004e92:	4689      	mov	r9, r1
 8004e94:	46ac      	mov	ip, r5
 8004e96:	f04f 0800 	mov.w	r8, #0
 8004e9a:	f859 4b04 	ldr.w	r4, [r9], #4
 8004e9e:	f8dc a000 	ldr.w	sl, [ip]
 8004ea2:	b2a3      	uxth	r3, r4
 8004ea4:	fa1f fa8a 	uxth.w	sl, sl
 8004ea8:	fb0b a303 	mla	r3, fp, r3, sl
 8004eac:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8004eb0:	f8dc 4000 	ldr.w	r4, [ip]
 8004eb4:	4443      	add	r3, r8
 8004eb6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8004eba:	fb0b 840a 	mla	r4, fp, sl, r8
 8004ebe:	46e2      	mov	sl, ip
 8004ec0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8004ec4:	b29b      	uxth	r3, r3
 8004ec6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004eca:	454f      	cmp	r7, r9
 8004ecc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8004ed0:	f84a 3b04 	str.w	r3, [sl], #4
 8004ed4:	d82b      	bhi.n	8004f2e <__multiply+0x11e>
 8004ed6:	f8cc 8004 	str.w	r8, [ip, #4]
 8004eda:	9b01      	ldr	r3, [sp, #4]
 8004edc:	3204      	adds	r2, #4
 8004ede:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8004ee2:	f1ba 0f00 	cmp.w	sl, #0
 8004ee6:	d020      	beq.n	8004f2a <__multiply+0x11a>
 8004ee8:	4689      	mov	r9, r1
 8004eea:	46a8      	mov	r8, r5
 8004eec:	f04f 0b00 	mov.w	fp, #0
 8004ef0:	682b      	ldr	r3, [r5, #0]
 8004ef2:	f8b9 c000 	ldrh.w	ip, [r9]
 8004ef6:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8004efa:	b29b      	uxth	r3, r3
 8004efc:	fb0a 440c 	mla	r4, sl, ip, r4
 8004f00:	46c4      	mov	ip, r8
 8004f02:	445c      	add	r4, fp
 8004f04:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004f08:	f84c 3b04 	str.w	r3, [ip], #4
 8004f0c:	f859 3b04 	ldr.w	r3, [r9], #4
 8004f10:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8004f14:	0c1b      	lsrs	r3, r3, #16
 8004f16:	fb0a b303 	mla	r3, sl, r3, fp
 8004f1a:	454f      	cmp	r7, r9
 8004f1c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8004f20:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8004f24:	d805      	bhi.n	8004f32 <__multiply+0x122>
 8004f26:	f8c8 3004 	str.w	r3, [r8, #4]
 8004f2a:	3504      	adds	r5, #4
 8004f2c:	e79b      	b.n	8004e66 <__multiply+0x56>
 8004f2e:	46d4      	mov	ip, sl
 8004f30:	e7b3      	b.n	8004e9a <__multiply+0x8a>
 8004f32:	46e0      	mov	r8, ip
 8004f34:	e7dd      	b.n	8004ef2 <__multiply+0xe2>
 8004f36:	3e01      	subs	r6, #1
 8004f38:	e799      	b.n	8004e6e <__multiply+0x5e>
	...

08004f3c <__pow5mult>:
 8004f3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f40:	4615      	mov	r5, r2
 8004f42:	f012 0203 	ands.w	r2, r2, #3
 8004f46:	4606      	mov	r6, r0
 8004f48:	460f      	mov	r7, r1
 8004f4a:	d007      	beq.n	8004f5c <__pow5mult+0x20>
 8004f4c:	4c21      	ldr	r4, [pc, #132]	; (8004fd4 <__pow5mult+0x98>)
 8004f4e:	3a01      	subs	r2, #1
 8004f50:	2300      	movs	r3, #0
 8004f52:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004f56:	f7ff fec9 	bl	8004cec <__multadd>
 8004f5a:	4607      	mov	r7, r0
 8004f5c:	10ad      	asrs	r5, r5, #2
 8004f5e:	d035      	beq.n	8004fcc <__pow5mult+0x90>
 8004f60:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004f62:	b93c      	cbnz	r4, 8004f74 <__pow5mult+0x38>
 8004f64:	2010      	movs	r0, #16
 8004f66:	f7ff fe55 	bl	8004c14 <malloc>
 8004f6a:	6270      	str	r0, [r6, #36]	; 0x24
 8004f6c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004f70:	6004      	str	r4, [r0, #0]
 8004f72:	60c4      	str	r4, [r0, #12]
 8004f74:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004f78:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004f7c:	b94c      	cbnz	r4, 8004f92 <__pow5mult+0x56>
 8004f7e:	f240 2171 	movw	r1, #625	; 0x271
 8004f82:	4630      	mov	r0, r6
 8004f84:	f7ff ff3b 	bl	8004dfe <__i2b>
 8004f88:	2300      	movs	r3, #0
 8004f8a:	4604      	mov	r4, r0
 8004f8c:	f8c8 0008 	str.w	r0, [r8, #8]
 8004f90:	6003      	str	r3, [r0, #0]
 8004f92:	f04f 0800 	mov.w	r8, #0
 8004f96:	07eb      	lsls	r3, r5, #31
 8004f98:	d50a      	bpl.n	8004fb0 <__pow5mult+0x74>
 8004f9a:	4639      	mov	r1, r7
 8004f9c:	4622      	mov	r2, r4
 8004f9e:	4630      	mov	r0, r6
 8004fa0:	f7ff ff36 	bl	8004e10 <__multiply>
 8004fa4:	4681      	mov	r9, r0
 8004fa6:	4639      	mov	r1, r7
 8004fa8:	4630      	mov	r0, r6
 8004faa:	f7ff fe88 	bl	8004cbe <_Bfree>
 8004fae:	464f      	mov	r7, r9
 8004fb0:	106d      	asrs	r5, r5, #1
 8004fb2:	d00b      	beq.n	8004fcc <__pow5mult+0x90>
 8004fb4:	6820      	ldr	r0, [r4, #0]
 8004fb6:	b938      	cbnz	r0, 8004fc8 <__pow5mult+0x8c>
 8004fb8:	4622      	mov	r2, r4
 8004fba:	4621      	mov	r1, r4
 8004fbc:	4630      	mov	r0, r6
 8004fbe:	f7ff ff27 	bl	8004e10 <__multiply>
 8004fc2:	6020      	str	r0, [r4, #0]
 8004fc4:	f8c0 8000 	str.w	r8, [r0]
 8004fc8:	4604      	mov	r4, r0
 8004fca:	e7e4      	b.n	8004f96 <__pow5mult+0x5a>
 8004fcc:	4638      	mov	r0, r7
 8004fce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004fd2:	bf00      	nop
 8004fd4:	08005890 	.word	0x08005890

08004fd8 <__lshift>:
 8004fd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fdc:	460c      	mov	r4, r1
 8004fde:	4607      	mov	r7, r0
 8004fe0:	4616      	mov	r6, r2
 8004fe2:	6923      	ldr	r3, [r4, #16]
 8004fe4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004fe8:	eb0a 0903 	add.w	r9, sl, r3
 8004fec:	6849      	ldr	r1, [r1, #4]
 8004fee:	68a3      	ldr	r3, [r4, #8]
 8004ff0:	f109 0501 	add.w	r5, r9, #1
 8004ff4:	42ab      	cmp	r3, r5
 8004ff6:	db32      	blt.n	800505e <__lshift+0x86>
 8004ff8:	4638      	mov	r0, r7
 8004ffa:	f7ff fe2c 	bl	8004c56 <_Balloc>
 8004ffe:	2300      	movs	r3, #0
 8005000:	4680      	mov	r8, r0
 8005002:	461a      	mov	r2, r3
 8005004:	f100 0114 	add.w	r1, r0, #20
 8005008:	4553      	cmp	r3, sl
 800500a:	db2b      	blt.n	8005064 <__lshift+0x8c>
 800500c:	6920      	ldr	r0, [r4, #16]
 800500e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005012:	f104 0314 	add.w	r3, r4, #20
 8005016:	f016 021f 	ands.w	r2, r6, #31
 800501a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800501e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005022:	d025      	beq.n	8005070 <__lshift+0x98>
 8005024:	2000      	movs	r0, #0
 8005026:	f1c2 0e20 	rsb	lr, r2, #32
 800502a:	468a      	mov	sl, r1
 800502c:	681e      	ldr	r6, [r3, #0]
 800502e:	4096      	lsls	r6, r2
 8005030:	4330      	orrs	r0, r6
 8005032:	f84a 0b04 	str.w	r0, [sl], #4
 8005036:	f853 0b04 	ldr.w	r0, [r3], #4
 800503a:	459c      	cmp	ip, r3
 800503c:	fa20 f00e 	lsr.w	r0, r0, lr
 8005040:	d814      	bhi.n	800506c <__lshift+0x94>
 8005042:	6048      	str	r0, [r1, #4]
 8005044:	b108      	cbz	r0, 800504a <__lshift+0x72>
 8005046:	f109 0502 	add.w	r5, r9, #2
 800504a:	3d01      	subs	r5, #1
 800504c:	4638      	mov	r0, r7
 800504e:	f8c8 5010 	str.w	r5, [r8, #16]
 8005052:	4621      	mov	r1, r4
 8005054:	f7ff fe33 	bl	8004cbe <_Bfree>
 8005058:	4640      	mov	r0, r8
 800505a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800505e:	3101      	adds	r1, #1
 8005060:	005b      	lsls	r3, r3, #1
 8005062:	e7c7      	b.n	8004ff4 <__lshift+0x1c>
 8005064:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8005068:	3301      	adds	r3, #1
 800506a:	e7cd      	b.n	8005008 <__lshift+0x30>
 800506c:	4651      	mov	r1, sl
 800506e:	e7dc      	b.n	800502a <__lshift+0x52>
 8005070:	3904      	subs	r1, #4
 8005072:	f853 2b04 	ldr.w	r2, [r3], #4
 8005076:	459c      	cmp	ip, r3
 8005078:	f841 2f04 	str.w	r2, [r1, #4]!
 800507c:	d8f9      	bhi.n	8005072 <__lshift+0x9a>
 800507e:	e7e4      	b.n	800504a <__lshift+0x72>

08005080 <__mcmp>:
 8005080:	6903      	ldr	r3, [r0, #16]
 8005082:	690a      	ldr	r2, [r1, #16]
 8005084:	b530      	push	{r4, r5, lr}
 8005086:	1a9b      	subs	r3, r3, r2
 8005088:	d10c      	bne.n	80050a4 <__mcmp+0x24>
 800508a:	0092      	lsls	r2, r2, #2
 800508c:	3014      	adds	r0, #20
 800508e:	3114      	adds	r1, #20
 8005090:	1884      	adds	r4, r0, r2
 8005092:	4411      	add	r1, r2
 8005094:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005098:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800509c:	4295      	cmp	r5, r2
 800509e:	d003      	beq.n	80050a8 <__mcmp+0x28>
 80050a0:	d305      	bcc.n	80050ae <__mcmp+0x2e>
 80050a2:	2301      	movs	r3, #1
 80050a4:	4618      	mov	r0, r3
 80050a6:	bd30      	pop	{r4, r5, pc}
 80050a8:	42a0      	cmp	r0, r4
 80050aa:	d3f3      	bcc.n	8005094 <__mcmp+0x14>
 80050ac:	e7fa      	b.n	80050a4 <__mcmp+0x24>
 80050ae:	f04f 33ff 	mov.w	r3, #4294967295
 80050b2:	e7f7      	b.n	80050a4 <__mcmp+0x24>

080050b4 <__mdiff>:
 80050b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050b8:	460d      	mov	r5, r1
 80050ba:	4607      	mov	r7, r0
 80050bc:	4611      	mov	r1, r2
 80050be:	4628      	mov	r0, r5
 80050c0:	4614      	mov	r4, r2
 80050c2:	f7ff ffdd 	bl	8005080 <__mcmp>
 80050c6:	1e06      	subs	r6, r0, #0
 80050c8:	d108      	bne.n	80050dc <__mdiff+0x28>
 80050ca:	4631      	mov	r1, r6
 80050cc:	4638      	mov	r0, r7
 80050ce:	f7ff fdc2 	bl	8004c56 <_Balloc>
 80050d2:	2301      	movs	r3, #1
 80050d4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80050d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050dc:	bfa4      	itt	ge
 80050de:	4623      	movge	r3, r4
 80050e0:	462c      	movge	r4, r5
 80050e2:	4638      	mov	r0, r7
 80050e4:	6861      	ldr	r1, [r4, #4]
 80050e6:	bfa6      	itte	ge
 80050e8:	461d      	movge	r5, r3
 80050ea:	2600      	movge	r6, #0
 80050ec:	2601      	movlt	r6, #1
 80050ee:	f7ff fdb2 	bl	8004c56 <_Balloc>
 80050f2:	f04f 0e00 	mov.w	lr, #0
 80050f6:	60c6      	str	r6, [r0, #12]
 80050f8:	692b      	ldr	r3, [r5, #16]
 80050fa:	6926      	ldr	r6, [r4, #16]
 80050fc:	f104 0214 	add.w	r2, r4, #20
 8005100:	f105 0914 	add.w	r9, r5, #20
 8005104:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8005108:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800510c:	f100 0114 	add.w	r1, r0, #20
 8005110:	f852 ab04 	ldr.w	sl, [r2], #4
 8005114:	f859 5b04 	ldr.w	r5, [r9], #4
 8005118:	fa1f f38a 	uxth.w	r3, sl
 800511c:	4473      	add	r3, lr
 800511e:	b2ac      	uxth	r4, r5
 8005120:	1b1b      	subs	r3, r3, r4
 8005122:	0c2c      	lsrs	r4, r5, #16
 8005124:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8005128:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800512c:	b29b      	uxth	r3, r3
 800512e:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8005132:	45c8      	cmp	r8, r9
 8005134:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8005138:	4694      	mov	ip, r2
 800513a:	f841 4b04 	str.w	r4, [r1], #4
 800513e:	d8e7      	bhi.n	8005110 <__mdiff+0x5c>
 8005140:	45bc      	cmp	ip, r7
 8005142:	d304      	bcc.n	800514e <__mdiff+0x9a>
 8005144:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8005148:	b183      	cbz	r3, 800516c <__mdiff+0xb8>
 800514a:	6106      	str	r6, [r0, #16]
 800514c:	e7c4      	b.n	80050d8 <__mdiff+0x24>
 800514e:	f85c 4b04 	ldr.w	r4, [ip], #4
 8005152:	b2a2      	uxth	r2, r4
 8005154:	4472      	add	r2, lr
 8005156:	1413      	asrs	r3, r2, #16
 8005158:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800515c:	b292      	uxth	r2, r2
 800515e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005162:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8005166:	f841 2b04 	str.w	r2, [r1], #4
 800516a:	e7e9      	b.n	8005140 <__mdiff+0x8c>
 800516c:	3e01      	subs	r6, #1
 800516e:	e7e9      	b.n	8005144 <__mdiff+0x90>

08005170 <__d2b>:
 8005170:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005174:	461c      	mov	r4, r3
 8005176:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800517a:	2101      	movs	r1, #1
 800517c:	4690      	mov	r8, r2
 800517e:	f7ff fd6a 	bl	8004c56 <_Balloc>
 8005182:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8005186:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800518a:	4607      	mov	r7, r0
 800518c:	bb34      	cbnz	r4, 80051dc <__d2b+0x6c>
 800518e:	9201      	str	r2, [sp, #4]
 8005190:	f1b8 0200 	subs.w	r2, r8, #0
 8005194:	d027      	beq.n	80051e6 <__d2b+0x76>
 8005196:	a802      	add	r0, sp, #8
 8005198:	f840 2d08 	str.w	r2, [r0, #-8]!
 800519c:	f7ff fe00 	bl	8004da0 <__lo0bits>
 80051a0:	9900      	ldr	r1, [sp, #0]
 80051a2:	b1f0      	cbz	r0, 80051e2 <__d2b+0x72>
 80051a4:	9a01      	ldr	r2, [sp, #4]
 80051a6:	f1c0 0320 	rsb	r3, r0, #32
 80051aa:	fa02 f303 	lsl.w	r3, r2, r3
 80051ae:	430b      	orrs	r3, r1
 80051b0:	40c2      	lsrs	r2, r0
 80051b2:	617b      	str	r3, [r7, #20]
 80051b4:	9201      	str	r2, [sp, #4]
 80051b6:	9b01      	ldr	r3, [sp, #4]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	bf14      	ite	ne
 80051bc:	2102      	movne	r1, #2
 80051be:	2101      	moveq	r1, #1
 80051c0:	61bb      	str	r3, [r7, #24]
 80051c2:	6139      	str	r1, [r7, #16]
 80051c4:	b1c4      	cbz	r4, 80051f8 <__d2b+0x88>
 80051c6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80051ca:	4404      	add	r4, r0
 80051cc:	6034      	str	r4, [r6, #0]
 80051ce:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80051d2:	6028      	str	r0, [r5, #0]
 80051d4:	4638      	mov	r0, r7
 80051d6:	b002      	add	sp, #8
 80051d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80051dc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80051e0:	e7d5      	b.n	800518e <__d2b+0x1e>
 80051e2:	6179      	str	r1, [r7, #20]
 80051e4:	e7e7      	b.n	80051b6 <__d2b+0x46>
 80051e6:	a801      	add	r0, sp, #4
 80051e8:	f7ff fdda 	bl	8004da0 <__lo0bits>
 80051ec:	2101      	movs	r1, #1
 80051ee:	9b01      	ldr	r3, [sp, #4]
 80051f0:	6139      	str	r1, [r7, #16]
 80051f2:	617b      	str	r3, [r7, #20]
 80051f4:	3020      	adds	r0, #32
 80051f6:	e7e5      	b.n	80051c4 <__d2b+0x54>
 80051f8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80051fc:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005200:	6030      	str	r0, [r6, #0]
 8005202:	6918      	ldr	r0, [r3, #16]
 8005204:	f7ff fdad 	bl	8004d62 <__hi0bits>
 8005208:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800520c:	e7e1      	b.n	80051d2 <__d2b+0x62>

0800520e <_calloc_r>:
 800520e:	b538      	push	{r3, r4, r5, lr}
 8005210:	fb02 f401 	mul.w	r4, r2, r1
 8005214:	4621      	mov	r1, r4
 8005216:	f000 f855 	bl	80052c4 <_malloc_r>
 800521a:	4605      	mov	r5, r0
 800521c:	b118      	cbz	r0, 8005226 <_calloc_r+0x18>
 800521e:	4622      	mov	r2, r4
 8005220:	2100      	movs	r1, #0
 8005222:	f7fe fa2f 	bl	8003684 <memset>
 8005226:	4628      	mov	r0, r5
 8005228:	bd38      	pop	{r3, r4, r5, pc}
	...

0800522c <_free_r>:
 800522c:	b538      	push	{r3, r4, r5, lr}
 800522e:	4605      	mov	r5, r0
 8005230:	2900      	cmp	r1, #0
 8005232:	d043      	beq.n	80052bc <_free_r+0x90>
 8005234:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005238:	1f0c      	subs	r4, r1, #4
 800523a:	2b00      	cmp	r3, #0
 800523c:	bfb8      	it	lt
 800523e:	18e4      	addlt	r4, r4, r3
 8005240:	f000 fa27 	bl	8005692 <__malloc_lock>
 8005244:	4a1e      	ldr	r2, [pc, #120]	; (80052c0 <_free_r+0x94>)
 8005246:	6813      	ldr	r3, [r2, #0]
 8005248:	4610      	mov	r0, r2
 800524a:	b933      	cbnz	r3, 800525a <_free_r+0x2e>
 800524c:	6063      	str	r3, [r4, #4]
 800524e:	6014      	str	r4, [r2, #0]
 8005250:	4628      	mov	r0, r5
 8005252:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005256:	f000 ba1d 	b.w	8005694 <__malloc_unlock>
 800525a:	42a3      	cmp	r3, r4
 800525c:	d90b      	bls.n	8005276 <_free_r+0x4a>
 800525e:	6821      	ldr	r1, [r4, #0]
 8005260:	1862      	adds	r2, r4, r1
 8005262:	4293      	cmp	r3, r2
 8005264:	bf01      	itttt	eq
 8005266:	681a      	ldreq	r2, [r3, #0]
 8005268:	685b      	ldreq	r3, [r3, #4]
 800526a:	1852      	addeq	r2, r2, r1
 800526c:	6022      	streq	r2, [r4, #0]
 800526e:	6063      	str	r3, [r4, #4]
 8005270:	6004      	str	r4, [r0, #0]
 8005272:	e7ed      	b.n	8005250 <_free_r+0x24>
 8005274:	4613      	mov	r3, r2
 8005276:	685a      	ldr	r2, [r3, #4]
 8005278:	b10a      	cbz	r2, 800527e <_free_r+0x52>
 800527a:	42a2      	cmp	r2, r4
 800527c:	d9fa      	bls.n	8005274 <_free_r+0x48>
 800527e:	6819      	ldr	r1, [r3, #0]
 8005280:	1858      	adds	r0, r3, r1
 8005282:	42a0      	cmp	r0, r4
 8005284:	d10b      	bne.n	800529e <_free_r+0x72>
 8005286:	6820      	ldr	r0, [r4, #0]
 8005288:	4401      	add	r1, r0
 800528a:	1858      	adds	r0, r3, r1
 800528c:	4282      	cmp	r2, r0
 800528e:	6019      	str	r1, [r3, #0]
 8005290:	d1de      	bne.n	8005250 <_free_r+0x24>
 8005292:	6810      	ldr	r0, [r2, #0]
 8005294:	6852      	ldr	r2, [r2, #4]
 8005296:	4401      	add	r1, r0
 8005298:	6019      	str	r1, [r3, #0]
 800529a:	605a      	str	r2, [r3, #4]
 800529c:	e7d8      	b.n	8005250 <_free_r+0x24>
 800529e:	d902      	bls.n	80052a6 <_free_r+0x7a>
 80052a0:	230c      	movs	r3, #12
 80052a2:	602b      	str	r3, [r5, #0]
 80052a4:	e7d4      	b.n	8005250 <_free_r+0x24>
 80052a6:	6820      	ldr	r0, [r4, #0]
 80052a8:	1821      	adds	r1, r4, r0
 80052aa:	428a      	cmp	r2, r1
 80052ac:	bf01      	itttt	eq
 80052ae:	6811      	ldreq	r1, [r2, #0]
 80052b0:	6852      	ldreq	r2, [r2, #4]
 80052b2:	1809      	addeq	r1, r1, r0
 80052b4:	6021      	streq	r1, [r4, #0]
 80052b6:	6062      	str	r2, [r4, #4]
 80052b8:	605c      	str	r4, [r3, #4]
 80052ba:	e7c9      	b.n	8005250 <_free_r+0x24>
 80052bc:	bd38      	pop	{r3, r4, r5, pc}
 80052be:	bf00      	nop
 80052c0:	20000208 	.word	0x20000208

080052c4 <_malloc_r>:
 80052c4:	b570      	push	{r4, r5, r6, lr}
 80052c6:	1ccd      	adds	r5, r1, #3
 80052c8:	f025 0503 	bic.w	r5, r5, #3
 80052cc:	3508      	adds	r5, #8
 80052ce:	2d0c      	cmp	r5, #12
 80052d0:	bf38      	it	cc
 80052d2:	250c      	movcc	r5, #12
 80052d4:	2d00      	cmp	r5, #0
 80052d6:	4606      	mov	r6, r0
 80052d8:	db01      	blt.n	80052de <_malloc_r+0x1a>
 80052da:	42a9      	cmp	r1, r5
 80052dc:	d903      	bls.n	80052e6 <_malloc_r+0x22>
 80052de:	230c      	movs	r3, #12
 80052e0:	6033      	str	r3, [r6, #0]
 80052e2:	2000      	movs	r0, #0
 80052e4:	bd70      	pop	{r4, r5, r6, pc}
 80052e6:	f000 f9d4 	bl	8005692 <__malloc_lock>
 80052ea:	4a21      	ldr	r2, [pc, #132]	; (8005370 <_malloc_r+0xac>)
 80052ec:	6814      	ldr	r4, [r2, #0]
 80052ee:	4621      	mov	r1, r4
 80052f0:	b991      	cbnz	r1, 8005318 <_malloc_r+0x54>
 80052f2:	4c20      	ldr	r4, [pc, #128]	; (8005374 <_malloc_r+0xb0>)
 80052f4:	6823      	ldr	r3, [r4, #0]
 80052f6:	b91b      	cbnz	r3, 8005300 <_malloc_r+0x3c>
 80052f8:	4630      	mov	r0, r6
 80052fa:	f000 f98f 	bl	800561c <_sbrk_r>
 80052fe:	6020      	str	r0, [r4, #0]
 8005300:	4629      	mov	r1, r5
 8005302:	4630      	mov	r0, r6
 8005304:	f000 f98a 	bl	800561c <_sbrk_r>
 8005308:	1c43      	adds	r3, r0, #1
 800530a:	d124      	bne.n	8005356 <_malloc_r+0x92>
 800530c:	230c      	movs	r3, #12
 800530e:	4630      	mov	r0, r6
 8005310:	6033      	str	r3, [r6, #0]
 8005312:	f000 f9bf 	bl	8005694 <__malloc_unlock>
 8005316:	e7e4      	b.n	80052e2 <_malloc_r+0x1e>
 8005318:	680b      	ldr	r3, [r1, #0]
 800531a:	1b5b      	subs	r3, r3, r5
 800531c:	d418      	bmi.n	8005350 <_malloc_r+0x8c>
 800531e:	2b0b      	cmp	r3, #11
 8005320:	d90f      	bls.n	8005342 <_malloc_r+0x7e>
 8005322:	600b      	str	r3, [r1, #0]
 8005324:	18cc      	adds	r4, r1, r3
 8005326:	50cd      	str	r5, [r1, r3]
 8005328:	4630      	mov	r0, r6
 800532a:	f000 f9b3 	bl	8005694 <__malloc_unlock>
 800532e:	f104 000b 	add.w	r0, r4, #11
 8005332:	1d23      	adds	r3, r4, #4
 8005334:	f020 0007 	bic.w	r0, r0, #7
 8005338:	1ac3      	subs	r3, r0, r3
 800533a:	d0d3      	beq.n	80052e4 <_malloc_r+0x20>
 800533c:	425a      	negs	r2, r3
 800533e:	50e2      	str	r2, [r4, r3]
 8005340:	e7d0      	b.n	80052e4 <_malloc_r+0x20>
 8005342:	684b      	ldr	r3, [r1, #4]
 8005344:	428c      	cmp	r4, r1
 8005346:	bf16      	itet	ne
 8005348:	6063      	strne	r3, [r4, #4]
 800534a:	6013      	streq	r3, [r2, #0]
 800534c:	460c      	movne	r4, r1
 800534e:	e7eb      	b.n	8005328 <_malloc_r+0x64>
 8005350:	460c      	mov	r4, r1
 8005352:	6849      	ldr	r1, [r1, #4]
 8005354:	e7cc      	b.n	80052f0 <_malloc_r+0x2c>
 8005356:	1cc4      	adds	r4, r0, #3
 8005358:	f024 0403 	bic.w	r4, r4, #3
 800535c:	42a0      	cmp	r0, r4
 800535e:	d005      	beq.n	800536c <_malloc_r+0xa8>
 8005360:	1a21      	subs	r1, r4, r0
 8005362:	4630      	mov	r0, r6
 8005364:	f000 f95a 	bl	800561c <_sbrk_r>
 8005368:	3001      	adds	r0, #1
 800536a:	d0cf      	beq.n	800530c <_malloc_r+0x48>
 800536c:	6025      	str	r5, [r4, #0]
 800536e:	e7db      	b.n	8005328 <_malloc_r+0x64>
 8005370:	20000208 	.word	0x20000208
 8005374:	2000020c 	.word	0x2000020c

08005378 <__ssputs_r>:
 8005378:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800537c:	688e      	ldr	r6, [r1, #8]
 800537e:	4682      	mov	sl, r0
 8005380:	429e      	cmp	r6, r3
 8005382:	460c      	mov	r4, r1
 8005384:	4690      	mov	r8, r2
 8005386:	4699      	mov	r9, r3
 8005388:	d837      	bhi.n	80053fa <__ssputs_r+0x82>
 800538a:	898a      	ldrh	r2, [r1, #12]
 800538c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005390:	d031      	beq.n	80053f6 <__ssputs_r+0x7e>
 8005392:	2302      	movs	r3, #2
 8005394:	6825      	ldr	r5, [r4, #0]
 8005396:	6909      	ldr	r1, [r1, #16]
 8005398:	1a6f      	subs	r7, r5, r1
 800539a:	6965      	ldr	r5, [r4, #20]
 800539c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80053a0:	fb95 f5f3 	sdiv	r5, r5, r3
 80053a4:	f109 0301 	add.w	r3, r9, #1
 80053a8:	443b      	add	r3, r7
 80053aa:	429d      	cmp	r5, r3
 80053ac:	bf38      	it	cc
 80053ae:	461d      	movcc	r5, r3
 80053b0:	0553      	lsls	r3, r2, #21
 80053b2:	d530      	bpl.n	8005416 <__ssputs_r+0x9e>
 80053b4:	4629      	mov	r1, r5
 80053b6:	f7ff ff85 	bl	80052c4 <_malloc_r>
 80053ba:	4606      	mov	r6, r0
 80053bc:	b950      	cbnz	r0, 80053d4 <__ssputs_r+0x5c>
 80053be:	230c      	movs	r3, #12
 80053c0:	f04f 30ff 	mov.w	r0, #4294967295
 80053c4:	f8ca 3000 	str.w	r3, [sl]
 80053c8:	89a3      	ldrh	r3, [r4, #12]
 80053ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80053ce:	81a3      	strh	r3, [r4, #12]
 80053d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053d4:	463a      	mov	r2, r7
 80053d6:	6921      	ldr	r1, [r4, #16]
 80053d8:	f7ff fc32 	bl	8004c40 <memcpy>
 80053dc:	89a3      	ldrh	r3, [r4, #12]
 80053de:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80053e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053e6:	81a3      	strh	r3, [r4, #12]
 80053e8:	6126      	str	r6, [r4, #16]
 80053ea:	443e      	add	r6, r7
 80053ec:	6026      	str	r6, [r4, #0]
 80053ee:	464e      	mov	r6, r9
 80053f0:	6165      	str	r5, [r4, #20]
 80053f2:	1bed      	subs	r5, r5, r7
 80053f4:	60a5      	str	r5, [r4, #8]
 80053f6:	454e      	cmp	r6, r9
 80053f8:	d900      	bls.n	80053fc <__ssputs_r+0x84>
 80053fa:	464e      	mov	r6, r9
 80053fc:	4632      	mov	r2, r6
 80053fe:	4641      	mov	r1, r8
 8005400:	6820      	ldr	r0, [r4, #0]
 8005402:	f000 f92d 	bl	8005660 <memmove>
 8005406:	68a3      	ldr	r3, [r4, #8]
 8005408:	2000      	movs	r0, #0
 800540a:	1b9b      	subs	r3, r3, r6
 800540c:	60a3      	str	r3, [r4, #8]
 800540e:	6823      	ldr	r3, [r4, #0]
 8005410:	441e      	add	r6, r3
 8005412:	6026      	str	r6, [r4, #0]
 8005414:	e7dc      	b.n	80053d0 <__ssputs_r+0x58>
 8005416:	462a      	mov	r2, r5
 8005418:	f000 f93d 	bl	8005696 <_realloc_r>
 800541c:	4606      	mov	r6, r0
 800541e:	2800      	cmp	r0, #0
 8005420:	d1e2      	bne.n	80053e8 <__ssputs_r+0x70>
 8005422:	6921      	ldr	r1, [r4, #16]
 8005424:	4650      	mov	r0, sl
 8005426:	f7ff ff01 	bl	800522c <_free_r>
 800542a:	e7c8      	b.n	80053be <__ssputs_r+0x46>

0800542c <_svfiprintf_r>:
 800542c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005430:	461d      	mov	r5, r3
 8005432:	898b      	ldrh	r3, [r1, #12]
 8005434:	b09d      	sub	sp, #116	; 0x74
 8005436:	061f      	lsls	r7, r3, #24
 8005438:	4680      	mov	r8, r0
 800543a:	460c      	mov	r4, r1
 800543c:	4616      	mov	r6, r2
 800543e:	d50f      	bpl.n	8005460 <_svfiprintf_r+0x34>
 8005440:	690b      	ldr	r3, [r1, #16]
 8005442:	b96b      	cbnz	r3, 8005460 <_svfiprintf_r+0x34>
 8005444:	2140      	movs	r1, #64	; 0x40
 8005446:	f7ff ff3d 	bl	80052c4 <_malloc_r>
 800544a:	6020      	str	r0, [r4, #0]
 800544c:	6120      	str	r0, [r4, #16]
 800544e:	b928      	cbnz	r0, 800545c <_svfiprintf_r+0x30>
 8005450:	230c      	movs	r3, #12
 8005452:	f8c8 3000 	str.w	r3, [r8]
 8005456:	f04f 30ff 	mov.w	r0, #4294967295
 800545a:	e0c8      	b.n	80055ee <_svfiprintf_r+0x1c2>
 800545c:	2340      	movs	r3, #64	; 0x40
 800545e:	6163      	str	r3, [r4, #20]
 8005460:	2300      	movs	r3, #0
 8005462:	9309      	str	r3, [sp, #36]	; 0x24
 8005464:	2320      	movs	r3, #32
 8005466:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800546a:	2330      	movs	r3, #48	; 0x30
 800546c:	f04f 0b01 	mov.w	fp, #1
 8005470:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005474:	9503      	str	r5, [sp, #12]
 8005476:	4637      	mov	r7, r6
 8005478:	463d      	mov	r5, r7
 800547a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800547e:	b10b      	cbz	r3, 8005484 <_svfiprintf_r+0x58>
 8005480:	2b25      	cmp	r3, #37	; 0x25
 8005482:	d13e      	bne.n	8005502 <_svfiprintf_r+0xd6>
 8005484:	ebb7 0a06 	subs.w	sl, r7, r6
 8005488:	d00b      	beq.n	80054a2 <_svfiprintf_r+0x76>
 800548a:	4653      	mov	r3, sl
 800548c:	4632      	mov	r2, r6
 800548e:	4621      	mov	r1, r4
 8005490:	4640      	mov	r0, r8
 8005492:	f7ff ff71 	bl	8005378 <__ssputs_r>
 8005496:	3001      	adds	r0, #1
 8005498:	f000 80a4 	beq.w	80055e4 <_svfiprintf_r+0x1b8>
 800549c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800549e:	4453      	add	r3, sl
 80054a0:	9309      	str	r3, [sp, #36]	; 0x24
 80054a2:	783b      	ldrb	r3, [r7, #0]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	f000 809d 	beq.w	80055e4 <_svfiprintf_r+0x1b8>
 80054aa:	2300      	movs	r3, #0
 80054ac:	f04f 32ff 	mov.w	r2, #4294967295
 80054b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80054b4:	9304      	str	r3, [sp, #16]
 80054b6:	9307      	str	r3, [sp, #28]
 80054b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80054bc:	931a      	str	r3, [sp, #104]	; 0x68
 80054be:	462f      	mov	r7, r5
 80054c0:	2205      	movs	r2, #5
 80054c2:	f817 1b01 	ldrb.w	r1, [r7], #1
 80054c6:	4850      	ldr	r0, [pc, #320]	; (8005608 <_svfiprintf_r+0x1dc>)
 80054c8:	f7ff fbac 	bl	8004c24 <memchr>
 80054cc:	9b04      	ldr	r3, [sp, #16]
 80054ce:	b9d0      	cbnz	r0, 8005506 <_svfiprintf_r+0xda>
 80054d0:	06d9      	lsls	r1, r3, #27
 80054d2:	bf44      	itt	mi
 80054d4:	2220      	movmi	r2, #32
 80054d6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80054da:	071a      	lsls	r2, r3, #28
 80054dc:	bf44      	itt	mi
 80054de:	222b      	movmi	r2, #43	; 0x2b
 80054e0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80054e4:	782a      	ldrb	r2, [r5, #0]
 80054e6:	2a2a      	cmp	r2, #42	; 0x2a
 80054e8:	d015      	beq.n	8005516 <_svfiprintf_r+0xea>
 80054ea:	462f      	mov	r7, r5
 80054ec:	2000      	movs	r0, #0
 80054ee:	250a      	movs	r5, #10
 80054f0:	9a07      	ldr	r2, [sp, #28]
 80054f2:	4639      	mov	r1, r7
 80054f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80054f8:	3b30      	subs	r3, #48	; 0x30
 80054fa:	2b09      	cmp	r3, #9
 80054fc:	d94d      	bls.n	800559a <_svfiprintf_r+0x16e>
 80054fe:	b1b8      	cbz	r0, 8005530 <_svfiprintf_r+0x104>
 8005500:	e00f      	b.n	8005522 <_svfiprintf_r+0xf6>
 8005502:	462f      	mov	r7, r5
 8005504:	e7b8      	b.n	8005478 <_svfiprintf_r+0x4c>
 8005506:	4a40      	ldr	r2, [pc, #256]	; (8005608 <_svfiprintf_r+0x1dc>)
 8005508:	463d      	mov	r5, r7
 800550a:	1a80      	subs	r0, r0, r2
 800550c:	fa0b f000 	lsl.w	r0, fp, r0
 8005510:	4318      	orrs	r0, r3
 8005512:	9004      	str	r0, [sp, #16]
 8005514:	e7d3      	b.n	80054be <_svfiprintf_r+0x92>
 8005516:	9a03      	ldr	r2, [sp, #12]
 8005518:	1d11      	adds	r1, r2, #4
 800551a:	6812      	ldr	r2, [r2, #0]
 800551c:	9103      	str	r1, [sp, #12]
 800551e:	2a00      	cmp	r2, #0
 8005520:	db01      	blt.n	8005526 <_svfiprintf_r+0xfa>
 8005522:	9207      	str	r2, [sp, #28]
 8005524:	e004      	b.n	8005530 <_svfiprintf_r+0x104>
 8005526:	4252      	negs	r2, r2
 8005528:	f043 0302 	orr.w	r3, r3, #2
 800552c:	9207      	str	r2, [sp, #28]
 800552e:	9304      	str	r3, [sp, #16]
 8005530:	783b      	ldrb	r3, [r7, #0]
 8005532:	2b2e      	cmp	r3, #46	; 0x2e
 8005534:	d10c      	bne.n	8005550 <_svfiprintf_r+0x124>
 8005536:	787b      	ldrb	r3, [r7, #1]
 8005538:	2b2a      	cmp	r3, #42	; 0x2a
 800553a:	d133      	bne.n	80055a4 <_svfiprintf_r+0x178>
 800553c:	9b03      	ldr	r3, [sp, #12]
 800553e:	3702      	adds	r7, #2
 8005540:	1d1a      	adds	r2, r3, #4
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	9203      	str	r2, [sp, #12]
 8005546:	2b00      	cmp	r3, #0
 8005548:	bfb8      	it	lt
 800554a:	f04f 33ff 	movlt.w	r3, #4294967295
 800554e:	9305      	str	r3, [sp, #20]
 8005550:	4d2e      	ldr	r5, [pc, #184]	; (800560c <_svfiprintf_r+0x1e0>)
 8005552:	2203      	movs	r2, #3
 8005554:	7839      	ldrb	r1, [r7, #0]
 8005556:	4628      	mov	r0, r5
 8005558:	f7ff fb64 	bl	8004c24 <memchr>
 800555c:	b138      	cbz	r0, 800556e <_svfiprintf_r+0x142>
 800555e:	2340      	movs	r3, #64	; 0x40
 8005560:	1b40      	subs	r0, r0, r5
 8005562:	fa03 f000 	lsl.w	r0, r3, r0
 8005566:	9b04      	ldr	r3, [sp, #16]
 8005568:	3701      	adds	r7, #1
 800556a:	4303      	orrs	r3, r0
 800556c:	9304      	str	r3, [sp, #16]
 800556e:	7839      	ldrb	r1, [r7, #0]
 8005570:	2206      	movs	r2, #6
 8005572:	4827      	ldr	r0, [pc, #156]	; (8005610 <_svfiprintf_r+0x1e4>)
 8005574:	1c7e      	adds	r6, r7, #1
 8005576:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800557a:	f7ff fb53 	bl	8004c24 <memchr>
 800557e:	2800      	cmp	r0, #0
 8005580:	d038      	beq.n	80055f4 <_svfiprintf_r+0x1c8>
 8005582:	4b24      	ldr	r3, [pc, #144]	; (8005614 <_svfiprintf_r+0x1e8>)
 8005584:	bb13      	cbnz	r3, 80055cc <_svfiprintf_r+0x1a0>
 8005586:	9b03      	ldr	r3, [sp, #12]
 8005588:	3307      	adds	r3, #7
 800558a:	f023 0307 	bic.w	r3, r3, #7
 800558e:	3308      	adds	r3, #8
 8005590:	9303      	str	r3, [sp, #12]
 8005592:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005594:	444b      	add	r3, r9
 8005596:	9309      	str	r3, [sp, #36]	; 0x24
 8005598:	e76d      	b.n	8005476 <_svfiprintf_r+0x4a>
 800559a:	fb05 3202 	mla	r2, r5, r2, r3
 800559e:	2001      	movs	r0, #1
 80055a0:	460f      	mov	r7, r1
 80055a2:	e7a6      	b.n	80054f2 <_svfiprintf_r+0xc6>
 80055a4:	2300      	movs	r3, #0
 80055a6:	250a      	movs	r5, #10
 80055a8:	4619      	mov	r1, r3
 80055aa:	3701      	adds	r7, #1
 80055ac:	9305      	str	r3, [sp, #20]
 80055ae:	4638      	mov	r0, r7
 80055b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80055b4:	3a30      	subs	r2, #48	; 0x30
 80055b6:	2a09      	cmp	r2, #9
 80055b8:	d903      	bls.n	80055c2 <_svfiprintf_r+0x196>
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d0c8      	beq.n	8005550 <_svfiprintf_r+0x124>
 80055be:	9105      	str	r1, [sp, #20]
 80055c0:	e7c6      	b.n	8005550 <_svfiprintf_r+0x124>
 80055c2:	fb05 2101 	mla	r1, r5, r1, r2
 80055c6:	2301      	movs	r3, #1
 80055c8:	4607      	mov	r7, r0
 80055ca:	e7f0      	b.n	80055ae <_svfiprintf_r+0x182>
 80055cc:	ab03      	add	r3, sp, #12
 80055ce:	9300      	str	r3, [sp, #0]
 80055d0:	4622      	mov	r2, r4
 80055d2:	4b11      	ldr	r3, [pc, #68]	; (8005618 <_svfiprintf_r+0x1ec>)
 80055d4:	a904      	add	r1, sp, #16
 80055d6:	4640      	mov	r0, r8
 80055d8:	f7fe f8ee 	bl	80037b8 <_printf_float>
 80055dc:	f1b0 3fff 	cmp.w	r0, #4294967295
 80055e0:	4681      	mov	r9, r0
 80055e2:	d1d6      	bne.n	8005592 <_svfiprintf_r+0x166>
 80055e4:	89a3      	ldrh	r3, [r4, #12]
 80055e6:	065b      	lsls	r3, r3, #25
 80055e8:	f53f af35 	bmi.w	8005456 <_svfiprintf_r+0x2a>
 80055ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 80055ee:	b01d      	add	sp, #116	; 0x74
 80055f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055f4:	ab03      	add	r3, sp, #12
 80055f6:	9300      	str	r3, [sp, #0]
 80055f8:	4622      	mov	r2, r4
 80055fa:	4b07      	ldr	r3, [pc, #28]	; (8005618 <_svfiprintf_r+0x1ec>)
 80055fc:	a904      	add	r1, sp, #16
 80055fe:	4640      	mov	r0, r8
 8005600:	f7fe fb86 	bl	8003d10 <_printf_i>
 8005604:	e7ea      	b.n	80055dc <_svfiprintf_r+0x1b0>
 8005606:	bf00      	nop
 8005608:	0800589c 	.word	0x0800589c
 800560c:	080058a2 	.word	0x080058a2
 8005610:	080058a6 	.word	0x080058a6
 8005614:	080037b9 	.word	0x080037b9
 8005618:	08005379 	.word	0x08005379

0800561c <_sbrk_r>:
 800561c:	b538      	push	{r3, r4, r5, lr}
 800561e:	2300      	movs	r3, #0
 8005620:	4c05      	ldr	r4, [pc, #20]	; (8005638 <_sbrk_r+0x1c>)
 8005622:	4605      	mov	r5, r0
 8005624:	4608      	mov	r0, r1
 8005626:	6023      	str	r3, [r4, #0]
 8005628:	f7fb fd2e 	bl	8001088 <_sbrk>
 800562c:	1c43      	adds	r3, r0, #1
 800562e:	d102      	bne.n	8005636 <_sbrk_r+0x1a>
 8005630:	6823      	ldr	r3, [r4, #0]
 8005632:	b103      	cbz	r3, 8005636 <_sbrk_r+0x1a>
 8005634:	602b      	str	r3, [r5, #0]
 8005636:	bd38      	pop	{r3, r4, r5, pc}
 8005638:	200002cc 	.word	0x200002cc

0800563c <__ascii_mbtowc>:
 800563c:	b082      	sub	sp, #8
 800563e:	b901      	cbnz	r1, 8005642 <__ascii_mbtowc+0x6>
 8005640:	a901      	add	r1, sp, #4
 8005642:	b142      	cbz	r2, 8005656 <__ascii_mbtowc+0x1a>
 8005644:	b14b      	cbz	r3, 800565a <__ascii_mbtowc+0x1e>
 8005646:	7813      	ldrb	r3, [r2, #0]
 8005648:	600b      	str	r3, [r1, #0]
 800564a:	7812      	ldrb	r2, [r2, #0]
 800564c:	1c10      	adds	r0, r2, #0
 800564e:	bf18      	it	ne
 8005650:	2001      	movne	r0, #1
 8005652:	b002      	add	sp, #8
 8005654:	4770      	bx	lr
 8005656:	4610      	mov	r0, r2
 8005658:	e7fb      	b.n	8005652 <__ascii_mbtowc+0x16>
 800565a:	f06f 0001 	mvn.w	r0, #1
 800565e:	e7f8      	b.n	8005652 <__ascii_mbtowc+0x16>

08005660 <memmove>:
 8005660:	4288      	cmp	r0, r1
 8005662:	b510      	push	{r4, lr}
 8005664:	eb01 0302 	add.w	r3, r1, r2
 8005668:	d807      	bhi.n	800567a <memmove+0x1a>
 800566a:	1e42      	subs	r2, r0, #1
 800566c:	4299      	cmp	r1, r3
 800566e:	d00a      	beq.n	8005686 <memmove+0x26>
 8005670:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005674:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005678:	e7f8      	b.n	800566c <memmove+0xc>
 800567a:	4283      	cmp	r3, r0
 800567c:	d9f5      	bls.n	800566a <memmove+0xa>
 800567e:	1881      	adds	r1, r0, r2
 8005680:	1ad2      	subs	r2, r2, r3
 8005682:	42d3      	cmn	r3, r2
 8005684:	d100      	bne.n	8005688 <memmove+0x28>
 8005686:	bd10      	pop	{r4, pc}
 8005688:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800568c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005690:	e7f7      	b.n	8005682 <memmove+0x22>

08005692 <__malloc_lock>:
 8005692:	4770      	bx	lr

08005694 <__malloc_unlock>:
 8005694:	4770      	bx	lr

08005696 <_realloc_r>:
 8005696:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005698:	4607      	mov	r7, r0
 800569a:	4614      	mov	r4, r2
 800569c:	460e      	mov	r6, r1
 800569e:	b921      	cbnz	r1, 80056aa <_realloc_r+0x14>
 80056a0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80056a4:	4611      	mov	r1, r2
 80056a6:	f7ff be0d 	b.w	80052c4 <_malloc_r>
 80056aa:	b922      	cbnz	r2, 80056b6 <_realloc_r+0x20>
 80056ac:	f7ff fdbe 	bl	800522c <_free_r>
 80056b0:	4625      	mov	r5, r4
 80056b2:	4628      	mov	r0, r5
 80056b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80056b6:	f000 f821 	bl	80056fc <_malloc_usable_size_r>
 80056ba:	42a0      	cmp	r0, r4
 80056bc:	d20f      	bcs.n	80056de <_realloc_r+0x48>
 80056be:	4621      	mov	r1, r4
 80056c0:	4638      	mov	r0, r7
 80056c2:	f7ff fdff 	bl	80052c4 <_malloc_r>
 80056c6:	4605      	mov	r5, r0
 80056c8:	2800      	cmp	r0, #0
 80056ca:	d0f2      	beq.n	80056b2 <_realloc_r+0x1c>
 80056cc:	4631      	mov	r1, r6
 80056ce:	4622      	mov	r2, r4
 80056d0:	f7ff fab6 	bl	8004c40 <memcpy>
 80056d4:	4631      	mov	r1, r6
 80056d6:	4638      	mov	r0, r7
 80056d8:	f7ff fda8 	bl	800522c <_free_r>
 80056dc:	e7e9      	b.n	80056b2 <_realloc_r+0x1c>
 80056de:	4635      	mov	r5, r6
 80056e0:	e7e7      	b.n	80056b2 <_realloc_r+0x1c>

080056e2 <__ascii_wctomb>:
 80056e2:	b149      	cbz	r1, 80056f8 <__ascii_wctomb+0x16>
 80056e4:	2aff      	cmp	r2, #255	; 0xff
 80056e6:	bf8b      	itete	hi
 80056e8:	238a      	movhi	r3, #138	; 0x8a
 80056ea:	700a      	strbls	r2, [r1, #0]
 80056ec:	6003      	strhi	r3, [r0, #0]
 80056ee:	2001      	movls	r0, #1
 80056f0:	bf88      	it	hi
 80056f2:	f04f 30ff 	movhi.w	r0, #4294967295
 80056f6:	4770      	bx	lr
 80056f8:	4608      	mov	r0, r1
 80056fa:	4770      	bx	lr

080056fc <_malloc_usable_size_r>:
 80056fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005700:	1f18      	subs	r0, r3, #4
 8005702:	2b00      	cmp	r3, #0
 8005704:	bfbc      	itt	lt
 8005706:	580b      	ldrlt	r3, [r1, r0]
 8005708:	18c0      	addlt	r0, r0, r3
 800570a:	4770      	bx	lr

0800570c <_init>:
 800570c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800570e:	bf00      	nop
 8005710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005712:	bc08      	pop	{r3}
 8005714:	469e      	mov	lr, r3
 8005716:	4770      	bx	lr

08005718 <_fini>:
 8005718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800571a:	bf00      	nop
 800571c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800571e:	bc08      	pop	{r3}
 8005720:	469e      	mov	lr, r3
 8005722:	4770      	bx	lr
