<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file test2_impl2.ncd.
Design name: LED
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.9.0.99.2</big></U></B>
Tue Mar 07 21:32:37 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o test2_impl2.twr -gui -msgset D:/FPGA/example/test2/promote.xml test2_impl2.ncd test2_impl2.prf 
Design file:     test2_impl2.ncd
Preference file: test2_impl2.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_in_c" 237.530000 MHz (326 errors)</FONT></A></LI>
</FONT>            666 items scored, 326 timing errors detected.
Warning: 138.370MHz is the maximum frequency for this preference.

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_in_c" 237.530000 MHz ;
            666 items scored, 326 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.017ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              smt_23__i12  (from clk_in_c +)
   Destination:    FF         Data in        cnt_22__i2  (to clk_in_c +)
                   FF                        cnt_22__i1

   Delay:               6.944ns  (35.2% logic, 64.8% route), 5 logic levels.

 Constraint Details:

      6.944ns physical path delay SLICE_0 to SLICE_13 exceeds
      4.210ns delay constraint less
      0.000ns skew and
      0.283ns CE_SET requirement (totaling 3.927ns) by 3.017ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R14C3C.CLK to      R14C3C.Q1 SLICE_0 (from clk_in_c)
ROUTE         2     1.093      R14C3C.Q1 to      R15C2A.C1 smt_12
CTOF_DEL    ---     0.497      R15C2A.C1 to      R15C2A.F1 SLICE_16
ROUTE         1     0.697      R15C2A.F1 to      R15C2A.B0 n401
CTOF_DEL    ---     0.497      R15C2A.B0 to      R15C2A.F0 SLICE_16
ROUTE         1     0.649      R15C2A.F0 to      R13C2D.D0 n407
CTOF_DEL    ---     0.497      R13C2D.D0 to      R13C2D.F0 SLICE_15
ROUTE         1     0.439      R13C2D.F0 to      R13C2D.C1 n12
CTOF_DEL    ---     0.497      R13C2D.C1 to      R13C2D.F1 SLICE_15
ROUTE        15     1.624      R13C2D.F1 to      R20C2A.CE clk_in_c_enable_3 (to clk_in_c)
                  --------
                    6.944   (35.2% logic, 64.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     3.062       C1.PADDI to     R14C3C.CLK clk_in_c
                  --------
                    3.062   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     3.062       C1.PADDI to     R20C2A.CLK clk_in_c
                  --------
                    3.062   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.010ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              smt_23__i18  (from clk_in_c +)
   Destination:    FF         Data in        cnt_22__i2  (to clk_in_c +)
                   FF                        cnt_22__i1

   Delay:               6.937ns  (35.2% logic, 64.8% route), 5 logic levels.

 Constraint Details:

      6.937ns physical path delay SLICE_9 to SLICE_13 exceeds
      4.210ns delay constraint less
      0.000ns skew and
      0.283ns CE_SET requirement (totaling 3.927ns) by 3.010ns

 Physical Path Details:

      Data path SLICE_9 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R14C4B.CLK to      R14C4B.Q1 SLICE_9 (from clk_in_c)
ROUTE         2     1.466      R14C4B.Q1 to      R15C2B.B1 smt_18
CTOF_DEL    ---     0.497      R15C2B.B1 to      R15C2B.F1 SLICE_14
ROUTE         1     0.317      R15C2B.F1 to      R15C2A.D0 n395
CTOF_DEL    ---     0.497      R15C2A.D0 to      R15C2A.F0 SLICE_16
ROUTE         1     0.649      R15C2A.F0 to      R13C2D.D0 n407
CTOF_DEL    ---     0.497      R13C2D.D0 to      R13C2D.F0 SLICE_15
ROUTE         1     0.439      R13C2D.F0 to      R13C2D.C1 n12
CTOF_DEL    ---     0.497      R13C2D.C1 to      R13C2D.F1 SLICE_15
ROUTE        15     1.624      R13C2D.F1 to      R20C2A.CE clk_in_c_enable_3 (to clk_in_c)
                  --------
                    6.937   (35.2% logic, 64.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     3.062       C1.PADDI to     R14C4B.CLK clk_in_c
                  --------
                    3.062   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     3.062       C1.PADDI to     R20C2A.CLK clk_in_c
                  --------
                    3.062   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.009ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              smt_23__i21  (from clk_in_c +)
   Destination:    FF         Data in        cnt_22__i2  (to clk_in_c +)
                   FF                        cnt_22__i1

   Delay:               6.936ns  (35.2% logic, 64.8% route), 5 logic levels.

 Constraint Details:

      6.936ns physical path delay SLICE_7 to SLICE_13 exceeds
      4.210ns delay constraint less
      0.000ns skew and
      0.283ns CE_SET requirement (totaling 3.927ns) by 3.009ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R14C4D.CLK to      R14C4D.Q0 SLICE_7 (from clk_in_c)
ROUTE         2     1.085      R14C4D.Q0 to      R15C2A.D1 smt_21
CTOF_DEL    ---     0.497      R15C2A.D1 to      R15C2A.F1 SLICE_16
ROUTE         1     0.697      R15C2A.F1 to      R15C2A.B0 n401
CTOF_DEL    ---     0.497      R15C2A.B0 to      R15C2A.F0 SLICE_16
ROUTE         1     0.649      R15C2A.F0 to      R13C2D.D0 n407
CTOF_DEL    ---     0.497      R13C2D.D0 to      R13C2D.F0 SLICE_15
ROUTE         1     0.439      R13C2D.F0 to      R13C2D.C1 n12
CTOF_DEL    ---     0.497      R13C2D.C1 to      R13C2D.F1 SLICE_15
ROUTE        15     1.624      R13C2D.F1 to      R20C2A.CE clk_in_c_enable_3 (to clk_in_c)
                  --------
                    6.936   (35.2% logic, 64.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     3.062       C1.PADDI to     R14C4D.CLK clk_in_c
                  --------
                    3.062   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     3.062       C1.PADDI to     R20C2A.CLK clk_in_c
                  --------
                    3.062   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.960ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              smt_23__i6  (from clk_in_c +)
   Destination:    FF         Data in        cnt_22__i2  (to clk_in_c +)
                   FF                        cnt_22__i1

   Delay:               6.887ns  (35.5% logic, 64.5% route), 5 logic levels.

 Constraint Details:

      6.887ns physical path delay SLICE_1 to SLICE_13 exceeds
      4.210ns delay constraint less
      0.000ns skew and
      0.283ns CE_SET requirement (totaling 3.927ns) by 2.960ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R14C2D.CLK to      R14C2D.Q1 SLICE_1 (from clk_in_c)
ROUTE         2     1.036      R14C2D.Q1 to      R15C2A.B1 smt_6
CTOF_DEL    ---     0.497      R15C2A.B1 to      R15C2A.F1 SLICE_16
ROUTE         1     0.697      R15C2A.F1 to      R15C2A.B0 n401
CTOF_DEL    ---     0.497      R15C2A.B0 to      R15C2A.F0 SLICE_16
ROUTE         1     0.649      R15C2A.F0 to      R13C2D.D0 n407
CTOF_DEL    ---     0.497      R13C2D.D0 to      R13C2D.F0 SLICE_15
ROUTE         1     0.439      R13C2D.F0 to      R13C2D.C1 n12
CTOF_DEL    ---     0.497      R13C2D.C1 to      R13C2D.F1 SLICE_15
ROUTE        15     1.624      R13C2D.F1 to      R20C2A.CE clk_in_c_enable_3 (to clk_in_c)
                  --------
                    6.887   (35.5% logic, 64.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     3.062       C1.PADDI to     R14C2D.CLK clk_in_c
                  --------
                    3.062   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     3.062       C1.PADDI to     R20C2A.CLK clk_in_c
                  --------
                    3.062   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.858ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              smt_23__i20  (from clk_in_c +)
   Destination:    FF         Data in        cnt_22__i2  (to clk_in_c +)
                   FF                        cnt_22__i1

   Delay:               6.785ns  (36.0% logic, 64.0% route), 5 logic levels.

 Constraint Details:

      6.785ns physical path delay SLICE_8 to SLICE_13 exceeds
      4.210ns delay constraint less
      0.000ns skew and
      0.283ns CE_SET requirement (totaling 3.927ns) by 2.858ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R14C4C.CLK to      R14C4C.Q1 SLICE_8 (from clk_in_c)
ROUTE         2     1.314      R14C4C.Q1 to      R15C2B.A1 smt_20
CTOF_DEL    ---     0.497      R15C2B.A1 to      R15C2B.F1 SLICE_14
ROUTE         1     0.317      R15C2B.F1 to      R15C2A.D0 n395
CTOF_DEL    ---     0.497      R15C2A.D0 to      R15C2A.F0 SLICE_16
ROUTE         1     0.649      R15C2A.F0 to      R13C2D.D0 n407
CTOF_DEL    ---     0.497      R13C2D.D0 to      R13C2D.F0 SLICE_15
ROUTE         1     0.439      R13C2D.F0 to      R13C2D.C1 n12
CTOF_DEL    ---     0.497      R13C2D.C1 to      R13C2D.F1 SLICE_15
ROUTE        15     1.624      R13C2D.F1 to      R20C2A.CE clk_in_c_enable_3 (to clk_in_c)
                  --------
                    6.785   (36.0% logic, 64.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     3.062       C1.PADDI to     R14C4C.CLK clk_in_c
                  --------
                    3.062   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     3.062       C1.PADDI to     R20C2A.CLK clk_in_c
                  --------
                    3.062   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.837ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              smt_23__i23  (from clk_in_c +)
   Destination:    FF         Data in        cnt_22__i2  (to clk_in_c +)
                   FF                        cnt_22__i1

   Delay:               6.764ns  (36.1% logic, 63.9% route), 5 logic levels.

 Constraint Details:

      6.764ns physical path delay SLICE_6 to SLICE_13 exceeds
      4.210ns delay constraint less
      0.000ns skew and
      0.283ns CE_SET requirement (totaling 3.927ns) by 2.837ns

 Physical Path Details:

      Data path SLICE_6 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R14C5A.CLK to      R14C5A.Q0 SLICE_6 (from clk_in_c)
ROUTE         2     1.293      R14C5A.Q0 to      R15C2B.C1 smt_23
CTOF_DEL    ---     0.497      R15C2B.C1 to      R15C2B.F1 SLICE_14
ROUTE         1     0.317      R15C2B.F1 to      R15C2A.D0 n395
CTOF_DEL    ---     0.497      R15C2A.D0 to      R15C2A.F0 SLICE_16
ROUTE         1     0.649      R15C2A.F0 to      R13C2D.D0 n407
CTOF_DEL    ---     0.497      R13C2D.D0 to      R13C2D.F0 SLICE_15
ROUTE         1     0.439      R13C2D.F0 to      R13C2D.C1 n12
CTOF_DEL    ---     0.497      R13C2D.C1 to      R13C2D.F1 SLICE_15
ROUTE        15     1.624      R13C2D.F1 to      R20C2A.CE clk_in_c_enable_3 (to clk_in_c)
                  --------
                    6.764   (36.1% logic, 63.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     3.062       C1.PADDI to     R14C5A.CLK clk_in_c
                  --------
                    3.062   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     3.062       C1.PADDI to     R20C2A.CLK clk_in_c
                  --------
                    3.062   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.629ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              smt_23__i11  (from clk_in_c +)
   Destination:    FF         Data in        cnt_22__i2  (to clk_in_c +)
                   FF                        cnt_22__i1

   Delay:               6.556ns  (37.2% logic, 62.8% route), 5 logic levels.

 Constraint Details:

      6.556ns physical path delay SLICE_0 to SLICE_13 exceeds
      4.210ns delay constraint less
      0.000ns skew and
      0.283ns CE_SET requirement (totaling 3.927ns) by 2.629ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R14C3C.CLK to      R14C3C.Q0 SLICE_0 (from clk_in_c)
ROUTE         2     1.085      R14C3C.Q0 to      R15C2B.D1 smt_11
CTOF_DEL    ---     0.497      R15C2B.D1 to      R15C2B.F1 SLICE_14
ROUTE         1     0.317      R15C2B.F1 to      R15C2A.D0 n395
CTOF_DEL    ---     0.497      R15C2A.D0 to      R15C2A.F0 SLICE_16
ROUTE         1     0.649      R15C2A.F0 to      R13C2D.D0 n407
CTOF_DEL    ---     0.497      R13C2D.D0 to      R13C2D.F0 SLICE_15
ROUTE         1     0.439      R13C2D.F0 to      R13C2D.C1 n12
CTOF_DEL    ---     0.497      R13C2D.C1 to      R13C2D.F1 SLICE_15
ROUTE        15     1.624      R13C2D.F1 to      R20C2A.CE clk_in_c_enable_3 (to clk_in_c)
                  --------
                    6.556   (37.2% logic, 62.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     3.062       C1.PADDI to     R14C3C.CLK clk_in_c
                  --------
                    3.062   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     3.062       C1.PADDI to     R20C2A.CLK clk_in_c
                  --------
                    3.062   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.620ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              smt_23__i9  (from clk_in_c +)
   Destination:    FF         Data in        cnt_22__i2  (to clk_in_c +)
                   FF                        cnt_22__i1

   Delay:               6.547ns  (29.7% logic, 70.3% route), 4 logic levels.

 Constraint Details:

      6.547ns physical path delay SLICE_4 to SLICE_13 exceeds
      4.210ns delay constraint less
      0.000ns skew and
      0.283ns CE_SET requirement (totaling 3.927ns) by 2.620ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R14C3B.CLK to      R14C3B.Q0 SLICE_4 (from clk_in_c)
ROUTE         2     1.788      R14C3B.Q0 to      R13C2A.C1 smt_9
CTOF_DEL    ---     0.497      R13C2A.C1 to      R13C2A.F1 SLICE_17
ROUTE         1     0.751      R13C2A.F1 to      R13C2D.C0 n399
CTOF_DEL    ---     0.497      R13C2D.C0 to      R13C2D.F0 SLICE_15
ROUTE         1     0.439      R13C2D.F0 to      R13C2D.C1 n12
CTOF_DEL    ---     0.497      R13C2D.C1 to      R13C2D.F1 SLICE_15
ROUTE        15     1.624      R13C2D.F1 to      R20C2A.CE clk_in_c_enable_3 (to clk_in_c)
                  --------
                    6.547   (29.7% logic, 70.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     3.062       C1.PADDI to     R14C3B.CLK clk_in_c
                  --------
                    3.062   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     3.062       C1.PADDI to     R20C2A.CLK clk_in_c
                  --------
                    3.062   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.609ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              smt_23__i12  (from clk_in_c +)
   Destination:    FF         Data in        smt_23__i23  (to clk_in_c +)

   Delay:               6.544ns  (37.3% logic, 62.7% route), 5 logic levels.

 Constraint Details:

      6.544ns physical path delay SLICE_0 to SLICE_6 exceeds
      4.210ns delay constraint less
      0.000ns skew and
      0.275ns LSR_SET requirement (totaling 3.935ns) by 2.609ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R14C3C.CLK to      R14C3C.Q1 SLICE_0 (from clk_in_c)
ROUTE         2     1.093      R14C3C.Q1 to      R15C2A.C1 smt_12
CTOF_DEL    ---     0.497      R15C2A.C1 to      R15C2A.F1 SLICE_16
ROUTE         1     0.697      R15C2A.F1 to      R15C2A.B0 n401
CTOF_DEL    ---     0.497      R15C2A.B0 to      R15C2A.F0 SLICE_16
ROUTE         1     0.649      R15C2A.F0 to      R13C2D.D0 n407
CTOF_DEL    ---     0.497      R13C2D.D0 to      R13C2D.F0 SLICE_15
ROUTE         1     0.439      R13C2D.F0 to      R13C2D.C1 n12
CTOF_DEL    ---     0.497      R13C2D.C1 to      R13C2D.F1 SLICE_15
ROUTE        15     1.224      R13C2D.F1 to     R14C5A.LSR clk_in_c_enable_3 (to clk_in_c)
                  --------
                    6.544   (37.3% logic, 62.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     3.062       C1.PADDI to     R14C3C.CLK clk_in_c
                  --------
                    3.062   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     3.062       C1.PADDI to     R14C5A.CLK clk_in_c
                  --------
                    3.062   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.602ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              smt_23__i18  (from clk_in_c +)
   Destination:    FF         Data in        smt_23__i23  (to clk_in_c +)

   Delay:               6.537ns  (37.4% logic, 62.6% route), 5 logic levels.

 Constraint Details:

      6.537ns physical path delay SLICE_9 to SLICE_6 exceeds
      4.210ns delay constraint less
      0.000ns skew and
      0.275ns LSR_SET requirement (totaling 3.935ns) by 2.602ns

 Physical Path Details:

      Data path SLICE_9 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R14C4B.CLK to      R14C4B.Q1 SLICE_9 (from clk_in_c)
ROUTE         2     1.466      R14C4B.Q1 to      R15C2B.B1 smt_18
CTOF_DEL    ---     0.497      R15C2B.B1 to      R15C2B.F1 SLICE_14
ROUTE         1     0.317      R15C2B.F1 to      R15C2A.D0 n395
CTOF_DEL    ---     0.497      R15C2A.D0 to      R15C2A.F0 SLICE_16
ROUTE         1     0.649      R15C2A.F0 to      R13C2D.D0 n407
CTOF_DEL    ---     0.497      R13C2D.D0 to      R13C2D.F0 SLICE_15
ROUTE         1     0.439      R13C2D.F0 to      R13C2D.C1 n12
CTOF_DEL    ---     0.497      R13C2D.C1 to      R13C2D.F1 SLICE_15
ROUTE        15     1.224      R13C2D.F1 to     R14C5A.LSR clk_in_c_enable_3 (to clk_in_c)
                  --------
                    6.537   (37.4% logic, 62.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     3.062       C1.PADDI to     R14C4B.CLK clk_in_c
                  --------
                    3.062   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     3.062       C1.PADDI to     R14C5A.CLK clk_in_c
                  --------
                    3.062   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 138.370MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_in_c" 237.530000 MHz |             |             |
;                                       |  237.530 MHz|  138.370 MHz|   5 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=clk_in_c_enable_3">clk_in_c_enable_3</a>                       |      15|     311|     95.40%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n12">n12</a>                                     |       1|     270|     82.82%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n407">n407</a>                                    |       1|     135|     41.41%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n395">n395</a>                                    |       1|      60|     18.40%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n397">n397</a>                                    |       1|      60|     18.40%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n399">n399</a>                                    |       1|      60|     18.40%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n401">n401</a>                                    |       1|      45|     13.80%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n13">n13</a>                                     |       1|      39|     11.96%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_in_c   Source: clk_in.PAD   Loads: 15
   Covered under: FREQUENCY NET "clk_in_c" 237.530000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 326  Score: 524387
Cumulative negative slack: 524387

Constraints cover 666 paths, 1 nets, and 130 connections (97.74% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.9.0.99.2</big></U></B>
Tue Mar 07 21:32:37 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o test2_impl2.twr -gui -msgset D:/FPGA/example/test2/promote.xml test2_impl2.ncd test2_impl2.prf 
Design file:     test2_impl2.ncd
Preference file: test2_impl2.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_in_c" 237.530000 MHz (0 errors)</A></LI>            666 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_in_c" 237.530000 MHz ;
            666 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              smt_23__i12  (from clk_in_c +)
   Destination:    FF         Data in        smt_23__i12  (to clk_in_c +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay SLICE_0 to SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R14C3C.CLK to      R14C3C.Q1 SLICE_0 (from clk_in_c)
ROUTE         2     0.129      R14C3C.Q1 to      R14C3C.A1 smt_12
CTOF_DEL    ---     0.099      R14C3C.A1 to      R14C3C.F1 SLICE_0
ROUTE         1     0.000      R14C3C.F1 to     R14C3C.DI1 n113 (to clk_in_c)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     1.092       C1.PADDI to     R14C3C.CLK clk_in_c
                  --------
                    1.092   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     1.092       C1.PADDI to     R14C3C.CLK clk_in_c
                  --------
                    1.092   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              smt_23__i11  (from clk_in_c +)
   Destination:    FF         Data in        smt_23__i11  (to clk_in_c +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay SLICE_0 to SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R14C3C.CLK to      R14C3C.Q0 SLICE_0 (from clk_in_c)
ROUTE         2     0.129      R14C3C.Q0 to      R14C3C.A0 smt_11
CTOF_DEL    ---     0.099      R14C3C.A0 to      R14C3C.F0 SLICE_0
ROUTE         1     0.000      R14C3C.F0 to     R14C3C.DI0 n114 (to clk_in_c)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     1.092       C1.PADDI to     R14C3C.CLK clk_in_c
                  --------
                    1.092   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     1.092       C1.PADDI to     R14C3C.CLK clk_in_c
                  --------
                    1.092   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              smt_23__i5  (from clk_in_c +)
   Destination:    FF         Data in        smt_23__i5  (to clk_in_c +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R14C2D.CLK to      R14C2D.Q0 SLICE_1 (from clk_in_c)
ROUTE         2     0.129      R14C2D.Q0 to      R14C2D.A0 smt_5
CTOF_DEL    ---     0.099      R14C2D.A0 to      R14C2D.F0 SLICE_1
ROUTE         1     0.000      R14C2D.F0 to     R14C2D.DI0 n120 (to clk_in_c)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     1.092       C1.PADDI to     R14C2D.CLK clk_in_c
                  --------
                    1.092   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     1.092       C1.PADDI to     R14C2D.CLK clk_in_c
                  --------
                    1.092   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              smt_23__i6  (from clk_in_c +)
   Destination:    FF         Data in        smt_23__i6  (to clk_in_c +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R14C2D.CLK to      R14C2D.Q1 SLICE_1 (from clk_in_c)
ROUTE         2     0.129      R14C2D.Q1 to      R14C2D.A1 smt_6
CTOF_DEL    ---     0.099      R14C2D.A1 to      R14C2D.F1 SLICE_1
ROUTE         1     0.000      R14C2D.F1 to     R14C2D.DI1 n119 (to clk_in_c)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     1.092       C1.PADDI to     R14C2D.CLK clk_in_c
                  --------
                    1.092   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     1.092       C1.PADDI to     R14C2D.CLK clk_in_c
                  --------
                    1.092   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              smt_23__i15  (from clk_in_c +)
   Destination:    FF         Data in        smt_23__i15  (to clk_in_c +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R14C4A.CLK to      R14C4A.Q0 SLICE_10 (from clk_in_c)
ROUTE         2     0.129      R14C4A.Q0 to      R14C4A.A0 smt_15
CTOF_DEL    ---     0.099      R14C4A.A0 to      R14C4A.F0 SLICE_10
ROUTE         1     0.000      R14C4A.F0 to     R14C4A.DI0 n110 (to clk_in_c)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     1.092       C1.PADDI to     R14C4A.CLK clk_in_c
                  --------
                    1.092   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     1.092       C1.PADDI to     R14C4A.CLK clk_in_c
                  --------
                    1.092   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              smt_23__i16  (from clk_in_c +)
   Destination:    FF         Data in        smt_23__i16  (to clk_in_c +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R14C4A.CLK to      R14C4A.Q1 SLICE_10 (from clk_in_c)
ROUTE         2     0.129      R14C4A.Q1 to      R14C4A.A1 smt_16
CTOF_DEL    ---     0.099      R14C4A.A1 to      R14C4A.F1 SLICE_10
ROUTE         1     0.000      R14C4A.F1 to     R14C4A.DI1 n109 (to clk_in_c)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     1.092       C1.PADDI to     R14C4A.CLK clk_in_c
                  --------
                    1.092   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     1.092       C1.PADDI to     R14C4A.CLK clk_in_c
                  --------
                    1.092   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              smt_23__i13  (from clk_in_c +)
   Destination:    FF         Data in        smt_23__i13  (to clk_in_c +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R14C3D.CLK to      R14C3D.Q0 SLICE_11 (from clk_in_c)
ROUTE         2     0.129      R14C3D.Q0 to      R14C3D.A0 smt_13
CTOF_DEL    ---     0.099      R14C3D.A0 to      R14C3D.F0 SLICE_11
ROUTE         1     0.000      R14C3D.F0 to     R14C3D.DI0 n112 (to clk_in_c)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     1.092       C1.PADDI to     R14C3D.CLK clk_in_c
                  --------
                    1.092   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     1.092       C1.PADDI to     R14C3D.CLK clk_in_c
                  --------
                    1.092   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              smt_23__i14  (from clk_in_c +)
   Destination:    FF         Data in        smt_23__i14  (to clk_in_c +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R14C3D.CLK to      R14C3D.Q1 SLICE_11 (from clk_in_c)
ROUTE         2     0.129      R14C3D.Q1 to      R14C3D.A1 smt_14
CTOF_DEL    ---     0.099      R14C3D.A1 to      R14C3D.F1 SLICE_11
ROUTE         1     0.000      R14C3D.F1 to     R14C3D.DI1 n111 (to clk_in_c)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     1.092       C1.PADDI to     R14C3D.CLK clk_in_c
                  --------
                    1.092   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     1.092       C1.PADDI to     R14C3D.CLK clk_in_c
                  --------
                    1.092   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              smt_23__i3  (from clk_in_c +)
   Destination:    FF         Data in        smt_23__i3  (to clk_in_c +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R14C2C.CLK to      R14C2C.Q0 SLICE_12 (from clk_in_c)
ROUTE         2     0.129      R14C2C.Q0 to      R14C2C.A0 smt_3
CTOF_DEL    ---     0.099      R14C2C.A0 to      R14C2C.F0 SLICE_12
ROUTE         1     0.000      R14C2C.F0 to     R14C2C.DI0 n122 (to clk_in_c)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     1.092       C1.PADDI to     R14C2C.CLK clk_in_c
                  --------
                    1.092   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     1.092       C1.PADDI to     R14C2C.CLK clk_in_c
                  --------
                    1.092   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              smt_23__i4  (from clk_in_c +)
   Destination:    FF         Data in        smt_23__i4  (to clk_in_c +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R14C2C.CLK to      R14C2C.Q1 SLICE_12 (from clk_in_c)
ROUTE         2     0.129      R14C2C.Q1 to      R14C2C.A1 smt_4
CTOF_DEL    ---     0.099      R14C2C.A1 to      R14C2C.F1 SLICE_12
ROUTE         1     0.000      R14C2C.F1 to     R14C2C.DI1 n121 (to clk_in_c)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     1.092       C1.PADDI to     R14C2C.CLK clk_in_c
                  --------
                    1.092   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     1.092       C1.PADDI to     R14C2C.CLK clk_in_c
                  --------
                    1.092   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_in_c" 237.530000 MHz |             |             |
;                                       |     0.000 ns|     0.372 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_in_c   Source: clk_in.PAD   Loads: 15
   Covered under: FREQUENCY NET "clk_in_c" 237.530000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 666 paths, 1 nets, and 130 connections (97.74% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 326 (setup), 0 (hold)
Score: 524387 (setup), 0 (hold)
Cumulative negative slack: 524387 (524387+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
