#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jul 18 02:36:40 2018
# Process ID: 19072
# Current directory: C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/impl_1/top.vdi
# Journal file: C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: link_design -top top -part xc7a35tfgg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.dcp' for cell 'infra/eth/mac'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/gig_eth_pcs_pma_basex_gtp.dcp' for cell 'infra/eth/phy'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_32x9_16x10/sdpram_32x9_16x10.dcp' for cell 'uc_if_inst/uc_pipe_interface_inst/ram_ipbus_to_pipe'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_16x10_32x9/sdpram_16x10_32x9.dcp' for cell 'uc_if_inst/uc_pipe_interface_inst/ram_pipe_to_ipbus'
INFO: [Netlist 29-17] Analyzing 497 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/gig_eth_pcs_pma_basex_gtp_board.xdc] for cell 'infra/eth/phy/U0'
Finished Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/gig_eth_pcs_pma_basex_gtp_board.xdc] for cell 'infra/eth/phy/U0'
Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp.xdc] for cell 'infra/eth/phy/U0'
Finished Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp.xdc] for cell 'infra/eth/phy/U0'
Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_board.xdc] for cell 'infra/eth/mac/U0'
Finished Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_board.xdc] for cell 'infra/eth/mac/U0'
Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.xdc] for cell 'infra/eth/mac/U0'
Finished Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.xdc] for cell 'infra/eth/mac/U0'
Sourcing Tcl File [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430_ipbus/projects/tests/neotest/firmware/ucf/neo430_test.tcl]
Finished Sourcing Tcl File [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430_ipbus/projects/tests/neotest/firmware/ucf/neo430_test.tcl]
Sourcing Tcl File [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl:26]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl:26]
get_clocks: Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1212.512 ; gain = 564.871
WARNING: [Vivado 12-584] No ports matched 'uid_*'. [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl:60]
ERROR: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uid_sda'. [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl:61]
ERROR: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uid_scl'. [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl:62]
ERROR: [Common 17-55] 'set_property' expects at least one object. [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Sourcing Tcl File [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl]
Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_clocks.xdc] for cell 'infra/eth/mac/U0'
Finished Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_clocks.xdc] for cell 'infra/eth/mac/U0'
INFO: [Designutils 20-663] Invalid constraints found, use command 'write_xdc -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

14 Infos, 3 Warnings, 0 Critical Warnings and 3 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 1214.938 ; gain = 916.938
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1214.938 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c2b06cdf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1214.938 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: ce32f255

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1214.938 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 179 cells and removed 583 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: bc20af97

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1214.938 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 402 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: bc20af97

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1214.938 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: bc20af97

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1214.938 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10be89877

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1214.938 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1214.938 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 10be89877

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1214.938 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.858 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 23 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 17 Total Ports: 46
Ending PowerOpt Patch Enables Task | Checksum: 1095f2243

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1510.750 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1095f2243

Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1510.750 ; gain = 295.813

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Remap
Phase 1 Remap | Checksum: 128f7b714

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1510.750 ; gain = 0.000
INFO: [Opt 31-389] Phase Remap created 24 cells and removed 64 cells

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: 129d9c202

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1510.750 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Ending Logic Optimization Task | Checksum: 129d9c202

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1510.750 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 3 Warnings, 0 Critical Warnings and 3 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1510.750 ; gain = 295.813
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1510.750 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/impl_1/top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1510.750 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1510.750 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[11] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[8]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[4] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[1]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[5] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[2]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[6] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[3]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[7] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[4]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ENARDEN (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/p_1_in) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[11] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[8]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[4] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[1]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[5] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[2]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[6] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[3]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[7] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[4]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ENARDEN (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/acc_en) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/WEA[0] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/wren_i[1]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/WEA[1] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/wren_i[1]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[11] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[8]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[4] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[1]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[5] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[2]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[6] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[3]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[7] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[4]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ENARDEN (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/acc_en) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1510.750 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c599b209

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1510.750 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d8cbe989

Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1454d0ee6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1454d0ee6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1510.750 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1454d0ee6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: f56ab980

Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f56ab980

Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10d45de7d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: bd15d535

Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12a6b5a0c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1222010c5

Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f5666f3e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:59 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: ff042e74

Time (s): cpu = 00:00:50 ; elapsed = 00:00:59 . Memory (MB): peak = 1510.750 ; gain = 0.000
Phase 3 Detail Placement | Checksum: ff042e74

Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1499fa1dd

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1499fa1dd

Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 1510.750 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.749. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2f0c5ec9

Time (s): cpu = 00:00:59 ; elapsed = 00:01:09 . Memory (MB): peak = 1510.750 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2f0c5ec9

Time (s): cpu = 00:00:59 ; elapsed = 00:01:09 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2f0c5ec9

Time (s): cpu = 00:01:00 ; elapsed = 00:01:10 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2f0c5ec9

Time (s): cpu = 00:01:00 ; elapsed = 00:01:10 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 826ebd53

Time (s): cpu = 00:01:00 ; elapsed = 00:01:10 . Memory (MB): peak = 1510.750 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 826ebd53

Time (s): cpu = 00:01:00 ; elapsed = 00:01:10 . Memory (MB): peak = 1510.750 ; gain = 0.000
Ending Placer Task | Checksum: 7fdc53fe

Time (s): cpu = 00:01:00 ; elapsed = 00:01:10 . Memory (MB): peak = 1510.750 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 24 Warnings, 0 Critical Warnings and 3 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:15 . Memory (MB): peak = 1510.750 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1510.750 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/impl_1/top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1510.750 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.469 . Memory (MB): peak = 1510.750 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.518 . Memory (MB): peak = 1510.750 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.238 . Memory (MB): peak = 1510.750 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 11ba9408 ConstDB: 0 ShapeSum: 6e21bff6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dec0ce80

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1510.750 ; gain = 0.000
Post Restoration Checksum: NetGraph: d999cb00 NumContArr: 5270380 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: dec0ce80

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: dec0ce80

Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: dec0ce80

Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 1510.750 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19121ea00

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1510.750 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.788  | TNS=0.000  | WHS=-1.550 | THS=-157.995|

Phase 2 Router Initialization | Checksum: 1adf3a9c6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 25bb26b70

Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1047
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.823  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ad6ff99d

Time (s): cpu = 00:01:16 ; elapsed = 00:01:02 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.823  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: fed6ed6a

Time (s): cpu = 00:01:28 ; elapsed = 00:01:12 . Memory (MB): peak = 1510.750 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: fed6ed6a

Time (s): cpu = 00:01:28 ; elapsed = 00:01:12 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: fed6ed6a

Time (s): cpu = 00:01:28 ; elapsed = 00:01:13 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: fed6ed6a

Time (s): cpu = 00:01:28 ; elapsed = 00:01:13 . Memory (MB): peak = 1510.750 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: fed6ed6a

Time (s): cpu = 00:01:28 ; elapsed = 00:01:13 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: a608b318

Time (s): cpu = 00:01:29 ; elapsed = 00:01:13 . Memory (MB): peak = 1510.750 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.823  | TNS=0.000  | WHS=-0.405 | THS=-0.405 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: da330834

Time (s): cpu = 00:01:30 ; elapsed = 00:01:16 . Memory (MB): peak = 1510.750 ; gain = 0.000
Phase 6.1 Hold Fix Iter | Checksum: da330834

Time (s): cpu = 00:01:30 ; elapsed = 00:01:16 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.823  | TNS=0.000  | WHS=-0.405 | THS=-0.405 |

Phase 6.2 Additional Hold Fix | Checksum: 1b1b9daa0

Time (s): cpu = 00:01:32 ; elapsed = 00:01:17 . Memory (MB): peak = 1510.750 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 17ff0b749

Time (s): cpu = 00:01:33 ; elapsed = 00:01:18 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.23001 %
  Global Horizontal Routing Utilization  = 2.7785 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 111333803

Time (s): cpu = 00:01:34 ; elapsed = 00:01:18 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 111333803

Time (s): cpu = 00:01:34 ; elapsed = 00:01:19 . Memory (MB): peak = 1510.750 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a4cd9760

Time (s): cpu = 00:01:36 ; elapsed = 00:01:21 . Memory (MB): peak = 1510.750 ; gain = 0.000
WARNING: [Route 35-419] Router was unable to fix hold violation on pin uc_if_inst/rst125_int_reg/D driven by global clock buffer BUFGCTRL_X0Y1.
Resolution: Run report_timing_summary to analyze the hold violations.

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: a6add740

Time (s): cpu = 00:01:37 ; elapsed = 00:01:22 . Memory (MB): peak = 1510.750 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.823  | TNS=0.000  | WHS=-0.405 | THS=-0.405 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: a6add740

Time (s): cpu = 00:01:37 ; elapsed = 00:01:22 . Memory (MB): peak = 1510.750 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:37 ; elapsed = 00:01:22 . Memory (MB): peak = 1510.750 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 26 Warnings, 0 Critical Warnings and 3 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:44 ; elapsed = 00:01:26 . Memory (MB): peak = 1510.750 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1510.750 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1510.750 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1510.750 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
90 Infos, 27 Warnings, 0 Critical Warnings and 3 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1510.750 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jul 18 02:44:01 2018...
#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jul 18 13:09:02 2018
# Process ID: 18468
# Current directory: C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/impl_1/top.vdi
# Journal file: C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: link_design -top top -part xc7a35tfgg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.dcp' for cell 'infra/eth/mac'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/gig_eth_pcs_pma_basex_gtp.dcp' for cell 'infra/eth/phy'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_32x9_16x10/sdpram_32x9_16x10.dcp' for cell 'uc_if_inst/uc_pipe_interface_inst/ram_ipbus_to_pipe'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_16x10_32x9/sdpram_16x10_32x9.dcp' for cell 'uc_if_inst/uc_pipe_interface_inst/ram_pipe_to_ipbus'
INFO: [Netlist 29-17] Analyzing 499 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/gig_eth_pcs_pma_basex_gtp_board.xdc] for cell 'infra/eth/phy/U0'
Finished Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/gig_eth_pcs_pma_basex_gtp_board.xdc] for cell 'infra/eth/phy/U0'
Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp.xdc] for cell 'infra/eth/phy/U0'
Finished Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp.xdc] for cell 'infra/eth/phy/U0'
Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_board.xdc] for cell 'infra/eth/mac/U0'
Finished Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_board.xdc] for cell 'infra/eth/mac/U0'
Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.xdc] for cell 'infra/eth/mac/U0'
Finished Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.xdc] for cell 'infra/eth/mac/U0'
Sourcing Tcl File [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430_ipbus/projects/tests/neotest/firmware/ucf/neo430_test.tcl]
Finished Sourcing Tcl File [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430_ipbus/projects/tests/neotest/firmware/ucf/neo430_test.tcl]
Sourcing Tcl File [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl:26]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl:26]
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1214.500 ; gain = 566.117
Finished Sourcing Tcl File [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl]
Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_clocks.xdc] for cell 'infra/eth/mac/U0'
Finished Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_clocks.xdc] for cell 'infra/eth/mac/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:41 ; elapsed = 00:01:25 . Memory (MB): peak = 1216.539 ; gain = 919.191
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1216.539 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 125a5cb29

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1216.539 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 18695db4d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1216.539 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 179 cells and removed 579 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 145d04c19

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1216.539 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 402 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 145d04c19

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1216.539 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 145d04c19

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1216.539 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13b2e78ba

Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1216.539 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1216.539 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13b2e78ba

Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1216.539 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.858 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 23 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 17 Total Ports: 46
Ending PowerOpt Patch Enables Task | Checksum: fbb1332a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1522.137 ; gain = 0.000
Ending Power Optimization Task | Checksum: fbb1332a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1522.137 ; gain = 305.598

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Remap
Phase 1 Remap | Checksum: ffdfbd21

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [Opt 31-389] Phase Remap created 24 cells and removed 64 cells

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: 10f0f14b1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Ending Logic Optimization Task | Checksum: 10f0f14b1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 1522.137 ; gain = 305.598
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/impl_1/top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1522.137 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[11] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[8]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[4] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[1]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[5] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[2]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[6] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[3]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[7] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[4]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ENARDEN (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/p_1_in) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[11] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[8]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[4] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[1]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[5] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[2]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[6] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[3]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[7] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[4]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ENARDEN (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/acc_en) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/WEA[0] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/wren_i[1]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/WEA[1] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/wren_i[1]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[11] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[8]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[4] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[1]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[5] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[2]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[6] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[3]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[7] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[4]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ENARDEN (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/acc_en) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1522.137 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cfa6a0d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.308 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 152124c06

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e966db7d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e966db7d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1522.137 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e966db7d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1a9b2a2d6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a9b2a2d6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 151f5dd53

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: a5f77bbb

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1120e76f5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15c0179e9

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 120ab64c2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:44 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 120ab64c2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:44 . Memory (MB): peak = 1522.137 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 120ab64c2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:44 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d9f1407c

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d9f1407c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:50 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.509. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: e5f12828

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1522.137 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: e5f12828

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e5f12828

Time (s): cpu = 00:01:00 ; elapsed = 00:00:53 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e5f12828

Time (s): cpu = 00:01:00 ; elapsed = 00:00:53 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 10d511a2b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:53 . Memory (MB): peak = 1522.137 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10d511a2b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:53 . Memory (MB): peak = 1522.137 ; gain = 0.000
Ending Placer Task | Checksum: f23fe9ab

Time (s): cpu = 00:01:00 ; elapsed = 00:00:53 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:56 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.770 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.804 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1522.137 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4a481917 ConstDB: 0 ShapeSum: a7f7d094 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d0d8158e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 1522.137 ; gain = 0.000
Post Restoration Checksum: NetGraph: 35dc07e2 NumContArr: 9afc0dac Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d0d8158e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d0d8158e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d0d8158e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 1522.137 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: bf505b46

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.542  | TNS=0.000  | WHS=-1.497 | THS=-158.668|

Phase 2 Router Initialization | Checksum: ed308e1c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:46 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16c4a7f11

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1138
 Number of Nodes with overlaps = 180
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.889  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11ff2ef39

Time (s): cpu = 00:01:16 ; elapsed = 00:01:01 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.889  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1cc0eec9f

Time (s): cpu = 00:01:25 ; elapsed = 00:01:10 . Memory (MB): peak = 1522.137 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1cc0eec9f

Time (s): cpu = 00:01:25 ; elapsed = 00:01:10 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 22ff719c5

Time (s): cpu = 00:01:26 ; elapsed = 00:01:10 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.889  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 22ff719c5

Time (s): cpu = 00:01:26 ; elapsed = 00:01:11 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22ff719c5

Time (s): cpu = 00:01:26 ; elapsed = 00:01:11 . Memory (MB): peak = 1522.137 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 22ff719c5

Time (s): cpu = 00:01:26 ; elapsed = 00:01:11 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 261873588

Time (s): cpu = 00:01:27 ; elapsed = 00:01:11 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.889  | TNS=0.000  | WHS=-0.409 | THS=-0.409 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 135f7957c

Time (s): cpu = 00:01:28 ; elapsed = 00:01:13 . Memory (MB): peak = 1522.137 ; gain = 0.000
Phase 6.1 Hold Fix Iter | Checksum: 135f7957c

Time (s): cpu = 00:01:28 ; elapsed = 00:01:13 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.889  | TNS=0.000  | WHS=-0.409 | THS=-0.409 |

Phase 6.2 Additional Hold Fix | Checksum: 1a063afa2

Time (s): cpu = 00:01:30 ; elapsed = 00:01:14 . Memory (MB): peak = 1522.137 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 115367bf1

Time (s): cpu = 00:01:31 ; elapsed = 00:01:15 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.46695 %
  Global Horizontal Routing Utilization  = 2.67907 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19519c73d

Time (s): cpu = 00:01:32 ; elapsed = 00:01:15 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19519c73d

Time (s): cpu = 00:01:32 ; elapsed = 00:01:15 . Memory (MB): peak = 1522.137 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 257f7234a

Time (s): cpu = 00:01:33 ; elapsed = 00:01:17 . Memory (MB): peak = 1522.137 ; gain = 0.000
WARNING: [Route 35-419] Router was unable to fix hold violation on pin uc_if_inst/rst125_int_reg/D driven by global clock buffer BUFGCTRL_X0Y1.
Resolution: Run report_timing_summary to analyze the hold violations.

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 206c8d954

Time (s): cpu = 00:01:35 ; elapsed = 00:01:18 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.889  | TNS=0.000  | WHS=-0.409 | THS=-0.409 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 206c8d954

Time (s): cpu = 00:01:35 ; elapsed = 00:01:18 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:35 ; elapsed = 00:01:18 . Memory (MB): peak = 1522.137 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:23 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
90 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jul 18 13:16:48 2018...
