{
  "module_name": "jpeg_v4_0.c",
  "hash_id": "7b9556e0819c2e4003c81522a4af16e096a949bfacd76ca01eb494923813b907",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/jpeg_v4_0.c",
  "human_readable_source": " \n\n#include \"amdgpu.h\"\n#include \"amdgpu_jpeg.h\"\n#include \"amdgpu_pm.h\"\n#include \"soc15.h\"\n#include \"soc15d.h\"\n#include \"jpeg_v2_0.h\"\n#include \"jpeg_v4_0.h\"\n#include \"mmsch_v4_0.h\"\n\n#include \"vcn/vcn_4_0_0_offset.h\"\n#include \"vcn/vcn_4_0_0_sh_mask.h\"\n#include \"ivsrcid/vcn/irqsrcs_vcn_4_0.h\"\n\n#define regUVD_JPEG_PITCH_INTERNAL_OFFSET                  0x401f\n\nstatic int jpeg_v4_0_start_sriov(struct amdgpu_device *adev);\nstatic void jpeg_v4_0_set_dec_ring_funcs(struct amdgpu_device *adev);\nstatic void jpeg_v4_0_set_irq_funcs(struct amdgpu_device *adev);\nstatic int jpeg_v4_0_set_powergating_state(void *handle,\n\t\t\t\tenum amd_powergating_state state);\nstatic void jpeg_v4_0_set_ras_funcs(struct amdgpu_device *adev);\n\nstatic void jpeg_v4_0_dec_ring_set_wptr(struct amdgpu_ring *ring);\n\n \nstatic int jpeg_v4_0_early_init(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\n\tadev->jpeg.num_jpeg_inst = 1;\n\tadev->jpeg.num_jpeg_rings = 1;\n\n\tjpeg_v4_0_set_dec_ring_funcs(adev);\n\tjpeg_v4_0_set_irq_funcs(adev);\n\tjpeg_v4_0_set_ras_funcs(adev);\n\n\treturn 0;\n}\n\n \nstatic int jpeg_v4_0_sw_init(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tstruct amdgpu_ring *ring;\n\tint r;\n\n\t \n\tr = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VCN,\n\t\tVCN_4_0__SRCID__JPEG_DECODE, &adev->jpeg.inst->irq);\n\tif (r)\n\t\treturn r;\n\n\t \n\tr = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VCN,\n\t\t\tVCN_4_0__SRCID_DJPEG0_POISON, &adev->jpeg.inst->ras_poison_irq);\n\tif (r)\n\t\treturn r;\n\n\t \n\tr = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VCN,\n\t\t\tVCN_4_0__SRCID_EJPEG0_POISON, &adev->jpeg.inst->ras_poison_irq);\n\tif (r)\n\t\treturn r;\n\n\tr = amdgpu_jpeg_sw_init(adev);\n\tif (r)\n\t\treturn r;\n\n\tr = amdgpu_jpeg_resume(adev);\n\tif (r)\n\t\treturn r;\n\n\tring = adev->jpeg.inst->ring_dec;\n\tring->use_doorbell = true;\n\tring->doorbell_index = amdgpu_sriov_vf(adev) ? (((adev->doorbell_index.vcn.vcn_ring0_1) << 1) + 4) : ((adev->doorbell_index.vcn.vcn_ring0_1 << 1) + 1);\n\tring->vm_hub = AMDGPU_MMHUB0(0);\n\n\tsprintf(ring->name, \"jpeg_dec\");\n\tr = amdgpu_ring_init(adev, ring, 512, &adev->jpeg.inst->irq, 0,\n\t\t\t     AMDGPU_RING_PRIO_DEFAULT, NULL);\n\tif (r)\n\t\treturn r;\n\n\tadev->jpeg.internal.jpeg_pitch[0] = regUVD_JPEG_PITCH_INTERNAL_OFFSET;\n\tadev->jpeg.inst->external.jpeg_pitch[0] = SOC15_REG_OFFSET(JPEG, 0, regUVD_JPEG_PITCH);\n\n\tr = amdgpu_jpeg_ras_sw_init(adev);\n\tif (r)\n\t\treturn r;\n\n\treturn 0;\n}\n\n \nstatic int jpeg_v4_0_sw_fini(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint r;\n\n\tr = amdgpu_jpeg_suspend(adev);\n\tif (r)\n\t\treturn r;\n\n\tr = amdgpu_jpeg_sw_fini(adev);\n\n\treturn r;\n}\n\n \nstatic int jpeg_v4_0_hw_init(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tstruct amdgpu_ring *ring = adev->jpeg.inst->ring_dec;\n\tint r;\n\n\tif (amdgpu_sriov_vf(adev)) {\n\t\tr = jpeg_v4_0_start_sriov(adev);\n\t\tif (r)\n\t\t\treturn r;\n\t\tring->wptr = 0;\n\t\tring->wptr_old = 0;\n\t\tjpeg_v4_0_dec_ring_set_wptr(ring);\n\t\tring->sched.ready = true;\n\t} else {\n\t\tadev->nbio.funcs->vcn_doorbell_range(adev, ring->use_doorbell,\n\t\t\t\t\t\t(adev->doorbell_index.vcn.vcn_ring0_1 << 1), 0);\n\n\t\tWREG32_SOC15(VCN, 0, regVCN_JPEG_DB_CTRL,\n\t\t\tring->doorbell_index << VCN_JPEG_DB_CTRL__OFFSET__SHIFT |\n\t\t\tVCN_JPEG_DB_CTRL__EN_MASK);\n\n\t\tr = amdgpu_ring_test_helper(ring);\n\t\tif (r)\n\t\t\treturn r;\n\t}\n\n\tDRM_DEV_INFO(adev->dev, \"JPEG decode initialized successfully.\\n\");\n\n\treturn 0;\n}\n\n \nstatic int jpeg_v4_0_hw_fini(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tcancel_delayed_work_sync(&adev->vcn.idle_work);\n\tif (!amdgpu_sriov_vf(adev)) {\n\t\tif (adev->jpeg.cur_state != AMD_PG_STATE_GATE &&\n\t\t\tRREG32_SOC15(JPEG, 0, regUVD_JRBC_STATUS))\n\t\t\tjpeg_v4_0_set_powergating_state(adev, AMD_PG_STATE_GATE);\n\t}\n\tif (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__JPEG))\n\t\tamdgpu_irq_put(adev, &adev->jpeg.inst->ras_poison_irq, 0);\n\n\treturn 0;\n}\n\n \nstatic int jpeg_v4_0_suspend(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint r;\n\n\tr = jpeg_v4_0_hw_fini(adev);\n\tif (r)\n\t\treturn r;\n\n\tr = amdgpu_jpeg_suspend(adev);\n\n\treturn r;\n}\n\n \nstatic int jpeg_v4_0_resume(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint r;\n\n\tr = amdgpu_jpeg_resume(adev);\n\tif (r)\n\t\treturn r;\n\n\tr = jpeg_v4_0_hw_init(adev);\n\n\treturn r;\n}\n\nstatic void jpeg_v4_0_disable_clock_gating(struct amdgpu_device *adev)\n{\n\tuint32_t data = 0;\n\n\tdata = RREG32_SOC15(JPEG, 0, regJPEG_CGC_CTRL);\n\tif (adev->cg_flags & AMD_CG_SUPPORT_JPEG_MGCG) {\n\t\tdata |= 1 << JPEG_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;\n\t\tdata &= (~JPEG_CGC_CTRL__JPEG_DEC_MODE_MASK);\n\t} else {\n\t\tdata &= ~JPEG_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;\n\t}\n\n\tdata |= 1 << JPEG_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT;\n\tdata |= 4 << JPEG_CGC_CTRL__CLK_OFF_DELAY__SHIFT;\n\tWREG32_SOC15(JPEG, 0, regJPEG_CGC_CTRL, data);\n\n\tdata = RREG32_SOC15(JPEG, 0, regJPEG_CGC_GATE);\n\tdata &= ~(JPEG_CGC_GATE__JPEG_DEC_MASK\n\t\t| JPEG_CGC_GATE__JPEG2_DEC_MASK\n\t\t| JPEG_CGC_GATE__JMCIF_MASK\n\t\t| JPEG_CGC_GATE__JRBBM_MASK);\n\tWREG32_SOC15(JPEG, 0, regJPEG_CGC_GATE, data);\n}\n\nstatic void jpeg_v4_0_enable_clock_gating(struct amdgpu_device *adev)\n{\n\tuint32_t data = 0;\n\n\tdata = RREG32_SOC15(JPEG, 0, regJPEG_CGC_CTRL);\n\tif (adev->cg_flags & AMD_CG_SUPPORT_JPEG_MGCG) {\n\t\tdata |= 1 << JPEG_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;\n\t\tdata |= JPEG_CGC_CTRL__JPEG_DEC_MODE_MASK;\n\t} else {\n\t\tdata &= ~JPEG_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;\n\t}\n\n\tdata |= 1 << JPEG_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT;\n\tdata |= 4 << JPEG_CGC_CTRL__CLK_OFF_DELAY__SHIFT;\n\tWREG32_SOC15(JPEG, 0, regJPEG_CGC_CTRL, data);\n\n\tdata = RREG32_SOC15(JPEG, 0, regJPEG_CGC_GATE);\n\tdata |= (JPEG_CGC_GATE__JPEG_DEC_MASK\n\t\t|JPEG_CGC_GATE__JPEG2_DEC_MASK\n\t\t|JPEG_CGC_GATE__JMCIF_MASK\n\t\t|JPEG_CGC_GATE__JRBBM_MASK);\n\tWREG32_SOC15(JPEG, 0, regJPEG_CGC_GATE, data);\n}\n\nstatic int jpeg_v4_0_disable_static_power_gating(struct amdgpu_device *adev)\n{\n\tif (adev->pg_flags & AMD_PG_SUPPORT_JPEG) {\n\t\tuint32_t data = 0;\n\t\tint r = 0;\n\n\t\tdata = 1 << UVD_PGFSM_CONFIG__UVDJ_PWR_CONFIG__SHIFT;\n\t\tWREG32(SOC15_REG_OFFSET(JPEG, 0, regUVD_PGFSM_CONFIG), data);\n\n\t\tr = SOC15_WAIT_ON_RREG(JPEG, 0,\n\t\t\tregUVD_PGFSM_STATUS, UVD_PGFSM_STATUS_UVDJ_PWR_ON,\n\t\t\tUVD_PGFSM_STATUS__UVDJ_PWR_STATUS_MASK);\n\n\t\tif (r) {\n\t\t\tDRM_DEV_ERROR(adev->dev, \"amdgpu: JPEG disable power gating failed\\n\");\n\t\t\treturn r;\n\t\t}\n\t}\n\n\t \n\tWREG32_P(SOC15_REG_OFFSET(JPEG, 0, regUVD_JPEG_POWER_STATUS), 0,\n\t\t~UVD_JPEG_POWER_STATUS__JPEG_POWER_STATUS_MASK);\n\n\t \n\tWREG32_P(SOC15_REG_OFFSET(JPEG, 0, regUVD_JPEG_POWER_STATUS), 0,\n\t\t~UVD_JPEG_POWER_STATUS__JPEG_PG_MODE_MASK);\n\n\treturn 0;\n}\n\nstatic int jpeg_v4_0_enable_static_power_gating(struct amdgpu_device *adev)\n{\n\t \n\tWREG32_P(SOC15_REG_OFFSET(JPEG, 0, regUVD_JPEG_POWER_STATUS),\n\t\tUVD_JPEG_POWER_STATUS__JPEG_POWER_STATUS_MASK,\n\t\t~UVD_JPEG_POWER_STATUS__JPEG_POWER_STATUS_MASK);\n\n\tif (adev->pg_flags & AMD_PG_SUPPORT_JPEG) {\n\t\tuint32_t data = 0;\n\t\tint r = 0;\n\n\t\tdata = 2 << UVD_PGFSM_CONFIG__UVDJ_PWR_CONFIG__SHIFT;\n\t\tWREG32(SOC15_REG_OFFSET(JPEG, 0, regUVD_PGFSM_CONFIG), data);\n\n\t\tr = SOC15_WAIT_ON_RREG(JPEG, 0, regUVD_PGFSM_STATUS,\n\t\t\t(2 << UVD_PGFSM_STATUS__UVDJ_PWR_STATUS__SHIFT),\n\t\t\tUVD_PGFSM_STATUS__UVDJ_PWR_STATUS_MASK);\n\n\t\tif (r) {\n\t\t\tDRM_DEV_ERROR(adev->dev, \"amdgpu: JPEG enable power gating failed\\n\");\n\t\t\treturn r;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\n \nstatic int jpeg_v4_0_start(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_ring *ring = adev->jpeg.inst->ring_dec;\n\tint r;\n\n\tif (adev->pm.dpm_enabled)\n\t\tamdgpu_dpm_enable_jpeg(adev, true);\n\n\t \n\tr = jpeg_v4_0_disable_static_power_gating(adev);\n\tif (r)\n\t\treturn r;\n\n\t \n\tjpeg_v4_0_disable_clock_gating(adev);\n\n\t \n\tWREG32_SOC15(JPEG, 0, regJPEG_DEC_GFX10_ADDR_CONFIG,\n\t\tadev->gfx.config.gb_addr_config);\n\n\n\t \n\tWREG32_P(SOC15_REG_OFFSET(JPEG, 0, regUVD_JMI_CNTL), 0,\n\t\t~UVD_JMI_CNTL__SOFT_RESET_MASK);\n\n\t \n\tWREG32_P(SOC15_REG_OFFSET(JPEG, 0, regJPEG_SYS_INT_EN),\n\t\tJPEG_SYS_INT_EN__DJRBC_MASK,\n\t\t~JPEG_SYS_INT_EN__DJRBC_MASK);\n\n\tWREG32_SOC15(JPEG, 0, regUVD_LMI_JRBC_RB_VMID, 0);\n\tWREG32_SOC15(JPEG, 0, regUVD_JRBC_RB_CNTL, (0x00000001L | 0x00000002L));\n\tWREG32_SOC15(JPEG, 0, regUVD_LMI_JRBC_RB_64BIT_BAR_LOW,\n\t\tlower_32_bits(ring->gpu_addr));\n\tWREG32_SOC15(JPEG, 0, regUVD_LMI_JRBC_RB_64BIT_BAR_HIGH,\n\t\tupper_32_bits(ring->gpu_addr));\n\tWREG32_SOC15(JPEG, 0, regUVD_JRBC_RB_RPTR, 0);\n\tWREG32_SOC15(JPEG, 0, regUVD_JRBC_RB_WPTR, 0);\n\tWREG32_SOC15(JPEG, 0, regUVD_JRBC_RB_CNTL, 0x00000002L);\n\tWREG32_SOC15(JPEG, 0, regUVD_JRBC_RB_SIZE, ring->ring_size / 4);\n\tring->wptr = RREG32_SOC15(JPEG, 0, regUVD_JRBC_RB_WPTR);\n\n\treturn 0;\n}\n\nstatic int jpeg_v4_0_start_sriov(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_ring *ring;\n\tuint64_t ctx_addr;\n\tuint32_t param, resp, expected;\n\tuint32_t tmp, timeout;\n\n\tstruct amdgpu_mm_table *table = &adev->virt.mm_table;\n\tuint32_t *table_loc;\n\tuint32_t table_size;\n\tuint32_t size, size_dw;\n\tuint32_t init_status;\n\n\tstruct mmsch_v4_0_cmd_direct_write\n\t\tdirect_wt = { {0} };\n\tstruct mmsch_v4_0_cmd_end end = { {0} };\n\tstruct mmsch_v4_0_init_header header;\n\n\tdirect_wt.cmd_header.command_type =\n\t\tMMSCH_COMMAND__DIRECT_REG_WRITE;\n\tend.cmd_header.command_type =\n\t\tMMSCH_COMMAND__END;\n\n\theader.version = MMSCH_VERSION;\n\theader.total_size = RREG32_SOC15(VCN, 0, regMMSCH_VF_CTX_SIZE);\n\n\theader.jpegdec.init_status = 0;\n\theader.jpegdec.table_offset = 0;\n\theader.jpegdec.table_size = 0;\n\n\ttable_loc = (uint32_t *)table->cpu_addr;\n\ttable_loc += header.total_size;\n\n\ttable_size = 0;\n\n\tring = adev->jpeg.inst->ring_dec;\n\n\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(JPEG, 0,\n\t\tregUVD_LMI_JRBC_RB_64BIT_BAR_LOW),\n\t\tlower_32_bits(ring->gpu_addr));\n\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(JPEG, 0,\n\t\tregUVD_LMI_JRBC_RB_64BIT_BAR_HIGH),\n\t\tupper_32_bits(ring->gpu_addr));\n\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(JPEG, 0,\n\t\tregUVD_JRBC_RB_SIZE), ring->ring_size / 4);\n\n\t \n\tMMSCH_V4_0_INSERT_END();\n\n\t \n\theader.jpegdec.init_status = 0;\n\theader.jpegdec.table_offset = header.total_size;\n\theader.jpegdec.table_size = table_size;\n\theader.total_size += table_size;\n\n\t \n\tsize = sizeof(struct mmsch_v4_0_init_header);\n\ttable_loc = (uint32_t *)table->cpu_addr;\n\tmemcpy((void *)table_loc, &header, size);\n\n\t \n\tctx_addr = table->gpu_addr;\n\tWREG32_SOC15(VCN, 0, regMMSCH_VF_CTX_ADDR_LO, lower_32_bits(ctx_addr));\n\tWREG32_SOC15(VCN, 0, regMMSCH_VF_CTX_ADDR_HI, upper_32_bits(ctx_addr));\n\n\t \n\ttmp = RREG32_SOC15(VCN, 0, regMMSCH_VF_VMID);\n\ttmp &= ~MMSCH_VF_VMID__VF_CTX_VMID_MASK;\n\t \n\ttmp |= (0 << MMSCH_VF_VMID__VF_CTX_VMID__SHIFT);\n\tWREG32_SOC15(VCN, 0, regMMSCH_VF_VMID, tmp);\n\n\t \n\tsize = header.total_size;\n\tWREG32_SOC15(VCN, 0, regMMSCH_VF_CTX_SIZE, size);\n\n\t \n\tWREG32_SOC15(VCN, 0, regMMSCH_VF_MAILBOX_RESP, 0);\n\n\t \n\tparam = 0x00000001;\n\tWREG32_SOC15(VCN, 0, regMMSCH_VF_MAILBOX_HOST, param);\n\ttmp = 0;\n\ttimeout = 1000;\n\tresp = 0;\n\texpected = MMSCH_VF_MAILBOX_RESP__OK;\n\tinit_status = ((struct mmsch_v4_0_init_header *)(table_loc))->jpegdec.init_status;\n\twhile (resp != expected) {\n\t\tresp = RREG32_SOC15(VCN, 0, regMMSCH_VF_MAILBOX_RESP);\n\n\t\tif (resp != 0)\n\t\t\tbreak;\n\t\tudelay(10);\n\t\ttmp = tmp + 10;\n\t\tif (tmp >= timeout) {\n\t\t\tDRM_ERROR(\"failed to init MMSCH. TIME-OUT after %d usec\"\\\n\t\t\t\t\" waiting for regMMSCH_VF_MAILBOX_RESP \"\\\n\t\t\t\t\"(expected=0x%08x, readback=0x%08x)\\n\",\n\t\t\t\ttmp, expected, resp);\n\t\t\treturn -EBUSY;\n\t\t}\n\t}\n\tif (resp != expected && resp != MMSCH_VF_MAILBOX_RESP__INCOMPLETE && init_status != MMSCH_VF_ENGINE_STATUS__PASS)\n\t\tDRM_ERROR(\"MMSCH init status is incorrect! readback=0x%08x, header init status for jpeg: %x\\n\", resp, init_status);\n\n\treturn 0;\n\n}\n\n \nstatic int jpeg_v4_0_stop(struct amdgpu_device *adev)\n{\n\tint r;\n\n\t \n\tWREG32_P(SOC15_REG_OFFSET(JPEG, 0, regUVD_JMI_CNTL),\n\t\tUVD_JMI_CNTL__SOFT_RESET_MASK,\n\t\t~UVD_JMI_CNTL__SOFT_RESET_MASK);\n\n\tjpeg_v4_0_enable_clock_gating(adev);\n\n\t \n\tr = jpeg_v4_0_enable_static_power_gating(adev);\n\tif (r)\n\t\treturn r;\n\n\tif (adev->pm.dpm_enabled)\n\t\tamdgpu_dpm_enable_jpeg(adev, false);\n\n\treturn 0;\n}\n\n \nstatic uint64_t jpeg_v4_0_dec_ring_get_rptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\treturn RREG32_SOC15(JPEG, 0, regUVD_JRBC_RB_RPTR);\n}\n\n \nstatic uint64_t jpeg_v4_0_dec_ring_get_wptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tif (ring->use_doorbell)\n\t\treturn *ring->wptr_cpu_addr;\n\telse\n\t\treturn RREG32_SOC15(JPEG, 0, regUVD_JRBC_RB_WPTR);\n}\n\n \nstatic void jpeg_v4_0_dec_ring_set_wptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tif (ring->use_doorbell) {\n\t\t*ring->wptr_cpu_addr = lower_32_bits(ring->wptr);\n\t\tWDOORBELL32(ring->doorbell_index, lower_32_bits(ring->wptr));\n\t} else {\n\t\tWREG32_SOC15(JPEG, 0, regUVD_JRBC_RB_WPTR, lower_32_bits(ring->wptr));\n\t}\n}\n\nstatic bool jpeg_v4_0_is_idle(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint ret = 1;\n\n\tret &= (((RREG32_SOC15(JPEG, 0, regUVD_JRBC_STATUS) &\n\t\tUVD_JRBC_STATUS__RB_JOB_DONE_MASK) ==\n\t\tUVD_JRBC_STATUS__RB_JOB_DONE_MASK));\n\n\treturn ret;\n}\n\nstatic int jpeg_v4_0_wait_for_idle(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\treturn SOC15_WAIT_ON_RREG(JPEG, 0, regUVD_JRBC_STATUS,\n\t\tUVD_JRBC_STATUS__RB_JOB_DONE_MASK,\n\t\tUVD_JRBC_STATUS__RB_JOB_DONE_MASK);\n}\n\nstatic int jpeg_v4_0_set_clockgating_state(void *handle,\n\t\t\t\t\t  enum amd_clockgating_state state)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tbool enable = state == AMD_CG_STATE_GATE;\n\n\tif (enable) {\n\t\tif (!jpeg_v4_0_is_idle(handle))\n\t\t\treturn -EBUSY;\n\t\tjpeg_v4_0_enable_clock_gating(adev);\n\t} else {\n\t\tjpeg_v4_0_disable_clock_gating(adev);\n\t}\n\n\treturn 0;\n}\n\nstatic int jpeg_v4_0_set_powergating_state(void *handle,\n\t\t\t\t\t  enum amd_powergating_state state)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint ret;\n\n\tif (amdgpu_sriov_vf(adev)) {\n\t\tadev->jpeg.cur_state = AMD_PG_STATE_UNGATE;\n\t\treturn 0;\n\t}\n\n\tif (state == adev->jpeg.cur_state)\n\t\treturn 0;\n\n\tif (state == AMD_PG_STATE_GATE)\n\t\tret = jpeg_v4_0_stop(adev);\n\telse\n\t\tret = jpeg_v4_0_start(adev);\n\n\tif (!ret)\n\t\tadev->jpeg.cur_state = state;\n\n\treturn ret;\n}\n\nstatic int jpeg_v4_0_set_interrupt_state(struct amdgpu_device *adev,\n\t\t\t\t\tstruct amdgpu_irq_src *source,\n\t\t\t\t\tunsigned type,\n\t\t\t\t\tenum amdgpu_interrupt_state state)\n{\n\treturn 0;\n}\n\nstatic int jpeg_v4_0_set_ras_interrupt_state(struct amdgpu_device *adev,\n\t\t\t\t\tstruct amdgpu_irq_src *source,\n\t\t\t\t\tunsigned int type,\n\t\t\t\t\tenum amdgpu_interrupt_state state)\n{\n\treturn 0;\n}\n\nstatic int jpeg_v4_0_process_interrupt(struct amdgpu_device *adev,\n\t\t\t\t      struct amdgpu_irq_src *source,\n\t\t\t\t      struct amdgpu_iv_entry *entry)\n{\n\tDRM_DEBUG(\"IH: JPEG TRAP\\n\");\n\n\tswitch (entry->src_id) {\n\tcase VCN_4_0__SRCID__JPEG_DECODE:\n\t\tamdgpu_fence_process(adev->jpeg.inst->ring_dec);\n\t\tbreak;\n\tdefault:\n\t\tDRM_DEV_ERROR(adev->dev, \"Unhandled interrupt: %d %d\\n\",\n\t\t\t  entry->src_id, entry->src_data[0]);\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct amd_ip_funcs jpeg_v4_0_ip_funcs = {\n\t.name = \"jpeg_v4_0\",\n\t.early_init = jpeg_v4_0_early_init,\n\t.late_init = NULL,\n\t.sw_init = jpeg_v4_0_sw_init,\n\t.sw_fini = jpeg_v4_0_sw_fini,\n\t.hw_init = jpeg_v4_0_hw_init,\n\t.hw_fini = jpeg_v4_0_hw_fini,\n\t.suspend = jpeg_v4_0_suspend,\n\t.resume = jpeg_v4_0_resume,\n\t.is_idle = jpeg_v4_0_is_idle,\n\t.wait_for_idle = jpeg_v4_0_wait_for_idle,\n\t.check_soft_reset = NULL,\n\t.pre_soft_reset = NULL,\n\t.soft_reset = NULL,\n\t.post_soft_reset = NULL,\n\t.set_clockgating_state = jpeg_v4_0_set_clockgating_state,\n\t.set_powergating_state = jpeg_v4_0_set_powergating_state,\n};\n\nstatic const struct amdgpu_ring_funcs jpeg_v4_0_dec_ring_vm_funcs = {\n\t.type = AMDGPU_RING_TYPE_VCN_JPEG,\n\t.align_mask = 0xf,\n\t.get_rptr = jpeg_v4_0_dec_ring_get_rptr,\n\t.get_wptr = jpeg_v4_0_dec_ring_get_wptr,\n\t.set_wptr = jpeg_v4_0_dec_ring_set_wptr,\n\t.emit_frame_size =\n\t\tSOC15_FLUSH_GPU_TLB_NUM_WREG * 6 +\n\t\tSOC15_FLUSH_GPU_TLB_NUM_REG_WAIT * 8 +\n\t\t8 +  \n\t\t18 + 18 +  \n\t\t8 + 16,\n\t.emit_ib_size = 22,  \n\t.emit_ib = jpeg_v2_0_dec_ring_emit_ib,\n\t.emit_fence = jpeg_v2_0_dec_ring_emit_fence,\n\t.emit_vm_flush = jpeg_v2_0_dec_ring_emit_vm_flush,\n\t.test_ring = amdgpu_jpeg_dec_ring_test_ring,\n\t.test_ib = amdgpu_jpeg_dec_ring_test_ib,\n\t.insert_nop = jpeg_v2_0_dec_ring_nop,\n\t.insert_start = jpeg_v2_0_dec_ring_insert_start,\n\t.insert_end = jpeg_v2_0_dec_ring_insert_end,\n\t.pad_ib = amdgpu_ring_generic_pad_ib,\n\t.begin_use = amdgpu_jpeg_ring_begin_use,\n\t.end_use = amdgpu_jpeg_ring_end_use,\n\t.emit_wreg = jpeg_v2_0_dec_ring_emit_wreg,\n\t.emit_reg_wait = jpeg_v2_0_dec_ring_emit_reg_wait,\n\t.emit_reg_write_reg_wait = amdgpu_ring_emit_reg_write_reg_wait_helper,\n};\n\nstatic void jpeg_v4_0_set_dec_ring_funcs(struct amdgpu_device *adev)\n{\n\tadev->jpeg.inst->ring_dec->funcs = &jpeg_v4_0_dec_ring_vm_funcs;\n\tDRM_DEV_INFO(adev->dev, \"JPEG decode is enabled in VM mode\\n\");\n}\n\nstatic const struct amdgpu_irq_src_funcs jpeg_v4_0_irq_funcs = {\n\t.set = jpeg_v4_0_set_interrupt_state,\n\t.process = jpeg_v4_0_process_interrupt,\n};\n\nstatic const struct amdgpu_irq_src_funcs jpeg_v4_0_ras_irq_funcs = {\n\t.set = jpeg_v4_0_set_ras_interrupt_state,\n\t.process = amdgpu_jpeg_process_poison_irq,\n};\n\nstatic void jpeg_v4_0_set_irq_funcs(struct amdgpu_device *adev)\n{\n\tadev->jpeg.inst->irq.num_types = 1;\n\tadev->jpeg.inst->irq.funcs = &jpeg_v4_0_irq_funcs;\n\n\tadev->jpeg.inst->ras_poison_irq.num_types = 1;\n\tadev->jpeg.inst->ras_poison_irq.funcs = &jpeg_v4_0_ras_irq_funcs;\n}\n\nconst struct amdgpu_ip_block_version jpeg_v4_0_ip_block = {\n\t.type = AMD_IP_BLOCK_TYPE_JPEG,\n\t.major = 4,\n\t.minor = 0,\n\t.rev = 0,\n\t.funcs = &jpeg_v4_0_ip_funcs,\n};\n\nstatic uint32_t jpeg_v4_0_query_poison_by_instance(struct amdgpu_device *adev,\n\t\tuint32_t instance, uint32_t sub_block)\n{\n\tuint32_t poison_stat = 0, reg_value = 0;\n\n\tswitch (sub_block) {\n\tcase AMDGPU_JPEG_V4_0_JPEG0:\n\t\treg_value = RREG32_SOC15(JPEG, instance, regUVD_RAS_JPEG0_STATUS);\n\t\tpoison_stat = REG_GET_FIELD(reg_value, UVD_RAS_JPEG0_STATUS, POISONED_PF);\n\t\tbreak;\n\tcase AMDGPU_JPEG_V4_0_JPEG1:\n\t\treg_value = RREG32_SOC15(JPEG, instance, regUVD_RAS_JPEG1_STATUS);\n\t\tpoison_stat = REG_GET_FIELD(reg_value, UVD_RAS_JPEG1_STATUS, POISONED_PF);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\tif (poison_stat)\n\t\tdev_info(adev->dev, \"Poison detected in JPEG%d sub_block%d\\n\",\n\t\t\tinstance, sub_block);\n\n\treturn poison_stat;\n}\n\nstatic bool jpeg_v4_0_query_ras_poison_status(struct amdgpu_device *adev)\n{\n\tuint32_t inst = 0, sub = 0, poison_stat = 0;\n\n\tfor (inst = 0; inst < adev->jpeg.num_jpeg_inst; inst++)\n\t\tfor (sub = 0; sub < AMDGPU_JPEG_V4_0_MAX_SUB_BLOCK; sub++)\n\t\t\tpoison_stat +=\n\t\t\t\tjpeg_v4_0_query_poison_by_instance(adev, inst, sub);\n\n\treturn !!poison_stat;\n}\n\nconst struct amdgpu_ras_block_hw_ops jpeg_v4_0_ras_hw_ops = {\n\t.query_poison_status = jpeg_v4_0_query_ras_poison_status,\n};\n\nstatic struct amdgpu_jpeg_ras jpeg_v4_0_ras = {\n\t.ras_block = {\n\t\t.hw_ops = &jpeg_v4_0_ras_hw_ops,\n\t\t.ras_late_init = amdgpu_jpeg_ras_late_init,\n\t},\n};\n\nstatic void jpeg_v4_0_set_ras_funcs(struct amdgpu_device *adev)\n{\n\tswitch (adev->ip_versions[JPEG_HWIP][0]) {\n\tcase IP_VERSION(4, 0, 0):\n\t\tadev->jpeg.ras = &jpeg_v4_0_ras;\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}