EESchema Schematic File Version 4
LIBS:4-bit_processor-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 903
Title "4-bit_processor"
Date "2018-09-14"
Rev "1"
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1100 1200 3300 2450
U 5B9D167A
F0 "CPU" 60
F1 "CPU.sch" 60
F2 "OP0" I L 1100 1250 50 
F3 "OP1" I L 1100 1350 50 
F4 "OP2" I L 1100 1450 50 
F5 "OP3" I L 1100 1550 50 
F6 "P10" I L 1100 1750 50 
F7 "P11" I L 1100 1850 50 
F8 "P12" I L 1100 1950 50 
F9 "P13" I L 1100 2050 50 
F10 "P20" I L 1100 2200 50 
F11 "P21" I L 1100 2300 50 
F12 "P22" I L 1100 2400 50 
F13 "P23" I L 1100 2500 50 
F14 "P30" I L 1100 2650 50 
F15 "P31" I L 1100 2750 50 
F16 "P32" I L 1100 2850 50 
F17 "P33" I L 1100 2950 50 
F18 "WD0" O R 4400 1950 50 
F19 "WD1" O R 4400 2050 50 
F20 "WD2" O R 4400 2150 50 
F21 "WD3" O R 4400 2250 50 
F22 "LD0" I R 4400 3150 50 
F23 "LD1" I R 4400 3250 50 
F24 "LD2" I R 4400 3350 50 
F25 "LD3" I R 4400 3450 50 
F26 "RAMSADDR0" O R 4400 2400 50 
F27 "RAMLADDR0" O R 4400 1500 50 
F28 "RAMSADDR1" O R 4400 2500 50 
F29 "RAMSADDR2" O R 4400 2600 50 
F30 "RAMSADDR3" O R 4400 2700 50 
F31 "RAMLADDR1" O R 4400 1600 50 
F32 "RAMLADDR2" O R 4400 1700 50 
F33 "RAMLADDR3" O R 4400 1800 50 
F34 "RAMON" O R 4400 1250 50 
F35 "Clock" O R 4400 1350 50 
F36 "RL0" O L 1100 3150 50 
F37 "RL1" O L 1100 3250 50 
F38 "RL2" O L 1100 3350 50 
F39 "RL3" O L 1100 3450 50 
F40 "ClockIN" I L 1100 3600 50 
$EndSheet
$Sheet
S 6400 1450 1100 1350
U 5BD21588
F0 "sheet5BD2156C" 60
F1 "Ram.sch" 60
F2 "Clock" I R 7500 1500 60 
F3 "WD0" I L 6400 1950 60 
F4 "WD1" I L 6400 2050 60 
F5 "WD2" I L 6400 2150 60 
F6 "WD3" I L 6400 2250 60 
F7 "WAddr0" I L 6400 2400 60 
F8 "WAddr1" I L 6400 2500 60 
F9 "WAddr2" I L 6400 2600 60 
F10 "WAddr3" I L 6400 2700 60 
F11 "RAddr0" I L 6400 1500 50 
F12 "RAddr1" I L 6400 1600 50 
F13 "RAddr2" I L 6400 1700 50 
F14 "RAddr3" I L 6400 1800 50 
F15 "Q0" O R 7500 1750 50 
F16 "Q1" O R 7500 1850 50 
F17 "Q2" O R 7500 1950 50 
F18 "Q3" O R 7500 2050 50 
F19 "On" I R 7500 1600 50 
$EndSheet
Wire Wire Line
	4400 1950 6400 1950
Wire Wire Line
	6400 2050 4400 2050
Wire Wire Line
	4400 2150 6400 2150
Wire Wire Line
	6400 2250 4400 2250
Wire Wire Line
	4400 1500 6400 1500
Wire Wire Line
	6400 1600 4400 1600
Wire Wire Line
	4400 1700 6400 1700
Wire Wire Line
	6400 1800 4400 1800
Wire Wire Line
	4400 1350 7600 1350
Wire Wire Line
	7600 1350 7600 1500
Wire Wire Line
	7600 1500 7500 1500
Wire Wire Line
	7500 1600 7700 1600
Wire Wire Line
	7700 1600 7700 1250
Wire Wire Line
	7700 1250 4400 1250
Wire Wire Line
	4400 2400 6400 2400
Wire Wire Line
	6400 2500 4400 2500
Wire Wire Line
	4400 2600 6400 2600
Wire Wire Line
	6400 2700 4400 2700
Wire Wire Line
	4400 3150 7550 3150
Wire Wire Line
	7550 3150 7550 1750
Wire Wire Line
	7550 1750 7500 1750
Wire Wire Line
	4400 3250 7600 3250
Wire Wire Line
	7600 3250 7600 1850
Wire Wire Line
	7600 1850 7500 1850
Wire Wire Line
	4400 3350 7650 3350
Wire Wire Line
	7650 3350 7650 1950
Wire Wire Line
	7650 1950 7500 1950
Wire Wire Line
	4400 3450 7700 3450
Wire Wire Line
	7700 3450 7700 2050
Wire Wire Line
	7700 2050 7500 2050
$EndSCHEMATC
