
gpio_driver_tests.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__isr_vector>:
       0:	2000fc00 	.word	0x2000fc00
       4:	00000125 	.word	0x00000125
       8:	0000016d 	.word	0x0000016d
       c:	0000016f 	.word	0x0000016f
      10:	00000171 	.word	0x00000171
      14:	00000173 	.word	0x00000173
      18:	00000175 	.word	0x00000175
	...
      2c:	00000177 	.word	0x00000177
      30:	00000179 	.word	0x00000179
      34:	00000000 	.word	0x00000000
      38:	0000017b 	.word	0x0000017b
      3c:	0000017d 	.word	0x0000017d
      40:	0000017f 	.word	0x0000017f
      44:	00000181 	.word	0x00000181
      48:	00000183 	.word	0x00000183
      4c:	00000185 	.word	0x00000185
      50:	00000187 	.word	0x00000187
      54:	00000189 	.word	0x00000189
      58:	00000a4d 	.word	0x00000a4d
      5c:	0000018d 	.word	0x0000018d
      60:	0000018f 	.word	0x0000018f
      64:	00000191 	.word	0x00000191
      68:	00000193 	.word	0x00000193
      6c:	00000195 	.word	0x00000195
      70:	00000197 	.word	0x00000197
      74:	00000199 	.word	0x00000199
      78:	0000019b 	.word	0x0000019b
      7c:	0000019d 	.word	0x0000019d
      80:	0000019f 	.word	0x0000019f
      84:	000001a1 	.word	0x000001a1
      88:	000001a3 	.word	0x000001a3
      8c:	000001a5 	.word	0x000001a5
      90:	000001a7 	.word	0x000001a7
      94:	000001a9 	.word	0x000001a9
      98:	000001ab 	.word	0x000001ab
      9c:	000001ad 	.word	0x000001ad
      a0:	000001af 	.word	0x000001af
      a4:	000001b1 	.word	0x000001b1
      a8:	000001b3 	.word	0x000001b3
      ac:	000001b5 	.word	0x000001b5
      b0:	000001b7 	.word	0x000001b7
      b4:	000001b9 	.word	0x000001b9
      b8:	000001bb 	.word	0x000001bb
      bc:	000001bd 	.word	0x000001bd
      c0:	000001bf 	.word	0x000001bf
      c4:	000001c1 	.word	0x000001c1
      c8:	000001c3 	.word	0x000001c3
      cc:	000001c5 	.word	0x000001c5
      d0:	000001c7 	.word	0x000001c7
      d4:	000001c9 	.word	0x000001c9
      d8:	000001cb 	.word	0x000001cb
      dc:	000001cd 	.word	0x000001cd
      e0:	000001cf 	.word	0x000001cf
      e4:	000001d1 	.word	0x000001d1
      e8:	000001d3 	.word	0x000001d3
      ec:	000001d5 	.word	0x000001d5
      f0:	000001d7 	.word	0x000001d7
      f4:	000001d9 	.word	0x000001d9
      f8:	000001db 	.word	0x000001db
      fc:	000001dd 	.word	0x000001dd
     100:	000001df 	.word	0x000001df
     104:	000001e1 	.word	0x000001e1
     108:	000001e3 	.word	0x000001e3
     10c:	000001e5 	.word	0x000001e5
     110:	000001e7 	.word	0x000001e7
     114:	000001e9 	.word	0x000001e9
     118:	000001eb 	.word	0x000001eb
     11c:	000001ed 	.word	0x000001ed
     120:	000001ef 	.word	0x000001ef

00000124 <Reset_Handler>:
 *      linker script.
 *      __etext: End of code section, i.e., begin of data sections to copy from.
 *      __data_start__/__data_end__: RAM address range that data should be
 *      copied to. Both must be aligned to 4 bytes boundary.  */

    ldr    r1, =__etext
     124:	490b      	ldr	r1, [pc, #44]	; (154 <Reset_Handler+0x30>)
    ldr    r2, =__data_start__
     126:	4a0c      	ldr	r2, [pc, #48]	; (158 <Reset_Handler+0x34>)
    ldr    r3, =__data_end__
     128:	4b0c      	ldr	r3, [pc, #48]	; (15c <Reset_Handler+0x38>)

    subs    r3, r2
     12a:	1a9b      	subs	r3, r3, r2
    ble    .LC1
     12c:	dd03      	ble.n	136 <Reset_Handler+0x12>
.LC0:
    subs    r3, #4
     12e:	3b04      	subs	r3, #4
    ldr    r0, [r1, r3]
     130:	58c8      	ldr	r0, [r1, r3]
    str    r0, [r2, r3]
     132:	50d0      	str	r0, [r2, r3]
    bgt    .LC0
     134:	dcfb      	bgt.n	12e <Reset_Handler+0xa>
 *     Loop to zero out BSS section, which uses following symbols
 *     in linker script:
 *      __bss_start__: start of BSS section. Must align to 4
 *      __bss_end__: end of BSS section. Must align to 4
 */
    ldr r1, =__bss_start__
     136:	490a      	ldr	r1, [pc, #40]	; (160 <Reset_Handler+0x3c>)
    ldr r2, =__bss_end__
     138:	4a0a      	ldr	r2, [pc, #40]	; (164 <Reset_Handler+0x40>)

    movs    r0, 0
     13a:	2000      	movs	r0, #0
.LC2:
    cmp     r1, r2
     13c:	4291      	cmp	r1, r2
    itt    lt
     13e:	bfbc      	itt	lt
    strlt   r0, [r1], #4
     140:	f841 0b04 	strlt.w	r0, [r1], #4
    blt    .LC2
     144:	e7fa      	blt.n	13c <Reset_Handler+0x18>
#endif /* __STARTUP_CLEAR_BSS */

#ifndef __NO_SYSTEM_INIT
    /* bl    SystemInit */
    ldr     r0,=SystemInit
     146:	4808      	ldr	r0, [pc, #32]	; (168 <Reset_Handler+0x44>)
    blx     r0
     148:	4780      	blx	r0
#endif

    bl    main
     14a:	f000 fce9 	bl	b20 <main>
    bl    exit
     14e:	f001 fa55 	bl	15fc <exit>
     152:	0000      	.short	0x0000
    ldr    r1, =__etext
     154:	00003157 	.word	0x00003157
    ldr    r2, =__data_start__
     158:	20000000 	.word	0x20000000
    ldr    r3, =__data_end__
     15c:	2000006c 	.word	0x2000006c
    ldr r1, =__bss_start__
     160:	2000006c 	.word	0x2000006c
    ldr r2, =__bss_end__
     164:	200000c8 	.word	0x200000c8
    ldr     r0,=SystemInit
     168:	000015ed 	.word	0x000015ed

0000016c <NMI_Handler>:
    .size    \handler_name, . - \handler_name
    .endm

/* System Exception Handlers */

    def_default_handler    NMI_Handler
     16c:	e7fe      	b.n	16c <NMI_Handler>

0000016e <HardFault_Handler>:
    def_default_handler    HardFault_Handler
     16e:	e7fe      	b.n	16e <HardFault_Handler>

00000170 <MemManage_Handler>:
    def_default_handler    MemManage_Handler
     170:	e7fe      	b.n	170 <MemManage_Handler>

00000172 <BusFault_Handler>:
    def_default_handler    BusFault_Handler
     172:	e7fe      	b.n	172 <BusFault_Handler>

00000174 <UsageFault_Handler>:
    def_default_handler    UsageFault_Handler
     174:	e7fe      	b.n	174 <UsageFault_Handler>

00000176 <SVC_Handler>:
    def_default_handler    SVC_Handler
     176:	e7fe      	b.n	176 <SVC_Handler>

00000178 <DebugMon_Handler>:
    def_default_handler    DebugMon_Handler
     178:	e7fe      	b.n	178 <DebugMon_Handler>

0000017a <PendSV_Handler>:
    def_default_handler    PendSV_Handler
     17a:	e7fe      	b.n	17a <PendSV_Handler>

0000017c <SysTick_Handler>:
    def_default_handler    SysTick_Handler
     17c:	e7fe      	b.n	17c <SysTick_Handler>

0000017e <UART0_Handler>:

/* IRQ Handlers */

    def_default_handler    UART0_Handler
     17e:	e7fe      	b.n	17e <UART0_Handler>

00000180 <Spare1_Handler>:
    def_default_handler    Spare1_Handler
     180:	e7fe      	b.n	180 <Spare1_Handler>

00000182 <UART1_Handler>:
    def_default_handler    UART1_Handler
     182:	e7fe      	b.n	182 <UART1_Handler>

00000184 <Spare3_Handler>:
    def_default_handler    Spare3_Handler
     184:	e7fe      	b.n	184 <Spare3_Handler>

00000186 <Spare4_Handler>:
    def_default_handler    Spare4_Handler
     186:	e7fe      	b.n	186 <Spare4_Handler>

00000188 <RTC_Handler>:
    def_default_handler    RTC_Handler
     188:	e7fe      	b.n	188 <RTC_Handler>
    def_default_handler    PORT0_COMB_Handler
     18a:	e7fe      	b.n	18a <RTC_Handler+0x2>

0000018c <PORT1_COMB_Handler>:
    def_default_handler    PORT1_COMB_Handler
     18c:	e7fe      	b.n	18c <PORT1_COMB_Handler>

0000018e <TIMER0_Handler>:
    def_default_handler    TIMER0_Handler
     18e:	e7fe      	b.n	18e <TIMER0_Handler>

00000190 <TIMER1_Handler>:
    def_default_handler    TIMER1_Handler
     190:	e7fe      	b.n	190 <TIMER1_Handler>

00000192 <DUALTIMER_HANDLER>:
    def_default_handler    DUALTIMER_HANDLER
     192:	e7fe      	b.n	192 <DUALTIMER_HANDLER>

00000194 <Spare11_Handler>:
    def_default_handler    Spare11_Handler
     194:	e7fe      	b.n	194 <Spare11_Handler>

00000196 <UARTOVF_Handler>:
    def_default_handler    UARTOVF_Handler
     196:	e7fe      	b.n	196 <UARTOVF_Handler>

00000198 <Spare13_Handler>:
    def_default_handler    Spare13_Handler
     198:	e7fe      	b.n	198 <Spare13_Handler>

0000019a <Spare14_Handler>:
    def_default_handler    Spare14_Handler
     19a:	e7fe      	b.n	19a <Spare14_Handler>

0000019c <TSC_Handler>:
    def_default_handler    TSC_Handler
     19c:	e7fe      	b.n	19c <TSC_Handler>

0000019e <PORT0_0_Handler>:
    def_default_handler    PORT0_0_Handler
     19e:	e7fe      	b.n	19e <PORT0_0_Handler>

000001a0 <PORT0_1_Handler>:
    def_default_handler    PORT0_1_Handler
     1a0:	e7fe      	b.n	1a0 <PORT0_1_Handler>

000001a2 <PORT0_2_Handler>:
    def_default_handler    PORT0_2_Handler
     1a2:	e7fe      	b.n	1a2 <PORT0_2_Handler>

000001a4 <PORT0_3_Handler>:
    def_default_handler    PORT0_3_Handler
     1a4:	e7fe      	b.n	1a4 <PORT0_3_Handler>

000001a6 <PORT0_4_Handler>:
    def_default_handler    PORT0_4_Handler
     1a6:	e7fe      	b.n	1a6 <PORT0_4_Handler>

000001a8 <PORT0_5_Handler>:
    def_default_handler    PORT0_5_Handler
     1a8:	e7fe      	b.n	1a8 <PORT0_5_Handler>

000001aa <PORT0_6_Handler>:
    def_default_handler    PORT0_6_Handler
     1aa:	e7fe      	b.n	1aa <PORT0_6_Handler>

000001ac <PORT0_7_Handler>:
    def_default_handler    PORT0_7_Handler
     1ac:	e7fe      	b.n	1ac <PORT0_7_Handler>

000001ae <PORT0_8_Handler>:
    def_default_handler    PORT0_8_Handler
     1ae:	e7fe      	b.n	1ae <PORT0_8_Handler>

000001b0 <PORT0_9_Handler>:
    def_default_handler    PORT0_9_Handler
     1b0:	e7fe      	b.n	1b0 <PORT0_9_Handler>

000001b2 <PORT0_10_Handler>:
    def_default_handler    PORT0_10_Handler
     1b2:	e7fe      	b.n	1b2 <PORT0_10_Handler>

000001b4 <PORT0_11_Handler>:
    def_default_handler    PORT0_11_Handler
     1b4:	e7fe      	b.n	1b4 <PORT0_11_Handler>

000001b6 <PORT0_12_Handler>:
    def_default_handler    PORT0_12_Handler
     1b6:	e7fe      	b.n	1b6 <PORT0_12_Handler>

000001b8 <PORT0_13_Handler>:
    def_default_handler    PORT0_13_Handler
     1b8:	e7fe      	b.n	1b8 <PORT0_13_Handler>

000001ba <PORT0_14_Handler>:
    def_default_handler    PORT0_14_Handler
     1ba:	e7fe      	b.n	1ba <PORT0_14_Handler>

000001bc <PORT0_15_Handler>:
    def_default_handler    PORT0_15_Handler
     1bc:	e7fe      	b.n	1bc <PORT0_15_Handler>

000001be <SYSERROR_Handler>:
    def_default_handler    SYSERROR_Handler          /* System Error Handler */
     1be:	e7fe      	b.n	1be <SYSERROR_Handler>

000001c0 <EFLASH_Handler>:
    def_default_handler    EFLASH_Handler            /* Embedded Flash Handler */
     1c0:	e7fe      	b.n	1c0 <EFLASH_Handler>

000001c2 <CORDIO0_Handler>:
    def_default_handler    CORDIO0_Handler           /* Cordio Handler */
     1c2:	e7fe      	b.n	1c2 <CORDIO0_Handler>

000001c4 <CORDIO1_Handler>:
    def_default_handler    CORDIO1_Handler           /* Cordio Handler */
     1c4:	e7fe      	b.n	1c4 <CORDIO1_Handler>

000001c6 <CORDIO2_Handler>:
    def_default_handler    CORDIO2_Handler           /* Cordio Handler */
     1c6:	e7fe      	b.n	1c6 <CORDIO2_Handler>

000001c8 <CORDIO3_Handler>:
    def_default_handler    CORDIO3_Handler           /* Cordio Handler */
     1c8:	e7fe      	b.n	1c8 <CORDIO3_Handler>

000001ca <CORDIO4_Handler>:
    def_default_handler    CORDIO4_Handler           /* Cordio Handler */
     1ca:	e7fe      	b.n	1ca <CORDIO4_Handler>

000001cc <CORDIO5_Handler>:
    def_default_handler    CORDIO5_Handler           /* Cordio Handler */
     1cc:	e7fe      	b.n	1cc <CORDIO5_Handler>

000001ce <CORDIO6_Handler>:
    def_default_handler    CORDIO6_Handler           /* Cordio Handler */
     1ce:	e7fe      	b.n	1ce <CORDIO6_Handler>

000001d0 <CORDIO7_Handler>:
    def_default_handler    CORDIO7_Handler           /* Cordio Handler */
     1d0:	e7fe      	b.n	1d0 <CORDIO7_Handler>

000001d2 <PORT2_COMB_Handler>:
    def_default_handler    PORT2_COMB_Handler        /* GPIO Port 2 Combined Handler */
     1d2:	e7fe      	b.n	1d2 <PORT2_COMB_Handler>

000001d4 <PORT3_COMB_Handler>:
    def_default_handler    PORT3_COMB_Handler        /* GPIO Port 3 Combined Handler */
     1d4:	e7fe      	b.n	1d4 <PORT3_COMB_Handler>

000001d6 <TRNG_Handler>:
    def_default_handler    TRNG_Handler              /* Random Number Handler */
     1d6:	e7fe      	b.n	1d6 <TRNG_Handler>

000001d8 <UART2_Handler>:
    def_default_handler    UART2_Handler             /* UART 2 RX and TX Handler */
     1d8:	e7fe      	b.n	1d8 <UART2_Handler>

000001da <UART3_Handler>:
    def_default_handler    UART3_Handler             /* UART 3 RX and TX Handler */
     1da:	e7fe      	b.n	1da <UART3_Handler>

000001dc <ETHERNET_Handler>:
    def_default_handler    ETHERNET_Handler          /* Ethernet Handler */
     1dc:	e7fe      	b.n	1dc <ETHERNET_Handler>

000001de <I2S_Handler>:
    def_default_handler    I2S_Handler               /* I2S Handler */
     1de:	e7fe      	b.n	1de <I2S_Handler>

000001e0 <MPS2_SPI0_Handler>:
    def_default_handler    MPS2_SPI0_Handler         /* SPI Handler (spi header) */
     1e0:	e7fe      	b.n	1e0 <MPS2_SPI0_Handler>

000001e2 <MPS2_SPI1_Handler>:
    def_default_handler    MPS2_SPI1_Handler         /* SPI Handler (clcd) */
     1e2:	e7fe      	b.n	1e2 <MPS2_SPI1_Handler>

000001e4 <MPS2_SPI2_Handler>:
    def_default_handler    MPS2_SPI2_Handler         /* SPI Handler (spi 1 ADC replacement) */
     1e4:	e7fe      	b.n	1e4 <MPS2_SPI2_Handler>

000001e6 <MPS2_SPI3_Handler>:
    def_default_handler    MPS2_SPI3_Handler         /* SPI Handler (spi 0 shield 0 replacement) */
     1e6:	e7fe      	b.n	1e6 <MPS2_SPI3_Handler>

000001e8 <MPS2_SPI4_Handler>:
    def_default_handler    MPS2_SPI4_Handler         /* SPI Handler */
     1e8:	e7fe      	b.n	1e8 <MPS2_SPI4_Handler>

000001ea <PORT4_COMB_Handler>:
    def_default_handler    PORT4_COMB_Handler        /* GPIO Port 4 Combined Handler */
     1ea:	e7fe      	b.n	1ea <PORT4_COMB_Handler>

000001ec <PORT5_COMB_Handler>:
    def_default_handler    PORT5_COMB_Handler        /* GPIO Port 5 Combined Handler */
     1ec:	e7fe      	b.n	1ec <PORT5_COMB_Handler>

000001ee <UART4_Handler>:
    def_default_handler    UART4_Handler             /* UART 4 RX and TX Handler */
     1ee:	e7fe      	b.n	1ee <UART4_Handler>

000001f0 <address_test_write>:
#else
/* Test function for write - for gcc */
void address_test_write(unsigned int addr, unsigned int wdata) __attribute__((naked));
void address_test_write(unsigned int addr, unsigned int wdata)
{
  __asm("  str   r1,[r0]\n"
     1f0:	6001      	str	r1, [r0, #0]
     1f2:	f3bf 8f4f 	dsb	sy
     1f6:	4770      	bx	lr

000001f8 <address_test_read>:
#else
/* Test function for read - for gcc */
unsigned int  address_test_read(unsigned int addr) __attribute__((naked));
unsigned int  address_test_read(unsigned int addr)
{
  __asm("  push  {r1, r2}   \n"
     1f8:	b406      	push	{r1, r2}
     1fa:	6801      	ldr	r1, [r0, #0]
     1fc:	f3bf 8f4f 	dsb	sy
     200:	0008      	movs	r0, r1
     202:	bc06      	pop	{r1, r2}
     204:	4770      	bx	lr
        "  dsb          \n"
        "  movs  r0, r1 \n"
        "  pop   {r1, r2}   \n"
        "  bx    lr     \n"
  );
}
     206:	bf00      	nop

00000208 <gpio0_id_check>:
*/
int gpio0_id_check(void)
{
unsigned char gpio_id;

  gpio_id = HW8_REG(CM3DS_MPS2_GPIO0_BASE  + 0xFE8) & 0x07;
     208:	4a0a      	ldr	r2, [pc, #40]	; (234 <gpio0_id_check+0x2c>)

  if ((HW32_REG(CM3DS_MPS2_GPIO0_BASE + 0xFE0) != 0x20) ||
     20a:	4b0b      	ldr	r3, [pc, #44]	; (238 <gpio0_id_check+0x30>)
  gpio_id = HW8_REG(CM3DS_MPS2_GPIO0_BASE  + 0xFE8) & 0x07;
     20c:	f892 00e8 	ldrb.w	r0, [r2, #232]	; 0xe8
  if ((HW32_REG(CM3DS_MPS2_GPIO0_BASE + 0xFE0) != 0x20) ||
     210:	f8d3 2fe0 	ldr.w	r2, [r3, #4064]	; 0xfe0
  gpio_id = HW8_REG(CM3DS_MPS2_GPIO0_BASE  + 0xFE8) & 0x07;
     214:	b2c0      	uxtb	r0, r0
  if ((HW32_REG(CM3DS_MPS2_GPIO0_BASE + 0xFE0) != 0x20) ||
     216:	2a20      	cmp	r2, #32
     218:	d103      	bne.n	222 <gpio0_id_check+0x1a>
      (HW32_REG(CM3DS_MPS2_GPIO0_BASE + 0xFE4) != 0xB8) ||
     21a:	f8d3 3fe4 	ldr.w	r3, [r3, #4068]	; 0xfe4
  if ((HW32_REG(CM3DS_MPS2_GPIO0_BASE + 0xFE0) != 0x20) ||
     21e:	2bb8      	cmp	r3, #184	; 0xb8
     220:	d001      	beq.n	226 <gpio0_id_check+0x1e>
      (gpio_id != 0x03))
    return 1; /* part ID & ARM ID does not match */
     222:	2001      	movs	r0, #1
  else
    return 0;
}
     224:	4770      	bx	lr
      (HW32_REG(CM3DS_MPS2_GPIO0_BASE + 0xFE4) != 0xB8) ||
     226:	f000 0007 	and.w	r0, r0, #7
     22a:	3803      	subs	r0, #3
     22c:	bf18      	it	ne
     22e:	2001      	movne	r0, #1
     230:	4770      	bx	lr
     232:	bf00      	nop
     234:	40010f00 	.word	0x40010f00
     238:	40010000 	.word	0x40010000

0000023c <GPIO_OPEN>:
    - else test passed for specified pin
    - if the OUTENABLE register is cleared then the test is classed as passed
    */

int GPIO_OPEN(void)       /*output enable function*/
{
     23c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  int err_code = 0;
  uint32_t i = 0;
  uint32_t mask = 0;

  puts("Stage 1 - GPIO Output Enable Test\n");
     240:	483d      	ldr	r0, [pc, #244]	; (338 <GPIO_OPEN+0xfc>)
     242:	f001 fa7d 	bl	1740 <puts>

  puts("- Stage 1a - Set GPIO Output Enable\n");
     246:	483d      	ldr	r0, [pc, #244]	; (33c <GPIO_OPEN+0x100>)
     248:	f001 fa7a 	bl	1740 <puts>
  the actual I/O port status is determined by external pull up so it is
  0xFFFF at starting.  By enabling output enable bit by bit,
  the read back value of I/O port data become 0xFFFE, 0xFFFC, 0xFFF8, etc.
  */

  CM3DS_MPS2_GPIO0->DATAOUT = 0x0000;     /* set data on all pins to logic 0 for the pull up resistor*/
     24c:	2300      	movs	r3, #0
     24e:	2410      	movs	r4, #16

  for(i = 1; i < 65536; i <<= 1){
     250:	f04f 0801 	mov.w	r8, #1
  uint32_t mask = 0;
     254:	461f      	mov	r7, r3
  int err_code = 0;
     256:	461d      	mov	r5, r3
  CM3DS_MPS2_GPIO0->DATAOUT = 0x0000;     /* set data on all pins to logic 0 for the pull up resistor*/
     258:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 340 <GPIO_OPEN+0x104>
     25c:	4e39      	ldr	r6, [pc, #228]	; (344 <GPIO_OPEN+0x108>)
     25e:	f8c9 3004 	str.w	r3, [r9, #4]

    /* enable every pin starting at pin0 to pin15 while keeping the previous ones enabled */
    /* so that the transition of the output enable register is as follows: 0000 -> 0001 -> 0011 -> 0111 -> 1111 */

    mask |= i; /* mask is the expected value of OUTENABLE */
    CM3DS_MPS2_gpio_SetOutEnable(CM3DS_MPS2_GPIO0, i);    /* set specified bit in out enable register */
     262:	4641      	mov	r1, r8
     264:	4648      	mov	r0, r9
     266:	f000 fd5f 	bl	d28 <CM3DS_MPS2_gpio_SetOutEnable>

    if(CM3DS_MPS2_gpio_GetOutEnable(CM3DS_MPS2_GPIO0) != mask) err_code += 1;   /*check if the output enable register is not the*/
     26a:	4648      	mov	r0, r9
     26c:	f000 fd60 	bl	d30 <CM3DS_MPS2_gpio_GetOutEnable>
    if((CM3DS_MPS2_GPIO0->DATA & datamask) != (0xFFFF & (~mask) & datamask)) err_code += 1; /*same as the mask i.e. set up to and including*/
     270:	f8d9 2000 	ldr.w	r2, [r9]
     274:	6831      	ldr	r1, [r6, #0]
     276:	6833      	ldr	r3, [r6, #0]
    mask |= i; /* mask is the expected value of OUTENABLE */
     278:	ea47 0708 	orr.w	r7, r7, r8
    if((CM3DS_MPS2_GPIO0->DATA & datamask) != (0xFFFF & (~mask) & datamask)) err_code += 1; /*same as the mask i.e. set up to and including*/
     27c:	ea23 0307 	bic.w	r3, r3, r7
    if(CM3DS_MPS2_gpio_GetOutEnable(CM3DS_MPS2_GPIO0) != mask) err_code += 1;   /*check if the output enable register is not the*/
     280:	42b8      	cmp	r0, r7
    if((CM3DS_MPS2_GPIO0->DATA & datamask) != (0xFFFF & (~mask) & datamask)) err_code += 1; /*same as the mask i.e. set up to and including*/
     282:	ea02 0201 	and.w	r2, r2, r1
     286:	b29b      	uxth	r3, r3
    if(CM3DS_MPS2_gpio_GetOutEnable(CM3DS_MPS2_GPIO0) != mask) err_code += 1;   /*check if the output enable register is not the*/
     288:	bf18      	it	ne
     28a:	3501      	addne	r5, #1
    if((CM3DS_MPS2_GPIO0->DATA & datamask) != (0xFFFF & (~mask) & datamask)) err_code += 1; /*same as the mask i.e. set up to and including*/
     28c:	429a      	cmp	r2, r3
     28e:	bf18      	it	ne
     290:	3501      	addne	r5, #1
  for(i = 1; i < 65536; i <<= 1){
     292:	3c01      	subs	r4, #1
     294:	ea4f 0848 	mov.w	r8, r8, lsl #1
     298:	d1e3      	bne.n	262 <GPIO_OPEN+0x26>
  }                                                                     /*the bit being set then increment error code */

  /* OUTENABLE should be 0xFFFF */
  printf("Output Enable Status: 0x%x\n\n", CM3DS_MPS2_gpio_GetOutEnable(CM3DS_MPS2_GPIO0));
     29a:	4829      	ldr	r0, [pc, #164]	; (340 <GPIO_OPEN+0x104>)
     29c:	f000 fd48 	bl	d30 <CM3DS_MPS2_gpio_GetOutEnable>
     2a0:	4601      	mov	r1, r0
     2a2:	4829      	ldr	r0, [pc, #164]	; (348 <GPIO_OPEN+0x10c>)
     2a4:	f001 f9c6 	bl	1634 <iprintf>
  mask = 0;

  if(err_code) printf("Set Enable Test Failed, Error code: (0x%x\n)", err_code);
     2a8:	2d00      	cmp	r5, #0
     2aa:	d03b      	beq.n	324 <GPIO_OPEN+0xe8>
     2ac:	4629      	mov	r1, r5
     2ae:	4827      	ldr	r0, [pc, #156]	; (34c <GPIO_OPEN+0x110>)
     2b0:	f001 f9c0 	bl	1634 <iprintf>
  else puts("Set Enable Test Passed\n");

  puts("- Stage 1b - Clear GPIO Output Enable\n");
     2b4:	4826      	ldr	r0, [pc, #152]	; (350 <GPIO_OPEN+0x114>)
     2b6:	f001 fa43 	bl	1740 <puts>
     2ba:	f04f 0910 	mov.w	r9, #16

  for(i = 1; i < 65536; i <<= 1){
     2be:	f04f 0a01 	mov.w	sl, #1
    /* disable every pin starting at pin0 to pin15 while keeping the previously disabled ones disabled */
    /* and previously enabled ones enabled starting at all enabled so that the transition of the output*/
    /* enable register is as follows: 1111 -> 1110 -> 1100 -> 1000 -> 0000 */

    mask |= i;
    CM3DS_MPS2_gpio_ClrOutEnable(CM3DS_MPS2_GPIO0, i);  /*clear specified bit in out enable register*/
     2c2:	f8df 807c 	ldr.w	r8, [pc, #124]	; 340 <GPIO_OPEN+0x104>

    if(~(CM3DS_MPS2_gpio_GetOutEnable(CM3DS_MPS2_GPIO0) | 0xFFFF0000) != mask)  /*check if the output enable register is not the*/
     2c6:	4f23      	ldr	r7, [pc, #140]	; (354 <GPIO_OPEN+0x118>)
    CM3DS_MPS2_gpio_ClrOutEnable(CM3DS_MPS2_GPIO0, i);  /*clear specified bit in out enable register*/
     2c8:	4651      	mov	r1, sl
     2ca:	4640      	mov	r0, r8
     2cc:	f000 fd2e 	bl	d2c <CM3DS_MPS2_gpio_ClrOutEnable>
    if(~(CM3DS_MPS2_gpio_GetOutEnable(CM3DS_MPS2_GPIO0) | 0xFFFF0000) != mask)  /*check if the output enable register is not the*/
     2d0:	4640      	mov	r0, r8
     2d2:	f000 fd2d 	bl	d30 <CM3DS_MPS2_gpio_GetOutEnable>
     2d6:	4338      	orrs	r0, r7
     2d8:	43c0      	mvns	r0, r0
      err_code += 1;                                                    /*same as the mask i.e. clear up to and including*/
    if((CM3DS_MPS2_GPIO0->DATA & datamask) != (0xFFFF & mask & datamask))    /*the bit being set then increment error code */
     2da:	f8d8 2000 	ldr.w	r2, [r8]
     2de:	6831      	ldr	r1, [r6, #0]
     2e0:	6833      	ldr	r3, [r6, #0]
    mask |= i;
     2e2:	ea44 040a 	orr.w	r4, r4, sl
    if((CM3DS_MPS2_GPIO0->DATA & datamask) != (0xFFFF & mask & datamask))    /*the bit being set then increment error code */
     2e6:	4023      	ands	r3, r4
    if(~(CM3DS_MPS2_gpio_GetOutEnable(CM3DS_MPS2_GPIO0) | 0xFFFF0000) != mask)  /*check if the output enable register is not the*/
     2e8:	42a0      	cmp	r0, r4
    if((CM3DS_MPS2_GPIO0->DATA & datamask) != (0xFFFF & mask & datamask))    /*the bit being set then increment error code */
     2ea:	ea02 0201 	and.w	r2, r2, r1
     2ee:	b29b      	uxth	r3, r3
      err_code += 1;                                                    /*same as the mask i.e. clear up to and including*/
     2f0:	bf18      	it	ne
     2f2:	3501      	addne	r5, #1
    if((CM3DS_MPS2_GPIO0->DATA & datamask) != (0xFFFF & mask & datamask))    /*the bit being set then increment error code */
     2f4:	429a      	cmp	r2, r3
      err_code += 1;
     2f6:	bf18      	it	ne
     2f8:	3501      	addne	r5, #1
  for(i = 1; i < 65536; i <<= 1){
     2fa:	f1b9 0901 	subs.w	r9, r9, #1
     2fe:	ea4f 0a4a 	mov.w	sl, sl, lsl #1
     302:	d1e1      	bne.n	2c8 <GPIO_OPEN+0x8c>
  }

  printf("Output Enable Status: 0x%x\n\n", CM3DS_MPS2_gpio_GetOutEnable(CM3DS_MPS2_GPIO0));
     304:	480e      	ldr	r0, [pc, #56]	; (340 <GPIO_OPEN+0x104>)
     306:	f000 fd13 	bl	d30 <CM3DS_MPS2_gpio_GetOutEnable>
     30a:	4601      	mov	r1, r0
     30c:	480e      	ldr	r0, [pc, #56]	; (348 <GPIO_OPEN+0x10c>)
     30e:	f001 f991 	bl	1634 <iprintf>

  if(err_code) printf("Clear Output Enable Test Failed, Error code: (0x%x)\n", err_code);
     312:	b15d      	cbz	r5, 32c <GPIO_OPEN+0xf0>
     314:	4629      	mov	r1, r5
  else puts("Clear Output Enable Test Passed\n");

  if(!err_code) return 0;
  else return 1;
     316:	2501      	movs	r5, #1
  if(err_code) printf("Clear Output Enable Test Failed, Error code: (0x%x)\n", err_code);
     318:	480f      	ldr	r0, [pc, #60]	; (358 <GPIO_OPEN+0x11c>)
     31a:	f001 f98b 	bl	1634 <iprintf>
}
     31e:	4628      	mov	r0, r5
     320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  else puts("Set Enable Test Passed\n");
     324:	480d      	ldr	r0, [pc, #52]	; (35c <GPIO_OPEN+0x120>)
     326:	f001 fa0b 	bl	1740 <puts>
     32a:	e7c3      	b.n	2b4 <GPIO_OPEN+0x78>
  else puts("Clear Output Enable Test Passed\n");
     32c:	480c      	ldr	r0, [pc, #48]	; (360 <GPIO_OPEN+0x124>)
     32e:	f001 fa07 	bl	1740 <puts>
}
     332:	4628      	mov	r0, r5
     334:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     338:	000028c0 	.word	0x000028c0
     33c:	000028e4 	.word	0x000028e4
     340:	40010000 	.word	0x40010000
     344:	20000000 	.word	0x20000000
     348:	0000290c 	.word	0x0000290c
     34c:	0000292c 	.word	0x0000292c
     350:	00002970 	.word	0x00002970
     354:	ffff0000 	.word	0xffff0000
     358:	00002998 	.word	0x00002998
     35c:	00002958 	.word	0x00002958
     360:	000029d0 	.word	0x000029d0

00000364 <GPIO_AltFuncEN>:
    - else test passed for specified pin
    - if the AltFunc register is set to 0x0 then the test is classed as passed
    */

int GPIO_AltFuncEN(void)
{
     364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  int err_code = 0;
  uint32_t i = 0;
  uint32_t mask = 0;
     368:	2600      	movs	r6, #0

  puts("Stage 2 - GPIO Alternative Function Enable Test\n");
     36a:	482f      	ldr	r0, [pc, #188]	; (428 <GPIO_AltFuncEN+0xc4>)
     36c:	f001 f9e8 	bl	1740 <puts>

  puts("- Stage 2a - Set GPIO Alternative Function Enable\n");
     370:	482e      	ldr	r0, [pc, #184]	; (42c <GPIO_AltFuncEN+0xc8>)
     372:	f001 f9e5 	bl	1740 <puts>

  CM3DS_MPS2_gpio_ClrAltFunc(CM3DS_MPS2_GPIO0, 0xFFFF);         /* Clear alternate function on all GPIO Port 0 pins to zero */
     376:	f64f 71ff 	movw	r1, #65535	; 0xffff
     37a:	482d      	ldr	r0, [pc, #180]	; (430 <GPIO_AltFuncEN+0xcc>)
     37c:	f000 fcdc 	bl	d38 <CM3DS_MPS2_gpio_ClrAltFunc>
     380:	2410      	movs	r4, #16

  for(i = 1; i < 65536; i <<= 1){
     382:	2501      	movs	r5, #1
  int err_code = 0;
     384:	4637      	mov	r7, r6

  //Set alternate function on all GPIO Port 0 pins which have an alternate function
    mask |= i;
    CM3DS_MPS2_gpio_SetAltFunc(CM3DS_MPS2_GPIO0, i);                     //set alternate function register for the specified bit
     386:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 430 <GPIO_AltFuncEN+0xcc>
     38a:	4629      	mov	r1, r5
     38c:	4640      	mov	r0, r8
     38e:	f000 fcd1 	bl	d34 <CM3DS_MPS2_gpio_SetAltFunc>
    if(CM3DS_MPS2_gpio_GetAltFunc(CM3DS_MPS2_GPIO0) != (ALTMASK & mask)) /*check if the AltFunc register is not the same as the*/
     392:	4640      	mov	r0, r8
     394:	f000 fcd2 	bl	d3c <CM3DS_MPS2_gpio_GetAltFunc>
    mask |= i;
     398:	432e      	orrs	r6, r5
    if(CM3DS_MPS2_gpio_GetAltFunc(CM3DS_MPS2_GPIO0) != (ALTMASK & mask)) /*check if the AltFunc register is not the same as the*/
     39a:	b2b3      	uxth	r3, r6
     39c:	4298      	cmp	r0, r3
      err_code += i;                                             /*AltFunc mask i.e. all pins which have one, up to and including*/
     39e:	bf18      	it	ne
     3a0:	197f      	addne	r7, r7, r5
  for(i = 1; i < 65536; i <<= 1){
     3a2:	3c01      	subs	r4, #1
     3a4:	ea4f 0545 	mov.w	r5, r5, lsl #1
     3a8:	d1ef      	bne.n	38a <GPIO_AltFuncEN+0x26>
  }                                                              /*the bit being set then if not increment error code */

  printf("\nAlternate Function Enable Status: 0x%x\n\n", CM3DS_MPS2_gpio_GetAltFunc(CM3DS_MPS2_GPIO0));
     3aa:	4821      	ldr	r0, [pc, #132]	; (430 <GPIO_AltFuncEN+0xcc>)
     3ac:	f000 fcc6 	bl	d3c <CM3DS_MPS2_gpio_GetAltFunc>
     3b0:	4601      	mov	r1, r0
     3b2:	4820      	ldr	r0, [pc, #128]	; (434 <GPIO_AltFuncEN+0xd0>)
     3b4:	f001 f93e 	bl	1634 <iprintf>

  if(err_code) printf("Set Enable Test Failed, Error code: (0x%x\n)", err_code);
     3b8:	b35f      	cbz	r7, 412 <GPIO_AltFuncEN+0xae>
     3ba:	4639      	mov	r1, r7
     3bc:	481e      	ldr	r0, [pc, #120]	; (438 <GPIO_AltFuncEN+0xd4>)
     3be:	f001 f939 	bl	1634 <iprintf>
  else puts("Set Enable Test Passed\n");    //if the port did not set the AltFunc as expected display error*/

  puts("- Stage 2b - Clear GPIO Alternative Function Enable\n");
     3c2:	481e      	ldr	r0, [pc, #120]	; (43c <GPIO_AltFuncEN+0xd8>)
     3c4:	f001 f9bc 	bl	1740 <puts>
     3c8:	2610      	movs	r6, #16

  mask = 0;

  for(i = 1; i < 65536; i <<= 1){
     3ca:	2501      	movs	r5, #1

    mask |= i;

    /*clear alternate function register for the specified bit*/

    CM3DS_MPS2_gpio_ClrAltFunc(CM3DS_MPS2_GPIO0, i);
     3cc:	f8df 8060 	ldr.w	r8, [pc, #96]	; 430 <GPIO_AltFuncEN+0xcc>
     3d0:	4629      	mov	r1, r5
     3d2:	4640      	mov	r0, r8
     3d4:	f000 fcb0 	bl	d38 <CM3DS_MPS2_gpio_ClrAltFunc>
    mask |= i;
     3d8:	432c      	orrs	r4, r5

    if(CM3DS_MPS2_gpio_GetAltFunc(CM3DS_MPS2_GPIO0) != (ALTMASK & ~mask)) /*check if the AltFunc register is not the same as the*/
     3da:	4640      	mov	r0, r8
     3dc:	f000 fcae 	bl	d3c <CM3DS_MPS2_gpio_GetAltFunc>
     3e0:	43e3      	mvns	r3, r4
     3e2:	b29b      	uxth	r3, r3
     3e4:	4298      	cmp	r0, r3
      err_code += i;                                                         /*AltFunc mask i.e. all pins which have one, up to and including*/
     3e6:	bf18      	it	ne
     3e8:	197f      	addne	r7, r7, r5
  for(i = 1; i < 65536; i <<= 1){
     3ea:	3e01      	subs	r6, #1
     3ec:	ea4f 0545 	mov.w	r5, r5, lsl #1
     3f0:	d1ee      	bne.n	3d0 <GPIO_AltFuncEN+0x6c>
                                                                             /*the bit being set then if not increment error code */
  }

  printf("Alternate Function Enable Status: 0x%x\n\n", CM3DS_MPS2_gpio_GetAltFunc(CM3DS_MPS2_GPIO0)); /*display Port's AltFunc Setting*/
     3f2:	480f      	ldr	r0, [pc, #60]	; (430 <GPIO_AltFuncEN+0xcc>)
     3f4:	f000 fca2 	bl	d3c <CM3DS_MPS2_gpio_GetAltFunc>
     3f8:	4601      	mov	r1, r0
     3fa:	4811      	ldr	r0, [pc, #68]	; (440 <GPIO_AltFuncEN+0xdc>)
     3fc:	f001 f91a 	bl	1634 <iprintf>

  if(err_code) printf("Clear Enable Test Failed, Error code: (0x%x)\n", err_code);
     400:	b15f      	cbz	r7, 41a <GPIO_AltFuncEN+0xb6>
     402:	4639      	mov	r1, r7
  else puts("Clear Enable Test Passed\n");  /*if the port did not clear the AltFunc as expected display error*/

  if(!err_code) return 0;
  else return 2;
     404:	2702      	movs	r7, #2
  if(err_code) printf("Clear Enable Test Failed, Error code: (0x%x)\n", err_code);
     406:	480f      	ldr	r0, [pc, #60]	; (444 <GPIO_AltFuncEN+0xe0>)
     408:	f001 f914 	bl	1634 <iprintf>
}
     40c:	4638      	mov	r0, r7
     40e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  else puts("Set Enable Test Passed\n");    //if the port did not set the AltFunc as expected display error*/
     412:	480d      	ldr	r0, [pc, #52]	; (448 <GPIO_AltFuncEN+0xe4>)
     414:	f001 f994 	bl	1740 <puts>
     418:	e7d3      	b.n	3c2 <GPIO_AltFuncEN+0x5e>
  else puts("Clear Enable Test Passed\n");  /*if the port did not clear the AltFunc as expected display error*/
     41a:	480c      	ldr	r0, [pc, #48]	; (44c <GPIO_AltFuncEN+0xe8>)
     41c:	f001 f990 	bl	1740 <puts>
}
     420:	4638      	mov	r0, r7
     422:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     426:	bf00      	nop
     428:	000029f4 	.word	0x000029f4
     42c:	00002a28 	.word	0x00002a28
     430:	40010000 	.word	0x40010000
     434:	00002a5c 	.word	0x00002a5c
     438:	0000292c 	.word	0x0000292c
     43c:	00002a88 	.word	0x00002a88
     440:	00002ac0 	.word	0x00002ac0
     444:	00002aec 	.word	0x00002aec
     448:	00002958 	.word	0x00002958
     44c:	00002b1c 	.word	0x00002b1c

00000450 <GPIO_IRQ>:
    - if test on each pin passes the test as a whole passes and return 0 to main
    - else return an error
    */

int GPIO_IRQ(void)
{
     450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  puts("Stage 3 - GPIO Pin IRQ Test\n");

  puts("- Stage 3a - GPIO High Level IRQ Test\n");

  CM3DS_MPS2_GPIO0->DATAOUT = 0x0000;                         //set data out to 0 to test high level IRQ
     454:	2400      	movs	r4, #0
     456:	4da3      	ldr	r5, [pc, #652]	; (6e4 <GPIO_IRQ+0x294>)
{
     458:	b085      	sub	sp, #20
  puts("Stage 3 - GPIO Pin IRQ Test\n");
     45a:	48a3      	ldr	r0, [pc, #652]	; (6e8 <GPIO_IRQ+0x298>)
     45c:	f001 f970 	bl	1740 <puts>
  puts("- Stage 3a - GPIO High Level IRQ Test\n");
     460:	48a2      	ldr	r0, [pc, #648]	; (6ec <GPIO_IRQ+0x29c>)
     462:	f001 f96d 	bl	1740 <puts>
  CM3DS_MPS2_gpio_SetOutEnable(CM3DS_MPS2_GPIO0, 0xFFFF);         //set output enable to output on all ports of GPIO 0
     466:	f64f 71ff 	movw	r1, #65535	; 0xffff
     46a:	4628      	mov	r0, r5
  CM3DS_MPS2_GPIO0->DATAOUT = 0x0000;                         //set data out to 0 to test high level IRQ
     46c:	606c      	str	r4, [r5, #4]
  CM3DS_MPS2_gpio_SetOutEnable(CM3DS_MPS2_GPIO0, 0xFFFF);         //set output enable to output on all ports of GPIO 0
     46e:	f000 fc5b 	bl	d28 <CM3DS_MPS2_gpio_SetOutEnable>

  for(i = 0; i < 16; i++)
  {
    CM3DS_MPS2_gpio_SetIntHighLevel(CM3DS_MPS2_GPIO0, i);         //set all pins to high level interrupt and clear any
     472:	4621      	mov	r1, r4
     474:	4628      	mov	r0, r5
     476:	f000 fc75 	bl	d64 <CM3DS_MPS2_gpio_SetIntHighLevel>
    CM3DS_MPS2_gpio_IntClear(CM3DS_MPS2_GPIO0, i);                //outstanding set interrupts
     47a:	4621      	mov	r1, r4
     47c:	4628      	mov	r0, r5
  for(i = 0; i < 16; i++)
     47e:	3401      	adds	r4, #1
    CM3DS_MPS2_gpio_IntClear(CM3DS_MPS2_GPIO0, i);                //outstanding set interrupts
     480:	f000 fc5e 	bl	d40 <CM3DS_MPS2_gpio_IntClear>
  for(i = 0; i < 16; i++)
     484:	2c10      	cmp	r4, #16
     486:	d1f4      	bne.n	472 <GPIO_IRQ+0x22>
  int irq_counter = 0;
     488:	2300      	movs	r3, #0

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     48a:	2240      	movs	r2, #64	; 0x40
     48c:	4699      	mov	r9, r3
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     48e:	2701      	movs	r7, #1
     490:	9301      	str	r3, [sp, #4]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     492:	4b97      	ldr	r3, [pc, #604]	; (6f0 <GPIO_IRQ+0x2a0>)

  NVIC_ClearPendingIRQ(PORT0_ALL_IRQn);                   //clear all global NVIC PORT0 pending interrupts

  NVIC_EnableIRQ(PORT0_ALL_IRQn);                         //enable NVIC interrupts on PORT0

  for(i = 0; i < 16; i++){
     494:	464c      	mov	r4, r9
     496:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    if(((1<<i) & datamask) != 0) {
     49a:	46bb      	mov	fp, r7
     49c:	4e95      	ldr	r6, [pc, #596]	; (6f4 <GPIO_IRQ+0x2a4>)
     49e:	f8df 8258 	ldr.w	r8, [pc, #600]	; 6f8 <GPIO_IRQ+0x2a8>
      CM3DS_MPS2_gpio_SetIntEnable(CM3DS_MPS2_GPIO0, i);            //enable interrupt for the pin to be tested
     4a2:	f8df a240 	ldr.w	sl, [pc, #576]	; 6e4 <GPIO_IRQ+0x294>
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     4a6:	601a      	str	r2, [r3, #0]
  for(i = 0; i < 16; i++){
     4a8:	e004      	b.n	4b4 <GPIO_IRQ+0x64>
     4aa:	3401      	adds	r4, #1
     4ac:	2c10      	cmp	r4, #16
     4ae:	f107 0702 	add.w	r7, r7, #2
     4b2:	d030      	beq.n	516 <GPIO_IRQ+0xc6>
    if(((1<<i) & datamask) != 0) {
     4b4:	6832      	ldr	r2, [r6, #0]
     4b6:	fa0b f504 	lsl.w	r5, fp, r4
     4ba:	4215      	tst	r5, r2
     4bc:	d0f5      	beq.n	4aa <GPIO_IRQ+0x5a>
      CM3DS_MPS2_gpio_SetIntEnable(CM3DS_MPS2_GPIO0, i);            //enable interrupt for the pin to be tested
     4be:	4621      	mov	r1, r4
     4c0:	4888      	ldr	r0, [pc, #544]	; (6e4 <GPIO_IRQ+0x294>)
     4c2:	f000 fc43 	bl	d4c <CM3DS_MPS2_gpio_SetIntEnable>

      if(!((CM3DS_MPS2_GPIO0->INTENSET) & (1 << i))) err_code = (1 << (2*i));//check to see if the interrupt enable register is
     4c6:	f8da 2020 	ldr.w	r2, [sl, #32]
      N = i;

      CM3DS_MPS2_GPIO0->DATAOUT = (0x0001 << i);                //set data out on pin0 high to cause a high level interrupt
                                                            //repeat for all other pins 0001 -> 0010 -> 0100 -> 1000

      CM3DS_MPS2_gpio_ClrIntEnable(CM3DS_MPS2_GPIO0, i );           /*clear interrupt enable*/
     4ca:	4621      	mov	r1, r4
      if(!((CM3DS_MPS2_GPIO0->INTENSET) & (1 << i))) err_code = (1 << (2*i));//check to see if the interrupt enable register is
     4cc:	4215      	tst	r5, r2
     4ce:	ea4f 0c44 	mov.w	ip, r4, lsl #1
      N = i;
     4d2:	f8c8 4000 	str.w	r4, [r8]
      CM3DS_MPS2_gpio_ClrIntEnable(CM3DS_MPS2_GPIO0, i );           /*clear interrupt enable*/
     4d6:	4883      	ldr	r0, [pc, #524]	; (6e4 <GPIO_IRQ+0x294>)
      CM3DS_MPS2_GPIO0->DATAOUT = (0x0001 << i);                //set data out on pin0 high to cause a high level interrupt
     4d8:	f8ca 5004 	str.w	r5, [sl, #4]
      if(!((CM3DS_MPS2_GPIO0->INTENSET) & (1 << i))) err_code = (1 << (2*i));//check to see if the interrupt enable register is
     4dc:	bf08      	it	eq
     4de:	fa0b f90c 	lsleq.w	r9, fp, ip
      CM3DS_MPS2_gpio_ClrIntEnable(CM3DS_MPS2_GPIO0, i );           /*clear interrupt enable*/
     4e2:	f000 fc39 	bl	d58 <CM3DS_MPS2_gpio_ClrIntEnable>

      if((CM3DS_MPS2_GPIO0->INTENSET) & ~(1 << i)) err_code = (1 << (2*i +1));//check to see if the interrupt enable register is
     4e6:	f8da 1020 	ldr.w	r1, [sl, #32]
                                                                          //clear for the pin which it should have just been

      /* check to see whether intstatus, for the specified pin, is 2, which corresponds to a high level interrupt */

      if(intstatus[i] == 2) irq_counter++;
     4ea:	eb08 0284 	add.w	r2, r8, r4, lsl #2
     4ee:	6852      	ldr	r2, [r2, #4]
      if((CM3DS_MPS2_GPIO0->INTENSET) & ~(1 << i)) err_code = (1 << (2*i +1));//check to see if the interrupt enable register is
     4f0:	ea31 0305 	bics.w	r3, r1, r5
     4f4:	bf18      	it	ne
     4f6:	fa0b f907 	lslne.w	r9, fp, r7
      if(intstatus[i] == 2) irq_counter++;
     4fa:	2a02      	cmp	r2, #2
     4fc:	bf08      	it	eq
     4fe:	9b01      	ldreq	r3, [sp, #4]
  for(i = 0; i < 16; i++){
     500:	f104 0401 	add.w	r4, r4, #1
      if(intstatus[i] == 2) irq_counter++;
     504:	bf06      	itte	eq
     506:	3301      	addeq	r3, #1
     508:	9301      	streq	r3, [sp, #4]
      else err_code |= (1 << i);
     50a:	ea49 0905 	orrne.w	r9, r9, r5
  for(i = 0; i < 16; i++){
     50e:	2c10      	cmp	r4, #16
     510:	f107 0702 	add.w	r7, r7, #2
     514:	d1ce      	bne.n	4b4 <GPIO_IRQ+0x64>
    }
  }

  if((irq_counter == 14) && (err_code == 0)) puts("High Level IRQ Tests Passed Successfully\n");
     516:	9b01      	ldr	r3, [sp, #4]
     518:	2b0e      	cmp	r3, #14
     51a:	d103      	bne.n	524 <GPIO_IRQ+0xd4>
     51c:	f1b9 0f00 	cmp.w	r9, #0
     520:	f000 8158 	beq.w	7d4 <GPIO_IRQ+0x384>
  else{
    printf("\nHigh Level IRQ Tests Failed, Error Code: (0x%x)\n", err_code);
     524:	4649      	mov	r1, r9
     526:	4875      	ldr	r0, [pc, #468]	; (6fc <GPIO_IRQ+0x2ac>)
     528:	f001 f884 	bl	1634 <iprintf>
     52c:	2308      	movs	r3, #8
     52e:	9302      	str	r3, [sp, #8]

  puts("- Stage 3b - GPIO Rising Edge IRQ Test\n");

  irq_counter = 0;

  CM3DS_MPS2_GPIO0->DATAOUT = 0x0000;   //set data out to 0 to test rising edge IRQ
     530:	2400      	movs	r4, #0
     532:	4d6c      	ldr	r5, [pc, #432]	; (6e4 <GPIO_IRQ+0x294>)
  puts("- Stage 3b - GPIO Rising Edge IRQ Test\n");
     534:	4872      	ldr	r0, [pc, #456]	; (700 <GPIO_IRQ+0x2b0>)
     536:	f001 f903 	bl	1740 <puts>
  CM3DS_MPS2_GPIO0->DATAOUT = 0x0000;   //set data out to 0 to test rising edge IRQ
     53a:	606c      	str	r4, [r5, #4]

  for(i = 0; i < 16; i++) CM3DS_MPS2_gpio_SetIntRisingEdge(CM3DS_MPS2_GPIO0, i); //set all pins to rising edge interrupts
     53c:	4621      	mov	r1, r4
     53e:	4628      	mov	r0, r5
     540:	3401      	adds	r4, #1
     542:	f000 fc15 	bl	d70 <CM3DS_MPS2_gpio_SetIntRisingEdge>
     546:	2c10      	cmp	r4, #16
     548:	d1f8      	bne.n	53c <GPIO_IRQ+0xec>
  irq_counter = 0;
     54a:	2300      	movs	r3, #0
     54c:	2701      	movs	r7, #1
     54e:	469a      	mov	sl, r3

  for(i = 0; i < 16; i++){
     550:	461c      	mov	r4, r3
    if(((1<<i) & datamask) != 0) {
     552:	46b9      	mov	r9, r7
      CM3DS_MPS2_gpio_SetIntEnable(CM3DS_MPS2_GPIO0, i);    //enable interrupts on specified pin then set data out to 1
     554:	f8df b18c 	ldr.w	fp, [pc, #396]	; 6e4 <GPIO_IRQ+0x294>
  irq_counter = 0;
     558:	9301      	str	r3, [sp, #4]
     55a:	e004      	b.n	566 <GPIO_IRQ+0x116>
  for(i = 0; i < 16; i++){
     55c:	3401      	adds	r4, #1
     55e:	2c10      	cmp	r4, #16
     560:	f107 0702 	add.w	r7, r7, #2
     564:	d034      	beq.n	5d0 <GPIO_IRQ+0x180>
    if(((1<<i) & datamask) != 0) {
     566:	6832      	ldr	r2, [r6, #0]
     568:	fa09 f504 	lsl.w	r5, r9, r4
     56c:	4215      	tst	r5, r2
     56e:	d0f5      	beq.n	55c <GPIO_IRQ+0x10c>
      CM3DS_MPS2_gpio_SetIntEnable(CM3DS_MPS2_GPIO0, i);    //enable interrupts on specified pin then set data out to 1
     570:	4621      	mov	r1, r4
     572:	485c      	ldr	r0, [pc, #368]	; (6e4 <GPIO_IRQ+0x294>)
     574:	f000 fbea 	bl	d4c <CM3DS_MPS2_gpio_SetIntEnable>
                                                  //for pin 0 then repeat for all subsequent pins whilst still

      if(!((CM3DS_MPS2_GPIO0->INTENSET) & (1 << i))) err_code = (1 <<(2*i));//check to see if the interrupt enable register is
     578:	f8db 2020 	ldr.w	r2, [fp, #32]
                                                                      //set for the pin which it should have just been
      N = i;
     57c:	f8c8 4000 	str.w	r4, [r8]
      if(!((CM3DS_MPS2_GPIO0->INTENSET) & (1 << i))) err_code = (1 <<(2*i));//check to see if the interrupt enable register is
     580:	4215      	tst	r5, r2

      CM3DS_MPS2_GPIO0->DATAOUT = (0x0001 << i) | CM3DS_MPS2_GPIO0->DATA; //keeping all other pins high 0000->0001->0011->0111->1111
     582:	f8db 2000 	ldr.w	r2, [fp]

      CM3DS_MPS2_gpio_ClrIntEnable(CM3DS_MPS2_GPIO0, i);                     //clear interrupt enable for specified pin
     586:	4621      	mov	r1, r4
      CM3DS_MPS2_GPIO0->DATAOUT = (0x0001 << i) | CM3DS_MPS2_GPIO0->DATA; //keeping all other pins high 0000->0001->0011->0111->1111
     588:	ea42 0205 	orr.w	r2, r2, r5
      if(!((CM3DS_MPS2_GPIO0->INTENSET) & (1 << i))) err_code = (1 <<(2*i));//check to see if the interrupt enable register is
     58c:	ea4f 0c44 	mov.w	ip, r4, lsl #1
      CM3DS_MPS2_GPIO0->DATAOUT = (0x0001 << i) | CM3DS_MPS2_GPIO0->DATA; //keeping all other pins high 0000->0001->0011->0111->1111
     590:	f8cb 2004 	str.w	r2, [fp, #4]
      CM3DS_MPS2_gpio_ClrIntEnable(CM3DS_MPS2_GPIO0, i);                     //clear interrupt enable for specified pin
     594:	4853      	ldr	r0, [pc, #332]	; (6e4 <GPIO_IRQ+0x294>)
      if(!((CM3DS_MPS2_GPIO0->INTENSET) & (1 << i))) err_code = (1 <<(2*i));//check to see if the interrupt enable register is
     596:	bf08      	it	eq
     598:	fa09 fa0c 	lsleq.w	sl, r9, ip
      CM3DS_MPS2_gpio_ClrIntEnable(CM3DS_MPS2_GPIO0, i);                     //clear interrupt enable for specified pin
     59c:	f000 fbdc 	bl	d58 <CM3DS_MPS2_gpio_ClrIntEnable>

      if((CM3DS_MPS2_GPIO0->INTENSET) & ~(1 << i)) err_code = (1 <<(2*i + 1));//check to see if the interrupt enable register is
     5a0:	f8db 1020 	ldr.w	r1, [fp, #32]
                                                                          //clear for the pin which it should have just been

      /* check to see whether intstatus, for the specified pin, is 1, which corresponds to a rising edge interrupt */

      if(intstatus[i] == 1) irq_counter++;
     5a4:	eb08 0284 	add.w	r2, r8, r4, lsl #2
     5a8:	6852      	ldr	r2, [r2, #4]
      if((CM3DS_MPS2_GPIO0->INTENSET) & ~(1 << i)) err_code = (1 <<(2*i + 1));//check to see if the interrupt enable register is
     5aa:	ea31 0305 	bics.w	r3, r1, r5
     5ae:	bf18      	it	ne
     5b0:	fa09 fa07 	lslne.w	sl, r9, r7
      if(intstatus[i] == 1) irq_counter++;
     5b4:	2a01      	cmp	r2, #1
     5b6:	bf08      	it	eq
     5b8:	9b01      	ldreq	r3, [sp, #4]
  for(i = 0; i < 16; i++){
     5ba:	f104 0401 	add.w	r4, r4, #1
      if(intstatus[i] == 1) irq_counter++;
     5be:	bf06      	itte	eq
     5c0:	3301      	addeq	r3, #1
     5c2:	9301      	streq	r3, [sp, #4]
      else err_code |= (1 << i);
     5c4:	ea4a 0a05 	orrne.w	sl, sl, r5
  for(i = 0; i < 16; i++){
     5c8:	2c10      	cmp	r4, #16
     5ca:	f107 0702 	add.w	r7, r7, #2
     5ce:	d1ca      	bne.n	566 <GPIO_IRQ+0x116>
    }
  }

  if((irq_counter == 14) && (err_code == 0)) puts("Rising Edge IRQ Tests Passed Successfully\n");
     5d0:	9b01      	ldr	r3, [sp, #4]
     5d2:	2b0e      	cmp	r3, #14
     5d4:	d103      	bne.n	5de <GPIO_IRQ+0x18e>
     5d6:	f1ba 0f00 	cmp.w	sl, #0
     5da:	f000 8101 	beq.w	7e0 <GPIO_IRQ+0x390>
  else{
    printf("\nRising Edge IRQ Tests Failed, Error Code: (0x%x)\n", err_code);
     5de:	4651      	mov	r1, sl
     5e0:	4848      	ldr	r0, [pc, #288]	; (704 <GPIO_IRQ+0x2b4>)
     5e2:	f001 f827 	bl	1634 <iprintf>
    err_code = 0;     /*if the port did not have 1 RE IRQ for each pin as expected then display error*/
    return_val = 16;
  }

  puts("- Stage 3c - GPIO Falling Edge IRQ Test\n");
     5e6:	4848      	ldr	r0, [pc, #288]	; (708 <GPIO_IRQ+0x2b8>)
     5e8:	f001 f8aa 	bl	1740 <puts>

  irq_counter = 0;

  CM3DS_MPS2_GPIO0->DATAOUT = 0xFFFF;
     5ec:	f64f 73ff 	movw	r3, #65535	; 0xffff

  for(i = 0; i < 16; i++) CM3DS_MPS2_gpio_SetIntFallingEdge(CM3DS_MPS2_GPIO0, i);   //set all pins to falling edge interrupts
     5f0:	2500      	movs	r5, #0
  CM3DS_MPS2_GPIO0->DATAOUT = 0xFFFF;
     5f2:	4f3c      	ldr	r7, [pc, #240]	; (6e4 <GPIO_IRQ+0x294>)
     5f4:	607b      	str	r3, [r7, #4]
  for(i = 0; i < 16; i++) CM3DS_MPS2_gpio_SetIntFallingEdge(CM3DS_MPS2_GPIO0, i);   //set all pins to falling edge interrupts
     5f6:	4629      	mov	r1, r5
     5f8:	4638      	mov	r0, r7
     5fa:	3501      	adds	r5, #1
     5fc:	f000 fbc4 	bl	d88 <CM3DS_MPS2_gpio_SetIntFallingEdge>
     600:	2d10      	cmp	r5, #16
     602:	d1f8      	bne.n	5f6 <GPIO_IRQ+0x1a6>
  irq_counter = 0;
     604:	2300      	movs	r3, #0
     606:	f04f 0901 	mov.w	r9, #1

  for(i = 0; i < 16; i++){
    /* Counter change from 0->1->2 ...15 */
    if(((1<<i) & datamask) != 0) {
     60a:	9403      	str	r4, [sp, #12]
  for(i = 0; i < 16; i++){
     60c:	461d      	mov	r5, r3
    if(((1<<i) & datamask) != 0) {
     60e:	46cb      	mov	fp, r9
     610:	464c      	mov	r4, r9
      CM3DS_MPS2_gpio_SetIntEnable(CM3DS_MPS2_GPIO0, i);    //enable interrupts on specified pin then set data out to
     612:	f8df a0d0 	ldr.w	sl, [pc, #208]	; 6e4 <GPIO_IRQ+0x294>
  irq_counter = 0;
     616:	9302      	str	r3, [sp, #8]
     618:	9301      	str	r3, [sp, #4]
     61a:	e004      	b.n	626 <GPIO_IRQ+0x1d6>
  for(i = 0; i < 16; i++){
     61c:	3501      	adds	r5, #1
     61e:	2d10      	cmp	r5, #16
     620:	f104 0402 	add.w	r4, r4, #2
     624:	d036      	beq.n	694 <GPIO_IRQ+0x244>
    if(((1<<i) & datamask) != 0) {
     626:	6831      	ldr	r1, [r6, #0]
     628:	fa0b f705 	lsl.w	r7, fp, r5
     62c:	420f      	tst	r7, r1
     62e:	d0f5      	beq.n	61c <GPIO_IRQ+0x1cc>
      CM3DS_MPS2_gpio_SetIntEnable(CM3DS_MPS2_GPIO0, i);    //enable interrupts on specified pin then set data out to
     630:	4629      	mov	r1, r5
     632:	482c      	ldr	r0, [pc, #176]	; (6e4 <GPIO_IRQ+0x294>)
     634:	f000 fb8a 	bl	d4c <CM3DS_MPS2_gpio_SetIntEnable>
                                                  //0xFFFF and shiftright to cause a falling edge on
                                                  //pin 15 and then shift each time to cause a falling
                                                  // edge on pins 14 -> 0 1111 >> 0111 >> 0011 >> 0001 >> 0000

      if(!((CM3DS_MPS2_GPIO0->INTENSET) & (1 << i)))    //check to see if the interrupt enable register is
     638:	f8da 3020 	ldr.w	r3, [sl, #32]
        err_code = (1 << 2*i);                      //set for the pin which it should have just been
     63c:	ea4f 0e45 	mov.w	lr, r5, lsl #1
      if(!((CM3DS_MPS2_GPIO0->INTENSET) & (1 << i)))    //check to see if the interrupt enable register is
     640:	421f      	tst	r7, r3
        err_code = (1 << 2*i);                      //set for the pin which it should have just been
     642:	bf08      	it	eq
     644:	fa0b f30e 	lsleq.w	r3, fp, lr

      N = i;
     648:	f8c8 5000 	str.w	r5, [r8]
        err_code = (1 << 2*i);                      //set for the pin which it should have just been
     64c:	bf08      	it	eq
     64e:	9301      	streq	r3, [sp, #4]

      CM3DS_MPS2_GPIO0->DATAOUT = (CM3DS_MPS2_GPIO0->DATA  & ~(1 << i));
     650:	f8da 3000 	ldr.w	r3, [sl]
     654:	ea6f 0907 	mvn.w	r9, r7
     658:	ea23 0307 	bic.w	r3, r3, r7

      CM3DS_MPS2_gpio_ClrIntEnable(CM3DS_MPS2_GPIO0, i);    //disable interrupts on specified pin
     65c:	4629      	mov	r1, r5
      CM3DS_MPS2_GPIO0->DATAOUT = (CM3DS_MPS2_GPIO0->DATA  & ~(1 << i));
     65e:	f8ca 3004 	str.w	r3, [sl, #4]
      CM3DS_MPS2_gpio_ClrIntEnable(CM3DS_MPS2_GPIO0, i);    //disable interrupts on specified pin
     662:	4820      	ldr	r0, [pc, #128]	; (6e4 <GPIO_IRQ+0x294>)
     664:	f000 fb78 	bl	d58 <CM3DS_MPS2_gpio_ClrIntEnable>

      if((CM3DS_MPS2_GPIO0->INTENSET) & ~(1 << i))      //check to see if the interrupt enable register is
     668:	f8da 0020 	ldr.w	r0, [sl, #32]
        err_code = (1 << (2*i + 1));                //clear for the pin which it should have just been

      /* check to see whether intstatus, for the specified pin, is 3, which corresponds to a falling edge interrupt */

      if(intstatus[i] == 3) irq_counter++;
     66c:	eb08 0185 	add.w	r1, r8, r5, lsl #2
      if((CM3DS_MPS2_GPIO0->INTENSET) & ~(1 << i))      //check to see if the interrupt enable register is
     670:	ea19 0f00 	tst.w	r9, r0
      if(intstatus[i] == 3) irq_counter++;
     674:	6849      	ldr	r1, [r1, #4]
        err_code = (1 << (2*i + 1));                //clear for the pin which it should have just been
     676:	bf1c      	itt	ne
     678:	fa0b f304 	lslne.w	r3, fp, r4
     67c:	9301      	strne	r3, [sp, #4]
      if(intstatus[i] == 3) irq_counter++;
     67e:	2903      	cmp	r1, #3
     680:	f000 80a0 	beq.w	7c4 <GPIO_IRQ+0x374>
      else err_code |= (1 << i);
     684:	9b01      	ldr	r3, [sp, #4]
  for(i = 0; i < 16; i++){
     686:	3501      	adds	r5, #1
      else err_code |= (1 << i);
     688:	433b      	orrs	r3, r7
  for(i = 0; i < 16; i++){
     68a:	2d10      	cmp	r5, #16
      else err_code |= (1 << i);
     68c:	9301      	str	r3, [sp, #4]
  for(i = 0; i < 16; i++){
     68e:	f104 0402 	add.w	r4, r4, #2
     692:	d1c8      	bne.n	626 <GPIO_IRQ+0x1d6>
    }
  }

  if((irq_counter == 14) && (err_code == 0)) puts("Falling Edge IRQ Tests Passed Successfully\n");
     694:	e9dd 3402 	ldrd	r3, r4, [sp, #8]
     698:	2b0e      	cmp	r3, #14
     69a:	d103      	bne.n	6a4 <GPIO_IRQ+0x254>
     69c:	9b01      	ldr	r3, [sp, #4]
     69e:	2b00      	cmp	r3, #0
     6a0:	f000 80a3 	beq.w	7ea <GPIO_IRQ+0x39a>
  else{
    printf("\nFalling Edge IRQ Tests Failed, Error Code: (0x%x)\n", err_code);
     6a4:	9901      	ldr	r1, [sp, #4]
     6a6:	4819      	ldr	r0, [pc, #100]	; (70c <GPIO_IRQ+0x2bc>)
     6a8:	f000 ffc4 	bl	1634 <iprintf>
     6ac:	2420      	movs	r4, #32
    err_code = 0; /*if the port did not have 1 FE IRQ for each pin as expected then display error*/
    return_val = 32;
  }

  puts("- Stage 3d - GPIO Low Level IRQ Test\n");
     6ae:	4818      	ldr	r0, [pc, #96]	; (710 <GPIO_IRQ+0x2c0>)
     6b0:	f001 f846 	bl	1740 <puts>

  irq_counter = 0;
  data = 0xFFFE;
     6b4:	f64f 72fe 	movw	r2, #65534	; 0xfffe

  CM3DS_MPS2_GPIO0->DATAOUT = 0xFFFF;           //set dataout to all ones ready to test low level interrupts
     6b8:	f64f 73ff 	movw	r3, #65535	; 0xffff

  for(i = 0; i < 16; i++) CM3DS_MPS2_gpio_SetIntLowLevel(CM3DS_MPS2_GPIO0, i);            //set all pins to low level interrupts
     6bc:	2500      	movs	r5, #0
  CM3DS_MPS2_GPIO0->DATAOUT = 0xFFFF;           //set dataout to all ones ready to test low level interrupts
     6be:	4f09      	ldr	r7, [pc, #36]	; (6e4 <GPIO_IRQ+0x294>)
  data = 0xFFFE;
     6c0:	f8c8 2044 	str.w	r2, [r8, #68]	; 0x44
  CM3DS_MPS2_GPIO0->DATAOUT = 0xFFFF;           //set dataout to all ones ready to test low level interrupts
     6c4:	607b      	str	r3, [r7, #4]
  for(i = 0; i < 16; i++) CM3DS_MPS2_gpio_SetIntLowLevel(CM3DS_MPS2_GPIO0, i);            //set all pins to low level interrupts
     6c6:	4629      	mov	r1, r5
     6c8:	4638      	mov	r0, r7
     6ca:	3501      	adds	r5, #1
     6cc:	f000 fb56 	bl	d7c <CM3DS_MPS2_gpio_SetIntLowLevel>
     6d0:	2d10      	cmp	r5, #16
     6d2:	d1f8      	bne.n	6c6 <GPIO_IRQ+0x276>
  irq_counter = 0;
     6d4:	2300      	movs	r3, #0
     6d6:	f04f 0a01 	mov.w	sl, #1
     6da:	4699      	mov	r9, r3

  for(i = 0; i < 16; i++){
     6dc:	461d      	mov	r5, r3
    if(((1<<i) & datamask) != 0) {
     6de:	46d3      	mov	fp, sl
  irq_counter = 0;
     6e0:	9301      	str	r3, [sp, #4]
     6e2:	e01c      	b.n	71e <GPIO_IRQ+0x2ce>
     6e4:	40010000 	.word	0x40010000
     6e8:	00002be4 	.word	0x00002be4
     6ec:	00002c04 	.word	0x00002c04
     6f0:	e000e100 	.word	0xe000e100
     6f4:	20000000 	.word	0x20000000
     6f8:	2000006c 	.word	0x2000006c
     6fc:	00002c58 	.word	0x00002c58
     700:	00002c8c 	.word	0x00002c8c
     704:	00002ce0 	.word	0x00002ce0
     708:	00002d14 	.word	0x00002d14
     70c:	00002d6c 	.word	0x00002d6c
     710:	00002da0 	.word	0x00002da0
  for(i = 0; i < 16; i++){
     714:	3501      	adds	r5, #1
     716:	2d10      	cmp	r5, #16
     718:	f10a 0a02 	add.w	sl, sl, #2
     71c:	d034      	beq.n	788 <GPIO_IRQ+0x338>
    if(((1<<i) & datamask) != 0) {
     71e:	6832      	ldr	r2, [r6, #0]
     720:	fa0b f705 	lsl.w	r7, fp, r5
     724:	4217      	tst	r7, r2
     726:	d0f5      	beq.n	714 <GPIO_IRQ+0x2c4>
      CM3DS_MPS2_gpio_SetIntEnable(CM3DS_MPS2_GPIO0, i);                          //enable interrupts on specified pin and set the
     728:	4629      	mov	r1, r5
     72a:	4832      	ldr	r0, [pc, #200]	; (7f4 <GPIO_IRQ+0x3a4>)
     72c:	f000 fb0e 	bl	d4c <CM3DS_MPS2_gpio_SetIntEnable>
                                                                         //set to 0 1111 -> 1110 -> 1101 -> 1011 -> 1111
      N = i;

      CM3DS_MPS2_GPIO0->DATAOUT = (0x0001 << i) ^ 0xFFFF;

      CM3DS_MPS2_gpio_ClrIntEnable(CM3DS_MPS2_GPIO0, i);                                    //disable interrupts on specified pin
     730:	4830      	ldr	r0, [pc, #192]	; (7f4 <GPIO_IRQ+0x3a4>)
      CM3DS_MPS2_GPIO0->DATAOUT = (0x0001 << i) ^ 0xFFFF;
     732:	f487 427f 	eor.w	r2, r7, #65280	; 0xff00
      if(!((CM3DS_MPS2_GPIO0->INTENSET) & (1 << i))) err_code = (1 << (2*i)); //pins position so that just the desired pin is
     736:	6a03      	ldr	r3, [r0, #32]
      CM3DS_MPS2_GPIO0->DATAOUT = (0x0001 << i) ^ 0xFFFF;
     738:	f082 02ff 	eor.w	r2, r2, #255	; 0xff
      if(!((CM3DS_MPS2_GPIO0->INTENSET) & (1 << i))) err_code = (1 << (2*i)); //pins position so that just the desired pin is
     73c:	421f      	tst	r7, r3
      CM3DS_MPS2_GPIO0->DATAOUT = (0x0001 << i) ^ 0xFFFF;
     73e:	4b2d      	ldr	r3, [pc, #180]	; (7f4 <GPIO_IRQ+0x3a4>)
      if(!((CM3DS_MPS2_GPIO0->INTENSET) & (1 << i))) err_code = (1 << (2*i)); //pins position so that just the desired pin is
     740:	bf08      	it	eq
     742:	ea4f 0945 	moveq.w	r9, r5, lsl #1
      CM3DS_MPS2_gpio_ClrIntEnable(CM3DS_MPS2_GPIO0, i);                                    //disable interrupts on specified pin
     746:	4629      	mov	r1, r5
      N = i;
     748:	f8c8 5000 	str.w	r5, [r8]
      CM3DS_MPS2_GPIO0->DATAOUT = (0x0001 << i) ^ 0xFFFF;
     74c:	605a      	str	r2, [r3, #4]
      if(!((CM3DS_MPS2_GPIO0->INTENSET) & (1 << i))) err_code = (1 << (2*i)); //pins position so that just the desired pin is
     74e:	bf08      	it	eq
     750:	fa0b f909 	lsleq.w	r9, fp, r9
      CM3DS_MPS2_gpio_ClrIntEnable(CM3DS_MPS2_GPIO0, i);                                    //disable interrupts on specified pin
     754:	f000 fb00 	bl	d58 <CM3DS_MPS2_gpio_ClrIntEnable>

      if((CM3DS_MPS2_GPIO0->INTENSET) & ~(1 << i))                      //check to see if the interrupt enable register is
     758:	4b26      	ldr	r3, [pc, #152]	; (7f4 <GPIO_IRQ+0x3a4>)
        err_code = (1 << (2*i + 1));                                //clear for the pin which it should have just been

      /* check to see whether intstatus, for the specified pin, is 4, which corresponds to a low level interrupt */

      if(intstatus[i] == 4) irq_counter++;
     75a:	eb08 0285 	add.w	r2, r8, r5, lsl #2
      if((CM3DS_MPS2_GPIO0->INTENSET) & ~(1 << i))                      //check to see if the interrupt enable register is
     75e:	6a19      	ldr	r1, [r3, #32]
      if(intstatus[i] == 4) irq_counter++;
     760:	6852      	ldr	r2, [r2, #4]
      if((CM3DS_MPS2_GPIO0->INTENSET) & ~(1 << i))                      //check to see if the interrupt enable register is
     762:	ea31 0307 	bics.w	r3, r1, r7
        err_code = (1 << (2*i + 1));                                //clear for the pin which it should have just been
     766:	bf18      	it	ne
     768:	fa0b f90a 	lslne.w	r9, fp, sl
      if(intstatus[i] == 4) irq_counter++;
     76c:	2a04      	cmp	r2, #4
     76e:	bf08      	it	eq
     770:	9b01      	ldreq	r3, [sp, #4]
  for(i = 0; i < 16; i++){
     772:	f105 0501 	add.w	r5, r5, #1
      if(intstatus[i] == 4) irq_counter++;
     776:	bf06      	itte	eq
     778:	3301      	addeq	r3, #1
     77a:	9301      	streq	r3, [sp, #4]
      else err_code |= (1 << i);
     77c:	ea49 0907 	orrne.w	r9, r9, r7
  for(i = 0; i < 16; i++){
     780:	2d10      	cmp	r5, #16
     782:	f10a 0a02 	add.w	sl, sl, #2
     786:	d1ca      	bne.n	71e <GPIO_IRQ+0x2ce>
    }
  }

  if((irq_counter == 14) && (err_code == 0)) puts("Low Level IRQ Tests Passed Successfully\n");
     788:	9b01      	ldr	r3, [sp, #4]
     78a:	2b0e      	cmp	r3, #14
     78c:	d102      	bne.n	794 <GPIO_IRQ+0x344>
     78e:	f1b9 0f00 	cmp.w	r9, #0
     792:	d01b      	beq.n	7cc <GPIO_IRQ+0x37c>
  else{
    printf("\nLow Level IRQ Tests Failed, Error Code: (0x%x)\n\n", err_code);
     794:	4649      	mov	r1, r9
     796:	4818      	ldr	r0, [pc, #96]	; (7f8 <GPIO_IRQ+0x3a8>)
     798:	f000 ff4c 	bl	1634 <iprintf>
     79c:	2440      	movs	r4, #64	; 0x40
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     79e:	2240      	movs	r2, #64	; 0x40

  NVIC_DisableIRQ(PORT0_ALL_IRQn);                                       //disable all GPIO interrupts on PORT 0

  NVIC_ClearPendingIRQ(PORT0_ALL_IRQn);                                  //clear any outstanding GPIO interrupts

  for(i = 0; i < 16; i++) CM3DS_MPS2_gpio_IntClear(CM3DS_MPS2_GPIO0, i);         //clear any outstanding GPIO interrupts
     7a0:	2500      	movs	r5, #0
     7a2:	4b16      	ldr	r3, [pc, #88]	; (7fc <GPIO_IRQ+0x3ac>)
     7a4:	4e13      	ldr	r6, [pc, #76]	; (7f4 <GPIO_IRQ+0x3a4>)
     7a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     7aa:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
     7ae:	4629      	mov	r1, r5
     7b0:	4630      	mov	r0, r6
     7b2:	3501      	adds	r5, #1
     7b4:	f000 fac4 	bl	d40 <CM3DS_MPS2_gpio_IntClear>
     7b8:	2d10      	cmp	r5, #16
     7ba:	d1f8      	bne.n	7ae <GPIO_IRQ+0x35e>

  return return_val;
}
     7bc:	4620      	mov	r0, r4
     7be:	b005      	add	sp, #20
     7c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if(intstatus[i] == 3) irq_counter++;
     7c4:	9b02      	ldr	r3, [sp, #8]
     7c6:	3301      	adds	r3, #1
     7c8:	9302      	str	r3, [sp, #8]
     7ca:	e727      	b.n	61c <GPIO_IRQ+0x1cc>
  if((irq_counter == 14) && (err_code == 0)) puts("Low Level IRQ Tests Passed Successfully\n");
     7cc:	480c      	ldr	r0, [pc, #48]	; (800 <GPIO_IRQ+0x3b0>)
     7ce:	f000 ffb7 	bl	1740 <puts>
     7d2:	e7e4      	b.n	79e <GPIO_IRQ+0x34e>
  if((irq_counter == 14) && (err_code == 0)) puts("High Level IRQ Tests Passed Successfully\n");
     7d4:	480b      	ldr	r0, [pc, #44]	; (804 <GPIO_IRQ+0x3b4>)
     7d6:	f000 ffb3 	bl	1740 <puts>
     7da:	f8cd 9008 	str.w	r9, [sp, #8]
     7de:	e6a7      	b.n	530 <GPIO_IRQ+0xe0>
  if((irq_counter == 14) && (err_code == 0)) puts("Rising Edge IRQ Tests Passed Successfully\n");
     7e0:	4809      	ldr	r0, [pc, #36]	; (808 <GPIO_IRQ+0x3b8>)
     7e2:	f000 ffad 	bl	1740 <puts>
     7e6:	9c02      	ldr	r4, [sp, #8]
     7e8:	e6fd      	b.n	5e6 <GPIO_IRQ+0x196>
  if((irq_counter == 14) && (err_code == 0)) puts("Falling Edge IRQ Tests Passed Successfully\n");
     7ea:	4808      	ldr	r0, [pc, #32]	; (80c <GPIO_IRQ+0x3bc>)
     7ec:	f000 ffa8 	bl	1740 <puts>
     7f0:	e75d      	b.n	6ae <GPIO_IRQ+0x25e>
     7f2:	bf00      	nop
     7f4:	40010000 	.word	0x40010000
     7f8:	00002df4 	.word	0x00002df4
     7fc:	e000e100 	.word	0xe000e100
     800:	00002dc8 	.word	0x00002dc8
     804:	00002c2c 	.word	0x00002c2c
     808:	00002cb4 	.word	0x00002cb4
     80c:	00002d40 	.word	0x00002d40

00000810 <GPIO_Mask_OP>:
      clear the output port for the previous masks and reset both the previous masks and the expected value
    - repeat process again until it has occurred 8 times
*/

int GPIO_Mask_OP(void)
{
     810:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t i = 0, random_mask = 0, exp_value = 0, random_value, prev_masks[2] = { 0 }, mask = 0;


  CM3DS_MPS2_gpio_SetOutEnable(CM3DS_MPS2_GPIO0, 0xFFFF);

  CM3DS_MPS2_GPIO0->DATAOUT = 0x0000;
     814:	2400      	movs	r4, #0
  CM3DS_MPS2_gpio_SetOutEnable(CM3DS_MPS2_GPIO0, 0xFFFF);
     816:	f8df a208 	ldr.w	sl, [pc, #520]	; a20 <GPIO_Mask_OP+0x210>
     81a:	f64f 71ff 	movw	r1, #65535	; 0xffff
     81e:	4650      	mov	r0, sl
     820:	f000 fa82 	bl	d28 <CM3DS_MPS2_gpio_SetOutEnable>

  puts("Stage 4 - GPIO Masked Output Test\n");
     824:	487f      	ldr	r0, [pc, #508]	; (a24 <GPIO_Mask_OP+0x214>)
  CM3DS_MPS2_GPIO0->DATAOUT = 0x0000;
     826:	f8ca 4004 	str.w	r4, [sl, #4]
  puts("Stage 4 - GPIO Masked Output Test\n");
     82a:	f000 ff89 	bl	1740 <puts>

  puts("- Stage 4a - GPIO Masked Output - Deterministic Test\n");
     82e:	487e      	ldr	r0, [pc, #504]	; (a28 <GPIO_Mask_OP+0x218>)

  for(i = 0; i < 16; i++){
    CM3DS_MPS2_gpio_MaskedWrite(CM3DS_MPS2_GPIO0, 0xFFFF, (1 << i));   //test each pin on the GPIO to check that masked
     830:	f04f 0801 	mov.w	r8, #1
  for(i = 0; i < 16; i++){
     834:	4626      	mov	r6, r4
  puts("- Stage 4a - GPIO Masked Output - Deterministic Test\n");
     836:	f000 ff83 	bl	1740 <puts>
  int err_code = 0, err_code_all = 0;
     83a:	4627      	mov	r7, r4
     83c:	4d7b      	ldr	r5, [pc, #492]	; (a2c <GPIO_Mask_OP+0x21c>)
    CM3DS_MPS2_gpio_MaskedWrite(CM3DS_MPS2_GPIO0, 0xFFFF, (1 << i));   //test each pin on the GPIO to check that masked
     83e:	fa08 f406 	lsl.w	r4, r8, r6
     842:	4622      	mov	r2, r4
     844:	f64f 71ff 	movw	r1, #65535	; 0xffff
     848:	4875      	ldr	r0, [pc, #468]	; (a20 <GPIO_Mask_OP+0x210>)
     84a:	f000 faa3 	bl	d94 <CM3DS_MPS2_gpio_MaskedWrite>
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
     84e:	f3bf 8f6f 	isb	sy
    small_delay();                                             //access works for each pin individually
    if((CM3DS_MPS2_GPIO0->DATA & datamask) != (0xFFFF & (1 << i) & datamask))
     852:	f8da c000 	ldr.w	ip, [sl]
     856:	f8d5 e000 	ldr.w	lr, [r5]
     85a:	682b      	ldr	r3, [r5, #0]
     85c:	ea0c 0c0e 	and.w	ip, ip, lr
     860:	4023      	ands	r3, r4
     862:	459c      	cmp	ip, r3
      err_code |= (1 << i);
    CM3DS_MPS2_gpio_MaskedWrite(CM3DS_MPS2_GPIO0, 0x0000, (1 << i));   //clear value back to zero
     864:	4622      	mov	r2, r4
     866:	f04f 0100 	mov.w	r1, #0
     86a:	486d      	ldr	r0, [pc, #436]	; (a20 <GPIO_Mask_OP+0x210>)
      err_code |= (1 << i);
     86c:	bf18      	it	ne
     86e:	4327      	orrne	r7, r4
    CM3DS_MPS2_gpio_MaskedWrite(CM3DS_MPS2_GPIO0, 0x0000, (1 << i));   //clear value back to zero
     870:	f000 fa90 	bl	d94 <CM3DS_MPS2_gpio_MaskedWrite>
     874:	f3bf 8f6f 	isb	sy
  for(i = 0; i < 16; i++){
     878:	3601      	adds	r6, #1
     87a:	2e10      	cmp	r6, #16
     87c:	d1df      	bne.n	83e <GPIO_Mask_OP+0x2e>
    small_delay();
  }

  CM3DS_MPS2_GPIO0->DATAOUT = 0;
     87e:	2300      	movs	r3, #0

  for(i = 0; i < 16; i++){
    CM3DS_MPS2_gpio_MaskedWrite(CM3DS_MPS2_GPIO0, 0xFFFF, (1 << i));   //test each pin on the GPIO to check that masked
     880:	2601      	movs	r6, #1
  uint32_t i = 0, random_mask = 0, exp_value = 0, random_value, prev_masks[2] = { 0 }, mask = 0;
     882:	4699      	mov	r9, r3
  for(i = 0; i < 16; i++){
     884:	461c      	mov	r4, r3
    CM3DS_MPS2_gpio_MaskedWrite(CM3DS_MPS2_GPIO0, 0xFFFF, (1 << i));   //test each pin on the GPIO to check that masked
     886:	f8df 8198 	ldr.w	r8, [pc, #408]	; a20 <GPIO_Mask_OP+0x210>
  CM3DS_MPS2_GPIO0->DATAOUT = 0;
     88a:	f8ca 3004 	str.w	r3, [sl, #4]
    CM3DS_MPS2_gpio_MaskedWrite(CM3DS_MPS2_GPIO0, 0xFFFF, (1 << i));   //test each pin on the GPIO to check that masked
     88e:	fa06 fa04 	lsl.w	sl, r6, r4
     892:	4652      	mov	r2, sl
     894:	f64f 71ff 	movw	r1, #65535	; 0xffff
     898:	4861      	ldr	r0, [pc, #388]	; (a20 <GPIO_Mask_OP+0x210>)
     89a:	f000 fa7b 	bl	d94 <CM3DS_MPS2_gpio_MaskedWrite>
     89e:	f3bf 8f6f 	isb	sy
    small_delay();                                             //access works for each pin individually
    mask |= (1 << i);
    if((CM3DS_MPS2_GPIO0->DATA & datamask) != (0xFFFF & mask & datamask)) //test do not reset to ensure that the masked output
     8a2:	f8d8 1000 	ldr.w	r1, [r8]
     8a6:	682a      	ldr	r2, [r5, #0]
     8a8:	682b      	ldr	r3, [r5, #0]
    mask |= (1 << i);
     8aa:	ea49 090a 	orr.w	r9, r9, sl
    if((CM3DS_MPS2_GPIO0->DATA & datamask) != (0xFFFF & mask & datamask)) //test do not reset to ensure that the masked output
     8ae:	4011      	ands	r1, r2
     8b0:	ea03 0309 	and.w	r3, r3, r9
     8b4:	4299      	cmp	r1, r3
     8b6:	d004      	beq.n	8c2 <GPIO_Mask_OP+0xb2>
      err_code |= (1 << (i + 16));                             //goes through the transition 0001->0011->0111->1111
     8b8:	f104 0310 	add.w	r3, r4, #16
     8bc:	fa06 f303 	lsl.w	r3, r6, r3
     8c0:	431f      	orrs	r7, r3
     8c2:	f3bf 8f6f 	isb	sy
  for(i = 0; i < 16; i++){
     8c6:	3401      	adds	r4, #1
     8c8:	2c10      	cmp	r4, #16
     8ca:	d1e0      	bne.n	88e <GPIO_Mask_OP+0x7e>
    small_delay();
  }

  if(!err_code) puts("Stage 4a Deterministic Masked Output Tests Passed Successfully\n");
     8cc:	2f00      	cmp	r7, #0
     8ce:	f040 80a0 	bne.w	a12 <GPIO_Mask_OP+0x202>
     8d2:	4857      	ldr	r0, [pc, #348]	; (a30 <GPIO_Mask_OP+0x220>)
     8d4:	f000 ff34 	bl	1740 <puts>

  puts("- Stage 4b - GPIO Masked Output - Random Test\n");

  err_code = 0;

  CM3DS_MPS2_GPIO0->DATAOUT = 0;
     8d8:	2600      	movs	r6, #0
     8da:	f8df 9144 	ldr.w	r9, [pc, #324]	; a20 <GPIO_Mask_OP+0x210>
  puts("- Stage 4b - GPIO Masked Output - Random Test\n");
     8de:	4855      	ldr	r0, [pc, #340]	; (a34 <GPIO_Mask_OP+0x224>)
     8e0:	f000 ff2e 	bl	1740 <puts>

  srand(RANDOM_NUMBER);
     8e4:	4854      	ldr	r0, [pc, #336]	; (a38 <GPIO_Mask_OP+0x228>)
  CM3DS_MPS2_GPIO0->DATAOUT = 0;
     8e6:	f8c9 6004 	str.w	r6, [r9, #4]

  for(i = 0; i < 16; i++){                                         //repeat same process but with 16 random mask
    random_mask = (rand() % 65536);                                //values, the random function is seeded with a
    CM3DS_MPS2_gpio_MaskedWrite(CM3DS_MPS2_GPIO0, 0xFFFF, random_mask);    //#define at the top of the program called RANDOM_NUMBER
    if((CM3DS_MPS2_GPIO0->DATA & datamask) != (0xFFFF & random_mask & datamask)) //can be easily changed to perform tests on 16
      err_code |= (1 << i);                                 // more different random numbers
     8ea:	f04f 0a01 	mov.w	sl, #1
  srand(RANDOM_NUMBER);
     8ee:	f000 ff2f 	bl	1750 <srand>
  err_code = 0;
     8f2:	46b0      	mov	r8, r6
    random_mask = (rand() % 65536);                                //values, the random function is seeded with a
     8f4:	f000 ff5a 	bl	17ac <rand>
     8f8:	4604      	mov	r4, r0
     8fa:	4263      	negs	r3, r4
     8fc:	b29b      	uxth	r3, r3
     8fe:	b2a4      	uxth	r4, r4
     900:	bf58      	it	pl
     902:	425c      	negpl	r4, r3
    CM3DS_MPS2_gpio_MaskedWrite(CM3DS_MPS2_GPIO0, 0xFFFF, random_mask);    //#define at the top of the program called RANDOM_NUMBER
     904:	f64f 71ff 	movw	r1, #65535	; 0xffff
     908:	4622      	mov	r2, r4
     90a:	4845      	ldr	r0, [pc, #276]	; (a20 <GPIO_Mask_OP+0x210>)
     90c:	f000 fa42 	bl	d94 <CM3DS_MPS2_gpio_MaskedWrite>
    if((CM3DS_MPS2_GPIO0->DATA & datamask) != (0xFFFF & random_mask & datamask)) //can be easily changed to perform tests on 16
     910:	f8d9 2000 	ldr.w	r2, [r9]
     914:	6829      	ldr	r1, [r5, #0]
     916:	682b      	ldr	r3, [r5, #0]
     918:	ea02 0c01 	and.w	ip, r2, r1
     91c:	4023      	ands	r3, r4
     91e:	b29b      	uxth	r3, r3
     920:	459c      	cmp	ip, r3
      err_code |= (1 << i);                                 // more different random numbers
     922:	bf18      	it	ne
     924:	fa0a f306 	lslne.w	r3, sl, r6
    CM3DS_MPS2_gpio_MaskedWrite(CM3DS_MPS2_GPIO0, 0x0000, random_mask);
     928:	4622      	mov	r2, r4
     92a:	f04f 0100 	mov.w	r1, #0
     92e:	483c      	ldr	r0, [pc, #240]	; (a20 <GPIO_Mask_OP+0x210>)
  for(i = 0; i < 16; i++){                                         //repeat same process but with 16 random mask
     930:	f106 0601 	add.w	r6, r6, #1
      err_code |= (1 << i);                                 // more different random numbers
     934:	bf18      	it	ne
     936:	ea48 0803 	orrne.w	r8, r8, r3
    CM3DS_MPS2_gpio_MaskedWrite(CM3DS_MPS2_GPIO0, 0x0000, random_mask);
     93a:	f000 fa2b 	bl	d94 <CM3DS_MPS2_gpio_MaskedWrite>
  for(i = 0; i < 16; i++){                                         //repeat same process but with 16 random mask
     93e:	2e10      	cmp	r6, #16
     940:	d1d8      	bne.n	8f4 <GPIO_Mask_OP+0xe4>
  }

  CM3DS_MPS2_GPIO0->DATAOUT = 0;
     942:	2300      	movs	r3, #0
     944:	f8c9 3004 	str.w	r3, [r9, #4]
  uint32_t i = 0, random_mask = 0, exp_value = 0, random_value, prev_masks[2] = { 0 }, mask = 0;
     948:	469a      	mov	sl, r3
     94a:	4699      	mov	r9, r3
     94c:	469b      	mov	fp, r3

  mask = 0;

  for(i = 0; i < 16; i++){
                                                            //repeat same process but with 16 random mask values,
    random_mask = (rand() % 65536);                         //which are only cleared every other iteration so that
     94e:	f000 ff2d 	bl	17ac <rand>
     952:	4242      	negs	r2, r0
     954:	b292      	uxth	r2, r2
     956:	b284      	uxth	r4, r0
     958:	bf58      	it	pl
     95a:	4254      	negpl	r4, r2
    random_value = (rand() % 65536);                        //they accumulate, the first value is outputted using
     95c:	f000 ff26 	bl	17ac <rand>
     960:	4242      	negs	r2, r0
     962:	b292      	uxth	r2, r2
     964:	b281      	uxth	r1, r0
     966:	bf58      	it	pl
     968:	4251      	negpl	r1, r2
                                                            //masked access and then not cleared then a second value
    if(prev_masks[0] == 0) prev_masks[0] = random_mask;     //is outputted using another mask and then the resulting
     96a:	ea81 0c0b 	eor.w	ip, r1, fp
     96e:	ea0c 0c04 	and.w	ip, ip, r4
    else prev_masks[1] = random_mask;                       //output is then checked against the expected output

    exp_value = ((random_mask & random_value) | (exp_value & ~random_mask));

    CM3DS_MPS2_gpio_MaskedWrite(CM3DS_MPS2_GPIO0, random_value, random_mask);
     972:	4622      	mov	r2, r4
     974:	482a      	ldr	r0, [pc, #168]	; (a20 <GPIO_Mask_OP+0x210>)
    exp_value = ((random_mask & random_value) | (exp_value & ~random_mask));
     976:	ea8b 0b0c 	eor.w	fp, fp, ip
    if(prev_masks[0] == 0) prev_masks[0] = random_mask;     //is outputted using another mask and then the resulting
     97a:	f1b9 0f00 	cmp.w	r9, #0
     97e:	d12a      	bne.n	9d6 <GPIO_Mask_OP+0x1c6>
    CM3DS_MPS2_gpio_MaskedWrite(CM3DS_MPS2_GPIO0, random_value, random_mask);
     980:	f000 fa08 	bl	d94 <CM3DS_MPS2_gpio_MaskedWrite>

    if((CM3DS_MPS2_GPIO0->DATA & datamask) != (exp_value & datamask))
     984:	4b26      	ldr	r3, [pc, #152]	; (a20 <GPIO_Mask_OP+0x210>)
    if(prev_masks[0] == 0) prev_masks[0] = random_mask;     //is outputted using another mask and then the resulting
     986:	46a1      	mov	r9, r4
    if((CM3DS_MPS2_GPIO0->DATA & datamask) != (exp_value & datamask))
     988:	6819      	ldr	r1, [r3, #0]
     98a:	6828      	ldr	r0, [r5, #0]
     98c:	682a      	ldr	r2, [r5, #0]
     98e:	4001      	ands	r1, r0
     990:	ea02 020b 	and.w	r2, r2, fp
     994:	4291      	cmp	r1, r2
     996:	d003      	beq.n	9a0 <GPIO_Mask_OP+0x190>
      err_code |= (1 << (i + 16));
     998:	2201      	movs	r2, #1
     99a:	40b2      	lsls	r2, r6
     99c:	ea48 0802 	orr.w	r8, r8, r2

    /* For every two non-zero mask writes taken place,
    reset the data using the stored mask value and
    clear the exp_value back to 0 */
    if((prev_masks[0] != 0) && (prev_masks[1] != 0)){
     9a0:	f1b9 0f00 	cmp.w	r9, #0
     9a4:	d123      	bne.n	9ee <GPIO_Mask_OP+0x1de>
  for(i = 0; i < 16; i++){
     9a6:	3601      	adds	r6, #1
     9a8:	2e20      	cmp	r6, #32
     9aa:	d1d0      	bne.n	94e <GPIO_Mask_OP+0x13e>
      prev_masks[1] = 0;
      exp_value = 0;
    }
  }

  if(!err_code) puts("Stage 4b Random Masked Output Tests Passed Successfully\n");
     9ac:	f1b8 0f00 	cmp.w	r8, #0
     9b0:	d109      	bne.n	9c6 <GPIO_Mask_OP+0x1b6>
     9b2:	4822      	ldr	r0, [pc, #136]	; (a3c <GPIO_Mask_OP+0x22c>)
     9b4:	f000 fec4 	bl	1740 <puts>
    printf("\nStage 4b Random Masked Output Tests Failed, Error Code: (0x%x)\n", err_code);
    err_code_all |= 2;
    }


  if(!err_code_all) puts("\nAll Masked Output Tests Passed Successfully\n");
     9b8:	b94f      	cbnz	r7, 9ce <GPIO_Mask_OP+0x1be>
     9ba:	4821      	ldr	r0, [pc, #132]	; (a40 <GPIO_Mask_OP+0x230>)
     9bc:	f000 fec0 	bl	1740 <puts>

  if(!err_code_all) return 0;
  else return 4;
}
     9c0:	4638      	mov	r0, r7
     9c2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    printf("\nStage 4b Random Masked Output Tests Failed, Error Code: (0x%x)\n", err_code);
     9c6:	4641      	mov	r1, r8
     9c8:	481e      	ldr	r0, [pc, #120]	; (a44 <GPIO_Mask_OP+0x234>)
     9ca:	f000 fe33 	bl	1634 <iprintf>
  else return 4;
     9ce:	2704      	movs	r7, #4
}
     9d0:	4638      	mov	r0, r7
     9d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    CM3DS_MPS2_gpio_MaskedWrite(CM3DS_MPS2_GPIO0, random_value, random_mask);
     9d6:	f000 f9dd 	bl	d94 <CM3DS_MPS2_gpio_MaskedWrite>
    if((CM3DS_MPS2_GPIO0->DATA & datamask) != (exp_value & datamask))
     9da:	4b11      	ldr	r3, [pc, #68]	; (a20 <GPIO_Mask_OP+0x210>)
    else prev_masks[1] = random_mask;                       //output is then checked against the expected output
     9dc:	46a2      	mov	sl, r4
    if((CM3DS_MPS2_GPIO0->DATA & datamask) != (exp_value & datamask))
     9de:	6819      	ldr	r1, [r3, #0]
     9e0:	6828      	ldr	r0, [r5, #0]
     9e2:	682a      	ldr	r2, [r5, #0]
     9e4:	4001      	ands	r1, r0
     9e6:	ea0b 0202 	and.w	r2, fp, r2
     9ea:	4291      	cmp	r1, r2
     9ec:	d1d4      	bne.n	998 <GPIO_Mask_OP+0x188>
    if((prev_masks[0] != 0) && (prev_masks[1] != 0)){
     9ee:	f1ba 0f00 	cmp.w	sl, #0
     9f2:	d0d8      	beq.n	9a6 <GPIO_Mask_OP+0x196>
      CM3DS_MPS2_gpio_MaskedWrite(CM3DS_MPS2_GPIO0, 0x0000, prev_masks[0]);
     9f4:	464a      	mov	r2, r9
     9f6:	2100      	movs	r1, #0
     9f8:	4809      	ldr	r0, [pc, #36]	; (a20 <GPIO_Mask_OP+0x210>)
     9fa:	f000 f9cb 	bl	d94 <CM3DS_MPS2_gpio_MaskedWrite>
      CM3DS_MPS2_gpio_MaskedWrite(CM3DS_MPS2_GPIO0, 0x0000, prev_masks[1]);
     9fe:	4652      	mov	r2, sl
      prev_masks[1] = 0;
     a00:	f04f 0a00 	mov.w	sl, #0
      CM3DS_MPS2_gpio_MaskedWrite(CM3DS_MPS2_GPIO0, 0x0000, prev_masks[1]);
     a04:	4806      	ldr	r0, [pc, #24]	; (a20 <GPIO_Mask_OP+0x210>)
     a06:	4651      	mov	r1, sl
     a08:	f000 f9c4 	bl	d94 <CM3DS_MPS2_gpio_MaskedWrite>
      prev_masks[0] = 0;
     a0c:	46d1      	mov	r9, sl
      exp_value = 0;
     a0e:	46d3      	mov	fp, sl
     a10:	e7c9      	b.n	9a6 <GPIO_Mask_OP+0x196>
    printf("\nStage 4a Deterministic Masked Output Tests Failed, Error Code: (0x%x)\n", err_code);
     a12:	4639      	mov	r1, r7
     a14:	480c      	ldr	r0, [pc, #48]	; (a48 <GPIO_Mask_OP+0x238>)
     a16:	f000 fe0d 	bl	1634 <iprintf>
    err_code_all |= 1;
     a1a:	2701      	movs	r7, #1
     a1c:	e75c      	b.n	8d8 <GPIO_Mask_OP+0xc8>
     a1e:	bf00      	nop
     a20:	40010000 	.word	0x40010000
     a24:	00002e28 	.word	0x00002e28
     a28:	00002e4c 	.word	0x00002e4c
     a2c:	20000000 	.word	0x20000000
     a30:	00002e84 	.word	0x00002e84
     a34:	00002f0c 	.word	0x00002f0c
     a38:	02d5c3e1 	.word	0x02d5c3e1
     a3c:	00002f3c 	.word	0x00002f3c
     a40:	00002fbc 	.word	0x00002fbc
     a44:	00002f78 	.word	0x00002f78
     a48:	00002ec4 	.word	0x00002ec4

00000a4c <PORT0_COMB_Handler>:
//0 = undefined, 1 = rising edge, 2 = high level, 3 = falling edge, 4 = low level

void PORT0_COMB_Handler(void)
{

  if((CM3DS_MPS2_GPIO0->INTPOLSET)){
     a4c:	4a31      	ldr	r2, [pc, #196]	; (b14 <PORT0_COMB_Handler+0xc8>)
{
     a4e:	b470      	push	{r4, r5, r6}
  if((CM3DS_MPS2_GPIO0->INTPOLSET)){
     a50:	6b13      	ldr	r3, [r2, #48]	; 0x30
     a52:	b1bb      	cbz	r3, a84 <PORT0_COMB_Handler+0x38>
    if((CM3DS_MPS2_GPIO0->INTTYPESET)){
     a54:	6a90      	ldr	r0, [r2, #40]	; 0x28
     a56:	2800      	cmp	r0, #0
     a58:	d042      	beq.n	ae0 <PORT0_COMB_Handler+0x94>
      if((CM3DS_MPS2_GPIO0->DATA & datamask) == ((data |= (1 << N)) & datamask))
     a5a:	2501      	movs	r5, #1
     a5c:	4b2e      	ldr	r3, [pc, #184]	; (b18 <PORT0_COMB_Handler+0xcc>)
     a5e:	4c2f      	ldr	r4, [pc, #188]	; (b1c <PORT0_COMB_Handler+0xd0>)
     a60:	6819      	ldr	r1, [r3, #0]
     a62:	6810      	ldr	r0, [r2, #0]
     a64:	6822      	ldr	r2, [r4, #0]
     a66:	6c5e      	ldr	r6, [r3, #68]	; 0x44
     a68:	4010      	ands	r0, r2
     a6a:	fa05 f201 	lsl.w	r2, r5, r1
     a6e:	4332      	orrs	r2, r6
     a70:	645a      	str	r2, [r3, #68]	; 0x44
     a72:	6821      	ldr	r1, [r4, #0]
     a74:	400a      	ands	r2, r1
     a76:	4290      	cmp	r0, r2
     a78:	d046      	beq.n	b08 <PORT0_COMB_Handler+0xbc>
        CM3DS_MPS2_GPIO0->DATAOUT = 0xFFFF;
      }
    }
  }
  CM3DS_MPS2_gpio_IntClear(CM3DS_MPS2_GPIO0, N);
}
     a7a:	bc70      	pop	{r4, r5, r6}
  CM3DS_MPS2_gpio_IntClear(CM3DS_MPS2_GPIO0, N);
     a7c:	6819      	ldr	r1, [r3, #0]
     a7e:	4825      	ldr	r0, [pc, #148]	; (b14 <PORT0_COMB_Handler+0xc8>)
     a80:	f000 b95e 	b.w	d40 <CM3DS_MPS2_gpio_IntClear>
    if((CM3DS_MPS2_GPIO0->INTTYPESET)){
     a84:	6a93      	ldr	r3, [r2, #40]	; 0x28
     a86:	b1ab      	cbz	r3, ab4 <PORT0_COMB_Handler+0x68>
      if((CM3DS_MPS2_GPIO0->DATA & datamask) == ((data &= ~(1 << N)) & datamask)) intstatus[N] = 3;       /*falling edge*/
     a88:	2001      	movs	r0, #1
     a8a:	4b23      	ldr	r3, [pc, #140]	; (b18 <PORT0_COMB_Handler+0xcc>)
     a8c:	4c23      	ldr	r4, [pc, #140]	; (b1c <PORT0_COMB_Handler+0xd0>)
     a8e:	681d      	ldr	r5, [r3, #0]
     a90:	6811      	ldr	r1, [r2, #0]
     a92:	6822      	ldr	r2, [r4, #0]
     a94:	40a8      	lsls	r0, r5
     a96:	4011      	ands	r1, r2
     a98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
     a9a:	ea22 0200 	bic.w	r2, r2, r0
     a9e:	645a      	str	r2, [r3, #68]	; 0x44
     aa0:	6820      	ldr	r0, [r4, #0]
     aa2:	4002      	ands	r2, r0
     aa4:	4291      	cmp	r1, r2
     aa6:	d1e8      	bne.n	a7a <PORT0_COMB_Handler+0x2e>
     aa8:	2103      	movs	r1, #3
     aaa:	681a      	ldr	r2, [r3, #0]
     aac:	eb03 0282 	add.w	r2, r3, r2, lsl #2
     ab0:	6051      	str	r1, [r2, #4]
     ab2:	e7e2      	b.n	a7a <PORT0_COMB_Handler+0x2e>
      if((CM3DS_MPS2_GPIO0->DATA & datamask) == ((0xFFFF ^ (1 << N)) & datamask)){
     ab4:	4c19      	ldr	r4, [pc, #100]	; (b1c <PORT0_COMB_Handler+0xd0>)
     ab6:	6810      	ldr	r0, [r2, #0]
     ab8:	6821      	ldr	r1, [r4, #0]
     aba:	f64f 75ff 	movw	r5, #65535	; 0xffff
     abe:	4008      	ands	r0, r1
     ac0:	2101      	movs	r1, #1
     ac2:	4b15      	ldr	r3, [pc, #84]	; (b18 <PORT0_COMB_Handler+0xcc>)
     ac4:	681e      	ldr	r6, [r3, #0]
     ac6:	6824      	ldr	r4, [r4, #0]
     ac8:	40b1      	lsls	r1, r6
     aca:	4069      	eors	r1, r5
     acc:	4021      	ands	r1, r4
     ace:	4288      	cmp	r0, r1
     ad0:	d1d3      	bne.n	a7a <PORT0_COMB_Handler+0x2e>
        intstatus[N] = 4;                                                   /*low level*/
     ad2:	2004      	movs	r0, #4
     ad4:	6819      	ldr	r1, [r3, #0]
     ad6:	eb03 0181 	add.w	r1, r3, r1, lsl #2
     ada:	6048      	str	r0, [r1, #4]
        CM3DS_MPS2_GPIO0->DATAOUT = 0xFFFF;
     adc:	6055      	str	r5, [r2, #4]
     ade:	e7cc      	b.n	a7a <PORT0_COMB_Handler+0x2e>
      if((CM3DS_MPS2_GPIO0->DATA & datamask) == ((1 << N) & datamask)){
     ae0:	2101      	movs	r1, #1
     ae2:	4d0e      	ldr	r5, [pc, #56]	; (b1c <PORT0_COMB_Handler+0xd0>)
     ae4:	6814      	ldr	r4, [r2, #0]
     ae6:	4b0c      	ldr	r3, [pc, #48]	; (b18 <PORT0_COMB_Handler+0xcc>)
     ae8:	682e      	ldr	r6, [r5, #0]
     aea:	ea04 0c06 	and.w	ip, r4, r6
     aee:	681e      	ldr	r6, [r3, #0]
     af0:	682c      	ldr	r4, [r5, #0]
     af2:	40b1      	lsls	r1, r6
     af4:	4021      	ands	r1, r4
     af6:	458c      	cmp	ip, r1
     af8:	d1bf      	bne.n	a7a <PORT0_COMB_Handler+0x2e>
        intstatus[N] = 2;                                                   /*high level*/
     afa:	2402      	movs	r4, #2
     afc:	6819      	ldr	r1, [r3, #0]
     afe:	eb03 0181 	add.w	r1, r3, r1, lsl #2
     b02:	604c      	str	r4, [r1, #4]
        CM3DS_MPS2_GPIO0->DATAOUT = 0x0000;
     b04:	6050      	str	r0, [r2, #4]
     b06:	e7b8      	b.n	a7a <PORT0_COMB_Handler+0x2e>
        intstatus[N] = 1;                                                 /*rising edge*/
     b08:	681a      	ldr	r2, [r3, #0]
     b0a:	eb03 0282 	add.w	r2, r3, r2, lsl #2
     b0e:	6055      	str	r5, [r2, #4]
     b10:	e7b3      	b.n	a7a <PORT0_COMB_Handler+0x2e>
     b12:	bf00      	nop
     b14:	40010000 	.word	0x40010000
     b18:	2000006c 	.word	0x2000006c
     b1c:	20000000 	.word	0x20000000

00000b20 <main>:
{
     b20:	b510      	push	{r4, lr}
  UartStdOutInit();
     b22:	f000 f845 	bl	bb0 <UartStdOutInit>
  puts("Cortex-M3 DesignStart - GPIO Driver Test - revision $Revision: 242484 $\n");
     b26:	4815      	ldr	r0, [pc, #84]	; (b7c <main+0x5c>)
     b28:	f000 fe0a 	bl	1740 <puts>
  gpio_id = HW8_REG(CM3DS_MPS2_GPIO0_BASE  + 0xFE8) & 0x07;
     b2c:	4b14      	ldr	r3, [pc, #80]	; (b80 <main+0x60>)
  if ((HW32_REG(CM3DS_MPS2_GPIO0_BASE + 0xFE0) != 0x20) ||
     b2e:	4a15      	ldr	r2, [pc, #84]	; (b84 <main+0x64>)
  gpio_id = HW8_REG(CM3DS_MPS2_GPIO0_BASE  + 0xFE8) & 0x07;
     b30:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
  if ((HW32_REG(CM3DS_MPS2_GPIO0_BASE + 0xFE0) != 0x20) ||
     b34:	f8d2 1fe0 	ldr.w	r1, [r2, #4064]	; 0xfe0
     b38:	2920      	cmp	r1, #32
     b3a:	d103      	bne.n	b44 <main+0x24>
      (HW32_REG(CM3DS_MPS2_GPIO0_BASE + 0xFE4) != 0xB8) ||
     b3c:	f8d2 2fe4 	ldr.w	r2, [r2, #4068]	; 0xfe4
  if ((HW32_REG(CM3DS_MPS2_GPIO0_BASE + 0xFE0) != 0x20) ||
     b40:	2ab8      	cmp	r2, #184	; 0xb8
     b42:	d007      	beq.n	b54 <main+0x34>
    puts ("GPIO 0 not present. Test skipped.");
     b44:	4810      	ldr	r0, [pc, #64]	; (b88 <main+0x68>)
     b46:	f000 fdfb 	bl	1740 <puts>
    return 0;}
     b4a:	2400      	movs	r4, #0
    UartEndSimulation();
     b4c:	f000 f848 	bl	be0 <UartEndSimulation>
}
     b50:	4620      	mov	r0, r4
     b52:	bd10      	pop	{r4, pc}
     b54:	b2db      	uxtb	r3, r3
      (HW32_REG(CM3DS_MPS2_GPIO0_BASE + 0xFE4) != 0xB8) ||
     b56:	f003 0307 	and.w	r3, r3, #7
     b5a:	2b03      	cmp	r3, #3
     b5c:	d1f2      	bne.n	b44 <main+0x24>
  result |= GPIO_AltFuncEN();
     b5e:	f7ff fc01 	bl	364 <GPIO_AltFuncEN>
  if(result == 0) {
     b62:	4604      	mov	r4, r0
     b64:	b130      	cbz	r0, b74 <main+0x54>
    printf("** TEST FAILED **, Error code: (0x%x)\n", result);
     b66:	4601      	mov	r1, r0
     b68:	4808      	ldr	r0, [pc, #32]	; (b8c <main+0x6c>)
     b6a:	f000 fd63 	bl	1634 <iprintf>
  UartEndSimulation();
     b6e:	f000 f837 	bl	be0 <UartEndSimulation>
  return result;
     b72:	e7ed      	b.n	b50 <main+0x30>
    puts("** TEST PASSED **\n");
     b74:	4806      	ldr	r0, [pc, #24]	; (b90 <main+0x70>)
     b76:	f000 fde3 	bl	1740 <puts>
     b7a:	e7f8      	b.n	b6e <main+0x4e>
     b7c:	00002b38 	.word	0x00002b38
     b80:	40010f00 	.word	0x40010f00
     b84:	40010000 	.word	0x40010000
     b88:	00002b84 	.word	0x00002b84
     b8c:	00002bbc 	.word	0x00002bbc
     b90:	00002ba8 	.word	0x00002ba8

00000b94 <_write>:
#include <sys/stat.h>

extern unsigned char UartPutc(unsigned char my_ch);

__attribute__ ((used))  int _write (int fd, char *ptr, int len)
{
     b94:	b570      	push	{r4, r5, r6, lr}
  size_t i;
  for (i=0; i<len;i++) {
     b96:	4616      	mov	r6, r2
     b98:	b13a      	cbz	r2, baa <_write+0x16>
     b9a:	1e4c      	subs	r4, r1, #1
     b9c:	18a5      	adds	r5, r4, r2
    UartPutc(ptr[i]); // call character output function
     b9e:	f814 0f01 	ldrb.w	r0, [r4, #1]!
     ba2:	f000 f80d 	bl	bc0 <UartPutc>
  for (i=0; i<len;i++) {
     ba6:	42ac      	cmp	r4, r5
     ba8:	d1f9      	bne.n	b9e <_write+0xa>
    }
  return len;
}
     baa:	4630      	mov	r0, r6
     bac:	bd70      	pop	{r4, r5, r6, pc}
     bae:	bf00      	nop

00000bb0 <UartStdOutInit>:
#else
// Simulation

void UartStdOutInit(void)
{
  CM3DS_MPS2_UART0->BAUDDIV = 16;
     bb0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
     bb4:	2110      	movs	r1, #16
  CM3DS_MPS2_UART0->CTRL    = 0x41; // High speed test mode, TX only
     bb6:	2241      	movs	r2, #65	; 0x41
  CM3DS_MPS2_UART0->BAUDDIV = 16;
     bb8:	6119      	str	r1, [r3, #16]
  CM3DS_MPS2_UART0->CTRL    = 0x41; // High speed test mode, TX only
     bba:	609a      	str	r2, [r3, #8]
//  CM3DS_MPS2_GPIO1->ALTFUNCSET = (1<<5);
  return;
}
     bbc:	4770      	bx	lr
     bbe:	bf00      	nop

00000bc0 <UartPutc>:
// Output a character
unsigned char UartPutc(unsigned char my_ch)
{
  while ((CM3DS_MPS2_UART0->STATE & 1)); // Wait if Transmit Holding register is full
     bc0:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
     bc4:	6853      	ldr	r3, [r2, #4]
     bc6:	07db      	lsls	r3, r3, #31
     bc8:	d4fc      	bmi.n	bc4 <UartPutc+0x4>
  CM3DS_MPS2_UART0->DATA = my_ch; // write to transmit holding register
     bca:	6010      	str	r0, [r2, #0]
  return (my_ch);
}
     bcc:	4770      	bx	lr
     bce:	bf00      	nop

00000bd0 <UartGetc>:
// Get a character
unsigned char UartGetc(void)
{
  while ((CM3DS_MPS2_UART0->STATE & 2)==0); // Wait if Receive Holding register is empty
     bd0:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
     bd4:	6853      	ldr	r3, [r2, #4]
     bd6:	079b      	lsls	r3, r3, #30
     bd8:	d5fc      	bpl.n	bd4 <UartGetc+0x4>
  return (CM3DS_MPS2_UART0->DATA);
     bda:	6810      	ldr	r0, [r2, #0]
}
     bdc:	b2c0      	uxtb	r0, r0
     bde:	4770      	bx	lr

00000be0 <UartEndSimulation>:
  while ((CM3DS_MPS2_UART0->STATE & 1)); // Wait if Transmit Holding register is full
     be0:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
     be4:	6853      	ldr	r3, [r2, #4]
     be6:	07db      	lsls	r3, r3, #31
     be8:	d4fc      	bmi.n	be4 <UartEndSimulation+0x4>
  CM3DS_MPS2_UART0->DATA = my_ch; // write to transmit holding register
     bea:	2304      	movs	r3, #4
     bec:	6013      	str	r3, [r2, #0]

void UartEndSimulation(void)
{
  UartPutc((char) 0x4); // End of simulation
  while(1);
     bee:	e7fe      	b.n	bee <UartEndSimulation+0xe>

00000bf0 <CM3DS_MPS2_timer_EnableIRQ>:
 * @brief  Enable the microcontroller timer interrupts.
 */

 void CM3DS_MPS2_timer_EnableIRQ(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER)
 {
       CM3DS_MPS2_TIMER->CTRL |= CM3DS_MPS2_TIMER_CTRL_IRQEN_Msk;
     bf0:	6803      	ldr	r3, [r0, #0]
     bf2:	f043 0308 	orr.w	r3, r3, #8
     bf6:	6003      	str	r3, [r0, #0]
 }
     bf8:	4770      	bx	lr
     bfa:	bf00      	nop

00000bfc <CM3DS_MPS2_timer_DisableIRQ>:
 * @brief  Disable the microcontroller timer interrutps.
 */

 void CM3DS_MPS2_timer_DisableIRQ(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER)
 {
       CM3DS_MPS2_TIMER->CTRL &= ~CM3DS_MPS2_TIMER_CTRL_IRQEN_Msk;
     bfc:	6803      	ldr	r3, [r0, #0]
     bfe:	f023 0308 	bic.w	r3, r3, #8
     c02:	6003      	str	r3, [r0, #0]
 }
     c04:	4770      	bx	lr
     c06:	bf00      	nop

00000c08 <CM3DS_MPS2_timer_StartTimer>:
 * @brief  Start the Timer.
 */

 void CM3DS_MPS2_timer_StartTimer(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER)
 {
       CM3DS_MPS2_TIMER->CTRL |= CM3DS_MPS2_TIMER_CTRL_EN_Msk;
     c08:	6803      	ldr	r3, [r0, #0]
     c0a:	f043 0301 	orr.w	r3, r3, #1
     c0e:	6003      	str	r3, [r0, #0]
 }
     c10:	4770      	bx	lr
     c12:	bf00      	nop

00000c14 <CM3DS_MPS2_timer_StopTimer>:
 * @brief  Stop the Timer.
 */

 void CM3DS_MPS2_timer_StopTimer(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER)
 {
       CM3DS_MPS2_TIMER->CTRL &= ~CM3DS_MPS2_TIMER_CTRL_EN_Msk;
     c14:	6803      	ldr	r3, [r0, #0]
     c16:	f023 0301 	bic.w	r3, r3, #1
     c1a:	6003      	str	r3, [r0, #0]
 }
     c1c:	4770      	bx	lr
     c1e:	bf00      	nop

00000c20 <CM3DS_MPS2_timer_GetValue>:
 * @brief  Returns the current value of the timer.
 */

 uint32_t CM3DS_MPS2_timer_GetValue(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER)
 {
       return CM3DS_MPS2_TIMER->VALUE;
     c20:	6840      	ldr	r0, [r0, #4]
 }
     c22:	4770      	bx	lr

00000c24 <CM3DS_MPS2_timer_SetValue>:
 * @brief  Sets the timer to the specified value.
 */

 void CM3DS_MPS2_timer_SetValue(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER, uint32_t value)
 {
       CM3DS_MPS2_TIMER->VALUE = value;
     c24:	6041      	str	r1, [r0, #4]
 }
     c26:	4770      	bx	lr

00000c28 <CM3DS_MPS2_timer_GetReload>:
 * @brief  Returns the reload value of the timer. The reload value is the value which the timer is set to after an underflow occurs.
 */

 uint32_t CM3DS_MPS2_timer_GetReload(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER)
 {
       return CM3DS_MPS2_TIMER->RELOAD;
     c28:	6880      	ldr	r0, [r0, #8]
 }
     c2a:	4770      	bx	lr

00000c2c <CM3DS_MPS2_timer_SetReload>:
 * @brief  Sets the reload value of the timer to the specified value. The reload value is the value which the timer is set to after an underflow occurs.
 */

 void CM3DS_MPS2_timer_SetReload(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER, uint32_t value)
 {
       CM3DS_MPS2_TIMER->RELOAD = value;
     c2c:	6081      	str	r1, [r0, #8]
 }
     c2e:	4770      	bx	lr

00000c30 <CM3DS_MPS2_timer_ClearIRQ>:
 * @brief  Clears the timer IRQ if set.
 */

 void CM3DS_MPS2_timer_ClearIRQ(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER)
 {
       CM3DS_MPS2_TIMER->INTCLEAR = CM3DS_MPS2_TIMER_INTCLEAR_Msk;
     c30:	2301      	movs	r3, #1
     c32:	60c3      	str	r3, [r0, #12]
 }
     c34:	4770      	bx	lr
     c36:	bf00      	nop

00000c38 <CM3DS_MPS2_timer_StatusIRQ>:
 * @brief  Returns the IRQ status of the timer in question.
 */

 uint32_t  CM3DS_MPS2_timer_StatusIRQ(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER)
 {
       return CM3DS_MPS2_TIMER->INTSTATUS;
     c38:	68c0      	ldr	r0, [r0, #12]
 }
     c3a:	4770      	bx	lr

00000c3c <CM3DS_MPS2_timer_Init_IntClock>:
 */

  void CM3DS_MPS2_timer_Init_IntClock(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER, uint32_t reload,
 uint32_t irq_en)
 {
       CM3DS_MPS2_TIMER->CTRL = 0;
     c3c:	2300      	movs	r3, #0
     c3e:	6003      	str	r3, [r0, #0]
       CM3DS_MPS2_TIMER->VALUE = reload;
     c40:	6041      	str	r1, [r0, #4]
       CM3DS_MPS2_TIMER->RELOAD = reload;
     c42:	6081      	str	r1, [r0, #8]
       if (irq_en!=0)                                                                          /* non zero - enable IRQ */
     c44:	b112      	cbz	r2, c4c <CM3DS_MPS2_timer_Init_IntClock+0x10>
         CM3DS_MPS2_TIMER->CTRL = (CM3DS_MPS2_TIMER_CTRL_IRQEN_Msk | CM3DS_MPS2_TIMER_CTRL_EN_Msk);
     c46:	2309      	movs	r3, #9
     c48:	6003      	str	r3, [r0, #0]
     c4a:	4770      	bx	lr
       else{                                                                                   /* zero - do not enable IRQ */
         CM3DS_MPS2_TIMER->CTRL = ( CM3DS_MPS2_TIMER_CTRL_EN_Msk);                                       /* enable timer */
     c4c:	2301      	movs	r3, #1
     c4e:	6003      	str	r3, [r0, #0]
        }
 }
     c50:	4770      	bx	lr
     c52:	bf00      	nop

00000c54 <CM3DS_MPS2_timer_Init_ExtClock>:
 */

 void CM3DS_MPS2_timer_Init_ExtClock(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER, uint32_t reload,
 uint32_t irq_en)
 {
       CM3DS_MPS2_TIMER->CTRL = 0;
     c54:	2300      	movs	r3, #0
     c56:	6003      	str	r3, [r0, #0]
       CM3DS_MPS2_TIMER->VALUE = reload;
     c58:	6041      	str	r1, [r0, #4]
       CM3DS_MPS2_TIMER->RELOAD = reload;
     c5a:	6081      	str	r1, [r0, #8]
       if (irq_en!=0)                                                                                  /* non zero - enable IRQ */
     c5c:	b112      	cbz	r2, c64 <CM3DS_MPS2_timer_Init_ExtClock+0x10>
            CM3DS_MPS2_TIMER->CTRL = (CM3DS_MPS2_TIMER_CTRL_IRQEN_Msk |
     c5e:	230d      	movs	r3, #13
     c60:	6003      	str	r3, [r0, #0]
     c62:	4770      	bx	lr
                                   CM3DS_MPS2_TIMER_CTRL_SELEXTCLK_Msk |CM3DS_MPS2_TIMER_CTRL_EN_Msk);
       else  {                                                                                         /* zero - do not enable IRQ */
            CM3DS_MPS2_TIMER->CTRL = ( CM3DS_MPS2_TIMER_CTRL_EN_Msk |
     c64:	2305      	movs	r3, #5
     c66:	6003      	str	r3, [r0, #0]
                                    CM3DS_MPS2_TIMER_CTRL_SELEXTCLK_Msk);                                   /* enable timer */
         }
 }
     c68:	4770      	bx	lr
     c6a:	bf00      	nop

00000c6c <CM3DS_MPS2_timer_Init_ExtEnable>:
 */

 void CM3DS_MPS2_timer_Init_ExtEnable(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER, uint32_t reload,
 uint32_t irq_en)
 {
       CM3DS_MPS2_TIMER->CTRL = 0;
     c6c:	2300      	movs	r3, #0
     c6e:	6003      	str	r3, [r0, #0]
       CM3DS_MPS2_TIMER->VALUE = reload;
     c70:	6041      	str	r1, [r0, #4]
       CM3DS_MPS2_TIMER->RELOAD = reload;
     c72:	6081      	str	r1, [r0, #8]
       if (irq_en!=0)                                                                                  /* non zero - enable IRQ */
     c74:	b112      	cbz	r2, c7c <CM3DS_MPS2_timer_Init_ExtEnable+0x10>
            CM3DS_MPS2_TIMER->CTRL = (CM3DS_MPS2_TIMER_CTRL_IRQEN_Msk |
     c76:	230b      	movs	r3, #11
     c78:	6003      	str	r3, [r0, #0]
     c7a:	4770      	bx	lr
                                   CM3DS_MPS2_TIMER_CTRL_SELEXTEN_Msk | CM3DS_MPS2_TIMER_CTRL_EN_Msk);
       else  {                                                                                         /* zero - do not enable IRQ */
            CM3DS_MPS2_TIMER->CTRL = ( CM3DS_MPS2_TIMER_CTRL_EN_Msk |
     c7c:	2303      	movs	r3, #3
     c7e:	6003      	str	r3, [r0, #0]
                                    CM3DS_MPS2_TIMER_CTRL_SELEXTEN_Msk);                                    /* enable timer */
         }
 }
     c80:	4770      	bx	lr
     c82:	bf00      	nop

00000c84 <CM3DS_MPS2_uart_init>:
 uint32_t CM3DS_MPS2_uart_init(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART, uint32_t divider, uint32_t tx_en,
                           uint32_t rx_en, uint32_t tx_irq_en, uint32_t rx_irq_en, uint32_t tx_ovrirq_en, uint32_t rx_ovrirq_en)
 {
       uint32_t new_ctrl=0;

       if (tx_en!=0)        new_ctrl |= CM3DS_MPS2_UART_CTRL_TXEN_Msk;
     c84:	3a00      	subs	r2, #0
     c86:	bf18      	it	ne
     c88:	2201      	movne	r2, #1
       if (rx_en!=0)        new_ctrl |= CM3DS_MPS2_UART_CTRL_RXEN_Msk;
     c8a:	b10b      	cbz	r3, c90 <CM3DS_MPS2_uart_init+0xc>
     c8c:	f042 0202 	orr.w	r2, r2, #2
       if (tx_irq_en!=0)    new_ctrl |= CM3DS_MPS2_UART_CTRL_TXIRQEN_Msk;
     c90:	9b00      	ldr	r3, [sp, #0]
     c92:	b10b      	cbz	r3, c98 <CM3DS_MPS2_uart_init+0x14>
     c94:	f042 0204 	orr.w	r2, r2, #4
       if (rx_irq_en!=0)    new_ctrl |= CM3DS_MPS2_UART_CTRL_RXIRQEN_Msk;
     c98:	9b01      	ldr	r3, [sp, #4]
     c9a:	b10b      	cbz	r3, ca0 <CM3DS_MPS2_uart_init+0x1c>
     c9c:	f042 0208 	orr.w	r2, r2, #8
       if (tx_ovrirq_en!=0) new_ctrl |= CM3DS_MPS2_UART_CTRL_TXORIRQEN_Msk;
     ca0:	9b02      	ldr	r3, [sp, #8]
     ca2:	b10b      	cbz	r3, ca8 <CM3DS_MPS2_uart_init+0x24>
     ca4:	f042 0210 	orr.w	r2, r2, #16
       if (rx_ovrirq_en!=0) new_ctrl |= CM3DS_MPS2_UART_CTRL_RXORIRQEN_Msk;
     ca8:	9b03      	ldr	r3, [sp, #12]
     caa:	b10b      	cbz	r3, cb0 <CM3DS_MPS2_uart_init+0x2c>
     cac:	f042 0220 	orr.w	r2, r2, #32

       CM3DS_MPS2_UART->CTRL = 0;         /* Disable UART when changing configuration */
     cb0:	2300      	movs	r3, #0
     cb2:	6083      	str	r3, [r0, #8]
       CM3DS_MPS2_UART->BAUDDIV = divider;
     cb4:	6101      	str	r1, [r0, #16]
       CM3DS_MPS2_UART->CTRL = new_ctrl;  /* Update CTRL register to new value */
     cb6:	6082      	str	r2, [r0, #8]

       if((CM3DS_MPS2_UART->STATE & (CM3DS_MPS2_UART_STATE_RXOR_Msk | CM3DS_MPS2_UART_STATE_TXOR_Msk))) return 1;
     cb8:	6843      	ldr	r3, [r0, #4]
     cba:	f013 0f0c 	tst.w	r3, #12
       else return 0;
 }
     cbe:	bf14      	ite	ne
     cc0:	2001      	movne	r0, #1
     cc2:	2000      	moveq	r0, #0
     cc4:	4770      	bx	lr
     cc6:	bf00      	nop

00000cc8 <CM3DS_MPS2_uart_GetRxBufferFull>:
 * @brief  Returns whether the RX buffer is full.
 */

 uint32_t CM3DS_MPS2_uart_GetRxBufferFull(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART)
 {
        return ((CM3DS_MPS2_UART->STATE & CM3DS_MPS2_UART_STATE_RXBF_Msk)>> CM3DS_MPS2_UART_STATE_RXBF_Pos);
     cc8:	6840      	ldr	r0, [r0, #4]
 }
     cca:	f3c0 0040 	ubfx	r0, r0, #1, #1
     cce:	4770      	bx	lr

00000cd0 <CM3DS_MPS2_uart_GetTxBufferFull>:
 * @brief  Returns whether the TX buffer is full.
 */

 uint32_t CM3DS_MPS2_uart_GetTxBufferFull(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART)
 {
        return ((CM3DS_MPS2_UART->STATE & CM3DS_MPS2_UART_STATE_TXBF_Msk)>> CM3DS_MPS2_UART_STATE_TXBF_Pos);
     cd0:	6840      	ldr	r0, [r0, #4]
 }
     cd2:	f000 0001 	and.w	r0, r0, #1
     cd6:	4770      	bx	lr

00000cd8 <CM3DS_MPS2_uart_SendChar>:
 * @brief  Sends a character to the TX buffer for transmission.
 */

 void CM3DS_MPS2_uart_SendChar(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART, char txchar)
 {
       while(CM3DS_MPS2_UART->STATE & CM3DS_MPS2_UART_STATE_TXBF_Msk);
     cd8:	6843      	ldr	r3, [r0, #4]
     cda:	07db      	lsls	r3, r3, #31
     cdc:	d4fc      	bmi.n	cd8 <CM3DS_MPS2_uart_SendChar>
       CM3DS_MPS2_UART->DATA = (uint32_t)txchar;
     cde:	6001      	str	r1, [r0, #0]
 }
     ce0:	4770      	bx	lr
     ce2:	bf00      	nop

00000ce4 <CM3DS_MPS2_uart_ReceiveChar>:
 * @brief  returns the character from the RX buffer which has been received.
 */

 char CM3DS_MPS2_uart_ReceiveChar(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART)
 {
       while(!(CM3DS_MPS2_UART->STATE & CM3DS_MPS2_UART_STATE_RXBF_Msk));
     ce4:	6843      	ldr	r3, [r0, #4]
     ce6:	079b      	lsls	r3, r3, #30
     ce8:	d5fc      	bpl.n	ce4 <CM3DS_MPS2_uart_ReceiveChar>
       return (char)(CM3DS_MPS2_UART->DATA);
     cea:	6800      	ldr	r0, [r0, #0]
 }
     cec:	b2c0      	uxtb	r0, r0
     cee:	4770      	bx	lr

00000cf0 <CM3DS_MPS2_uart_GetOverrunStatus>:
 */


 uint32_t CM3DS_MPS2_uart_GetOverrunStatus(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART)
 {
        return ((CM3DS_MPS2_UART->STATE & (CM3DS_MPS2_UART_STATE_RXOR_Msk | CM3DS_MPS2_UART_STATE_TXOR_Msk))>>CM3DS_MPS2_UART_STATE_TXOR_Pos);
     cf0:	6840      	ldr	r0, [r0, #4]
 }
     cf2:	f3c0 0081 	ubfx	r0, r0, #2, #2
     cf6:	4770      	bx	lr

00000cf8 <CM3DS_MPS2_uart_ClearOverrunStatus>:
 * @brief  Clears the overrun status of both the RX & TX buffers and then returns the current overrun status.
 */

 uint32_t CM3DS_MPS2_uart_ClearOverrunStatus(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART)
 {
       CM3DS_MPS2_UART->STATE = (CM3DS_MPS2_UART_STATE_RXOR_Msk | CM3DS_MPS2_UART_STATE_TXOR_Msk);
     cf8:	230c      	movs	r3, #12
     cfa:	6043      	str	r3, [r0, #4]
        return ((CM3DS_MPS2_UART->STATE & (CM3DS_MPS2_UART_STATE_RXOR_Msk | CM3DS_MPS2_UART_STATE_TXOR_Msk))>>CM3DS_MPS2_UART_STATE_TXOR_Pos);
     cfc:	6840      	ldr	r0, [r0, #4]
 }
     cfe:	f3c0 0081 	ubfx	r0, r0, #2, #2
     d02:	4770      	bx	lr

00000d04 <CM3DS_MPS2_uart_GetBaudDivider>:
 * @brief  Returns the current UART Baud rate divider. Note that the Baud rate divider is the difference between the clock frequency and the Baud frequency.
 */

 uint32_t CM3DS_MPS2_uart_GetBaudDivider(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART)
 {
       return CM3DS_MPS2_UART->BAUDDIV;
     d04:	6900      	ldr	r0, [r0, #16]
 }
     d06:	4770      	bx	lr

00000d08 <CM3DS_MPS2_uart_GetTxIRQStatus>:
 * @brief  Returns the TX interrupt status.
 */

 uint32_t CM3DS_MPS2_uart_GetTxIRQStatus(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART)
 {
       return ((CM3DS_MPS2_UART->INTSTATUS & CM3DS_MPS2_UART_CTRL_TXIRQ_Msk)>>CM3DS_MPS2_UART_CTRL_TXIRQ_Pos);
     d08:	68c0      	ldr	r0, [r0, #12]
 }
     d0a:	f000 0001 	and.w	r0, r0, #1
     d0e:	4770      	bx	lr

00000d10 <CM3DS_MPS2_uart_GetRxIRQStatus>:
 * @brief  Returns the RX interrupt status.
 */

 uint32_t CM3DS_MPS2_uart_GetRxIRQStatus(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART)
 {
       return ((CM3DS_MPS2_UART->INTSTATUS & CM3DS_MPS2_UART_CTRL_RXIRQ_Msk)>>CM3DS_MPS2_UART_CTRL_RXIRQ_Pos);
     d10:	68c0      	ldr	r0, [r0, #12]
 }
     d12:	f3c0 0040 	ubfx	r0, r0, #1, #1
     d16:	4770      	bx	lr

00000d18 <CM3DS_MPS2_uart_ClearTxIRQ>:
 * @brief  Clears the TX buffer full interrupt status.
 */

 void CM3DS_MPS2_uart_ClearTxIRQ(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART)
 {
       CM3DS_MPS2_UART->INTCLEAR = CM3DS_MPS2_UART_CTRL_TXIRQ_Msk;
     d18:	2301      	movs	r3, #1
     d1a:	60c3      	str	r3, [r0, #12]
 }
     d1c:	4770      	bx	lr
     d1e:	bf00      	nop

00000d20 <CM3DS_MPS2_uart_ClearRxIRQ>:
 * @brief  Clears the RX interrupt status.
 */

 void CM3DS_MPS2_uart_ClearRxIRQ(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART)
 {
       CM3DS_MPS2_UART->INTCLEAR = CM3DS_MPS2_UART_CTRL_RXIRQ_Msk;
     d20:	2302      	movs	r3, #2
     d22:	60c3      	str	r3, [r0, #12]
 }
     d24:	4770      	bx	lr
     d26:	bf00      	nop

00000d28 <CM3DS_MPS2_gpio_SetOutEnable>:
 * @brief  Sets pins on a port as an output. Set the bit corresponding to the pin number to 1 for output i.e. Set bit 1 of outenable to 1 to set pin 1 as an output. This function is thread safe.
 */

 void CM3DS_MPS2_gpio_SetOutEnable(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO, uint32_t outenableset)
 {
       CM3DS_MPS2_GPIO->OUTENABLESET = outenableset;
     d28:	6101      	str	r1, [r0, #16]
 }
     d2a:	4770      	bx	lr

00000d2c <CM3DS_MPS2_gpio_ClrOutEnable>:
 * @brief  Sets pins on a port as an input. Set the bit corresponding to the pin number to 1 for input i.e. Set bit 1 of outenable to 1 to set pin 1 as an input. This function is thread safe.
 */

 void CM3DS_MPS2_gpio_ClrOutEnable(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO, uint32_t outenableclr)
 {
       CM3DS_MPS2_GPIO->OUTENABLECLR = outenableclr;
     d2c:	6141      	str	r1, [r0, #20]
 }
     d2e:	4770      	bx	lr

00000d30 <CM3DS_MPS2_gpio_GetOutEnable>:
 * @brief  returns a uint32_t which defines the whether pins on a port are set as inputs or outputs i.e. if bit 1 of the returned uint32_t is set to 1 then this means that pin 1 is an output.
 */

 uint32_t CM3DS_MPS2_gpio_GetOutEnable(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO)
 {
       return CM3DS_MPS2_GPIO->OUTENABLESET;
     d30:	6900      	ldr	r0, [r0, #16]
 }
     d32:	4770      	bx	lr

00000d34 <CM3DS_MPS2_gpio_SetAltFunc>:
 * @brief  enables the alternative function for pins. Set the bit corresponding to the pin number to 1 for alternate function i.e. Set bit 1 of ALtFunc to 1 to set pin 1 to its alternative function. This function is thread safe.
 */

 void CM3DS_MPS2_gpio_SetAltFunc(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO, uint32_t AltFuncset)
 {
       CM3DS_MPS2_GPIO->ALTFUNCSET = AltFuncset;
     d34:	6181      	str	r1, [r0, #24]
 }
     d36:	4770      	bx	lr

00000d38 <CM3DS_MPS2_gpio_ClrAltFunc>:
 * @brief  disables the alternative function for pins. Set the bit corresponding to the pin number to 1 to disable alternate function i.e. Set bit 1 of ALtFunc to 1 to set pin 1 to the orignal output function. This function is thread safe.
 */

 void CM3DS_MPS2_gpio_ClrAltFunc(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO, uint32_t AltFuncclr)
 {
       CM3DS_MPS2_GPIO->ALTFUNCCLR = AltFuncclr;
     d38:	61c1      	str	r1, [r0, #28]
 }
     d3a:	4770      	bx	lr

00000d3c <CM3DS_MPS2_gpio_GetAltFunc>:
 * @brief  returns a uint32_t which defines the whether pins on a port are set to their alternative or their original output functionality i.e. if bit 1 of the returned uint32_t is set to 1 then this means that pin 1 is set to its alternative function.
 */

 uint32_t CM3DS_MPS2_gpio_GetAltFunc(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO)
 {
       return CM3DS_MPS2_GPIO->ALTFUNCSET;
     d3c:	6980      	ldr	r0, [r0, #24]
 }
     d3e:	4770      	bx	lr

00000d40 <CM3DS_MPS2_gpio_IntClear>:
 * @brief  Clears the interrupt flag for the specified pin and then returns the new interrupt status of the pin. This function is thread safe.
 */

 uint32_t CM3DS_MPS2_gpio_IntClear(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO, uint32_t Num)
 {
       CM3DS_MPS2_GPIO->INTCLEAR = (1 << Num);
     d40:	2301      	movs	r3, #1
     d42:	408b      	lsls	r3, r1
     d44:	6383      	str	r3, [r0, #56]	; 0x38

       return CM3DS_MPS2_GPIO->INTSTATUS;
     d46:	6b80      	ldr	r0, [r0, #56]	; 0x38
 }
     d48:	4770      	bx	lr
     d4a:	bf00      	nop

00000d4c <CM3DS_MPS2_gpio_SetIntEnable>:
 * @brief  Enables interrupts for the specified pin and then returns the new interrupt enable status of the pin. This function is thread safe.
 */

 uint32_t CM3DS_MPS2_gpio_SetIntEnable(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO, uint32_t Num)
 {
       CM3DS_MPS2_GPIO->INTENSET = (1 << Num);
     d4c:	2301      	movs	r3, #1
     d4e:	408b      	lsls	r3, r1
     d50:	6203      	str	r3, [r0, #32]

       return CM3DS_MPS2_GPIO->INTENSET;
     d52:	6a00      	ldr	r0, [r0, #32]
 }
     d54:	4770      	bx	lr
     d56:	bf00      	nop

00000d58 <CM3DS_MPS2_gpio_ClrIntEnable>:
 * @brief  Disables interrupts for the specified pin and then returns the new interrupt enable status of the pin. This function is thread safe.
 */

  uint32_t CM3DS_MPS2_gpio_ClrIntEnable(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO, uint32_t Num)
 {
       CM3DS_MPS2_GPIO->INTENCLR = (1 << Num);
     d58:	2301      	movs	r3, #1
     d5a:	408b      	lsls	r3, r1
     d5c:	6243      	str	r3, [r0, #36]	; 0x24

       return CM3DS_MPS2_GPIO->INTENCLR;
     d5e:	6a40      	ldr	r0, [r0, #36]	; 0x24
 }
     d60:	4770      	bx	lr
     d62:	bf00      	nop

00000d64 <CM3DS_MPS2_gpio_SetIntHighLevel>:
 * @brief  Changes the interrupt type for the specified pin to a high level interrupt. This function is thread safe.
 */

 void CM3DS_MPS2_gpio_SetIntHighLevel(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO, uint32_t Num)
 {
       CM3DS_MPS2_GPIO->INTTYPECLR = (1 << Num); /* Clear INT TYPE bit */
     d64:	2301      	movs	r3, #1
     d66:	fa03 f101 	lsl.w	r1, r3, r1
     d6a:	62c1      	str	r1, [r0, #44]	; 0x2c
       CM3DS_MPS2_GPIO->INTPOLSET = (1 << Num);  /* Set INT POLarity bit */
     d6c:	6301      	str	r1, [r0, #48]	; 0x30
 }
     d6e:	4770      	bx	lr

00000d70 <CM3DS_MPS2_gpio_SetIntRisingEdge>:
 * @brief  Changes the interrupt type for the specified pin to a rising edge interrupt. This function is thread safe.
 */

 void CM3DS_MPS2_gpio_SetIntRisingEdge(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO, uint32_t Num)
 {
       CM3DS_MPS2_GPIO->INTTYPESET = (1 << Num); /* Set INT TYPE bit */
     d70:	2301      	movs	r3, #1
     d72:	fa03 f101 	lsl.w	r1, r3, r1
     d76:	6281      	str	r1, [r0, #40]	; 0x28
       CM3DS_MPS2_GPIO->INTPOLSET = (1 << Num);  /* Set INT POLarity bit */
     d78:	6301      	str	r1, [r0, #48]	; 0x30
 }
     d7a:	4770      	bx	lr

00000d7c <CM3DS_MPS2_gpio_SetIntLowLevel>:
 * @brief  Changes the interrupt type for the specified pin to a low level interrupt. This function is thread safe.
 */

 void CM3DS_MPS2_gpio_SetIntLowLevel(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO, uint32_t Num)
 {
       CM3DS_MPS2_GPIO->INTTYPECLR = (1 << Num);  /* Clear INT TYPE bit */
     d7c:	2301      	movs	r3, #1
     d7e:	fa03 f101 	lsl.w	r1, r3, r1
     d82:	62c1      	str	r1, [r0, #44]	; 0x2c
       CM3DS_MPS2_GPIO->INTPOLCLR = (1 << Num);   /* Clear INT POLarity bit */
     d84:	6341      	str	r1, [r0, #52]	; 0x34
 }
     d86:	4770      	bx	lr

00000d88 <CM3DS_MPS2_gpio_SetIntFallingEdge>:
 * @brief  Changes the interrupt type for the specified pin to a falling edge interrupt. This function is thread safe.
 */

 void CM3DS_MPS2_gpio_SetIntFallingEdge(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO, uint32_t Num)
 {
       CM3DS_MPS2_GPIO->INTTYPESET = (1 << Num);  /* Set INT TYPE bit */
     d88:	2301      	movs	r3, #1
     d8a:	fa03 f101 	lsl.w	r1, r3, r1
     d8e:	6281      	str	r1, [r0, #40]	; 0x28
       CM3DS_MPS2_GPIO->INTPOLCLR = (1 << Num);   /* Clear INT POLarity bit */
     d90:	6341      	str	r1, [r0, #52]	; 0x34
 }
     d92:	4770      	bx	lr

00000d94 <CM3DS_MPS2_gpio_MaskedWrite>:
 * @brief Outputs the specified value on the desired port using the user defined mask to perform Masked access.
 */

 void CM3DS_MPS2_gpio_MaskedWrite(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO, uint32_t value, uint32_t mask)
 {
       CM3DS_MPS2_GPIO->LB_MASKED[0x00FF & mask] = value;
     d94:	b2d3      	uxtb	r3, r2
       CM3DS_MPS2_GPIO->UB_MASKED[((0xFF00 & mask) >> 8)] = value;
     d96:	f3c2 2207 	ubfx	r2, r2, #8, #8
       CM3DS_MPS2_GPIO->LB_MASKED[0x00FF & mask] = value;
     d9a:	f503 7380 	add.w	r3, r3, #256	; 0x100
       CM3DS_MPS2_GPIO->UB_MASKED[((0xFF00 & mask) >> 8)] = value;
     d9e:	f502 7200 	add.w	r2, r2, #512	; 0x200
       CM3DS_MPS2_GPIO->LB_MASKED[0x00FF & mask] = value;
     da2:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
       CM3DS_MPS2_GPIO->UB_MASKED[((0xFF00 & mask) >> 8)] = value;
     da6:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
 }
     daa:	4770      	bx	lr

00000dac <CM3DS_MPS2_i2s_config>:

 /*I2S driver functions*/
 int CM3DS_MPS2_i2s_config(CM3DS_MPS2_I2S_TypeDef *pI2S,
                uint32_t tx_enable, uint32_t tx_int_enable, uint32_t tx_waterlevel,
                uint32_t rx_enable, uint32_t rx_int_enable, uint32_t rx_waterlevel)
 {
     dac:	b410      	push	{r4}
   uint32_t i2s_control_val;
   // TX water level range from 3 to 0
   // Generate IRQ if TX Fifo space > TX water level
   if (tx_waterlevel > 3) return 1; // Error if out of range
     dae:	2b03      	cmp	r3, #3
 {
     db0:	9c03      	ldr	r4, [sp, #12]
   if (tx_waterlevel > 3) return 1; // Error if out of range
     db2:	d81c      	bhi.n	dee <CM3DS_MPS2_i2s_config+0x42>
     db4:	4684      	mov	ip, r0
   // RX water level range from 4 to 1
   // Generate IRQ if RX Fifo space < RX water level
   if ((rx_waterlevel > 4)||(rx_waterlevel == 0)) return 1; // Error if out of range
     db6:	1e60      	subs	r0, r4, #1
     db8:	2803      	cmp	r0, #3
     dba:	d818      	bhi.n	dee <CM3DS_MPS2_i2s_config+0x42>

     i2s_control_val  = (rx_waterlevel << CM3DS_MPS2_I2S_CONTROL_RXWLVL_Pos) |
                      (tx_waterlevel << CM3DS_MPS2_I2S_CONTROL_TXWLVL_Pos) |
               (rx_int_enable & 0x1) << CM3DS_MPS2_I2S_CONTROL_RXIRQEN_Pos |
                   (rx_enable & 0x1) << CM3DS_MPS2_I2S_CONTROL_RXEN_Pos    |
               (tx_int_enable & 0x1) << CM3DS_MPS2_I2S_CONTROL_TXIRQEN_Pos |
     dbc:	0052      	lsls	r2, r2, #1
                  (tx_enable & 0x1) << CM3DS_MPS2_I2S_CONTROL_TXEN_Pos;
     dbe:	f001 0101 	and.w	r1, r1, #1
               (tx_int_enable & 0x1) << CM3DS_MPS2_I2S_CONTROL_TXIRQEN_Pos |
     dc2:	f002 0202 	and.w	r2, r2, #2
     i2s_control_val  = (rx_waterlevel << CM3DS_MPS2_I2S_CONTROL_RXWLVL_Pos) |
     dc6:	430a      	orrs	r2, r1
                   (rx_enable & 0x1) << CM3DS_MPS2_I2S_CONTROL_RXEN_Pos    |
     dc8:	9901      	ldr	r1, [sp, #4]

   pI2S->CONTROL  = i2s_control_val;
   return 0;
     dca:	2000      	movs	r0, #0
                   (rx_enable & 0x1) << CM3DS_MPS2_I2S_CONTROL_RXEN_Pos    |
     dcc:	0089      	lsls	r1, r1, #2
     dce:	f001 0104 	and.w	r1, r1, #4
     i2s_control_val  = (rx_waterlevel << CM3DS_MPS2_I2S_CONTROL_RXWLVL_Pos) |
     dd2:	430a      	orrs	r2, r1
               (rx_int_enable & 0x1) << CM3DS_MPS2_I2S_CONTROL_RXIRQEN_Pos |
     dd4:	9902      	ldr	r1, [sp, #8]
     i2s_control_val  = (rx_waterlevel << CM3DS_MPS2_I2S_CONTROL_RXWLVL_Pos) |
     dd6:	ea42 3204 	orr.w	r2, r2, r4, lsl #12
               (rx_int_enable & 0x1) << CM3DS_MPS2_I2S_CONTROL_RXIRQEN_Pos |
     dda:	00c9      	lsls	r1, r1, #3
     ddc:	f001 0108 	and.w	r1, r1, #8
     i2s_control_val  = (rx_waterlevel << CM3DS_MPS2_I2S_CONTROL_RXWLVL_Pos) |
     de0:	430a      	orrs	r2, r1
     de2:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 }
     de6:	bc10      	pop	{r4}
   pI2S->CONTROL  = i2s_control_val;
     de8:	f8cc 3000 	str.w	r3, [ip]
 }
     dec:	4770      	bx	lr
   if (tx_waterlevel > 3) return 1; // Error if out of range
     dee:	2001      	movs	r0, #1
 }
     df0:	bc10      	pop	{r4}
     df2:	4770      	bx	lr

00000df4 <CM3DS_MPS2_i2s_tx_fifo_empty>:

 int CM3DS_MPS2_i2s_tx_fifo_empty(CM3DS_MPS2_I2S_TypeDef *pI2S){
   return (pI2S->STATUS & CM3DS_MPS2_I2S_STATUS_TXEmpty_Msk) >> CM3DS_MPS2_I2S_STATUS_TXEmpty_Pos;
     df4:	6840      	ldr	r0, [r0, #4]
   }
     df6:	f3c0 0080 	ubfx	r0, r0, #2, #1
     dfa:	4770      	bx	lr

00000dfc <CM3DS_MPS2_i2s_tx_fifo_full>:

 int CM3DS_MPS2_i2s_tx_fifo_full(CM3DS_MPS2_I2S_TypeDef *pI2S){
   return (pI2S->STATUS & CM3DS_MPS2_I2S_STATUS_TXFull_Msk)  >> CM3DS_MPS2_I2S_STATUS_TXFull_Pos;
     dfc:	6840      	ldr	r0, [r0, #4]
   }
     dfe:	f3c0 00c0 	ubfx	r0, r0, #3, #1
     e02:	4770      	bx	lr

00000e04 <CM3DS_MPS2_i2s_rx_fifo_empty>:

 int CM3DS_MPS2_i2s_rx_fifo_empty(CM3DS_MPS2_I2S_TypeDef *pI2S){
   return (pI2S->STATUS & CM3DS_MPS2_I2S_STATUS_RXEmpty_Msk) >> CM3DS_MPS2_I2S_STATUS_RXEmpty_Pos;
     e04:	6840      	ldr	r0, [r0, #4]
   }
     e06:	f3c0 1000 	ubfx	r0, r0, #4, #1
     e0a:	4770      	bx	lr

00000e0c <CM3DS_MPS2_i2s_rx_fifo_full>:

 int CM3DS_MPS2_i2s_rx_fifo_full(CM3DS_MPS2_I2S_TypeDef *pI2S){
   return (pI2S->STATUS & CM3DS_MPS2_I2S_STATUS_RXFull_Msk)  >> CM3DS_MPS2_I2S_STATUS_RXFull_Pos;
     e0c:	6840      	ldr	r0, [r0, #4]
   }
     e0e:	f3c0 1040 	ubfx	r0, r0, #5, #1
     e12:	4770      	bx	lr

00000e14 <CM3DS_MPS2_i2s_rx_irq_alert>:

 int CM3DS_MPS2_i2s_rx_irq_alert(CM3DS_MPS2_I2S_TypeDef *pI2S){
   return (pI2S->STATUS & CM3DS_MPS2_I2S_STATUS_RXIRQ_Msk)  >> CM3DS_MPS2_I2S_STATUS_RXIRQ_Pos;
     e14:	6840      	ldr	r0, [r0, #4]
   }
     e16:	f3c0 0040 	ubfx	r0, r0, #1, #1
     e1a:	4770      	bx	lr

00000e1c <CM3DS_MPS2_i2s_tx_irq_alert>:

 int CM3DS_MPS2_i2s_tx_irq_alert(CM3DS_MPS2_I2S_TypeDef *pI2S){
   return (pI2S->STATUS & CM3DS_MPS2_I2S_STATUS_TXIRQ_Msk)  >> CM3DS_MPS2_I2S_STATUS_TXIRQ_Pos;
     e1c:	6840      	ldr	r0, [r0, #4]
   }
     e1e:	f000 0001 	and.w	r0, r0, #1
     e22:	4770      	bx	lr

00000e24 <CM3DS_MPS2_i2s_tx_stop>:

 int CM3DS_MPS2_i2s_tx_stop(CM3DS_MPS2_I2S_TypeDef *pI2S){
     e24:	4603      	mov	r3, r0
   pI2S->CONTROL &= ~CM3DS_MPS2_I2S_CONTROL_TXEN_Msk;
     e26:	681a      	ldr	r2, [r3, #0]
   return 0;
   }
     e28:	2000      	movs	r0, #0
   pI2S->CONTROL &= ~CM3DS_MPS2_I2S_CONTROL_TXEN_Msk;
     e2a:	f022 0201 	bic.w	r2, r2, #1
     e2e:	601a      	str	r2, [r3, #0]
   }
     e30:	4770      	bx	lr
     e32:	bf00      	nop

00000e34 <CM3DS_MPS2_i2s_rx_stop>:

 int CM3DS_MPS2_i2s_rx_stop(CM3DS_MPS2_I2S_TypeDef *pI2S){
     e34:	4603      	mov	r3, r0
   pI2S->CONTROL &= ~CM3DS_MPS2_I2S_CONTROL_RXEN_Msk;
     e36:	681a      	ldr	r2, [r3, #0]
   return 0;
   }
     e38:	2000      	movs	r0, #0
   pI2S->CONTROL &= ~CM3DS_MPS2_I2S_CONTROL_RXEN_Msk;
     e3a:	f022 0204 	bic.w	r2, r2, #4
     e3e:	601a      	str	r2, [r3, #0]
   }
     e40:	4770      	bx	lr
     e42:	bf00      	nop

00000e44 <CM3DS_MPS2_i2s_get_tx_error>:

 int CM3DS_MPS2_i2s_get_tx_error(CM3DS_MPS2_I2S_TypeDef *pI2S){
   return ((pI2S->ERROR & CM3DS_MPS2_I2S_ERROR_TXERR_Msk) >> CM3DS_MPS2_I2S_ERROR_TXERR_Pos);
     e44:	6880      	ldr	r0, [r0, #8]
   }
     e46:	f000 0001 	and.w	r0, r0, #1
     e4a:	4770      	bx	lr

00000e4c <CM3DS_MPS2_i2s_get_rx_error>:

 int CM3DS_MPS2_i2s_get_rx_error(CM3DS_MPS2_I2S_TypeDef *pI2S){
   return ((pI2S->ERROR & CM3DS_MPS2_I2S_ERROR_RXERR_Msk) >> CM3DS_MPS2_I2S_ERROR_RXERR_Pos);
     e4c:	6880      	ldr	r0, [r0, #8]
   }
     e4e:	f3c0 0040 	ubfx	r0, r0, #1, #1
     e52:	4770      	bx	lr

00000e54 <CM3DS_MPS2_i2s_clear_tx_error>:

 void CM3DS_MPS2_i2s_clear_tx_error(CM3DS_MPS2_I2S_TypeDef *pI2S){
   pI2S->ERRORCLR = CM3DS_MPS2_I2S_ERROR_TXERR_Msk;
     e54:	2301      	movs	r3, #1
     e56:	6083      	str	r3, [r0, #8]
   return;
   }
     e58:	4770      	bx	lr
     e5a:	bf00      	nop

00000e5c <CM3DS_MPS2_i2s_clear_rx_error>:

 void CM3DS_MPS2_i2s_clear_rx_error(CM3DS_MPS2_I2S_TypeDef *pI2S){
   pI2S->ERRORCLR = CM3DS_MPS2_I2S_ERROR_RXERR_Msk;
     e5c:	2302      	movs	r3, #2
     e5e:	6083      	str	r3, [r0, #8]
   return;;
   }
     e60:	4770      	bx	lr
     e62:	bf00      	nop

00000e64 <CM3DS_MPS2_i2s_fifo_reset>:

 void CM3DS_MPS2_i2s_fifo_reset(CM3DS_MPS2_I2S_TypeDef *pI2S){
   pI2S->CONTROL |= CM3DS_MPS2_I2S_CONTROL_FIFORST_Msk;
     e64:	6803      	ldr	r3, [r0, #0]
     e66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     e6a:	6003      	str	r3, [r0, #0]
   pI2S->CONTROL &= ~CM3DS_MPS2_I2S_CONTROL_FIFORST_Msk;
     e6c:	6803      	ldr	r3, [r0, #0]
     e6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
     e72:	6003      	str	r3, [r0, #0]
   return;
   }
     e74:	4770      	bx	lr
     e76:	bf00      	nop

00000e78 <CM3DS_MPS2_i2s_codec_reset>:

 void CM3DS_MPS2_i2s_codec_reset(CM3DS_MPS2_I2S_TypeDef *pI2S){
   int i;
   pI2S->CONTROL |= CM3DS_MPS2_I2S_CONTROL_CODECRST_Msk;
     e78:	6803      	ldr	r3, [r0, #0]
     e7a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
     e7e:	6003      	str	r3, [r0, #0]
  __ASM volatile ("nop");
     e80:	bf00      	nop
     e82:	bf00      	nop
     e84:	bf00      	nop
     e86:	bf00      	nop
     e88:	bf00      	nop
     e8a:	bf00      	nop
   for (i=0;i<6;i++) { // delay loop
     __NOP();
     }
   pI2S->CONTROL &= ~CM3DS_MPS2_I2S_CONTROL_CODECRST_Msk;
     e8c:	6803      	ldr	r3, [r0, #0]
     e8e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
     e92:	6003      	str	r3, [r0, #0]
   return;
   }
     e94:	4770      	bx	lr
     e96:	bf00      	nop

00000e98 <CM3DS_MPS2_i2s_speed_config>:

 int CM3DS_MPS2_i2s_speed_config(CM3DS_MPS2_I2S_TypeDef *pI2S, uint32_t divide_ratio){
   if (divide_ratio < 18) return 1; // Error: Divide ratio too small to send all bits
     e98:	f240 32ed 	movw	r2, #1005	; 0x3ed
 int CM3DS_MPS2_i2s_speed_config(CM3DS_MPS2_I2S_TypeDef *pI2S, uint32_t divide_ratio){
     e9c:	4603      	mov	r3, r0
   if (divide_ratio < 18) return 1; // Error: Divide ratio too small to send all bits
     e9e:	f1a1 0012 	sub.w	r0, r1, #18
     ea2:	4290      	cmp	r0, r2
   if (divide_ratio > 0x3FF) return 1; // Error: Divide ratio too large (only 10 bits)

   pI2S->DIVIDE = divide_ratio;
   return 0;
     ea4:	bf9a      	itte	ls
     ea6:	2000      	movls	r0, #0
   pI2S->DIVIDE = divide_ratio;
     ea8:	60d9      	strls	r1, [r3, #12]
   if (divide_ratio < 18) return 1; // Error: Divide ratio too small to send all bits
     eaa:	2001      	movhi	r0, #1
   }
     eac:	4770      	bx	lr
     eae:	bf00      	nop

00000eb0 <CM3DS_MPS2_i2c_send_byte>:
 {
     int loop;

     for (loop = 0; loop < 8; loop++) {
         // apSleepus(1);
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     eb0:	2201      	movs	r2, #1
     eb2:	4b2e      	ldr	r3, [pc, #184]	; (f6c <CM3DS_MPS2_i2c_send_byte+0xbc>)
     eb4:	605a      	str	r2, [r3, #4]
         // apSleepus(1);
         if (c & (1 << (7 - loop)))
     eb6:	09c2      	lsrs	r2, r0, #7
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     eb8:	f04f 0202 	mov.w	r2, #2
         else
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     ebc:	bf0c      	ite	eq
     ebe:	605a      	streq	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     ec0:	601a      	strne	r2, [r3, #0]
         // apSleepus(1);
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     ec2:	2201      	movs	r2, #1
     ec4:	4b29      	ldr	r3, [pc, #164]	; (f6c <CM3DS_MPS2_i2c_send_byte+0xbc>)
         if (c & (1 << (7 - loop)))
     ec6:	0641      	lsls	r1, r0, #25
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     ec8:	601a      	str	r2, [r3, #0]
         // apSleepus(1);
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     eca:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     ecc:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     ece:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     ed2:	bf54      	ite	pl
     ed4:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     ed6:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     ed8:	2201      	movs	r2, #1
     eda:	4b24      	ldr	r3, [pc, #144]	; (f6c <CM3DS_MPS2_i2c_send_byte+0xbc>)
         if (c & (1 << (7 - loop)))
     edc:	0681      	lsls	r1, r0, #26
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     ede:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     ee0:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     ee2:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     ee4:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     ee8:	bf54      	ite	pl
     eea:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     eec:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     eee:	2201      	movs	r2, #1
     ef0:	4b1e      	ldr	r3, [pc, #120]	; (f6c <CM3DS_MPS2_i2c_send_byte+0xbc>)
         if (c & (1 << (7 - loop)))
     ef2:	06c1      	lsls	r1, r0, #27
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     ef4:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     ef6:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     ef8:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     efa:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     efe:	bf54      	ite	pl
     f00:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f02:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     f04:	2201      	movs	r2, #1
     f06:	4b19      	ldr	r3, [pc, #100]	; (f6c <CM3DS_MPS2_i2c_send_byte+0xbc>)
         if (c & (1 << (7 - loop)))
     f08:	0701      	lsls	r1, r0, #28
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     f0a:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f0c:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f0e:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f10:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     f14:	bf54      	ite	pl
     f16:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f18:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     f1a:	2201      	movs	r2, #1
     f1c:	4b13      	ldr	r3, [pc, #76]	; (f6c <CM3DS_MPS2_i2c_send_byte+0xbc>)
         if (c & (1 << (7 - loop)))
     f1e:	0741      	lsls	r1, r0, #29
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     f20:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f22:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f24:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f26:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     f2a:	bf54      	ite	pl
     f2c:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f2e:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     f30:	2201      	movs	r2, #1
     f32:	4b0e      	ldr	r3, [pc, #56]	; (f6c <CM3DS_MPS2_i2c_send_byte+0xbc>)
         if (c & (1 << (7 - loop)))
     f34:	0781      	lsls	r1, r0, #30
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     f36:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f38:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f3a:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f3c:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     f40:	bf54      	ite	pl
     f42:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f44:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     f46:	2201      	movs	r2, #1
     f48:	4b08      	ldr	r3, [pc, #32]	; (f6c <CM3DS_MPS2_i2c_send_byte+0xbc>)
         if (c & (1 << (7 - loop)))
     f4a:	07c1      	lsls	r1, r0, #31
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     f4c:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f4e:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f50:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f52:	f04f 0202 	mov.w	r2, #2
     }

     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f56:	f04f 0102 	mov.w	r1, #2
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f5a:	bf4c      	ite	mi
     f5c:	601a      	strmi	r2, [r3, #0]
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     f5e:	605a      	strpl	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     f60:	2201      	movs	r2, #1
     f62:	4b02      	ldr	r3, [pc, #8]	; (f6c <CM3DS_MPS2_i2c_send_byte+0xbc>)
     f64:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f66:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f68:	6019      	str	r1, [r3, #0]
     // apSleepus(1);
 }
     f6a:	4770      	bx	lr
     f6c:	40023000 	.word	0x40023000

00000f70 <CM3DS_MPS2_i2c_receive_byte>:
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     data         = 0;

     for (loop = 0; loop < 8; loop++) {
         // apSleepus(1);
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f70:	2201      	movs	r2, #1
         // apSleepus(1);
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     f72:	2103      	movs	r1, #3
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f74:	2002      	movs	r0, #2
     f76:	4b2c      	ldr	r3, [pc, #176]	; (1028 <CM3DS_MPS2_i2c_receive_byte+0xb8>)
     f78:	6018      	str	r0, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f7a:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     f7c:	6019      	str	r1, [r3, #0]
         // apSleepus(1);
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
     f7e:	6818      	ldr	r0, [r3, #0]
             data += (1 << (7 - loop));
         // apSleepus(1);
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f80:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f82:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     f84:	6019      	str	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f86:	2201      	movs	r2, #1
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     f88:	2103      	movs	r1, #3
     data         = 0;
     f8a:	f010 0f02 	tst.w	r0, #2
     f8e:	bf14      	ite	ne
     f90:	2080      	movne	r0, #128	; 0x80
     f92:	2000      	moveq	r0, #0
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
     f94:	681b      	ldr	r3, [r3, #0]
     f96:	079b      	lsls	r3, r3, #30
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f98:	4b23      	ldr	r3, [pc, #140]	; (1028 <CM3DS_MPS2_i2c_receive_byte+0xb8>)
             data += (1 << (7 - loop));
     f9a:	bf48      	it	mi
     f9c:	3040      	addmi	r0, #64	; 0x40
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f9e:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     fa0:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     fa2:	6019      	str	r1, [r3, #0]
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
     fa4:	681b      	ldr	r3, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     fa6:	2201      	movs	r2, #1
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
     fa8:	0799      	lsls	r1, r3, #30
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     faa:	f04f 0103 	mov.w	r1, #3
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     fae:	4b1e      	ldr	r3, [pc, #120]	; (1028 <CM3DS_MPS2_i2c_receive_byte+0xb8>)
             data += (1 << (7 - loop));
     fb0:	bf48      	it	mi
     fb2:	3020      	addmi	r0, #32
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     fb4:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     fb6:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     fb8:	6019      	str	r1, [r3, #0]
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
     fba:	681b      	ldr	r3, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     fbc:	2103      	movs	r1, #3
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
     fbe:	079a      	lsls	r2, r3, #30
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     fc0:	f04f 0201 	mov.w	r2, #1
     fc4:	4b18      	ldr	r3, [pc, #96]	; (1028 <CM3DS_MPS2_i2c_receive_byte+0xb8>)
             data += (1 << (7 - loop));
     fc6:	bf48      	it	mi
     fc8:	3010      	addmi	r0, #16
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     fca:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     fcc:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     fce:	6019      	str	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     fd0:	2201      	movs	r2, #1
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     fd2:	2103      	movs	r1, #3
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
     fd4:	681b      	ldr	r3, [r3, #0]
     fd6:	079b      	lsls	r3, r3, #30
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     fd8:	4b13      	ldr	r3, [pc, #76]	; (1028 <CM3DS_MPS2_i2c_receive_byte+0xb8>)
             data += (1 << (7 - loop));
     fda:	bf48      	it	mi
     fdc:	3008      	addmi	r0, #8
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     fde:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     fe0:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     fe2:	6019      	str	r1, [r3, #0]
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
     fe4:	681b      	ldr	r3, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     fe6:	2201      	movs	r2, #1
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
     fe8:	0799      	lsls	r1, r3, #30
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     fea:	f04f 0103 	mov.w	r1, #3
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     fee:	4b0e      	ldr	r3, [pc, #56]	; (1028 <CM3DS_MPS2_i2c_receive_byte+0xb8>)
             data += (1 << (7 - loop));
     ff0:	bf48      	it	mi
     ff2:	3004      	addmi	r0, #4
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     ff4:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     ff6:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     ff8:	6019      	str	r1, [r3, #0]
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
     ffa:	681b      	ldr	r3, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     ffc:	2103      	movs	r1, #3
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
     ffe:	079a      	lsls	r2, r3, #30
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1000:	f04f 0201 	mov.w	r2, #1
    1004:	4b08      	ldr	r3, [pc, #32]	; (1028 <CM3DS_MPS2_i2c_receive_byte+0xb8>)
             data += (1 << (7 - loop));
    1006:	bf48      	it	mi
    1008:	3002      	addmi	r0, #2
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    100a:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    100c:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    100e:	6019      	str	r1, [r3, #0]
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    1010:	681b      	ldr	r3, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1012:	2101      	movs	r1, #1
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    1014:	079b      	lsls	r3, r3, #30
             data += (1 << (7 - loop));
    1016:	bf48      	it	mi
    1018:	1880      	addmi	r0, r0, r2
     }

     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    101a:	2202      	movs	r2, #2
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    101c:	4b02      	ldr	r3, [pc, #8]	; (1028 <CM3DS_MPS2_i2c_receive_byte+0xb8>)
     // apSleepus(1);

     return data;
 }
    101e:	b2c0      	uxtb	r0, r0
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1020:	6059      	str	r1, [r3, #4]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1022:	605a      	str	r2, [r3, #4]
 }
    1024:	4770      	bx	lr
    1026:	bf00      	nop
    1028:	40023000 	.word	0x40023000

0000102c <CM3DS_MPS2_i2c_receive_ack>:
     int nack;

     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    102c:	2201      	movs	r2, #1
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    102e:	2102      	movs	r1, #2
    1030:	4b06      	ldr	r3, [pc, #24]	; (104c <CM3DS_MPS2_i2c_receive_ack+0x20>)
    1032:	6019      	str	r1, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1034:	605a      	str	r2, [r3, #4]
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1036:	601a      	str	r2, [r3, #0]
     // apSleepus(1);
     nack = CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk;
    1038:	6818      	ldr	r0, [r3, #0]
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    103a:	605a      	str	r2, [r3, #4]
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     // apSleepus(1);
     if(nack==0)
    103c:	f010 0f02 	tst.w	r0, #2
         return 1;

     return 0;
 }
    1040:	bf0c      	ite	eq
    1042:	4610      	moveq	r0, r2
    1044:	2000      	movne	r0, #0
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1046:	6019      	str	r1, [r3, #0]
 }
    1048:	4770      	bx	lr
    104a:	bf00      	nop
    104c:	40023000 	.word	0x40023000

00001050 <CM3DS_MPS2_i2c_send_ack>:

 // Write the acknowledge bit
 void CM3DS_MPS2_i2c_send_ack(void)
 {
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1050:	2201      	movs	r2, #1
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1052:	2102      	movs	r1, #2
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1054:	4b03      	ldr	r3, [pc, #12]	; (1064 <CM3DS_MPS2_i2c_send_ack+0x14>)
    1056:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1058:	6019      	str	r1, [r3, #0]
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    105a:	601a      	str	r2, [r3, #0]
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    105c:	605a      	str	r2, [r3, #4]
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    105e:	6059      	str	r1, [r3, #4]
     // apSleepus(1);
 }
    1060:	4770      	bx	lr
    1062:	bf00      	nop
    1064:	40023000 	.word	0x40023000

00001068 <CM3DS_MPS2_i2c_read>:

 // Write data stream and read one byte
 unsigned char CM3DS_MPS2_i2c_read(unsigned char reg_addr, unsigned char sadr)
 {
    1068:	b470      	push	{r4, r5, r6}

     // Start bit
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk | CM3DS_MPS2_I2C_SCL_Msk;
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    106a:	2202      	movs	r2, #2
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk | CM3DS_MPS2_I2C_SCL_Msk;
    106c:	2503      	movs	r5, #3
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    106e:	2401      	movs	r4, #1
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk | CM3DS_MPS2_I2C_SCL_Msk;
    1070:	4b93      	ldr	r3, [pc, #588]	; (12c0 <CM3DS_MPS2_i2c_read+0x258>)
    1072:	601d      	str	r5, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1074:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1076:	605c      	str	r4, [r3, #4]
         if (c & (1 << (7 - loop)))
    1078:	09cc      	lsrs	r4, r1, #7
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    107a:	bf0c      	ite	eq
    107c:	605a      	streq	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    107e:	601a      	strne	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1080:	2201      	movs	r2, #1
    1082:	4b8f      	ldr	r3, [pc, #572]	; (12c0 <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
    1084:	064d      	lsls	r5, r1, #25
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1086:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1088:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    108a:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    108c:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1090:	bf54      	ite	pl
    1092:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1094:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1096:	2201      	movs	r2, #1
    1098:	4b89      	ldr	r3, [pc, #548]	; (12c0 <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
    109a:	068c      	lsls	r4, r1, #26
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    109c:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    109e:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    10a0:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    10a2:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    10a6:	bf54      	ite	pl
    10a8:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    10aa:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    10ac:	2201      	movs	r2, #1
    10ae:	4b84      	ldr	r3, [pc, #528]	; (12c0 <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
    10b0:	06ce      	lsls	r6, r1, #27
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    10b2:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    10b4:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    10b6:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    10b8:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    10bc:	bf54      	ite	pl
    10be:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    10c0:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    10c2:	2201      	movs	r2, #1
    10c4:	4b7e      	ldr	r3, [pc, #504]	; (12c0 <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
    10c6:	070d      	lsls	r5, r1, #28
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    10c8:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    10ca:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    10cc:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    10ce:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    10d2:	bf54      	ite	pl
    10d4:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    10d6:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    10d8:	2201      	movs	r2, #1
    10da:	4b79      	ldr	r3, [pc, #484]	; (12c0 <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
    10dc:	074c      	lsls	r4, r1, #29
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    10de:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    10e0:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    10e2:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    10e4:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    10e8:	bf54      	ite	pl
    10ea:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    10ec:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    10ee:	2201      	movs	r2, #1
    10f0:	4b73      	ldr	r3, [pc, #460]	; (12c0 <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
    10f2:	078e      	lsls	r6, r1, #30
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    10f4:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    10f6:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    10f8:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    10fa:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    10fe:	bf54      	ite	pl
    1100:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1102:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1104:	2201      	movs	r2, #1
    1106:	4b6e      	ldr	r3, [pc, #440]	; (12c0 <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
    1108:	07cd      	lsls	r5, r1, #31
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    110a:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    110c:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    110e:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1110:	f04f 0202 	mov.w	r2, #2
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1114:	f04f 0402 	mov.w	r4, #2
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1118:	bf4c      	ite	mi
    111a:	601a      	strmi	r2, [r3, #0]
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    111c:	605a      	strpl	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    111e:	2201      	movs	r2, #1
    1120:	4b67      	ldr	r3, [pc, #412]	; (12c0 <CM3DS_MPS2_i2c_read+0x258>)
    1122:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1124:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1126:	601c      	str	r4, [r3, #0]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1128:	601c      	str	r4, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    112a:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    112c:	601a      	str	r2, [r3, #0]
     nack = CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk;
    112e:	681d      	ldr	r5, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1130:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1132:	601c      	str	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1134:	605a      	str	r2, [r3, #4]
         if (c & (1 << (7 - loop)))
    1136:	09c2      	lsrs	r2, r0, #7
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1138:	f04f 0201 	mov.w	r2, #1
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    113c:	bf0c      	ite	eq
    113e:	605c      	streq	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1140:	601c      	strne	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1142:	4b5f      	ldr	r3, [pc, #380]	; (12c0 <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
    1144:	0644      	lsls	r4, r0, #25
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1146:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1148:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    114a:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    114c:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1150:	bf54      	ite	pl
    1152:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1154:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1156:	2201      	movs	r2, #1
    1158:	4b59      	ldr	r3, [pc, #356]	; (12c0 <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
    115a:	0686      	lsls	r6, r0, #26
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    115c:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    115e:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1160:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1162:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1166:	bf54      	ite	pl
    1168:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    116a:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    116c:	2201      	movs	r2, #1
    116e:	4b54      	ldr	r3, [pc, #336]	; (12c0 <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
    1170:	06c5      	lsls	r5, r0, #27
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1172:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1174:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1176:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1178:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    117c:	bf54      	ite	pl
    117e:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1180:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1182:	2201      	movs	r2, #1
    1184:	4b4e      	ldr	r3, [pc, #312]	; (12c0 <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
    1186:	0704      	lsls	r4, r0, #28
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1188:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    118a:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    118c:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    118e:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1192:	bf54      	ite	pl
    1194:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1196:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1198:	2201      	movs	r2, #1
    119a:	4b49      	ldr	r3, [pc, #292]	; (12c0 <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
    119c:	0746      	lsls	r6, r0, #29
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    119e:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    11a0:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    11a2:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    11a4:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    11a8:	bf54      	ite	pl
    11aa:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    11ac:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    11ae:	2201      	movs	r2, #1
    11b0:	4b43      	ldr	r3, [pc, #268]	; (12c0 <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
    11b2:	0785      	lsls	r5, r0, #30
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    11b4:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    11b6:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    11b8:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    11ba:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    11be:	bf54      	ite	pl
    11c0:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    11c2:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    11c4:	2201      	movs	r2, #1
    11c6:	4b3e      	ldr	r3, [pc, #248]	; (12c0 <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
    11c8:	07c4      	lsls	r4, r0, #31
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    11ca:	601a      	str	r2, [r3, #0]
    11cc:	f04f 0001 	mov.w	r0, #1
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    11d0:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    11d2:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    11d4:	f04f 0202 	mov.w	r2, #2
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    11d8:	f04f 0402 	mov.w	r4, #2
     CM3DS_MPS2_i2c_send_byte(reg_addr);
     CM3DS_MPS2_i2c_receive_ack();

     // Start bit
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk | CM3DS_MPS2_I2C_SCL_Msk;
    11dc:	f04f 0503 	mov.w	r5, #3
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    11e0:	bf4c      	ite	mi
    11e2:	601a      	strmi	r2, [r3, #0]
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    11e4:	605a      	strpl	r2, [r3, #4]
         if (c & (1 << (7 - loop)))
    11e6:	ea41 0200 	orr.w	r2, r1, r0
    11ea:	09c9      	lsrs	r1, r1, #7
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    11ec:	f04f 0101 	mov.w	r1, #1
    11f0:	4b33      	ldr	r3, [pc, #204]	; (12c0 <CM3DS_MPS2_i2c_read+0x258>)
    11f2:	6018      	str	r0, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    11f4:	6058      	str	r0, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    11f6:	601c      	str	r4, [r3, #0]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    11f8:	601c      	str	r4, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    11fa:	6058      	str	r0, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    11fc:	6018      	str	r0, [r3, #0]
     nack = CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk;
    11fe:	681e      	ldr	r6, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1200:	6058      	str	r0, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1202:	601c      	str	r4, [r3, #0]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk | CM3DS_MPS2_I2C_SCL_Msk;
    1204:	601d      	str	r5, [r3, #0]
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1206:	605c      	str	r4, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1208:	6058      	str	r0, [r3, #4]
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    120a:	bf0c      	ite	eq
    120c:	605c      	streq	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    120e:	601c      	strne	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1210:	4b2b      	ldr	r3, [pc, #172]	; (12c0 <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
    1212:	0650      	lsls	r0, r2, #25
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1214:	6019      	str	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1216:	6059      	str	r1, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1218:	6059      	str	r1, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    121a:	f04f 0102 	mov.w	r1, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    121e:	bf54      	ite	pl
    1220:	6059      	strpl	r1, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1222:	6019      	strmi	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1224:	2101      	movs	r1, #1
    1226:	4b26      	ldr	r3, [pc, #152]	; (12c0 <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
    1228:	0696      	lsls	r6, r2, #26
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    122a:	6019      	str	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    122c:	6059      	str	r1, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    122e:	6059      	str	r1, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1230:	f04f 0102 	mov.w	r1, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1234:	bf54      	ite	pl
    1236:	6059      	strpl	r1, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1238:	6019      	strmi	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    123a:	2101      	movs	r1, #1
    123c:	4b20      	ldr	r3, [pc, #128]	; (12c0 <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
    123e:	06d5      	lsls	r5, r2, #27
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1240:	6019      	str	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1242:	6059      	str	r1, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1244:	6059      	str	r1, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1246:	f04f 0102 	mov.w	r1, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    124a:	bf54      	ite	pl
    124c:	6059      	strpl	r1, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    124e:	6019      	strmi	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1250:	2101      	movs	r1, #1
    1252:	4b1b      	ldr	r3, [pc, #108]	; (12c0 <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
    1254:	0714      	lsls	r4, r2, #28
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1256:	6019      	str	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1258:	6059      	str	r1, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    125a:	6059      	str	r1, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    125c:	f04f 0102 	mov.w	r1, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1260:	bf54      	ite	pl
    1262:	6059      	strpl	r1, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1264:	6019      	strmi	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1266:	2101      	movs	r1, #1
    1268:	4b15      	ldr	r3, [pc, #84]	; (12c0 <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
    126a:	0750      	lsls	r0, r2, #29
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    126c:	6019      	str	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    126e:	6059      	str	r1, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1270:	6059      	str	r1, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1272:	f04f 0102 	mov.w	r1, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1276:	bf54      	ite	pl
    1278:	6059      	strpl	r1, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    127a:	6019      	strmi	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    127c:	2101      	movs	r1, #1
         if (c & (1 << (7 - loop)))
    127e:	f012 0f02 	tst.w	r2, #2
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1282:	f04f 0202 	mov.w	r2, #2
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1286:	4b0e      	ldr	r3, [pc, #56]	; (12c0 <CM3DS_MPS2_i2c_read+0x258>)
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    1288:	f04f 0003 	mov.w	r0, #3
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    128c:	6019      	str	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    128e:	6059      	str	r1, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1290:	6059      	str	r1, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1292:	f04f 0102 	mov.w	r1, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1296:	bf0c      	ite	eq
    1298:	605a      	streq	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    129a:	601a      	strne	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    129c:	2201      	movs	r2, #1
    129e:	4b08      	ldr	r3, [pc, #32]	; (12c0 <CM3DS_MPS2_i2c_read+0x258>)
    12a0:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    12a2:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    12a4:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    12a6:	6019      	str	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    12a8:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    12aa:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    12ac:	6019      	str	r1, [r3, #0]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    12ae:	6019      	str	r1, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    12b0:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    12b2:	601a      	str	r2, [r3, #0]
     nack = CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk;
    12b4:	681c      	ldr	r4, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    12b6:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    12b8:	6019      	str	r1, [r3, #0]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    12ba:	6019      	str	r1, [r3, #0]
    12bc:	e002      	b.n	12c4 <CM3DS_MPS2_i2c_read+0x25c>
    12be:	bf00      	nop
    12c0:	40023000 	.word	0x40023000
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    12c4:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    12c6:	6018      	str	r0, [r3, #0]
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    12c8:	6819      	ldr	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    12ca:	605a      	str	r2, [r3, #4]
     data         = 0;
    12cc:	f011 0f02 	tst.w	r1, #2
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    12d0:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    12d2:	f04f 0103 	mov.w	r1, #3
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    12d6:	f04f 0201 	mov.w	r2, #1
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    12da:	6018      	str	r0, [r3, #0]
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    12dc:	681b      	ldr	r3, [r3, #0]
     data         = 0;
    12de:	bf14      	ite	ne
    12e0:	2080      	movne	r0, #128	; 0x80
    12e2:	2000      	moveq	r0, #0
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    12e4:	079b      	lsls	r3, r3, #30
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    12e6:	4b28      	ldr	r3, [pc, #160]	; (1388 <CM3DS_MPS2_i2c_read+0x320>)
             data += (1 << (7 - loop));
    12e8:	bf48      	it	mi
    12ea:	3040      	addmi	r0, #64	; 0x40
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    12ec:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    12ee:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    12f0:	6019      	str	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    12f2:	2201      	movs	r2, #1
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    12f4:	2103      	movs	r1, #3
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    12f6:	681b      	ldr	r3, [r3, #0]
    12f8:	079e      	lsls	r6, r3, #30
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    12fa:	4b23      	ldr	r3, [pc, #140]	; (1388 <CM3DS_MPS2_i2c_read+0x320>)
             data += (1 << (7 - loop));
    12fc:	bf48      	it	mi
    12fe:	3020      	addmi	r0, #32
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1300:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1302:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    1304:	6019      	str	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1306:	2201      	movs	r2, #1
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    1308:	2103      	movs	r1, #3
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    130a:	681b      	ldr	r3, [r3, #0]
    130c:	079d      	lsls	r5, r3, #30
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    130e:	4b1e      	ldr	r3, [pc, #120]	; (1388 <CM3DS_MPS2_i2c_read+0x320>)
             data += (1 << (7 - loop));
    1310:	bf48      	it	mi
    1312:	3010      	addmi	r0, #16
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1314:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1316:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1318:	2201      	movs	r2, #1
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    131a:	6019      	str	r1, [r3, #0]
    131c:	2103      	movs	r1, #3
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    131e:	681b      	ldr	r3, [r3, #0]
    1320:	079c      	lsls	r4, r3, #30
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1322:	4b19      	ldr	r3, [pc, #100]	; (1388 <CM3DS_MPS2_i2c_read+0x320>)
             data += (1 << (7 - loop));
    1324:	bf48      	it	mi
    1326:	3008      	addmi	r0, #8
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1328:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    132a:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    132c:	6019      	str	r1, [r3, #0]
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    132e:	681b      	ldr	r3, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1330:	2201      	movs	r2, #1
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     // apSleepus(1);

     return rxdata;
 }
    1332:	bc70      	pop	{r4, r5, r6}
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    1334:	0799      	lsls	r1, r3, #30
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    1336:	f04f 0103 	mov.w	r1, #3
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    133a:	4b13      	ldr	r3, [pc, #76]	; (1388 <CM3DS_MPS2_i2c_read+0x320>)
             data += (1 << (7 - loop));
    133c:	bf48      	it	mi
    133e:	3004      	addmi	r0, #4
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1340:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1342:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    1344:	6019      	str	r1, [r3, #0]
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    1346:	681b      	ldr	r3, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    1348:	2103      	movs	r1, #3
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    134a:	079a      	lsls	r2, r3, #30
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    134c:	f04f 0201 	mov.w	r2, #1
    1350:	4b0d      	ldr	r3, [pc, #52]	; (1388 <CM3DS_MPS2_i2c_read+0x320>)
             data += (1 << (7 - loop));
    1352:	bf48      	it	mi
    1354:	3002      	addmi	r0, #2
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1356:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1358:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    135a:	6019      	str	r1, [r3, #0]
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    135c:	681b      	ldr	r3, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    135e:	2102      	movs	r1, #2
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    1360:	079b      	lsls	r3, r3, #30
             data += (1 << (7 - loop));
    1362:	bf48      	it	mi
    1364:	1880      	addmi	r0, r0, r2
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1366:	2201      	movs	r2, #1
    1368:	4b07      	ldr	r3, [pc, #28]	; (1388 <CM3DS_MPS2_i2c_read+0x320>)
 }
    136a:	b2c0      	uxtb	r0, r0
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    136c:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    136e:	6059      	str	r1, [r3, #4]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1370:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1372:	6019      	str	r1, [r3, #0]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1374:	601a      	str	r2, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1376:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1378:	6059      	str	r1, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    137a:	601a      	str	r2, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    137c:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    137e:	6059      	str	r1, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1380:	601a      	str	r2, [r3, #0]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1382:	6019      	str	r1, [r3, #0]
 }
    1384:	4770      	bx	lr
    1386:	bf00      	nop
    1388:	40023000 	.word	0x40023000

0000138c <CM3DS_MPS2_i2c_write>:

 // Write data stream and write one byte
 void CM3DS_MPS2_i2c_write(unsigned char reg_addr, unsigned char data_byte, unsigned char sadr)
 {
    138c:	b430      	push	{r4, r5}
     // Start bit
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk | CM3DS_MPS2_I2C_SCL_Msk;
    138e:	2503      	movs	r5, #3
    1390:	4b91      	ldr	r3, [pc, #580]	; (15d8 <CM3DS_MPS2_i2c_write+0x24c>)
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1392:	2402      	movs	r4, #2
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk | CM3DS_MPS2_I2C_SCL_Msk;
    1394:	601d      	str	r5, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1396:	2501      	movs	r5, #1
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1398:	605c      	str	r4, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    139a:	605d      	str	r5, [r3, #4]
         if (c & (1 << (7 - loop)))
    139c:	09d5      	lsrs	r5, r2, #7
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    139e:	bf0c      	ite	eq
    13a0:	605c      	streq	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    13a2:	601c      	strne	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    13a4:	2401      	movs	r4, #1
    13a6:	4b8c      	ldr	r3, [pc, #560]	; (15d8 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    13a8:	0655      	lsls	r5, r2, #25
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    13aa:	601c      	str	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    13ac:	605c      	str	r4, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    13ae:	605c      	str	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    13b0:	f04f 0402 	mov.w	r4, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    13b4:	bf54      	ite	pl
    13b6:	605c      	strpl	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    13b8:	601c      	strmi	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    13ba:	2401      	movs	r4, #1
    13bc:	4b86      	ldr	r3, [pc, #536]	; (15d8 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    13be:	0695      	lsls	r5, r2, #26
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    13c0:	601c      	str	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    13c2:	605c      	str	r4, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    13c4:	605c      	str	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    13c6:	f04f 0402 	mov.w	r4, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    13ca:	bf54      	ite	pl
    13cc:	605c      	strpl	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    13ce:	601c      	strmi	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    13d0:	2401      	movs	r4, #1
    13d2:	4b81      	ldr	r3, [pc, #516]	; (15d8 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    13d4:	06d5      	lsls	r5, r2, #27
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    13d6:	601c      	str	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    13d8:	605c      	str	r4, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    13da:	605c      	str	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    13dc:	f04f 0402 	mov.w	r4, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    13e0:	bf54      	ite	pl
    13e2:	605c      	strpl	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    13e4:	601c      	strmi	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    13e6:	2401      	movs	r4, #1
    13e8:	4b7b      	ldr	r3, [pc, #492]	; (15d8 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    13ea:	0715      	lsls	r5, r2, #28
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    13ec:	601c      	str	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    13ee:	605c      	str	r4, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    13f0:	605c      	str	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    13f2:	f04f 0402 	mov.w	r4, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    13f6:	bf54      	ite	pl
    13f8:	605c      	strpl	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    13fa:	601c      	strmi	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    13fc:	2401      	movs	r4, #1
    13fe:	4b76      	ldr	r3, [pc, #472]	; (15d8 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    1400:	0755      	lsls	r5, r2, #29
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1402:	601c      	str	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1404:	605c      	str	r4, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1406:	605c      	str	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1408:	f04f 0402 	mov.w	r4, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    140c:	bf54      	ite	pl
    140e:	605c      	strpl	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1410:	601c      	strmi	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1412:	2401      	movs	r4, #1
    1414:	4b70      	ldr	r3, [pc, #448]	; (15d8 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    1416:	0795      	lsls	r5, r2, #30
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1418:	601c      	str	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    141a:	605c      	str	r4, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    141c:	605c      	str	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    141e:	f04f 0402 	mov.w	r4, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1422:	bf54      	ite	pl
    1424:	605c      	strpl	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1426:	601c      	strmi	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1428:	2401      	movs	r4, #1
         if (c & (1 << (7 - loop)))
    142a:	f012 0f01 	tst.w	r2, #1
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    142e:	f04f 0202 	mov.w	r2, #2
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1432:	4b69      	ldr	r3, [pc, #420]	; (15d8 <CM3DS_MPS2_i2c_write+0x24c>)
    1434:	601c      	str	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1436:	605c      	str	r4, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1438:	605c      	str	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    143a:	bf14      	ite	ne
    143c:	601a      	strne	r2, [r3, #0]
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    143e:	605a      	streq	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1440:	2402      	movs	r4, #2
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1442:	2201      	movs	r2, #1
    1444:	4b64      	ldr	r3, [pc, #400]	; (15d8 <CM3DS_MPS2_i2c_write+0x24c>)
    1446:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1448:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    144a:	601c      	str	r4, [r3, #0]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    144c:	601c      	str	r4, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    144e:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1450:	601a      	str	r2, [r3, #0]
     nack = CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk;
    1452:	681d      	ldr	r5, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1454:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1456:	601c      	str	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1458:	605a      	str	r2, [r3, #4]
         if (c & (1 << (7 - loop)))
    145a:	09c2      	lsrs	r2, r0, #7
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    145c:	f04f 0201 	mov.w	r2, #1
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1460:	bf0c      	ite	eq
    1462:	605c      	streq	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1464:	601c      	strne	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1466:	4b5c      	ldr	r3, [pc, #368]	; (15d8 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    1468:	0645      	lsls	r5, r0, #25
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    146a:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    146c:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    146e:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1470:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1474:	bf54      	ite	pl
    1476:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1478:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    147a:	2201      	movs	r2, #1
    147c:	4b56      	ldr	r3, [pc, #344]	; (15d8 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    147e:	0684      	lsls	r4, r0, #26
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1480:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1482:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1484:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1486:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    148a:	bf54      	ite	pl
    148c:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    148e:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1490:	2201      	movs	r2, #1
    1492:	4b51      	ldr	r3, [pc, #324]	; (15d8 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    1494:	06c5      	lsls	r5, r0, #27
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1496:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1498:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    149a:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    149c:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    14a0:	bf54      	ite	pl
    14a2:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    14a4:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    14a6:	2201      	movs	r2, #1
    14a8:	4b4b      	ldr	r3, [pc, #300]	; (15d8 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    14aa:	0704      	lsls	r4, r0, #28
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    14ac:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    14ae:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    14b0:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    14b2:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    14b6:	bf54      	ite	pl
    14b8:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    14ba:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    14bc:	2201      	movs	r2, #1
    14be:	4b46      	ldr	r3, [pc, #280]	; (15d8 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    14c0:	0745      	lsls	r5, r0, #29
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    14c2:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    14c4:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    14c6:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    14c8:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    14cc:	bf54      	ite	pl
    14ce:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    14d0:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    14d2:	2201      	movs	r2, #1
    14d4:	4b40      	ldr	r3, [pc, #256]	; (15d8 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    14d6:	0784      	lsls	r4, r0, #30
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    14d8:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    14da:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    14dc:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    14de:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    14e2:	bf54      	ite	pl
    14e4:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    14e6:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    14e8:	2201      	movs	r2, #1
    14ea:	4b3b      	ldr	r3, [pc, #236]	; (15d8 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    14ec:	07c0      	lsls	r0, r0, #31
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    14ee:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    14f0:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    14f2:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    14f4:	f04f 0202 	mov.w	r2, #2
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    14f8:	f04f 0002 	mov.w	r0, #2
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    14fc:	bf4c      	ite	mi
    14fe:	601a      	strmi	r2, [r3, #0]
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1500:	605a      	strpl	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1502:	2201      	movs	r2, #1
    1504:	4b34      	ldr	r3, [pc, #208]	; (15d8 <CM3DS_MPS2_i2c_write+0x24c>)
    1506:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1508:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    150a:	6018      	str	r0, [r3, #0]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    150c:	6018      	str	r0, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    150e:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1510:	601a      	str	r2, [r3, #0]
     nack = CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk;
    1512:	681c      	ldr	r4, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1514:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1516:	6018      	str	r0, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1518:	605a      	str	r2, [r3, #4]
         if (c & (1 << (7 - loop)))
    151a:	09ca      	lsrs	r2, r1, #7
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    151c:	f04f 0201 	mov.w	r2, #1
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1520:	bf0c      	ite	eq
    1522:	6058      	streq	r0, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1524:	6018      	strne	r0, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1526:	4b2c      	ldr	r3, [pc, #176]	; (15d8 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    1528:	064d      	lsls	r5, r1, #25
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    152a:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    152c:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    152e:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1530:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1534:	bf54      	ite	pl
    1536:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1538:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    153a:	2201      	movs	r2, #1
    153c:	4b26      	ldr	r3, [pc, #152]	; (15d8 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    153e:	068c      	lsls	r4, r1, #26
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1540:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1542:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1544:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1546:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    154a:	bf54      	ite	pl
    154c:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    154e:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1550:	2201      	movs	r2, #1
    1552:	4b21      	ldr	r3, [pc, #132]	; (15d8 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    1554:	06c8      	lsls	r0, r1, #27
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1556:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1558:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    155a:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    155c:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1560:	bf54      	ite	pl
    1562:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1564:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1566:	2201      	movs	r2, #1
    1568:	4b1b      	ldr	r3, [pc, #108]	; (15d8 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    156a:	070d      	lsls	r5, r1, #28
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    156c:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    156e:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1570:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1572:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1576:	bf54      	ite	pl
    1578:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    157a:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    157c:	2201      	movs	r2, #1
    157e:	4b16      	ldr	r3, [pc, #88]	; (15d8 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    1580:	074c      	lsls	r4, r1, #29
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1582:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1584:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1586:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1588:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    158c:	bf54      	ite	pl
    158e:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1590:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1592:	2201      	movs	r2, #1
    1594:	4b10      	ldr	r3, [pc, #64]	; (15d8 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    1596:	0788      	lsls	r0, r1, #30
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1598:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    159a:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    159c:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    159e:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    15a2:	bf54      	ite	pl
    15a4:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    15a6:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    15a8:	2201      	movs	r2, #1
    15aa:	4b0b      	ldr	r3, [pc, #44]	; (15d8 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    15ac:	07c9      	lsls	r1, r1, #31
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    15ae:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    15b0:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    15b2:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    15b4:	f04f 0202 	mov.w	r2, #2
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     // apSleepus(1);
 }
    15b8:	bc30      	pop	{r4, r5}
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    15ba:	bf4c      	ite	mi
    15bc:	601a      	strmi	r2, [r3, #0]
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    15be:	605a      	strpl	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    15c0:	2102      	movs	r1, #2
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    15c2:	2201      	movs	r2, #1
    15c4:	4b04      	ldr	r3, [pc, #16]	; (15d8 <CM3DS_MPS2_i2c_write+0x24c>)
    15c6:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    15c8:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    15ca:	6019      	str	r1, [r3, #0]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    15cc:	601a      	str	r2, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    15ce:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    15d0:	6059      	str	r1, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    15d2:	601a      	str	r2, [r3, #0]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    15d4:	6019      	str	r1, [r3, #0]
 }
    15d6:	4770      	bx	lr
    15d8:	40023000 	.word	0x40023000

000015dc <SystemCoreClockUpdate>:
    15dc:	4b01      	ldr	r3, [pc, #4]	; (15e4 <SystemCoreClockUpdate+0x8>)
    15de:	4a02      	ldr	r2, [pc, #8]	; (15e8 <SystemCoreClockUpdate+0xc>)
    15e0:	601a      	str	r2, [r3, #0]
    15e2:	4770      	bx	lr
    15e4:	20000004 	.word	0x20000004
    15e8:	017d7840 	.word	0x017d7840

000015ec <SystemInit>:

#ifdef UNALIGNED_SUPPORT_DISABLE
  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif

  SystemCoreClock = __SYSTEM_CLOCK;
    15ec:	4b01      	ldr	r3, [pc, #4]	; (15f4 <SystemInit+0x8>)
    15ee:	4a02      	ldr	r2, [pc, #8]	; (15f8 <SystemInit+0xc>)
    15f0:	601a      	str	r2, [r3, #0]

}
    15f2:	4770      	bx	lr
    15f4:	20000004 	.word	0x20000004
    15f8:	017d7840 	.word	0x017d7840

000015fc <exit>:
    15fc:	b508      	push	{r3, lr}
    15fe:	4b07      	ldr	r3, [pc, #28]	; (161c <exit+0x20>)
    1600:	4604      	mov	r4, r0
    1602:	b113      	cbz	r3, 160a <exit+0xe>
    1604:	2100      	movs	r1, #0
    1606:	f3af 8000 	nop.w
    160a:	4b05      	ldr	r3, [pc, #20]	; (1620 <exit+0x24>)
    160c:	6818      	ldr	r0, [r3, #0]
    160e:	6a83      	ldr	r3, [r0, #40]	; 0x28
    1610:	b103      	cbz	r3, 1614 <exit+0x18>
    1612:	4798      	blx	r3
    1614:	4620      	mov	r0, r4
    1616:	f001 f94d 	bl	28b4 <_exit>
    161a:	bf00      	nop
    161c:	00000000 	.word	0x00000000
    1620:	00002fec 	.word	0x00002fec

00001624 <memset>:
    1624:	4603      	mov	r3, r0
    1626:	4402      	add	r2, r0
    1628:	4293      	cmp	r3, r2
    162a:	d100      	bne.n	162e <memset+0xa>
    162c:	4770      	bx	lr
    162e:	f803 1b01 	strb.w	r1, [r3], #1
    1632:	e7f9      	b.n	1628 <memset+0x4>

00001634 <iprintf>:
    1634:	b40f      	push	{r0, r1, r2, r3}
    1636:	4b0a      	ldr	r3, [pc, #40]	; (1660 <iprintf+0x2c>)
    1638:	b513      	push	{r0, r1, r4, lr}
    163a:	681c      	ldr	r4, [r3, #0]
    163c:	b124      	cbz	r4, 1648 <iprintf+0x14>
    163e:	69a3      	ldr	r3, [r4, #24]
    1640:	b913      	cbnz	r3, 1648 <iprintf+0x14>
    1642:	4620      	mov	r0, r4
    1644:	f000 fae4 	bl	1c10 <__sinit>
    1648:	ab05      	add	r3, sp, #20
    164a:	4620      	mov	r0, r4
    164c:	9a04      	ldr	r2, [sp, #16]
    164e:	68a1      	ldr	r1, [r4, #8]
    1650:	9301      	str	r3, [sp, #4]
    1652:	f000 fd01 	bl	2058 <_vfiprintf_r>
    1656:	b002      	add	sp, #8
    1658:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    165c:	b004      	add	sp, #16
    165e:	4770      	bx	lr
    1660:	20000008 	.word	0x20000008

00001664 <_puts_r>:
    1664:	b570      	push	{r4, r5, r6, lr}
    1666:	460e      	mov	r6, r1
    1668:	4605      	mov	r5, r0
    166a:	b118      	cbz	r0, 1674 <_puts_r+0x10>
    166c:	6983      	ldr	r3, [r0, #24]
    166e:	b90b      	cbnz	r3, 1674 <_puts_r+0x10>
    1670:	f000 face 	bl	1c10 <__sinit>
    1674:	69ab      	ldr	r3, [r5, #24]
    1676:	68ac      	ldr	r4, [r5, #8]
    1678:	b913      	cbnz	r3, 1680 <_puts_r+0x1c>
    167a:	4628      	mov	r0, r5
    167c:	f000 fac8 	bl	1c10 <__sinit>
    1680:	4b2c      	ldr	r3, [pc, #176]	; (1734 <_puts_r+0xd0>)
    1682:	429c      	cmp	r4, r3
    1684:	d120      	bne.n	16c8 <_puts_r+0x64>
    1686:	686c      	ldr	r4, [r5, #4]
    1688:	6e63      	ldr	r3, [r4, #100]	; 0x64
    168a:	07db      	lsls	r3, r3, #31
    168c:	d405      	bmi.n	169a <_puts_r+0x36>
    168e:	89a3      	ldrh	r3, [r4, #12]
    1690:	0598      	lsls	r0, r3, #22
    1692:	d402      	bmi.n	169a <_puts_r+0x36>
    1694:	6da0      	ldr	r0, [r4, #88]	; 0x58
    1696:	f000 fb6b 	bl	1d70 <__retarget_lock_acquire_recursive>
    169a:	89a3      	ldrh	r3, [r4, #12]
    169c:	0719      	lsls	r1, r3, #28
    169e:	d51d      	bpl.n	16dc <_puts_r+0x78>
    16a0:	6923      	ldr	r3, [r4, #16]
    16a2:	b1db      	cbz	r3, 16dc <_puts_r+0x78>
    16a4:	3e01      	subs	r6, #1
    16a6:	68a3      	ldr	r3, [r4, #8]
    16a8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
    16ac:	3b01      	subs	r3, #1
    16ae:	60a3      	str	r3, [r4, #8]
    16b0:	bb39      	cbnz	r1, 1702 <_puts_r+0x9e>
    16b2:	2b00      	cmp	r3, #0
    16b4:	da38      	bge.n	1728 <_puts_r+0xc4>
    16b6:	4622      	mov	r2, r4
    16b8:	210a      	movs	r1, #10
    16ba:	4628      	mov	r0, r5
    16bc:	f000 f8b4 	bl	1828 <__swbuf_r>
    16c0:	3001      	adds	r0, #1
    16c2:	d011      	beq.n	16e8 <_puts_r+0x84>
    16c4:	250a      	movs	r5, #10
    16c6:	e011      	b.n	16ec <_puts_r+0x88>
    16c8:	4b1b      	ldr	r3, [pc, #108]	; (1738 <_puts_r+0xd4>)
    16ca:	429c      	cmp	r4, r3
    16cc:	d101      	bne.n	16d2 <_puts_r+0x6e>
    16ce:	68ac      	ldr	r4, [r5, #8]
    16d0:	e7da      	b.n	1688 <_puts_r+0x24>
    16d2:	4b1a      	ldr	r3, [pc, #104]	; (173c <_puts_r+0xd8>)
    16d4:	429c      	cmp	r4, r3
    16d6:	bf08      	it	eq
    16d8:	68ec      	ldreq	r4, [r5, #12]
    16da:	e7d5      	b.n	1688 <_puts_r+0x24>
    16dc:	4621      	mov	r1, r4
    16de:	4628      	mov	r0, r5
    16e0:	f000 f8f4 	bl	18cc <__swsetup_r>
    16e4:	2800      	cmp	r0, #0
    16e6:	d0dd      	beq.n	16a4 <_puts_r+0x40>
    16e8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    16ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
    16ee:	07da      	lsls	r2, r3, #31
    16f0:	d405      	bmi.n	16fe <_puts_r+0x9a>
    16f2:	89a3      	ldrh	r3, [r4, #12]
    16f4:	059b      	lsls	r3, r3, #22
    16f6:	d402      	bmi.n	16fe <_puts_r+0x9a>
    16f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
    16fa:	f000 fb3a 	bl	1d72 <__retarget_lock_release_recursive>
    16fe:	4628      	mov	r0, r5
    1700:	bd70      	pop	{r4, r5, r6, pc}
    1702:	2b00      	cmp	r3, #0
    1704:	da04      	bge.n	1710 <_puts_r+0xac>
    1706:	69a2      	ldr	r2, [r4, #24]
    1708:	429a      	cmp	r2, r3
    170a:	dc06      	bgt.n	171a <_puts_r+0xb6>
    170c:	290a      	cmp	r1, #10
    170e:	d004      	beq.n	171a <_puts_r+0xb6>
    1710:	6823      	ldr	r3, [r4, #0]
    1712:	1c5a      	adds	r2, r3, #1
    1714:	6022      	str	r2, [r4, #0]
    1716:	7019      	strb	r1, [r3, #0]
    1718:	e7c5      	b.n	16a6 <_puts_r+0x42>
    171a:	4622      	mov	r2, r4
    171c:	4628      	mov	r0, r5
    171e:	f000 f883 	bl	1828 <__swbuf_r>
    1722:	3001      	adds	r0, #1
    1724:	d1bf      	bne.n	16a6 <_puts_r+0x42>
    1726:	e7df      	b.n	16e8 <_puts_r+0x84>
    1728:	250a      	movs	r5, #10
    172a:	6823      	ldr	r3, [r4, #0]
    172c:	1c5a      	adds	r2, r3, #1
    172e:	6022      	str	r2, [r4, #0]
    1730:	701d      	strb	r5, [r3, #0]
    1732:	e7db      	b.n	16ec <_puts_r+0x88>
    1734:	000030e4 	.word	0x000030e4
    1738:	00003104 	.word	0x00003104
    173c:	000030c4 	.word	0x000030c4

00001740 <puts>:
    1740:	4b02      	ldr	r3, [pc, #8]	; (174c <puts+0xc>)
    1742:	4601      	mov	r1, r0
    1744:	6818      	ldr	r0, [r3, #0]
    1746:	f7ff bf8d 	b.w	1664 <_puts_r>
    174a:	bf00      	nop
    174c:	20000008 	.word	0x20000008

00001750 <srand>:
    1750:	b538      	push	{r3, r4, r5, lr}
    1752:	4b10      	ldr	r3, [pc, #64]	; (1794 <srand+0x44>)
    1754:	4604      	mov	r4, r0
    1756:	681d      	ldr	r5, [r3, #0]
    1758:	6bab      	ldr	r3, [r5, #56]	; 0x38
    175a:	b9b3      	cbnz	r3, 178a <srand+0x3a>
    175c:	2018      	movs	r0, #24
    175e:	f000 fb6f 	bl	1e40 <malloc>
    1762:	4602      	mov	r2, r0
    1764:	63a8      	str	r0, [r5, #56]	; 0x38
    1766:	b920      	cbnz	r0, 1772 <srand+0x22>
    1768:	2142      	movs	r1, #66	; 0x42
    176a:	4b0b      	ldr	r3, [pc, #44]	; (1798 <srand+0x48>)
    176c:	480b      	ldr	r0, [pc, #44]	; (179c <srand+0x4c>)
    176e:	f000 f91b 	bl	19a8 <__assert_func>
    1772:	490b      	ldr	r1, [pc, #44]	; (17a0 <srand+0x50>)
    1774:	4b0b      	ldr	r3, [pc, #44]	; (17a4 <srand+0x54>)
    1776:	e9c0 1300 	strd	r1, r3, [r0]
    177a:	4b0b      	ldr	r3, [pc, #44]	; (17a8 <srand+0x58>)
    177c:	2100      	movs	r1, #0
    177e:	6083      	str	r3, [r0, #8]
    1780:	230b      	movs	r3, #11
    1782:	8183      	strh	r3, [r0, #12]
    1784:	2001      	movs	r0, #1
    1786:	e9c2 0104 	strd	r0, r1, [r2, #16]
    178a:	2200      	movs	r2, #0
    178c:	6bab      	ldr	r3, [r5, #56]	; 0x38
    178e:	611c      	str	r4, [r3, #16]
    1790:	615a      	str	r2, [r3, #20]
    1792:	bd38      	pop	{r3, r4, r5, pc}
    1794:	20000008 	.word	0x20000008
    1798:	00002ff0 	.word	0x00002ff0
    179c:	00003007 	.word	0x00003007
    17a0:	abcd330e 	.word	0xabcd330e
    17a4:	e66d1234 	.word	0xe66d1234
    17a8:	0005deec 	.word	0x0005deec

000017ac <rand>:
    17ac:	4b16      	ldr	r3, [pc, #88]	; (1808 <rand+0x5c>)
    17ae:	b510      	push	{r4, lr}
    17b0:	681c      	ldr	r4, [r3, #0]
    17b2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    17b4:	b9b3      	cbnz	r3, 17e4 <rand+0x38>
    17b6:	2018      	movs	r0, #24
    17b8:	f000 fb42 	bl	1e40 <malloc>
    17bc:	4602      	mov	r2, r0
    17be:	63a0      	str	r0, [r4, #56]	; 0x38
    17c0:	b920      	cbnz	r0, 17cc <rand+0x20>
    17c2:	214e      	movs	r1, #78	; 0x4e
    17c4:	4b11      	ldr	r3, [pc, #68]	; (180c <rand+0x60>)
    17c6:	4812      	ldr	r0, [pc, #72]	; (1810 <rand+0x64>)
    17c8:	f000 f8ee 	bl	19a8 <__assert_func>
    17cc:	4911      	ldr	r1, [pc, #68]	; (1814 <rand+0x68>)
    17ce:	4b12      	ldr	r3, [pc, #72]	; (1818 <rand+0x6c>)
    17d0:	e9c0 1300 	strd	r1, r3, [r0]
    17d4:	4b11      	ldr	r3, [pc, #68]	; (181c <rand+0x70>)
    17d6:	2100      	movs	r1, #0
    17d8:	6083      	str	r3, [r0, #8]
    17da:	230b      	movs	r3, #11
    17dc:	8183      	strh	r3, [r0, #12]
    17de:	2001      	movs	r0, #1
    17e0:	e9c2 0104 	strd	r0, r1, [r2, #16]
    17e4:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    17e6:	4a0e      	ldr	r2, [pc, #56]	; (1820 <rand+0x74>)
    17e8:	6920      	ldr	r0, [r4, #16]
    17ea:	6963      	ldr	r3, [r4, #20]
    17ec:	4342      	muls	r2, r0
    17ee:	490d      	ldr	r1, [pc, #52]	; (1824 <rand+0x78>)
    17f0:	fb01 2203 	mla	r2, r1, r3, r2
    17f4:	fba0 0101 	umull	r0, r1, r0, r1
    17f8:	1c43      	adds	r3, r0, #1
    17fa:	eb42 0001 	adc.w	r0, r2, r1
    17fe:	e9c4 3004 	strd	r3, r0, [r4, #16]
    1802:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
    1806:	bd10      	pop	{r4, pc}
    1808:	20000008 	.word	0x20000008
    180c:	00002ff0 	.word	0x00002ff0
    1810:	00003007 	.word	0x00003007
    1814:	abcd330e 	.word	0xabcd330e
    1818:	e66d1234 	.word	0xe66d1234
    181c:	0005deec 	.word	0x0005deec
    1820:	5851f42d 	.word	0x5851f42d
    1824:	4c957f2d 	.word	0x4c957f2d

00001828 <__swbuf_r>:
    1828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    182a:	460e      	mov	r6, r1
    182c:	4614      	mov	r4, r2
    182e:	4605      	mov	r5, r0
    1830:	b118      	cbz	r0, 183a <__swbuf_r+0x12>
    1832:	6983      	ldr	r3, [r0, #24]
    1834:	b90b      	cbnz	r3, 183a <__swbuf_r+0x12>
    1836:	f000 f9eb 	bl	1c10 <__sinit>
    183a:	4b21      	ldr	r3, [pc, #132]	; (18c0 <__swbuf_r+0x98>)
    183c:	429c      	cmp	r4, r3
    183e:	d12b      	bne.n	1898 <__swbuf_r+0x70>
    1840:	686c      	ldr	r4, [r5, #4]
    1842:	69a3      	ldr	r3, [r4, #24]
    1844:	60a3      	str	r3, [r4, #8]
    1846:	89a3      	ldrh	r3, [r4, #12]
    1848:	071a      	lsls	r2, r3, #28
    184a:	d52f      	bpl.n	18ac <__swbuf_r+0x84>
    184c:	6923      	ldr	r3, [r4, #16]
    184e:	b36b      	cbz	r3, 18ac <__swbuf_r+0x84>
    1850:	6923      	ldr	r3, [r4, #16]
    1852:	6820      	ldr	r0, [r4, #0]
    1854:	b2f6      	uxtb	r6, r6
    1856:	1ac0      	subs	r0, r0, r3
    1858:	6963      	ldr	r3, [r4, #20]
    185a:	4637      	mov	r7, r6
    185c:	4283      	cmp	r3, r0
    185e:	dc04      	bgt.n	186a <__swbuf_r+0x42>
    1860:	4621      	mov	r1, r4
    1862:	4628      	mov	r0, r5
    1864:	f000 f940 	bl	1ae8 <_fflush_r>
    1868:	bb30      	cbnz	r0, 18b8 <__swbuf_r+0x90>
    186a:	68a3      	ldr	r3, [r4, #8]
    186c:	3001      	adds	r0, #1
    186e:	3b01      	subs	r3, #1
    1870:	60a3      	str	r3, [r4, #8]
    1872:	6823      	ldr	r3, [r4, #0]
    1874:	1c5a      	adds	r2, r3, #1
    1876:	6022      	str	r2, [r4, #0]
    1878:	701e      	strb	r6, [r3, #0]
    187a:	6963      	ldr	r3, [r4, #20]
    187c:	4283      	cmp	r3, r0
    187e:	d004      	beq.n	188a <__swbuf_r+0x62>
    1880:	89a3      	ldrh	r3, [r4, #12]
    1882:	07db      	lsls	r3, r3, #31
    1884:	d506      	bpl.n	1894 <__swbuf_r+0x6c>
    1886:	2e0a      	cmp	r6, #10
    1888:	d104      	bne.n	1894 <__swbuf_r+0x6c>
    188a:	4621      	mov	r1, r4
    188c:	4628      	mov	r0, r5
    188e:	f000 f92b 	bl	1ae8 <_fflush_r>
    1892:	b988      	cbnz	r0, 18b8 <__swbuf_r+0x90>
    1894:	4638      	mov	r0, r7
    1896:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1898:	4b0a      	ldr	r3, [pc, #40]	; (18c4 <__swbuf_r+0x9c>)
    189a:	429c      	cmp	r4, r3
    189c:	d101      	bne.n	18a2 <__swbuf_r+0x7a>
    189e:	68ac      	ldr	r4, [r5, #8]
    18a0:	e7cf      	b.n	1842 <__swbuf_r+0x1a>
    18a2:	4b09      	ldr	r3, [pc, #36]	; (18c8 <__swbuf_r+0xa0>)
    18a4:	429c      	cmp	r4, r3
    18a6:	bf08      	it	eq
    18a8:	68ec      	ldreq	r4, [r5, #12]
    18aa:	e7ca      	b.n	1842 <__swbuf_r+0x1a>
    18ac:	4621      	mov	r1, r4
    18ae:	4628      	mov	r0, r5
    18b0:	f000 f80c 	bl	18cc <__swsetup_r>
    18b4:	2800      	cmp	r0, #0
    18b6:	d0cb      	beq.n	1850 <__swbuf_r+0x28>
    18b8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
    18bc:	e7ea      	b.n	1894 <__swbuf_r+0x6c>
    18be:	bf00      	nop
    18c0:	000030e4 	.word	0x000030e4
    18c4:	00003104 	.word	0x00003104
    18c8:	000030c4 	.word	0x000030c4

000018cc <__swsetup_r>:
    18cc:	4b32      	ldr	r3, [pc, #200]	; (1998 <__swsetup_r+0xcc>)
    18ce:	b570      	push	{r4, r5, r6, lr}
    18d0:	681d      	ldr	r5, [r3, #0]
    18d2:	4606      	mov	r6, r0
    18d4:	460c      	mov	r4, r1
    18d6:	b125      	cbz	r5, 18e2 <__swsetup_r+0x16>
    18d8:	69ab      	ldr	r3, [r5, #24]
    18da:	b913      	cbnz	r3, 18e2 <__swsetup_r+0x16>
    18dc:	4628      	mov	r0, r5
    18de:	f000 f997 	bl	1c10 <__sinit>
    18e2:	4b2e      	ldr	r3, [pc, #184]	; (199c <__swsetup_r+0xd0>)
    18e4:	429c      	cmp	r4, r3
    18e6:	d10f      	bne.n	1908 <__swsetup_r+0x3c>
    18e8:	686c      	ldr	r4, [r5, #4]
    18ea:	89a3      	ldrh	r3, [r4, #12]
    18ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    18f0:	0719      	lsls	r1, r3, #28
    18f2:	d42c      	bmi.n	194e <__swsetup_r+0x82>
    18f4:	06dd      	lsls	r5, r3, #27
    18f6:	d411      	bmi.n	191c <__swsetup_r+0x50>
    18f8:	2309      	movs	r3, #9
    18fa:	6033      	str	r3, [r6, #0]
    18fc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
    1900:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    1904:	81a3      	strh	r3, [r4, #12]
    1906:	e03e      	b.n	1986 <__swsetup_r+0xba>
    1908:	4b25      	ldr	r3, [pc, #148]	; (19a0 <__swsetup_r+0xd4>)
    190a:	429c      	cmp	r4, r3
    190c:	d101      	bne.n	1912 <__swsetup_r+0x46>
    190e:	68ac      	ldr	r4, [r5, #8]
    1910:	e7eb      	b.n	18ea <__swsetup_r+0x1e>
    1912:	4b24      	ldr	r3, [pc, #144]	; (19a4 <__swsetup_r+0xd8>)
    1914:	429c      	cmp	r4, r3
    1916:	bf08      	it	eq
    1918:	68ec      	ldreq	r4, [r5, #12]
    191a:	e7e6      	b.n	18ea <__swsetup_r+0x1e>
    191c:	0758      	lsls	r0, r3, #29
    191e:	d512      	bpl.n	1946 <__swsetup_r+0x7a>
    1920:	6b61      	ldr	r1, [r4, #52]	; 0x34
    1922:	b141      	cbz	r1, 1936 <__swsetup_r+0x6a>
    1924:	f104 0344 	add.w	r3, r4, #68	; 0x44
    1928:	4299      	cmp	r1, r3
    192a:	d002      	beq.n	1932 <__swsetup_r+0x66>
    192c:	4630      	mov	r0, r6
    192e:	f000 fa8f 	bl	1e50 <_free_r>
    1932:	2300      	movs	r3, #0
    1934:	6363      	str	r3, [r4, #52]	; 0x34
    1936:	89a3      	ldrh	r3, [r4, #12]
    1938:	f023 0324 	bic.w	r3, r3, #36	; 0x24
    193c:	81a3      	strh	r3, [r4, #12]
    193e:	2300      	movs	r3, #0
    1940:	6063      	str	r3, [r4, #4]
    1942:	6923      	ldr	r3, [r4, #16]
    1944:	6023      	str	r3, [r4, #0]
    1946:	89a3      	ldrh	r3, [r4, #12]
    1948:	f043 0308 	orr.w	r3, r3, #8
    194c:	81a3      	strh	r3, [r4, #12]
    194e:	6923      	ldr	r3, [r4, #16]
    1950:	b94b      	cbnz	r3, 1966 <__swsetup_r+0x9a>
    1952:	89a3      	ldrh	r3, [r4, #12]
    1954:	f403 7320 	and.w	r3, r3, #640	; 0x280
    1958:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    195c:	d003      	beq.n	1966 <__swsetup_r+0x9a>
    195e:	4621      	mov	r1, r4
    1960:	4630      	mov	r0, r6
    1962:	f000 fa2d 	bl	1dc0 <__smakebuf_r>
    1966:	89a0      	ldrh	r0, [r4, #12]
    1968:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    196c:	f010 0301 	ands.w	r3, r0, #1
    1970:	d00a      	beq.n	1988 <__swsetup_r+0xbc>
    1972:	2300      	movs	r3, #0
    1974:	60a3      	str	r3, [r4, #8]
    1976:	6963      	ldr	r3, [r4, #20]
    1978:	425b      	negs	r3, r3
    197a:	61a3      	str	r3, [r4, #24]
    197c:	6923      	ldr	r3, [r4, #16]
    197e:	b943      	cbnz	r3, 1992 <__swsetup_r+0xc6>
    1980:	f010 0080 	ands.w	r0, r0, #128	; 0x80
    1984:	d1ba      	bne.n	18fc <__swsetup_r+0x30>
    1986:	bd70      	pop	{r4, r5, r6, pc}
    1988:	0781      	lsls	r1, r0, #30
    198a:	bf58      	it	pl
    198c:	6963      	ldrpl	r3, [r4, #20]
    198e:	60a3      	str	r3, [r4, #8]
    1990:	e7f4      	b.n	197c <__swsetup_r+0xb0>
    1992:	2000      	movs	r0, #0
    1994:	e7f7      	b.n	1986 <__swsetup_r+0xba>
    1996:	bf00      	nop
    1998:	20000008 	.word	0x20000008
    199c:	000030e4 	.word	0x000030e4
    19a0:	00003104 	.word	0x00003104
    19a4:	000030c4 	.word	0x000030c4

000019a8 <__assert_func>:
    19a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    19aa:	4614      	mov	r4, r2
    19ac:	461a      	mov	r2, r3
    19ae:	4b09      	ldr	r3, [pc, #36]	; (19d4 <__assert_func+0x2c>)
    19b0:	4605      	mov	r5, r0
    19b2:	681b      	ldr	r3, [r3, #0]
    19b4:	68d8      	ldr	r0, [r3, #12]
    19b6:	b14c      	cbz	r4, 19cc <__assert_func+0x24>
    19b8:	4b07      	ldr	r3, [pc, #28]	; (19d8 <__assert_func+0x30>)
    19ba:	e9cd 3401 	strd	r3, r4, [sp, #4]
    19be:	9100      	str	r1, [sp, #0]
    19c0:	462b      	mov	r3, r5
    19c2:	4906      	ldr	r1, [pc, #24]	; (19dc <__assert_func+0x34>)
    19c4:	f000 f9a2 	bl	1d0c <fiprintf>
    19c8:	f000 fe72 	bl	26b0 <abort>
    19cc:	4b04      	ldr	r3, [pc, #16]	; (19e0 <__assert_func+0x38>)
    19ce:	461c      	mov	r4, r3
    19d0:	e7f3      	b.n	19ba <__assert_func+0x12>
    19d2:	bf00      	nop
    19d4:	20000008 	.word	0x20000008
    19d8:	00003085 	.word	0x00003085
    19dc:	00003092 	.word	0x00003092
    19e0:	000030c0 	.word	0x000030c0

000019e4 <__sflush_r>:
    19e4:	898a      	ldrh	r2, [r1, #12]
    19e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    19e8:	4605      	mov	r5, r0
    19ea:	0710      	lsls	r0, r2, #28
    19ec:	460c      	mov	r4, r1
    19ee:	d457      	bmi.n	1aa0 <__sflush_r+0xbc>
    19f0:	684b      	ldr	r3, [r1, #4]
    19f2:	2b00      	cmp	r3, #0
    19f4:	dc04      	bgt.n	1a00 <__sflush_r+0x1c>
    19f6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    19f8:	2b00      	cmp	r3, #0
    19fa:	dc01      	bgt.n	1a00 <__sflush_r+0x1c>
    19fc:	2000      	movs	r0, #0
    19fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1a00:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    1a02:	2e00      	cmp	r6, #0
    1a04:	d0fa      	beq.n	19fc <__sflush_r+0x18>
    1a06:	2300      	movs	r3, #0
    1a08:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
    1a0c:	682f      	ldr	r7, [r5, #0]
    1a0e:	602b      	str	r3, [r5, #0]
    1a10:	d032      	beq.n	1a78 <__sflush_r+0x94>
    1a12:	6d60      	ldr	r0, [r4, #84]	; 0x54
    1a14:	89a3      	ldrh	r3, [r4, #12]
    1a16:	075a      	lsls	r2, r3, #29
    1a18:	d505      	bpl.n	1a26 <__sflush_r+0x42>
    1a1a:	6863      	ldr	r3, [r4, #4]
    1a1c:	1ac0      	subs	r0, r0, r3
    1a1e:	6b63      	ldr	r3, [r4, #52]	; 0x34
    1a20:	b10b      	cbz	r3, 1a26 <__sflush_r+0x42>
    1a22:	6c23      	ldr	r3, [r4, #64]	; 0x40
    1a24:	1ac0      	subs	r0, r0, r3
    1a26:	2300      	movs	r3, #0
    1a28:	4602      	mov	r2, r0
    1a2a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    1a2c:	4628      	mov	r0, r5
    1a2e:	6a21      	ldr	r1, [r4, #32]
    1a30:	47b0      	blx	r6
    1a32:	1c43      	adds	r3, r0, #1
    1a34:	89a3      	ldrh	r3, [r4, #12]
    1a36:	d106      	bne.n	1a46 <__sflush_r+0x62>
    1a38:	6829      	ldr	r1, [r5, #0]
    1a3a:	291d      	cmp	r1, #29
    1a3c:	d82c      	bhi.n	1a98 <__sflush_r+0xb4>
    1a3e:	4a29      	ldr	r2, [pc, #164]	; (1ae4 <__sflush_r+0x100>)
    1a40:	40ca      	lsrs	r2, r1
    1a42:	07d6      	lsls	r6, r2, #31
    1a44:	d528      	bpl.n	1a98 <__sflush_r+0xb4>
    1a46:	2200      	movs	r2, #0
    1a48:	6062      	str	r2, [r4, #4]
    1a4a:	6922      	ldr	r2, [r4, #16]
    1a4c:	04d9      	lsls	r1, r3, #19
    1a4e:	6022      	str	r2, [r4, #0]
    1a50:	d504      	bpl.n	1a5c <__sflush_r+0x78>
    1a52:	1c42      	adds	r2, r0, #1
    1a54:	d101      	bne.n	1a5a <__sflush_r+0x76>
    1a56:	682b      	ldr	r3, [r5, #0]
    1a58:	b903      	cbnz	r3, 1a5c <__sflush_r+0x78>
    1a5a:	6560      	str	r0, [r4, #84]	; 0x54
    1a5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
    1a5e:	602f      	str	r7, [r5, #0]
    1a60:	2900      	cmp	r1, #0
    1a62:	d0cb      	beq.n	19fc <__sflush_r+0x18>
    1a64:	f104 0344 	add.w	r3, r4, #68	; 0x44
    1a68:	4299      	cmp	r1, r3
    1a6a:	d002      	beq.n	1a72 <__sflush_r+0x8e>
    1a6c:	4628      	mov	r0, r5
    1a6e:	f000 f9ef 	bl	1e50 <_free_r>
    1a72:	2000      	movs	r0, #0
    1a74:	6360      	str	r0, [r4, #52]	; 0x34
    1a76:	e7c2      	b.n	19fe <__sflush_r+0x1a>
    1a78:	6a21      	ldr	r1, [r4, #32]
    1a7a:	2301      	movs	r3, #1
    1a7c:	4628      	mov	r0, r5
    1a7e:	47b0      	blx	r6
    1a80:	1c41      	adds	r1, r0, #1
    1a82:	d1c7      	bne.n	1a14 <__sflush_r+0x30>
    1a84:	682b      	ldr	r3, [r5, #0]
    1a86:	2b00      	cmp	r3, #0
    1a88:	d0c4      	beq.n	1a14 <__sflush_r+0x30>
    1a8a:	2b1d      	cmp	r3, #29
    1a8c:	d001      	beq.n	1a92 <__sflush_r+0xae>
    1a8e:	2b16      	cmp	r3, #22
    1a90:	d101      	bne.n	1a96 <__sflush_r+0xb2>
    1a92:	602f      	str	r7, [r5, #0]
    1a94:	e7b2      	b.n	19fc <__sflush_r+0x18>
    1a96:	89a3      	ldrh	r3, [r4, #12]
    1a98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    1a9c:	81a3      	strh	r3, [r4, #12]
    1a9e:	e7ae      	b.n	19fe <__sflush_r+0x1a>
    1aa0:	690f      	ldr	r7, [r1, #16]
    1aa2:	2f00      	cmp	r7, #0
    1aa4:	d0aa      	beq.n	19fc <__sflush_r+0x18>
    1aa6:	0793      	lsls	r3, r2, #30
    1aa8:	bf18      	it	ne
    1aaa:	2300      	movne	r3, #0
    1aac:	680e      	ldr	r6, [r1, #0]
    1aae:	bf08      	it	eq
    1ab0:	694b      	ldreq	r3, [r1, #20]
    1ab2:	1bf6      	subs	r6, r6, r7
    1ab4:	600f      	str	r7, [r1, #0]
    1ab6:	608b      	str	r3, [r1, #8]
    1ab8:	2e00      	cmp	r6, #0
    1aba:	dd9f      	ble.n	19fc <__sflush_r+0x18>
    1abc:	4633      	mov	r3, r6
    1abe:	463a      	mov	r2, r7
    1ac0:	4628      	mov	r0, r5
    1ac2:	6a21      	ldr	r1, [r4, #32]
    1ac4:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
    1ac8:	47e0      	blx	ip
    1aca:	2800      	cmp	r0, #0
    1acc:	dc06      	bgt.n	1adc <__sflush_r+0xf8>
    1ace:	89a3      	ldrh	r3, [r4, #12]
    1ad0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    1ad4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    1ad8:	81a3      	strh	r3, [r4, #12]
    1ada:	e790      	b.n	19fe <__sflush_r+0x1a>
    1adc:	4407      	add	r7, r0
    1ade:	1a36      	subs	r6, r6, r0
    1ae0:	e7ea      	b.n	1ab8 <__sflush_r+0xd4>
    1ae2:	bf00      	nop
    1ae4:	20400001 	.word	0x20400001

00001ae8 <_fflush_r>:
    1ae8:	b538      	push	{r3, r4, r5, lr}
    1aea:	690b      	ldr	r3, [r1, #16]
    1aec:	4605      	mov	r5, r0
    1aee:	460c      	mov	r4, r1
    1af0:	b913      	cbnz	r3, 1af8 <_fflush_r+0x10>
    1af2:	2500      	movs	r5, #0
    1af4:	4628      	mov	r0, r5
    1af6:	bd38      	pop	{r3, r4, r5, pc}
    1af8:	b118      	cbz	r0, 1b02 <_fflush_r+0x1a>
    1afa:	6983      	ldr	r3, [r0, #24]
    1afc:	b90b      	cbnz	r3, 1b02 <_fflush_r+0x1a>
    1afe:	f000 f887 	bl	1c10 <__sinit>
    1b02:	4b14      	ldr	r3, [pc, #80]	; (1b54 <_fflush_r+0x6c>)
    1b04:	429c      	cmp	r4, r3
    1b06:	d11b      	bne.n	1b40 <_fflush_r+0x58>
    1b08:	686c      	ldr	r4, [r5, #4]
    1b0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    1b0e:	2b00      	cmp	r3, #0
    1b10:	d0ef      	beq.n	1af2 <_fflush_r+0xa>
    1b12:	6e62      	ldr	r2, [r4, #100]	; 0x64
    1b14:	07d0      	lsls	r0, r2, #31
    1b16:	d404      	bmi.n	1b22 <_fflush_r+0x3a>
    1b18:	0599      	lsls	r1, r3, #22
    1b1a:	d402      	bmi.n	1b22 <_fflush_r+0x3a>
    1b1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
    1b1e:	f000 f927 	bl	1d70 <__retarget_lock_acquire_recursive>
    1b22:	4628      	mov	r0, r5
    1b24:	4621      	mov	r1, r4
    1b26:	f7ff ff5d 	bl	19e4 <__sflush_r>
    1b2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
    1b2c:	4605      	mov	r5, r0
    1b2e:	07da      	lsls	r2, r3, #31
    1b30:	d4e0      	bmi.n	1af4 <_fflush_r+0xc>
    1b32:	89a3      	ldrh	r3, [r4, #12]
    1b34:	059b      	lsls	r3, r3, #22
    1b36:	d4dd      	bmi.n	1af4 <_fflush_r+0xc>
    1b38:	6da0      	ldr	r0, [r4, #88]	; 0x58
    1b3a:	f000 f91a 	bl	1d72 <__retarget_lock_release_recursive>
    1b3e:	e7d9      	b.n	1af4 <_fflush_r+0xc>
    1b40:	4b05      	ldr	r3, [pc, #20]	; (1b58 <_fflush_r+0x70>)
    1b42:	429c      	cmp	r4, r3
    1b44:	d101      	bne.n	1b4a <_fflush_r+0x62>
    1b46:	68ac      	ldr	r4, [r5, #8]
    1b48:	e7df      	b.n	1b0a <_fflush_r+0x22>
    1b4a:	4b04      	ldr	r3, [pc, #16]	; (1b5c <_fflush_r+0x74>)
    1b4c:	429c      	cmp	r4, r3
    1b4e:	bf08      	it	eq
    1b50:	68ec      	ldreq	r4, [r5, #12]
    1b52:	e7da      	b.n	1b0a <_fflush_r+0x22>
    1b54:	000030e4 	.word	0x000030e4
    1b58:	00003104 	.word	0x00003104
    1b5c:	000030c4 	.word	0x000030c4

00001b60 <std>:
    1b60:	2300      	movs	r3, #0
    1b62:	b510      	push	{r4, lr}
    1b64:	4604      	mov	r4, r0
    1b66:	e9c0 3300 	strd	r3, r3, [r0]
    1b6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
    1b6e:	6083      	str	r3, [r0, #8]
    1b70:	8181      	strh	r1, [r0, #12]
    1b72:	6643      	str	r3, [r0, #100]	; 0x64
    1b74:	81c2      	strh	r2, [r0, #14]
    1b76:	6183      	str	r3, [r0, #24]
    1b78:	4619      	mov	r1, r3
    1b7a:	2208      	movs	r2, #8
    1b7c:	305c      	adds	r0, #92	; 0x5c
    1b7e:	f7ff fd51 	bl	1624 <memset>
    1b82:	4b05      	ldr	r3, [pc, #20]	; (1b98 <std+0x38>)
    1b84:	6224      	str	r4, [r4, #32]
    1b86:	6263      	str	r3, [r4, #36]	; 0x24
    1b88:	4b04      	ldr	r3, [pc, #16]	; (1b9c <std+0x3c>)
    1b8a:	62a3      	str	r3, [r4, #40]	; 0x28
    1b8c:	4b04      	ldr	r3, [pc, #16]	; (1ba0 <std+0x40>)
    1b8e:	62e3      	str	r3, [r4, #44]	; 0x2c
    1b90:	4b04      	ldr	r3, [pc, #16]	; (1ba4 <std+0x44>)
    1b92:	6323      	str	r3, [r4, #48]	; 0x30
    1b94:	bd10      	pop	{r4, pc}
    1b96:	bf00      	nop
    1b98:	00002605 	.word	0x00002605
    1b9c:	00002627 	.word	0x00002627
    1ba0:	0000265f 	.word	0x0000265f
    1ba4:	00002683 	.word	0x00002683

00001ba8 <_cleanup_r>:
    1ba8:	4901      	ldr	r1, [pc, #4]	; (1bb0 <_cleanup_r+0x8>)
    1baa:	f000 b8c1 	b.w	1d30 <_fwalk_reent>
    1bae:	bf00      	nop
    1bb0:	00001ae9 	.word	0x00001ae9

00001bb4 <__sfmoreglue>:
    1bb4:	2268      	movs	r2, #104	; 0x68
    1bb6:	b570      	push	{r4, r5, r6, lr}
    1bb8:	1e4d      	subs	r5, r1, #1
    1bba:	4355      	muls	r5, r2
    1bbc:	460e      	mov	r6, r1
    1bbe:	f105 0174 	add.w	r1, r5, #116	; 0x74
    1bc2:	f000 f9ad 	bl	1f20 <_malloc_r>
    1bc6:	4604      	mov	r4, r0
    1bc8:	b140      	cbz	r0, 1bdc <__sfmoreglue+0x28>
    1bca:	2100      	movs	r1, #0
    1bcc:	e9c0 1600 	strd	r1, r6, [r0]
    1bd0:	300c      	adds	r0, #12
    1bd2:	60a0      	str	r0, [r4, #8]
    1bd4:	f105 0268 	add.w	r2, r5, #104	; 0x68
    1bd8:	f7ff fd24 	bl	1624 <memset>
    1bdc:	4620      	mov	r0, r4
    1bde:	bd70      	pop	{r4, r5, r6, pc}

00001be0 <__sfp_lock_acquire>:
    1be0:	4801      	ldr	r0, [pc, #4]	; (1be8 <__sfp_lock_acquire+0x8>)
    1be2:	f000 b8c5 	b.w	1d70 <__retarget_lock_acquire_recursive>
    1be6:	bf00      	nop
    1be8:	200000b5 	.word	0x200000b5

00001bec <__sfp_lock_release>:
    1bec:	4801      	ldr	r0, [pc, #4]	; (1bf4 <__sfp_lock_release+0x8>)
    1bee:	f000 b8c0 	b.w	1d72 <__retarget_lock_release_recursive>
    1bf2:	bf00      	nop
    1bf4:	200000b5 	.word	0x200000b5

00001bf8 <__sinit_lock_acquire>:
    1bf8:	4801      	ldr	r0, [pc, #4]	; (1c00 <__sinit_lock_acquire+0x8>)
    1bfa:	f000 b8b9 	b.w	1d70 <__retarget_lock_acquire_recursive>
    1bfe:	bf00      	nop
    1c00:	200000b6 	.word	0x200000b6

00001c04 <__sinit_lock_release>:
    1c04:	4801      	ldr	r0, [pc, #4]	; (1c0c <__sinit_lock_release+0x8>)
    1c06:	f000 b8b4 	b.w	1d72 <__retarget_lock_release_recursive>
    1c0a:	bf00      	nop
    1c0c:	200000b6 	.word	0x200000b6

00001c10 <__sinit>:
    1c10:	b510      	push	{r4, lr}
    1c12:	4604      	mov	r4, r0
    1c14:	f7ff fff0 	bl	1bf8 <__sinit_lock_acquire>
    1c18:	69a3      	ldr	r3, [r4, #24]
    1c1a:	b11b      	cbz	r3, 1c24 <__sinit+0x14>
    1c1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    1c20:	f7ff bff0 	b.w	1c04 <__sinit_lock_release>
    1c24:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
    1c28:	6523      	str	r3, [r4, #80]	; 0x50
    1c2a:	4b13      	ldr	r3, [pc, #76]	; (1c78 <__sinit+0x68>)
    1c2c:	4a13      	ldr	r2, [pc, #76]	; (1c7c <__sinit+0x6c>)
    1c2e:	681b      	ldr	r3, [r3, #0]
    1c30:	62a2      	str	r2, [r4, #40]	; 0x28
    1c32:	42a3      	cmp	r3, r4
    1c34:	bf08      	it	eq
    1c36:	2301      	moveq	r3, #1
    1c38:	4620      	mov	r0, r4
    1c3a:	bf08      	it	eq
    1c3c:	61a3      	streq	r3, [r4, #24]
    1c3e:	f000 f81f 	bl	1c80 <__sfp>
    1c42:	6060      	str	r0, [r4, #4]
    1c44:	4620      	mov	r0, r4
    1c46:	f000 f81b 	bl	1c80 <__sfp>
    1c4a:	60a0      	str	r0, [r4, #8]
    1c4c:	4620      	mov	r0, r4
    1c4e:	f000 f817 	bl	1c80 <__sfp>
    1c52:	2200      	movs	r2, #0
    1c54:	2104      	movs	r1, #4
    1c56:	60e0      	str	r0, [r4, #12]
    1c58:	6860      	ldr	r0, [r4, #4]
    1c5a:	f7ff ff81 	bl	1b60 <std>
    1c5e:	2201      	movs	r2, #1
    1c60:	2109      	movs	r1, #9
    1c62:	68a0      	ldr	r0, [r4, #8]
    1c64:	f7ff ff7c 	bl	1b60 <std>
    1c68:	2202      	movs	r2, #2
    1c6a:	2112      	movs	r1, #18
    1c6c:	68e0      	ldr	r0, [r4, #12]
    1c6e:	f7ff ff77 	bl	1b60 <std>
    1c72:	2301      	movs	r3, #1
    1c74:	61a3      	str	r3, [r4, #24]
    1c76:	e7d1      	b.n	1c1c <__sinit+0xc>
    1c78:	00002fec 	.word	0x00002fec
    1c7c:	00001ba9 	.word	0x00001ba9

00001c80 <__sfp>:
    1c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1c82:	4607      	mov	r7, r0
    1c84:	f7ff ffac 	bl	1be0 <__sfp_lock_acquire>
    1c88:	4b1e      	ldr	r3, [pc, #120]	; (1d04 <__sfp+0x84>)
    1c8a:	681e      	ldr	r6, [r3, #0]
    1c8c:	69b3      	ldr	r3, [r6, #24]
    1c8e:	b913      	cbnz	r3, 1c96 <__sfp+0x16>
    1c90:	4630      	mov	r0, r6
    1c92:	f7ff ffbd 	bl	1c10 <__sinit>
    1c96:	3648      	adds	r6, #72	; 0x48
    1c98:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
    1c9c:	3b01      	subs	r3, #1
    1c9e:	d503      	bpl.n	1ca8 <__sfp+0x28>
    1ca0:	6833      	ldr	r3, [r6, #0]
    1ca2:	b30b      	cbz	r3, 1ce8 <__sfp+0x68>
    1ca4:	6836      	ldr	r6, [r6, #0]
    1ca6:	e7f7      	b.n	1c98 <__sfp+0x18>
    1ca8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
    1cac:	b9d5      	cbnz	r5, 1ce4 <__sfp+0x64>
    1cae:	4b16      	ldr	r3, [pc, #88]	; (1d08 <__sfp+0x88>)
    1cb0:	f104 0058 	add.w	r0, r4, #88	; 0x58
    1cb4:	60e3      	str	r3, [r4, #12]
    1cb6:	6665      	str	r5, [r4, #100]	; 0x64
    1cb8:	f000 f859 	bl	1d6e <__retarget_lock_init_recursive>
    1cbc:	f7ff ff96 	bl	1bec <__sfp_lock_release>
    1cc0:	2208      	movs	r2, #8
    1cc2:	4629      	mov	r1, r5
    1cc4:	e9c4 5501 	strd	r5, r5, [r4, #4]
    1cc8:	e9c4 5504 	strd	r5, r5, [r4, #16]
    1ccc:	6025      	str	r5, [r4, #0]
    1cce:	61a5      	str	r5, [r4, #24]
    1cd0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    1cd4:	f7ff fca6 	bl	1624 <memset>
    1cd8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
    1cdc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
    1ce0:	4620      	mov	r0, r4
    1ce2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1ce4:	3468      	adds	r4, #104	; 0x68
    1ce6:	e7d9      	b.n	1c9c <__sfp+0x1c>
    1ce8:	2104      	movs	r1, #4
    1cea:	4638      	mov	r0, r7
    1cec:	f7ff ff62 	bl	1bb4 <__sfmoreglue>
    1cf0:	4604      	mov	r4, r0
    1cf2:	6030      	str	r0, [r6, #0]
    1cf4:	2800      	cmp	r0, #0
    1cf6:	d1d5      	bne.n	1ca4 <__sfp+0x24>
    1cf8:	f7ff ff78 	bl	1bec <__sfp_lock_release>
    1cfc:	230c      	movs	r3, #12
    1cfe:	603b      	str	r3, [r7, #0]
    1d00:	e7ee      	b.n	1ce0 <__sfp+0x60>
    1d02:	bf00      	nop
    1d04:	00002fec 	.word	0x00002fec
    1d08:	ffff0001 	.word	0xffff0001

00001d0c <fiprintf>:
    1d0c:	b40e      	push	{r1, r2, r3}
    1d0e:	b503      	push	{r0, r1, lr}
    1d10:	4601      	mov	r1, r0
    1d12:	ab03      	add	r3, sp, #12
    1d14:	4805      	ldr	r0, [pc, #20]	; (1d2c <fiprintf+0x20>)
    1d16:	f853 2b04 	ldr.w	r2, [r3], #4
    1d1a:	6800      	ldr	r0, [r0, #0]
    1d1c:	9301      	str	r3, [sp, #4]
    1d1e:	f000 f99b 	bl	2058 <_vfiprintf_r>
    1d22:	b002      	add	sp, #8
    1d24:	f85d eb04 	ldr.w	lr, [sp], #4
    1d28:	b003      	add	sp, #12
    1d2a:	4770      	bx	lr
    1d2c:	20000008 	.word	0x20000008

00001d30 <_fwalk_reent>:
    1d30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    1d34:	4606      	mov	r6, r0
    1d36:	4688      	mov	r8, r1
    1d38:	2700      	movs	r7, #0
    1d3a:	f100 0448 	add.w	r4, r0, #72	; 0x48
    1d3e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
    1d42:	f1b9 0901 	subs.w	r9, r9, #1
    1d46:	d505      	bpl.n	1d54 <_fwalk_reent+0x24>
    1d48:	6824      	ldr	r4, [r4, #0]
    1d4a:	2c00      	cmp	r4, #0
    1d4c:	d1f7      	bne.n	1d3e <_fwalk_reent+0xe>
    1d4e:	4638      	mov	r0, r7
    1d50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    1d54:	89ab      	ldrh	r3, [r5, #12]
    1d56:	2b01      	cmp	r3, #1
    1d58:	d907      	bls.n	1d6a <_fwalk_reent+0x3a>
    1d5a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
    1d5e:	3301      	adds	r3, #1
    1d60:	d003      	beq.n	1d6a <_fwalk_reent+0x3a>
    1d62:	4629      	mov	r1, r5
    1d64:	4630      	mov	r0, r6
    1d66:	47c0      	blx	r8
    1d68:	4307      	orrs	r7, r0
    1d6a:	3568      	adds	r5, #104	; 0x68
    1d6c:	e7e9      	b.n	1d42 <_fwalk_reent+0x12>

00001d6e <__retarget_lock_init_recursive>:
    1d6e:	4770      	bx	lr

00001d70 <__retarget_lock_acquire_recursive>:
    1d70:	4770      	bx	lr

00001d72 <__retarget_lock_release_recursive>:
    1d72:	4770      	bx	lr

00001d74 <__swhatbuf_r>:
    1d74:	b570      	push	{r4, r5, r6, lr}
    1d76:	460e      	mov	r6, r1
    1d78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    1d7c:	4614      	mov	r4, r2
    1d7e:	2900      	cmp	r1, #0
    1d80:	461d      	mov	r5, r3
    1d82:	b096      	sub	sp, #88	; 0x58
    1d84:	da08      	bge.n	1d98 <__swhatbuf_r+0x24>
    1d86:	2200      	movs	r2, #0
    1d88:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
    1d8c:	602a      	str	r2, [r5, #0]
    1d8e:	061a      	lsls	r2, r3, #24
    1d90:	d410      	bmi.n	1db4 <__swhatbuf_r+0x40>
    1d92:	f44f 6380 	mov.w	r3, #1024	; 0x400
    1d96:	e00e      	b.n	1db6 <__swhatbuf_r+0x42>
    1d98:	466a      	mov	r2, sp
    1d9a:	f000 fca1 	bl	26e0 <_fstat_r>
    1d9e:	2800      	cmp	r0, #0
    1da0:	dbf1      	blt.n	1d86 <__swhatbuf_r+0x12>
    1da2:	9a01      	ldr	r2, [sp, #4]
    1da4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
    1da8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
    1dac:	425a      	negs	r2, r3
    1dae:	415a      	adcs	r2, r3
    1db0:	602a      	str	r2, [r5, #0]
    1db2:	e7ee      	b.n	1d92 <__swhatbuf_r+0x1e>
    1db4:	2340      	movs	r3, #64	; 0x40
    1db6:	2000      	movs	r0, #0
    1db8:	6023      	str	r3, [r4, #0]
    1dba:	b016      	add	sp, #88	; 0x58
    1dbc:	bd70      	pop	{r4, r5, r6, pc}
	...

00001dc0 <__smakebuf_r>:
    1dc0:	898b      	ldrh	r3, [r1, #12]
    1dc2:	b573      	push	{r0, r1, r4, r5, r6, lr}
    1dc4:	079d      	lsls	r5, r3, #30
    1dc6:	4606      	mov	r6, r0
    1dc8:	460c      	mov	r4, r1
    1dca:	d507      	bpl.n	1ddc <__smakebuf_r+0x1c>
    1dcc:	f104 0347 	add.w	r3, r4, #71	; 0x47
    1dd0:	6023      	str	r3, [r4, #0]
    1dd2:	6123      	str	r3, [r4, #16]
    1dd4:	2301      	movs	r3, #1
    1dd6:	6163      	str	r3, [r4, #20]
    1dd8:	b002      	add	sp, #8
    1dda:	bd70      	pop	{r4, r5, r6, pc}
    1ddc:	466a      	mov	r2, sp
    1dde:	ab01      	add	r3, sp, #4
    1de0:	f7ff ffc8 	bl	1d74 <__swhatbuf_r>
    1de4:	9900      	ldr	r1, [sp, #0]
    1de6:	4605      	mov	r5, r0
    1de8:	4630      	mov	r0, r6
    1dea:	f000 f899 	bl	1f20 <_malloc_r>
    1dee:	b948      	cbnz	r0, 1e04 <__smakebuf_r+0x44>
    1df0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    1df4:	059a      	lsls	r2, r3, #22
    1df6:	d4ef      	bmi.n	1dd8 <__smakebuf_r+0x18>
    1df8:	f023 0303 	bic.w	r3, r3, #3
    1dfc:	f043 0302 	orr.w	r3, r3, #2
    1e00:	81a3      	strh	r3, [r4, #12]
    1e02:	e7e3      	b.n	1dcc <__smakebuf_r+0xc>
    1e04:	4b0d      	ldr	r3, [pc, #52]	; (1e3c <__smakebuf_r+0x7c>)
    1e06:	62b3      	str	r3, [r6, #40]	; 0x28
    1e08:	89a3      	ldrh	r3, [r4, #12]
    1e0a:	6020      	str	r0, [r4, #0]
    1e0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    1e10:	81a3      	strh	r3, [r4, #12]
    1e12:	9b00      	ldr	r3, [sp, #0]
    1e14:	6120      	str	r0, [r4, #16]
    1e16:	6163      	str	r3, [r4, #20]
    1e18:	9b01      	ldr	r3, [sp, #4]
    1e1a:	b15b      	cbz	r3, 1e34 <__smakebuf_r+0x74>
    1e1c:	4630      	mov	r0, r6
    1e1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    1e22:	f000 fc6f 	bl	2704 <_isatty_r>
    1e26:	b128      	cbz	r0, 1e34 <__smakebuf_r+0x74>
    1e28:	89a3      	ldrh	r3, [r4, #12]
    1e2a:	f023 0303 	bic.w	r3, r3, #3
    1e2e:	f043 0301 	orr.w	r3, r3, #1
    1e32:	81a3      	strh	r3, [r4, #12]
    1e34:	89a0      	ldrh	r0, [r4, #12]
    1e36:	4305      	orrs	r5, r0
    1e38:	81a5      	strh	r5, [r4, #12]
    1e3a:	e7cd      	b.n	1dd8 <__smakebuf_r+0x18>
    1e3c:	00001ba9 	.word	0x00001ba9

00001e40 <malloc>:
    1e40:	4b02      	ldr	r3, [pc, #8]	; (1e4c <malloc+0xc>)
    1e42:	4601      	mov	r1, r0
    1e44:	6818      	ldr	r0, [r3, #0]
    1e46:	f000 b86b 	b.w	1f20 <_malloc_r>
    1e4a:	bf00      	nop
    1e4c:	20000008 	.word	0x20000008

00001e50 <_free_r>:
    1e50:	b538      	push	{r3, r4, r5, lr}
    1e52:	4605      	mov	r5, r0
    1e54:	2900      	cmp	r1, #0
    1e56:	d040      	beq.n	1eda <_free_r+0x8a>
    1e58:	f851 3c04 	ldr.w	r3, [r1, #-4]
    1e5c:	1f0c      	subs	r4, r1, #4
    1e5e:	2b00      	cmp	r3, #0
    1e60:	bfb8      	it	lt
    1e62:	18e4      	addlt	r4, r4, r3
    1e64:	f000 fc7e 	bl	2764 <__malloc_lock>
    1e68:	4a1c      	ldr	r2, [pc, #112]	; (1edc <_free_r+0x8c>)
    1e6a:	6813      	ldr	r3, [r2, #0]
    1e6c:	b933      	cbnz	r3, 1e7c <_free_r+0x2c>
    1e6e:	6063      	str	r3, [r4, #4]
    1e70:	6014      	str	r4, [r2, #0]
    1e72:	4628      	mov	r0, r5
    1e74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    1e78:	f000 bc7a 	b.w	2770 <__malloc_unlock>
    1e7c:	42a3      	cmp	r3, r4
    1e7e:	d908      	bls.n	1e92 <_free_r+0x42>
    1e80:	6820      	ldr	r0, [r4, #0]
    1e82:	1821      	adds	r1, r4, r0
    1e84:	428b      	cmp	r3, r1
    1e86:	bf01      	itttt	eq
    1e88:	6819      	ldreq	r1, [r3, #0]
    1e8a:	685b      	ldreq	r3, [r3, #4]
    1e8c:	1809      	addeq	r1, r1, r0
    1e8e:	6021      	streq	r1, [r4, #0]
    1e90:	e7ed      	b.n	1e6e <_free_r+0x1e>
    1e92:	461a      	mov	r2, r3
    1e94:	685b      	ldr	r3, [r3, #4]
    1e96:	b10b      	cbz	r3, 1e9c <_free_r+0x4c>
    1e98:	42a3      	cmp	r3, r4
    1e9a:	d9fa      	bls.n	1e92 <_free_r+0x42>
    1e9c:	6811      	ldr	r1, [r2, #0]
    1e9e:	1850      	adds	r0, r2, r1
    1ea0:	42a0      	cmp	r0, r4
    1ea2:	d10b      	bne.n	1ebc <_free_r+0x6c>
    1ea4:	6820      	ldr	r0, [r4, #0]
    1ea6:	4401      	add	r1, r0
    1ea8:	1850      	adds	r0, r2, r1
    1eaa:	4283      	cmp	r3, r0
    1eac:	6011      	str	r1, [r2, #0]
    1eae:	d1e0      	bne.n	1e72 <_free_r+0x22>
    1eb0:	6818      	ldr	r0, [r3, #0]
    1eb2:	685b      	ldr	r3, [r3, #4]
    1eb4:	4401      	add	r1, r0
    1eb6:	6011      	str	r1, [r2, #0]
    1eb8:	6053      	str	r3, [r2, #4]
    1eba:	e7da      	b.n	1e72 <_free_r+0x22>
    1ebc:	d902      	bls.n	1ec4 <_free_r+0x74>
    1ebe:	230c      	movs	r3, #12
    1ec0:	602b      	str	r3, [r5, #0]
    1ec2:	e7d6      	b.n	1e72 <_free_r+0x22>
    1ec4:	6820      	ldr	r0, [r4, #0]
    1ec6:	1821      	adds	r1, r4, r0
    1ec8:	428b      	cmp	r3, r1
    1eca:	bf01      	itttt	eq
    1ecc:	6819      	ldreq	r1, [r3, #0]
    1ece:	685b      	ldreq	r3, [r3, #4]
    1ed0:	1809      	addeq	r1, r1, r0
    1ed2:	6021      	streq	r1, [r4, #0]
    1ed4:	6063      	str	r3, [r4, #4]
    1ed6:	6054      	str	r4, [r2, #4]
    1ed8:	e7cb      	b.n	1e72 <_free_r+0x22>
    1eda:	bd38      	pop	{r3, r4, r5, pc}
    1edc:	200000b8 	.word	0x200000b8

00001ee0 <sbrk_aligned>:
    1ee0:	b570      	push	{r4, r5, r6, lr}
    1ee2:	4e0e      	ldr	r6, [pc, #56]	; (1f1c <sbrk_aligned+0x3c>)
    1ee4:	460c      	mov	r4, r1
    1ee6:	6831      	ldr	r1, [r6, #0]
    1ee8:	4605      	mov	r5, r0
    1eea:	b911      	cbnz	r1, 1ef2 <sbrk_aligned+0x12>
    1eec:	f000 fb7a 	bl	25e4 <_sbrk_r>
    1ef0:	6030      	str	r0, [r6, #0]
    1ef2:	4621      	mov	r1, r4
    1ef4:	4628      	mov	r0, r5
    1ef6:	f000 fb75 	bl	25e4 <_sbrk_r>
    1efa:	1c43      	adds	r3, r0, #1
    1efc:	d00a      	beq.n	1f14 <sbrk_aligned+0x34>
    1efe:	1cc4      	adds	r4, r0, #3
    1f00:	f024 0403 	bic.w	r4, r4, #3
    1f04:	42a0      	cmp	r0, r4
    1f06:	d007      	beq.n	1f18 <sbrk_aligned+0x38>
    1f08:	1a21      	subs	r1, r4, r0
    1f0a:	4628      	mov	r0, r5
    1f0c:	f000 fb6a 	bl	25e4 <_sbrk_r>
    1f10:	3001      	adds	r0, #1
    1f12:	d101      	bne.n	1f18 <sbrk_aligned+0x38>
    1f14:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    1f18:	4620      	mov	r0, r4
    1f1a:	bd70      	pop	{r4, r5, r6, pc}
    1f1c:	200000bc 	.word	0x200000bc

00001f20 <_malloc_r>:
    1f20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1f24:	1ccd      	adds	r5, r1, #3
    1f26:	f025 0503 	bic.w	r5, r5, #3
    1f2a:	3508      	adds	r5, #8
    1f2c:	2d0c      	cmp	r5, #12
    1f2e:	bf38      	it	cc
    1f30:	250c      	movcc	r5, #12
    1f32:	2d00      	cmp	r5, #0
    1f34:	4607      	mov	r7, r0
    1f36:	db01      	blt.n	1f3c <_malloc_r+0x1c>
    1f38:	42a9      	cmp	r1, r5
    1f3a:	d905      	bls.n	1f48 <_malloc_r+0x28>
    1f3c:	230c      	movs	r3, #12
    1f3e:	2600      	movs	r6, #0
    1f40:	603b      	str	r3, [r7, #0]
    1f42:	4630      	mov	r0, r6
    1f44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1f48:	4e2e      	ldr	r6, [pc, #184]	; (2004 <_malloc_r+0xe4>)
    1f4a:	f000 fc0b 	bl	2764 <__malloc_lock>
    1f4e:	6833      	ldr	r3, [r6, #0]
    1f50:	461c      	mov	r4, r3
    1f52:	bb34      	cbnz	r4, 1fa2 <_malloc_r+0x82>
    1f54:	4629      	mov	r1, r5
    1f56:	4638      	mov	r0, r7
    1f58:	f7ff ffc2 	bl	1ee0 <sbrk_aligned>
    1f5c:	1c43      	adds	r3, r0, #1
    1f5e:	4604      	mov	r4, r0
    1f60:	d14d      	bne.n	1ffe <_malloc_r+0xde>
    1f62:	6834      	ldr	r4, [r6, #0]
    1f64:	4626      	mov	r6, r4
    1f66:	2e00      	cmp	r6, #0
    1f68:	d140      	bne.n	1fec <_malloc_r+0xcc>
    1f6a:	6823      	ldr	r3, [r4, #0]
    1f6c:	4631      	mov	r1, r6
    1f6e:	4638      	mov	r0, r7
    1f70:	eb04 0803 	add.w	r8, r4, r3
    1f74:	f000 fb36 	bl	25e4 <_sbrk_r>
    1f78:	4580      	cmp	r8, r0
    1f7a:	d13a      	bne.n	1ff2 <_malloc_r+0xd2>
    1f7c:	6821      	ldr	r1, [r4, #0]
    1f7e:	3503      	adds	r5, #3
    1f80:	1a6d      	subs	r5, r5, r1
    1f82:	f025 0503 	bic.w	r5, r5, #3
    1f86:	3508      	adds	r5, #8
    1f88:	2d0c      	cmp	r5, #12
    1f8a:	bf38      	it	cc
    1f8c:	250c      	movcc	r5, #12
    1f8e:	4638      	mov	r0, r7
    1f90:	4629      	mov	r1, r5
    1f92:	f7ff ffa5 	bl	1ee0 <sbrk_aligned>
    1f96:	3001      	adds	r0, #1
    1f98:	d02b      	beq.n	1ff2 <_malloc_r+0xd2>
    1f9a:	6823      	ldr	r3, [r4, #0]
    1f9c:	442b      	add	r3, r5
    1f9e:	6023      	str	r3, [r4, #0]
    1fa0:	e00e      	b.n	1fc0 <_malloc_r+0xa0>
    1fa2:	6822      	ldr	r2, [r4, #0]
    1fa4:	1b52      	subs	r2, r2, r5
    1fa6:	d41e      	bmi.n	1fe6 <_malloc_r+0xc6>
    1fa8:	2a0b      	cmp	r2, #11
    1faa:	d916      	bls.n	1fda <_malloc_r+0xba>
    1fac:	1961      	adds	r1, r4, r5
    1fae:	42a3      	cmp	r3, r4
    1fb0:	6025      	str	r5, [r4, #0]
    1fb2:	bf18      	it	ne
    1fb4:	6059      	strne	r1, [r3, #4]
    1fb6:	6863      	ldr	r3, [r4, #4]
    1fb8:	bf08      	it	eq
    1fba:	6031      	streq	r1, [r6, #0]
    1fbc:	5162      	str	r2, [r4, r5]
    1fbe:	604b      	str	r3, [r1, #4]
    1fc0:	4638      	mov	r0, r7
    1fc2:	f104 060b 	add.w	r6, r4, #11
    1fc6:	f000 fbd3 	bl	2770 <__malloc_unlock>
    1fca:	f026 0607 	bic.w	r6, r6, #7
    1fce:	1d23      	adds	r3, r4, #4
    1fd0:	1af2      	subs	r2, r6, r3
    1fd2:	d0b6      	beq.n	1f42 <_malloc_r+0x22>
    1fd4:	1b9b      	subs	r3, r3, r6
    1fd6:	50a3      	str	r3, [r4, r2]
    1fd8:	e7b3      	b.n	1f42 <_malloc_r+0x22>
    1fda:	6862      	ldr	r2, [r4, #4]
    1fdc:	42a3      	cmp	r3, r4
    1fde:	bf0c      	ite	eq
    1fe0:	6032      	streq	r2, [r6, #0]
    1fe2:	605a      	strne	r2, [r3, #4]
    1fe4:	e7ec      	b.n	1fc0 <_malloc_r+0xa0>
    1fe6:	4623      	mov	r3, r4
    1fe8:	6864      	ldr	r4, [r4, #4]
    1fea:	e7b2      	b.n	1f52 <_malloc_r+0x32>
    1fec:	4634      	mov	r4, r6
    1fee:	6876      	ldr	r6, [r6, #4]
    1ff0:	e7b9      	b.n	1f66 <_malloc_r+0x46>
    1ff2:	230c      	movs	r3, #12
    1ff4:	4638      	mov	r0, r7
    1ff6:	603b      	str	r3, [r7, #0]
    1ff8:	f000 fbba 	bl	2770 <__malloc_unlock>
    1ffc:	e7a1      	b.n	1f42 <_malloc_r+0x22>
    1ffe:	6025      	str	r5, [r4, #0]
    2000:	e7de      	b.n	1fc0 <_malloc_r+0xa0>
    2002:	bf00      	nop
    2004:	200000b8 	.word	0x200000b8

00002008 <__sfputc_r>:
    2008:	6893      	ldr	r3, [r2, #8]
    200a:	b410      	push	{r4}
    200c:	3b01      	subs	r3, #1
    200e:	2b00      	cmp	r3, #0
    2010:	6093      	str	r3, [r2, #8]
    2012:	da07      	bge.n	2024 <__sfputc_r+0x1c>
    2014:	6994      	ldr	r4, [r2, #24]
    2016:	42a3      	cmp	r3, r4
    2018:	db01      	blt.n	201e <__sfputc_r+0x16>
    201a:	290a      	cmp	r1, #10
    201c:	d102      	bne.n	2024 <__sfputc_r+0x1c>
    201e:	bc10      	pop	{r4}
    2020:	f7ff bc02 	b.w	1828 <__swbuf_r>
    2024:	6813      	ldr	r3, [r2, #0]
    2026:	1c58      	adds	r0, r3, #1
    2028:	6010      	str	r0, [r2, #0]
    202a:	7019      	strb	r1, [r3, #0]
    202c:	4608      	mov	r0, r1
    202e:	bc10      	pop	{r4}
    2030:	4770      	bx	lr

00002032 <__sfputs_r>:
    2032:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2034:	4606      	mov	r6, r0
    2036:	460f      	mov	r7, r1
    2038:	4614      	mov	r4, r2
    203a:	18d5      	adds	r5, r2, r3
    203c:	42ac      	cmp	r4, r5
    203e:	d101      	bne.n	2044 <__sfputs_r+0x12>
    2040:	2000      	movs	r0, #0
    2042:	e007      	b.n	2054 <__sfputs_r+0x22>
    2044:	463a      	mov	r2, r7
    2046:	4630      	mov	r0, r6
    2048:	f814 1b01 	ldrb.w	r1, [r4], #1
    204c:	f7ff ffdc 	bl	2008 <__sfputc_r>
    2050:	1c43      	adds	r3, r0, #1
    2052:	d1f3      	bne.n	203c <__sfputs_r+0xa>
    2054:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00002058 <_vfiprintf_r>:
    2058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    205c:	460d      	mov	r5, r1
    205e:	4614      	mov	r4, r2
    2060:	4698      	mov	r8, r3
    2062:	4606      	mov	r6, r0
    2064:	b09d      	sub	sp, #116	; 0x74
    2066:	b118      	cbz	r0, 2070 <_vfiprintf_r+0x18>
    2068:	6983      	ldr	r3, [r0, #24]
    206a:	b90b      	cbnz	r3, 2070 <_vfiprintf_r+0x18>
    206c:	f7ff fdd0 	bl	1c10 <__sinit>
    2070:	4b89      	ldr	r3, [pc, #548]	; (2298 <_vfiprintf_r+0x240>)
    2072:	429d      	cmp	r5, r3
    2074:	d11b      	bne.n	20ae <_vfiprintf_r+0x56>
    2076:	6875      	ldr	r5, [r6, #4]
    2078:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    207a:	07d9      	lsls	r1, r3, #31
    207c:	d405      	bmi.n	208a <_vfiprintf_r+0x32>
    207e:	89ab      	ldrh	r3, [r5, #12]
    2080:	059a      	lsls	r2, r3, #22
    2082:	d402      	bmi.n	208a <_vfiprintf_r+0x32>
    2084:	6da8      	ldr	r0, [r5, #88]	; 0x58
    2086:	f7ff fe73 	bl	1d70 <__retarget_lock_acquire_recursive>
    208a:	89ab      	ldrh	r3, [r5, #12]
    208c:	071b      	lsls	r3, r3, #28
    208e:	d501      	bpl.n	2094 <_vfiprintf_r+0x3c>
    2090:	692b      	ldr	r3, [r5, #16]
    2092:	b9eb      	cbnz	r3, 20d0 <_vfiprintf_r+0x78>
    2094:	4629      	mov	r1, r5
    2096:	4630      	mov	r0, r6
    2098:	f7ff fc18 	bl	18cc <__swsetup_r>
    209c:	b1c0      	cbz	r0, 20d0 <_vfiprintf_r+0x78>
    209e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    20a0:	07dc      	lsls	r4, r3, #31
    20a2:	d50e      	bpl.n	20c2 <_vfiprintf_r+0x6a>
    20a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    20a8:	b01d      	add	sp, #116	; 0x74
    20aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    20ae:	4b7b      	ldr	r3, [pc, #492]	; (229c <_vfiprintf_r+0x244>)
    20b0:	429d      	cmp	r5, r3
    20b2:	d101      	bne.n	20b8 <_vfiprintf_r+0x60>
    20b4:	68b5      	ldr	r5, [r6, #8]
    20b6:	e7df      	b.n	2078 <_vfiprintf_r+0x20>
    20b8:	4b79      	ldr	r3, [pc, #484]	; (22a0 <_vfiprintf_r+0x248>)
    20ba:	429d      	cmp	r5, r3
    20bc:	bf08      	it	eq
    20be:	68f5      	ldreq	r5, [r6, #12]
    20c0:	e7da      	b.n	2078 <_vfiprintf_r+0x20>
    20c2:	89ab      	ldrh	r3, [r5, #12]
    20c4:	0598      	lsls	r0, r3, #22
    20c6:	d4ed      	bmi.n	20a4 <_vfiprintf_r+0x4c>
    20c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
    20ca:	f7ff fe52 	bl	1d72 <__retarget_lock_release_recursive>
    20ce:	e7e9      	b.n	20a4 <_vfiprintf_r+0x4c>
    20d0:	2300      	movs	r3, #0
    20d2:	9309      	str	r3, [sp, #36]	; 0x24
    20d4:	2320      	movs	r3, #32
    20d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    20da:	2330      	movs	r3, #48	; 0x30
    20dc:	f04f 0901 	mov.w	r9, #1
    20e0:	f8cd 800c 	str.w	r8, [sp, #12]
    20e4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 22a4 <_vfiprintf_r+0x24c>
    20e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    20ec:	4623      	mov	r3, r4
    20ee:	469a      	mov	sl, r3
    20f0:	f813 2b01 	ldrb.w	r2, [r3], #1
    20f4:	b10a      	cbz	r2, 20fa <_vfiprintf_r+0xa2>
    20f6:	2a25      	cmp	r2, #37	; 0x25
    20f8:	d1f9      	bne.n	20ee <_vfiprintf_r+0x96>
    20fa:	ebba 0b04 	subs.w	fp, sl, r4
    20fe:	d00b      	beq.n	2118 <_vfiprintf_r+0xc0>
    2100:	465b      	mov	r3, fp
    2102:	4622      	mov	r2, r4
    2104:	4629      	mov	r1, r5
    2106:	4630      	mov	r0, r6
    2108:	f7ff ff93 	bl	2032 <__sfputs_r>
    210c:	3001      	adds	r0, #1
    210e:	f000 80aa 	beq.w	2266 <_vfiprintf_r+0x20e>
    2112:	9a09      	ldr	r2, [sp, #36]	; 0x24
    2114:	445a      	add	r2, fp
    2116:	9209      	str	r2, [sp, #36]	; 0x24
    2118:	f89a 3000 	ldrb.w	r3, [sl]
    211c:	2b00      	cmp	r3, #0
    211e:	f000 80a2 	beq.w	2266 <_vfiprintf_r+0x20e>
    2122:	2300      	movs	r3, #0
    2124:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    2128:	e9cd 2305 	strd	r2, r3, [sp, #20]
    212c:	f10a 0a01 	add.w	sl, sl, #1
    2130:	9304      	str	r3, [sp, #16]
    2132:	9307      	str	r3, [sp, #28]
    2134:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    2138:	931a      	str	r3, [sp, #104]	; 0x68
    213a:	4654      	mov	r4, sl
    213c:	2205      	movs	r2, #5
    213e:	f814 1b01 	ldrb.w	r1, [r4], #1
    2142:	4858      	ldr	r0, [pc, #352]	; (22a4 <_vfiprintf_r+0x24c>)
    2144:	f000 fb00 	bl	2748 <memchr>
    2148:	9a04      	ldr	r2, [sp, #16]
    214a:	b9d8      	cbnz	r0, 2184 <_vfiprintf_r+0x12c>
    214c:	06d1      	lsls	r1, r2, #27
    214e:	bf44      	itt	mi
    2150:	2320      	movmi	r3, #32
    2152:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
    2156:	0713      	lsls	r3, r2, #28
    2158:	bf44      	itt	mi
    215a:	232b      	movmi	r3, #43	; 0x2b
    215c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
    2160:	f89a 3000 	ldrb.w	r3, [sl]
    2164:	2b2a      	cmp	r3, #42	; 0x2a
    2166:	d015      	beq.n	2194 <_vfiprintf_r+0x13c>
    2168:	4654      	mov	r4, sl
    216a:	2000      	movs	r0, #0
    216c:	f04f 0c0a 	mov.w	ip, #10
    2170:	9a07      	ldr	r2, [sp, #28]
    2172:	4621      	mov	r1, r4
    2174:	f811 3b01 	ldrb.w	r3, [r1], #1
    2178:	3b30      	subs	r3, #48	; 0x30
    217a:	2b09      	cmp	r3, #9
    217c:	d94e      	bls.n	221c <_vfiprintf_r+0x1c4>
    217e:	b1b0      	cbz	r0, 21ae <_vfiprintf_r+0x156>
    2180:	9207      	str	r2, [sp, #28]
    2182:	e014      	b.n	21ae <_vfiprintf_r+0x156>
    2184:	eba0 0308 	sub.w	r3, r0, r8
    2188:	fa09 f303 	lsl.w	r3, r9, r3
    218c:	4313      	orrs	r3, r2
    218e:	46a2      	mov	sl, r4
    2190:	9304      	str	r3, [sp, #16]
    2192:	e7d2      	b.n	213a <_vfiprintf_r+0xe2>
    2194:	9b03      	ldr	r3, [sp, #12]
    2196:	1d19      	adds	r1, r3, #4
    2198:	681b      	ldr	r3, [r3, #0]
    219a:	9103      	str	r1, [sp, #12]
    219c:	2b00      	cmp	r3, #0
    219e:	bfbb      	ittet	lt
    21a0:	425b      	neglt	r3, r3
    21a2:	f042 0202 	orrlt.w	r2, r2, #2
    21a6:	9307      	strge	r3, [sp, #28]
    21a8:	9307      	strlt	r3, [sp, #28]
    21aa:	bfb8      	it	lt
    21ac:	9204      	strlt	r2, [sp, #16]
    21ae:	7823      	ldrb	r3, [r4, #0]
    21b0:	2b2e      	cmp	r3, #46	; 0x2e
    21b2:	d10c      	bne.n	21ce <_vfiprintf_r+0x176>
    21b4:	7863      	ldrb	r3, [r4, #1]
    21b6:	2b2a      	cmp	r3, #42	; 0x2a
    21b8:	d135      	bne.n	2226 <_vfiprintf_r+0x1ce>
    21ba:	9b03      	ldr	r3, [sp, #12]
    21bc:	3402      	adds	r4, #2
    21be:	1d1a      	adds	r2, r3, #4
    21c0:	681b      	ldr	r3, [r3, #0]
    21c2:	9203      	str	r2, [sp, #12]
    21c4:	2b00      	cmp	r3, #0
    21c6:	bfb8      	it	lt
    21c8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
    21cc:	9305      	str	r3, [sp, #20]
    21ce:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 22a8 <_vfiprintf_r+0x250>
    21d2:	2203      	movs	r2, #3
    21d4:	4650      	mov	r0, sl
    21d6:	7821      	ldrb	r1, [r4, #0]
    21d8:	f000 fab6 	bl	2748 <memchr>
    21dc:	b140      	cbz	r0, 21f0 <_vfiprintf_r+0x198>
    21de:	2340      	movs	r3, #64	; 0x40
    21e0:	eba0 000a 	sub.w	r0, r0, sl
    21e4:	fa03 f000 	lsl.w	r0, r3, r0
    21e8:	9b04      	ldr	r3, [sp, #16]
    21ea:	3401      	adds	r4, #1
    21ec:	4303      	orrs	r3, r0
    21ee:	9304      	str	r3, [sp, #16]
    21f0:	f814 1b01 	ldrb.w	r1, [r4], #1
    21f4:	2206      	movs	r2, #6
    21f6:	482d      	ldr	r0, [pc, #180]	; (22ac <_vfiprintf_r+0x254>)
    21f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    21fc:	f000 faa4 	bl	2748 <memchr>
    2200:	2800      	cmp	r0, #0
    2202:	d03f      	beq.n	2284 <_vfiprintf_r+0x22c>
    2204:	4b2a      	ldr	r3, [pc, #168]	; (22b0 <_vfiprintf_r+0x258>)
    2206:	bb1b      	cbnz	r3, 2250 <_vfiprintf_r+0x1f8>
    2208:	9b03      	ldr	r3, [sp, #12]
    220a:	3307      	adds	r3, #7
    220c:	f023 0307 	bic.w	r3, r3, #7
    2210:	3308      	adds	r3, #8
    2212:	9303      	str	r3, [sp, #12]
    2214:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2216:	443b      	add	r3, r7
    2218:	9309      	str	r3, [sp, #36]	; 0x24
    221a:	e767      	b.n	20ec <_vfiprintf_r+0x94>
    221c:	460c      	mov	r4, r1
    221e:	2001      	movs	r0, #1
    2220:	fb0c 3202 	mla	r2, ip, r2, r3
    2224:	e7a5      	b.n	2172 <_vfiprintf_r+0x11a>
    2226:	2300      	movs	r3, #0
    2228:	f04f 0c0a 	mov.w	ip, #10
    222c:	4619      	mov	r1, r3
    222e:	3401      	adds	r4, #1
    2230:	9305      	str	r3, [sp, #20]
    2232:	4620      	mov	r0, r4
    2234:	f810 2b01 	ldrb.w	r2, [r0], #1
    2238:	3a30      	subs	r2, #48	; 0x30
    223a:	2a09      	cmp	r2, #9
    223c:	d903      	bls.n	2246 <_vfiprintf_r+0x1ee>
    223e:	2b00      	cmp	r3, #0
    2240:	d0c5      	beq.n	21ce <_vfiprintf_r+0x176>
    2242:	9105      	str	r1, [sp, #20]
    2244:	e7c3      	b.n	21ce <_vfiprintf_r+0x176>
    2246:	4604      	mov	r4, r0
    2248:	2301      	movs	r3, #1
    224a:	fb0c 2101 	mla	r1, ip, r1, r2
    224e:	e7f0      	b.n	2232 <_vfiprintf_r+0x1da>
    2250:	ab03      	add	r3, sp, #12
    2252:	9300      	str	r3, [sp, #0]
    2254:	462a      	mov	r2, r5
    2256:	4630      	mov	r0, r6
    2258:	4b16      	ldr	r3, [pc, #88]	; (22b4 <_vfiprintf_r+0x25c>)
    225a:	a904      	add	r1, sp, #16
    225c:	f3af 8000 	nop.w
    2260:	4607      	mov	r7, r0
    2262:	1c78      	adds	r0, r7, #1
    2264:	d1d6      	bne.n	2214 <_vfiprintf_r+0x1bc>
    2266:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    2268:	07d9      	lsls	r1, r3, #31
    226a:	d405      	bmi.n	2278 <_vfiprintf_r+0x220>
    226c:	89ab      	ldrh	r3, [r5, #12]
    226e:	059a      	lsls	r2, r3, #22
    2270:	d402      	bmi.n	2278 <_vfiprintf_r+0x220>
    2272:	6da8      	ldr	r0, [r5, #88]	; 0x58
    2274:	f7ff fd7d 	bl	1d72 <__retarget_lock_release_recursive>
    2278:	89ab      	ldrh	r3, [r5, #12]
    227a:	065b      	lsls	r3, r3, #25
    227c:	f53f af12 	bmi.w	20a4 <_vfiprintf_r+0x4c>
    2280:	9809      	ldr	r0, [sp, #36]	; 0x24
    2282:	e711      	b.n	20a8 <_vfiprintf_r+0x50>
    2284:	ab03      	add	r3, sp, #12
    2286:	9300      	str	r3, [sp, #0]
    2288:	462a      	mov	r2, r5
    228a:	4630      	mov	r0, r6
    228c:	4b09      	ldr	r3, [pc, #36]	; (22b4 <_vfiprintf_r+0x25c>)
    228e:	a904      	add	r1, sp, #16
    2290:	f000 f882 	bl	2398 <_printf_i>
    2294:	e7e4      	b.n	2260 <_vfiprintf_r+0x208>
    2296:	bf00      	nop
    2298:	000030e4 	.word	0x000030e4
    229c:	00003104 	.word	0x00003104
    22a0:	000030c4 	.word	0x000030c4
    22a4:	00003124 	.word	0x00003124
    22a8:	0000312a 	.word	0x0000312a
    22ac:	0000312e 	.word	0x0000312e
    22b0:	00000000 	.word	0x00000000
    22b4:	00002033 	.word	0x00002033

000022b8 <_printf_common>:
    22b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    22bc:	4616      	mov	r6, r2
    22be:	4699      	mov	r9, r3
    22c0:	688a      	ldr	r2, [r1, #8]
    22c2:	690b      	ldr	r3, [r1, #16]
    22c4:	4607      	mov	r7, r0
    22c6:	4293      	cmp	r3, r2
    22c8:	bfb8      	it	lt
    22ca:	4613      	movlt	r3, r2
    22cc:	6033      	str	r3, [r6, #0]
    22ce:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
    22d2:	460c      	mov	r4, r1
    22d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
    22d8:	b10a      	cbz	r2, 22de <_printf_common+0x26>
    22da:	3301      	adds	r3, #1
    22dc:	6033      	str	r3, [r6, #0]
    22de:	6823      	ldr	r3, [r4, #0]
    22e0:	0699      	lsls	r1, r3, #26
    22e2:	bf42      	ittt	mi
    22e4:	6833      	ldrmi	r3, [r6, #0]
    22e6:	3302      	addmi	r3, #2
    22e8:	6033      	strmi	r3, [r6, #0]
    22ea:	6825      	ldr	r5, [r4, #0]
    22ec:	f015 0506 	ands.w	r5, r5, #6
    22f0:	d106      	bne.n	2300 <_printf_common+0x48>
    22f2:	f104 0a19 	add.w	sl, r4, #25
    22f6:	68e3      	ldr	r3, [r4, #12]
    22f8:	6832      	ldr	r2, [r6, #0]
    22fa:	1a9b      	subs	r3, r3, r2
    22fc:	42ab      	cmp	r3, r5
    22fe:	dc28      	bgt.n	2352 <_printf_common+0x9a>
    2300:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
    2304:	1e13      	subs	r3, r2, #0
    2306:	6822      	ldr	r2, [r4, #0]
    2308:	bf18      	it	ne
    230a:	2301      	movne	r3, #1
    230c:	0692      	lsls	r2, r2, #26
    230e:	d42d      	bmi.n	236c <_printf_common+0xb4>
    2310:	4649      	mov	r1, r9
    2312:	4638      	mov	r0, r7
    2314:	f104 0243 	add.w	r2, r4, #67	; 0x43
    2318:	47c0      	blx	r8
    231a:	3001      	adds	r0, #1
    231c:	d020      	beq.n	2360 <_printf_common+0xa8>
    231e:	6823      	ldr	r3, [r4, #0]
    2320:	68e5      	ldr	r5, [r4, #12]
    2322:	f003 0306 	and.w	r3, r3, #6
    2326:	2b04      	cmp	r3, #4
    2328:	bf18      	it	ne
    232a:	2500      	movne	r5, #0
    232c:	6832      	ldr	r2, [r6, #0]
    232e:	f04f 0600 	mov.w	r6, #0
    2332:	68a3      	ldr	r3, [r4, #8]
    2334:	bf08      	it	eq
    2336:	1aad      	subeq	r5, r5, r2
    2338:	6922      	ldr	r2, [r4, #16]
    233a:	bf08      	it	eq
    233c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
    2340:	4293      	cmp	r3, r2
    2342:	bfc4      	itt	gt
    2344:	1a9b      	subgt	r3, r3, r2
    2346:	18ed      	addgt	r5, r5, r3
    2348:	341a      	adds	r4, #26
    234a:	42b5      	cmp	r5, r6
    234c:	d11a      	bne.n	2384 <_printf_common+0xcc>
    234e:	2000      	movs	r0, #0
    2350:	e008      	b.n	2364 <_printf_common+0xac>
    2352:	2301      	movs	r3, #1
    2354:	4652      	mov	r2, sl
    2356:	4649      	mov	r1, r9
    2358:	4638      	mov	r0, r7
    235a:	47c0      	blx	r8
    235c:	3001      	adds	r0, #1
    235e:	d103      	bne.n	2368 <_printf_common+0xb0>
    2360:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    2364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    2368:	3501      	adds	r5, #1
    236a:	e7c4      	b.n	22f6 <_printf_common+0x3e>
    236c:	2030      	movs	r0, #48	; 0x30
    236e:	18e1      	adds	r1, r4, r3
    2370:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
    2374:	1c5a      	adds	r2, r3, #1
    2376:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    237a:	4422      	add	r2, r4
    237c:	3302      	adds	r3, #2
    237e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
    2382:	e7c5      	b.n	2310 <_printf_common+0x58>
    2384:	2301      	movs	r3, #1
    2386:	4622      	mov	r2, r4
    2388:	4649      	mov	r1, r9
    238a:	4638      	mov	r0, r7
    238c:	47c0      	blx	r8
    238e:	3001      	adds	r0, #1
    2390:	d0e6      	beq.n	2360 <_printf_common+0xa8>
    2392:	3601      	adds	r6, #1
    2394:	e7d9      	b.n	234a <_printf_common+0x92>
	...

00002398 <_printf_i>:
    2398:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
    239c:	7e0f      	ldrb	r7, [r1, #24]
    239e:	4691      	mov	r9, r2
    23a0:	2f78      	cmp	r7, #120	; 0x78
    23a2:	4680      	mov	r8, r0
    23a4:	460c      	mov	r4, r1
    23a6:	469a      	mov	sl, r3
    23a8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    23aa:	f101 0243 	add.w	r2, r1, #67	; 0x43
    23ae:	d807      	bhi.n	23c0 <_printf_i+0x28>
    23b0:	2f62      	cmp	r7, #98	; 0x62
    23b2:	d80a      	bhi.n	23ca <_printf_i+0x32>
    23b4:	2f00      	cmp	r7, #0
    23b6:	f000 80d9 	beq.w	256c <_printf_i+0x1d4>
    23ba:	2f58      	cmp	r7, #88	; 0x58
    23bc:	f000 80a4 	beq.w	2508 <_printf_i+0x170>
    23c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
    23c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
    23c8:	e03a      	b.n	2440 <_printf_i+0xa8>
    23ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
    23ce:	2b15      	cmp	r3, #21
    23d0:	d8f6      	bhi.n	23c0 <_printf_i+0x28>
    23d2:	a101      	add	r1, pc, #4	; (adr r1, 23d8 <_printf_i+0x40>)
    23d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
    23d8:	00002431 	.word	0x00002431
    23dc:	00002445 	.word	0x00002445
    23e0:	000023c1 	.word	0x000023c1
    23e4:	000023c1 	.word	0x000023c1
    23e8:	000023c1 	.word	0x000023c1
    23ec:	000023c1 	.word	0x000023c1
    23f0:	00002445 	.word	0x00002445
    23f4:	000023c1 	.word	0x000023c1
    23f8:	000023c1 	.word	0x000023c1
    23fc:	000023c1 	.word	0x000023c1
    2400:	000023c1 	.word	0x000023c1
    2404:	00002553 	.word	0x00002553
    2408:	00002475 	.word	0x00002475
    240c:	00002535 	.word	0x00002535
    2410:	000023c1 	.word	0x000023c1
    2414:	000023c1 	.word	0x000023c1
    2418:	00002575 	.word	0x00002575
    241c:	000023c1 	.word	0x000023c1
    2420:	00002475 	.word	0x00002475
    2424:	000023c1 	.word	0x000023c1
    2428:	000023c1 	.word	0x000023c1
    242c:	0000253d 	.word	0x0000253d
    2430:	682b      	ldr	r3, [r5, #0]
    2432:	1d1a      	adds	r2, r3, #4
    2434:	681b      	ldr	r3, [r3, #0]
    2436:	602a      	str	r2, [r5, #0]
    2438:	f104 0542 	add.w	r5, r4, #66	; 0x42
    243c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    2440:	2301      	movs	r3, #1
    2442:	e0a4      	b.n	258e <_printf_i+0x1f6>
    2444:	6820      	ldr	r0, [r4, #0]
    2446:	6829      	ldr	r1, [r5, #0]
    2448:	0606      	lsls	r6, r0, #24
    244a:	f101 0304 	add.w	r3, r1, #4
    244e:	d50a      	bpl.n	2466 <_printf_i+0xce>
    2450:	680e      	ldr	r6, [r1, #0]
    2452:	602b      	str	r3, [r5, #0]
    2454:	2e00      	cmp	r6, #0
    2456:	da03      	bge.n	2460 <_printf_i+0xc8>
    2458:	232d      	movs	r3, #45	; 0x2d
    245a:	4276      	negs	r6, r6
    245c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    2460:	230a      	movs	r3, #10
    2462:	485e      	ldr	r0, [pc, #376]	; (25dc <_printf_i+0x244>)
    2464:	e019      	b.n	249a <_printf_i+0x102>
    2466:	680e      	ldr	r6, [r1, #0]
    2468:	f010 0f40 	tst.w	r0, #64	; 0x40
    246c:	602b      	str	r3, [r5, #0]
    246e:	bf18      	it	ne
    2470:	b236      	sxthne	r6, r6
    2472:	e7ef      	b.n	2454 <_printf_i+0xbc>
    2474:	682b      	ldr	r3, [r5, #0]
    2476:	6820      	ldr	r0, [r4, #0]
    2478:	1d19      	adds	r1, r3, #4
    247a:	6029      	str	r1, [r5, #0]
    247c:	0601      	lsls	r1, r0, #24
    247e:	d501      	bpl.n	2484 <_printf_i+0xec>
    2480:	681e      	ldr	r6, [r3, #0]
    2482:	e002      	b.n	248a <_printf_i+0xf2>
    2484:	0646      	lsls	r6, r0, #25
    2486:	d5fb      	bpl.n	2480 <_printf_i+0xe8>
    2488:	881e      	ldrh	r6, [r3, #0]
    248a:	2f6f      	cmp	r7, #111	; 0x6f
    248c:	bf0c      	ite	eq
    248e:	2308      	moveq	r3, #8
    2490:	230a      	movne	r3, #10
    2492:	4852      	ldr	r0, [pc, #328]	; (25dc <_printf_i+0x244>)
    2494:	2100      	movs	r1, #0
    2496:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
    249a:	6865      	ldr	r5, [r4, #4]
    249c:	2d00      	cmp	r5, #0
    249e:	bfa8      	it	ge
    24a0:	6821      	ldrge	r1, [r4, #0]
    24a2:	60a5      	str	r5, [r4, #8]
    24a4:	bfa4      	itt	ge
    24a6:	f021 0104 	bicge.w	r1, r1, #4
    24aa:	6021      	strge	r1, [r4, #0]
    24ac:	b90e      	cbnz	r6, 24b2 <_printf_i+0x11a>
    24ae:	2d00      	cmp	r5, #0
    24b0:	d04d      	beq.n	254e <_printf_i+0x1b6>
    24b2:	4615      	mov	r5, r2
    24b4:	fbb6 f1f3 	udiv	r1, r6, r3
    24b8:	fb03 6711 	mls	r7, r3, r1, r6
    24bc:	5dc7      	ldrb	r7, [r0, r7]
    24be:	f805 7d01 	strb.w	r7, [r5, #-1]!
    24c2:	4637      	mov	r7, r6
    24c4:	42bb      	cmp	r3, r7
    24c6:	460e      	mov	r6, r1
    24c8:	d9f4      	bls.n	24b4 <_printf_i+0x11c>
    24ca:	2b08      	cmp	r3, #8
    24cc:	d10b      	bne.n	24e6 <_printf_i+0x14e>
    24ce:	6823      	ldr	r3, [r4, #0]
    24d0:	07de      	lsls	r6, r3, #31
    24d2:	d508      	bpl.n	24e6 <_printf_i+0x14e>
    24d4:	6923      	ldr	r3, [r4, #16]
    24d6:	6861      	ldr	r1, [r4, #4]
    24d8:	4299      	cmp	r1, r3
    24da:	bfde      	ittt	le
    24dc:	2330      	movle	r3, #48	; 0x30
    24de:	f805 3c01 	strble.w	r3, [r5, #-1]
    24e2:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
    24e6:	1b52      	subs	r2, r2, r5
    24e8:	6122      	str	r2, [r4, #16]
    24ea:	464b      	mov	r3, r9
    24ec:	4621      	mov	r1, r4
    24ee:	4640      	mov	r0, r8
    24f0:	f8cd a000 	str.w	sl, [sp]
    24f4:	aa03      	add	r2, sp, #12
    24f6:	f7ff fedf 	bl	22b8 <_printf_common>
    24fa:	3001      	adds	r0, #1
    24fc:	d14c      	bne.n	2598 <_printf_i+0x200>
    24fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    2502:	b004      	add	sp, #16
    2504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    2508:	4834      	ldr	r0, [pc, #208]	; (25dc <_printf_i+0x244>)
    250a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
    250e:	6829      	ldr	r1, [r5, #0]
    2510:	6823      	ldr	r3, [r4, #0]
    2512:	f851 6b04 	ldr.w	r6, [r1], #4
    2516:	6029      	str	r1, [r5, #0]
    2518:	061d      	lsls	r5, r3, #24
    251a:	d514      	bpl.n	2546 <_printf_i+0x1ae>
    251c:	07df      	lsls	r7, r3, #31
    251e:	bf44      	itt	mi
    2520:	f043 0320 	orrmi.w	r3, r3, #32
    2524:	6023      	strmi	r3, [r4, #0]
    2526:	b91e      	cbnz	r6, 2530 <_printf_i+0x198>
    2528:	6823      	ldr	r3, [r4, #0]
    252a:	f023 0320 	bic.w	r3, r3, #32
    252e:	6023      	str	r3, [r4, #0]
    2530:	2310      	movs	r3, #16
    2532:	e7af      	b.n	2494 <_printf_i+0xfc>
    2534:	6823      	ldr	r3, [r4, #0]
    2536:	f043 0320 	orr.w	r3, r3, #32
    253a:	6023      	str	r3, [r4, #0]
    253c:	2378      	movs	r3, #120	; 0x78
    253e:	4828      	ldr	r0, [pc, #160]	; (25e0 <_printf_i+0x248>)
    2540:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
    2544:	e7e3      	b.n	250e <_printf_i+0x176>
    2546:	0659      	lsls	r1, r3, #25
    2548:	bf48      	it	mi
    254a:	b2b6      	uxthmi	r6, r6
    254c:	e7e6      	b.n	251c <_printf_i+0x184>
    254e:	4615      	mov	r5, r2
    2550:	e7bb      	b.n	24ca <_printf_i+0x132>
    2552:	682b      	ldr	r3, [r5, #0]
    2554:	6826      	ldr	r6, [r4, #0]
    2556:	1d18      	adds	r0, r3, #4
    2558:	6961      	ldr	r1, [r4, #20]
    255a:	6028      	str	r0, [r5, #0]
    255c:	0635      	lsls	r5, r6, #24
    255e:	681b      	ldr	r3, [r3, #0]
    2560:	d501      	bpl.n	2566 <_printf_i+0x1ce>
    2562:	6019      	str	r1, [r3, #0]
    2564:	e002      	b.n	256c <_printf_i+0x1d4>
    2566:	0670      	lsls	r0, r6, #25
    2568:	d5fb      	bpl.n	2562 <_printf_i+0x1ca>
    256a:	8019      	strh	r1, [r3, #0]
    256c:	2300      	movs	r3, #0
    256e:	4615      	mov	r5, r2
    2570:	6123      	str	r3, [r4, #16]
    2572:	e7ba      	b.n	24ea <_printf_i+0x152>
    2574:	682b      	ldr	r3, [r5, #0]
    2576:	2100      	movs	r1, #0
    2578:	1d1a      	adds	r2, r3, #4
    257a:	602a      	str	r2, [r5, #0]
    257c:	681d      	ldr	r5, [r3, #0]
    257e:	6862      	ldr	r2, [r4, #4]
    2580:	4628      	mov	r0, r5
    2582:	f000 f8e1 	bl	2748 <memchr>
    2586:	b108      	cbz	r0, 258c <_printf_i+0x1f4>
    2588:	1b40      	subs	r0, r0, r5
    258a:	6060      	str	r0, [r4, #4]
    258c:	6863      	ldr	r3, [r4, #4]
    258e:	6123      	str	r3, [r4, #16]
    2590:	2300      	movs	r3, #0
    2592:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    2596:	e7a8      	b.n	24ea <_printf_i+0x152>
    2598:	462a      	mov	r2, r5
    259a:	4649      	mov	r1, r9
    259c:	4640      	mov	r0, r8
    259e:	6923      	ldr	r3, [r4, #16]
    25a0:	47d0      	blx	sl
    25a2:	3001      	adds	r0, #1
    25a4:	d0ab      	beq.n	24fe <_printf_i+0x166>
    25a6:	6823      	ldr	r3, [r4, #0]
    25a8:	079b      	lsls	r3, r3, #30
    25aa:	d413      	bmi.n	25d4 <_printf_i+0x23c>
    25ac:	68e0      	ldr	r0, [r4, #12]
    25ae:	9b03      	ldr	r3, [sp, #12]
    25b0:	4298      	cmp	r0, r3
    25b2:	bfb8      	it	lt
    25b4:	4618      	movlt	r0, r3
    25b6:	e7a4      	b.n	2502 <_printf_i+0x16a>
    25b8:	2301      	movs	r3, #1
    25ba:	4632      	mov	r2, r6
    25bc:	4649      	mov	r1, r9
    25be:	4640      	mov	r0, r8
    25c0:	47d0      	blx	sl
    25c2:	3001      	adds	r0, #1
    25c4:	d09b      	beq.n	24fe <_printf_i+0x166>
    25c6:	3501      	adds	r5, #1
    25c8:	68e3      	ldr	r3, [r4, #12]
    25ca:	9903      	ldr	r1, [sp, #12]
    25cc:	1a5b      	subs	r3, r3, r1
    25ce:	42ab      	cmp	r3, r5
    25d0:	dcf2      	bgt.n	25b8 <_printf_i+0x220>
    25d2:	e7eb      	b.n	25ac <_printf_i+0x214>
    25d4:	2500      	movs	r5, #0
    25d6:	f104 0619 	add.w	r6, r4, #25
    25da:	e7f5      	b.n	25c8 <_printf_i+0x230>
    25dc:	00003135 	.word	0x00003135
    25e0:	00003146 	.word	0x00003146

000025e4 <_sbrk_r>:
    25e4:	b538      	push	{r3, r4, r5, lr}
    25e6:	2300      	movs	r3, #0
    25e8:	4d05      	ldr	r5, [pc, #20]	; (2600 <_sbrk_r+0x1c>)
    25ea:	4604      	mov	r4, r0
    25ec:	4608      	mov	r0, r1
    25ee:	602b      	str	r3, [r5, #0]
    25f0:	f000 f952 	bl	2898 <_sbrk>
    25f4:	1c43      	adds	r3, r0, #1
    25f6:	d102      	bne.n	25fe <_sbrk_r+0x1a>
    25f8:	682b      	ldr	r3, [r5, #0]
    25fa:	b103      	cbz	r3, 25fe <_sbrk_r+0x1a>
    25fc:	6023      	str	r3, [r4, #0]
    25fe:	bd38      	pop	{r3, r4, r5, pc}
    2600:	200000c0 	.word	0x200000c0

00002604 <__sread>:
    2604:	b510      	push	{r4, lr}
    2606:	460c      	mov	r4, r1
    2608:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    260c:	f000 f8b6 	bl	277c <_read_r>
    2610:	2800      	cmp	r0, #0
    2612:	bfab      	itete	ge
    2614:	6d63      	ldrge	r3, [r4, #84]	; 0x54
    2616:	89a3      	ldrhlt	r3, [r4, #12]
    2618:	181b      	addge	r3, r3, r0
    261a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
    261e:	bfac      	ite	ge
    2620:	6563      	strge	r3, [r4, #84]	; 0x54
    2622:	81a3      	strhlt	r3, [r4, #12]
    2624:	bd10      	pop	{r4, pc}

00002626 <__swrite>:
    2626:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    262a:	461f      	mov	r7, r3
    262c:	898b      	ldrh	r3, [r1, #12]
    262e:	4605      	mov	r5, r0
    2630:	05db      	lsls	r3, r3, #23
    2632:	460c      	mov	r4, r1
    2634:	4616      	mov	r6, r2
    2636:	d505      	bpl.n	2644 <__swrite+0x1e>
    2638:	2302      	movs	r3, #2
    263a:	2200      	movs	r2, #0
    263c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    2640:	f000 f870 	bl	2724 <_lseek_r>
    2644:	89a3      	ldrh	r3, [r4, #12]
    2646:	4632      	mov	r2, r6
    2648:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    264c:	81a3      	strh	r3, [r4, #12]
    264e:	4628      	mov	r0, r5
    2650:	463b      	mov	r3, r7
    2652:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    2656:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    265a:	f000 b817 	b.w	268c <_write_r>

0000265e <__sseek>:
    265e:	b510      	push	{r4, lr}
    2660:	460c      	mov	r4, r1
    2662:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    2666:	f000 f85d 	bl	2724 <_lseek_r>
    266a:	1c43      	adds	r3, r0, #1
    266c:	89a3      	ldrh	r3, [r4, #12]
    266e:	bf15      	itete	ne
    2670:	6560      	strne	r0, [r4, #84]	; 0x54
    2672:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    2676:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    267a:	81a3      	strheq	r3, [r4, #12]
    267c:	bf18      	it	ne
    267e:	81a3      	strhne	r3, [r4, #12]
    2680:	bd10      	pop	{r4, pc}

00002682 <__sclose>:
    2682:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    2686:	f000 b81b 	b.w	26c0 <_close_r>
	...

0000268c <_write_r>:
    268c:	b538      	push	{r3, r4, r5, lr}
    268e:	4604      	mov	r4, r0
    2690:	4608      	mov	r0, r1
    2692:	4611      	mov	r1, r2
    2694:	2200      	movs	r2, #0
    2696:	4d05      	ldr	r5, [pc, #20]	; (26ac <_write_r+0x20>)
    2698:	602a      	str	r2, [r5, #0]
    269a:	461a      	mov	r2, r3
    269c:	f7fe fa7a 	bl	b94 <_write>
    26a0:	1c43      	adds	r3, r0, #1
    26a2:	d102      	bne.n	26aa <_write_r+0x1e>
    26a4:	682b      	ldr	r3, [r5, #0]
    26a6:	b103      	cbz	r3, 26aa <_write_r+0x1e>
    26a8:	6023      	str	r3, [r4, #0]
    26aa:	bd38      	pop	{r3, r4, r5, pc}
    26ac:	200000c0 	.word	0x200000c0

000026b0 <abort>:
    26b0:	2006      	movs	r0, #6
    26b2:	b508      	push	{r3, lr}
    26b4:	f000 f89c 	bl	27f0 <raise>
    26b8:	2001      	movs	r0, #1
    26ba:	f000 f8fb 	bl	28b4 <_exit>
	...

000026c0 <_close_r>:
    26c0:	b538      	push	{r3, r4, r5, lr}
    26c2:	2300      	movs	r3, #0
    26c4:	4d05      	ldr	r5, [pc, #20]	; (26dc <_close_r+0x1c>)
    26c6:	4604      	mov	r4, r0
    26c8:	4608      	mov	r0, r1
    26ca:	602b      	str	r3, [r5, #0]
    26cc:	f000 f8ac 	bl	2828 <_close>
    26d0:	1c43      	adds	r3, r0, #1
    26d2:	d102      	bne.n	26da <_close_r+0x1a>
    26d4:	682b      	ldr	r3, [r5, #0]
    26d6:	b103      	cbz	r3, 26da <_close_r+0x1a>
    26d8:	6023      	str	r3, [r4, #0]
    26da:	bd38      	pop	{r3, r4, r5, pc}
    26dc:	200000c0 	.word	0x200000c0

000026e0 <_fstat_r>:
    26e0:	b538      	push	{r3, r4, r5, lr}
    26e2:	2300      	movs	r3, #0
    26e4:	4d06      	ldr	r5, [pc, #24]	; (2700 <_fstat_r+0x20>)
    26e6:	4604      	mov	r4, r0
    26e8:	4608      	mov	r0, r1
    26ea:	4611      	mov	r1, r2
    26ec:	602b      	str	r3, [r5, #0]
    26ee:	f000 f8a3 	bl	2838 <_fstat>
    26f2:	1c43      	adds	r3, r0, #1
    26f4:	d102      	bne.n	26fc <_fstat_r+0x1c>
    26f6:	682b      	ldr	r3, [r5, #0]
    26f8:	b103      	cbz	r3, 26fc <_fstat_r+0x1c>
    26fa:	6023      	str	r3, [r4, #0]
    26fc:	bd38      	pop	{r3, r4, r5, pc}
    26fe:	bf00      	nop
    2700:	200000c0 	.word	0x200000c0

00002704 <_isatty_r>:
    2704:	b538      	push	{r3, r4, r5, lr}
    2706:	2300      	movs	r3, #0
    2708:	4d05      	ldr	r5, [pc, #20]	; (2720 <_isatty_r+0x1c>)
    270a:	4604      	mov	r4, r0
    270c:	4608      	mov	r0, r1
    270e:	602b      	str	r3, [r5, #0]
    2710:	f000 f8a2 	bl	2858 <_isatty>
    2714:	1c43      	adds	r3, r0, #1
    2716:	d102      	bne.n	271e <_isatty_r+0x1a>
    2718:	682b      	ldr	r3, [r5, #0]
    271a:	b103      	cbz	r3, 271e <_isatty_r+0x1a>
    271c:	6023      	str	r3, [r4, #0]
    271e:	bd38      	pop	{r3, r4, r5, pc}
    2720:	200000c0 	.word	0x200000c0

00002724 <_lseek_r>:
    2724:	b538      	push	{r3, r4, r5, lr}
    2726:	4604      	mov	r4, r0
    2728:	4608      	mov	r0, r1
    272a:	4611      	mov	r1, r2
    272c:	2200      	movs	r2, #0
    272e:	4d05      	ldr	r5, [pc, #20]	; (2744 <_lseek_r+0x20>)
    2730:	602a      	str	r2, [r5, #0]
    2732:	461a      	mov	r2, r3
    2734:	f000 f8a0 	bl	2878 <_lseek>
    2738:	1c43      	adds	r3, r0, #1
    273a:	d102      	bne.n	2742 <_lseek_r+0x1e>
    273c:	682b      	ldr	r3, [r5, #0]
    273e:	b103      	cbz	r3, 2742 <_lseek_r+0x1e>
    2740:	6023      	str	r3, [r4, #0]
    2742:	bd38      	pop	{r3, r4, r5, pc}
    2744:	200000c0 	.word	0x200000c0

00002748 <memchr>:
    2748:	4603      	mov	r3, r0
    274a:	b510      	push	{r4, lr}
    274c:	b2c9      	uxtb	r1, r1
    274e:	4402      	add	r2, r0
    2750:	4293      	cmp	r3, r2
    2752:	4618      	mov	r0, r3
    2754:	d101      	bne.n	275a <memchr+0x12>
    2756:	2000      	movs	r0, #0
    2758:	e003      	b.n	2762 <memchr+0x1a>
    275a:	7804      	ldrb	r4, [r0, #0]
    275c:	3301      	adds	r3, #1
    275e:	428c      	cmp	r4, r1
    2760:	d1f6      	bne.n	2750 <memchr+0x8>
    2762:	bd10      	pop	{r4, pc}

00002764 <__malloc_lock>:
    2764:	4801      	ldr	r0, [pc, #4]	; (276c <__malloc_lock+0x8>)
    2766:	f7ff bb03 	b.w	1d70 <__retarget_lock_acquire_recursive>
    276a:	bf00      	nop
    276c:	200000b4 	.word	0x200000b4

00002770 <__malloc_unlock>:
    2770:	4801      	ldr	r0, [pc, #4]	; (2778 <__malloc_unlock+0x8>)
    2772:	f7ff bafe 	b.w	1d72 <__retarget_lock_release_recursive>
    2776:	bf00      	nop
    2778:	200000b4 	.word	0x200000b4

0000277c <_read_r>:
    277c:	b538      	push	{r3, r4, r5, lr}
    277e:	4604      	mov	r4, r0
    2780:	4608      	mov	r0, r1
    2782:	4611      	mov	r1, r2
    2784:	2200      	movs	r2, #0
    2786:	4d05      	ldr	r5, [pc, #20]	; (279c <_read_r+0x20>)
    2788:	602a      	str	r2, [r5, #0]
    278a:	461a      	mov	r2, r3
    278c:	f000 f87c 	bl	2888 <_read>
    2790:	1c43      	adds	r3, r0, #1
    2792:	d102      	bne.n	279a <_read_r+0x1e>
    2794:	682b      	ldr	r3, [r5, #0]
    2796:	b103      	cbz	r3, 279a <_read_r+0x1e>
    2798:	6023      	str	r3, [r4, #0]
    279a:	bd38      	pop	{r3, r4, r5, pc}
    279c:	200000c0 	.word	0x200000c0

000027a0 <_raise_r>:
    27a0:	291f      	cmp	r1, #31
    27a2:	b538      	push	{r3, r4, r5, lr}
    27a4:	4604      	mov	r4, r0
    27a6:	460d      	mov	r5, r1
    27a8:	d904      	bls.n	27b4 <_raise_r+0x14>
    27aa:	2316      	movs	r3, #22
    27ac:	6003      	str	r3, [r0, #0]
    27ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    27b2:	bd38      	pop	{r3, r4, r5, pc}
    27b4:	6c42      	ldr	r2, [r0, #68]	; 0x44
    27b6:	b112      	cbz	r2, 27be <_raise_r+0x1e>
    27b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
    27bc:	b94b      	cbnz	r3, 27d2 <_raise_r+0x32>
    27be:	4620      	mov	r0, r4
    27c0:	f000 f830 	bl	2824 <_getpid_r>
    27c4:	462a      	mov	r2, r5
    27c6:	4601      	mov	r1, r0
    27c8:	4620      	mov	r0, r4
    27ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    27ce:	f000 b817 	b.w	2800 <_kill_r>
    27d2:	2b01      	cmp	r3, #1
    27d4:	d00a      	beq.n	27ec <_raise_r+0x4c>
    27d6:	1c59      	adds	r1, r3, #1
    27d8:	d103      	bne.n	27e2 <_raise_r+0x42>
    27da:	2316      	movs	r3, #22
    27dc:	6003      	str	r3, [r0, #0]
    27de:	2001      	movs	r0, #1
    27e0:	e7e7      	b.n	27b2 <_raise_r+0x12>
    27e2:	2400      	movs	r4, #0
    27e4:	4628      	mov	r0, r5
    27e6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
    27ea:	4798      	blx	r3
    27ec:	2000      	movs	r0, #0
    27ee:	e7e0      	b.n	27b2 <_raise_r+0x12>

000027f0 <raise>:
    27f0:	4b02      	ldr	r3, [pc, #8]	; (27fc <raise+0xc>)
    27f2:	4601      	mov	r1, r0
    27f4:	6818      	ldr	r0, [r3, #0]
    27f6:	f7ff bfd3 	b.w	27a0 <_raise_r>
    27fa:	bf00      	nop
    27fc:	20000008 	.word	0x20000008

00002800 <_kill_r>:
    2800:	b538      	push	{r3, r4, r5, lr}
    2802:	2300      	movs	r3, #0
    2804:	4d06      	ldr	r5, [pc, #24]	; (2820 <_kill_r+0x20>)
    2806:	4604      	mov	r4, r0
    2808:	4608      	mov	r0, r1
    280a:	4611      	mov	r1, r2
    280c:	602b      	str	r3, [r5, #0]
    280e:	f000 f82b 	bl	2868 <_kill>
    2812:	1c43      	adds	r3, r0, #1
    2814:	d102      	bne.n	281c <_kill_r+0x1c>
    2816:	682b      	ldr	r3, [r5, #0]
    2818:	b103      	cbz	r3, 281c <_kill_r+0x1c>
    281a:	6023      	str	r3, [r4, #0]
    281c:	bd38      	pop	{r3, r4, r5, pc}
    281e:	bf00      	nop
    2820:	200000c0 	.word	0x200000c0

00002824 <_getpid_r>:
    2824:	f000 b810 	b.w	2848 <_getpid>

00002828 <_close>:
    2828:	2258      	movs	r2, #88	; 0x58
    282a:	4b02      	ldr	r3, [pc, #8]	; (2834 <_close+0xc>)
    282c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    2830:	601a      	str	r2, [r3, #0]
    2832:	4770      	bx	lr
    2834:	200000c0 	.word	0x200000c0

00002838 <_fstat>:
    2838:	2258      	movs	r2, #88	; 0x58
    283a:	4b02      	ldr	r3, [pc, #8]	; (2844 <_fstat+0xc>)
    283c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    2840:	601a      	str	r2, [r3, #0]
    2842:	4770      	bx	lr
    2844:	200000c0 	.word	0x200000c0

00002848 <_getpid>:
    2848:	2258      	movs	r2, #88	; 0x58
    284a:	4b02      	ldr	r3, [pc, #8]	; (2854 <_getpid+0xc>)
    284c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    2850:	601a      	str	r2, [r3, #0]
    2852:	4770      	bx	lr
    2854:	200000c0 	.word	0x200000c0

00002858 <_isatty>:
    2858:	2258      	movs	r2, #88	; 0x58
    285a:	4b02      	ldr	r3, [pc, #8]	; (2864 <_isatty+0xc>)
    285c:	2000      	movs	r0, #0
    285e:	601a      	str	r2, [r3, #0]
    2860:	4770      	bx	lr
    2862:	bf00      	nop
    2864:	200000c0 	.word	0x200000c0

00002868 <_kill>:
    2868:	2258      	movs	r2, #88	; 0x58
    286a:	4b02      	ldr	r3, [pc, #8]	; (2874 <_kill+0xc>)
    286c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    2870:	601a      	str	r2, [r3, #0]
    2872:	4770      	bx	lr
    2874:	200000c0 	.word	0x200000c0

00002878 <_lseek>:
    2878:	2258      	movs	r2, #88	; 0x58
    287a:	4b02      	ldr	r3, [pc, #8]	; (2884 <_lseek+0xc>)
    287c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    2880:	601a      	str	r2, [r3, #0]
    2882:	4770      	bx	lr
    2884:	200000c0 	.word	0x200000c0

00002888 <_read>:
    2888:	2258      	movs	r2, #88	; 0x58
    288a:	4b02      	ldr	r3, [pc, #8]	; (2894 <_read+0xc>)
    288c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    2890:	601a      	str	r2, [r3, #0]
    2892:	4770      	bx	lr
    2894:	200000c0 	.word	0x200000c0

00002898 <_sbrk>:
    2898:	4a04      	ldr	r2, [pc, #16]	; (28ac <_sbrk+0x14>)
    289a:	4905      	ldr	r1, [pc, #20]	; (28b0 <_sbrk+0x18>)
    289c:	6813      	ldr	r3, [r2, #0]
    289e:	2b00      	cmp	r3, #0
    28a0:	bf08      	it	eq
    28a2:	460b      	moveq	r3, r1
    28a4:	4418      	add	r0, r3
    28a6:	6010      	str	r0, [r2, #0]
    28a8:	4618      	mov	r0, r3
    28aa:	4770      	bx	lr
    28ac:	200000c4 	.word	0x200000c4
    28b0:	200000c8 	.word	0x200000c8

000028b4 <_exit>:
    28b4:	e7fe      	b.n	28b4 <_exit>
    28b6:	bf00      	nop

000028b8 <_init>:
    28b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    28ba:	bf00      	nop

000028bc <_fini>:
    28bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    28be:	bf00      	nop
    28c0:	67617453 	.word	0x67617453
    28c4:	20312065 	.word	0x20312065
    28c8:	5047202d 	.word	0x5047202d
    28cc:	4f204f49 	.word	0x4f204f49
    28d0:	75707475 	.word	0x75707475
    28d4:	6e452074 	.word	0x6e452074
    28d8:	656c6261 	.word	0x656c6261
    28dc:	73655420 	.word	0x73655420
    28e0:	00000a74 	.word	0x00000a74
    28e4:	7453202d 	.word	0x7453202d
    28e8:	20656761 	.word	0x20656761
    28ec:	2d206131 	.word	0x2d206131
    28f0:	74655320 	.word	0x74655320
    28f4:	49504720 	.word	0x49504720
    28f8:	754f204f 	.word	0x754f204f
    28fc:	74757074 	.word	0x74757074
    2900:	616e4520 	.word	0x616e4520
    2904:	0a656c62 	.word	0x0a656c62
    2908:	00000000 	.word	0x00000000
    290c:	7074754f 	.word	0x7074754f
    2910:	45207475 	.word	0x45207475
    2914:	6c62616e 	.word	0x6c62616e
    2918:	74532065 	.word	0x74532065
    291c:	73757461 	.word	0x73757461
    2920:	7830203a 	.word	0x7830203a
    2924:	0a0a7825 	.word	0x0a0a7825
    2928:	00000000 	.word	0x00000000
    292c:	20746553 	.word	0x20746553
    2930:	62616e45 	.word	0x62616e45
    2934:	5420656c 	.word	0x5420656c
    2938:	20747365 	.word	0x20747365
    293c:	6c696146 	.word	0x6c696146
    2940:	202c6465 	.word	0x202c6465
    2944:	6f727245 	.word	0x6f727245
    2948:	6f632072 	.word	0x6f632072
    294c:	203a6564 	.word	0x203a6564
    2950:	25783028 	.word	0x25783028
    2954:	00290a78 	.word	0x00290a78
    2958:	20746553 	.word	0x20746553
    295c:	62616e45 	.word	0x62616e45
    2960:	5420656c 	.word	0x5420656c
    2964:	20747365 	.word	0x20747365
    2968:	73736150 	.word	0x73736150
    296c:	000a6465 	.word	0x000a6465
    2970:	7453202d 	.word	0x7453202d
    2974:	20656761 	.word	0x20656761
    2978:	2d206231 	.word	0x2d206231
    297c:	656c4320 	.word	0x656c4320
    2980:	47207261 	.word	0x47207261
    2984:	204f4950 	.word	0x204f4950
    2988:	7074754f 	.word	0x7074754f
    298c:	45207475 	.word	0x45207475
    2990:	6c62616e 	.word	0x6c62616e
    2994:	00000a65 	.word	0x00000a65
    2998:	61656c43 	.word	0x61656c43
    299c:	754f2072 	.word	0x754f2072
    29a0:	74757074 	.word	0x74757074
    29a4:	616e4520 	.word	0x616e4520
    29a8:	20656c62 	.word	0x20656c62
    29ac:	74736554 	.word	0x74736554
    29b0:	69614620 	.word	0x69614620
    29b4:	2c64656c 	.word	0x2c64656c
    29b8:	72724520 	.word	0x72724520
    29bc:	6320726f 	.word	0x6320726f
    29c0:	3a65646f 	.word	0x3a65646f
    29c4:	78302820 	.word	0x78302820
    29c8:	0a297825 	.word	0x0a297825
    29cc:	00000000 	.word	0x00000000
    29d0:	61656c43 	.word	0x61656c43
    29d4:	754f2072 	.word	0x754f2072
    29d8:	74757074 	.word	0x74757074
    29dc:	616e4520 	.word	0x616e4520
    29e0:	20656c62 	.word	0x20656c62
    29e4:	74736554 	.word	0x74736554
    29e8:	73615020 	.word	0x73615020
    29ec:	0a646573 	.word	0x0a646573
    29f0:	00000000 	.word	0x00000000
    29f4:	67617453 	.word	0x67617453
    29f8:	20322065 	.word	0x20322065
    29fc:	5047202d 	.word	0x5047202d
    2a00:	41204f49 	.word	0x41204f49
    2a04:	7265746c 	.word	0x7265746c
    2a08:	6974616e 	.word	0x6974616e
    2a0c:	46206576 	.word	0x46206576
    2a10:	74636e75 	.word	0x74636e75
    2a14:	206e6f69 	.word	0x206e6f69
    2a18:	62616e45 	.word	0x62616e45
    2a1c:	5420656c 	.word	0x5420656c
    2a20:	0a747365 	.word	0x0a747365
    2a24:	00000000 	.word	0x00000000
    2a28:	7453202d 	.word	0x7453202d
    2a2c:	20656761 	.word	0x20656761
    2a30:	2d206132 	.word	0x2d206132
    2a34:	74655320 	.word	0x74655320
    2a38:	49504720 	.word	0x49504720
    2a3c:	6c41204f 	.word	0x6c41204f
    2a40:	6e726574 	.word	0x6e726574
    2a44:	76697461 	.word	0x76697461
    2a48:	75462065 	.word	0x75462065
    2a4c:	6974636e 	.word	0x6974636e
    2a50:	45206e6f 	.word	0x45206e6f
    2a54:	6c62616e 	.word	0x6c62616e
    2a58:	00000a65 	.word	0x00000a65
    2a5c:	746c410a 	.word	0x746c410a
    2a60:	616e7265 	.word	0x616e7265
    2a64:	46206574 	.word	0x46206574
    2a68:	74636e75 	.word	0x74636e75
    2a6c:	206e6f69 	.word	0x206e6f69
    2a70:	62616e45 	.word	0x62616e45
    2a74:	5320656c 	.word	0x5320656c
    2a78:	75746174 	.word	0x75746174
    2a7c:	30203a73 	.word	0x30203a73
    2a80:	0a782578 	.word	0x0a782578
    2a84:	0000000a 	.word	0x0000000a
    2a88:	7453202d 	.word	0x7453202d
    2a8c:	20656761 	.word	0x20656761
    2a90:	2d206232 	.word	0x2d206232
    2a94:	656c4320 	.word	0x656c4320
    2a98:	47207261 	.word	0x47207261
    2a9c:	204f4950 	.word	0x204f4950
    2aa0:	65746c41 	.word	0x65746c41
    2aa4:	74616e72 	.word	0x74616e72
    2aa8:	20657669 	.word	0x20657669
    2aac:	636e7546 	.word	0x636e7546
    2ab0:	6e6f6974 	.word	0x6e6f6974
    2ab4:	616e4520 	.word	0x616e4520
    2ab8:	0a656c62 	.word	0x0a656c62
    2abc:	00000000 	.word	0x00000000
    2ac0:	65746c41 	.word	0x65746c41
    2ac4:	74616e72 	.word	0x74616e72
    2ac8:	75462065 	.word	0x75462065
    2acc:	6974636e 	.word	0x6974636e
    2ad0:	45206e6f 	.word	0x45206e6f
    2ad4:	6c62616e 	.word	0x6c62616e
    2ad8:	74532065 	.word	0x74532065
    2adc:	73757461 	.word	0x73757461
    2ae0:	7830203a 	.word	0x7830203a
    2ae4:	0a0a7825 	.word	0x0a0a7825
    2ae8:	00000000 	.word	0x00000000
    2aec:	61656c43 	.word	0x61656c43
    2af0:	6e452072 	.word	0x6e452072
    2af4:	656c6261 	.word	0x656c6261
    2af8:	73655420 	.word	0x73655420
    2afc:	61462074 	.word	0x61462074
    2b00:	64656c69 	.word	0x64656c69
    2b04:	7245202c 	.word	0x7245202c
    2b08:	20726f72 	.word	0x20726f72
    2b0c:	65646f63 	.word	0x65646f63
    2b10:	3028203a 	.word	0x3028203a
    2b14:	29782578 	.word	0x29782578
    2b18:	0000000a 	.word	0x0000000a
    2b1c:	61656c43 	.word	0x61656c43
    2b20:	6e452072 	.word	0x6e452072
    2b24:	656c6261 	.word	0x656c6261
    2b28:	73655420 	.word	0x73655420
    2b2c:	61502074 	.word	0x61502074
    2b30:	64657373 	.word	0x64657373
    2b34:	0000000a 	.word	0x0000000a
    2b38:	74726f43 	.word	0x74726f43
    2b3c:	4d2d7865 	.word	0x4d2d7865
    2b40:	65442033 	.word	0x65442033
    2b44:	6e676973 	.word	0x6e676973
    2b48:	72617453 	.word	0x72617453
    2b4c:	202d2074 	.word	0x202d2074
    2b50:	4f495047 	.word	0x4f495047
    2b54:	69724420 	.word	0x69724420
    2b58:	20726576 	.word	0x20726576
    2b5c:	74736554 	.word	0x74736554
    2b60:	72202d20 	.word	0x72202d20
    2b64:	73697665 	.word	0x73697665
    2b68:	206e6f69 	.word	0x206e6f69
    2b6c:	76655224 	.word	0x76655224
    2b70:	6f697369 	.word	0x6f697369
    2b74:	32203a6e 	.word	0x32203a6e
    2b78:	38343234 	.word	0x38343234
    2b7c:	0a242034 	.word	0x0a242034
    2b80:	00000000 	.word	0x00000000
    2b84:	4f495047 	.word	0x4f495047
    2b88:	6e203020 	.word	0x6e203020
    2b8c:	7020746f 	.word	0x7020746f
    2b90:	65736572 	.word	0x65736572
    2b94:	202e746e 	.word	0x202e746e
    2b98:	74736554 	.word	0x74736554
    2b9c:	696b7320 	.word	0x696b7320
    2ba0:	64657070 	.word	0x64657070
    2ba4:	0000002e 	.word	0x0000002e
    2ba8:	54202a2a 	.word	0x54202a2a
    2bac:	20545345 	.word	0x20545345
    2bb0:	53534150 	.word	0x53534150
    2bb4:	2a204445 	.word	0x2a204445
    2bb8:	00000a2a 	.word	0x00000a2a
    2bbc:	54202a2a 	.word	0x54202a2a
    2bc0:	20545345 	.word	0x20545345
    2bc4:	4c494146 	.word	0x4c494146
    2bc8:	2a204445 	.word	0x2a204445
    2bcc:	45202c2a 	.word	0x45202c2a
    2bd0:	726f7272 	.word	0x726f7272
    2bd4:	646f6320 	.word	0x646f6320
    2bd8:	28203a65 	.word	0x28203a65
    2bdc:	78257830 	.word	0x78257830
    2be0:	00000a29 	.word	0x00000a29
    2be4:	67617453 	.word	0x67617453
    2be8:	20332065 	.word	0x20332065
    2bec:	5047202d 	.word	0x5047202d
    2bf0:	50204f49 	.word	0x50204f49
    2bf4:	49206e69 	.word	0x49206e69
    2bf8:	54205152 	.word	0x54205152
    2bfc:	0a747365 	.word	0x0a747365
    2c00:	00000000 	.word	0x00000000
    2c04:	7453202d 	.word	0x7453202d
    2c08:	20656761 	.word	0x20656761
    2c0c:	2d206133 	.word	0x2d206133
    2c10:	49504720 	.word	0x49504720
    2c14:	6948204f 	.word	0x6948204f
    2c18:	4c206867 	.word	0x4c206867
    2c1c:	6c657665 	.word	0x6c657665
    2c20:	51524920 	.word	0x51524920
    2c24:	73655420 	.word	0x73655420
    2c28:	00000a74 	.word	0x00000a74
    2c2c:	68676948 	.word	0x68676948
    2c30:	76654c20 	.word	0x76654c20
    2c34:	49206c65 	.word	0x49206c65
    2c38:	54205152 	.word	0x54205152
    2c3c:	73747365 	.word	0x73747365
    2c40:	73615020 	.word	0x73615020
    2c44:	20646573 	.word	0x20646573
    2c48:	63637553 	.word	0x63637553
    2c4c:	66737365 	.word	0x66737365
    2c50:	796c6c75 	.word	0x796c6c75
    2c54:	0000000a 	.word	0x0000000a
    2c58:	6769480a 	.word	0x6769480a
    2c5c:	654c2068 	.word	0x654c2068
    2c60:	206c6576 	.word	0x206c6576
    2c64:	20515249 	.word	0x20515249
    2c68:	74736554 	.word	0x74736554
    2c6c:	61462073 	.word	0x61462073
    2c70:	64656c69 	.word	0x64656c69
    2c74:	7245202c 	.word	0x7245202c
    2c78:	20726f72 	.word	0x20726f72
    2c7c:	65646f43 	.word	0x65646f43
    2c80:	3028203a 	.word	0x3028203a
    2c84:	29782578 	.word	0x29782578
    2c88:	0000000a 	.word	0x0000000a
    2c8c:	7453202d 	.word	0x7453202d
    2c90:	20656761 	.word	0x20656761
    2c94:	2d206233 	.word	0x2d206233
    2c98:	49504720 	.word	0x49504720
    2c9c:	6952204f 	.word	0x6952204f
    2ca0:	676e6973 	.word	0x676e6973
    2ca4:	67644520 	.word	0x67644520
    2ca8:	52492065 	.word	0x52492065
    2cac:	65542051 	.word	0x65542051
    2cb0:	000a7473 	.word	0x000a7473
    2cb4:	69736952 	.word	0x69736952
    2cb8:	4520676e 	.word	0x4520676e
    2cbc:	20656764 	.word	0x20656764
    2cc0:	20515249 	.word	0x20515249
    2cc4:	74736554 	.word	0x74736554
    2cc8:	61502073 	.word	0x61502073
    2ccc:	64657373 	.word	0x64657373
    2cd0:	63755320 	.word	0x63755320
    2cd4:	73736563 	.word	0x73736563
    2cd8:	6c6c7566 	.word	0x6c6c7566
    2cdc:	00000a79 	.word	0x00000a79
    2ce0:	7369520a 	.word	0x7369520a
    2ce4:	20676e69 	.word	0x20676e69
    2ce8:	65676445 	.word	0x65676445
    2cec:	51524920 	.word	0x51524920
    2cf0:	73655420 	.word	0x73655420
    2cf4:	46207374 	.word	0x46207374
    2cf8:	656c6961 	.word	0x656c6961
    2cfc:	45202c64 	.word	0x45202c64
    2d00:	726f7272 	.word	0x726f7272
    2d04:	646f4320 	.word	0x646f4320
    2d08:	28203a65 	.word	0x28203a65
    2d0c:	78257830 	.word	0x78257830
    2d10:	00000a29 	.word	0x00000a29
    2d14:	7453202d 	.word	0x7453202d
    2d18:	20656761 	.word	0x20656761
    2d1c:	2d206333 	.word	0x2d206333
    2d20:	49504720 	.word	0x49504720
    2d24:	6146204f 	.word	0x6146204f
    2d28:	6e696c6c 	.word	0x6e696c6c
    2d2c:	64452067 	.word	0x64452067
    2d30:	49206567 	.word	0x49206567
    2d34:	54205152 	.word	0x54205152
    2d38:	0a747365 	.word	0x0a747365
    2d3c:	00000000 	.word	0x00000000
    2d40:	6c6c6146 	.word	0x6c6c6146
    2d44:	20676e69 	.word	0x20676e69
    2d48:	65676445 	.word	0x65676445
    2d4c:	51524920 	.word	0x51524920
    2d50:	73655420 	.word	0x73655420
    2d54:	50207374 	.word	0x50207374
    2d58:	65737361 	.word	0x65737361
    2d5c:	75532064 	.word	0x75532064
    2d60:	73656363 	.word	0x73656363
    2d64:	6c756673 	.word	0x6c756673
    2d68:	000a796c 	.word	0x000a796c
    2d6c:	6c61460a 	.word	0x6c61460a
    2d70:	676e696c 	.word	0x676e696c
    2d74:	67644520 	.word	0x67644520
    2d78:	52492065 	.word	0x52492065
    2d7c:	65542051 	.word	0x65542051
    2d80:	20737473 	.word	0x20737473
    2d84:	6c696146 	.word	0x6c696146
    2d88:	202c6465 	.word	0x202c6465
    2d8c:	6f727245 	.word	0x6f727245
    2d90:	6f432072 	.word	0x6f432072
    2d94:	203a6564 	.word	0x203a6564
    2d98:	25783028 	.word	0x25783028
    2d9c:	000a2978 	.word	0x000a2978
    2da0:	7453202d 	.word	0x7453202d
    2da4:	20656761 	.word	0x20656761
    2da8:	2d206433 	.word	0x2d206433
    2dac:	49504720 	.word	0x49504720
    2db0:	6f4c204f 	.word	0x6f4c204f
    2db4:	654c2077 	.word	0x654c2077
    2db8:	206c6576 	.word	0x206c6576
    2dbc:	20515249 	.word	0x20515249
    2dc0:	74736554 	.word	0x74736554
    2dc4:	0000000a 	.word	0x0000000a
    2dc8:	20776f4c 	.word	0x20776f4c
    2dcc:	6576654c 	.word	0x6576654c
    2dd0:	5249206c 	.word	0x5249206c
    2dd4:	65542051 	.word	0x65542051
    2dd8:	20737473 	.word	0x20737473
    2ddc:	73736150 	.word	0x73736150
    2de0:	53206465 	.word	0x53206465
    2de4:	65636375 	.word	0x65636375
    2de8:	75667373 	.word	0x75667373
    2dec:	0a796c6c 	.word	0x0a796c6c
    2df0:	00000000 	.word	0x00000000
    2df4:	776f4c0a 	.word	0x776f4c0a
    2df8:	76654c20 	.word	0x76654c20
    2dfc:	49206c65 	.word	0x49206c65
    2e00:	54205152 	.word	0x54205152
    2e04:	73747365 	.word	0x73747365
    2e08:	69614620 	.word	0x69614620
    2e0c:	2c64656c 	.word	0x2c64656c
    2e10:	72724520 	.word	0x72724520
    2e14:	4320726f 	.word	0x4320726f
    2e18:	3a65646f 	.word	0x3a65646f
    2e1c:	78302820 	.word	0x78302820
    2e20:	0a297825 	.word	0x0a297825
    2e24:	0000000a 	.word	0x0000000a
    2e28:	67617453 	.word	0x67617453
    2e2c:	20342065 	.word	0x20342065
    2e30:	5047202d 	.word	0x5047202d
    2e34:	4d204f49 	.word	0x4d204f49
    2e38:	656b7361 	.word	0x656b7361
    2e3c:	754f2064 	.word	0x754f2064
    2e40:	74757074 	.word	0x74757074
    2e44:	73655420 	.word	0x73655420
    2e48:	00000a74 	.word	0x00000a74
    2e4c:	7453202d 	.word	0x7453202d
    2e50:	20656761 	.word	0x20656761
    2e54:	2d206134 	.word	0x2d206134
    2e58:	49504720 	.word	0x49504720
    2e5c:	614d204f 	.word	0x614d204f
    2e60:	64656b73 	.word	0x64656b73
    2e64:	74754f20 	.word	0x74754f20
    2e68:	20747570 	.word	0x20747570
    2e6c:	6544202d 	.word	0x6544202d
    2e70:	6d726574 	.word	0x6d726574
    2e74:	73696e69 	.word	0x73696e69
    2e78:	20636974 	.word	0x20636974
    2e7c:	74736554 	.word	0x74736554
    2e80:	0000000a 	.word	0x0000000a
    2e84:	67617453 	.word	0x67617453
    2e88:	61342065 	.word	0x61342065
    2e8c:	74654420 	.word	0x74654420
    2e90:	696d7265 	.word	0x696d7265
    2e94:	7473696e 	.word	0x7473696e
    2e98:	4d206369 	.word	0x4d206369
    2e9c:	656b7361 	.word	0x656b7361
    2ea0:	754f2064 	.word	0x754f2064
    2ea4:	74757074 	.word	0x74757074
    2ea8:	73655420 	.word	0x73655420
    2eac:	50207374 	.word	0x50207374
    2eb0:	65737361 	.word	0x65737361
    2eb4:	75532064 	.word	0x75532064
    2eb8:	73656363 	.word	0x73656363
    2ebc:	6c756673 	.word	0x6c756673
    2ec0:	000a796c 	.word	0x000a796c
    2ec4:	6174530a 	.word	0x6174530a
    2ec8:	34206567 	.word	0x34206567
    2ecc:	65442061 	.word	0x65442061
    2ed0:	6d726574 	.word	0x6d726574
    2ed4:	73696e69 	.word	0x73696e69
    2ed8:	20636974 	.word	0x20636974
    2edc:	6b73614d 	.word	0x6b73614d
    2ee0:	4f206465 	.word	0x4f206465
    2ee4:	75707475 	.word	0x75707475
    2ee8:	65542074 	.word	0x65542074
    2eec:	20737473 	.word	0x20737473
    2ef0:	6c696146 	.word	0x6c696146
    2ef4:	202c6465 	.word	0x202c6465
    2ef8:	6f727245 	.word	0x6f727245
    2efc:	6f432072 	.word	0x6f432072
    2f00:	203a6564 	.word	0x203a6564
    2f04:	25783028 	.word	0x25783028
    2f08:	000a2978 	.word	0x000a2978
    2f0c:	7453202d 	.word	0x7453202d
    2f10:	20656761 	.word	0x20656761
    2f14:	2d206234 	.word	0x2d206234
    2f18:	49504720 	.word	0x49504720
    2f1c:	614d204f 	.word	0x614d204f
    2f20:	64656b73 	.word	0x64656b73
    2f24:	74754f20 	.word	0x74754f20
    2f28:	20747570 	.word	0x20747570
    2f2c:	6152202d 	.word	0x6152202d
    2f30:	6d6f646e 	.word	0x6d6f646e
    2f34:	73655420 	.word	0x73655420
    2f38:	00000a74 	.word	0x00000a74
    2f3c:	67617453 	.word	0x67617453
    2f40:	62342065 	.word	0x62342065
    2f44:	6e615220 	.word	0x6e615220
    2f48:	206d6f64 	.word	0x206d6f64
    2f4c:	6b73614d 	.word	0x6b73614d
    2f50:	4f206465 	.word	0x4f206465
    2f54:	75707475 	.word	0x75707475
    2f58:	65542074 	.word	0x65542074
    2f5c:	20737473 	.word	0x20737473
    2f60:	73736150 	.word	0x73736150
    2f64:	53206465 	.word	0x53206465
    2f68:	65636375 	.word	0x65636375
    2f6c:	75667373 	.word	0x75667373
    2f70:	0a796c6c 	.word	0x0a796c6c
    2f74:	00000000 	.word	0x00000000
    2f78:	6174530a 	.word	0x6174530a
    2f7c:	34206567 	.word	0x34206567
    2f80:	61522062 	.word	0x61522062
    2f84:	6d6f646e 	.word	0x6d6f646e
    2f88:	73614d20 	.word	0x73614d20
    2f8c:	2064656b 	.word	0x2064656b
    2f90:	7074754f 	.word	0x7074754f
    2f94:	54207475 	.word	0x54207475
    2f98:	73747365 	.word	0x73747365
    2f9c:	69614620 	.word	0x69614620
    2fa0:	2c64656c 	.word	0x2c64656c
    2fa4:	72724520 	.word	0x72724520
    2fa8:	4320726f 	.word	0x4320726f
    2fac:	3a65646f 	.word	0x3a65646f
    2fb0:	78302820 	.word	0x78302820
    2fb4:	0a297825 	.word	0x0a297825
    2fb8:	00000000 	.word	0x00000000
    2fbc:	6c6c410a 	.word	0x6c6c410a
    2fc0:	73614d20 	.word	0x73614d20
    2fc4:	2064656b 	.word	0x2064656b
    2fc8:	7074754f 	.word	0x7074754f
    2fcc:	54207475 	.word	0x54207475
    2fd0:	73747365 	.word	0x73747365
    2fd4:	73615020 	.word	0x73615020
    2fd8:	20646573 	.word	0x20646573
    2fdc:	63637553 	.word	0x63637553
    2fe0:	66737365 	.word	0x66737365
    2fe4:	796c6c75 	.word	0x796c6c75
    2fe8:	0000000a 	.word	0x0000000a

00002fec <_global_impure_ptr>:
    2fec:	2000000c 4e454552 616d2054 636f6c6c     ... REENT malloc
    2ffc:	63757320 64656563 2f006465 2f746e6d      succeeded./mnt/
    300c:	6b726f77 63617073 6f772f65 70736b72     workspace/worksp
    301c:	2f656361 2d434347 702d3031 6c657069     ace/GCC-10-pipel
    302c:	2f656e69 6b6e656a 2d736e69 2d434347     ine/jenkins-GCC-
    303c:	702d3031 6c657069 2d656e69 5f383333     10-pipeline-338_
    304c:	31323032 38313031 3336315f 36313534     20211018_1634516
    305c:	2f333032 2f637273 6c77656e 6e2f6269     203/src/newlib/n
    306c:	696c7765 696c2f62 732f6362 696c6474     ewlib/libc/stdli
    307c:	61722f62 632e646e 66202c00 74636e75     b/rand.c., funct
    308c:	3a6e6f69 73610020 74726573 206e6f69     ion: .assertion 
    309c:	22732522 69616620 3a64656c 6c696620     "%s" failed: fil
    30ac:	25222065 202c2273 656e696c 25642520     e "%s", line %d%
    30bc:	0a732573 00000000                       s%s.....

000030c4 <__sf_fake_stderr>:
	...

000030e4 <__sf_fake_stdin>:
	...

00003104 <__sf_fake_stdout>:
	...
    3124:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    3134:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    3144:	31300046 35343332 39383736 64636261     F.0123456789abcd
    3154:	                                         ef.
