
---------- Begin Simulation Statistics ----------
final_tick                               371669950924500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  32221                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898156                       # Number of bytes of host memory used
host_op_rate                                    72093                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   310.36                       # Real time elapsed on the host
host_tick_rate                               28534896                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000006                       # Number of instructions simulated
sim_ops                                      22374673                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008856                       # Number of seconds simulated
sim_ticks                                  8856042000                       # Number of ticks simulated
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                            17                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           8                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   24                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1      5.88%      5.88% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4     23.53%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  4     23.53%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   8     47.06%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         17                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       109657                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        221964                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       130648                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           42                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         6954                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       149193                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        69304                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       130648                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        61344                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          180939                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           18241                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4541                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            718105                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           611292                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7138                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             106288                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1538902                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       795614                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22374656                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17486455                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.279542                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.541945                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     12774085     73.05%     73.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       719795      4.12%     77.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       837929      4.79%     81.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       282309      1.61%     83.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       554509      3.17%     86.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       260901      1.49%     88.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       327856      1.87%     90.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       190169      1.09%     91.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1538902      8.80%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17486455                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           20559192                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8242                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10716167                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7506752                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3248      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3440241     15.38%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          647      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          604      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        55789      0.25%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.02%     15.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.02%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5262290     23.52%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        10955      0.05%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3855430     17.23%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       756767      3.38%     59.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        77584      0.35%     60.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6749985     30.17%     90.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2150404      9.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22374656                       # Class of committed instruction
system.switch_cpus.commit.refs                9734740                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22374656                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.771206                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.771206                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13583019                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23452057                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           840443                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2536074                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          13737                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        620937                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7695302                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1939                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2377517                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   738                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              180939                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1122979                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16374200                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2269                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10753787                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          271                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1266                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           27474                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.010216                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1204990                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        87545                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.607145                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17594547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.349245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.854926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14046196     79.83%     79.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           109059      0.62%     80.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           211361      1.20%     81.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           177266      1.01%     82.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           187339      1.06%     83.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           148298      0.84%     84.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           224654      1.28%     85.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            85993      0.49%     86.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2404381     13.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17594547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          34698118                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         18491490                       # number of floating regfile writes
system.switch_cpus.idleCycles                  117515                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9631                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           138458                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.313356                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10215597                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2377517                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          365217                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7711168                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           11                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          447                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2445557                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23288005                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7838080                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        19568                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23262237                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3521                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4470157                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          13737                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4479851                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        27309                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       545971                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          308                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       204391                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       217565                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          308                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7866                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1765                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28935354                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23049760                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606434                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17547380                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.301359                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23106516                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21965641                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2042326                       # number of integer regfile writes
system.switch_cpus.ipc                       0.564587                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.564587                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        55717      0.24%      0.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3802729     16.33%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          651      0.00%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         3672      0.02%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          802      0.00%     16.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     16.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        56699      0.24%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5016      0.02%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5123      0.02%     16.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     16.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     16.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           77      0.00%     16.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     16.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     16.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     16.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5262561     22.60%     39.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     39.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     39.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     39.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        10955      0.05%     39.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     39.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3855557     16.56%     56.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       898261      3.86%     59.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       131266      0.56%     60.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6944972     29.83%     90.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2247607      9.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23281806                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        21763804                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     42620516                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     20741058                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21030413                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1021794                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.043888                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           13471      1.32%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            708      0.07%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.04%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            2      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       117132     11.46%     12.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       248598     24.33%     37.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          86112      8.43%     45.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14709      1.44%     47.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       482149     47.19%     94.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        58550      5.73%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2484079                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     22563658                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2308702                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3171193                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23283169                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23281806                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         4836                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       913304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4222                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4431                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       617380                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17594547                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.323240                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.313918                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12134661     68.97%     68.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       711038      4.04%     73.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       732676      4.16%     77.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       660194      3.75%     80.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       893554      5.08%     86.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       700138      3.98%     89.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       783867      4.46%     94.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       480626      2.73%     97.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       497793      2.83%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17594547                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.314461                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1123197                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   298                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        21092                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       110983                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7711168                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2445557                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10725129                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 17712062                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4910639                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20443121                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         245700                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1120158                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        3011593                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          9996                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      68464140                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23369212                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     21368755                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2866454                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        5449952                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          13737                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8683108                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           925587                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     34763758                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     22136699                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          114                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           13                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3788764                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           13                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             39034623                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            46448998                       # The number of ROB writes
system.switch_cpus.timesIdled                    1341                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119287                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        36391                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       240122                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          36392                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371669950924500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              77810                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34474                       # Transaction distribution
system.membus.trans_dist::CleanEvict            75183                       # Transaction distribution
system.membus.trans_dist::ReadExReq             34497                       # Transaction distribution
system.membus.trans_dist::ReadExResp            34497                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         77810                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       334271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       334271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 334271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      9393984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      9393984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9393984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            112307                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  112307    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              112307                       # Request fanout histogram
system.membus.reqLayer2.occupancy           379299000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          620854750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8856042000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669950924500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669950924500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371669950924500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             85181                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        71330                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1789                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          168631                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35647                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35647                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2306                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82877                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       354554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                360950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       261760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9944192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10205952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          122468                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2206656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           243298                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.149627                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.356718                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 206895     85.04%     85.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  36402     14.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             243298                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          158703000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         177779500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3456000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371669950924500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          890                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         7626                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8516                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          890                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         7626                       # number of overall hits
system.l2.overall_hits::total                    8516                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1409                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       110894                       # number of demand (read+write) misses
system.l2.demand_misses::total                 112309                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1409                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       110894                       # number of overall misses
system.l2.overall_misses::total                112309                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    113071000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  11263266500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11376337500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    113071000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  11263266500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11376337500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2299                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       118520                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120825                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2299                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       118520                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120825                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.612875                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.935656                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.929518                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.612875                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.935656                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.929518                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80249.112846                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101567.862103                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101294.976360                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80249.112846                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101567.862103                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101294.976360                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               34474                       # number of writebacks
system.l2.writebacks::total                     34474                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1409                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       110894                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            112303                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1409                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       110894                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           112303                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     98981000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  10154346500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10253327500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     98981000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  10154346500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10253327500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.612875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.935656                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.929468                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.612875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.935656                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.929468                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70249.112846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91568.042455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91300.566325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70249.112846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91568.042455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91300.566325                       # average overall mshr miss latency
system.l2.replacements                         122463                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36856                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36856                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36856                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36856                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1788                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1788                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1788                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1788                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        23585                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         23585                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         1150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1150                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        34497                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               34497                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3400129000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3400129000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        35647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.967739                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.967739                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98563.034467                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98563.034467                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        34497                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          34497                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   3055159000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3055159000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.967739                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.967739                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88563.034467                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88563.034467                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          890                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                890                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1409                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1411                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    113071000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    113071000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2299                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2301                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.612875                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.613212                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80249.112846                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80135.364989                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1409                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1409                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     98981000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     98981000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.612875                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.612342                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70249.112846                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70249.112846                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         6476                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6476                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        76397                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           76401                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7863137500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7863137500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82873                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82877                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.921856                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.921860                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102924.689451                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102919.300794                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        76397                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        76397                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   7099187500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7099187500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.921856                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.921812                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92924.951242                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92924.951242                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371669950924500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2025.497261                       # Cycle average of tags in use
system.l2.tags.total_refs                      213257                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    122463                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.741399                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              371661094883000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     167.058492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.072103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.094421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    28.373447                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1829.898797                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.081572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.013854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.893505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989012                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          797                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1133                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2045439                       # Number of tag accesses
system.l2.tags.data_accesses                  2045439                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371669950924500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        90176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      7097088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7187648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        90176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         90304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2206336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2206336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       110892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              112307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34474                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34474                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             28907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     10182427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    801383733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             811609520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     10182427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10196880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      249133416                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            249133416                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      249133416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            28907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     10182427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    801383733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1060742937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    110876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000317407750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2058                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2058                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              227129                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32416                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      112301                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34474                       # Number of write requests accepted
system.mem_ctrls.readBursts                    112301                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34474                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2022                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3492724750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  561425000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5598068500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31105.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49855.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    16629                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26863                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                112301                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34474                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   61799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       103229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     90.961726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.909492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    83.310139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        87211     84.48%     84.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9237      8.95%     93.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4652      4.51%     97.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1255      1.22%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          484      0.47%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          180      0.17%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           91      0.09%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           43      0.04%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           76      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       103229                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2058                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.553450                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.538576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     40.812153                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1476     71.72%     71.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          553     26.87%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           21      1.02%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            4      0.19%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2058                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.740525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.704960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.116335                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1382     67.15%     67.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      1.46%     68.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              475     23.08%     91.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              143      6.95%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25      1.21%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2058                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7186240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2204928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7187264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2206336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       811.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       248.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    811.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    249.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8855874500                       # Total gap between requests
system.mem_ctrls.avgGap                      60336.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        90176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      7096064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2204928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 10182426.867442589253                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 801268106.000400662422                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 248974428.983060389757                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1409                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       110892                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34474                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     40996500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5557072000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 213545085750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29096.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50112.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6194380.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    29.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            377420400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            200573340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           420481740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           96982380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     698845680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3976700190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         51894240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5822897970                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        657.505686                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    102491750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    295620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8457919250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            359748900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            191180715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           381233160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           82857060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     698845680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3960508770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         64835040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5739209325                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        648.055793                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    138732750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    295620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8421678250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8856031000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371669950924500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1120391                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1120399                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1120391                       # number of overall hits
system.cpu.icache.overall_hits::total         1120399                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2587                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2589                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2587                       # number of overall misses
system.cpu.icache.overall_misses::total          2589                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    141460999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    141460999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    141460999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    141460999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1122978                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1122988                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1122978                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1122988                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002304                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002305                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002304                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002305                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 54681.483958                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54639.242565                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 54681.483958                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54639.242565                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          504                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1789                       # number of writebacks
system.cpu.icache.writebacks::total              1789                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          283                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          283                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          283                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          283                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2304                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2304                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2304                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2304                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    125930999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    125930999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    125930999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    125930999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002052                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 54657.551649                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54657.551649                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 54657.551649                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54657.551649                       # average overall mshr miss latency
system.cpu.icache.replacements                   1789                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1120391                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1120399                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2587                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2589                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    141460999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    141460999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1122978                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1122988                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002304                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002305                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 54681.483958                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54639.242565                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          283                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          283                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2304                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2304                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    125930999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    125930999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 54657.551649                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54657.551649                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371669950924500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008732                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              722742                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1794                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.866221                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000029                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008703                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2248282                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2248282                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669950924500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669950924500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669950924500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669950924500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669950924500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669950924500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371669950924500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9182704                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9182708                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9201089                       # number of overall hits
system.cpu.dcache.overall_hits::total         9201093                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       172557                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         172561                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       175878                       # number of overall misses
system.cpu.dcache.overall_misses::total        175882                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  16162502880                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16162502880                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  16162502880                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16162502880                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9355261                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9355269                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9376967                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9376975                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018445                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018445                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018756                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018757                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 93664.718789                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 93662.547621                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 91896.103435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91894.013486                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2011582                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             27841                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    72.252505                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36856                       # number of writebacks
system.cpu.dcache.writebacks::total             36856                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        55630                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55630                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        55630                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55630                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       116927                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       116927                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       118525                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       118525                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  11382232380                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11382232380                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  11526879880                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11526879880                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012499                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012499                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012640                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012640                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 97344.773919                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 97344.773919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 97252.730479                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 97252.730479                       # average overall mshr miss latency
system.cpu.dcache.replacements                 117498                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6990403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6990407                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       136880                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        136884                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  12659174000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12659174000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7127283                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7127291                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019205                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019206                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 92483.737580                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 92481.035037                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        55605                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        55605                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81275                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81275                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7915223500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7915223500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011403                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011403                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 97388.169794                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 97388.169794                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2192301                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2192301                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        35677                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35677                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3503328880                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3503328880                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.016013                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016013                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 98195.724977                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 98195.724977                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        35652                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35652                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3467008880                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3467008880                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.016002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 97245.845394                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97245.845394                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        18385                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18385                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3321                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3321                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        21706                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        21706                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.152999                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.152999                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    144647500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    144647500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073620                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073620                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 90517.834793                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90517.834793                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371669950924500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.024209                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8908654                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            117498                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.819622                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.024205                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000024                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000024                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18872472                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18872472                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               371694566991500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  42915                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898292                       # Number of bytes of host memory used
host_op_rate                                    96351                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   932.07                       # Real time elapsed on the host
host_tick_rate                               26410012                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000006                       # Number of instructions simulated
sim_ops                                      89806638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024616                       # Number of seconds simulated
sim_ticks                                 24616067000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       306278                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        612506                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       104878                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1916                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       120161                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        84524                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       104878                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        20354                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          136534                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           15360                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            591016                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           989348                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1916                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              58275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4668334                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1400077                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67431965                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     49027264                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.375397                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.618083                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     35003011     71.39%     71.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2032324      4.15%     75.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2489065      5.08%     80.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       784194      1.60%     82.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1688816      3.44%     85.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       784183      1.60%     87.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       995281      2.03%     89.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       582056      1.19%     90.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4668334      9.52%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     49027264                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63908178                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          960                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31091085                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22953419                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1911      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9104381     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1974      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          984      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       143172      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16430274     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        34320      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     12006801     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1971080      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       166899      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20982339     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6587830      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67431965                       # Class of committed instruction
system.switch_cpus.commit.refs               29708148                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67431965                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.641071                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.641071                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      37665165                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69307744                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2219454                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7465984                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          17721                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1842004                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23356599                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4385                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7103684                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1689                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              136534                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3250683                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              45901673                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           139                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31409259                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           35442                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002773                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3290934                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        99884                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.637983                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     49210328                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.420313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.914771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         38784670     78.81%     78.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           310793      0.63%     79.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           642212      1.31%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           515509      1.05%     81.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           525696      1.07%     82.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           420851      0.86%     83.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           659739      1.34%     85.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           220013      0.45%     85.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7130845     14.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     49210328                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         107969047                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         57519489                       # number of floating regfile writes
system.switch_cpus.idleCycles                   21806                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1919                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           111116                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.408662                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30899051                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7103684                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          983652                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23366197                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7254590                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69117564                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23795367                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        11977                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69351413                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10029                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11996070                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          17721                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      12023779                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        76735                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1688392                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          692                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       412797                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       499865                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          692                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            8                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86671645                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68764034                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606359                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52554129                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.396731                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68891908                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63821348                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4035736                       # number of integer regfile writes
system.switch_cpus.ipc                       0.609358                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.609358                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       122895      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9712050     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1978      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         7704      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143252      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16430958     23.69%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        34320      0.05%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     12007099     17.31%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2278277      3.28%     58.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       283430      0.41%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21521054     31.03%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6820375      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69363392                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        67508863                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    132197281                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     64334930                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     65005702                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3124882                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045051                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1197      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       368727     11.80%     11.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       780744     24.98%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         267408      8.56%     45.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34876      1.12%     46.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1496633     47.89%     94.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       175297      5.61%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        4856516                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     58865732                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      4429104                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      5798159                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69106044                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69363392                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1685605                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1021                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10560                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       781607                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     49210328                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.409529                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.369420                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     33070156     67.20%     67.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2050983      4.17%     71.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2104930      4.28%     75.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1943370      3.95%     79.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2677780      5.44%     85.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2083488      4.23%     89.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2325963      4.73%     94.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1441163      2.93%     96.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1512495      3.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     49210328                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.408905                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3250683                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        66312                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       283517                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23366197                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7254590                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31822119                       # number of misc regfile reads
system.switch_cpus.numCycles                 49232134                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        13175123                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61172824                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         744133                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3061892                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        9427356                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         30950                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     203776869                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69179122                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     62704851                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8439385                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       14414560                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          17721                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      24516207                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1532023                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    108118249                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63482311                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11440827                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            112991292                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137847170                       # The number of ROB writes
system.switch_cpus.timesIdled                     227                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       333327                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        93653                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       666652                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          93653                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  24616067000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             216908                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        90015                       # Transaction distribution
system.membus.trans_dist::CleanEvict           216263                       # Transaction distribution
system.membus.trans_dist::ReadExReq             89320                       # Transaction distribution
system.membus.trans_dist::ReadExResp            89320                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        216908                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       918734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       918734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 918734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25359552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25359552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25359552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            306228                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  306228    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              306228                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1025523000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1695722500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  24616067000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24616067000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  24616067000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  24616067000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            241022                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       186392                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          336                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          483192                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92305                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92305                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           336                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240684                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       998971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                999979                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     27479552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               27522560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          336593                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5760960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           669918                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.139798                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.346777                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 576265     86.02%     86.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  93653     13.98%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             669918                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          430039000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         499486500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            504000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  24616067000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           98                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        27001                       # number of demand (read+write) hits
system.l2.demand_hits::total                    27099                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           98                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        27001                       # number of overall hits
system.l2.overall_hits::total                   27099                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          238                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       305988                       # number of demand (read+write) misses
system.l2.demand_misses::total                 306226                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          238                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       305988                       # number of overall misses
system.l2.overall_misses::total                306226                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     20925000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  31001984000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      31022909000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     20925000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  31001984000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     31022909000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          336                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       332989                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               333325                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          336                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       332989                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              333325                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.708333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.918913                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.918701                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.708333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.918913                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.918701                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87920.168067                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101317.646444                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101307.233873                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87920.168067                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101317.646444                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101307.233873                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               90015                       # number of writebacks
system.l2.writebacks::total                     90015                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          238                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       305988                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            306226                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          238                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       305988                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           306226                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     18545000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  27942084000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  27960629000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     18545000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  27942084000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  27960629000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.708333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.918913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.918701                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.708333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.918913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.918701                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77920.168067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91317.581082                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91307.168562                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77920.168067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91317.581082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91307.168562                       # average overall mshr miss latency
system.l2.replacements                         336593                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        96377                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            96377                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        96377                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        96377                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          336                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              336                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          336                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          336                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        63338                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         63338                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2985                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2985                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        89320                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               89320                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   8767962000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8767962000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        92305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.967662                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.967662                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98163.479624                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98163.479624                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        89320                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          89320                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   7874762000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7874762000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.967662                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.967662                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88163.479624                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88163.479624                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           98                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 98                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          238                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              238                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     20925000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     20925000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.708333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.708333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87920.168067                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87920.168067                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          238                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          238                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     18545000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     18545000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.708333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.708333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77920.168067                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77920.168067                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        24016                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24016                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       216668                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          216668                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  22234022000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22234022000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240684                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240684                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.900218                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.900218                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102617.931582                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102617.931582                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       216668                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       216668                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  20067322000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20067322000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.900218                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.900218                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92617.839275                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92617.839275                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  24616067000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      606588                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    338641                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.791242                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     171.107515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.501600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1875.390886                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.083549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.915718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          758                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5669809                       # Number of tag accesses
system.l2.tags.data_accesses                  5669809                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24616067000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        15232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     19583360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19598592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        15232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         15232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5760960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5760960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       305990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              306228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        90015                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              90015                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       618783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    795551946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             796170729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       618783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           618783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      234032512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            234032512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      234032512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       618783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    795551946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1030203241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     90015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       238.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    305949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000148545750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5386                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5386                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              616017                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              84711                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      306228                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      90015                       # Number of write requests accepted
system.mem_ctrls.readBursts                    306228                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    90015                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     41                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5546                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9529707750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1530935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15270714000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31123.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49873.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    39549                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   70556                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                306228                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                90015                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  167768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   72053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   40483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       286101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.630854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.804349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    78.329238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       245004     85.64%     85.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24038      8.40%     94.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11601      4.05%     98.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3113      1.09%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1417      0.50%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          554      0.19%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          240      0.08%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           74      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           60      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       286101                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5386                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.849981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.276210                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.073922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              1      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            83      1.54%      1.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           429      7.97%      9.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           971     18.03%     27.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           969     17.99%     45.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           636     11.81%     57.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           509      9.45%     66.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           420      7.80%     74.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           385      7.15%     81.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           324      6.02%     87.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           211      3.92%     91.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          156      2.90%     94.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111          136      2.53%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           93      1.73%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           29      0.54%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           20      0.37%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.06%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.04%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            3      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            2      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            2      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5386                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.713145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.678758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.097461                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3662     67.99%     67.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               98      1.82%     69.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1209     22.45%     92.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              353      6.55%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               54      1.00%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5386                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19595968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5761088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19598592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5760960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       796.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       234.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    796.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    234.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24615859500                       # Total gap between requests
system.mem_ctrls.avgGap                      62123.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        15232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     19580736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5761088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 618782.846179286134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 795445348.763472318649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 234037712.035801678896                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          238                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       305990                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        90015                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      8708500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15262005500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 598668174000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36590.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49877.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6650760.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1052514540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            559428540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1141693140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          243257220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1942877040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11051273430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        146234400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16137278310                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        655.558758                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    290335000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    821860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23503872000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            990232320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            526324755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1044482040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          226631520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1942877040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11049427200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        147789120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15927763995                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        647.047475                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    294592250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    821860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23499614750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    33472098000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371694566991500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4370736                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4370744                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4370736                       # number of overall hits
system.cpu.icache.overall_hits::total         4370744                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2925                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2927                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2925                       # number of overall misses
system.cpu.icache.overall_misses::total          2927                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    164481499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    164481499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    164481499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    164481499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4373661                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4373671                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4373661                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4373671                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000669                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000669                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000669                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000669                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 56232.991111                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56194.567475                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 56232.991111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56194.567475                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          504                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2125                       # number of writebacks
system.cpu.icache.writebacks::total              2125                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          285                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          285                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          285                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          285                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2640                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2640                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2640                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2640                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    148425999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    148425999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    148425999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    148425999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000604                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000604                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000604                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000604                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 56221.969318                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56221.969318                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 56221.969318                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56221.969318                       # average overall mshr miss latency
system.cpu.icache.replacements                   2125                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4370736                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4370744                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2925                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2927                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    164481499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    164481499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4373661                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4373671                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000669                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000669                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 56232.991111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56194.567475                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          285                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          285                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2640                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2640                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    148425999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    148425999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000604                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000604                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 56221.969318                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56221.969318                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371694566991500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.042639                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4373386                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2642                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1655.331567                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000029                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.042610                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000083                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000083                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8749984                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8749984                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371694566991500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371694566991500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371694566991500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371694566991500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371694566991500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371694566991500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371694566991500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37070332                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37070336                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37132698                       # number of overall hits
system.cpu.dcache.overall_hits::total        37132702                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       655972                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         655976                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       667152                       # number of overall misses
system.cpu.dcache.overall_misses::total        667156                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  60661517999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  60661517999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  60661517999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  60661517999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37726304                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37726312                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37799850                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37799858                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017388                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017388                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017650                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017650                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 92475.773355                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92475.209457                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 90926.082810                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 90925.537654                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7457675                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            106322                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.142351                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       133233                       # number of writebacks
system.cpu.dcache.writebacks::total            133233                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       209900                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       209900                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       209900                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       209900                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       446072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       446072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       451514                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       451514                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  42825220999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  42825220999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  43325796499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  43325796499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011824                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011824                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011945                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011945                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 96005.176292                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 96005.176292                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 95956.706767                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95956.706767                       # average overall mshr miss latency
system.cpu.dcache.replacements                 450489                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28215677                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28215681                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       527910                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        527914                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  48122468000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48122468000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28743587                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28743595                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 91156.575932                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 91155.885239                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       209795                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       209795                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       318115                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318115                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  30417275000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30417275000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011067                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011067                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 95617.229618                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95617.229618                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       128062                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       128062                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  12539049999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12539049999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 97913.901071                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 97913.901071                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          105                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127957                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127957                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  12407945999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12407945999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 96969.653860                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96969.653860                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        62366                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         62366                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        11180                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        11180                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73546                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73546                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.152014                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.152014                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5442                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5442                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    500575500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    500575500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073995                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073995                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 91983.737596                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91983.737596                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371694566991500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.092023                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37584220                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            451513                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.240615                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.092019                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000090                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000090                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          736                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          76051229                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         76051229                       # Number of data accesses

---------- End Simulation Statistics   ----------
