
turret_servo_mss_design_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001f1c  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  20001f1c  20001f1c  00009f1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000124  20001f24  20001f24  00009f24  2**2
                  ALLOC
  3 .stack        00003000  20002048  20002048  00009f24  2**0
                  ALLOC
  4 .comment      000000d7  00000000  00000000  00009f24  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 000002a8  00000000  00000000  00009ffb  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000503  00000000  00000000  0000a2a3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000466f  00000000  00000000  0000a7a6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000818  00000000  00000000  0000ee15  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001aba  00000000  00000000  0000f62d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000008e8  00000000  00000000  000110e8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00002144  00000000  00000000  000119d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000e8a  00000000  00000000  00013b14  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 00020be8  00000000  00000000  0001499e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000025  00000000  00000000  00035586  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00000280  00000000  00000000  000355ab  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	2000032f 	.word	0x2000032f
2000006c:	20000331 	.word	0x20000331
20000070:	20001b11 	.word	0x20001b11
20000074:	20001b3d 	.word	0x20001b3d
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000689 	.word	0x20000689
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	200006a9 	.word	0x200006a9
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>

2000032e <UART0_IRQHandler>:
2000032e:	e7fe      	b.n	2000032e <UART0_IRQHandler>

20000330 <UART1_IRQHandler>:
20000330:	e7fe      	b.n	20000330 <UART1_IRQHandler>
20000332:	e7fe      	b.n	20000332 <UART1_IRQHandler+0x2>
20000334:	e7fe      	b.n	20000334 <UART1_IRQHandler+0x4>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>
2000034e:	e7fe      	b.n	2000034e <Fabric_IRQHandler+0x2>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20001d0d 	.word	0x20001d0d
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20001f1c 	.word	0x20001f1c
20000450:	20001f1c 	.word	0x20001f1c
20000454:	20001f1c 	.word	0x20001f1c
20000458:	20001f24 	.word	0x20001f24
2000045c:	00000000 	.word	0x00000000
20000460:	20001f24 	.word	0x20001f24
20000464:	20002048 	.word	0x20002048
20000468:	20001d19 	.word	0x20001d19
2000046c:	20000739 	.word	0x20000739

20000470 <__do_global_dtors_aux>:
20000470:	f641 7324 	movw	r3, #7972	; 0x1f24
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f641 701c 	movw	r0, #7964	; 0x1f1c
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200004a0:	b480      	push	{r7}
200004a2:	b083      	sub	sp, #12
200004a4:	af00      	add	r7, sp, #0
200004a6:	4603      	mov	r3, r0
200004a8:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200004aa:	f24e 1300 	movw	r3, #57600	; 0xe100
200004ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
200004b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200004b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200004ba:	88f9      	ldrh	r1, [r7, #6]
200004bc:	f001 011f 	and.w	r1, r1, #31
200004c0:	f04f 0001 	mov.w	r0, #1
200004c4:	fa00 f101 	lsl.w	r1, r0, r1
200004c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200004cc:	f107 070c 	add.w	r7, r7, #12
200004d0:	46bd      	mov	sp, r7
200004d2:	bc80      	pop	{r7}
200004d4:	4770      	bx	lr
200004d6:	bf00      	nop

200004d8 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
200004d8:	b480      	push	{r7}
200004da:	b083      	sub	sp, #12
200004dc:	af00      	add	r7, sp, #0
200004de:	4603      	mov	r3, r0
200004e0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200004e2:	f24e 1300 	movw	r3, #57600	; 0xe100
200004e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200004ea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200004ee:	ea4f 1252 	mov.w	r2, r2, lsr #5
200004f2:	88f9      	ldrh	r1, [r7, #6]
200004f4:	f001 011f 	and.w	r1, r1, #31
200004f8:	f04f 0001 	mov.w	r0, #1
200004fc:	fa00 f101 	lsl.w	r1, r0, r1
20000500:	f102 0220 	add.w	r2, r2, #32
20000504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000508:	f107 070c 	add.w	r7, r7, #12
2000050c:	46bd      	mov	sp, r7
2000050e:	bc80      	pop	{r7}
20000510:	4770      	bx	lr
20000512:	bf00      	nop

20000514 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000514:	b480      	push	{r7}
20000516:	b083      	sub	sp, #12
20000518:	af00      	add	r7, sp, #0
2000051a:	4603      	mov	r3, r0
2000051c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000051e:	f24e 1300 	movw	r3, #57600	; 0xe100
20000522:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000526:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000052a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000052e:	88f9      	ldrh	r1, [r7, #6]
20000530:	f001 011f 	and.w	r1, r1, #31
20000534:	f04f 0001 	mov.w	r0, #1
20000538:	fa00 f101 	lsl.w	r1, r0, r1
2000053c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000544:	f107 070c 	add.w	r7, r7, #12
20000548:	46bd      	mov	sp, r7
2000054a:	bc80      	pop	{r7}
2000054c:	4770      	bx	lr
2000054e:	bf00      	nop

20000550 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
20000550:	b580      	push	{r7, lr}
20000552:	b082      	sub	sp, #8
20000554:	af00      	add	r7, sp, #0
20000556:	4603      	mov	r3, r0
20000558:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
2000055a:	f04f 0014 	mov.w	r0, #20
2000055e:	f7ff ffbb 	bl	200004d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
20000562:	f242 0300 	movw	r3, #8192	; 0x2000
20000566:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000056a:	f242 0200 	movw	r2, #8192	; 0x2000
2000056e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000572:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000574:	f022 0240 	bic.w	r2, r2, #64	; 0x40
20000578:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
2000057a:	f245 0300 	movw	r3, #20480	; 0x5000
2000057e:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000582:	f04f 0200 	mov.w	r2, #0
20000586:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
20000588:	f240 0300 	movw	r3, #0
2000058c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000590:	f04f 0200 	mov.w	r2, #0
20000594:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
20000598:	f240 0300 	movw	r3, #0
2000059c:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005a0:	f04f 0200 	mov.w	r2, #0
200005a4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
200005a8:	f240 0300 	movw	r3, #0
200005ac:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005b0:	79fa      	ldrb	r2, [r7, #7]
200005b2:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
200005b6:	f245 0300 	movw	r3, #20480	; 0x5000
200005ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
200005be:	f04f 0201 	mov.w	r2, #1
200005c2:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
200005c4:	f04f 0014 	mov.w	r0, #20
200005c8:	f7ff ffa4 	bl	20000514 <NVIC_ClearPendingIRQ>
}
200005cc:	f107 0708 	add.w	r7, r7, #8
200005d0:	46bd      	mov	sp, r7
200005d2:	bd80      	pop	{r7, pc}

200005d4 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
200005d4:	b480      	push	{r7}
200005d6:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
200005d8:	f240 0300 	movw	r3, #0
200005dc:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005e0:	f04f 0201 	mov.w	r2, #1
200005e4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
200005e8:	46bd      	mov	sp, r7
200005ea:	bc80      	pop	{r7}
200005ec:	4770      	bx	lr
200005ee:	bf00      	nop

200005f0 <MSS_TIM1_stop>:
/*-------------------------------------------------------------------------*//**
  The MSS_TIM1_stop() function disables Timer 1 and stops its down-counter
  decrementing.
 */
static __INLINE void MSS_TIM1_stop( void )
{
200005f0:	b480      	push	{r7}
200005f2:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 0U;    /* disable timer */
200005f4:	f240 0300 	movw	r3, #0
200005f8:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005fc:	f04f 0200 	mov.w	r2, #0
20000600:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
20000604:	46bd      	mov	sp, r7
20000606:	bc80      	pop	{r7}
20000608:	4770      	bx	lr
2000060a:	bf00      	nop

2000060c <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
2000060c:	b480      	push	{r7}
2000060e:	b083      	sub	sp, #12
20000610:	af00      	add	r7, sp, #0
20000612:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
20000614:	f245 0300 	movw	r3, #20480	; 0x5000
20000618:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000061c:	687a      	ldr	r2, [r7, #4]
2000061e:	605a      	str	r2, [r3, #4]
}
20000620:	f107 070c 	add.w	r7, r7, #12
20000624:	46bd      	mov	sp, r7
20000626:	bc80      	pop	{r7}
20000628:	4770      	bx	lr
2000062a:	bf00      	nop

2000062c <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
2000062c:	b580      	push	{r7, lr}
2000062e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
20000630:	f240 0300 	movw	r3, #0
20000634:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000638:	f04f 0201 	mov.w	r2, #1
2000063c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
20000640:	f04f 0014 	mov.w	r0, #20
20000644:	f7ff ff2c 	bl	200004a0 <NVIC_EnableIRQ>
}
20000648:	bd80      	pop	{r7, pc}
2000064a:	bf00      	nop

2000064c <MSS_TIM1_disable_irq>:
  The MSS_TIM1_disable_irq() function is used to disable interrupt generation
  for Timer 1. This function also disables the interrupt in the Cortex-M3
  interrupt controller.
 */
static __INLINE void MSS_TIM1_disable_irq( void )
{
2000064c:	b580      	push	{r7, lr}
2000064e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 0U;
20000650:	f240 0300 	movw	r3, #0
20000654:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000658:	f04f 0200 	mov.w	r2, #0
2000065c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_DisableIRQ( Timer1_IRQn );
20000660:	f04f 0014 	mov.w	r0, #20
20000664:	f7ff ff38 	bl	200004d8 <NVIC_DisableIRQ>
}
20000668:	bd80      	pop	{r7, pc}
2000066a:	bf00      	nop

2000066c <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
2000066c:	b480      	push	{r7}
2000066e:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
20000670:	f245 0300 	movw	r3, #20480	; 0x5000
20000674:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000678:	f04f 0201 	mov.w	r2, #1
2000067c:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The “dsb” data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
2000067e:	f3bf 8f4f 	dsb	sy
}
20000682:	46bd      	mov	sp, r7
20000684:	bc80      	pop	{r7}
20000686:	4770      	bx	lr

20000688 <Timer1_IRQHandler>:
    	can_hit = 1;
    }
    NVIC_ClearPendingIRQ( Fabric_IRQn );
} */

void Timer1_IRQHandler( void ){
20000688:	b580      	push	{r7, lr}
2000068a:	af00      	add	r7, sp, #0

	can_hit = 1;
2000068c:	f641 7320 	movw	r3, #7968	; 0x1f20
20000690:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000694:	f04f 0201 	mov.w	r2, #1
20000698:	601a      	str	r2, [r3, #0]
	MSS_TIM1_clear_irq();
2000069a:	f7ff ffe7 	bl	2000066c <MSS_TIM1_clear_irq>
	MSS_TIM1_stop();
2000069e:	f7ff ffa7 	bl	200005f0 <MSS_TIM1_stop>
	MSS_TIM1_disable_irq();
200006a2:	f7ff ffd3 	bl	2000064c <MSS_TIM1_disable_irq>
	//MSS_TIM1_load_immediate(root->time);
	//MSS_TIM1_start();
}
200006a6:	bd80      	pop	{r7, pc}

200006a8 <GPIO0_IRQHandler>:


__attribute__ ((interrupt)) void GPIO0_IRQHandler( void )
{
200006a8:	4668      	mov	r0, sp
200006aa:	f020 0107 	bic.w	r1, r0, #7
200006ae:	468d      	mov	sp, r1
200006b0:	b581      	push	{r0, r7, lr}
200006b2:	b083      	sub	sp, #12
200006b4:	af00      	add	r7, sp, #0
	if (can_hit){
200006b6:	f641 7320 	movw	r3, #7968	; 0x1f20
200006ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006be:	681b      	ldr	r3, [r3, #0]
200006c0:	2b00      	cmp	r3, #0
200006c2:	d027      	beq.n	20000714 <GPIO0_IRQHandler+0x6c>
		volatile uint32_t * hitsAddr = (volatile uint32_t *)(HITS_ADDR);
200006c4:	f240 0324 	movw	r3, #36	; 0x24
200006c8:	f2c4 0305 	movt	r3, #16389	; 0x4005
200006cc:	603b      	str	r3, [r7, #0]
		uint32_t hits = *hitsAddr;
200006ce:	683b      	ldr	r3, [r7, #0]
200006d0:	681b      	ldr	r3, [r3, #0]
200006d2:	607b      	str	r3, [r7, #4]
		hits++;
200006d4:	687b      	ldr	r3, [r7, #4]
200006d6:	f103 0301 	add.w	r3, r3, #1
200006da:	607b      	str	r3, [r7, #4]
		*hitsAddr++ = hits;
200006dc:	683b      	ldr	r3, [r7, #0]
200006de:	687a      	ldr	r2, [r7, #4]
200006e0:	601a      	str	r2, [r3, #0]
200006e2:	683b      	ldr	r3, [r7, #0]
200006e4:	f103 0304 	add.w	r3, r3, #4
200006e8:	603b      	str	r3, [r7, #0]

		// MSS timer start
		MSS_TIM1_init(1); // one shot
200006ea:	f04f 0001 	mov.w	r0, #1
200006ee:	f7ff ff2f 	bl	20000550 <MSS_TIM1_init>
		MSS_TIM1_load_immediate(500000000); // 5 seconds
200006f2:	f246 5000 	movw	r0, #25856	; 0x6500
200006f6:	f6c1 50cd 	movt	r0, #7629	; 0x1dcd
200006fa:	f7ff ff87 	bl	2000060c <MSS_TIM1_load_immediate>
		MSS_TIM1_start();
200006fe:	f7ff ff69 	bl	200005d4 <MSS_TIM1_start>
		MSS_TIM1_enable_irq();
20000702:	f7ff ff93 	bl	2000062c <MSS_TIM1_enable_irq>
		can_hit = 0; // Prevent from going in additional times
20000706:	f641 7320 	movw	r3, #7968	; 0x1f20
2000070a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000070e:	f04f 0200 	mov.w	r2, #0
20000712:	601a      	str	r2, [r3, #0]
		//NVIC_DisableIRQ(Fabric_IRQn); // Add interrupts to disable timer for certain period of time later
	}
	MSS_GPIO_clear_irq(MSS_GPIO_0);
20000714:	f04f 0000 	mov.w	r0, #0
20000718:	f001 fad0 	bl	20001cbc <MSS_GPIO_clear_irq>
	MSS_GPIO_set_output(MSS_GPIO_0, 0);
2000071c:	f04f 0000 	mov.w	r0, #0
20000720:	f04f 0100 	mov.w	r1, #0
20000724:	f001 fa78 	bl	20001c18 <MSS_GPIO_set_output>
}
20000728:	f107 070c 	add.w	r7, r7, #12
2000072c:	46bd      	mov	sp, r7
2000072e:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
20000732:	4685      	mov	sp, r0
20000734:	4770      	bx	lr
20000736:	bf00      	nop

20000738 <main>:

int main()
{
20000738:	b580      	push	{r7, lr}
2000073a:	b094      	sub	sp, #80	; 0x50
2000073c:	af02      	add	r7, sp, #8
	volatile uint32_t * rlAddr = (volatile uint32_t *)(0x40050010); // Right/Left Servo
2000073e:	f240 0310 	movw	r3, #16
20000742:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000746:	60bb      	str	r3, [r7, #8]
	volatile uint32_t * udAddr = (volatile uint32_t *)(0x40050014); // Up/Down Servo
20000748:	f240 0314 	movw	r3, #20
2000074c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000750:	60fb      	str	r3, [r7, #12]
	volatile uint32_t * freqAddr = (volatile uint32_t *)(0x40050020); // Frequency of IR
20000752:	f240 0320 	movw	r3, #32
20000756:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000075a:	613b      	str	r3, [r7, #16]
	volatile uint32_t * hitsAddr = (volatile uint32_t *)(0x40050024); // hits IR
2000075c:	f240 0324 	movw	r3, #36	; 0x24
20000760:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000764:	617b      	str	r3, [r7, #20]
	volatile uint32_t * motorAddr = (volatile uint32_t *) 0x40050034; // motor
20000766:	f240 0334 	movw	r3, #52	; 0x34
2000076a:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000076e:	61bb      	str	r3, [r7, #24]
	volatile uint32_t * pulsewidthAddr = (volatile uint32_t *) 0x40050038; // pulse width motor
20000770:	f240 0338 	movw	r3, #56	; 0x38
20000774:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000778:	61fb      	str	r3, [r7, #28]
	uint32_t joyVals = 0; // values from joysticks
2000077a:	f04f 0300 	mov.w	r3, #0
2000077e:	623b      	str	r3, [r7, #32]
	*hitsAddr = 0;
20000780:	697b      	ldr	r3, [r7, #20]
20000782:	f04f 0200 	mov.w	r2, #0
20000786:	601a      	str	r2, [r3, #0]


	NVIC_EnableIRQ(Fabric_IRQn);
20000788:	f04f 001f 	mov.w	r0, #31
2000078c:	f7ff fe88 	bl	200004a0 <NVIC_EnableIRQ>
	MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_IRQ_EDGE_POSITIVE);
20000790:	f04f 0000 	mov.w	r0, #0
20000794:	f04f 0140 	mov.w	r1, #64	; 0x40
20000798:	f001 fa20 	bl	20001bdc <MSS_GPIO_config>
	MSS_GPIO_enable_irq(MSS_GPIO_0);
2000079c:	f04f 0000 	mov.w	r0, #0
200007a0:	f001 fa5a 	bl	20001c58 <MSS_GPIO_enable_irq>

	//NVIC_EnableIRQ(GPIO0_IRQn);

	uint32_t udPos = 900000; // Start at 90 deg. (middle position)
200007a4:	f64b 33a0 	movw	r3, #48032	; 0xbba0
200007a8:	f2c0 030d 	movt	r3, #13
200007ac:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t rlPos = 0;
200007ae:	f04f 0300 	mov.w	r3, #0
200007b2:	62bb      	str	r3, [r7, #40]	; 0x28

	// Initialize servo positions
	*udAddr = udPos;
200007b4:	68fb      	ldr	r3, [r7, #12]
200007b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
200007b8:	601a      	str	r2, [r3, #0]
	*rlAddr = rlPos;
200007ba:	68bb      	ldr	r3, [r7, #8]
200007bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
200007be:	601a      	str	r2, [r3, #0]

	//Setup SPI stuff
	setupSPI();
200007c0:	f000 f9f0 	bl	20000ba4 <setupSPI>

	//Full Polling: put in while 1 loop
	while(1) {
		
		master_tx_buffer[0] = 0x80;
200007c4:	f641 7334 	movw	r3, #7988	; 0x1f34
200007c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007cc:	f06f 027f 	mvn.w	r2, #127	; 0x7f
200007d0:	701a      	strb	r2, [r3, #0]
		master_tx_buffer[1] = 0x42;
200007d2:	f641 7334 	movw	r3, #7988	; 0x1f34
200007d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007da:	f04f 0242 	mov.w	r2, #66	; 0x42
200007de:	705a      	strb	r2, [r3, #1]
		master_tx_buffer[2] = 0x00;
200007e0:	f641 7334 	movw	r3, #7988	; 0x1f34
200007e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007e8:	f04f 0200 	mov.w	r2, #0
200007ec:	709a      	strb	r2, [r3, #2]
		master_tx_buffer[3] = 0x00;
200007ee:	f641 7334 	movw	r3, #7988	; 0x1f34
200007f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007f6:	f04f 0200 	mov.w	r2, #0
200007fa:	70da      	strb	r2, [r3, #3]
		master_tx_buffer[4] = 0x00;
200007fc:	f641 7334 	movw	r3, #7988	; 0x1f34
20000800:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000804:	f04f 0200 	mov.w	r2, #0
20000808:	711a      	strb	r2, [r3, #4]
		master_tx_buffer[5] = 0x00;
2000080a:	f641 7334 	movw	r3, #7988	; 0x1f34
2000080e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000812:	f04f 0200 	mov.w	r2, #0
20000816:	715a      	strb	r2, [r3, #5]
		master_tx_buffer[6] = 0x00;
20000818:	f641 7334 	movw	r3, #7988	; 0x1f34
2000081c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000820:	f04f 0200 	mov.w	r2, #0
20000824:	719a      	strb	r2, [r3, #6]
		master_tx_buffer[7] = 0x00;
20000826:	f641 7334 	movw	r3, #7988	; 0x1f34
2000082a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000082e:	f04f 0200 	mov.w	r2, #0
20000832:	71da      	strb	r2, [r3, #7]
		master_tx_buffer[8] = 0x00;
20000834:	f641 7334 	movw	r3, #7988	; 0x1f34
20000838:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000083c:	f04f 0200 	mov.w	r2, #0
20000840:	721a      	strb	r2, [r3, #8]

		MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000842:	f641 7040 	movw	r0, #8000	; 0x1f40
20000846:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000084a:	f04f 0100 	mov.w	r1, #0
2000084e:	f000 fd61 	bl	20001314 <MSS_SPI_set_slave_select>
		MSS_SPI_transfer_block
20000852:	f04f 0306 	mov.w	r3, #6
20000856:	9300      	str	r3, [sp, #0]
20000858:	f641 7040 	movw	r0, #8000	; 0x1f40
2000085c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000860:	f641 7134 	movw	r1, #7988	; 0x1f34
20000864:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000868:	f04f 0203 	mov.w	r2, #3
2000086c:	f641 7328 	movw	r3, #7976	; 0x1f28
20000870:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000874:	f000 fe1a 	bl	200014ac <MSS_SPI_transfer_block>
			3, 	//3 bytes of command
			&master_rx_buffer,
			6 	//6 bytes of command
		);

		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000878:	f641 7040 	movw	r0, #8000	; 0x1f40
2000087c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000880:	f04f 0100 	mov.w	r1, #0
20000884:	f000 fdca 	bl	2000141c <MSS_SPI_clear_slave_select>

		int up = (master_rx_buffer[1] & (1 << 4)) != 0;
20000888:	f641 7328 	movw	r3, #7976	; 0x1f28
2000088c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000890:	785b      	ldrb	r3, [r3, #1]
20000892:	f003 0310 	and.w	r3, r3, #16
20000896:	2b00      	cmp	r3, #0
20000898:	bf0c      	ite	eq
2000089a:	2300      	moveq	r3, #0
2000089c:	2301      	movne	r3, #1
2000089e:	62fb      	str	r3, [r7, #44]	; 0x2c
		int down = (master_rx_buffer[1] & (1 << 6)) != 0;
200008a0:	f641 7328 	movw	r3, #7976	; 0x1f28
200008a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008a8:	785b      	ldrb	r3, [r3, #1]
200008aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
200008ae:	2b00      	cmp	r3, #0
200008b0:	bf0c      	ite	eq
200008b2:	2300      	moveq	r3, #0
200008b4:	2301      	movne	r3, #1
200008b6:	633b      	str	r3, [r7, #48]	; 0x30
		int left = (master_rx_buffer[1] & (1 << 5)) != 0;
200008b8:	f641 7328 	movw	r3, #7976	; 0x1f28
200008bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008c0:	785b      	ldrb	r3, [r3, #1]
200008c2:	f003 0320 	and.w	r3, r3, #32
200008c6:	2b00      	cmp	r3, #0
200008c8:	bf0c      	ite	eq
200008ca:	2300      	moveq	r3, #0
200008cc:	2301      	movne	r3, #1
200008ce:	637b      	str	r3, [r7, #52]	; 0x34
		int right = (master_rx_buffer[1] & (1 << 7)) != 0;
200008d0:	f641 7328 	movw	r3, #7976	; 0x1f28
200008d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008d8:	785b      	ldrb	r3, [r3, #1]
200008da:	b25b      	sxtb	r3, r3
200008dc:	ea4f 73d3 	mov.w	r3, r3, lsr #31
200008e0:	63bb      	str	r3, [r7, #56]	; 0x38
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;
200008e2:	f641 7328 	movw	r3, #7976	; 0x1f28
200008e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008ea:	785b      	ldrb	r3, [r3, #1]
200008ec:	f003 0302 	and.w	r3, r3, #2
200008f0:	2b00      	cmp	r3, #0
200008f2:	bf0c      	ite	eq
200008f4:	2300      	moveq	r3, #0
200008f6:	2301      	movne	r3, #1
200008f8:	63fb      	str	r3, [r7, #60]	; 0x3c

		uint32_t LED = 0;
200008fa:	f04f 0300 	mov.w	r3, #0
200008fe:	643b      	str	r3, [r7, #64]	; 0x40

		//UP/DOWN LOGIC
		if (up == 0 && down) { //UP
20000900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
20000902:	2b00      	cmp	r3, #0
20000904:	d124      	bne.n	20000950 <main+0x218>
20000906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20000908:	2b00      	cmp	r3, #0
2000090a:	d021      	beq.n	20000950 <main+0x218>
			if (udPos == 1200000){ // At max, stay
2000090c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
2000090e:	f644 7380 	movw	r3, #20352	; 0x4f80
20000912:	f2c0 0312 	movt	r3, #18
20000916:	429a      	cmp	r2, r3
20000918:	d104      	bne.n	20000924 <main+0x1ec>
				*udAddr = 1200000 / 1000;
2000091a:	68fb      	ldr	r3, [r7, #12]
2000091c:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
20000920:	601a      	str	r2, [r3, #0]
20000922:	e010      	b.n	20000946 <main+0x20e>
			} 
			else {
				udPos += 10000;
20000924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20000926:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
2000092a:	f103 0310 	add.w	r3, r3, #16
2000092e:	627b      	str	r3, [r7, #36]	; 0x24
				*udAddr = udPos / 1000; // Divide by 1000 for smoother turning
20000930:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20000932:	f644 53d3 	movw	r3, #19923	; 0x4dd3
20000936:	f2c1 0362 	movt	r3, #4194	; 0x1062
2000093a:	fba3 1302 	umull	r1, r3, r3, r2
2000093e:	ea4f 1293 	mov.w	r2, r3, lsr #6
20000942:	68fb      	ldr	r3, [r7, #12]
20000944:	601a      	str	r2, [r3, #0]
			}
			LED += 1;
20000946:	6c3b      	ldr	r3, [r7, #64]	; 0x40
20000948:	f103 0301 	add.w	r3, r3, #1
2000094c:	643b      	str	r3, [r7, #64]	; 0x40
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;

		uint32_t LED = 0;

		//UP/DOWN LOGIC
		if (up == 0 && down) { //UP
2000094e:	e026      	b.n	2000099e <main+0x266>
				udPos += 10000;
				*udAddr = udPos / 1000; // Divide by 1000 for smoother turning
			}
			LED += 1;
		} 
		else if (down == 0 && up) { // down
20000950:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20000952:	2b00      	cmp	r3, #0
20000954:	d123      	bne.n	2000099e <main+0x266>
20000956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
20000958:	2b00      	cmp	r3, #0
2000095a:	d020      	beq.n	2000099e <main+0x266>
			if (udPos == 600000){ // At min, stay
2000095c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
2000095e:	f242 73c0 	movw	r3, #10176	; 0x27c0
20000962:	f2c0 0309 	movt	r3, #9
20000966:	429a      	cmp	r2, r3
20000968:	d104      	bne.n	20000974 <main+0x23c>
				*udAddr = 600000 / 1000;
2000096a:	68fb      	ldr	r3, [r7, #12]
2000096c:	f44f 7216 	mov.w	r2, #600	; 0x258
20000970:	601a      	str	r2, [r3, #0]
20000972:	e010      	b.n	20000996 <main+0x25e>
			} 
			else {
				udPos -= 10000;
20000974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20000976:	f5a3 531c 	sub.w	r3, r3, #9984	; 0x2700
2000097a:	f1a3 0310 	sub.w	r3, r3, #16
2000097e:	627b      	str	r3, [r7, #36]	; 0x24
				*udAddr = udPos / 1000;
20000980:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20000982:	f644 53d3 	movw	r3, #19923	; 0x4dd3
20000986:	f2c1 0362 	movt	r3, #4194	; 0x1062
2000098a:	fba3 1302 	umull	r1, r3, r3, r2
2000098e:	ea4f 1293 	mov.w	r2, r3, lsr #6
20000992:	68fb      	ldr	r3, [r7, #12]
20000994:	601a      	str	r2, [r3, #0]
			}
			LED += 2;
20000996:	6c3b      	ldr	r3, [r7, #64]	; 0x40
20000998:	f103 0302 	add.w	r3, r3, #2
2000099c:	643b      	str	r3, [r7, #64]	; 0x40
		}
		// LEFT/RIGHT
		if (left == 0 && right) { //LEFT
2000099e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
200009a0:	2b00      	cmp	r3, #0
200009a2:	d120      	bne.n	200009e6 <main+0x2ae>
200009a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
200009a6:	2b00      	cmp	r3, #0
200009a8:	d01d      	beq.n	200009e6 <main+0x2ae>
			if (rlPos == 0){ // At min, stay
200009aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
200009ac:	2b00      	cmp	r3, #0
200009ae:	d104      	bne.n	200009ba <main+0x282>
				*rlAddr = 0;
200009b0:	68bb      	ldr	r3, [r7, #8]
200009b2:	f04f 0200 	mov.w	r2, #0
200009b6:	601a      	str	r2, [r3, #0]
200009b8:	e010      	b.n	200009dc <main+0x2a4>
			} 
			else {
				rlPos -= 10000;
200009ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
200009bc:	f5a3 531c 	sub.w	r3, r3, #9984	; 0x2700
200009c0:	f1a3 0310 	sub.w	r3, r3, #16
200009c4:	62bb      	str	r3, [r7, #40]	; 0x28
				*rlAddr = rlPos / 1000;
200009c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
200009c8:	f644 53d3 	movw	r3, #19923	; 0x4dd3
200009cc:	f2c1 0362 	movt	r3, #4194	; 0x1062
200009d0:	fba3 1302 	umull	r1, r3, r3, r2
200009d4:	ea4f 1293 	mov.w	r2, r3, lsr #6
200009d8:	68bb      	ldr	r3, [r7, #8]
200009da:	601a      	str	r2, [r3, #0]
			}
			LED += 4;
200009dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
200009de:	f103 0304 	add.w	r3, r3, #4
200009e2:	643b      	str	r3, [r7, #64]	; 0x40
				*udAddr = udPos / 1000;
			}
			LED += 2;
		}
		// LEFT/RIGHT
		if (left == 0 && right) { //LEFT
200009e4:	e026      	b.n	20000a34 <main+0x2fc>
				rlPos -= 10000;
				*rlAddr = rlPos / 1000;
			}
			LED += 4;
		} 
		else if (right == 0 && left) { //RIGHT
200009e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
200009e8:	2b00      	cmp	r3, #0
200009ea:	d123      	bne.n	20000a34 <main+0x2fc>
200009ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
200009ee:	2b00      	cmp	r3, #0
200009f0:	d020      	beq.n	20000a34 <main+0x2fc>
			if (rlPos == 1800000){ // At max, stay
200009f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
200009f4:	f247 7340 	movw	r3, #30528	; 0x7740
200009f8:	f2c0 031b 	movt	r3, #27
200009fc:	429a      	cmp	r2, r3
200009fe:	d104      	bne.n	20000a0a <main+0x2d2>
				*rlAddr = 1800000 / 1000;
20000a00:	68bb      	ldr	r3, [r7, #8]
20000a02:	f44f 62e1 	mov.w	r2, #1800	; 0x708
20000a06:	601a      	str	r2, [r3, #0]
20000a08:	e010      	b.n	20000a2c <main+0x2f4>
			} 
			else {
				rlPos += 10000;
20000a0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
20000a0c:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
20000a10:	f103 0310 	add.w	r3, r3, #16
20000a14:	62bb      	str	r3, [r7, #40]	; 0x28
				*rlAddr = rlPos / 1000; // Divide by 1000 for smoother turning
20000a16:	6aba      	ldr	r2, [r7, #40]	; 0x28
20000a18:	f644 53d3 	movw	r3, #19923	; 0x4dd3
20000a1c:	f2c1 0362 	movt	r3, #4194	; 0x1062
20000a20:	fba3 1302 	umull	r1, r3, r3, r2
20000a24:	ea4f 1293 	mov.w	r2, r3, lsr #6
20000a28:	68bb      	ldr	r3, [r7, #8]
20000a2a:	601a      	str	r2, [r3, #0]
			}
			LED += 8;
20000a2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
20000a2e:	f103 0308 	add.w	r3, r3, #8
20000a32:	643b      	str	r3, [r7, #64]	; 0x40
		}

		// Shoot
		if (fire == 0 && can_hit){
20000a34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
20000a36:	2b00      	cmp	r3, #0
20000a38:	d10f      	bne.n	20000a5a <main+0x322>
20000a3a:	f641 7320 	movw	r3, #7968	; 0x1f20
20000a3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a42:	681b      	ldr	r3, [r3, #0]
20000a44:	2b00      	cmp	r3, #0
20000a46:	d008      	beq.n	20000a5a <main+0x322>
			*freqAddr = 56;
20000a48:	693b      	ldr	r3, [r7, #16]
20000a4a:	f04f 0238 	mov.w	r2, #56	; 0x38
20000a4e:	601a      	str	r2, [r3, #0]
			LED += 16;
20000a50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
20000a52:	f103 0310 	add.w	r3, r3, #16
20000a56:	643b      	str	r3, [r7, #64]	; 0x40
			}
			LED += 8;
		}

		// Shoot
		if (fire == 0 && can_hit){
20000a58:	e003      	b.n	20000a62 <main+0x32a>
			*freqAddr = 56;
			LED += 16;
		} else {
			*freqAddr = 0; // Set back to 0 when done or not shooting
20000a5a:	693b      	ldr	r3, [r7, #16]
20000a5c:	f04f 0200 	mov.w	r2, #0
20000a60:	601a      	str	r2, [r3, #0]
		}

		int8_t right_y = master_rx_buffer[3];	// down = -1, center = -2, up = 0
20000a62:	f641 7328 	movw	r3, #7976	; 0x1f28
20000a66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a6a:	78db      	ldrb	r3, [r3, #3]
20000a6c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
		int8_t left_y = master_rx_buffer[5];
20000a70:	f641 7328 	movw	r3, #7976	; 0x1f28
20000a74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a78:	795b      	ldrb	r3, [r3, #5]
20000a7a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
20000a7e:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000a82:	2b00      	cmp	r3, #0
20000a84:	d107      	bne.n	20000a96 <main+0x35e>
20000a86:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000a8a:	2b00      	cmp	r3, #0
20000a8c:	d103      	bne.n	20000a96 <main+0x35e>
			joyVals = 0b1010;
20000a8e:	f04f 030a 	mov.w	r3, #10
20000a92:	623b      	str	r3, [r7, #32]

		int8_t right_y = master_rx_buffer[3];	// down = -1, center = -2, up = 0
		int8_t left_y = master_rx_buffer[5];


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
20000a94:	e06a      	b.n	20000b6c <main+0x434>
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
20000a96:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000a9a:	2b00      	cmp	r3, #0
20000a9c:	d108      	bne.n	20000ab0 <main+0x378>
20000a9e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000aa2:	f113 0f02 	cmn.w	r3, #2
20000aa6:	d103      	bne.n	20000ab0 <main+0x378>
			joyVals = 0b1011;
20000aa8:	f04f 030b 	mov.w	r3, #11
20000aac:	623b      	str	r3, [r7, #32]


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
20000aae:	e05d      	b.n	20000b6c <main+0x434>
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
20000ab0:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000ab4:	2b00      	cmp	r3, #0
20000ab6:	d108      	bne.n	20000aca <main+0x392>
20000ab8:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000abc:	f1b3 3fff 	cmp.w	r3, #4294967295
20000ac0:	d103      	bne.n	20000aca <main+0x392>
			joyVals = 0b1001;
20000ac2:	f04f 0309 	mov.w	r3, #9
20000ac6:	623b      	str	r3, [r7, #32]
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
20000ac8:	e050      	b.n	20000b6c <main+0x434>
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
20000aca:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000ace:	f1b3 3fff 	cmp.w	r3, #4294967295
20000ad2:	d107      	bne.n	20000ae4 <main+0x3ac>
20000ad4:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000ad8:	2b00      	cmp	r3, #0
20000ada:	d103      	bne.n	20000ae4 <main+0x3ac>
			joyVals = 0b0110;
20000adc:	f04f 0306 	mov.w	r3, #6
20000ae0:	623b      	str	r3, [r7, #32]
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
20000ae2:	e043      	b.n	20000b6c <main+0x434>
			joyVals = 0b0110;
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
20000ae4:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000ae8:	f1b3 3fff 	cmp.w	r3, #4294967295
20000aec:	d108      	bne.n	20000b00 <main+0x3c8>
20000aee:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000af2:	f1b3 3fff 	cmp.w	r3, #4294967295
20000af6:	d103      	bne.n	20000b00 <main+0x3c8>
			joyVals = 0b0101;
20000af8:	f04f 0305 	mov.w	r3, #5
20000afc:	623b      	str	r3, [r7, #32]
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
			joyVals = 0b0110;
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
20000afe:	e035      	b.n	20000b6c <main+0x434>
			joyVals = 0b0101;

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
20000b00:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000b04:	f1b3 3fff 	cmp.w	r3, #4294967295
20000b08:	d108      	bne.n	20000b1c <main+0x3e4>
20000b0a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000b0e:	f113 0f02 	cmn.w	r3, #2
20000b12:	d103      	bne.n	20000b1c <main+0x3e4>
			joyVals = 0b0111;
20000b14:	f04f 0307 	mov.w	r3, #7
20000b18:	623b      	str	r3, [r7, #32]
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
			joyVals = 0b0101;

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
20000b1a:	e027      	b.n	20000b6c <main+0x434>
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
20000b1c:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000b20:	f113 0f02 	cmn.w	r3, #2
20000b24:	d107      	bne.n	20000b36 <main+0x3fe>
20000b26:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000b2a:	2b00      	cmp	r3, #0
20000b2c:	d103      	bne.n	20000b36 <main+0x3fe>
			joyVals = 0b1110;
20000b2e:	f04f 030e 	mov.w	r3, #14
20000b32:	623b      	str	r3, [r7, #32]

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
20000b34:	e01a      	b.n	20000b6c <main+0x434>
			joyVals = 0b1110;
		}
		else if((right_y == -2) && (left_y == -1)){ // robot go stopped right, backward left
20000b36:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000b3a:	f113 0f02 	cmn.w	r3, #2
20000b3e:	d108      	bne.n	20000b52 <main+0x41a>
20000b40:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000b44:	f1b3 3fff 	cmp.w	r3, #4294967295
20000b48:	d103      	bne.n	20000b52 <main+0x41a>
			joyVals = 0b1101;
20000b4a:	f04f 030d 	mov.w	r3, #13
20000b4e:	623b      	str	r3, [r7, #32]
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
			joyVals = 0b1110;
		}
		else if((right_y == -2) && (left_y == -1)){ // robot go stopped right, backward left
20000b50:	e00c      	b.n	20000b6c <main+0x434>
			joyVals = 0b1101;
		}
		else if((right_y == -2) && (left_y == -2)){ //robot fullstop
20000b52:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000b56:	f113 0f02 	cmn.w	r3, #2
20000b5a:	d107      	bne.n	20000b6c <main+0x434>
20000b5c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000b60:	f113 0f02 	cmn.w	r3, #2
20000b64:	d102      	bne.n	20000b6c <main+0x434>
			joyVals = 0b1111;
20000b66:	f04f 030f 	mov.w	r3, #15
20000b6a:	623b      	str	r3, [r7, #32]
		}
		*motorAddr = joyVals;
20000b6c:	69bb      	ldr	r3, [r7, #24]
20000b6e:	6a3a      	ldr	r2, [r7, #32]
20000b70:	601a      	str	r2, [r3, #0]

		changeSpeed(pulsewidthAddr, 45000); //change this number to fix pwm
20000b72:	69f8      	ldr	r0, [r7, #28]
20000b74:	f64a 71c8 	movw	r1, #45000	; 0xafc8
20000b78:	f000 f98c 	bl	20000e94 <changeSpeed>
		if(right_y || left_y) {}
20000b7c:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000b80:	2b00      	cmp	r3, #0
		volatile int i = 0;
20000b82:	f04f 0300 	mov.w	r3, #0
20000b86:	607b      	str	r3, [r7, #4]
		while (i < 100000)
20000b88:	e003      	b.n	20000b92 <main+0x45a>
		{
			++i;
20000b8a:	687b      	ldr	r3, [r7, #4]
20000b8c:	f103 0301 	add.w	r3, r3, #1
20000b90:	607b      	str	r3, [r7, #4]
		*motorAddr = joyVals;

		changeSpeed(pulsewidthAddr, 45000); //change this number to fix pwm
		if(right_y || left_y) {}
		volatile int i = 0;
		while (i < 100000)
20000b92:	687a      	ldr	r2, [r7, #4]
20000b94:	f248 639f 	movw	r3, #34463	; 0x869f
20000b98:	f2c0 0301 	movt	r3, #1
20000b9c:	429a      	cmp	r2, r3
20000b9e:	ddf4      	ble.n	20000b8a <main+0x452>
		{
			++i;
		}
	}
20000ba0:	e610      	b.n	200007c4 <main+0x8c>
20000ba2:	bf00      	nop

20000ba4 <setupSPI>:

	return 0;
}

void setupSPI(void) {
20000ba4:	b580      	push	{r7, lr}
20000ba6:	b084      	sub	sp, #16
20000ba8:	af02      	add	r7, sp, #8
	//Initial short polling for refresh and initiation
	master_tx_buffer[0] = 0x80;
20000baa:	f641 7334 	movw	r3, #7988	; 0x1f34
20000bae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bb2:	f06f 027f 	mvn.w	r2, #127	; 0x7f
20000bb6:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0x42;
20000bb8:	f641 7334 	movw	r3, #7988	; 0x1f34
20000bbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bc0:	f04f 0242 	mov.w	r2, #66	; 0x42
20000bc4:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
20000bc6:	f641 7334 	movw	r3, #7988	; 0x1f34
20000bca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bce:	f04f 0200 	mov.w	r2, #0
20000bd2:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0xFF;
20000bd4:	f641 7334 	movw	r3, #7988	; 0x1f34
20000bd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bdc:	f04f 32ff 	mov.w	r2, #4294967295
20000be0:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0xFF;
20000be2:	f641 7334 	movw	r3, #7988	; 0x1f34
20000be6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bea:	f04f 32ff 	mov.w	r2, #4294967295
20000bee:	711a      	strb	r2, [r3, #4]

	MSS_SPI_init(&g_mss_spi1);
20000bf0:	f641 7040 	movw	r0, #8000	; 0x1f40
20000bf4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000bf8:	f000 f9b2 	bl	20000f60 <MSS_SPI_init>
	MSS_SPI_configure_master_mode
20000bfc:	f04f 0308 	mov.w	r3, #8
20000c00:	9300      	str	r3, [sp, #0]
20000c02:	f641 7040 	movw	r0, #8000	; 0x1f40
20000c06:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c0a:	f04f 0100 	mov.w	r1, #0
20000c0e:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
20000c12:	f04f 0307 	mov.w	r3, #7
20000c16:	f000 faed 	bl	200011f4 <MSS_SPI_configure_master_mode>
		MSS_SPI_MODE3,
		MSS_SPI_PCLK_DIV_256,
		MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
	);

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000c1a:	f641 7040 	movw	r0, #8000	; 0x1f40
20000c1e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c22:	f04f 0100 	mov.w	r1, #0
20000c26:	f000 fb75 	bl	20001314 <MSS_SPI_set_slave_select>
	int i = 3;
20000c2a:	f04f 0303 	mov.w	r3, #3
20000c2e:	607b      	str	r3, [r7, #4]
	while(i) {
20000c30:	e016      	b.n	20000c60 <setupSPI+0xbc>
		MSS_SPI_transfer_block
20000c32:	f04f 0305 	mov.w	r3, #5
20000c36:	9300      	str	r3, [sp, #0]
20000c38:	f641 7040 	movw	r0, #8000	; 0x1f40
20000c3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c40:	f641 7134 	movw	r1, #7988	; 0x1f34
20000c44:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000c48:	f04f 0205 	mov.w	r2, #5
20000c4c:	f641 7328 	movw	r3, #7976	; 0x1f28
20000c50:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c54:	f000 fc2a 	bl	200014ac <MSS_SPI_transfer_block>
			&master_tx_buffer,
			5, 	//5 bytes of command
			&master_rx_buffer,
			5	//5 bytes of data
		);
		--i;
20000c58:	687b      	ldr	r3, [r7, #4]
20000c5a:	f103 33ff 	add.w	r3, r3, #4294967295
20000c5e:	607b      	str	r3, [r7, #4]
		MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
	);

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
	int i = 3;
	while(i) {
20000c60:	687b      	ldr	r3, [r7, #4]
20000c62:	2b00      	cmp	r3, #0
20000c64:	d1e5      	bne.n	20000c32 <setupSPI+0x8e>
			&master_rx_buffer,
			5	//5 bytes of data
		);
		--i;
	}
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000c66:	f641 7040 	movw	r0, #8000	; 0x1f40
20000c6a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c6e:	f04f 0100 	mov.w	r1, #0
20000c72:	f000 fbd3 	bl	2000141c <MSS_SPI_clear_slave_select>


	//Enter Config Mode
	master_tx_buffer[0] = 0x80;
20000c76:	f641 7334 	movw	r3, #7988	; 0x1f34
20000c7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c7e:	f06f 027f 	mvn.w	r2, #127	; 0x7f
20000c82:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0xc2;
20000c84:	f641 7334 	movw	r3, #7988	; 0x1f34
20000c88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c8c:	f06f 023d 	mvn.w	r2, #61	; 0x3d
20000c90:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
20000c92:	f641 7334 	movw	r3, #7988	; 0x1f34
20000c96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c9a:	f04f 0200 	mov.w	r2, #0
20000c9e:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x80;
20000ca0:	f641 7334 	movw	r3, #7988	; 0x1f34
20000ca4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ca8:	f06f 027f 	mvn.w	r2, #127	; 0x7f
20000cac:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0x00;
20000cae:	f641 7334 	movw	r3, #7988	; 0x1f34
20000cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cb6:	f04f 0200 	mov.w	r2, #0
20000cba:	711a      	strb	r2, [r3, #4]
	
	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000cbc:	f641 7040 	movw	r0, #8000	; 0x1f40
20000cc0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000cc4:	f04f 0100 	mov.w	r1, #0
20000cc8:	f000 fb24 	bl	20001314 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
20000ccc:	f04f 0305 	mov.w	r3, #5
20000cd0:	9300      	str	r3, [sp, #0]
20000cd2:	f641 7040 	movw	r0, #8000	; 0x1f40
20000cd6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000cda:	f641 7134 	movw	r1, #7988	; 0x1f34
20000cde:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000ce2:	f04f 0205 	mov.w	r2, #5
20000ce6:	f641 7328 	movw	r3, #7976	; 0x1f28
20000cea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cee:	f000 fbdd 	bl	200014ac <MSS_SPI_transfer_block>
		&master_tx_buffer,
		5, 	//5 bytes of command
		&master_rx_buffer,
		5	//5 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000cf2:	f641 7040 	movw	r0, #8000	; 0x1f40
20000cf6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000cfa:	f04f 0100 	mov.w	r1, #0
20000cfe:	f000 fb8d 	bl	2000141c <MSS_SPI_clear_slave_select>

	//Select Mode: Digital or Analog
	master_tx_buffer[0] = 0x80;
20000d02:	f641 7334 	movw	r3, #7988	; 0x1f34
20000d06:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d0a:	f06f 027f 	mvn.w	r2, #127	; 0x7f
20000d0e:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0x22;
20000d10:	f641 7334 	movw	r3, #7988	; 0x1f34
20000d14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d18:	f04f 0222 	mov.w	r2, #34	; 0x22
20000d1c:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
20000d1e:	f641 7334 	movw	r3, #7988	; 0x1f34
20000d22:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d26:	f04f 0200 	mov.w	r2, #0
20000d2a:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x80; //0x01 = analog, 0x00 = digital
20000d2c:	f641 7334 	movw	r3, #7988	; 0x1f34
20000d30:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d34:	f06f 027f 	mvn.w	r2, #127	; 0x7f
20000d38:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0xc0; //0x03 = lock mode
20000d3a:	f641 7334 	movw	r3, #7988	; 0x1f34
20000d3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d42:	f06f 023f 	mvn.w	r2, #63	; 0x3f
20000d46:	711a      	strb	r2, [r3, #4]
	master_tx_buffer[5] = 0x00;
20000d48:	f641 7334 	movw	r3, #7988	; 0x1f34
20000d4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d50:	f04f 0200 	mov.w	r2, #0
20000d54:	715a      	strb	r2, [r3, #5]
	master_tx_buffer[6] = 0x00;
20000d56:	f641 7334 	movw	r3, #7988	; 0x1f34
20000d5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d5e:	f04f 0200 	mov.w	r2, #0
20000d62:	719a      	strb	r2, [r3, #6]
	master_tx_buffer[7] = 0x00;
20000d64:	f641 7334 	movw	r3, #7988	; 0x1f34
20000d68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d6c:	f04f 0200 	mov.w	r2, #0
20000d70:	71da      	strb	r2, [r3, #7]
	master_tx_buffer[8] = 0x00;
20000d72:	f641 7334 	movw	r3, #7988	; 0x1f34
20000d76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d7a:	f04f 0200 	mov.w	r2, #0
20000d7e:	721a      	strb	r2, [r3, #8]

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000d80:	f641 7040 	movw	r0, #8000	; 0x1f40
20000d84:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d88:	f04f 0100 	mov.w	r1, #0
20000d8c:	f000 fac2 	bl	20001314 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
20000d90:	f04f 0309 	mov.w	r3, #9
20000d94:	9300      	str	r3, [sp, #0]
20000d96:	f641 7040 	movw	r0, #8000	; 0x1f40
20000d9a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d9e:	f641 7134 	movw	r1, #7988	; 0x1f34
20000da2:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000da6:	f04f 0209 	mov.w	r2, #9
20000daa:	f641 7328 	movw	r3, #7976	; 0x1f28
20000dae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000db2:	f000 fb7b 	bl	200014ac <MSS_SPI_transfer_block>
		&master_tx_buffer,
		9,	//9 bytes of command
		&master_rx_buffer,
		9 	//9 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000db6:	f641 7040 	movw	r0, #8000	; 0x1f40
20000dba:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000dbe:	f04f 0100 	mov.w	r1, #0
20000dc2:	f000 fb2b 	bl	2000141c <MSS_SPI_clear_slave_select>

	//Exit Config
	master_tx_buffer[0] = 0x80;
20000dc6:	f641 7334 	movw	r3, #7988	; 0x1f34
20000dca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dce:	f06f 027f 	mvn.w	r2, #127	; 0x7f
20000dd2:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0xc2;
20000dd4:	f641 7334 	movw	r3, #7988	; 0x1f34
20000dd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ddc:	f06f 023d 	mvn.w	r2, #61	; 0x3d
20000de0:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
20000de2:	f641 7334 	movw	r3, #7988	; 0x1f34
20000de6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dea:	f04f 0200 	mov.w	r2, #0
20000dee:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x00;
20000df0:	f641 7334 	movw	r3, #7988	; 0x1f34
20000df4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000df8:	f04f 0200 	mov.w	r2, #0
20000dfc:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0x5A;
20000dfe:	f641 7334 	movw	r3, #7988	; 0x1f34
20000e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e06:	f04f 025a 	mov.w	r2, #90	; 0x5a
20000e0a:	711a      	strb	r2, [r3, #4]
	master_tx_buffer[5] = 0x5A;
20000e0c:	f641 7334 	movw	r3, #7988	; 0x1f34
20000e10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e14:	f04f 025a 	mov.w	r2, #90	; 0x5a
20000e18:	715a      	strb	r2, [r3, #5]
	master_tx_buffer[6] = 0x5A;
20000e1a:	f641 7334 	movw	r3, #7988	; 0x1f34
20000e1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e22:	f04f 025a 	mov.w	r2, #90	; 0x5a
20000e26:	719a      	strb	r2, [r3, #6]
	master_tx_buffer[7] = 0x5A;
20000e28:	f641 7334 	movw	r3, #7988	; 0x1f34
20000e2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e30:	f04f 025a 	mov.w	r2, #90	; 0x5a
20000e34:	71da      	strb	r2, [r3, #7]
	master_tx_buffer[8] = 0x5A;
20000e36:	f641 7334 	movw	r3, #7988	; 0x1f34
20000e3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e3e:	f04f 025a 	mov.w	r2, #90	; 0x5a
20000e42:	721a      	strb	r2, [r3, #8]

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000e44:	f641 7040 	movw	r0, #8000	; 0x1f40
20000e48:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e4c:	f04f 0100 	mov.w	r1, #0
20000e50:	f000 fa60 	bl	20001314 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
20000e54:	f04f 0309 	mov.w	r3, #9
20000e58:	9300      	str	r3, [sp, #0]
20000e5a:	f641 7040 	movw	r0, #8000	; 0x1f40
20000e5e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e62:	f641 7134 	movw	r1, #7988	; 0x1f34
20000e66:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000e6a:	f04f 0209 	mov.w	r2, #9
20000e6e:	f641 7328 	movw	r3, #7976	; 0x1f28
20000e72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e76:	f000 fb19 	bl	200014ac <MSS_SPI_transfer_block>
		&master_tx_buffer,
		9, 	//9 bytes of command
		&master_rx_buffer,
		9 	//9 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000e7a:	f641 7040 	movw	r0, #8000	; 0x1f40
20000e7e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e82:	f04f 0100 	mov.w	r1, #0
20000e86:	f000 fac9 	bl	2000141c <MSS_SPI_clear_slave_select>

}
20000e8a:	f107 0708 	add.w	r7, r7, #8
20000e8e:	46bd      	mov	sp, r7
20000e90:	bd80      	pop	{r7, pc}
20000e92:	bf00      	nop

20000e94 <changeSpeed>:
void changeSpeed( volatile uint32_t* speedPtr, int speed ){
20000e94:	b480      	push	{r7}
20000e96:	b083      	sub	sp, #12
20000e98:	af00      	add	r7, sp, #0
20000e9a:	6078      	str	r0, [r7, #4]
20000e9c:	6039      	str	r1, [r7, #0]

	*speedPtr = speed;
20000e9e:	683a      	ldr	r2, [r7, #0]
20000ea0:	687b      	ldr	r3, [r7, #4]
20000ea2:	601a      	str	r2, [r3, #0]

	return;
}
20000ea4:	f107 070c 	add.w	r7, r7, #12
20000ea8:	46bd      	mov	sp, r7
20000eaa:	bc80      	pop	{r7}
20000eac:	4770      	bx	lr
20000eae:	bf00      	nop

20000eb0 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20000eb0:	b480      	push	{r7}
20000eb2:	b083      	sub	sp, #12
20000eb4:	af00      	add	r7, sp, #0
20000eb6:	4603      	mov	r3, r0
20000eb8:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20000eba:	f24e 1300 	movw	r3, #57600	; 0xe100
20000ebe:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000ec2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000ec6:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000eca:	88f9      	ldrh	r1, [r7, #6]
20000ecc:	f001 011f 	and.w	r1, r1, #31
20000ed0:	f04f 0001 	mov.w	r0, #1
20000ed4:	fa00 f101 	lsl.w	r1, r0, r1
20000ed8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000edc:	f107 070c 	add.w	r7, r7, #12
20000ee0:	46bd      	mov	sp, r7
20000ee2:	bc80      	pop	{r7}
20000ee4:	4770      	bx	lr
20000ee6:	bf00      	nop

20000ee8 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20000ee8:	b480      	push	{r7}
20000eea:	b083      	sub	sp, #12
20000eec:	af00      	add	r7, sp, #0
20000eee:	4603      	mov	r3, r0
20000ef0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20000ef2:	f24e 1300 	movw	r3, #57600	; 0xe100
20000ef6:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000efa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000efe:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000f02:	88f9      	ldrh	r1, [r7, #6]
20000f04:	f001 011f 	and.w	r1, r1, #31
20000f08:	f04f 0001 	mov.w	r0, #1
20000f0c:	fa00 f101 	lsl.w	r1, r0, r1
20000f10:	f102 0220 	add.w	r2, r2, #32
20000f14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000f18:	f107 070c 	add.w	r7, r7, #12
20000f1c:	46bd      	mov	sp, r7
20000f1e:	bc80      	pop	{r7}
20000f20:	4770      	bx	lr
20000f22:	bf00      	nop

20000f24 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000f24:	b480      	push	{r7}
20000f26:	b083      	sub	sp, #12
20000f28:	af00      	add	r7, sp, #0
20000f2a:	4603      	mov	r3, r0
20000f2c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000f2e:	f24e 1300 	movw	r3, #57600	; 0xe100
20000f32:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000f36:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000f3a:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000f3e:	88f9      	ldrh	r1, [r7, #6]
20000f40:	f001 011f 	and.w	r1, r1, #31
20000f44:	f04f 0001 	mov.w	r0, #1
20000f48:	fa00 f101 	lsl.w	r1, r0, r1
20000f4c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000f50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000f54:	f107 070c 	add.w	r7, r7, #12
20000f58:	46bd      	mov	sp, r7
20000f5a:	bc80      	pop	{r7}
20000f5c:	4770      	bx	lr
20000f5e:	bf00      	nop

20000f60 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
20000f60:	b580      	push	{r7, lr}
20000f62:	b084      	sub	sp, #16
20000f64:	af00      	add	r7, sp, #0
20000f66:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20000f68:	687a      	ldr	r2, [r7, #4]
20000f6a:	f641 73c4 	movw	r3, #8132	; 0x1fc4
20000f6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f72:	429a      	cmp	r2, r3
20000f74:	d007      	beq.n	20000f86 <MSS_SPI_init+0x26>
20000f76:	687a      	ldr	r2, [r7, #4]
20000f78:	f641 7340 	movw	r3, #8000	; 0x1f40
20000f7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f80:	429a      	cmp	r2, r3
20000f82:	d000      	beq.n	20000f86 <MSS_SPI_init+0x26>
20000f84:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20000f86:	687b      	ldr	r3, [r7, #4]
20000f88:	889b      	ldrh	r3, [r3, #4]
20000f8a:	b21b      	sxth	r3, r3
20000f8c:	4618      	mov	r0, r3
20000f8e:	f7ff ffab 	bl	20000ee8 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
20000f92:	6878      	ldr	r0, [r7, #4]
20000f94:	f04f 0100 	mov.w	r1, #0
20000f98:	f04f 0284 	mov.w	r2, #132	; 0x84
20000f9c:	f000 fee4 	bl	20001d68 <memset>
    
    this_spi->cmd_done = 1u;
20000fa0:	687b      	ldr	r3, [r7, #4]
20000fa2:	f04f 0201 	mov.w	r2, #1
20000fa6:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20000fa8:	f04f 0300 	mov.w	r3, #0
20000fac:	81fb      	strh	r3, [r7, #14]
20000fae:	e00d      	b.n	20000fcc <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
20000fb0:	89fb      	ldrh	r3, [r7, #14]
20000fb2:	687a      	ldr	r2, [r7, #4]
20000fb4:	f103 0306 	add.w	r3, r3, #6
20000fb8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20000fbc:	4413      	add	r3, r2
20000fbe:	f04f 32ff 	mov.w	r2, #4294967295
20000fc2:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20000fc4:	89fb      	ldrh	r3, [r7, #14]
20000fc6:	f103 0301 	add.w	r3, r3, #1
20000fca:	81fb      	strh	r3, [r7, #14]
20000fcc:	89fb      	ldrh	r3, [r7, #14]
20000fce:	2b07      	cmp	r3, #7
20000fd0:	d9ee      	bls.n	20000fb0 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
20000fd2:	687a      	ldr	r2, [r7, #4]
20000fd4:	f641 73c4 	movw	r3, #8132	; 0x1fc4
20000fd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fdc:	429a      	cmp	r2, r3
20000fde:	d126      	bne.n	2000102e <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20000fe0:	687a      	ldr	r2, [r7, #4]
20000fe2:	f241 0300 	movw	r3, #4096	; 0x1000
20000fe6:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000fea:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20000fec:	687b      	ldr	r3, [r7, #4]
20000fee:	f04f 020c 	mov.w	r2, #12
20000ff2:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20000ff4:	f242 0300 	movw	r3, #8192	; 0x2000
20000ff8:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000ffc:	f242 0200 	movw	r2, #8192	; 0x2000
20001000:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001004:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001006:	f442 7200 	orr.w	r2, r2, #512	; 0x200
2000100a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
2000100c:	f04f 000c 	mov.w	r0, #12
20001010:	f7ff ff88 	bl	20000f24 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20001014:	f242 0300 	movw	r3, #8192	; 0x2000
20001018:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000101c:	f242 0200 	movw	r2, #8192	; 0x2000
20001020:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001024:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001026:	f422 7200 	bic.w	r2, r2, #512	; 0x200
2000102a:	631a      	str	r2, [r3, #48]	; 0x30
2000102c:	e025      	b.n	2000107a <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
2000102e:	687a      	ldr	r2, [r7, #4]
20001030:	f241 0300 	movw	r3, #4096	; 0x1000
20001034:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001038:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
2000103a:	687b      	ldr	r3, [r7, #4]
2000103c:	f04f 020d 	mov.w	r2, #13
20001040:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20001042:	f242 0300 	movw	r3, #8192	; 0x2000
20001046:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000104a:	f242 0200 	movw	r2, #8192	; 0x2000
2000104e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001052:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001054:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20001058:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
2000105a:	f04f 000d 	mov.w	r0, #13
2000105e:	f7ff ff61 	bl	20000f24 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20001062:	f242 0300 	movw	r3, #8192	; 0x2000
20001066:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000106a:	f242 0200 	movw	r2, #8192	; 0x2000
2000106e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001072:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001074:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20001078:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
2000107a:	687b      	ldr	r3, [r7, #4]
2000107c:	681b      	ldr	r3, [r3, #0]
2000107e:	687a      	ldr	r2, [r7, #4]
20001080:	6812      	ldr	r2, [r2, #0]
20001082:	6812      	ldr	r2, [r2, #0]
20001084:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20001088:	601a      	str	r2, [r3, #0]
}
2000108a:	f107 0710 	add.w	r7, r7, #16
2000108e:	46bd      	mov	sp, r7
20001090:	bd80      	pop	{r7, pc}
20001092:	bf00      	nop

20001094 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
20001094:	b580      	push	{r7, lr}
20001096:	b08a      	sub	sp, #40	; 0x28
20001098:	af00      	add	r7, sp, #0
2000109a:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
2000109c:	687b      	ldr	r3, [r7, #4]
2000109e:	681b      	ldr	r3, [r3, #0]
200010a0:	681b      	ldr	r3, [r3, #0]
200010a2:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
200010a4:	687b      	ldr	r3, [r7, #4]
200010a6:	681b      	ldr	r3, [r3, #0]
200010a8:	699b      	ldr	r3, [r3, #24]
200010aa:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
200010ac:	687b      	ldr	r3, [r7, #4]
200010ae:	681b      	ldr	r3, [r3, #0]
200010b0:	685b      	ldr	r3, [r3, #4]
200010b2:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
200010b4:	687b      	ldr	r3, [r7, #4]
200010b6:	681b      	ldr	r3, [r3, #0]
200010b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
200010ba:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
200010bc:	687b      	ldr	r3, [r7, #4]
200010be:	681b      	ldr	r3, [r3, #0]
200010c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200010c2:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
200010c4:	687b      	ldr	r3, [r7, #4]
200010c6:	681b      	ldr	r3, [r3, #0]
200010c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
200010ca:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
200010cc:	687b      	ldr	r3, [r7, #4]
200010ce:	681b      	ldr	r3, [r3, #0]
200010d0:	69db      	ldr	r3, [r3, #28]
200010d2:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
200010d4:	687a      	ldr	r2, [r7, #4]
200010d6:	f641 73c4 	movw	r3, #8132	; 0x1fc4
200010da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010de:	429a      	cmp	r2, r3
200010e0:	d12e      	bne.n	20001140 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
200010e2:	687a      	ldr	r2, [r7, #4]
200010e4:	f241 0300 	movw	r3, #4096	; 0x1000
200010e8:	f2c4 0300 	movt	r3, #16384	; 0x4000
200010ec:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
200010ee:	687b      	ldr	r3, [r7, #4]
200010f0:	f04f 020c 	mov.w	r2, #12
200010f4:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
200010f6:	f242 0300 	movw	r3, #8192	; 0x2000
200010fa:	f2ce 0304 	movt	r3, #57348	; 0xe004
200010fe:	f242 0200 	movw	r2, #8192	; 0x2000
20001102:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001106:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001108:	f442 7200 	orr.w	r2, r2, #512	; 0x200
2000110c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
2000110e:	f04f 000c 	mov.w	r0, #12
20001112:	f7ff ff07 	bl	20000f24 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20001116:	f242 0300 	movw	r3, #8192	; 0x2000
2000111a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000111e:	f242 0200 	movw	r2, #8192	; 0x2000
20001122:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001126:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001128:	f422 7200 	bic.w	r2, r2, #512	; 0x200
2000112c:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
2000112e:	687b      	ldr	r3, [r7, #4]
20001130:	681b      	ldr	r3, [r3, #0]
20001132:	687a      	ldr	r2, [r7, #4]
20001134:	6812      	ldr	r2, [r2, #0]
20001136:	6812      	ldr	r2, [r2, #0]
20001138:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
2000113c:	601a      	str	r2, [r3, #0]
2000113e:	e02d      	b.n	2000119c <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20001140:	687a      	ldr	r2, [r7, #4]
20001142:	f241 0300 	movw	r3, #4096	; 0x1000
20001146:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000114a:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
2000114c:	687b      	ldr	r3, [r7, #4]
2000114e:	f04f 020d 	mov.w	r2, #13
20001152:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20001154:	f242 0300 	movw	r3, #8192	; 0x2000
20001158:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000115c:	f242 0200 	movw	r2, #8192	; 0x2000
20001160:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001164:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001166:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
2000116a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
2000116c:	f04f 000d 	mov.w	r0, #13
20001170:	f7ff fed8 	bl	20000f24 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20001174:	f242 0300 	movw	r3, #8192	; 0x2000
20001178:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000117c:	f242 0200 	movw	r2, #8192	; 0x2000
20001180:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001184:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001186:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
2000118a:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
2000118c:	687b      	ldr	r3, [r7, #4]
2000118e:	681b      	ldr	r3, [r3, #0]
20001190:	687a      	ldr	r2, [r7, #4]
20001192:	6812      	ldr	r2, [r2, #0]
20001194:	6812      	ldr	r2, [r2, #0]
20001196:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
2000119a:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
2000119c:	68fb      	ldr	r3, [r7, #12]
2000119e:	f023 0301 	bic.w	r3, r3, #1
200011a2:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
200011a4:	687b      	ldr	r3, [r7, #4]
200011a6:	681b      	ldr	r3, [r3, #0]
200011a8:	68fa      	ldr	r2, [r7, #12]
200011aa:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
200011ac:	687b      	ldr	r3, [r7, #4]
200011ae:	681b      	ldr	r3, [r3, #0]
200011b0:	693a      	ldr	r2, [r7, #16]
200011b2:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
200011b4:	687b      	ldr	r3, [r7, #4]
200011b6:	681b      	ldr	r3, [r3, #0]
200011b8:	697a      	ldr	r2, [r7, #20]
200011ba:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
200011bc:	687b      	ldr	r3, [r7, #4]
200011be:	681b      	ldr	r3, [r3, #0]
200011c0:	687a      	ldr	r2, [r7, #4]
200011c2:	6812      	ldr	r2, [r2, #0]
200011c4:	6812      	ldr	r2, [r2, #0]
200011c6:	f042 0201 	orr.w	r2, r2, #1
200011ca:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
200011cc:	687b      	ldr	r3, [r7, #4]
200011ce:	681b      	ldr	r3, [r3, #0]
200011d0:	69ba      	ldr	r2, [r7, #24]
200011d2:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
200011d4:	687b      	ldr	r3, [r7, #4]
200011d6:	681b      	ldr	r3, [r3, #0]
200011d8:	69fa      	ldr	r2, [r7, #28]
200011da:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
200011dc:	687b      	ldr	r3, [r7, #4]
200011de:	681b      	ldr	r3, [r3, #0]
200011e0:	6a3a      	ldr	r2, [r7, #32]
200011e2:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
200011e4:	687b      	ldr	r3, [r7, #4]
200011e6:	681b      	ldr	r3, [r3, #0]
200011e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
200011ea:	61da      	str	r2, [r3, #28]
}
200011ec:	f107 0728 	add.w	r7, r7, #40	; 0x28
200011f0:	46bd      	mov	sp, r7
200011f2:	bd80      	pop	{r7, pc}

200011f4 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
200011f4:	b580      	push	{r7, lr}
200011f6:	b084      	sub	sp, #16
200011f8:	af00      	add	r7, sp, #0
200011fa:	60f8      	str	r0, [r7, #12]
200011fc:	607a      	str	r2, [r7, #4]
200011fe:	460a      	mov	r2, r1
20001200:	72fa      	strb	r2, [r7, #11]
20001202:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001204:	68fa      	ldr	r2, [r7, #12]
20001206:	f641 73c4 	movw	r3, #8132	; 0x1fc4
2000120a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000120e:	429a      	cmp	r2, r3
20001210:	d007      	beq.n	20001222 <MSS_SPI_configure_master_mode+0x2e>
20001212:	68fa      	ldr	r2, [r7, #12]
20001214:	f641 7340 	movw	r3, #8000	; 0x1f40
20001218:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000121c:	429a      	cmp	r2, r3
2000121e:	d000      	beq.n	20001222 <MSS_SPI_configure_master_mode+0x2e>
20001220:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
20001222:	7afb      	ldrb	r3, [r7, #11]
20001224:	2b07      	cmp	r3, #7
20001226:	d900      	bls.n	2000122a <MSS_SPI_configure_master_mode+0x36>
20001228:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
2000122a:	7e3b      	ldrb	r3, [r7, #24]
2000122c:	2b20      	cmp	r3, #32
2000122e:	d900      	bls.n	20001232 <MSS_SPI_configure_master_mode+0x3e>
20001230:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001232:	68fb      	ldr	r3, [r7, #12]
20001234:	889b      	ldrh	r3, [r3, #4]
20001236:	b21b      	sxth	r3, r3
20001238:	4618      	mov	r0, r3
2000123a:	f7ff fe55 	bl	20000ee8 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
2000123e:	68fb      	ldr	r3, [r7, #12]
20001240:	f04f 0200 	mov.w	r2, #0
20001244:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20001248:	68fb      	ldr	r3, [r7, #12]
2000124a:	681b      	ldr	r3, [r3, #0]
2000124c:	68fa      	ldr	r2, [r7, #12]
2000124e:	6812      	ldr	r2, [r2, #0]
20001250:	6812      	ldr	r2, [r2, #0]
20001252:	f022 0201 	bic.w	r2, r2, #1
20001256:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20001258:	68fb      	ldr	r3, [r7, #12]
2000125a:	681b      	ldr	r3, [r3, #0]
2000125c:	68fa      	ldr	r2, [r7, #12]
2000125e:	6812      	ldr	r2, [r2, #0]
20001260:	6812      	ldr	r2, [r2, #0]
20001262:	f042 0202 	orr.w	r2, r2, #2
20001266:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001268:	68fb      	ldr	r3, [r7, #12]
2000126a:	681b      	ldr	r3, [r3, #0]
2000126c:	68fa      	ldr	r2, [r7, #12]
2000126e:	6812      	ldr	r2, [r2, #0]
20001270:	6812      	ldr	r2, [r2, #0]
20001272:	f042 0201 	orr.w	r2, r2, #1
20001276:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
20001278:	7afb      	ldrb	r3, [r7, #11]
2000127a:	2b07      	cmp	r3, #7
2000127c:	d83f      	bhi.n	200012fe <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
2000127e:	687b      	ldr	r3, [r7, #4]
20001280:	2b00      	cmp	r3, #0
20001282:	d00b      	beq.n	2000129c <MSS_SPI_configure_master_mode+0xa8>
20001284:	687b      	ldr	r3, [r7, #4]
20001286:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
2000128a:	d007      	beq.n	2000129c <MSS_SPI_configure_master_mode+0xa8>
2000128c:	687b      	ldr	r3, [r7, #4]
2000128e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
20001292:	d003      	beq.n	2000129c <MSS_SPI_configure_master_mode+0xa8>
20001294:	687b      	ldr	r3, [r7, #4]
20001296:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
2000129a:	d10f      	bne.n	200012bc <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
2000129c:	7afa      	ldrb	r2, [r7, #11]
2000129e:	6879      	ldr	r1, [r7, #4]
200012a0:	f240 1302 	movw	r3, #258	; 0x102
200012a4:	f2c2 4300 	movt	r3, #9216	; 0x2400
200012a8:	ea41 0303 	orr.w	r3, r1, r3
200012ac:	68f9      	ldr	r1, [r7, #12]
200012ae:	f102 0206 	add.w	r2, r2, #6
200012b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200012b6:	440a      	add	r2, r1
200012b8:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
200012ba:	e00e      	b.n	200012da <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
200012bc:	7afa      	ldrb	r2, [r7, #11]
200012be:	6879      	ldr	r1, [r7, #4]
200012c0:	f240 1302 	movw	r3, #258	; 0x102
200012c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012c8:	ea41 0303 	orr.w	r3, r1, r3
200012cc:	68f9      	ldr	r1, [r7, #12]
200012ce:	f102 0206 	add.w	r2, r2, #6
200012d2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200012d6:	440a      	add	r2, r1
200012d8:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
200012da:	7afb      	ldrb	r3, [r7, #11]
200012dc:	68fa      	ldr	r2, [r7, #12]
200012de:	f103 0306 	add.w	r3, r3, #6
200012e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200012e6:	4413      	add	r3, r2
200012e8:	7e3a      	ldrb	r2, [r7, #24]
200012ea:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
200012ec:	7afb      	ldrb	r3, [r7, #11]
200012ee:	68fa      	ldr	r2, [r7, #12]
200012f0:	f103 0306 	add.w	r3, r3, #6
200012f4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200012f8:	4413      	add	r3, r2
200012fa:	78fa      	ldrb	r2, [r7, #3]
200012fc:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
200012fe:	68fb      	ldr	r3, [r7, #12]
20001300:	889b      	ldrh	r3, [r3, #4]
20001302:	b21b      	sxth	r3, r3
20001304:	4618      	mov	r0, r3
20001306:	f7ff fdd3 	bl	20000eb0 <NVIC_EnableIRQ>
}
2000130a:	f107 0710 	add.w	r7, r7, #16
2000130e:	46bd      	mov	sp, r7
20001310:	bd80      	pop	{r7, pc}
20001312:	bf00      	nop

20001314 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20001314:	b580      	push	{r7, lr}
20001316:	b084      	sub	sp, #16
20001318:	af00      	add	r7, sp, #0
2000131a:	6078      	str	r0, [r7, #4]
2000131c:	460b      	mov	r3, r1
2000131e:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001320:	687a      	ldr	r2, [r7, #4]
20001322:	f641 73c4 	movw	r3, #8132	; 0x1fc4
20001326:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000132a:	429a      	cmp	r2, r3
2000132c:	d007      	beq.n	2000133e <MSS_SPI_set_slave_select+0x2a>
2000132e:	687a      	ldr	r2, [r7, #4]
20001330:	f641 7340 	movw	r3, #8000	; 0x1f40
20001334:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001338:	429a      	cmp	r2, r3
2000133a:	d000      	beq.n	2000133e <MSS_SPI_set_slave_select+0x2a>
2000133c:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
2000133e:	687b      	ldr	r3, [r7, #4]
20001340:	681b      	ldr	r3, [r3, #0]
20001342:	681b      	ldr	r3, [r3, #0]
20001344:	f003 0302 	and.w	r3, r3, #2
20001348:	2b00      	cmp	r3, #0
2000134a:	d100      	bne.n	2000134e <MSS_SPI_set_slave_select+0x3a>
2000134c:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
2000134e:	78fb      	ldrb	r3, [r7, #3]
20001350:	687a      	ldr	r2, [r7, #4]
20001352:	f103 0306 	add.w	r3, r3, #6
20001356:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000135a:	4413      	add	r3, r2
2000135c:	685b      	ldr	r3, [r3, #4]
2000135e:	f1b3 3fff 	cmp.w	r3, #4294967295
20001362:	d100      	bne.n	20001366 <MSS_SPI_set_slave_select+0x52>
20001364:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001366:	687b      	ldr	r3, [r7, #4]
20001368:	889b      	ldrh	r3, [r3, #4]
2000136a:	b21b      	sxth	r3, r3
2000136c:	4618      	mov	r0, r3
2000136e:	f7ff fdbb 	bl	20000ee8 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20001372:	687b      	ldr	r3, [r7, #4]
20001374:	681b      	ldr	r3, [r3, #0]
20001376:	689b      	ldr	r3, [r3, #8]
20001378:	f003 0304 	and.w	r3, r3, #4
2000137c:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
2000137e:	68fb      	ldr	r3, [r7, #12]
20001380:	2b00      	cmp	r3, #0
20001382:	d002      	beq.n	2000138a <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
20001384:	6878      	ldr	r0, [r7, #4]
20001386:	f7ff fe85 	bl	20001094 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
2000138a:	687b      	ldr	r3, [r7, #4]
2000138c:	681b      	ldr	r3, [r3, #0]
2000138e:	687a      	ldr	r2, [r7, #4]
20001390:	6812      	ldr	r2, [r2, #0]
20001392:	6812      	ldr	r2, [r2, #0]
20001394:	f022 0201 	bic.w	r2, r2, #1
20001398:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
2000139a:	687b      	ldr	r3, [r7, #4]
2000139c:	681a      	ldr	r2, [r3, #0]
2000139e:	78fb      	ldrb	r3, [r7, #3]
200013a0:	6879      	ldr	r1, [r7, #4]
200013a2:	f103 0306 	add.w	r3, r3, #6
200013a6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200013aa:	440b      	add	r3, r1
200013ac:	685b      	ldr	r3, [r3, #4]
200013ae:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
200013b0:	687b      	ldr	r3, [r7, #4]
200013b2:	681a      	ldr	r2, [r3, #0]
200013b4:	78fb      	ldrb	r3, [r7, #3]
200013b6:	6879      	ldr	r1, [r7, #4]
200013b8:	f103 0306 	add.w	r3, r3, #6
200013bc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200013c0:	440b      	add	r3, r1
200013c2:	7a5b      	ldrb	r3, [r3, #9]
200013c4:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
200013c6:	687b      	ldr	r3, [r7, #4]
200013c8:	681a      	ldr	r2, [r3, #0]
200013ca:	78fb      	ldrb	r3, [r7, #3]
200013cc:	6879      	ldr	r1, [r7, #4]
200013ce:	f103 0306 	add.w	r3, r3, #6
200013d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200013d6:	440b      	add	r3, r1
200013d8:	7a1b      	ldrb	r3, [r3, #8]
200013da:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
200013dc:	687b      	ldr	r3, [r7, #4]
200013de:	681b      	ldr	r3, [r3, #0]
200013e0:	687a      	ldr	r2, [r7, #4]
200013e2:	6812      	ldr	r2, [r2, #0]
200013e4:	6812      	ldr	r2, [r2, #0]
200013e6:	f042 0201 	orr.w	r2, r2, #1
200013ea:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
200013ec:	687b      	ldr	r3, [r7, #4]
200013ee:	681b      	ldr	r3, [r3, #0]
200013f0:	687a      	ldr	r2, [r7, #4]
200013f2:	6812      	ldr	r2, [r2, #0]
200013f4:	69d1      	ldr	r1, [r2, #28]
200013f6:	78fa      	ldrb	r2, [r7, #3]
200013f8:	f04f 0001 	mov.w	r0, #1
200013fc:	fa00 f202 	lsl.w	r2, r0, r2
20001400:	ea41 0202 	orr.w	r2, r1, r2
20001404:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001406:	687b      	ldr	r3, [r7, #4]
20001408:	889b      	ldrh	r3, [r3, #4]
2000140a:	b21b      	sxth	r3, r3
2000140c:	4618      	mov	r0, r3
2000140e:	f7ff fd4f 	bl	20000eb0 <NVIC_EnableIRQ>
}
20001412:	f107 0710 	add.w	r7, r7, #16
20001416:	46bd      	mov	sp, r7
20001418:	bd80      	pop	{r7, pc}
2000141a:	bf00      	nop

2000141c <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
2000141c:	b580      	push	{r7, lr}
2000141e:	b084      	sub	sp, #16
20001420:	af00      	add	r7, sp, #0
20001422:	6078      	str	r0, [r7, #4]
20001424:	460b      	mov	r3, r1
20001426:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001428:	687a      	ldr	r2, [r7, #4]
2000142a:	f641 73c4 	movw	r3, #8132	; 0x1fc4
2000142e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001432:	429a      	cmp	r2, r3
20001434:	d007      	beq.n	20001446 <MSS_SPI_clear_slave_select+0x2a>
20001436:	687a      	ldr	r2, [r7, #4]
20001438:	f641 7340 	movw	r3, #8000	; 0x1f40
2000143c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001440:	429a      	cmp	r2, r3
20001442:	d000      	beq.n	20001446 <MSS_SPI_clear_slave_select+0x2a>
20001444:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20001446:	687b      	ldr	r3, [r7, #4]
20001448:	681b      	ldr	r3, [r3, #0]
2000144a:	681b      	ldr	r3, [r3, #0]
2000144c:	f003 0302 	and.w	r3, r3, #2
20001450:	2b00      	cmp	r3, #0
20001452:	d100      	bne.n	20001456 <MSS_SPI_clear_slave_select+0x3a>
20001454:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001456:	687b      	ldr	r3, [r7, #4]
20001458:	889b      	ldrh	r3, [r3, #4]
2000145a:	b21b      	sxth	r3, r3
2000145c:	4618      	mov	r0, r3
2000145e:	f7ff fd43 	bl	20000ee8 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20001462:	687b      	ldr	r3, [r7, #4]
20001464:	681b      	ldr	r3, [r3, #0]
20001466:	689b      	ldr	r3, [r3, #8]
20001468:	f003 0304 	and.w	r3, r3, #4
2000146c:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
2000146e:	68fb      	ldr	r3, [r7, #12]
20001470:	2b00      	cmp	r3, #0
20001472:	d002      	beq.n	2000147a <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
20001474:	6878      	ldr	r0, [r7, #4]
20001476:	f7ff fe0d 	bl	20001094 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
2000147a:	687b      	ldr	r3, [r7, #4]
2000147c:	681b      	ldr	r3, [r3, #0]
2000147e:	687a      	ldr	r2, [r7, #4]
20001480:	6812      	ldr	r2, [r2, #0]
20001482:	69d1      	ldr	r1, [r2, #28]
20001484:	78fa      	ldrb	r2, [r7, #3]
20001486:	f04f 0001 	mov.w	r0, #1
2000148a:	fa00 f202 	lsl.w	r2, r0, r2
2000148e:	ea6f 0202 	mvn.w	r2, r2
20001492:	ea01 0202 	and.w	r2, r1, r2
20001496:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001498:	687b      	ldr	r3, [r7, #4]
2000149a:	889b      	ldrh	r3, [r3, #4]
2000149c:	b21b      	sxth	r3, r3
2000149e:	4618      	mov	r0, r3
200014a0:	f7ff fd06 	bl	20000eb0 <NVIC_EnableIRQ>
}
200014a4:	f107 0710 	add.w	r7, r7, #16
200014a8:	46bd      	mov	sp, r7
200014aa:	bd80      	pop	{r7, pc}

200014ac <MSS_SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rd_buffer,
    uint16_t rd_byte_size
)
{
200014ac:	b580      	push	{r7, lr}
200014ae:	b08e      	sub	sp, #56	; 0x38
200014b0:	af00      	add	r7, sp, #0
200014b2:	60f8      	str	r0, [r7, #12]
200014b4:	60b9      	str	r1, [r7, #8]
200014b6:	603b      	str	r3, [r7, #0]
200014b8:	4613      	mov	r3, r2
200014ba:	80fb      	strh	r3, [r7, #6]
    uint16_t transfer_idx = 0u;
200014bc:	f04f 0300 	mov.w	r3, #0
200014c0:	837b      	strh	r3, [r7, #26]
    uint16_t tx_idx;
    uint16_t rx_idx;
    uint32_t frame_count;
    volatile uint32_t rx_raw;
    uint16_t transit = 0u;
200014c2:	f04f 0300 	mov.w	r3, #0
200014c6:	84fb      	strh	r3, [r7, #38]	; 0x26
    uint32_t rx_overflow;
    uint32_t rx_fifo_empty;
    
    uint16_t transfer_size;     /* Total number of bytes transfered. */
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200014c8:	68fa      	ldr	r2, [r7, #12]
200014ca:	f641 73c4 	movw	r3, #8132	; 0x1fc4
200014ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014d2:	429a      	cmp	r2, r3
200014d4:	d007      	beq.n	200014e6 <MSS_SPI_transfer_block+0x3a>
200014d6:	68fa      	ldr	r2, [r7, #12]
200014d8:	f641 7340 	movw	r3, #8000	; 0x1f40
200014dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014e0:	429a      	cmp	r2, r3
200014e2:	d000      	beq.n	200014e6 <MSS_SPI_transfer_block+0x3a>
200014e4:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
200014e6:	68fb      	ldr	r3, [r7, #12]
200014e8:	681b      	ldr	r3, [r3, #0]
200014ea:	681b      	ldr	r3, [r3, #0]
200014ec:	f003 0302 	and.w	r3, r3, #2
200014f0:	2b00      	cmp	r3, #0
200014f2:	d100      	bne.n	200014f6 <MSS_SPI_transfer_block+0x4a>
200014f4:	be00      	bkpt	0x0000
    
    /* Compute number of bytes to transfer. */
    transfer_size = cmd_byte_size + rd_byte_size;
200014f6:	88fa      	ldrh	r2, [r7, #6]
200014f8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
200014fc:	4413      	add	r3, r2
200014fe:	86fb      	strh	r3, [r7, #54]	; 0x36
    
    /* Adjust to 1 byte transfer to cater for DMA transfers. */
    if(0u == transfer_size)
20001500:	8efb      	ldrh	r3, [r7, #54]	; 0x36
20001502:	2b00      	cmp	r3, #0
20001504:	d103      	bne.n	2000150e <MSS_SPI_transfer_block+0x62>
    {
        frame_count = 1u;
20001506:	f04f 0301 	mov.w	r3, #1
2000150a:	623b      	str	r3, [r7, #32]
2000150c:	e001      	b.n	20001512 <MSS_SPI_transfer_block+0x66>
    }
    else
    {
        frame_count = transfer_size;
2000150e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
20001510:	623b      	str	r3, [r7, #32]
    }

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20001512:	68fb      	ldr	r3, [r7, #12]
20001514:	681b      	ldr	r3, [r3, #0]
20001516:	68fa      	ldr	r2, [r7, #12]
20001518:	6812      	ldr	r2, [r2, #0]
2000151a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
2000151c:	f042 020c 	orr.w	r2, r2, #12
20001520:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20001522:	68fb      	ldr	r3, [r7, #12]
20001524:	681b      	ldr	r3, [r3, #0]
20001526:	689b      	ldr	r3, [r3, #8]
20001528:	f003 0304 	and.w	r3, r3, #4
2000152c:	62fb      	str	r3, [r7, #44]	; 0x2c
    if(rx_overflow)
2000152e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
20001530:	2b00      	cmp	r3, #0
20001532:	d002      	beq.n	2000153a <MSS_SPI_transfer_block+0x8e>
    {
         recover_from_rx_overflow(this_spi);
20001534:	68f8      	ldr	r0, [r7, #12]
20001536:	f7ff fdad 	bl	20001094 <recover_from_rx_overflow>
    }
    
    /* Set frame size to 8 bits and the frame count to the transfer size. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
2000153a:	68fb      	ldr	r3, [r7, #12]
2000153c:	681b      	ldr	r3, [r3, #0]
2000153e:	68fa      	ldr	r2, [r7, #12]
20001540:	6812      	ldr	r2, [r2, #0]
20001542:	6812      	ldr	r2, [r2, #0]
20001544:	f022 0201 	bic.w	r2, r2, #1
20001548:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ( (frame_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
2000154a:	68fb      	ldr	r3, [r7, #12]
2000154c:	6819      	ldr	r1, [r3, #0]
2000154e:	68fb      	ldr	r3, [r7, #12]
20001550:	681b      	ldr	r3, [r3, #0]
20001552:	681b      	ldr	r3, [r3, #0]
20001554:	f240 02ff 	movw	r2, #255	; 0xff
20001558:	f6cf 7200 	movt	r2, #65280	; 0xff00
2000155c:	ea03 0202 	and.w	r2, r3, r2
20001560:	6a3b      	ldr	r3, [r7, #32]
20001562:	ea4f 2003 	mov.w	r0, r3, lsl #8
20001566:	f64f 7300 	movw	r3, #65280	; 0xff00
2000156a:	f2c0 03ff 	movt	r3, #255	; 0xff
2000156e:	ea00 0303 	and.w	r3, r0, r3
20001572:	ea42 0303 	orr.w	r3, r2, r3
20001576:	600b      	str	r3, [r1, #0]
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
20001578:	68fb      	ldr	r3, [r7, #12]
2000157a:	681b      	ldr	r3, [r3, #0]
2000157c:	f04f 0208 	mov.w	r2, #8
20001580:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001582:	68fb      	ldr	r3, [r7, #12]
20001584:	681b      	ldr	r3, [r3, #0]
20001586:	68fa      	ldr	r2, [r7, #12]
20001588:	6812      	ldr	r2, [r2, #0]
2000158a:	6812      	ldr	r2, [r2, #0]
2000158c:	f042 0201 	orr.w	r2, r2, #1
20001590:	601a      	str	r2, [r3, #0]

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20001592:	68fb      	ldr	r3, [r7, #12]
20001594:	681b      	ldr	r3, [r3, #0]
20001596:	689b      	ldr	r3, [r3, #8]
20001598:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000159c:	633b      	str	r3, [r7, #48]	; 0x30
    while(0u == rx_fifo_empty)
2000159e:	e009      	b.n	200015b4 <MSS_SPI_transfer_block+0x108>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
200015a0:	68fb      	ldr	r3, [r7, #12]
200015a2:	681b      	ldr	r3, [r3, #0]
200015a4:	691b      	ldr	r3, [r3, #16]
200015a6:	617b      	str	r3, [r7, #20]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
200015a8:	68fb      	ldr	r3, [r7, #12]
200015aa:	681b      	ldr	r3, [r3, #0]
200015ac:	689b      	ldr	r3, [r3, #8]
200015ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
200015b2:	633b      	str	r3, [r7, #48]	; 0x30
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
200015b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
200015b6:	2b00      	cmp	r3, #0
200015b8:	d0f2      	beq.n	200015a0 <MSS_SPI_transfer_block+0xf4>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    tx_idx = 0u;
200015ba:	f04f 0300 	mov.w	r3, #0
200015be:	83bb      	strh	r3, [r7, #28]
    rx_idx = 0u;
200015c0:	f04f 0300 	mov.w	r3, #0
200015c4:	83fb      	strh	r3, [r7, #30]
    if(tx_idx < cmd_byte_size)
200015c6:	8bba      	ldrh	r2, [r7, #28]
200015c8:	88fb      	ldrh	r3, [r7, #6]
200015ca:	429a      	cmp	r2, r3
200015cc:	d20f      	bcs.n	200015ee <MSS_SPI_transfer_block+0x142>
    {
        this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
200015ce:	68fb      	ldr	r3, [r7, #12]
200015d0:	681b      	ldr	r3, [r3, #0]
200015d2:	8bb9      	ldrh	r1, [r7, #28]
200015d4:	68ba      	ldr	r2, [r7, #8]
200015d6:	440a      	add	r2, r1
200015d8:	7812      	ldrb	r2, [r2, #0]
200015da:	615a      	str	r2, [r3, #20]
        ++tx_idx;
200015dc:	8bbb      	ldrh	r3, [r7, #28]
200015de:	f103 0301 	add.w	r3, r3, #1
200015e2:	83bb      	strh	r3, [r7, #28]
        ++transit;
200015e4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
200015e6:	f103 0301 	add.w	r3, r3, #1
200015ea:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
200015ec:	e06a      	b.n	200016c4 <MSS_SPI_transfer_block+0x218>
        ++tx_idx;
        ++transit;
    }
    else
    {
        if(tx_idx < transfer_size)
200015ee:	8bba      	ldrh	r2, [r7, #28]
200015f0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
200015f2:	429a      	cmp	r2, r3
200015f4:	d266      	bcs.n	200016c4 <MSS_SPI_transfer_block+0x218>
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
200015f6:	68fb      	ldr	r3, [r7, #12]
200015f8:	681b      	ldr	r3, [r3, #0]
200015fa:	f04f 0200 	mov.w	r2, #0
200015fe:	615a      	str	r2, [r3, #20]
            ++tx_idx;
20001600:	8bbb      	ldrh	r3, [r7, #28]
20001602:	f103 0301 	add.w	r3, r3, #1
20001606:	83bb      	strh	r3, [r7, #28]
            ++transit;
20001608:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
2000160a:	f103 0301 	add.w	r3, r3, #1
2000160e:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
20001610:	e058      	b.n	200016c4 <MSS_SPI_transfer_block+0x218>
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20001612:	68fb      	ldr	r3, [r7, #12]
20001614:	681b      	ldr	r3, [r3, #0]
20001616:	689b      	ldr	r3, [r3, #8]
20001618:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000161c:	633b      	str	r3, [r7, #48]	; 0x30
        if(0u == rx_fifo_empty)
2000161e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20001620:	2b00      	cmp	r3, #0
20001622:	d11e      	bne.n	20001662 <MSS_SPI_transfer_block+0x1b6>
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
20001624:	68fb      	ldr	r3, [r7, #12]
20001626:	681b      	ldr	r3, [r3, #0]
20001628:	691b      	ldr	r3, [r3, #16]
2000162a:	617b      	str	r3, [r7, #20]
            if(transfer_idx >= cmd_byte_size)
2000162c:	8b7a      	ldrh	r2, [r7, #26]
2000162e:	88fb      	ldrh	r3, [r7, #6]
20001630:	429a      	cmp	r2, r3
20001632:	d30e      	bcc.n	20001652 <MSS_SPI_transfer_block+0x1a6>
            {
                if(rx_idx < rd_byte_size)
20001634:	8bfa      	ldrh	r2, [r7, #30]
20001636:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
2000163a:	429a      	cmp	r2, r3
2000163c:	d205      	bcs.n	2000164a <MSS_SPI_transfer_block+0x19e>
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
2000163e:	8bfa      	ldrh	r2, [r7, #30]
20001640:	683b      	ldr	r3, [r7, #0]
20001642:	4413      	add	r3, r2
20001644:	697a      	ldr	r2, [r7, #20]
20001646:	b2d2      	uxtb	r2, r2
20001648:	701a      	strb	r2, [r3, #0]
                }
                ++rx_idx;
2000164a:	8bfb      	ldrh	r3, [r7, #30]
2000164c:	f103 0301 	add.w	r3, r3, #1
20001650:	83fb      	strh	r3, [r7, #30]
            }
            ++transfer_idx;
20001652:	8b7b      	ldrh	r3, [r7, #26]
20001654:	f103 0301 	add.w	r3, r3, #1
20001658:	837b      	strh	r3, [r7, #26]
            --transit;
2000165a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
2000165c:	f103 33ff 	add.w	r3, r3, #4294967295
20001660:	84fb      	strh	r3, [r7, #38]	; 0x26
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
20001662:	68fb      	ldr	r3, [r7, #12]
20001664:	681b      	ldr	r3, [r3, #0]
20001666:	689b      	ldr	r3, [r3, #8]
20001668:	f403 7380 	and.w	r3, r3, #256	; 0x100
2000166c:	62bb      	str	r3, [r7, #40]	; 0x28
        if(0u == tx_fifo_full)
2000166e:	6abb      	ldr	r3, [r7, #40]	; 0x28
20001670:	2b00      	cmp	r3, #0
20001672:	d127      	bne.n	200016c4 <MSS_SPI_transfer_block+0x218>
        {
            if(transit < RX_FIFO_SIZE)
20001674:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
20001676:	2b03      	cmp	r3, #3
20001678:	d824      	bhi.n	200016c4 <MSS_SPI_transfer_block+0x218>
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
2000167a:	8bba      	ldrh	r2, [r7, #28]
2000167c:	88fb      	ldrh	r3, [r7, #6]
2000167e:	429a      	cmp	r2, r3
20001680:	d20f      	bcs.n	200016a2 <MSS_SPI_transfer_block+0x1f6>
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
20001682:	68fb      	ldr	r3, [r7, #12]
20001684:	681b      	ldr	r3, [r3, #0]
20001686:	8bb9      	ldrh	r1, [r7, #28]
20001688:	68ba      	ldr	r2, [r7, #8]
2000168a:	440a      	add	r2, r1
2000168c:	7812      	ldrb	r2, [r2, #0]
2000168e:	615a      	str	r2, [r3, #20]
                    ++tx_idx;
20001690:	8bbb      	ldrh	r3, [r7, #28]
20001692:	f103 0301 	add.w	r3, r3, #1
20001696:	83bb      	strh	r3, [r7, #28]
                    ++transit;
20001698:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
2000169a:	f103 0301 	add.w	r3, r3, #1
2000169e:	84fb      	strh	r3, [r7, #38]	; 0x26
200016a0:	e010      	b.n	200016c4 <MSS_SPI_transfer_block+0x218>
                }
                else
                {
                    if(tx_idx < transfer_size)
200016a2:	8bba      	ldrh	r2, [r7, #28]
200016a4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
200016a6:	429a      	cmp	r2, r3
200016a8:	d20c      	bcs.n	200016c4 <MSS_SPI_transfer_block+0x218>
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
200016aa:	68fb      	ldr	r3, [r7, #12]
200016ac:	681b      	ldr	r3, [r3, #0]
200016ae:	f04f 0200 	mov.w	r2, #0
200016b2:	615a      	str	r2, [r3, #20]
                        ++tx_idx;
200016b4:	8bbb      	ldrh	r3, [r7, #28]
200016b6:	f103 0301 	add.w	r3, r3, #1
200016ba:	83bb      	strh	r3, [r7, #28]
                        ++transit;
200016bc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
200016be:	f103 0301 	add.w	r3, r3, #1
200016c2:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
200016c4:	8b7a      	ldrh	r2, [r7, #26]
200016c6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
200016c8:	429a      	cmp	r2, r3
200016ca:	d3a2      	bcc.n	20001612 <MSS_SPI_transfer_block+0x166>
                    }
                }
            }
        }
    }
}
200016cc:	f107 0738 	add.w	r7, r7, #56	; 0x38
200016d0:	46bd      	mov	sp, r7
200016d2:	bd80      	pop	{r7, pc}

200016d4 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
200016d4:	b480      	push	{r7}
200016d6:	b085      	sub	sp, #20
200016d8:	af00      	add	r7, sp, #0
200016da:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
200016dc:	f04f 0300 	mov.w	r3, #0
200016e0:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200016e2:	e00e      	b.n	20001702 <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
200016e4:	687b      	ldr	r3, [r7, #4]
200016e6:	681b      	ldr	r3, [r3, #0]
200016e8:	687a      	ldr	r2, [r7, #4]
200016ea:	6891      	ldr	r1, [r2, #8]
200016ec:	687a      	ldr	r2, [r7, #4]
200016ee:	6912      	ldr	r2, [r2, #16]
200016f0:	440a      	add	r2, r1
200016f2:	7812      	ldrb	r2, [r2, #0]
200016f4:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
200016f6:	687b      	ldr	r3, [r7, #4]
200016f8:	691b      	ldr	r3, [r3, #16]
200016fa:	f103 0201 	add.w	r2, r3, #1
200016fe:	687b      	ldr	r3, [r7, #4]
20001700:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001702:	687b      	ldr	r3, [r7, #4]
20001704:	681b      	ldr	r3, [r3, #0]
20001706:	689b      	ldr	r3, [r3, #8]
20001708:	f403 7380 	and.w	r3, r3, #256	; 0x100
2000170c:	2b00      	cmp	r3, #0
2000170e:	d105      	bne.n	2000171c <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
20001710:	687b      	ldr	r3, [r7, #4]
20001712:	691a      	ldr	r2, [r3, #16]
20001714:	687b      	ldr	r3, [r7, #4]
20001716:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001718:	429a      	cmp	r2, r3
2000171a:	d3e3      	bcc.n	200016e4 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
2000171c:	687b      	ldr	r3, [r7, #4]
2000171e:	691a      	ldr	r2, [r3, #16]
20001720:	687b      	ldr	r3, [r7, #4]
20001722:	68db      	ldr	r3, [r3, #12]
20001724:	429a      	cmp	r2, r3
20001726:	d31c      	bcc.n	20001762 <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001728:	e00e      	b.n	20001748 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
2000172a:	687b      	ldr	r3, [r7, #4]
2000172c:	681b      	ldr	r3, [r3, #0]
2000172e:	687a      	ldr	r2, [r7, #4]
20001730:	6951      	ldr	r1, [r2, #20]
20001732:	687a      	ldr	r2, [r7, #4]
20001734:	69d2      	ldr	r2, [r2, #28]
20001736:	440a      	add	r2, r1
20001738:	7812      	ldrb	r2, [r2, #0]
2000173a:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
2000173c:	687b      	ldr	r3, [r7, #4]
2000173e:	69db      	ldr	r3, [r3, #28]
20001740:	f103 0201 	add.w	r2, r3, #1
20001744:	687b      	ldr	r3, [r7, #4]
20001746:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001748:	687b      	ldr	r3, [r7, #4]
2000174a:	681b      	ldr	r3, [r3, #0]
2000174c:	689b      	ldr	r3, [r3, #8]
2000174e:	f403 7380 	and.w	r3, r3, #256	; 0x100
20001752:	2b00      	cmp	r3, #0
20001754:	d105      	bne.n	20001762 <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
20001756:	687b      	ldr	r3, [r7, #4]
20001758:	69da      	ldr	r2, [r3, #28]
2000175a:	687b      	ldr	r3, [r7, #4]
2000175c:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000175e:	429a      	cmp	r2, r3
20001760:	d3e3      	bcc.n	2000172a <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20001762:	687b      	ldr	r3, [r7, #4]
20001764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001766:	2b00      	cmp	r3, #0
20001768:	d01f      	beq.n	200017aa <fill_slave_tx_fifo+0xd6>
2000176a:	687b      	ldr	r3, [r7, #4]
2000176c:	691a      	ldr	r2, [r3, #16]
2000176e:	687b      	ldr	r3, [r7, #4]
20001770:	68db      	ldr	r3, [r3, #12]
20001772:	429a      	cmp	r2, r3
20001774:	d319      	bcc.n	200017aa <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
20001776:	687b      	ldr	r3, [r7, #4]
20001778:	69da      	ldr	r2, [r3, #28]
2000177a:	687b      	ldr	r3, [r7, #4]
2000177c:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
2000177e:	429a      	cmp	r2, r3
20001780:	d313      	bcc.n	200017aa <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001782:	e008      	b.n	20001796 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
20001784:	687b      	ldr	r3, [r7, #4]
20001786:	681b      	ldr	r3, [r3, #0]
20001788:	f04f 0200 	mov.w	r2, #0
2000178c:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
2000178e:	68fb      	ldr	r3, [r7, #12]
20001790:	f103 0301 	add.w	r3, r3, #1
20001794:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001796:	687b      	ldr	r3, [r7, #4]
20001798:	681b      	ldr	r3, [r3, #0]
2000179a:	689b      	ldr	r3, [r3, #8]
2000179c:	f403 7380 	and.w	r3, r3, #256	; 0x100
200017a0:	2b00      	cmp	r3, #0
200017a2:	d102      	bne.n	200017aa <fill_slave_tx_fifo+0xd6>
200017a4:	68fb      	ldr	r3, [r7, #12]
200017a6:	2b1f      	cmp	r3, #31
200017a8:	d9ec      	bls.n	20001784 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
200017aa:	f107 0714 	add.w	r7, r7, #20
200017ae:	46bd      	mov	sp, r7
200017b0:	bc80      	pop	{r7}
200017b2:	4770      	bx	lr

200017b4 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
200017b4:	b580      	push	{r7, lr}
200017b6:	b084      	sub	sp, #16
200017b8:	af00      	add	r7, sp, #0
200017ba:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
200017bc:	687b      	ldr	r3, [r7, #4]
200017be:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200017c2:	2b02      	cmp	r3, #2
200017c4:	d115      	bne.n	200017f2 <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200017c6:	e00c      	b.n	200017e2 <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
200017c8:	687b      	ldr	r3, [r7, #4]
200017ca:	681b      	ldr	r3, [r3, #0]
200017cc:	691b      	ldr	r3, [r3, #16]
200017ce:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
200017d0:	687b      	ldr	r3, [r7, #4]
200017d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200017d4:	2b00      	cmp	r3, #0
200017d6:	d004      	beq.n	200017e2 <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
200017d8:	687b      	ldr	r3, [r7, #4]
200017da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200017dc:	68fa      	ldr	r2, [r7, #12]
200017de:	4610      	mov	r0, r2
200017e0:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200017e2:	687b      	ldr	r3, [r7, #4]
200017e4:	681b      	ldr	r3, [r3, #0]
200017e6:	689b      	ldr	r3, [r3, #8]
200017e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
200017ec:	2b00      	cmp	r3, #0
200017ee:	d0eb      	beq.n	200017c8 <read_slave_rx_fifo+0x14>
200017f0:	e032      	b.n	20001858 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
200017f2:	687b      	ldr	r3, [r7, #4]
200017f4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200017f8:	2b01      	cmp	r3, #1
200017fa:	d125      	bne.n	20001848 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200017fc:	e017      	b.n	2000182e <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
200017fe:	687b      	ldr	r3, [r7, #4]
20001800:	681b      	ldr	r3, [r3, #0]
20001802:	691b      	ldr	r3, [r3, #16]
20001804:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
20001806:	687b      	ldr	r3, [r7, #4]
20001808:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000180a:	687b      	ldr	r3, [r7, #4]
2000180c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000180e:	429a      	cmp	r2, r3
20001810:	d207      	bcs.n	20001822 <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20001812:	687b      	ldr	r3, [r7, #4]
20001814:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20001816:	687b      	ldr	r3, [r7, #4]
20001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000181a:	4413      	add	r3, r2
2000181c:	68fa      	ldr	r2, [r7, #12]
2000181e:	b2d2      	uxtb	r2, r2
20001820:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
20001822:	687b      	ldr	r3, [r7, #4]
20001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001826:	f103 0201 	add.w	r2, r3, #1
2000182a:	687b      	ldr	r3, [r7, #4]
2000182c:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000182e:	687b      	ldr	r3, [r7, #4]
20001830:	681b      	ldr	r3, [r3, #0]
20001832:	689b      	ldr	r3, [r3, #8]
20001834:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001838:	2b00      	cmp	r3, #0
2000183a:	d0e0      	beq.n	200017fe <read_slave_rx_fifo+0x4a>
2000183c:	e00c      	b.n	20001858 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
2000183e:	687b      	ldr	r3, [r7, #4]
20001840:	681b      	ldr	r3, [r3, #0]
20001842:	691b      	ldr	r3, [r3, #16]
20001844:	60fb      	str	r3, [r7, #12]
20001846:	e000      	b.n	2000184a <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001848:	bf00      	nop
2000184a:	687b      	ldr	r3, [r7, #4]
2000184c:	681b      	ldr	r3, [r3, #0]
2000184e:	689b      	ldr	r3, [r3, #8]
20001850:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001854:	2b00      	cmp	r3, #0
20001856:	d0f2      	beq.n	2000183e <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
20001858:	f107 0710 	add.w	r7, r7, #16
2000185c:	46bd      	mov	sp, r7
2000185e:	bd80      	pop	{r7, pc}

20001860 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
20001860:	b580      	push	{r7, lr}
20001862:	b086      	sub	sp, #24
20001864:	af00      	add	r7, sp, #0
20001866:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
20001868:	687b      	ldr	r3, [r7, #4]
2000186a:	681b      	ldr	r3, [r3, #0]
2000186c:	f103 0320 	add.w	r3, r3, #32
20001870:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001872:	687a      	ldr	r2, [r7, #4]
20001874:	f641 73c4 	movw	r3, #8132	; 0x1fc4
20001878:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000187c:	429a      	cmp	r2, r3
2000187e:	d007      	beq.n	20001890 <mss_spi_isr+0x30>
20001880:	687a      	ldr	r2, [r7, #4]
20001882:	f641 7340 	movw	r3, #8000	; 0x1f40
20001886:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000188a:	429a      	cmp	r2, r3
2000188c:	d000      	beq.n	20001890 <mss_spi_isr+0x30>
2000188e:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
20001890:	693b      	ldr	r3, [r7, #16]
20001892:	681b      	ldr	r3, [r3, #0]
20001894:	f003 0302 	and.w	r3, r3, #2
20001898:	2b00      	cmp	r3, #0
2000189a:	d052      	beq.n	20001942 <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
2000189c:	687b      	ldr	r3, [r7, #4]
2000189e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200018a2:	2b02      	cmp	r3, #2
200018a4:	d115      	bne.n	200018d2 <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200018a6:	e00c      	b.n	200018c2 <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
200018a8:	687b      	ldr	r3, [r7, #4]
200018aa:	681b      	ldr	r3, [r3, #0]
200018ac:	691b      	ldr	r3, [r3, #16]
200018ae:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
200018b0:	687b      	ldr	r3, [r7, #4]
200018b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200018b4:	2b00      	cmp	r3, #0
200018b6:	d004      	beq.n	200018c2 <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
200018b8:	687b      	ldr	r3, [r7, #4]
200018ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200018bc:	68fa      	ldr	r2, [r7, #12]
200018be:	4610      	mov	r0, r2
200018c0:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200018c2:	687b      	ldr	r3, [r7, #4]
200018c4:	681b      	ldr	r3, [r3, #0]
200018c6:	689b      	ldr	r3, [r3, #8]
200018c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
200018cc:	2b00      	cmp	r3, #0
200018ce:	d0eb      	beq.n	200018a8 <mss_spi_isr+0x48>
200018d0:	e032      	b.n	20001938 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
200018d2:	687b      	ldr	r3, [r7, #4]
200018d4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200018d8:	2b01      	cmp	r3, #1
200018da:	d125      	bne.n	20001928 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200018dc:	e017      	b.n	2000190e <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
200018de:	687b      	ldr	r3, [r7, #4]
200018e0:	681b      	ldr	r3, [r3, #0]
200018e2:	691b      	ldr	r3, [r3, #16]
200018e4:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
200018e6:	687b      	ldr	r3, [r7, #4]
200018e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200018ea:	687b      	ldr	r3, [r7, #4]
200018ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
200018ee:	429a      	cmp	r2, r3
200018f0:	d207      	bcs.n	20001902 <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
200018f2:	687b      	ldr	r3, [r7, #4]
200018f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
200018f6:	687b      	ldr	r3, [r7, #4]
200018f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200018fa:	4413      	add	r3, r2
200018fc:	68fa      	ldr	r2, [r7, #12]
200018fe:	b2d2      	uxtb	r2, r2
20001900:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
20001902:	687b      	ldr	r3, [r7, #4]
20001904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001906:	f103 0201 	add.w	r2, r3, #1
2000190a:	687b      	ldr	r3, [r7, #4]
2000190c:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000190e:	687b      	ldr	r3, [r7, #4]
20001910:	681b      	ldr	r3, [r3, #0]
20001912:	689b      	ldr	r3, [r3, #8]
20001914:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001918:	2b00      	cmp	r3, #0
2000191a:	d0e0      	beq.n	200018de <mss_spi_isr+0x7e>
2000191c:	e00c      	b.n	20001938 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
2000191e:	687b      	ldr	r3, [r7, #4]
20001920:	681b      	ldr	r3, [r3, #0]
20001922:	691b      	ldr	r3, [r3, #16]
20001924:	60fb      	str	r3, [r7, #12]
20001926:	e000      	b.n	2000192a <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001928:	bf00      	nop
2000192a:	687b      	ldr	r3, [r7, #4]
2000192c:	681b      	ldr	r3, [r3, #0]
2000192e:	689b      	ldr	r3, [r3, #8]
20001930:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001934:	2b00      	cmp	r3, #0
20001936:	d0f2      	beq.n	2000191e <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20001938:	687b      	ldr	r3, [r7, #4]
2000193a:	681b      	ldr	r3, [r3, #0]
2000193c:	f04f 0202 	mov.w	r2, #2
20001940:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
20001942:	693b      	ldr	r3, [r7, #16]
20001944:	681b      	ldr	r3, [r3, #0]
20001946:	f003 0301 	and.w	r3, r3, #1
2000194a:	b2db      	uxtb	r3, r3
2000194c:	2b00      	cmp	r3, #0
2000194e:	d012      	beq.n	20001976 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20001950:	687b      	ldr	r3, [r7, #4]
20001952:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20001956:	2b02      	cmp	r3, #2
20001958:	d105      	bne.n	20001966 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
2000195a:	687b      	ldr	r3, [r7, #4]
2000195c:	681b      	ldr	r3, [r3, #0]
2000195e:	687a      	ldr	r2, [r7, #4]
20001960:	6f92      	ldr	r2, [r2, #120]	; 0x78
20001962:	615a      	str	r2, [r3, #20]
20001964:	e002      	b.n	2000196c <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
20001966:	6878      	ldr	r0, [r7, #4]
20001968:	f7ff feb4 	bl	200016d4 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
2000196c:	687b      	ldr	r3, [r7, #4]
2000196e:	681b      	ldr	r3, [r3, #0]
20001970:	f04f 0201 	mov.w	r2, #1
20001974:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
20001976:	693b      	ldr	r3, [r7, #16]
20001978:	681b      	ldr	r3, [r3, #0]
2000197a:	f003 0310 	and.w	r3, r3, #16
2000197e:	2b00      	cmp	r3, #0
20001980:	d023      	beq.n	200019ca <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
20001982:	6878      	ldr	r0, [r7, #4]
20001984:	f7ff ff16 	bl	200017b4 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
20001988:	687b      	ldr	r3, [r7, #4]
2000198a:	6a1b      	ldr	r3, [r3, #32]
2000198c:	2b00      	cmp	r3, #0
2000198e:	d00b      	beq.n	200019a8 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
20001990:	687b      	ldr	r3, [r7, #4]
20001992:	6a1b      	ldr	r3, [r3, #32]
20001994:	687a      	ldr	r2, [r7, #4]
20001996:	6a91      	ldr	r1, [r2, #40]	; 0x28
20001998:	687a      	ldr	r2, [r7, #4]
2000199a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000199c:	4608      	mov	r0, r1
2000199e:	4611      	mov	r1, r2
200019a0:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
200019a2:	6878      	ldr	r0, [r7, #4]
200019a4:	f7ff fe96 	bl	200016d4 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
200019a8:	687b      	ldr	r3, [r7, #4]
200019aa:	f04f 0201 	mov.w	r2, #1
200019ae:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
200019b0:	687b      	ldr	r3, [r7, #4]
200019b2:	681b      	ldr	r3, [r3, #0]
200019b4:	687a      	ldr	r2, [r7, #4]
200019b6:	6812      	ldr	r2, [r2, #0]
200019b8:	6a92      	ldr	r2, [r2, #40]	; 0x28
200019ba:	f022 0210 	bic.w	r2, r2, #16
200019be:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
200019c0:	687b      	ldr	r3, [r7, #4]
200019c2:	681b      	ldr	r3, [r3, #0]
200019c4:	f04f 0210 	mov.w	r2, #16
200019c8:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
200019ca:	693b      	ldr	r3, [r7, #16]
200019cc:	681b      	ldr	r3, [r3, #0]
200019ce:	f003 0304 	and.w	r3, r3, #4
200019d2:	2b00      	cmp	r3, #0
200019d4:	d00f      	beq.n	200019f6 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
200019d6:	687b      	ldr	r3, [r7, #4]
200019d8:	681b      	ldr	r3, [r3, #0]
200019da:	687a      	ldr	r2, [r7, #4]
200019dc:	6812      	ldr	r2, [r2, #0]
200019de:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200019e0:	f042 0204 	orr.w	r2, r2, #4
200019e4:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
200019e6:	6878      	ldr	r0, [r7, #4]
200019e8:	f7ff fb54 	bl	20001094 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
200019ec:	687b      	ldr	r3, [r7, #4]
200019ee:	681b      	ldr	r3, [r3, #0]
200019f0:	f04f 0204 	mov.w	r2, #4
200019f4:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
200019f6:	693b      	ldr	r3, [r7, #16]
200019f8:	681b      	ldr	r3, [r3, #0]
200019fa:	f003 0308 	and.w	r3, r3, #8
200019fe:	2b00      	cmp	r3, #0
20001a00:	d031      	beq.n	20001a66 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
20001a02:	687b      	ldr	r3, [r7, #4]
20001a04:	681b      	ldr	r3, [r3, #0]
20001a06:	687a      	ldr	r2, [r7, #4]
20001a08:	6812      	ldr	r2, [r2, #0]
20001a0a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20001a0c:	f042 0208 	orr.w	r2, r2, #8
20001a10:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20001a12:	687b      	ldr	r3, [r7, #4]
20001a14:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20001a18:	2b02      	cmp	r3, #2
20001a1a:	d113      	bne.n	20001a44 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20001a1c:	687b      	ldr	r3, [r7, #4]
20001a1e:	681a      	ldr	r2, [r3, #0]
20001a20:	687b      	ldr	r3, [r7, #4]
20001a22:	681b      	ldr	r3, [r3, #0]
20001a24:	6819      	ldr	r1, [r3, #0]
20001a26:	f240 03ff 	movw	r3, #255	; 0xff
20001a2a:	f6cf 7300 	movt	r3, #65280	; 0xff00
20001a2e:	ea01 0303 	and.w	r3, r1, r3
20001a32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20001a36:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20001a38:	687b      	ldr	r3, [r7, #4]
20001a3a:	681b      	ldr	r3, [r3, #0]
20001a3c:	687a      	ldr	r2, [r7, #4]
20001a3e:	6f92      	ldr	r2, [r2, #120]	; 0x78
20001a40:	615a      	str	r2, [r3, #20]
20001a42:	e00b      	b.n	20001a5c <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
20001a44:	687b      	ldr	r3, [r7, #4]
20001a46:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20001a4a:	2b01      	cmp	r3, #1
20001a4c:	d106      	bne.n	20001a5c <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
20001a4e:	687b      	ldr	r3, [r7, #4]
20001a50:	f04f 0200 	mov.w	r2, #0
20001a54:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
20001a56:	6878      	ldr	r0, [r7, #4]
20001a58:	f7ff fe3c 	bl	200016d4 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
20001a5c:	687b      	ldr	r3, [r7, #4]
20001a5e:	681b      	ldr	r3, [r3, #0]
20001a60:	f04f 0208 	mov.w	r2, #8
20001a64:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
20001a66:	693b      	ldr	r3, [r7, #16]
20001a68:	681b      	ldr	r3, [r3, #0]
20001a6a:	f003 0320 	and.w	r3, r3, #32
20001a6e:	2b00      	cmp	r3, #0
20001a70:	d049      	beq.n	20001b06 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
20001a72:	6878      	ldr	r0, [r7, #4]
20001a74:	f7ff fe9e 	bl	200017b4 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20001a78:	687b      	ldr	r3, [r7, #4]
20001a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001a7c:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
20001a7e:	687b      	ldr	r3, [r7, #4]
20001a80:	6a1b      	ldr	r3, [r3, #32]
20001a82:	2b00      	cmp	r3, #0
20001a84:	d01c      	beq.n	20001ac0 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
20001a86:	687b      	ldr	r3, [r7, #4]
20001a88:	f04f 0200 	mov.w	r2, #0
20001a8c:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
20001a8e:	687b      	ldr	r3, [r7, #4]
20001a90:	f04f 0200 	mov.w	r2, #0
20001a94:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
20001a96:	687b      	ldr	r3, [r7, #4]
20001a98:	f04f 0200 	mov.w	r2, #0
20001a9c:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
20001a9e:	687b      	ldr	r3, [r7, #4]
20001aa0:	f04f 0200 	mov.w	r2, #0
20001aa4:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20001aa6:	687b      	ldr	r3, [r7, #4]
20001aa8:	681b      	ldr	r3, [r3, #0]
20001aaa:	f04f 0210 	mov.w	r2, #16
20001aae:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
20001ab0:	687b      	ldr	r3, [r7, #4]
20001ab2:	681b      	ldr	r3, [r3, #0]
20001ab4:	687a      	ldr	r2, [r7, #4]
20001ab6:	6812      	ldr	r2, [r2, #0]
20001ab8:	6a92      	ldr	r2, [r2, #40]	; 0x28
20001aba:	f042 0210 	orr.w	r2, r2, #16
20001abe:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
20001ac0:	687b      	ldr	r3, [r7, #4]
20001ac2:	f04f 0200 	mov.w	r2, #0
20001ac6:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20001ac8:	687b      	ldr	r3, [r7, #4]
20001aca:	681b      	ldr	r3, [r3, #0]
20001acc:	687a      	ldr	r2, [r7, #4]
20001ace:	6812      	ldr	r2, [r2, #0]
20001ad0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20001ad2:	f042 020c 	orr.w	r2, r2, #12
20001ad6:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
20001ad8:	6878      	ldr	r0, [r7, #4]
20001ada:	f7ff fdfb 	bl	200016d4 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
20001ade:	687b      	ldr	r3, [r7, #4]
20001ae0:	f04f 0200 	mov.w	r2, #0
20001ae4:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
20001ae6:	687b      	ldr	r3, [r7, #4]
20001ae8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20001aea:	2b00      	cmp	r3, #0
20001aec:	d006      	beq.n	20001afc <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
20001aee:	687b      	ldr	r3, [r7, #4]
20001af0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20001af2:	687a      	ldr	r2, [r7, #4]
20001af4:	6a92      	ldr	r2, [r2, #40]	; 0x28
20001af6:	4610      	mov	r0, r2
20001af8:	6979      	ldr	r1, [r7, #20]
20001afa:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
20001afc:	687b      	ldr	r3, [r7, #4]
20001afe:	681b      	ldr	r3, [r3, #0]
20001b00:	f04f 0220 	mov.w	r2, #32
20001b04:	60da      	str	r2, [r3, #12]
    }
}
20001b06:	f107 0718 	add.w	r7, r7, #24
20001b0a:	46bd      	mov	sp, r7
20001b0c:	bd80      	pop	{r7, pc}
20001b0e:	bf00      	nop

20001b10 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
20001b10:	4668      	mov	r0, sp
20001b12:	f020 0107 	bic.w	r1, r0, #7
20001b16:	468d      	mov	sp, r1
20001b18:	b589      	push	{r0, r3, r7, lr}
20001b1a:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
20001b1c:	f641 70c4 	movw	r0, #8132	; 0x1fc4
20001b20:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b24:	f7ff fe9c 	bl	20001860 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
20001b28:	f04f 000c 	mov.w	r0, #12
20001b2c:	f7ff f9fa 	bl	20000f24 <NVIC_ClearPendingIRQ>
}
20001b30:	46bd      	mov	sp, r7
20001b32:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001b36:	4685      	mov	sp, r0
20001b38:	4770      	bx	lr
20001b3a:	bf00      	nop

20001b3c <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
20001b3c:	4668      	mov	r0, sp
20001b3e:	f020 0107 	bic.w	r1, r0, #7
20001b42:	468d      	mov	sp, r1
20001b44:	b589      	push	{r0, r3, r7, lr}
20001b46:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
20001b48:	f641 7040 	movw	r0, #8000	; 0x1f40
20001b4c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b50:	f7ff fe86 	bl	20001860 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
20001b54:	f04f 000d 	mov.w	r0, #13
20001b58:	f7ff f9e4 	bl	20000f24 <NVIC_ClearPendingIRQ>
}
20001b5c:	46bd      	mov	sp, r7
20001b5e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001b62:	4685      	mov	sp, r0
20001b64:	4770      	bx	lr
20001b66:	bf00      	nop

20001b68 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20001b68:	b480      	push	{r7}
20001b6a:	b083      	sub	sp, #12
20001b6c:	af00      	add	r7, sp, #0
20001b6e:	4603      	mov	r3, r0
20001b70:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001b72:	f24e 1300 	movw	r3, #57600	; 0xe100
20001b76:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001b7a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001b7e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001b82:	88f9      	ldrh	r1, [r7, #6]
20001b84:	f001 011f 	and.w	r1, r1, #31
20001b88:	f04f 0001 	mov.w	r0, #1
20001b8c:	fa00 f101 	lsl.w	r1, r0, r1
20001b90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001b94:	f107 070c 	add.w	r7, r7, #12
20001b98:	46bd      	mov	sp, r7
20001b9a:	bc80      	pop	{r7}
20001b9c:	4770      	bx	lr
20001b9e:	bf00      	nop

20001ba0 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001ba0:	b480      	push	{r7}
20001ba2:	b083      	sub	sp, #12
20001ba4:	af00      	add	r7, sp, #0
20001ba6:	4603      	mov	r3, r0
20001ba8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001baa:	f24e 1300 	movw	r3, #57600	; 0xe100
20001bae:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001bb2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001bb6:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001bba:	88f9      	ldrh	r1, [r7, #6]
20001bbc:	f001 011f 	and.w	r1, r1, #31
20001bc0:	f04f 0001 	mov.w	r0, #1
20001bc4:	fa00 f101 	lsl.w	r1, r0, r1
20001bc8:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001bcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001bd0:	f107 070c 	add.w	r7, r7, #12
20001bd4:	46bd      	mov	sp, r7
20001bd6:	bc80      	pop	{r7}
20001bd8:	4770      	bx	lr
20001bda:	bf00      	nop

20001bdc <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
20001bdc:	b480      	push	{r7}
20001bde:	b085      	sub	sp, #20
20001be0:	af00      	add	r7, sp, #0
20001be2:	4603      	mov	r3, r0
20001be4:	6039      	str	r1, [r7, #0]
20001be6:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20001be8:	79fb      	ldrb	r3, [r7, #7]
20001bea:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20001bec:	68fb      	ldr	r3, [r7, #12]
20001bee:	2b1f      	cmp	r3, #31
20001bf0:	d900      	bls.n	20001bf4 <MSS_GPIO_config+0x18>
20001bf2:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
20001bf4:	68fb      	ldr	r3, [r7, #12]
20001bf6:	2b1f      	cmp	r3, #31
20001bf8:	d808      	bhi.n	20001c0c <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
20001bfa:	68fa      	ldr	r2, [r7, #12]
20001bfc:	f641 633c 	movw	r3, #7740	; 0x1e3c
20001c00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20001c08:	683a      	ldr	r2, [r7, #0]
20001c0a:	601a      	str	r2, [r3, #0]
    }
}
20001c0c:	f107 0714 	add.w	r7, r7, #20
20001c10:	46bd      	mov	sp, r7
20001c12:	bc80      	pop	{r7}
20001c14:	4770      	bx	lr
20001c16:	bf00      	nop

20001c18 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
20001c18:	b480      	push	{r7}
20001c1a:	b085      	sub	sp, #20
20001c1c:	af00      	add	r7, sp, #0
20001c1e:	4602      	mov	r2, r0
20001c20:	460b      	mov	r3, r1
20001c22:	71fa      	strb	r2, [r7, #7]
20001c24:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
20001c26:	79fb      	ldrb	r3, [r7, #7]
20001c28:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20001c2a:	68fb      	ldr	r3, [r7, #12]
20001c2c:	2b1f      	cmp	r3, #31
20001c2e:	d900      	bls.n	20001c32 <MSS_GPIO_set_output+0x1a>
20001c30:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20001c32:	68fb      	ldr	r3, [r7, #12]
20001c34:	2b1f      	cmp	r3, #31
20001c36:	d809      	bhi.n	20001c4c <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
20001c38:	f240 0300 	movw	r3, #0
20001c3c:	f2c4 2326 	movt	r3, #16934	; 0x4226
20001c40:	68fa      	ldr	r2, [r7, #12]
20001c42:	79b9      	ldrb	r1, [r7, #6]
20001c44:	f502 6288 	add.w	r2, r2, #1088	; 0x440
20001c48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
20001c4c:	f107 0714 	add.w	r7, r7, #20
20001c50:	46bd      	mov	sp, r7
20001c52:	bc80      	pop	{r7}
20001c54:	4770      	bx	lr
20001c56:	bf00      	nop

20001c58 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
20001c58:	b580      	push	{r7, lr}
20001c5a:	b084      	sub	sp, #16
20001c5c:	af00      	add	r7, sp, #0
20001c5e:	4603      	mov	r3, r0
20001c60:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
20001c62:	79fb      	ldrb	r3, [r7, #7]
20001c64:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20001c66:	68fb      	ldr	r3, [r7, #12]
20001c68:	2b1f      	cmp	r3, #31
20001c6a:	d900      	bls.n	20001c6e <MSS_GPIO_enable_irq+0x16>
20001c6c:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20001c6e:	68fb      	ldr	r3, [r7, #12]
20001c70:	2b1f      	cmp	r3, #31
20001c72:	d81e      	bhi.n	20001cb2 <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
20001c74:	68fa      	ldr	r2, [r7, #12]
20001c76:	f641 633c 	movw	r3, #7740	; 0x1e3c
20001c7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20001c82:	681b      	ldr	r3, [r3, #0]
20001c84:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
20001c86:	68fa      	ldr	r2, [r7, #12]
20001c88:	f641 633c 	movw	r3, #7740	; 0x1e3c
20001c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20001c94:	68ba      	ldr	r2, [r7, #8]
20001c96:	f042 0208 	orr.w	r2, r2, #8
20001c9a:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
20001c9c:	68fa      	ldr	r2, [r7, #12]
20001c9e:	f641 63bc 	movw	r3, #7868	; 0x1ebc
20001ca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ca6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20001caa:	b21b      	sxth	r3, r3
20001cac:	4618      	mov	r0, r3
20001cae:	f7ff ff5b 	bl	20001b68 <NVIC_EnableIRQ>
    }
}
20001cb2:	f107 0710 	add.w	r7, r7, #16
20001cb6:	46bd      	mov	sp, r7
20001cb8:	bd80      	pop	{r7, pc}
20001cba:	bf00      	nop

20001cbc <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
20001cbc:	b580      	push	{r7, lr}
20001cbe:	b084      	sub	sp, #16
20001cc0:	af00      	add	r7, sp, #0
20001cc2:	4603      	mov	r3, r0
20001cc4:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20001cc6:	79fb      	ldrb	r3, [r7, #7]
20001cc8:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20001cca:	68fb      	ldr	r3, [r7, #12]
20001ccc:	2b1f      	cmp	r3, #31
20001cce:	d900      	bls.n	20001cd2 <MSS_GPIO_clear_irq+0x16>
20001cd0:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20001cd2:	68fb      	ldr	r3, [r7, #12]
20001cd4:	2b1f      	cmp	r3, #31
20001cd6:	d815      	bhi.n	20001d04 <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
20001cd8:	f243 0300 	movw	r3, #12288	; 0x3000
20001cdc:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001ce0:	68fa      	ldr	r2, [r7, #12]
20001ce2:	f04f 0101 	mov.w	r1, #1
20001ce6:	fa01 f202 	lsl.w	r2, r1, r2
20001cea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
20001cee:	68fa      	ldr	r2, [r7, #12]
20001cf0:	f641 63bc 	movw	r3, #7868	; 0x1ebc
20001cf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cf8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20001cfc:	b21b      	sxth	r3, r3
20001cfe:	4618      	mov	r0, r3
20001d00:	f7ff ff4e 	bl	20001ba0 <NVIC_ClearPendingIRQ>
    }
}
20001d04:	f107 0710 	add.w	r7, r7, #16
20001d08:	46bd      	mov	sp, r7
20001d0a:	bd80      	pop	{r7, pc}

20001d0c <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20001d0c:	b480      	push	{r7}
20001d0e:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20001d10:	46bd      	mov	sp, r7
20001d12:	bc80      	pop	{r7}
20001d14:	4770      	bx	lr
20001d16:	bf00      	nop

20001d18 <__libc_init_array>:
20001d18:	b570      	push	{r4, r5, r6, lr}
20001d1a:	f641 7614 	movw	r6, #7956	; 0x1f14
20001d1e:	f641 7514 	movw	r5, #7956	; 0x1f14
20001d22:	f2c2 0600 	movt	r6, #8192	; 0x2000
20001d26:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001d2a:	1b76      	subs	r6, r6, r5
20001d2c:	10b6      	asrs	r6, r6, #2
20001d2e:	d006      	beq.n	20001d3e <__libc_init_array+0x26>
20001d30:	2400      	movs	r4, #0
20001d32:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20001d36:	3401      	adds	r4, #1
20001d38:	4798      	blx	r3
20001d3a:	42a6      	cmp	r6, r4
20001d3c:	d8f9      	bhi.n	20001d32 <__libc_init_array+0x1a>
20001d3e:	f641 7514 	movw	r5, #7956	; 0x1f14
20001d42:	f641 7618 	movw	r6, #7960	; 0x1f18
20001d46:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001d4a:	f2c2 0600 	movt	r6, #8192	; 0x2000
20001d4e:	1b76      	subs	r6, r6, r5
20001d50:	f000 f8d4 	bl	20001efc <_init>
20001d54:	10b6      	asrs	r6, r6, #2
20001d56:	d006      	beq.n	20001d66 <__libc_init_array+0x4e>
20001d58:	2400      	movs	r4, #0
20001d5a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20001d5e:	3401      	adds	r4, #1
20001d60:	4798      	blx	r3
20001d62:	42a6      	cmp	r6, r4
20001d64:	d8f9      	bhi.n	20001d5a <__libc_init_array+0x42>
20001d66:	bd70      	pop	{r4, r5, r6, pc}

20001d68 <memset>:
20001d68:	2a03      	cmp	r2, #3
20001d6a:	b2c9      	uxtb	r1, r1
20001d6c:	b430      	push	{r4, r5}
20001d6e:	d807      	bhi.n	20001d80 <memset+0x18>
20001d70:	b122      	cbz	r2, 20001d7c <memset+0x14>
20001d72:	2300      	movs	r3, #0
20001d74:	54c1      	strb	r1, [r0, r3]
20001d76:	3301      	adds	r3, #1
20001d78:	4293      	cmp	r3, r2
20001d7a:	d1fb      	bne.n	20001d74 <memset+0xc>
20001d7c:	bc30      	pop	{r4, r5}
20001d7e:	4770      	bx	lr
20001d80:	eb00 0c02 	add.w	ip, r0, r2
20001d84:	4603      	mov	r3, r0
20001d86:	e001      	b.n	20001d8c <memset+0x24>
20001d88:	f803 1c01 	strb.w	r1, [r3, #-1]
20001d8c:	f003 0403 	and.w	r4, r3, #3
20001d90:	461a      	mov	r2, r3
20001d92:	3301      	adds	r3, #1
20001d94:	2c00      	cmp	r4, #0
20001d96:	d1f7      	bne.n	20001d88 <memset+0x20>
20001d98:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20001d9c:	ebc2 040c 	rsb	r4, r2, ip
20001da0:	fb03 f301 	mul.w	r3, r3, r1
20001da4:	e01f      	b.n	20001de6 <memset+0x7e>
20001da6:	f842 3c40 	str.w	r3, [r2, #-64]
20001daa:	f842 3c3c 	str.w	r3, [r2, #-60]
20001dae:	f842 3c38 	str.w	r3, [r2, #-56]
20001db2:	f842 3c34 	str.w	r3, [r2, #-52]
20001db6:	f842 3c30 	str.w	r3, [r2, #-48]
20001dba:	f842 3c2c 	str.w	r3, [r2, #-44]
20001dbe:	f842 3c28 	str.w	r3, [r2, #-40]
20001dc2:	f842 3c24 	str.w	r3, [r2, #-36]
20001dc6:	f842 3c20 	str.w	r3, [r2, #-32]
20001dca:	f842 3c1c 	str.w	r3, [r2, #-28]
20001dce:	f842 3c18 	str.w	r3, [r2, #-24]
20001dd2:	f842 3c14 	str.w	r3, [r2, #-20]
20001dd6:	f842 3c10 	str.w	r3, [r2, #-16]
20001dda:	f842 3c0c 	str.w	r3, [r2, #-12]
20001dde:	f842 3c08 	str.w	r3, [r2, #-8]
20001de2:	f842 3c04 	str.w	r3, [r2, #-4]
20001de6:	4615      	mov	r5, r2
20001de8:	3240      	adds	r2, #64	; 0x40
20001dea:	2c3f      	cmp	r4, #63	; 0x3f
20001dec:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20001df0:	dcd9      	bgt.n	20001da6 <memset+0x3e>
20001df2:	462a      	mov	r2, r5
20001df4:	ebc5 040c 	rsb	r4, r5, ip
20001df8:	e007      	b.n	20001e0a <memset+0xa2>
20001dfa:	f842 3c10 	str.w	r3, [r2, #-16]
20001dfe:	f842 3c0c 	str.w	r3, [r2, #-12]
20001e02:	f842 3c08 	str.w	r3, [r2, #-8]
20001e06:	f842 3c04 	str.w	r3, [r2, #-4]
20001e0a:	4615      	mov	r5, r2
20001e0c:	3210      	adds	r2, #16
20001e0e:	2c0f      	cmp	r4, #15
20001e10:	f1a4 0410 	sub.w	r4, r4, #16
20001e14:	dcf1      	bgt.n	20001dfa <memset+0x92>
20001e16:	462a      	mov	r2, r5
20001e18:	ebc5 050c 	rsb	r5, r5, ip
20001e1c:	e001      	b.n	20001e22 <memset+0xba>
20001e1e:	f842 3c04 	str.w	r3, [r2, #-4]
20001e22:	4614      	mov	r4, r2
20001e24:	3204      	adds	r2, #4
20001e26:	2d03      	cmp	r5, #3
20001e28:	f1a5 0504 	sub.w	r5, r5, #4
20001e2c:	dcf7      	bgt.n	20001e1e <memset+0xb6>
20001e2e:	e001      	b.n	20001e34 <memset+0xcc>
20001e30:	f804 1b01 	strb.w	r1, [r4], #1
20001e34:	4564      	cmp	r4, ip
20001e36:	d3fb      	bcc.n	20001e30 <memset+0xc8>
20001e38:	e7a0      	b.n	20001d7c <memset+0x14>
20001e3a:	bf00      	nop

20001e3c <g_config_reg_lut>:
20001e3c:	3000 4001 3004 4001 3008 4001 300c 4001     .0.@.0.@.0.@.0.@
20001e4c:	3010 4001 3014 4001 3018 4001 301c 4001     .0.@.0.@.0.@.0.@
20001e5c:	3020 4001 3024 4001 3028 4001 302c 4001      0.@$0.@(0.@,0.@
20001e6c:	3030 4001 3034 4001 3038 4001 303c 4001     00.@40.@80.@<0.@
20001e7c:	3040 4001 3044 4001 3048 4001 304c 4001     @0.@D0.@H0.@L0.@
20001e8c:	3050 4001 3054 4001 3058 4001 305c 4001     P0.@T0.@X0.@\0.@
20001e9c:	3060 4001 3064 4001 3068 4001 306c 4001     `0.@d0.@h0.@l0.@
20001eac:	3070 4001 3074 4001 3078 4001 307c 4001     p0.@t0.@x0.@|0.@

20001ebc <g_gpio_irqn_lut>:
20001ebc:	0020 0021 0022 0023 0024 0025 0026 0027      .!.".#.$.%.&.'.
20001ecc:	0028 0029 002a 002b 002c 002d 002e 002f     (.).*.+.,.-.../.
20001edc:	0030 0031 0032 0033 0034 0035 0036 0037     0.1.2.3.4.5.6.7.
20001eec:	0038 0039 003a 003b 003c 003d 003e 003f     8.9.:.;.<.=.>.?.

20001efc <_init>:
20001efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20001efe:	bf00      	nop
20001f00:	bcf8      	pop	{r3, r4, r5, r6, r7}
20001f02:	bc08      	pop	{r3}
20001f04:	469e      	mov	lr, r3
20001f06:	4770      	bx	lr

20001f08 <_fini>:
20001f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20001f0a:	bf00      	nop
20001f0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
20001f0e:	bc08      	pop	{r3}
20001f10:	469e      	mov	lr, r3
20001f12:	4770      	bx	lr

20001f14 <__frame_dummy_init_array_entry>:
20001f14:	0485 2000                                   ... 

20001f18 <__do_global_dtors_aux_fini_array_entry>:
20001f18:	0471 2000                                   q.. 
