# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Full Version
# Date created = 16:03:48  June 12, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		curriculum_design_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY CPU
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:03:48  JUNE 12, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ALU -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ALU -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -entity ALU -section_id Top
set_location_assignment PIN_AE12 -to switch
set_location_assignment PIN_AD10 -to reset
set_location_assignment PIN_W25 -to RQT1[0]
set_location_assignment PIN_V23 -to RQT1[1]
set_location_assignment PIN_W24 -to RQT1[2]
set_location_assignment PIN_W22 -to RQT1[3]
set_location_assignment PIN_Y24 -to RQT1[4]
set_location_assignment PIN_Y23 -to RQT1[5]
set_location_assignment PIN_AA24 -to RQT1[6]
set_location_assignment PIN_AA25 -to RQT2[0]
set_location_assignment PIN_AA26 -to RQT2[1]
set_location_assignment PIN_AB26 -to RQT2[2]
set_location_assignment PIN_AB27 -to RQT2[3]
set_location_assignment PIN_Y27 -to RQT2[4]
set_location_assignment PIN_AA28 -to RQT2[5]
set_location_assignment PIN_V25 -to RQT2[6]
set_location_assignment PIN_AC30 -to RQS1[0]
set_location_assignment PIN_AC29 -to RQS1[1]
set_location_assignment PIN_AD30 -to RQS1[2]
set_location_assignment PIN_AC28 -to RQS1[3]
set_location_assignment PIN_AD29 -to RQS1[4]
set_location_assignment PIN_AE29 -to RQS1[5]
set_location_assignment PIN_AB23 -to RQS1[6]
set_location_assignment PIN_AB22 -to RQS2[0]
set_location_assignment PIN_AB25 -to RQS2[1]
set_location_assignment PIN_AB28 -to RQS2[2]
set_location_assignment PIN_AC25 -to RQS2[3]
set_location_assignment PIN_AD25 -to RQS2[4]
set_location_assignment PIN_AC27 -to RQS2[5]
set_location_assignment PIN_AD26 -to RQS2[6]
set_location_assignment PIN_AH28 -to RQF1[0]
set_location_assignment PIN_AG28 -to RQF1[1]
set_location_assignment PIN_AF28 -to RQF1[2]
set_location_assignment PIN_AG27 -to RQF1[3]
set_location_assignment PIN_AE28 -to RQF1[4]
set_location_assignment PIN_AE27 -to RQF1[5]
set_location_assignment PIN_AE26 -to RQF1[6]
set_location_assignment PIN_AD27 -to RQF2[0]
set_location_assignment PIN_AF30 -to RQF2[1]
set_location_assignment PIN_AF29 -to RQF2[2]
set_location_assignment PIN_AG30 -to RQF2[3]
set_location_assignment PIN_AH30 -to RQF2[4]
set_location_assignment PIN_AH29 -to RQF2[5]
set_location_assignment PIN_AJ29 -to RQF2[6]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity ALU -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DESIGN -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DESIGN -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -entity DESIGN -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DESIGN -section_id Top
set_location_assignment PIN_AA15 -to clock
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name SOURCE_FILE room.cmp
set_global_assignment -name SOURCE_FILE raam.cmp
set_global_assignment -name QIP_FILE room.qip
set_global_assignment -name QIP_FILE raam.qip
set_global_assignment -name VHDL_FILE room.vhd
set_global_assignment -name VHDL_FILE raam.vhd
set_global_assignment -name VHDL_FILE muxop2to1.vhd
set_global_assignment -name VHDL_FILE mun2to1.vhd
set_global_assignment -name VHDL_FILE CPU.vhd
set_global_assignment -name VHDL_FILE R3.vhd
set_global_assignment -name VHDL_FILE R2.vhd
set_global_assignment -name VHDL_FILE R1.vhd
set_global_assignment -name VHDL_FILE R0.vhd
set_global_assignment -name VHDL_FILE mux4to1.vhd
set_global_assignment -name VHDL_FILE decd1to4.vhd
set_global_assignment -name VHDL_FILE design.vhd
set_global_assignment -name SOURCE_FILE rooooom.cmp
set_global_assignment -name SOURCE_FILE raaaaam.cmp
set_global_assignment -name SOURCE_FILE muxop2to1.cmp
set_global_assignment -name SOURCE_FILE mun2to1.cmp
set_global_assignment -name VHDL_FILE jicunqi.vhd
set_global_assignment -name VHDL_FILE decoder.vhd
set_global_assignment -name VHDL_FILE PC.vhd
set_global_assignment -name VHDL_FILE seg7_16b.vhd
set_global_assignment -name VHDL_FILE ALU_16b.vhd
set_global_assignment -name VHDL_FILE extend.vhd
set_global_assignment -name VHDL_FILE decoder0000.vhd
set_global_assignment -name QIP_FILE mun2to1.qip
set_global_assignment -name QIP_FILE muxop2to1.qip
set_global_assignment -name QIP_FILE rooooom.qip
set_global_assignment -name QIP_FILE raaaaam.qip
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top