
stm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b730  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e8  0800b8d0  0800b8d0  0000c8d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bdb8  0800bdb8  0000d1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bdb8  0800bdb8  0000cdb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bdc0  0800bdc0  0000d1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bdc0  0800bdc0  0000cdc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bdc4  0800bdc4  0000cdc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800bdc8  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004398  200001dc  0800bfa4  0000d1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004574  0800bfa4  0000d574  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d3b7  00000000  00000000  0000d20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004c82  00000000  00000000  0002a5c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018b8  00000000  00000000  0002f248  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012ff  00000000  00000000  00030b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cc01  00000000  00000000  00031dff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022e18  00000000  00000000  0004ea00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009cec1  00000000  00000000  00071818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010e6d9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000753c  00000000  00000000  0010e71c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  00115c58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b8b8 	.word	0x0800b8b8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	0800b8b8 	.word	0x0800b8b8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2uiz>:
 8000b2c:	004a      	lsls	r2, r1, #1
 8000b2e:	d211      	bcs.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b34:	d211      	bcs.n	8000b5a <__aeabi_d2uiz+0x2e>
 8000b36:	d50d      	bpl.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b38:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d40e      	bmi.n	8000b60 <__aeabi_d2uiz+0x34>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5e:	d102      	bne.n	8000b66 <__aeabi_d2uiz+0x3a>
 8000b60:	f04f 30ff 	mov.w	r0, #4294967295
 8000b64:	4770      	bx	lr
 8000b66:	f04f 0000 	mov.w	r0, #0
 8000b6a:	4770      	bx	lr

08000b6c <__aeabi_d2f>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b74:	bf24      	itt	cs
 8000b76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b7e:	d90d      	bls.n	8000b9c <__aeabi_d2f+0x30>
 8000b80:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b8c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b94:	bf08      	it	eq
 8000b96:	f020 0001 	biceq.w	r0, r0, #1
 8000b9a:	4770      	bx	lr
 8000b9c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ba0:	d121      	bne.n	8000be6 <__aeabi_d2f+0x7a>
 8000ba2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ba6:	bfbc      	itt	lt
 8000ba8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bac:	4770      	bxlt	lr
 8000bae:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bb2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bb6:	f1c2 0218 	rsb	r2, r2, #24
 8000bba:	f1c2 0c20 	rsb	ip, r2, #32
 8000bbe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bc2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bc6:	bf18      	it	ne
 8000bc8:	f040 0001 	orrne.w	r0, r0, #1
 8000bcc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bd4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bd8:	ea40 000c 	orr.w	r0, r0, ip
 8000bdc:	fa23 f302 	lsr.w	r3, r3, r2
 8000be0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000be4:	e7cc      	b.n	8000b80 <__aeabi_d2f+0x14>
 8000be6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bea:	d107      	bne.n	8000bfc <__aeabi_d2f+0x90>
 8000bec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bf0:	bf1e      	ittt	ne
 8000bf2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bf6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bfa:	4770      	bxne	lr
 8000bfc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c00:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c04:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop

08000c0c <__aeabi_uldivmod>:
 8000c0c:	b953      	cbnz	r3, 8000c24 <__aeabi_uldivmod+0x18>
 8000c0e:	b94a      	cbnz	r2, 8000c24 <__aeabi_uldivmod+0x18>
 8000c10:	2900      	cmp	r1, #0
 8000c12:	bf08      	it	eq
 8000c14:	2800      	cmpeq	r0, #0
 8000c16:	bf1c      	itt	ne
 8000c18:	f04f 31ff 	movne.w	r1, #4294967295
 8000c1c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c20:	f000 b9be 	b.w	8000fa0 <__aeabi_idiv0>
 8000c24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c2c:	f000 f83c 	bl	8000ca8 <__udivmoddi4>
 8000c30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c38:	b004      	add	sp, #16
 8000c3a:	4770      	bx	lr

08000c3c <__aeabi_d2lz>:
 8000c3c:	b538      	push	{r3, r4, r5, lr}
 8000c3e:	2200      	movs	r2, #0
 8000c40:	2300      	movs	r3, #0
 8000c42:	4604      	mov	r4, r0
 8000c44:	460d      	mov	r5, r1
 8000c46:	f7ff ff49 	bl	8000adc <__aeabi_dcmplt>
 8000c4a:	b928      	cbnz	r0, 8000c58 <__aeabi_d2lz+0x1c>
 8000c4c:	4620      	mov	r0, r4
 8000c4e:	4629      	mov	r1, r5
 8000c50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c54:	f000 b80a 	b.w	8000c6c <__aeabi_d2ulz>
 8000c58:	4620      	mov	r0, r4
 8000c5a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c5e:	f000 f805 	bl	8000c6c <__aeabi_d2ulz>
 8000c62:	4240      	negs	r0, r0
 8000c64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c68:	bd38      	pop	{r3, r4, r5, pc}
 8000c6a:	bf00      	nop

08000c6c <__aeabi_d2ulz>:
 8000c6c:	b5d0      	push	{r4, r6, r7, lr}
 8000c6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca0 <__aeabi_d2ulz+0x34>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	4606      	mov	r6, r0
 8000c74:	460f      	mov	r7, r1
 8000c76:	f7ff fcbf 	bl	80005f8 <__aeabi_dmul>
 8000c7a:	f7ff ff57 	bl	8000b2c <__aeabi_d2uiz>
 8000c7e:	4604      	mov	r4, r0
 8000c80:	f7ff fc40 	bl	8000504 <__aeabi_ui2d>
 8000c84:	4b07      	ldr	r3, [pc, #28]	@ (8000ca4 <__aeabi_d2ulz+0x38>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	f7ff fcb6 	bl	80005f8 <__aeabi_dmul>
 8000c8c:	4602      	mov	r2, r0
 8000c8e:	460b      	mov	r3, r1
 8000c90:	4630      	mov	r0, r6
 8000c92:	4639      	mov	r1, r7
 8000c94:	f7ff faf8 	bl	8000288 <__aeabi_dsub>
 8000c98:	f7ff ff48 	bl	8000b2c <__aeabi_d2uiz>
 8000c9c:	4621      	mov	r1, r4
 8000c9e:	bdd0      	pop	{r4, r6, r7, pc}
 8000ca0:	3df00000 	.word	0x3df00000
 8000ca4:	41f00000 	.word	0x41f00000

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	468e      	mov	lr, r1
 8000cb0:	4604      	mov	r4, r0
 8000cb2:	4688      	mov	r8, r1
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d14a      	bne.n	8000d4e <__udivmoddi4+0xa6>
 8000cb8:	428a      	cmp	r2, r1
 8000cba:	4617      	mov	r7, r2
 8000cbc:	d962      	bls.n	8000d84 <__udivmoddi4+0xdc>
 8000cbe:	fab2 f682 	clz	r6, r2
 8000cc2:	b14e      	cbz	r6, 8000cd8 <__udivmoddi4+0x30>
 8000cc4:	f1c6 0320 	rsb	r3, r6, #32
 8000cc8:	fa01 f806 	lsl.w	r8, r1, r6
 8000ccc:	fa20 f303 	lsr.w	r3, r0, r3
 8000cd0:	40b7      	lsls	r7, r6
 8000cd2:	ea43 0808 	orr.w	r8, r3, r8
 8000cd6:	40b4      	lsls	r4, r6
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	fa1f fc87 	uxth.w	ip, r7
 8000ce0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ce4:	0c23      	lsrs	r3, r4, #16
 8000ce6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cee:	fb01 f20c 	mul.w	r2, r1, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d909      	bls.n	8000d0a <__udivmoddi4+0x62>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cfc:	f080 80ea 	bcs.w	8000ed4 <__udivmoddi4+0x22c>
 8000d00:	429a      	cmp	r2, r3
 8000d02:	f240 80e7 	bls.w	8000ed4 <__udivmoddi4+0x22c>
 8000d06:	3902      	subs	r1, #2
 8000d08:	443b      	add	r3, r7
 8000d0a:	1a9a      	subs	r2, r3, r2
 8000d0c:	b2a3      	uxth	r3, r4
 8000d0e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d12:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d1e:	459c      	cmp	ip, r3
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0x8e>
 8000d22:	18fb      	adds	r3, r7, r3
 8000d24:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d28:	f080 80d6 	bcs.w	8000ed8 <__udivmoddi4+0x230>
 8000d2c:	459c      	cmp	ip, r3
 8000d2e:	f240 80d3 	bls.w	8000ed8 <__udivmoddi4+0x230>
 8000d32:	443b      	add	r3, r7
 8000d34:	3802      	subs	r0, #2
 8000d36:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d3a:	eba3 030c 	sub.w	r3, r3, ip
 8000d3e:	2100      	movs	r1, #0
 8000d40:	b11d      	cbz	r5, 8000d4a <__udivmoddi4+0xa2>
 8000d42:	40f3      	lsrs	r3, r6
 8000d44:	2200      	movs	r2, #0
 8000d46:	e9c5 3200 	strd	r3, r2, [r5]
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d905      	bls.n	8000d5e <__udivmoddi4+0xb6>
 8000d52:	b10d      	cbz	r5, 8000d58 <__udivmoddi4+0xb0>
 8000d54:	e9c5 0100 	strd	r0, r1, [r5]
 8000d58:	2100      	movs	r1, #0
 8000d5a:	4608      	mov	r0, r1
 8000d5c:	e7f5      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000d5e:	fab3 f183 	clz	r1, r3
 8000d62:	2900      	cmp	r1, #0
 8000d64:	d146      	bne.n	8000df4 <__udivmoddi4+0x14c>
 8000d66:	4573      	cmp	r3, lr
 8000d68:	d302      	bcc.n	8000d70 <__udivmoddi4+0xc8>
 8000d6a:	4282      	cmp	r2, r0
 8000d6c:	f200 8105 	bhi.w	8000f7a <__udivmoddi4+0x2d2>
 8000d70:	1a84      	subs	r4, r0, r2
 8000d72:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d76:	2001      	movs	r0, #1
 8000d78:	4690      	mov	r8, r2
 8000d7a:	2d00      	cmp	r5, #0
 8000d7c:	d0e5      	beq.n	8000d4a <__udivmoddi4+0xa2>
 8000d7e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d82:	e7e2      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000d84:	2a00      	cmp	r2, #0
 8000d86:	f000 8090 	beq.w	8000eaa <__udivmoddi4+0x202>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	f040 80a4 	bne.w	8000edc <__udivmoddi4+0x234>
 8000d94:	1a8a      	subs	r2, r1, r2
 8000d96:	0c03      	lsrs	r3, r0, #16
 8000d98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d9c:	b280      	uxth	r0, r0
 8000d9e:	b2bc      	uxth	r4, r7
 8000da0:	2101      	movs	r1, #1
 8000da2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000da6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000daa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dae:	fb04 f20c 	mul.w	r2, r4, ip
 8000db2:	429a      	cmp	r2, r3
 8000db4:	d907      	bls.n	8000dc6 <__udivmoddi4+0x11e>
 8000db6:	18fb      	adds	r3, r7, r3
 8000db8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x11c>
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	f200 80e0 	bhi.w	8000f84 <__udivmoddi4+0x2dc>
 8000dc4:	46c4      	mov	ip, r8
 8000dc6:	1a9b      	subs	r3, r3, r2
 8000dc8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dcc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000dd0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000dd4:	fb02 f404 	mul.w	r4, r2, r4
 8000dd8:	429c      	cmp	r4, r3
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x144>
 8000ddc:	18fb      	adds	r3, r7, r3
 8000dde:	f102 30ff 	add.w	r0, r2, #4294967295
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0x142>
 8000de4:	429c      	cmp	r4, r3
 8000de6:	f200 80ca 	bhi.w	8000f7e <__udivmoddi4+0x2d6>
 8000dea:	4602      	mov	r2, r0
 8000dec:	1b1b      	subs	r3, r3, r4
 8000dee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000df2:	e7a5      	b.n	8000d40 <__udivmoddi4+0x98>
 8000df4:	f1c1 0620 	rsb	r6, r1, #32
 8000df8:	408b      	lsls	r3, r1
 8000dfa:	fa22 f706 	lsr.w	r7, r2, r6
 8000dfe:	431f      	orrs	r7, r3
 8000e00:	fa0e f401 	lsl.w	r4, lr, r1
 8000e04:	fa20 f306 	lsr.w	r3, r0, r6
 8000e08:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e0c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e10:	4323      	orrs	r3, r4
 8000e12:	fa00 f801 	lsl.w	r8, r0, r1
 8000e16:	fa1f fc87 	uxth.w	ip, r7
 8000e1a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e1e:	0c1c      	lsrs	r4, r3, #16
 8000e20:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e24:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e28:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e2c:	45a6      	cmp	lr, r4
 8000e2e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e32:	d909      	bls.n	8000e48 <__udivmoddi4+0x1a0>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e3a:	f080 809c 	bcs.w	8000f76 <__udivmoddi4+0x2ce>
 8000e3e:	45a6      	cmp	lr, r4
 8000e40:	f240 8099 	bls.w	8000f76 <__udivmoddi4+0x2ce>
 8000e44:	3802      	subs	r0, #2
 8000e46:	443c      	add	r4, r7
 8000e48:	eba4 040e 	sub.w	r4, r4, lr
 8000e4c:	fa1f fe83 	uxth.w	lr, r3
 8000e50:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e54:	fb09 4413 	mls	r4, r9, r3, r4
 8000e58:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e5c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e60:	45a4      	cmp	ip, r4
 8000e62:	d908      	bls.n	8000e76 <__udivmoddi4+0x1ce>
 8000e64:	193c      	adds	r4, r7, r4
 8000e66:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e6a:	f080 8082 	bcs.w	8000f72 <__udivmoddi4+0x2ca>
 8000e6e:	45a4      	cmp	ip, r4
 8000e70:	d97f      	bls.n	8000f72 <__udivmoddi4+0x2ca>
 8000e72:	3b02      	subs	r3, #2
 8000e74:	443c      	add	r4, r7
 8000e76:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e7a:	eba4 040c 	sub.w	r4, r4, ip
 8000e7e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e82:	4564      	cmp	r4, ip
 8000e84:	4673      	mov	r3, lr
 8000e86:	46e1      	mov	r9, ip
 8000e88:	d362      	bcc.n	8000f50 <__udivmoddi4+0x2a8>
 8000e8a:	d05f      	beq.n	8000f4c <__udivmoddi4+0x2a4>
 8000e8c:	b15d      	cbz	r5, 8000ea6 <__udivmoddi4+0x1fe>
 8000e8e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e92:	eb64 0409 	sbc.w	r4, r4, r9
 8000e96:	fa04 f606 	lsl.w	r6, r4, r6
 8000e9a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e9e:	431e      	orrs	r6, r3
 8000ea0:	40cc      	lsrs	r4, r1
 8000ea2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	e74f      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000eaa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000eae:	0c01      	lsrs	r1, r0, #16
 8000eb0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000eb4:	b280      	uxth	r0, r0
 8000eb6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eba:	463b      	mov	r3, r7
 8000ebc:	4638      	mov	r0, r7
 8000ebe:	463c      	mov	r4, r7
 8000ec0:	46b8      	mov	r8, r7
 8000ec2:	46be      	mov	lr, r7
 8000ec4:	2620      	movs	r6, #32
 8000ec6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eca:	eba2 0208 	sub.w	r2, r2, r8
 8000ece:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ed2:	e766      	b.n	8000da2 <__udivmoddi4+0xfa>
 8000ed4:	4601      	mov	r1, r0
 8000ed6:	e718      	b.n	8000d0a <__udivmoddi4+0x62>
 8000ed8:	4610      	mov	r0, r2
 8000eda:	e72c      	b.n	8000d36 <__udivmoddi4+0x8e>
 8000edc:	f1c6 0220 	rsb	r2, r6, #32
 8000ee0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ee4:	40b7      	lsls	r7, r6
 8000ee6:	40b1      	lsls	r1, r6
 8000ee8:	fa20 f202 	lsr.w	r2, r0, r2
 8000eec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ef0:	430a      	orrs	r2, r1
 8000ef2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ef6:	b2bc      	uxth	r4, r7
 8000ef8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000efc:	0c11      	lsrs	r1, r2, #16
 8000efe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f02:	fb08 f904 	mul.w	r9, r8, r4
 8000f06:	40b0      	lsls	r0, r6
 8000f08:	4589      	cmp	r9, r1
 8000f0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f0e:	b280      	uxth	r0, r0
 8000f10:	d93e      	bls.n	8000f90 <__udivmoddi4+0x2e8>
 8000f12:	1879      	adds	r1, r7, r1
 8000f14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f18:	d201      	bcs.n	8000f1e <__udivmoddi4+0x276>
 8000f1a:	4589      	cmp	r9, r1
 8000f1c:	d81f      	bhi.n	8000f5e <__udivmoddi4+0x2b6>
 8000f1e:	eba1 0109 	sub.w	r1, r1, r9
 8000f22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f26:	fb09 f804 	mul.w	r8, r9, r4
 8000f2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f2e:	b292      	uxth	r2, r2
 8000f30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f34:	4542      	cmp	r2, r8
 8000f36:	d229      	bcs.n	8000f8c <__udivmoddi4+0x2e4>
 8000f38:	18ba      	adds	r2, r7, r2
 8000f3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f3e:	d2c4      	bcs.n	8000eca <__udivmoddi4+0x222>
 8000f40:	4542      	cmp	r2, r8
 8000f42:	d2c2      	bcs.n	8000eca <__udivmoddi4+0x222>
 8000f44:	f1a9 0102 	sub.w	r1, r9, #2
 8000f48:	443a      	add	r2, r7
 8000f4a:	e7be      	b.n	8000eca <__udivmoddi4+0x222>
 8000f4c:	45f0      	cmp	r8, lr
 8000f4e:	d29d      	bcs.n	8000e8c <__udivmoddi4+0x1e4>
 8000f50:	ebbe 0302 	subs.w	r3, lr, r2
 8000f54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f58:	3801      	subs	r0, #1
 8000f5a:	46e1      	mov	r9, ip
 8000f5c:	e796      	b.n	8000e8c <__udivmoddi4+0x1e4>
 8000f5e:	eba7 0909 	sub.w	r9, r7, r9
 8000f62:	4449      	add	r1, r9
 8000f64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6c:	fb09 f804 	mul.w	r8, r9, r4
 8000f70:	e7db      	b.n	8000f2a <__udivmoddi4+0x282>
 8000f72:	4673      	mov	r3, lr
 8000f74:	e77f      	b.n	8000e76 <__udivmoddi4+0x1ce>
 8000f76:	4650      	mov	r0, sl
 8000f78:	e766      	b.n	8000e48 <__udivmoddi4+0x1a0>
 8000f7a:	4608      	mov	r0, r1
 8000f7c:	e6fd      	b.n	8000d7a <__udivmoddi4+0xd2>
 8000f7e:	443b      	add	r3, r7
 8000f80:	3a02      	subs	r2, #2
 8000f82:	e733      	b.n	8000dec <__udivmoddi4+0x144>
 8000f84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f88:	443b      	add	r3, r7
 8000f8a:	e71c      	b.n	8000dc6 <__udivmoddi4+0x11e>
 8000f8c:	4649      	mov	r1, r9
 8000f8e:	e79c      	b.n	8000eca <__udivmoddi4+0x222>
 8000f90:	eba1 0109 	sub.w	r1, r1, r9
 8000f94:	46c4      	mov	ip, r8
 8000f96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f9a:	fb09 f804 	mul.w	r8, r9, r4
 8000f9e:	e7c4      	b.n	8000f2a <__udivmoddi4+0x282>

08000fa0 <__aeabi_idiv0>:
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop

08000fa4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer,
		StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8000fa4:	b480      	push	{r7}
 8000fa6:	b085      	sub	sp, #20
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	60f8      	str	r0, [r7, #12]
 8000fac:	60b9      	str	r1, [r7, #8]
 8000fae:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	4a07      	ldr	r2, [pc, #28]	@ (8000fd0 <vApplicationGetIdleTaskMemory+0x2c>)
 8000fb4:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000fb6:	68bb      	ldr	r3, [r7, #8]
 8000fb8:	4a06      	ldr	r2, [pc, #24]	@ (8000fd4 <vApplicationGetIdleTaskMemory+0x30>)
 8000fba:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	2280      	movs	r2, #128	@ 0x80
 8000fc0:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 8000fc2:	bf00      	nop
 8000fc4:	3714      	adds	r7, #20
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	20000210 	.word	0x20000210
 8000fd4:	200002b0 	.word	0x200002b0

08000fd8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000fd8:	b5b0      	push	{r4, r5, r7, lr}
 8000fda:	b0a4      	sub	sp, #144	@ 0x90
 8000fdc:	af00      	add	r7, sp, #0
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of Motion_Queue */
  osMessageQDef(Motion_Queue, 64, motion_t);
 8000fde:	4b36      	ldr	r3, [pc, #216]	@ (80010b8 <MX_FREERTOS_Init+0xe0>)
 8000fe0:	f107 0480 	add.w	r4, r7, #128	@ 0x80
 8000fe4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fe6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Motion_QueueHandle = osMessageCreate(osMessageQ(Motion_Queue), NULL);
 8000fea:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8000fee:	2100      	movs	r1, #0
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f005 faf7 	bl	80065e4 <osMessageCreate>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	4a30      	ldr	r2, [pc, #192]	@ (80010bc <MX_FREERTOS_Init+0xe4>)
 8000ffa:	6013      	str	r3, [r2, #0]

  /* definition and creation of Cmd_Queue */
  osMessageQDef(Cmd_Queue, 1, coordinate_t);
 8000ffc:	4b30      	ldr	r3, [pc, #192]	@ (80010c0 <MX_FREERTOS_Init+0xe8>)
 8000ffe:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 8001002:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001004:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Cmd_QueueHandle = osMessageCreate(osMessageQ(Cmd_Queue), NULL);
 8001008:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800100c:	2100      	movs	r1, #0
 800100e:	4618      	mov	r0, r3
 8001010:	f005 fae8 	bl	80065e4 <osMessageCreate>
 8001014:	4603      	mov	r3, r0
 8001016:	4a2b      	ldr	r2, [pc, #172]	@ (80010c4 <MX_FREERTOS_Init+0xec>)
 8001018:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800101a:	4b2b      	ldr	r3, [pc, #172]	@ (80010c8 <MX_FREERTOS_Init+0xf0>)
 800101c:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8001020:	461d      	mov	r5, r3
 8001022:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001024:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001026:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800102a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800102e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001032:	2100      	movs	r1, #0
 8001034:	4618      	mov	r0, r3
 8001036:	f005 f9e2 	bl	80063fe <osThreadCreate>
 800103a:	4603      	mov	r3, r0
 800103c:	4a23      	ldr	r2, [pc, #140]	@ (80010cc <MX_FREERTOS_Init+0xf4>)
 800103e:	6013      	str	r3, [r2, #0]

  /* definition and creation of UART_Task */
  osThreadDef(UART_Task, Uart, osPriorityNormal, 0, 128);
 8001040:	4b23      	ldr	r3, [pc, #140]	@ (80010d0 <MX_FREERTOS_Init+0xf8>)
 8001042:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8001046:	461d      	mov	r5, r3
 8001048:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800104a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800104c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001050:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UART_TaskHandle = osThreadCreate(osThread(UART_Task), NULL);
 8001054:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001058:	2100      	movs	r1, #0
 800105a:	4618      	mov	r0, r3
 800105c:	f005 f9cf 	bl	80063fe <osThreadCreate>
 8001060:	4603      	mov	r3, r0
 8001062:	4a1c      	ldr	r2, [pc, #112]	@ (80010d4 <MX_FREERTOS_Init+0xfc>)
 8001064:	6013      	str	r3, [r2, #0]

  /* definition and creation of Calc_Task */
  osThreadDef(Calc_Task, Calculation, osPriorityNormal, 0, 128);
 8001066:	4b1c      	ldr	r3, [pc, #112]	@ (80010d8 <MX_FREERTOS_Init+0x100>)
 8001068:	f107 041c 	add.w	r4, r7, #28
 800106c:	461d      	mov	r5, r3
 800106e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001070:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001072:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001076:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Calc_TaskHandle = osThreadCreate(osThread(Calc_Task), NULL);
 800107a:	f107 031c 	add.w	r3, r7, #28
 800107e:	2100      	movs	r1, #0
 8001080:	4618      	mov	r0, r3
 8001082:	f005 f9bc 	bl	80063fe <osThreadCreate>
 8001086:	4603      	mov	r3, r0
 8001088:	4a14      	ldr	r2, [pc, #80]	@ (80010dc <MX_FREERTOS_Init+0x104>)
 800108a:	6013      	str	r3, [r2, #0]

  /* definition and creation of Motor_Task */
  osThreadDef(Motor_Task, Motor_drive, osPriorityAboveNormal, 0, 128);
 800108c:	4b14      	ldr	r3, [pc, #80]	@ (80010e0 <MX_FREERTOS_Init+0x108>)
 800108e:	463c      	mov	r4, r7
 8001090:	461d      	mov	r5, r3
 8001092:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001094:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001096:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800109a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Motor_TaskHandle = osThreadCreate(osThread(Motor_Task), NULL);
 800109e:	463b      	mov	r3, r7
 80010a0:	2100      	movs	r1, #0
 80010a2:	4618      	mov	r0, r3
 80010a4:	f005 f9ab 	bl	80063fe <osThreadCreate>
 80010a8:	4603      	mov	r3, r0
 80010aa:	4a0e      	ldr	r2, [pc, #56]	@ (80010e4 <MX_FREERTOS_Init+0x10c>)
 80010ac:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80010ae:	bf00      	nop
 80010b0:	3790      	adds	r7, #144	@ 0x90
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bdb0      	pop	{r4, r5, r7, pc}
 80010b6:	bf00      	nop
 80010b8:	0800b8d0 	.word	0x0800b8d0
 80010bc:	20000208 	.word	0x20000208
 80010c0:	0800b8e0 	.word	0x0800b8e0
 80010c4:	2000020c 	.word	0x2000020c
 80010c8:	0800b8fc 	.word	0x0800b8fc
 80010cc:	200001f8 	.word	0x200001f8
 80010d0:	0800b924 	.word	0x0800b924
 80010d4:	200001fc 	.word	0x200001fc
 80010d8:	0800b94c 	.word	0x0800b94c
 80010dc:	20000200 	.word	0x20000200
 80010e0:	0800b974 	.word	0x0800b974
 80010e4:	20000204 	.word	0x20000204

080010e8 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 80010f0:	2001      	movs	r0, #1
 80010f2:	f005 f9d7 	bl	80064a4 <osDelay>
 80010f6:	e7fb      	b.n	80010f0 <StartDefaultTask+0x8>

080010f8 <Uart>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Uart */
void Uart(void const * argument)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Uart */
	Listener_Init();
 8001100:	f000 ff8e 	bl	8002020 <Listener_Init>

	/* Infinite loop */
	for (;;) {
		Listener_Execute();
 8001104:	f000 ff92 	bl	800202c <Listener_Execute>
		osDelay(1);
 8001108:	2001      	movs	r0, #1
 800110a:	f005 f9cb 	bl	80064a4 <osDelay>
		Listener_Execute();
 800110e:	bf00      	nop
 8001110:	e7f8      	b.n	8001104 <Uart+0xc>

08001112 <Calculation>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Calculation */
void Calculation(void const * argument)
{
 8001112:	b580      	push	{r7, lr}
 8001114:	b082      	sub	sp, #8
 8001116:	af00      	add	r7, sp, #0
 8001118:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Calculation */
	Controller_Init();
 800111a:	f000 fe69 	bl	8001df0 <Controller_Init>
	/* Infinite loop */
	for (;;) {
		Controller_Execute();
 800111e:	f000 fe6d 	bl	8001dfc <Controller_Execute>
		osDelay(1);
 8001122:	2001      	movs	r0, #1
 8001124:	f005 f9be 	bl	80064a4 <osDelay>
		Controller_Execute();
 8001128:	bf00      	nop
 800112a:	e7f8      	b.n	800111e <Calculation+0xc>

0800112c <Motor_drive>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Motor_drive */
void Motor_drive(void const * argument)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Motor_drive */
	Presenter_Init();
 8001134:	f001 f856 	bl	80021e4 <Presenter_Init>
	/* Infinite loop */
	for (;;) {

		Presenter_Execute();
 8001138:	f001 f85e 	bl	80021f8 <Presenter_Execute>
		osDelay(1);
 800113c:	2001      	movs	r0, #1
 800113e:	f005 f9b1 	bl	80064a4 <osDelay>
		Presenter_Execute();
 8001142:	bf00      	nop
 8001144:	e7f8      	b.n	8001138 <Motor_drive+0xc>
	...

08001148 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b08a      	sub	sp, #40	@ 0x28
 800114c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800114e:	f107 0314 	add.w	r3, r7, #20
 8001152:	2200      	movs	r2, #0
 8001154:	601a      	str	r2, [r3, #0]
 8001156:	605a      	str	r2, [r3, #4]
 8001158:	609a      	str	r2, [r3, #8]
 800115a:	60da      	str	r2, [r3, #12]
 800115c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800115e:	2300      	movs	r3, #0
 8001160:	613b      	str	r3, [r7, #16]
 8001162:	4b45      	ldr	r3, [pc, #276]	@ (8001278 <MX_GPIO_Init+0x130>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001166:	4a44      	ldr	r2, [pc, #272]	@ (8001278 <MX_GPIO_Init+0x130>)
 8001168:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800116c:	6313      	str	r3, [r2, #48]	@ 0x30
 800116e:	4b42      	ldr	r3, [pc, #264]	@ (8001278 <MX_GPIO_Init+0x130>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001172:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001176:	613b      	str	r3, [r7, #16]
 8001178:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800117a:	2300      	movs	r3, #0
 800117c:	60fb      	str	r3, [r7, #12]
 800117e:	4b3e      	ldr	r3, [pc, #248]	@ (8001278 <MX_GPIO_Init+0x130>)
 8001180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001182:	4a3d      	ldr	r2, [pc, #244]	@ (8001278 <MX_GPIO_Init+0x130>)
 8001184:	f043 0301 	orr.w	r3, r3, #1
 8001188:	6313      	str	r3, [r2, #48]	@ 0x30
 800118a:	4b3b      	ldr	r3, [pc, #236]	@ (8001278 <MX_GPIO_Init+0x130>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118e:	f003 0301 	and.w	r3, r3, #1
 8001192:	60fb      	str	r3, [r7, #12]
 8001194:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001196:	2300      	movs	r3, #0
 8001198:	60bb      	str	r3, [r7, #8]
 800119a:	4b37      	ldr	r3, [pc, #220]	@ (8001278 <MX_GPIO_Init+0x130>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119e:	4a36      	ldr	r2, [pc, #216]	@ (8001278 <MX_GPIO_Init+0x130>)
 80011a0:	f043 0304 	orr.w	r3, r3, #4
 80011a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011a6:	4b34      	ldr	r3, [pc, #208]	@ (8001278 <MX_GPIO_Init+0x130>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011aa:	f003 0304 	and.w	r3, r3, #4
 80011ae:	60bb      	str	r3, [r7, #8]
 80011b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b2:	2300      	movs	r3, #0
 80011b4:	607b      	str	r3, [r7, #4]
 80011b6:	4b30      	ldr	r3, [pc, #192]	@ (8001278 <MX_GPIO_Init+0x130>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ba:	4a2f      	ldr	r2, [pc, #188]	@ (8001278 <MX_GPIO_Init+0x130>)
 80011bc:	f043 0302 	orr.w	r3, r3, #2
 80011c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011c2:	4b2d      	ldr	r3, [pc, #180]	@ (8001278 <MX_GPIO_Init+0x130>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c6:	f003 0302 	and.w	r3, r3, #2
 80011ca:	607b      	str	r3, [r7, #4]
 80011cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_9, GPIO_PIN_RESET);
 80011ce:	2200      	movs	r2, #0
 80011d0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80011d4:	4829      	ldr	r0, [pc, #164]	@ (800127c <MX_GPIO_Init+0x134>)
 80011d6:	f001 fea9 	bl	8002f2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80011da:	2200      	movs	r2, #0
 80011dc:	2180      	movs	r1, #128	@ 0x80
 80011de:	4828      	ldr	r0, [pc, #160]	@ (8001280 <MX_GPIO_Init+0x138>)
 80011e0:	f001 fea4 	bl	8002f2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80011e4:	2200      	movs	r2, #0
 80011e6:	2140      	movs	r1, #64	@ 0x40
 80011e8:	4826      	ldr	r0, [pc, #152]	@ (8001284 <MX_GPIO_Init+0x13c>)
 80011ea:	f001 fe9f 	bl	8002f2c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA5 PA7 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_9;
 80011ee:	f44f 7328 	mov.w	r3, #672	@ 0x2a0
 80011f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f4:	2301      	movs	r3, #1
 80011f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f8:	2300      	movs	r3, #0
 80011fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fc:	2300      	movs	r3, #0
 80011fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001200:	f107 0314 	add.w	r3, r7, #20
 8001204:	4619      	mov	r1, r3
 8001206:	481d      	ldr	r0, [pc, #116]	@ (800127c <MX_GPIO_Init+0x134>)
 8001208:	f001 fd0c 	bl	8002c24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800120c:	2380      	movs	r3, #128	@ 0x80
 800120e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001210:	2301      	movs	r3, #1
 8001212:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001214:	2300      	movs	r3, #0
 8001216:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001218:	2300      	movs	r3, #0
 800121a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800121c:	f107 0314 	add.w	r3, r7, #20
 8001220:	4619      	mov	r1, r3
 8001222:	4817      	ldr	r0, [pc, #92]	@ (8001280 <MX_GPIO_Init+0x138>)
 8001224:	f001 fcfe 	bl	8002c24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001228:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800122c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800122e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001232:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001234:	2300      	movs	r3, #0
 8001236:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001238:	f107 0314 	add.w	r3, r7, #20
 800123c:	4619      	mov	r1, r3
 800123e:	4810      	ldr	r0, [pc, #64]	@ (8001280 <MX_GPIO_Init+0x138>)
 8001240:	f001 fcf0 	bl	8002c24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001244:	2340      	movs	r3, #64	@ 0x40
 8001246:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001248:	2301      	movs	r3, #1
 800124a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124c:	2300      	movs	r3, #0
 800124e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001250:	2300      	movs	r3, #0
 8001252:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001254:	f107 0314 	add.w	r3, r7, #20
 8001258:	4619      	mov	r1, r3
 800125a:	480a      	ldr	r0, [pc, #40]	@ (8001284 <MX_GPIO_Init+0x13c>)
 800125c:	f001 fce2 	bl	8002c24 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001260:	2200      	movs	r2, #0
 8001262:	2105      	movs	r1, #5
 8001264:	2028      	movs	r0, #40	@ 0x28
 8001266:	f001 fc21 	bl	8002aac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800126a:	2028      	movs	r0, #40	@ 0x28
 800126c:	f001 fc3a 	bl	8002ae4 <HAL_NVIC_EnableIRQ>

}
 8001270:	bf00      	nop
 8001272:	3728      	adds	r7, #40	@ 0x28
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	40023800 	.word	0x40023800
 800127c:	40020000 	.word	0x40020000
 8001280:	40020800 	.word	0x40020800
 8001284:	40020400 	.word	0x40020400

08001288 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800128c:	4b12      	ldr	r3, [pc, #72]	@ (80012d8 <MX_I2C1_Init+0x50>)
 800128e:	4a13      	ldr	r2, [pc, #76]	@ (80012dc <MX_I2C1_Init+0x54>)
 8001290:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001292:	4b11      	ldr	r3, [pc, #68]	@ (80012d8 <MX_I2C1_Init+0x50>)
 8001294:	4a12      	ldr	r2, [pc, #72]	@ (80012e0 <MX_I2C1_Init+0x58>)
 8001296:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001298:	4b0f      	ldr	r3, [pc, #60]	@ (80012d8 <MX_I2C1_Init+0x50>)
 800129a:	2200      	movs	r2, #0
 800129c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800129e:	4b0e      	ldr	r3, [pc, #56]	@ (80012d8 <MX_I2C1_Init+0x50>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012a4:	4b0c      	ldr	r3, [pc, #48]	@ (80012d8 <MX_I2C1_Init+0x50>)
 80012a6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012aa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012ac:	4b0a      	ldr	r3, [pc, #40]	@ (80012d8 <MX_I2C1_Init+0x50>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012b2:	4b09      	ldr	r3, [pc, #36]	@ (80012d8 <MX_I2C1_Init+0x50>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012b8:	4b07      	ldr	r3, [pc, #28]	@ (80012d8 <MX_I2C1_Init+0x50>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012be:	4b06      	ldr	r3, [pc, #24]	@ (80012d8 <MX_I2C1_Init+0x50>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012c4:	4804      	ldr	r0, [pc, #16]	@ (80012d8 <MX_I2C1_Init+0x50>)
 80012c6:	f001 fe63 	bl	8002f90 <HAL_I2C_Init>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012d0:	f000 f97e 	bl	80015d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012d4:	bf00      	nop
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	200004b0 	.word	0x200004b0
 80012dc:	40005400 	.word	0x40005400
 80012e0:	000186a0 	.word	0x000186a0

080012e4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b08a      	sub	sp, #40	@ 0x28
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ec:	f107 0314 	add.w	r3, r7, #20
 80012f0:	2200      	movs	r2, #0
 80012f2:	601a      	str	r2, [r3, #0]
 80012f4:	605a      	str	r2, [r3, #4]
 80012f6:	609a      	str	r2, [r3, #8]
 80012f8:	60da      	str	r2, [r3, #12]
 80012fa:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a19      	ldr	r2, [pc, #100]	@ (8001368 <HAL_I2C_MspInit+0x84>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d12c      	bne.n	8001360 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001306:	2300      	movs	r3, #0
 8001308:	613b      	str	r3, [r7, #16]
 800130a:	4b18      	ldr	r3, [pc, #96]	@ (800136c <HAL_I2C_MspInit+0x88>)
 800130c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800130e:	4a17      	ldr	r2, [pc, #92]	@ (800136c <HAL_I2C_MspInit+0x88>)
 8001310:	f043 0302 	orr.w	r3, r3, #2
 8001314:	6313      	str	r3, [r2, #48]	@ 0x30
 8001316:	4b15      	ldr	r3, [pc, #84]	@ (800136c <HAL_I2C_MspInit+0x88>)
 8001318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800131a:	f003 0302 	and.w	r3, r3, #2
 800131e:	613b      	str	r3, [r7, #16]
 8001320:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001322:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001326:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001328:	2312      	movs	r3, #18
 800132a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132c:	2300      	movs	r3, #0
 800132e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001330:	2303      	movs	r3, #3
 8001332:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001334:	2304      	movs	r3, #4
 8001336:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001338:	f107 0314 	add.w	r3, r7, #20
 800133c:	4619      	mov	r1, r3
 800133e:	480c      	ldr	r0, [pc, #48]	@ (8001370 <HAL_I2C_MspInit+0x8c>)
 8001340:	f001 fc70 	bl	8002c24 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001344:	2300      	movs	r3, #0
 8001346:	60fb      	str	r3, [r7, #12]
 8001348:	4b08      	ldr	r3, [pc, #32]	@ (800136c <HAL_I2C_MspInit+0x88>)
 800134a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800134c:	4a07      	ldr	r2, [pc, #28]	@ (800136c <HAL_I2C_MspInit+0x88>)
 800134e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001352:	6413      	str	r3, [r2, #64]	@ 0x40
 8001354:	4b05      	ldr	r3, [pc, #20]	@ (800136c <HAL_I2C_MspInit+0x88>)
 8001356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001358:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800135c:	60fb      	str	r3, [r7, #12]
 800135e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001360:	bf00      	nop
 8001362:	3728      	adds	r7, #40	@ 0x28
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	40005400 	.word	0x40005400
 800136c:	40023800 	.word	0x40023800
 8001370:	40020400 	.word	0x40020400

08001374 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001378:	f001 fa7a 	bl	8002870 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800137c:	f000 f810 	bl	80013a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001380:	f7ff fee2 	bl	8001148 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001384:	f000 faf0 	bl	8001968 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001388:	f000 fb8e 	bl	8001aa8 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 800138c:	f000 fc5e 	bl	8001c4c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001390:	f7ff ff7a 	bl	8001288 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001394:	f7ff fe20 	bl	8000fd8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001398:	f005 f82a 	bl	80063f0 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while (1) {
 800139c:	bf00      	nop
 800139e:	e7fd      	b.n	800139c <main+0x28>

080013a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b094      	sub	sp, #80	@ 0x50
 80013a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013a6:	f107 0320 	add.w	r3, r7, #32
 80013aa:	2230      	movs	r2, #48	@ 0x30
 80013ac:	2100      	movs	r1, #0
 80013ae:	4618      	mov	r0, r3
 80013b0:	f008 fb33 	bl	8009a1a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013b4:	f107 030c 	add.w	r3, r7, #12
 80013b8:	2200      	movs	r2, #0
 80013ba:	601a      	str	r2, [r3, #0]
 80013bc:	605a      	str	r2, [r3, #4]
 80013be:	609a      	str	r2, [r3, #8]
 80013c0:	60da      	str	r2, [r3, #12]
 80013c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013c4:	2300      	movs	r3, #0
 80013c6:	60bb      	str	r3, [r7, #8]
 80013c8:	4b27      	ldr	r3, [pc, #156]	@ (8001468 <SystemClock_Config+0xc8>)
 80013ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013cc:	4a26      	ldr	r2, [pc, #152]	@ (8001468 <SystemClock_Config+0xc8>)
 80013ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013d2:	6413      	str	r3, [r2, #64]	@ 0x40
 80013d4:	4b24      	ldr	r3, [pc, #144]	@ (8001468 <SystemClock_Config+0xc8>)
 80013d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013dc:	60bb      	str	r3, [r7, #8]
 80013de:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013e0:	2300      	movs	r3, #0
 80013e2:	607b      	str	r3, [r7, #4]
 80013e4:	4b21      	ldr	r3, [pc, #132]	@ (800146c <SystemClock_Config+0xcc>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a20      	ldr	r2, [pc, #128]	@ (800146c <SystemClock_Config+0xcc>)
 80013ea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80013ee:	6013      	str	r3, [r2, #0]
 80013f0:	4b1e      	ldr	r3, [pc, #120]	@ (800146c <SystemClock_Config+0xcc>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80013f8:	607b      	str	r3, [r7, #4]
 80013fa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013fc:	2301      	movs	r3, #1
 80013fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001400:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001404:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001406:	2302      	movs	r3, #2
 8001408:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800140a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800140e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001410:	2304      	movs	r3, #4
 8001412:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001414:	2364      	movs	r3, #100	@ 0x64
 8001416:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001418:	2302      	movs	r3, #2
 800141a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800141c:	2304      	movs	r3, #4
 800141e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001420:	f107 0320 	add.w	r3, r7, #32
 8001424:	4618      	mov	r0, r3
 8001426:	f002 fa51 	bl	80038cc <HAL_RCC_OscConfig>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001430:	f000 f8ce 	bl	80015d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001434:	230f      	movs	r3, #15
 8001436:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001438:	2302      	movs	r3, #2
 800143a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800143c:	2300      	movs	r3, #0
 800143e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001440:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001444:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001446:	2300      	movs	r3, #0
 8001448:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800144a:	f107 030c 	add.w	r3, r7, #12
 800144e:	2103      	movs	r1, #3
 8001450:	4618      	mov	r0, r3
 8001452:	f002 fcb3 	bl	8003dbc <HAL_RCC_ClockConfig>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800145c:	f000 f8b8 	bl	80015d0 <Error_Handler>
  }
}
 8001460:	bf00      	nop
 8001462:	3750      	adds	r7, #80	@ 0x50
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	40023800 	.word	0x40023800
 800146c:	40007000 	.word	0x40007000

08001470 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b086      	sub	sp, #24
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance == TIM2) {
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001480:	f040 8092 	bne.w	80015a8 <HAL_TIM_PeriodElapsedCallback+0x138>
		// 1.     
		if (isr_ctx.current_step >= isr_ctx.max_steps) {
 8001484:	4b4d      	ldr	r3, [pc, #308]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001486:	691b      	ldr	r3, [r3, #16]
 8001488:	4a4c      	ldr	r2, [pc, #304]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 800148a:	6812      	ldr	r2, [r2, #0]
 800148c:	4293      	cmp	r3, r2
 800148e:	d309      	bcc.n	80014a4 <HAL_TIM_PeriodElapsedCallback+0x34>
			HAL_TIM_Base_Stop_IT(htim);         //  
 8001490:	6878      	ldr	r0, [r7, #4]
 8001492:	f002 ff97 	bl	80043c4 <HAL_TIM_Base_Stop_IT>
			osSignalSet(Motor_TaskHandle, 0x01); // Presenter    
 8001496:	4b4a      	ldr	r3, [pc, #296]	@ (80015c0 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	2101      	movs	r1, #1
 800149c:	4618      	mov	r0, r3
 800149e:	f005 f815 	bl	80064cc <osSignalSet>
			return;
 80014a2:	e088      	b.n	80015b6 <HAL_TIM_PeriodElapsedCallback+0x146>
		// ---------------------------------------------------------
		// 2.   1  (  )
		// ---------------------------------------------------------

		// (Master)    
		if (isr_ctx.is_a_master) {
 80014a4:	4b45      	ldr	r3, [pc, #276]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80014a6:	7b1b      	ldrb	r3, [r3, #12]
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d004      	beq.n	80014b8 <HAL_TIM_PeriodElapsedCallback+0x48>
			// A Master  //  
			Step_Set_StepPin(&Step_motor_1, GPIO_PIN_SET);
 80014ae:	2101      	movs	r1, #1
 80014b0:	4844      	ldr	r0, [pc, #272]	@ (80015c4 <HAL_TIM_PeriodElapsedCallback+0x154>)
 80014b2:	f001 f9ab 	bl	800280c <Step_Set_StepPin>
 80014b6:	e003      	b.n	80014c0 <HAL_TIM_PeriodElapsedCallback+0x50>
		} else {
			// B Master  //  
			Step_Set_StepPin(&Step_motor_2, GPIO_PIN_SET);
 80014b8:	2101      	movs	r1, #1
 80014ba:	4843      	ldr	r0, [pc, #268]	@ (80015c8 <HAL_TIM_PeriodElapsedCallback+0x158>)
 80014bc:	f001 f9a6 	bl	800280c <Step_Set_StepPin>
		}

		// (Slave)   
		isr_ctx.error -= isr_ctx.min_steps;
 80014c0:	4b3e      	ldr	r3, [pc, #248]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	4a3d      	ldr	r2, [pc, #244]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80014c6:	6892      	ldr	r2, [r2, #8]
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	4a3c      	ldr	r2, [pc, #240]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80014cc:	6093      	str	r3, [r2, #8]
		if (isr_ctx.error < 0) {
 80014ce:	4b3b      	ldr	r3, [pc, #236]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80014d0:	689b      	ldr	r3, [r3, #8]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	da14      	bge.n	8001500 <HAL_TIM_PeriodElapsedCallback+0x90>
			if (isr_ctx.is_a_master) {
 80014d6:	4b39      	ldr	r3, [pc, #228]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80014d8:	7b1b      	ldrb	r3, [r3, #12]
 80014da:	b2db      	uxtb	r3, r3
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d004      	beq.n	80014ea <HAL_TIM_PeriodElapsedCallback+0x7a>
				// A Master B Slave //  
				Step_Set_StepPin(&Step_motor_2, GPIO_PIN_SET);
 80014e0:	2101      	movs	r1, #1
 80014e2:	4839      	ldr	r0, [pc, #228]	@ (80015c8 <HAL_TIM_PeriodElapsedCallback+0x158>)
 80014e4:	f001 f992 	bl	800280c <Step_Set_StepPin>
 80014e8:	e003      	b.n	80014f2 <HAL_TIM_PeriodElapsedCallback+0x82>
			} else {
				// B Master A Slave //  
				Step_Set_StepPin(&Step_motor_1, GPIO_PIN_SET);
 80014ea:	2101      	movs	r1, #1
 80014ec:	4835      	ldr	r0, [pc, #212]	@ (80015c4 <HAL_TIM_PeriodElapsedCallback+0x154>)
 80014ee:	f001 f98d 	bl	800280c <Step_Set_StepPin>
			}
			isr_ctx.error += isr_ctx.max_steps;
 80014f2:	4b32      	ldr	r3, [pc, #200]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	4b31      	ldr	r3, [pc, #196]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80014f8:	689b      	ldr	r3, [r3, #8]
 80014fa:	4413      	add	r3, r2
 80014fc:	4a2f      	ldr	r2, [pc, #188]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80014fe:	6093      	str	r3, [r2, #8]
		}

		//        ( )  LOW (  )
		//      LOW   //  

		Step_Set_StepPin(&Step_motor_1, GPIO_PIN_RESET);
 8001500:	2100      	movs	r1, #0
 8001502:	4830      	ldr	r0, [pc, #192]	@ (80015c4 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8001504:	f001 f982 	bl	800280c <Step_Set_StepPin>
		Step_Set_StepPin(&Step_motor_2, GPIO_PIN_RESET);
 8001508:	2100      	movs	r1, #0
 800150a:	482f      	ldr	r0, [pc, #188]	@ (80015c8 <HAL_TIM_PeriodElapsedCallback+0x158>)
 800150c:	f001 f97e 	bl	800280c <Step_Set_StepPin>
		// ---------------------------------------------------------
		// 3.     ARR 
		// ---------------------------------------------------------
		isr_ctx.current_step++;
 8001510:	4b2a      	ldr	r3, [pc, #168]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001512:	691b      	ldr	r3, [r3, #16]
 8001514:	3301      	adds	r3, #1
 8001516:	4a29      	ldr	r2, [pc, #164]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001518:	6113      	str	r3, [r2, #16]
		uint32_t next_arr = isr_ctx.target_arr;
 800151a:	4b28      	ldr	r3, [pc, #160]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 800151c:	699b      	ldr	r3, [r3, #24]
 800151e:	617b      	str	r3, [r7, #20]

		//   (  accel_steps  )
		if (isr_ctx.current_step < isr_ctx.accel_steps) {
 8001520:	4b26      	ldr	r3, [pc, #152]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001522:	691a      	ldr	r2, [r3, #16]
 8001524:	4b25      	ldr	r3, [pc, #148]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001526:	69db      	ldr	r3, [r3, #28]
 8001528:	429a      	cmp	r2, r3
 800152a:	d211      	bcs.n	8001550 <HAL_TIM_PeriodElapsedCallback+0xe0>
			//  : start_arr target_arr   ( )
			next_arr = isr_ctx.start_arr
 800152c:	4b23      	ldr	r3, [pc, #140]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 800152e:	695a      	ldr	r2, [r3, #20]
					- ((isr_ctx.start_arr - isr_ctx.target_arr)
 8001530:	4b22      	ldr	r3, [pc, #136]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001532:	6959      	ldr	r1, [r3, #20]
 8001534:	4b21      	ldr	r3, [pc, #132]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001536:	699b      	ldr	r3, [r3, #24]
 8001538:	1acb      	subs	r3, r1, r3
							* isr_ctx.current_step / isr_ctx.accel_steps);
 800153a:	4920      	ldr	r1, [pc, #128]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 800153c:	6909      	ldr	r1, [r1, #16]
 800153e:	fb03 f101 	mul.w	r1, r3, r1
 8001542:	4b1e      	ldr	r3, [pc, #120]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001544:	69db      	ldr	r3, [r3, #28]
 8001546:	fbb1 f3f3 	udiv	r3, r1, r3
			next_arr = isr_ctx.start_arr
 800154a:	1ad3      	subs	r3, r2, r3
 800154c:	617b      	str	r3, [r7, #20]
 800154e:	e024      	b.n	800159a <HAL_TIM_PeriodElapsedCallback+0x12a>
		}
		//   (  decel_start_step  )
		else if (isr_ctx.current_step >= isr_ctx.decel_start_step) {
 8001550:	4b1a      	ldr	r3, [pc, #104]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001552:	691a      	ldr	r2, [r3, #16]
 8001554:	4b19      	ldr	r3, [pc, #100]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001556:	6a1b      	ldr	r3, [r3, #32]
 8001558:	429a      	cmp	r2, r3
 800155a:	d31e      	bcc.n	800159a <HAL_TIM_PeriodElapsedCallback+0x12a>
//			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);

			uint32_t decel_step_count = isr_ctx.current_step
 800155c:	4b17      	ldr	r3, [pc, #92]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 800155e:	691a      	ldr	r2, [r3, #16]
					- isr_ctx.decel_start_step;
 8001560:	4b16      	ldr	r3, [pc, #88]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001562:	6a1b      	ldr	r3, [r3, #32]
			uint32_t decel_step_count = isr_ctx.current_step
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	613b      	str	r3, [r7, #16]
			uint32_t total_decel_steps = isr_ctx.max_steps
 8001568:	4b14      	ldr	r3, [pc, #80]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	461a      	mov	r2, r3
					- isr_ctx.decel_start_step;
 800156e:	4b13      	ldr	r3, [pc, #76]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001570:	6a1b      	ldr	r3, [r3, #32]
			uint32_t total_decel_steps = isr_ctx.max_steps
 8001572:	1ad3      	subs	r3, r2, r3
 8001574:	60fb      	str	r3, [r7, #12]

			if (total_decel_steps > 0) {
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d00e      	beq.n	800159a <HAL_TIM_PeriodElapsedCallback+0x12a>
				//  : target_arr start_arr   ( )
				next_arr = isr_ctx.target_arr
 800157c:	4b0f      	ldr	r3, [pc, #60]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 800157e:	699a      	ldr	r2, [r3, #24]
						+ ((isr_ctx.start_arr - isr_ctx.target_arr)
 8001580:	4b0e      	ldr	r3, [pc, #56]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001582:	6959      	ldr	r1, [r3, #20]
 8001584:	4b0d      	ldr	r3, [pc, #52]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001586:	699b      	ldr	r3, [r3, #24]
 8001588:	1acb      	subs	r3, r1, r3
								* decel_step_count / total_decel_steps);
 800158a:	6939      	ldr	r1, [r7, #16]
 800158c:	fb03 f101 	mul.w	r1, r3, r1
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	fbb1 f3f3 	udiv	r3, r1, r3
				next_arr = isr_ctx.target_arr
 8001596:	4413      	add	r3, r2
 8001598:	617b      	str	r3, [r7, #20]
			}
		}

		//      ARR 
		__HAL_TIM_SET_AUTORELOAD(htim, next_arr);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	697a      	ldr	r2, [r7, #20]
 80015a0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	697a      	ldr	r2, [r7, #20]
 80015a6:	60da      	str	r2, [r3, #12]
	}
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a07      	ldr	r2, [pc, #28]	@ (80015cc <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d101      	bne.n	80015b6 <HAL_TIM_PeriodElapsedCallback+0x146>
  {
    HAL_IncTick();
 80015b2:	f001 f97f 	bl	80028b4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80015b6:	3718      	adds	r7, #24
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	20000684 	.word	0x20000684
 80015c0:	20000204 	.word	0x20000204
 80015c4:	200006b0 	.word	0x200006b0
 80015c8:	200006c0 	.word	0x200006c0
 80015cc:	40014800 	.word	0x40014800

080015d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015d4:	b672      	cpsid	i
}
 80015d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80015d8:	bf00      	nop
 80015da:	e7fd      	b.n	80015d8 <Error_Handler+0x8>

080015dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015e2:	2300      	movs	r3, #0
 80015e4:	607b      	str	r3, [r7, #4]
 80015e6:	4b12      	ldr	r3, [pc, #72]	@ (8001630 <HAL_MspInit+0x54>)
 80015e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ea:	4a11      	ldr	r2, [pc, #68]	@ (8001630 <HAL_MspInit+0x54>)
 80015ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80015f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001630 <HAL_MspInit+0x54>)
 80015f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015fa:	607b      	str	r3, [r7, #4]
 80015fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015fe:	2300      	movs	r3, #0
 8001600:	603b      	str	r3, [r7, #0]
 8001602:	4b0b      	ldr	r3, [pc, #44]	@ (8001630 <HAL_MspInit+0x54>)
 8001604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001606:	4a0a      	ldr	r2, [pc, #40]	@ (8001630 <HAL_MspInit+0x54>)
 8001608:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800160c:	6413      	str	r3, [r2, #64]	@ 0x40
 800160e:	4b08      	ldr	r3, [pc, #32]	@ (8001630 <HAL_MspInit+0x54>)
 8001610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001612:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001616:	603b      	str	r3, [r7, #0]
 8001618:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800161a:	2200      	movs	r2, #0
 800161c:	210f      	movs	r1, #15
 800161e:	f06f 0001 	mvn.w	r0, #1
 8001622:	f001 fa43 	bl	8002aac <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001626:	bf00      	nop
 8001628:	3708      	adds	r7, #8
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	40023800 	.word	0x40023800

08001634 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b08c      	sub	sp, #48	@ 0x30
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800163c:	2300      	movs	r3, #0
 800163e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001640:	2300      	movs	r3, #0
 8001642:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8001644:	2300      	movs	r3, #0
 8001646:	60bb      	str	r3, [r7, #8]
 8001648:	4b2e      	ldr	r3, [pc, #184]	@ (8001704 <HAL_InitTick+0xd0>)
 800164a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800164c:	4a2d      	ldr	r2, [pc, #180]	@ (8001704 <HAL_InitTick+0xd0>)
 800164e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001652:	6453      	str	r3, [r2, #68]	@ 0x44
 8001654:	4b2b      	ldr	r3, [pc, #172]	@ (8001704 <HAL_InitTick+0xd0>)
 8001656:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001658:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800165c:	60bb      	str	r3, [r7, #8]
 800165e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001660:	f107 020c 	add.w	r2, r7, #12
 8001664:	f107 0310 	add.w	r3, r7, #16
 8001668:	4611      	mov	r1, r2
 800166a:	4618      	mov	r0, r3
 800166c:	f002 fdc6 	bl	80041fc <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001670:	f002 fdb0 	bl	80041d4 <HAL_RCC_GetPCLK2Freq>
 8001674:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001678:	4a23      	ldr	r2, [pc, #140]	@ (8001708 <HAL_InitTick+0xd4>)
 800167a:	fba2 2303 	umull	r2, r3, r2, r3
 800167e:	0c9b      	lsrs	r3, r3, #18
 8001680:	3b01      	subs	r3, #1
 8001682:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8001684:	4b21      	ldr	r3, [pc, #132]	@ (800170c <HAL_InitTick+0xd8>)
 8001686:	4a22      	ldr	r2, [pc, #136]	@ (8001710 <HAL_InitTick+0xdc>)
 8001688:	601a      	str	r2, [r3, #0]
   * Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 800168a:	4b20      	ldr	r3, [pc, #128]	@ (800170c <HAL_InitTick+0xd8>)
 800168c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001690:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8001692:	4a1e      	ldr	r2, [pc, #120]	@ (800170c <HAL_InitTick+0xd8>)
 8001694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001696:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8001698:	4b1c      	ldr	r3, [pc, #112]	@ (800170c <HAL_InitTick+0xd8>)
 800169a:	2200      	movs	r2, #0
 800169c:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800169e:	4b1b      	ldr	r3, [pc, #108]	@ (800170c <HAL_InitTick+0xd8>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016a4:	4b19      	ldr	r3, [pc, #100]	@ (800170c <HAL_InitTick+0xd8>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 80016aa:	4818      	ldr	r0, [pc, #96]	@ (800170c <HAL_InitTick+0xd8>)
 80016ac:	f002 fdd8 	bl	8004260 <HAL_TIM_Base_Init>
 80016b0:	4603      	mov	r3, r0
 80016b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80016b6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d11b      	bne.n	80016f6 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 80016be:	4813      	ldr	r0, [pc, #76]	@ (800170c <HAL_InitTick+0xd8>)
 80016c0:	f002 fe1e 	bl	8004300 <HAL_TIM_Base_Start_IT>
 80016c4:	4603      	mov	r3, r0
 80016c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80016ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d111      	bne.n	80016f6 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80016d2:	201a      	movs	r0, #26
 80016d4:	f001 fa06 	bl	8002ae4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2b0f      	cmp	r3, #15
 80016dc:	d808      	bhi.n	80016f0 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 80016de:	2200      	movs	r2, #0
 80016e0:	6879      	ldr	r1, [r7, #4]
 80016e2:	201a      	movs	r0, #26
 80016e4:	f001 f9e2 	bl	8002aac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80016e8:	4a0a      	ldr	r2, [pc, #40]	@ (8001714 <HAL_InitTick+0xe0>)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6013      	str	r3, [r2, #0]
 80016ee:	e002      	b.n	80016f6 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80016f0:	2301      	movs	r3, #1
 80016f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80016f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3730      	adds	r7, #48	@ 0x30
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	40023800 	.word	0x40023800
 8001708:	431bde83 	.word	0x431bde83
 800170c:	20000504 	.word	0x20000504
 8001710:	40014800 	.word	0x40014800
 8001714:	20000008 	.word	0x20000008

08001718 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800171c:	bf00      	nop
 800171e:	e7fd      	b.n	800171c <NMI_Handler+0x4>

08001720 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001724:	bf00      	nop
 8001726:	e7fd      	b.n	8001724 <HardFault_Handler+0x4>

08001728 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800172c:	bf00      	nop
 800172e:	e7fd      	b.n	800172c <MemManage_Handler+0x4>

08001730 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001734:	bf00      	nop
 8001736:	e7fd      	b.n	8001734 <BusFault_Handler+0x4>

08001738 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800173c:	bf00      	nop
 800173e:	e7fd      	b.n	800173c <UsageFault_Handler+0x4>

08001740 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001744:	bf00      	nop
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr
	...

08001750 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001754:	4802      	ldr	r0, [pc, #8]	@ (8001760 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001756:	f002 ff6d 	bl	8004634 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	20000550 	.word	0x20000550

08001764 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001768:	4803      	ldr	r0, [pc, #12]	@ (8001778 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 800176a:	f002 ff63 	bl	8004634 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 800176e:	4803      	ldr	r0, [pc, #12]	@ (800177c <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8001770:	f002 ff60 	bl	8004634 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001774:	bf00      	nop
 8001776:	bd80      	pop	{r7, pc}
 8001778:	20000550 	.word	0x20000550
 800177c:	20000504 	.word	0x20000504

08001780 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001784:	4802      	ldr	r0, [pc, #8]	@ (8001790 <TIM2_IRQHandler+0x10>)
 8001786:	f002 ff55 	bl	8004634 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800178a:	bf00      	nop
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	20000598 	.word	0x20000598

08001794 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001798:	4802      	ldr	r0, [pc, #8]	@ (80017a4 <USART2_IRQHandler+0x10>)
 800179a:	f003 fe93 	bl	80054c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800179e:	bf00      	nop
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	200005e0 	.word	0x200005e0

080017a8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80017ac:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80017b0:	f001 fbd6 	bl	8002f60 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80017b4:	bf00      	nop
 80017b6:	bd80      	pop	{r7, pc}

080017b8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  return 1;
 80017bc:	2301      	movs	r3, #1
}
 80017be:	4618      	mov	r0, r3
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr

080017c8 <_kill>:

int _kill(int pid, int sig)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017d2:	f008 f9f7 	bl	8009bc4 <__errno>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2216      	movs	r2, #22
 80017da:	601a      	str	r2, [r3, #0]
  return -1;
 80017dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	3708      	adds	r7, #8
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}

080017e8 <_exit>:

void _exit (int status)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80017f0:	f04f 31ff 	mov.w	r1, #4294967295
 80017f4:	6878      	ldr	r0, [r7, #4]
 80017f6:	f7ff ffe7 	bl	80017c8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80017fa:	bf00      	nop
 80017fc:	e7fd      	b.n	80017fa <_exit+0x12>

080017fe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017fe:	b580      	push	{r7, lr}
 8001800:	b086      	sub	sp, #24
 8001802:	af00      	add	r7, sp, #0
 8001804:	60f8      	str	r0, [r7, #12]
 8001806:	60b9      	str	r1, [r7, #8]
 8001808:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800180a:	2300      	movs	r3, #0
 800180c:	617b      	str	r3, [r7, #20]
 800180e:	e00a      	b.n	8001826 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001810:	f3af 8000 	nop.w
 8001814:	4601      	mov	r1, r0
 8001816:	68bb      	ldr	r3, [r7, #8]
 8001818:	1c5a      	adds	r2, r3, #1
 800181a:	60ba      	str	r2, [r7, #8]
 800181c:	b2ca      	uxtb	r2, r1
 800181e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	3301      	adds	r3, #1
 8001824:	617b      	str	r3, [r7, #20]
 8001826:	697a      	ldr	r2, [r7, #20]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	429a      	cmp	r2, r3
 800182c:	dbf0      	blt.n	8001810 <_read+0x12>
  }

  return len;
 800182e:	687b      	ldr	r3, [r7, #4]
}
 8001830:	4618      	mov	r0, r3
 8001832:	3718      	adds	r7, #24
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}

08001838 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b086      	sub	sp, #24
 800183c:	af00      	add	r7, sp, #0
 800183e:	60f8      	str	r0, [r7, #12]
 8001840:	60b9      	str	r1, [r7, #8]
 8001842:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001844:	2300      	movs	r3, #0
 8001846:	617b      	str	r3, [r7, #20]
 8001848:	e009      	b.n	800185e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800184a:	68bb      	ldr	r3, [r7, #8]
 800184c:	1c5a      	adds	r2, r3, #1
 800184e:	60ba      	str	r2, [r7, #8]
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	4618      	mov	r0, r3
 8001854:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	3301      	adds	r3, #1
 800185c:	617b      	str	r3, [r7, #20]
 800185e:	697a      	ldr	r2, [r7, #20]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	429a      	cmp	r2, r3
 8001864:	dbf1      	blt.n	800184a <_write+0x12>
  }
  return len;
 8001866:	687b      	ldr	r3, [r7, #4]
}
 8001868:	4618      	mov	r0, r3
 800186a:	3718      	adds	r7, #24
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}

08001870 <_close>:

int _close(int file)
{
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001878:	f04f 33ff 	mov.w	r3, #4294967295
}
 800187c:	4618      	mov	r0, r3
 800187e:	370c      	adds	r7, #12
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr

08001888 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001888:	b480      	push	{r7}
 800188a:	b083      	sub	sp, #12
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001898:	605a      	str	r2, [r3, #4]
  return 0;
 800189a:	2300      	movs	r3, #0
}
 800189c:	4618      	mov	r0, r3
 800189e:	370c      	adds	r7, #12
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr

080018a8 <_isatty>:

int _isatty(int file)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018b0:	2301      	movs	r3, #1
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	370c      	adds	r7, #12
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr

080018be <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018be:	b480      	push	{r7}
 80018c0:	b085      	sub	sp, #20
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	60f8      	str	r0, [r7, #12]
 80018c6:	60b9      	str	r1, [r7, #8]
 80018c8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018ca:	2300      	movs	r3, #0
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	3714      	adds	r7, #20
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr

080018d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b086      	sub	sp, #24
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018e0:	4a14      	ldr	r2, [pc, #80]	@ (8001934 <_sbrk+0x5c>)
 80018e2:	4b15      	ldr	r3, [pc, #84]	@ (8001938 <_sbrk+0x60>)
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018ec:	4b13      	ldr	r3, [pc, #76]	@ (800193c <_sbrk+0x64>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d102      	bne.n	80018fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018f4:	4b11      	ldr	r3, [pc, #68]	@ (800193c <_sbrk+0x64>)
 80018f6:	4a12      	ldr	r2, [pc, #72]	@ (8001940 <_sbrk+0x68>)
 80018f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018fa:	4b10      	ldr	r3, [pc, #64]	@ (800193c <_sbrk+0x64>)
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4413      	add	r3, r2
 8001902:	693a      	ldr	r2, [r7, #16]
 8001904:	429a      	cmp	r2, r3
 8001906:	d207      	bcs.n	8001918 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001908:	f008 f95c 	bl	8009bc4 <__errno>
 800190c:	4603      	mov	r3, r0
 800190e:	220c      	movs	r2, #12
 8001910:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001912:	f04f 33ff 	mov.w	r3, #4294967295
 8001916:	e009      	b.n	800192c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001918:	4b08      	ldr	r3, [pc, #32]	@ (800193c <_sbrk+0x64>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800191e:	4b07      	ldr	r3, [pc, #28]	@ (800193c <_sbrk+0x64>)
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4413      	add	r3, r2
 8001926:	4a05      	ldr	r2, [pc, #20]	@ (800193c <_sbrk+0x64>)
 8001928:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800192a:	68fb      	ldr	r3, [r7, #12]
}
 800192c:	4618      	mov	r0, r3
 800192e:	3718      	adds	r7, #24
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	20020000 	.word	0x20020000
 8001938:	00000400 	.word	0x00000400
 800193c:	2000054c 	.word	0x2000054c
 8001940:	20004578 	.word	0x20004578

08001944 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001948:	4b06      	ldr	r3, [pc, #24]	@ (8001964 <SystemInit+0x20>)
 800194a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800194e:	4a05      	ldr	r2, [pc, #20]	@ (8001964 <SystemInit+0x20>)
 8001950:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001954:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001958:	bf00      	nop
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop
 8001964:	e000ed00 	.word	0xe000ed00

08001968 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b096      	sub	sp, #88	@ 0x58
 800196c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800196e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001972:	2200      	movs	r2, #0
 8001974:	601a      	str	r2, [r3, #0]
 8001976:	605a      	str	r2, [r3, #4]
 8001978:	609a      	str	r2, [r3, #8]
 800197a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800197c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001980:	2200      	movs	r2, #0
 8001982:	601a      	str	r2, [r3, #0]
 8001984:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001986:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800198a:	2200      	movs	r2, #0
 800198c:	601a      	str	r2, [r3, #0]
 800198e:	605a      	str	r2, [r3, #4]
 8001990:	609a      	str	r2, [r3, #8]
 8001992:	60da      	str	r2, [r3, #12]
 8001994:	611a      	str	r2, [r3, #16]
 8001996:	615a      	str	r2, [r3, #20]
 8001998:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800199a:	1d3b      	adds	r3, r7, #4
 800199c:	2220      	movs	r2, #32
 800199e:	2100      	movs	r1, #0
 80019a0:	4618      	mov	r0, r3
 80019a2:	f008 f83a 	bl	8009a1a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80019a6:	4b3e      	ldr	r3, [pc, #248]	@ (8001aa0 <MX_TIM1_Init+0x138>)
 80019a8:	4a3e      	ldr	r2, [pc, #248]	@ (8001aa4 <MX_TIM1_Init+0x13c>)
 80019aa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100-1;
 80019ac:	4b3c      	ldr	r3, [pc, #240]	@ (8001aa0 <MX_TIM1_Init+0x138>)
 80019ae:	2263      	movs	r2, #99	@ 0x63
 80019b0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019b2:	4b3b      	ldr	r3, [pc, #236]	@ (8001aa0 <MX_TIM1_Init+0x138>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2000-1;
 80019b8:	4b39      	ldr	r3, [pc, #228]	@ (8001aa0 <MX_TIM1_Init+0x138>)
 80019ba:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80019be:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019c0:	4b37      	ldr	r3, [pc, #220]	@ (8001aa0 <MX_TIM1_Init+0x138>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80019c6:	4b36      	ldr	r3, [pc, #216]	@ (8001aa0 <MX_TIM1_Init+0x138>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019cc:	4b34      	ldr	r3, [pc, #208]	@ (8001aa0 <MX_TIM1_Init+0x138>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80019d2:	4833      	ldr	r0, [pc, #204]	@ (8001aa0 <MX_TIM1_Init+0x138>)
 80019d4:	f002 fc44 	bl	8004260 <HAL_TIM_Base_Init>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80019de:	f7ff fdf7 	bl	80015d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019e6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80019e8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80019ec:	4619      	mov	r1, r3
 80019ee:	482c      	ldr	r0, [pc, #176]	@ (8001aa0 <MX_TIM1_Init+0x138>)
 80019f0:	f002 ffd2 	bl	8004998 <HAL_TIM_ConfigClockSource>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80019fa:	f7ff fde9 	bl	80015d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80019fe:	4828      	ldr	r0, [pc, #160]	@ (8001aa0 <MX_TIM1_Init+0x138>)
 8001a00:	f002 fd0f 	bl	8004422 <HAL_TIM_PWM_Init>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001a0a:	f7ff fde1 	bl	80015d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a12:	2300      	movs	r3, #0
 8001a14:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a16:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	4820      	ldr	r0, [pc, #128]	@ (8001aa0 <MX_TIM1_Init+0x138>)
 8001a1e:	f003 fb7d 	bl	800511c <HAL_TIMEx_MasterConfigSynchronization>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001a28:	f7ff fdd2 	bl	80015d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a2c:	2360      	movs	r3, #96	@ 0x60
 8001a2e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001a30:	2300      	movs	r3, #0
 8001a32:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a34:	2300      	movs	r3, #0
 8001a36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001a40:	2300      	movs	r3, #0
 8001a42:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001a44:	2300      	movs	r3, #0
 8001a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4813      	ldr	r0, [pc, #76]	@ (8001aa0 <MX_TIM1_Init+0x138>)
 8001a52:	f002 fedf 	bl	8004814 <HAL_TIM_PWM_ConfigChannel>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001a5c:	f7ff fdb8 	bl	80015d0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001a60:	2300      	movs	r3, #0
 8001a62:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001a64:	2300      	movs	r3, #0
 8001a66:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a70:	2300      	movs	r3, #0
 8001a72:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a74:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a78:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001a7e:	1d3b      	adds	r3, r7, #4
 8001a80:	4619      	mov	r1, r3
 8001a82:	4807      	ldr	r0, [pc, #28]	@ (8001aa0 <MX_TIM1_Init+0x138>)
 8001a84:	f003 fbb8 	bl	80051f8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001a8e:	f7ff fd9f 	bl	80015d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001a92:	4803      	ldr	r0, [pc, #12]	@ (8001aa0 <MX_TIM1_Init+0x138>)
 8001a94:	f000 f8a0 	bl	8001bd8 <HAL_TIM_MspPostInit>

}
 8001a98:	bf00      	nop
 8001a9a:	3758      	adds	r7, #88	@ 0x58
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	20000550 	.word	0x20000550
 8001aa4:	40010000 	.word	0x40010000

08001aa8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b086      	sub	sp, #24
 8001aac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001aae:	f107 0308 	add.w	r3, r7, #8
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	601a      	str	r2, [r3, #0]
 8001ab6:	605a      	str	r2, [r3, #4]
 8001ab8:	609a      	str	r2, [r3, #8]
 8001aba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001abc:	463b      	mov	r3, r7
 8001abe:	2200      	movs	r2, #0
 8001ac0:	601a      	str	r2, [r3, #0]
 8001ac2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ac4:	4b1d      	ldr	r3, [pc, #116]	@ (8001b3c <MX_TIM2_Init+0x94>)
 8001ac6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001aca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100-1;
 8001acc:	4b1b      	ldr	r3, [pc, #108]	@ (8001b3c <MX_TIM2_Init+0x94>)
 8001ace:	2263      	movs	r2, #99	@ 0x63
 8001ad0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ad2:	4b1a      	ldr	r3, [pc, #104]	@ (8001b3c <MX_TIM2_Init+0x94>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000-1;
 8001ad8:	4b18      	ldr	r3, [pc, #96]	@ (8001b3c <MX_TIM2_Init+0x94>)
 8001ada:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001ade:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ae0:	4b16      	ldr	r3, [pc, #88]	@ (8001b3c <MX_TIM2_Init+0x94>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ae6:	4b15      	ldr	r3, [pc, #84]	@ (8001b3c <MX_TIM2_Init+0x94>)
 8001ae8:	2280      	movs	r2, #128	@ 0x80
 8001aea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001aec:	4813      	ldr	r0, [pc, #76]	@ (8001b3c <MX_TIM2_Init+0x94>)
 8001aee:	f002 fbb7 	bl	8004260 <HAL_TIM_Base_Init>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001af8:	f7ff fd6a 	bl	80015d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001afc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b00:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b02:	f107 0308 	add.w	r3, r7, #8
 8001b06:	4619      	mov	r1, r3
 8001b08:	480c      	ldr	r0, [pc, #48]	@ (8001b3c <MX_TIM2_Init+0x94>)
 8001b0a:	f002 ff45 	bl	8004998 <HAL_TIM_ConfigClockSource>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001b14:	f7ff fd5c 	bl	80015d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b20:	463b      	mov	r3, r7
 8001b22:	4619      	mov	r1, r3
 8001b24:	4805      	ldr	r0, [pc, #20]	@ (8001b3c <MX_TIM2_Init+0x94>)
 8001b26:	f003 faf9 	bl	800511c <HAL_TIMEx_MasterConfigSynchronization>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d001      	beq.n	8001b34 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001b30:	f7ff fd4e 	bl	80015d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b34:	bf00      	nop
 8001b36:	3718      	adds	r7, #24
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	20000598 	.word	0x20000598

08001b40 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a20      	ldr	r2, [pc, #128]	@ (8001bd0 <HAL_TIM_Base_MspInit+0x90>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d11e      	bne.n	8001b90 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b52:	2300      	movs	r3, #0
 8001b54:	60fb      	str	r3, [r7, #12]
 8001b56:	4b1f      	ldr	r3, [pc, #124]	@ (8001bd4 <HAL_TIM_Base_MspInit+0x94>)
 8001b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b5a:	4a1e      	ldr	r2, [pc, #120]	@ (8001bd4 <HAL_TIM_Base_MspInit+0x94>)
 8001b5c:	f043 0301 	orr.w	r3, r3, #1
 8001b60:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b62:	4b1c      	ldr	r3, [pc, #112]	@ (8001bd4 <HAL_TIM_Base_MspInit+0x94>)
 8001b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b66:	f003 0301 	and.w	r3, r3, #1
 8001b6a:	60fb      	str	r3, [r7, #12]
 8001b6c:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 8001b6e:	2200      	movs	r2, #0
 8001b70:	2105      	movs	r1, #5
 8001b72:	2019      	movs	r0, #25
 8001b74:	f000 ff9a 	bl	8002aac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001b78:	2019      	movs	r0, #25
 8001b7a:	f000 ffb3 	bl	8002ae4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 15, 0);
 8001b7e:	2200      	movs	r2, #0
 8001b80:	210f      	movs	r1, #15
 8001b82:	201a      	movs	r0, #26
 8001b84:	f000 ff92 	bl	8002aac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001b88:	201a      	movs	r0, #26
 8001b8a:	f000 ffab 	bl	8002ae4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001b8e:	e01a      	b.n	8001bc6 <HAL_TIM_Base_MspInit+0x86>
  else if(tim_baseHandle->Instance==TIM2)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b98:	d115      	bne.n	8001bc6 <HAL_TIM_Base_MspInit+0x86>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	60bb      	str	r3, [r7, #8]
 8001b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001bd4 <HAL_TIM_Base_MspInit+0x94>)
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba2:	4a0c      	ldr	r2, [pc, #48]	@ (8001bd4 <HAL_TIM_Base_MspInit+0x94>)
 8001ba4:	f043 0301 	orr.w	r3, r3, #1
 8001ba8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001baa:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd4 <HAL_TIM_Base_MspInit+0x94>)
 8001bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bae:	f003 0301 	and.w	r3, r3, #1
 8001bb2:	60bb      	str	r3, [r7, #8]
 8001bb4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	2105      	movs	r1, #5
 8001bba:	201c      	movs	r0, #28
 8001bbc:	f000 ff76 	bl	8002aac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001bc0:	201c      	movs	r0, #28
 8001bc2:	f000 ff8f 	bl	8002ae4 <HAL_NVIC_EnableIRQ>
}
 8001bc6:	bf00      	nop
 8001bc8:	3710      	adds	r7, #16
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	40010000 	.word	0x40010000
 8001bd4:	40023800 	.word	0x40023800

08001bd8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b088      	sub	sp, #32
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be0:	f107 030c 	add.w	r3, r7, #12
 8001be4:	2200      	movs	r2, #0
 8001be6:	601a      	str	r2, [r3, #0]
 8001be8:	605a      	str	r2, [r3, #4]
 8001bea:	609a      	str	r2, [r3, #8]
 8001bec:	60da      	str	r2, [r3, #12]
 8001bee:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a12      	ldr	r2, [pc, #72]	@ (8001c40 <HAL_TIM_MspPostInit+0x68>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d11e      	bne.n	8001c38 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	60bb      	str	r3, [r7, #8]
 8001bfe:	4b11      	ldr	r3, [pc, #68]	@ (8001c44 <HAL_TIM_MspPostInit+0x6c>)
 8001c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c02:	4a10      	ldr	r2, [pc, #64]	@ (8001c44 <HAL_TIM_MspPostInit+0x6c>)
 8001c04:	f043 0301 	orr.w	r3, r3, #1
 8001c08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001c44 <HAL_TIM_MspPostInit+0x6c>)
 8001c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0e:	f003 0301 	and.w	r3, r3, #1
 8001c12:	60bb      	str	r3, [r7, #8]
 8001c14:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001c16:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c1a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c20:	2300      	movs	r3, #0
 8001c22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c24:	2300      	movs	r3, #0
 8001c26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c2c:	f107 030c 	add.w	r3, r7, #12
 8001c30:	4619      	mov	r1, r3
 8001c32:	4805      	ldr	r0, [pc, #20]	@ (8001c48 <HAL_TIM_MspPostInit+0x70>)
 8001c34:	f000 fff6 	bl	8002c24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001c38:	bf00      	nop
 8001c3a:	3720      	adds	r7, #32
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	40010000 	.word	0x40010000
 8001c44:	40023800 	.word	0x40023800
 8001c48:	40020000 	.word	0x40020000

08001c4c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c50:	4b11      	ldr	r3, [pc, #68]	@ (8001c98 <MX_USART2_UART_Init+0x4c>)
 8001c52:	4a12      	ldr	r2, [pc, #72]	@ (8001c9c <MX_USART2_UART_Init+0x50>)
 8001c54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c56:	4b10      	ldr	r3, [pc, #64]	@ (8001c98 <MX_USART2_UART_Init+0x4c>)
 8001c58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001c98 <MX_USART2_UART_Init+0x4c>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c64:	4b0c      	ldr	r3, [pc, #48]	@ (8001c98 <MX_USART2_UART_Init+0x4c>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c98 <MX_USART2_UART_Init+0x4c>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c70:	4b09      	ldr	r3, [pc, #36]	@ (8001c98 <MX_USART2_UART_Init+0x4c>)
 8001c72:	220c      	movs	r2, #12
 8001c74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c76:	4b08      	ldr	r3, [pc, #32]	@ (8001c98 <MX_USART2_UART_Init+0x4c>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c7c:	4b06      	ldr	r3, [pc, #24]	@ (8001c98 <MX_USART2_UART_Init+0x4c>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c82:	4805      	ldr	r0, [pc, #20]	@ (8001c98 <MX_USART2_UART_Init+0x4c>)
 8001c84:	f003 fb1e 	bl	80052c4 <HAL_UART_Init>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001c8e:	f7ff fc9f 	bl	80015d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c92:	bf00      	nop
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	200005e0 	.word	0x200005e0
 8001c9c:	40004400 	.word	0x40004400

08001ca0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b08a      	sub	sp, #40	@ 0x28
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca8:	f107 0314 	add.w	r3, r7, #20
 8001cac:	2200      	movs	r2, #0
 8001cae:	601a      	str	r2, [r3, #0]
 8001cb0:	605a      	str	r2, [r3, #4]
 8001cb2:	609a      	str	r2, [r3, #8]
 8001cb4:	60da      	str	r2, [r3, #12]
 8001cb6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a1d      	ldr	r2, [pc, #116]	@ (8001d34 <HAL_UART_MspInit+0x94>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d133      	bne.n	8001d2a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	613b      	str	r3, [r7, #16]
 8001cc6:	4b1c      	ldr	r3, [pc, #112]	@ (8001d38 <HAL_UART_MspInit+0x98>)
 8001cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cca:	4a1b      	ldr	r2, [pc, #108]	@ (8001d38 <HAL_UART_MspInit+0x98>)
 8001ccc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cd2:	4b19      	ldr	r3, [pc, #100]	@ (8001d38 <HAL_UART_MspInit+0x98>)
 8001cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cda:	613b      	str	r3, [r7, #16]
 8001cdc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cde:	2300      	movs	r3, #0
 8001ce0:	60fb      	str	r3, [r7, #12]
 8001ce2:	4b15      	ldr	r3, [pc, #84]	@ (8001d38 <HAL_UART_MspInit+0x98>)
 8001ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce6:	4a14      	ldr	r2, [pc, #80]	@ (8001d38 <HAL_UART_MspInit+0x98>)
 8001ce8:	f043 0301 	orr.w	r3, r3, #1
 8001cec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cee:	4b12      	ldr	r3, [pc, #72]	@ (8001d38 <HAL_UART_MspInit+0x98>)
 8001cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf2:	f003 0301 	and.w	r3, r3, #1
 8001cf6:	60fb      	str	r3, [r7, #12]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001cfa:	230c      	movs	r3, #12
 8001cfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfe:	2302      	movs	r3, #2
 8001d00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d02:	2300      	movs	r3, #0
 8001d04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d06:	2303      	movs	r3, #3
 8001d08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d0a:	2307      	movs	r3, #7
 8001d0c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d0e:	f107 0314 	add.w	r3, r7, #20
 8001d12:	4619      	mov	r1, r3
 8001d14:	4809      	ldr	r0, [pc, #36]	@ (8001d3c <HAL_UART_MspInit+0x9c>)
 8001d16:	f000 ff85 	bl	8002c24 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	2105      	movs	r1, #5
 8001d1e:	2026      	movs	r0, #38	@ 0x26
 8001d20:	f000 fec4 	bl	8002aac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001d24:	2026      	movs	r0, #38	@ 0x26
 8001d26:	f000 fedd 	bl	8002ae4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001d2a:	bf00      	nop
 8001d2c:	3728      	adds	r7, #40	@ 0x28
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	40004400 	.word	0x40004400
 8001d38:	40023800 	.word	0x40023800
 8001d3c:	40020000 	.word	0x40020000

08001d40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d78 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d44:	f7ff fdfe 	bl	8001944 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d48:	480c      	ldr	r0, [pc, #48]	@ (8001d7c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d4a:	490d      	ldr	r1, [pc, #52]	@ (8001d80 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001d84 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d50:	e002      	b.n	8001d58 <LoopCopyDataInit>

08001d52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d56:	3304      	adds	r3, #4

08001d58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d5c:	d3f9      	bcc.n	8001d52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d5e:	4a0a      	ldr	r2, [pc, #40]	@ (8001d88 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d60:	4c0a      	ldr	r4, [pc, #40]	@ (8001d8c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d64:	e001      	b.n	8001d6a <LoopFillZerobss>

08001d66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d68:	3204      	adds	r2, #4

08001d6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d6c:	d3fb      	bcc.n	8001d66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d6e:	f007 ff2f 	bl	8009bd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d72:	f7ff faff 	bl	8001374 <main>
  bx  lr    
 8001d76:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d78:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d80:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001d84:	0800bdc8 	.word	0x0800bdc8
  ldr r2, =_sbss
 8001d88:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001d8c:	20004574 	.word	0x20004574

08001d90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d90:	e7fe      	b.n	8001d90 <ADC_IRQHandler>
	...

08001d94 <HAL_GPIO_EXTI_Callback>:

volatile uint8_t kill_flag = 0;

extern osThreadId Motor_TaskHandle;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_10) {
 8001d9e:	88fb      	ldrh	r3, [r7, #6]
 8001da0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001da4:	d11b      	bne.n	8001dde <HAL_GPIO_EXTI_Callback+0x4a>
		static uint32_t last_tick = 0;
		if (HAL_GetTick() - last_tick < 200)
 8001da6:	f000 fd99 	bl	80028dc <HAL_GetTick>
 8001daa:	4602      	mov	r2, r0
 8001dac:	4b0d      	ldr	r3, [pc, #52]	@ (8001de4 <HAL_GPIO_EXTI_Callback+0x50>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	2bc7      	cmp	r3, #199	@ 0xc7
 8001db4:	d912      	bls.n	8001ddc <HAL_GPIO_EXTI_Callback+0x48>
			return;
		last_tick = HAL_GetTick();
 8001db6:	f000 fd91 	bl	80028dc <HAL_GetTick>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	4a09      	ldr	r2, [pc, #36]	@ (8001de4 <HAL_GPIO_EXTI_Callback+0x50>)
 8001dbe:	6013      	str	r3, [r2, #0]

		kill_flag = 1;
 8001dc0:	4b09      	ldr	r3, [pc, #36]	@ (8001de8 <HAL_GPIO_EXTI_Callback+0x54>)
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	701a      	strb	r2, [r3, #0]
		Step_Stop();
 8001dc6:	f000 fd17 	bl	80027f8 <Step_Stop>
		Servo_Set_0();
 8001dca:	f000 fc9d 	bl	8002708 <Servo_Set_0>
		osSignalSet(Motor_TaskHandle, 0x02);
 8001dce:	4b07      	ldr	r3, [pc, #28]	@ (8001dec <HAL_GPIO_EXTI_Callback+0x58>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	2102      	movs	r1, #2
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f004 fb79 	bl	80064cc <osSignalSet>
 8001dda:	e000      	b.n	8001dde <HAL_GPIO_EXTI_Callback+0x4a>
			return;
 8001ddc:	bf00      	nop
	}
}
 8001dde:	3708      	adds	r7, #8
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	2000062c 	.word	0x2000062c
 8001de8:	20000628 	.word	0x20000628
 8001dec:	20000204 	.word	0x20000204

08001df0 <Controller_Init>:
 *      Author: kccistc
 */

#include "Controller.h"

void Controller_Init(){
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
	Controller_Plotter_Init();
 8001df4:	f000 f808 	bl	8001e08 <Controller_Plotter_Init>
}
 8001df8:	bf00      	nop
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <Controller_Execute>:
void Controller_Execute(){
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
	Controller_Plotter_Execute();
 8001e00:	f000 f81a 	bl	8001e38 <Controller_Plotter_Execute>
}
 8001e04:	bf00      	nop
 8001e06:	bd80      	pop	{r7, pc}

08001e08 <Controller_Plotter_Init>:

static float current_x = 0.0f;
static float current_y = 0.0f;
static int current_z = 1; // 1: Pen Up, 0: Pen Down

void Controller_Plotter_Init() {
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
	current_x = 0.0f;
 8001e0c:	4b07      	ldr	r3, [pc, #28]	@ (8001e2c <Controller_Plotter_Init+0x24>)
 8001e0e:	f04f 0200 	mov.w	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
	current_y = 0.0f;
 8001e14:	4b06      	ldr	r3, [pc, #24]	@ (8001e30 <Controller_Plotter_Init+0x28>)
 8001e16:	f04f 0200 	mov.w	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
	current_z = 1; // Pen Up  
 8001e1c:	4b05      	ldr	r3, [pc, #20]	@ (8001e34 <Controller_Plotter_Init+0x2c>)
 8001e1e:	2201      	movs	r2, #1
 8001e20:	601a      	str	r2, [r3, #0]
}
 8001e22:	bf00      	nop
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr
 8001e2c:	20000630 	.word	0x20000630
 8001e30:	20000634 	.word	0x20000634
 8001e34:	20000004 	.word	0x20000004

08001e38 <Controller_Plotter_Execute>:

void Controller_Plotter_Execute() {
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b098      	sub	sp, #96	@ 0x60
 8001e3c:	af00      	add	r7, sp, #0
	coordinate_t next_coord;
	motion_t next_motion;

	if (xQueueReceive((QueueHandle_t) Cmd_QueueHandle, &next_coord,
 8001e3e:	4b6f      	ldr	r3, [pc, #444]	@ (8001ffc <Controller_Plotter_Execute+0x1c4>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001e46:	f04f 32ff 	mov.w	r2, #4294967295
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f004 feea 	bl	8006c24 <xQueueReceive>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	f040 80ce 	bne.w	8001ff4 <Controller_Plotter_Execute+0x1bc>
	portMAX_DELAY) == pdPASS) {

		// X 
		if (next_coord.x < MIN_LIMIT)
 8001e58:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001e5c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e64:	d502      	bpl.n	8001e6c <Controller_Plotter_Execute+0x34>
			next_coord.x = MIN_LIMIT;
 8001e66:	f04f 0300 	mov.w	r3, #0
 8001e6a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (next_coord.x > MAX_X_LIMIT)
 8001e6c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001e70:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 8002000 <Controller_Plotter_Execute+0x1c8>
 8001e74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e7c:	dd01      	ble.n	8001e82 <Controller_Plotter_Execute+0x4a>
			next_coord.x = MAX_X_LIMIT;
 8001e7e:	4b61      	ldr	r3, [pc, #388]	@ (8002004 <Controller_Plotter_Execute+0x1cc>)
 8001e80:	627b      	str	r3, [r7, #36]	@ 0x24

		// Y 
		if (next_coord.y < MIN_LIMIT)
 8001e82:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001e86:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e8e:	d502      	bpl.n	8001e96 <Controller_Plotter_Execute+0x5e>
			next_coord.y = MIN_LIMIT;
 8001e90:	f04f 0300 	mov.w	r3, #0
 8001e94:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (next_coord.y > MAX_Y_LIMIT)
 8001e96:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001e9a:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 8002008 <Controller_Plotter_Execute+0x1d0>
 8001e9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ea2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ea6:	dd01      	ble.n	8001eac <Controller_Plotter_Execute+0x74>
			next_coord.y = MAX_Y_LIMIT;
 8001ea8:	4b58      	ldr	r3, [pc, #352]	@ (800200c <Controller_Plotter_Execute+0x1d4>)
 8001eaa:	62bb      	str	r3, [r7, #40]	@ 0x28

		// XY     
		int32_t target_x_steps = (int32_t) (next_coord.x * STEPS_PER_MM);
 8001eac:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001eb0:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001eb4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001eb8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ebc:	ee17 3a90 	vmov	r3, s15
 8001ec0:	65bb      	str	r3, [r7, #88]	@ 0x58
		int32_t target_y_steps = (int32_t) (next_coord.y * STEPS_PER_MM);
 8001ec2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001ec6:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001eca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ece:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ed2:	ee17 3a90 	vmov	r3, s15
 8001ed6:	657b      	str	r3, [r7, #84]	@ 0x54
		int32_t curr_x_steps = (int32_t) (current_x * STEPS_PER_MM);
 8001ed8:	4b4d      	ldr	r3, [pc, #308]	@ (8002010 <Controller_Plotter_Execute+0x1d8>)
 8001eda:	edd3 7a00 	vldr	s15, [r3]
 8001ede:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001ee2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ee6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001eea:	ee17 3a90 	vmov	r3, s15
 8001eee:	653b      	str	r3, [r7, #80]	@ 0x50
		int32_t curr_y_steps = (int32_t) (current_y * STEPS_PER_MM);
 8001ef0:	4b48      	ldr	r3, [pc, #288]	@ (8002014 <Controller_Plotter_Execute+0x1dc>)
 8001ef2:	edd3 7a00 	vldr	s15, [r3]
 8001ef6:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001efa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001efe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f02:	ee17 3a90 	vmov	r3, s15
 8001f06:	64fb      	str	r3, [r7, #76]	@ 0x4c

		//     
		// 1.    ( )
		int32_t dx = target_x_steps - curr_x_steps;
 8001f08:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001f0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	64bb      	str	r3, [r7, #72]	@ 0x48
		int32_t dy = target_y_steps - curr_y_steps;
 8001f10:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001f12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	647b      	str	r3, [r7, #68]	@ 0x44

		//  CoreXY   
		//   A B   "  " .
		int32_t da = dx + dy;
 8001f18:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001f1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f1c:	4413      	add	r3, r2
 8001f1e:	643b      	str	r3, [r7, #64]	@ 0x40
		int32_t db = dy - dx;
 8001f20:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001f22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	63fb      	str	r3, [r7, #60]	@ 0x3c

		//     
		int32_t abs_da = abs(da);
 8001f28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	bfb8      	it	lt
 8001f2e:	425b      	neglt	r3, r3
 8001f30:	63bb      	str	r3, [r7, #56]	@ 0x38
		int32_t abs_db = abs(db);
 8001f32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	bfb8      	it	lt
 8001f38:	425b      	neglt	r3, r3
 8001f3a:	637b      	str	r3, [r7, #52]	@ 0x34

		//  A, B   
		next_motion.dir_a = (da >= 0) ? CCW : CW;
 8001f3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f3e:	0fdb      	lsrs	r3, r3, #31
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	777b      	strb	r3, [r7, #29]
		next_motion.dir_b = (db >= 0) ? CCW : CW;
 8001f44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f46:	0fdb      	lsrs	r3, r3, #31
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	77bb      	strb	r3, [r7, #30]

		// (Master)  (A B       )
		if (abs_da >= abs_db) {
 8001f4c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001f4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f50:	429a      	cmp	r2, r3
 8001f52:	db06      	blt.n	8001f62 <Controller_Plotter_Execute+0x12a>
			next_motion.is_a_master = true;  // Motor A   
 8001f54:	2301      	movs	r3, #1
 8001f56:	773b      	strb	r3, [r7, #28]
			next_motion.max_steps = abs_da;
 8001f58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f5a:	603b      	str	r3, [r7, #0]
			next_motion.min_steps = abs_db;
 8001f5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f5e:	607b      	str	r3, [r7, #4]
 8001f60:	e005      	b.n	8001f6e <Controller_Plotter_Execute+0x136>
		} else {
			next_motion.is_a_master = false; // Motor B   
 8001f62:	2300      	movs	r3, #0
 8001f64:	773b      	strb	r3, [r7, #28]
			next_motion.max_steps = abs_db;
 8001f66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f68:	603b      	str	r3, [r7, #0]
			next_motion.min_steps = abs_da;
 8001f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f6c:	607b      	str	r3, [r7, #4]
		}
		next_motion.error = next_motion.max_steps / 2; // 
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	0fda      	lsrs	r2, r3, #31
 8001f72:	4413      	add	r3, r2
 8001f74:	105b      	asrs	r3, r3, #1
 8001f76:	60bb      	str	r3, [r7, #8]

		//  Z  
		next_motion.z_state = next_coord.z;  //  Z  (0 or 1)
 8001f78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f7a:	623b      	str	r3, [r7, #32]
		next_motion.z_action = (next_coord.z != current_z) ? true : false;
 8001f7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f7e:	4b26      	ldr	r3, [pc, #152]	@ (8002018 <Controller_Plotter_Execute+0x1e0>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	429a      	cmp	r2, r3
 8001f84:	bf14      	ite	ne
 8001f86:	2301      	movne	r3, #1
 8001f88:	2300      	moveq	r3, #0
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	77fb      	strb	r3, [r7, #31]

		// ---------------------------------------------------------
		//     
		// ---------------------------------------------------------
		uint32_t cruise_arr = (next_coord.z == 1) ? ARR_TRAVEL : ARR_DRAWING;
 8001f8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d102      	bne.n	8001f9a <Controller_Plotter_Execute+0x162>
 8001f94:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001f98:	e001      	b.n	8001f9e <Controller_Plotter_Execute+0x166>
 8001f9a:	f240 53db 	movw	r3, #1499	@ 0x5db
 8001f9e:	633b      	str	r3, [r7, #48]	@ 0x30
		next_motion.target_arr = cruise_arr;
 8001fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fa2:	613b      	str	r3, [r7, #16]
		next_motion.start_arr = START_ARR;
 8001fa4:	f241 3387 	movw	r3, #4999	@ 0x1387
 8001fa8:	60fb      	str	r3, [r7, #12]

		//   
		// 1.        (: 25%)
		uint32_t ramp_steps = next_motion.max_steps / 4;
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	da00      	bge.n	8001fb2 <Controller_Plotter_Execute+0x17a>
 8001fb0:	3303      	adds	r3, #3
 8001fb2:	109b      	asrs	r3, r3, #2
 8001fb4:	65fb      	str	r3, [r7, #92]	@ 0x5c

		// 2. 100mm/s    100  .
		// 1200~1500    .
		if (ramp_steps > 1200) {
 8001fb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001fb8:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8001fbc:	d902      	bls.n	8001fc4 <Controller_Plotter_Execute+0x18c>
			ramp_steps = 1200;
 8001fbe:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 8001fc2:	65fb      	str	r3, [r7, #92]	@ 0x5c
		}

		next_motion.accel_steps = ramp_steps;
 8001fc4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001fc6:	617b      	str	r3, [r7, #20]
		next_motion.decel_start_step = next_motion.max_steps - ramp_steps;
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	461a      	mov	r2, r3
 8001fcc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001fce:	1ad3      	subs	r3, r2, r3
 8001fd0:	61bb      	str	r3, [r7, #24]

		///////////////////////////////////////////
		//////////////////////////////////////////

		// 6. Motion_Queue 
		xQueueSend((QueueHandle_t )Motion_QueueHandle, &next_motion,
 8001fd2:	4b12      	ldr	r3, [pc, #72]	@ (800201c <Controller_Plotter_Execute+0x1e4>)
 8001fd4:	6818      	ldr	r0, [r3, #0]
 8001fd6:	4639      	mov	r1, r7
 8001fd8:	2300      	movs	r3, #0
 8001fda:	f04f 32ff 	mov.w	r2, #4294967295
 8001fde:	f004 fd1f 	bl	8006a20 <xQueueGenericSend>
				portMAX_DELAY);

		//    
		current_x = next_coord.x;
 8001fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fe4:	4a0a      	ldr	r2, [pc, #40]	@ (8002010 <Controller_Plotter_Execute+0x1d8>)
 8001fe6:	6013      	str	r3, [r2, #0]
		current_y = next_coord.y;
 8001fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fea:	4a0a      	ldr	r2, [pc, #40]	@ (8002014 <Controller_Plotter_Execute+0x1dc>)
 8001fec:	6013      	str	r3, [r2, #0]
		current_z = next_coord.z;
 8001fee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ff0:	4a09      	ldr	r2, [pc, #36]	@ (8002018 <Controller_Plotter_Execute+0x1e0>)
 8001ff2:	6013      	str	r3, [r2, #0]
	}
}
 8001ff4:	bf00      	nop
 8001ff6:	3760      	adds	r7, #96	@ 0x60
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	2000020c 	.word	0x2000020c
 8002000:	437a0000 	.word	0x437a0000
 8002004:	437a0000 	.word	0x437a0000
 8002008:	43be0000 	.word	0x43be0000
 800200c:	43be0000 	.word	0x43be0000
 8002010:	20000630 	.word	0x20000630
 8002014:	20000634 	.word	0x20000634
 8002018:	20000004 	.word	0x20000004
 800201c:	20000208 	.word	0x20000208

08002020 <Listener_Init>:

#include "Listener.h"

extern osMessageQId Cmd_QueueHandle; // freertos.c  

void Listener_Init() {
 8002020:	b580      	push	{r7, lr}
 8002022:	af00      	add	r7, sp, #0
	UART_StartReceive();
 8002024:	f000 f88e 	bl	8002144 <UART_StartReceive>
}
 8002028:	bf00      	nop
 800202a:	bd80      	pop	{r7, pc}

0800202c <Listener_Execute>:

void Listener_Execute(void) {
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af00      	add	r7, sp, #0
    coordinate_t temp_data;

    if (data_ready_flag) {
 8002032:	4b12      	ldr	r3, [pc, #72]	@ (800207c <Listener_Execute+0x50>)
 8002034:	781b      	ldrb	r3, [r3, #0]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d01c      	beq.n	8002074 <Listener_Execute+0x48>
        if (Parse_To_Struct(rx_buffer, &temp_data)) {
 800203a:	1d3b      	adds	r3, r7, #4
 800203c:	4619      	mov	r1, r3
 800203e:	4810      	ldr	r0, [pc, #64]	@ (8002080 <Listener_Execute+0x54>)
 8002040:	f000 f832 	bl	80020a8 <Parse_To_Struct>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d00f      	beq.n	800206a <Listener_Execute+0x3e>
            if (xQueueSend((QueueHandle_t)Cmd_QueueHandle, &temp_data, 0) == pdPASS) {
 800204a:	4b0e      	ldr	r3, [pc, #56]	@ (8002084 <Listener_Execute+0x58>)
 800204c:	6818      	ldr	r0, [r3, #0]
 800204e:	1d39      	adds	r1, r7, #4
 8002050:	2300      	movs	r3, #0
 8002052:	2200      	movs	r2, #0
 8002054:	f004 fce4 	bl	8006a20 <xQueueGenericSend>
 8002058:	4603      	mov	r3, r0
 800205a:	2b01      	cmp	r3, #1
 800205c:	d10a      	bne.n	8002074 <Listener_Execute+0x48>
                data_ready_flag = 0;
 800205e:	4b07      	ldr	r3, [pc, #28]	@ (800207c <Listener_Execute+0x50>)
 8002060:	2200      	movs	r2, #0
 8002062:	701a      	strb	r2, [r3, #0]
                UART_StartReceive();
 8002064:	f000 f86e 	bl	8002144 <UART_StartReceive>
        } else {
            data_ready_flag = 0;
            UART_StartReceive();
        }
    }
}
 8002068:	e004      	b.n	8002074 <Listener_Execute+0x48>
            data_ready_flag = 0;
 800206a:	4b04      	ldr	r3, [pc, #16]	@ (800207c <Listener_Execute+0x50>)
 800206c:	2200      	movs	r2, #0
 800206e:	701a      	strb	r2, [r3, #0]
            UART_StartReceive();
 8002070:	f000 f868 	bl	8002144 <UART_StartReceive>
}
 8002074:	bf00      	nop
 8002076:	3710      	adds	r7, #16
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	20000638 	.word	0x20000638
 8002080:	2000063c 	.word	0x2000063c
 8002084:	2000020c 	.word	0x2000020c

08002088 <Set_Data_Ready>:

void Process_Init(void) {
    UART_StartReceive();
}

void Set_Data_Ready(uint8_t state) {
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	4603      	mov	r3, r0
 8002090:	71fb      	strb	r3, [r7, #7]
    data_ready_flag = state;
 8002092:	4a04      	ldr	r2, [pc, #16]	@ (80020a4 <Set_Data_Ready+0x1c>)
 8002094:	79fb      	ldrb	r3, [r7, #7]
 8002096:	7013      	strb	r3, [r2, #0]
}
 8002098:	bf00      	nop
 800209a:	370c      	adds	r7, #12
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr
 80020a4:	20000638 	.word	0x20000638

080020a8 <Parse_To_Struct>:


uint8_t Parse_To_Struct(char* buf, coordinate_t* data) {
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b086      	sub	sp, #24
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	6039      	str	r1, [r7, #0]
    char *x_ptr = strstr(buf, "x:");
 80020b2:	4921      	ldr	r1, [pc, #132]	@ (8002138 <Parse_To_Struct+0x90>)
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	f007 fcca 	bl	8009a4e <strstr>
 80020ba:	6178      	str	r0, [r7, #20]
    char *y_ptr = strstr(buf, "y:");
 80020bc:	491f      	ldr	r1, [pc, #124]	@ (800213c <Parse_To_Struct+0x94>)
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f007 fcc5 	bl	8009a4e <strstr>
 80020c4:	6138      	str	r0, [r7, #16]
    char *z_ptr = strstr(buf, "z:");
 80020c6:	491e      	ldr	r1, [pc, #120]	@ (8002140 <Parse_To_Struct+0x98>)
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	f007 fcc0 	bl	8009a4e <strstr>
 80020ce:	60f8      	str	r0, [r7, #12]
    if (x_ptr && y_ptr && z_ptr) {
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d02b      	beq.n	800212e <Parse_To_Struct+0x86>
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d028      	beq.n	800212e <Parse_To_Struct+0x86>
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d025      	beq.n	800212e <Parse_To_Struct+0x86>
        data->x = (float)atof(x_ptr + 2);
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	3302      	adds	r3, #2
 80020e6:	4618      	mov	r0, r3
 80020e8:	f006 fcf6 	bl	8008ad8 <atof>
 80020ec:	ec53 2b10 	vmov	r2, r3, d0
 80020f0:	4610      	mov	r0, r2
 80020f2:	4619      	mov	r1, r3
 80020f4:	f7fe fd3a 	bl	8000b6c <__aeabi_d2f>
 80020f8:	4602      	mov	r2, r0
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	601a      	str	r2, [r3, #0]
        data->y = (float)atof(y_ptr + 2);
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	3302      	adds	r3, #2
 8002102:	4618      	mov	r0, r3
 8002104:	f006 fce8 	bl	8008ad8 <atof>
 8002108:	ec53 2b10 	vmov	r2, r3, d0
 800210c:	4610      	mov	r0, r2
 800210e:	4619      	mov	r1, r3
 8002110:	f7fe fd2c 	bl	8000b6c <__aeabi_d2f>
 8002114:	4602      	mov	r2, r0
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	605a      	str	r2, [r3, #4]
        data->z = atoi(z_ptr + 2);
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	3302      	adds	r3, #2
 800211e:	4618      	mov	r0, r3
 8002120:	f006 fcdd 	bl	8008ade <atoi>
 8002124:	4602      	mov	r2, r0
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	609a      	str	r2, [r3, #8]
        return 1;
 800212a:	2301      	movs	r3, #1
 800212c:	e000      	b.n	8002130 <Parse_To_Struct+0x88>
    }
    return 0;
 800212e:	2300      	movs	r3, #0
}
 8002130:	4618      	mov	r0, r3
 8002132:	3718      	adds	r7, #24
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	0800b990 	.word	0x0800b990
 800213c:	0800b994 	.word	0x0800b994
 8002140:	0800b998 	.word	0x0800b998

08002144 <UART_StartReceive>:

char rx_buffer[64];
uint8_t rx_data;
int rx_index = 0;

void UART_StartReceive(void) {
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 8002148:	2201      	movs	r2, #1
 800214a:	4903      	ldr	r1, [pc, #12]	@ (8002158 <UART_StartReceive+0x14>)
 800214c:	4803      	ldr	r0, [pc, #12]	@ (800215c <UART_StartReceive+0x18>)
 800214e:	f003 f994 	bl	800547a <HAL_UART_Receive_IT>
}
 8002152:	bf00      	nop
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	2000067c 	.word	0x2000067c
 800215c:	200005e0 	.word	0x200005e0

08002160 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a18      	ldr	r2, [pc, #96]	@ (80021d0 <HAL_UART_RxCpltCallback+0x70>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d12a      	bne.n	80021c8 <HAL_UART_RxCpltCallback+0x68>
        if (rx_data == '\n' || rx_data == '\r') {
 8002172:	4b18      	ldr	r3, [pc, #96]	@ (80021d4 <HAL_UART_RxCpltCallback+0x74>)
 8002174:	781b      	ldrb	r3, [r3, #0]
 8002176:	2b0a      	cmp	r3, #10
 8002178:	d003      	beq.n	8002182 <HAL_UART_RxCpltCallback+0x22>
 800217a:	4b16      	ldr	r3, [pc, #88]	@ (80021d4 <HAL_UART_RxCpltCallback+0x74>)
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	2b0d      	cmp	r3, #13
 8002180:	d110      	bne.n	80021a4 <HAL_UART_RxCpltCallback+0x44>
            rx_buffer[rx_index] = '\0';
 8002182:	4b15      	ldr	r3, [pc, #84]	@ (80021d8 <HAL_UART_RxCpltCallback+0x78>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a15      	ldr	r2, [pc, #84]	@ (80021dc <HAL_UART_RxCpltCallback+0x7c>)
 8002188:	2100      	movs	r1, #0
 800218a:	54d1      	strb	r1, [r2, r3]
            rx_index = 0;
 800218c:	4b12      	ldr	r3, [pc, #72]	@ (80021d8 <HAL_UART_RxCpltCallback+0x78>)
 800218e:	2200      	movs	r2, #0
 8002190:	601a      	str	r2, [r3, #0]
            Set_Data_Ready(1);
 8002192:	2001      	movs	r0, #1
 8002194:	f7ff ff78 	bl	8002088 <Set_Data_Ready>
            HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 8002198:	2201      	movs	r2, #1
 800219a:	490e      	ldr	r1, [pc, #56]	@ (80021d4 <HAL_UART_RxCpltCallback+0x74>)
 800219c:	4810      	ldr	r0, [pc, #64]	@ (80021e0 <HAL_UART_RxCpltCallback+0x80>)
 800219e:	f003 f96c 	bl	800547a <HAL_UART_Receive_IT>
        } else if (rx_index < 63) {
            rx_buffer[rx_index++] = rx_data;
            HAL_UART_Receive_IT(&huart2, &rx_data, 1);
        }
    }
}
 80021a2:	e011      	b.n	80021c8 <HAL_UART_RxCpltCallback+0x68>
        } else if (rx_index < 63) {
 80021a4:	4b0c      	ldr	r3, [pc, #48]	@ (80021d8 <HAL_UART_RxCpltCallback+0x78>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2b3e      	cmp	r3, #62	@ 0x3e
 80021aa:	dc0d      	bgt.n	80021c8 <HAL_UART_RxCpltCallback+0x68>
            rx_buffer[rx_index++] = rx_data;
 80021ac:	4b0a      	ldr	r3, [pc, #40]	@ (80021d8 <HAL_UART_RxCpltCallback+0x78>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	1c5a      	adds	r2, r3, #1
 80021b2:	4909      	ldr	r1, [pc, #36]	@ (80021d8 <HAL_UART_RxCpltCallback+0x78>)
 80021b4:	600a      	str	r2, [r1, #0]
 80021b6:	4a07      	ldr	r2, [pc, #28]	@ (80021d4 <HAL_UART_RxCpltCallback+0x74>)
 80021b8:	7811      	ldrb	r1, [r2, #0]
 80021ba:	4a08      	ldr	r2, [pc, #32]	@ (80021dc <HAL_UART_RxCpltCallback+0x7c>)
 80021bc:	54d1      	strb	r1, [r2, r3]
            HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 80021be:	2201      	movs	r2, #1
 80021c0:	4904      	ldr	r1, [pc, #16]	@ (80021d4 <HAL_UART_RxCpltCallback+0x74>)
 80021c2:	4807      	ldr	r0, [pc, #28]	@ (80021e0 <HAL_UART_RxCpltCallback+0x80>)
 80021c4:	f003 f959 	bl	800547a <HAL_UART_Receive_IT>
}
 80021c8:	bf00      	nop
 80021ca:	3708      	adds	r7, #8
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	40004400 	.word	0x40004400
 80021d4:	2000067c 	.word	0x2000067c
 80021d8:	20000680 	.word	0x20000680
 80021dc:	2000063c 	.word	0x2000063c
 80021e0:	200005e0 	.word	0x200005e0

080021e4 <Presenter_Init>:
 *      Author: kccistc
 */
#include "Presenter.h"
#include "cmsis_os.h"

void Presenter_Init() {
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
	Presenter_Plotter_Init(osThreadGetId());
 80021e8:	f004 f955 	bl	8006496 <osThreadGetId>
 80021ec:	4603      	mov	r3, r0
 80021ee:	4618      	mov	r0, r3
 80021f0:	f000 f808 	bl	8002204 <Presenter_Plotter_Init>
}
 80021f4:	bf00      	nop
 80021f6:	bd80      	pop	{r7, pc}

080021f8 <Presenter_Execute>:
void Presenter_Execute() {
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
	Presenter_Plotter_Execute();
 80021fc:	f000 f834 	bl	8002268 <Presenter_Plotter_Execute>
}
 8002200:	bf00      	nop
 8002202:	bd80      	pop	{r7, pc}

08002204 <Presenter_Plotter_Init>:
extern osMessageQId Motion_QueueHandle;
extern UART_HandleTypeDef huart2;
volatile ISR_Context_t isr_ctx;
volatile extern uint8_t kill_flag;

void Presenter_Plotter_Init(osThreadId tid) {
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
	Motor_TaskHandle = tid;
 800220c:	4a12      	ldr	r2, [pc, #72]	@ (8002258 <Presenter_Plotter_Init+0x54>)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6013      	str	r3, [r2, #0]

	LCD_Init(&hi2c1);
 8002212:	4812      	ldr	r0, [pc, #72]	@ (800225c <Presenter_Plotter_Init+0x58>)
 8002214:	f000 f9ba 	bl	800258c <LCD_Init>
	HAL_Delay(500); // 500ms :       .
 8002218:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800221c:	f000 fb6a 	bl	80028f4 <HAL_Delay>
	LCD_WriteStringXY(0, 0, "READY");
 8002220:	4a0f      	ldr	r2, [pc, #60]	@ (8002260 <Presenter_Plotter_Init+0x5c>)
 8002222:	2100      	movs	r1, #0
 8002224:	2000      	movs	r0, #0
 8002226:	f000 fa28 	bl	800267a <LCD_WriteStringXY>
// 1. Z   (TIM1)----------------------------------------
	Servo_Init();
 800222a:	f000 fa3b 	bl	80026a4 <Servo_Init>
	Servo_Set_30();
 800222e:	f000 fa72 	bl	8002716 <Servo_Set_30>
	osDelay(200);
 8002232:	20c8      	movs	r0, #200	@ 0xc8
 8002234:	f004 f936 	bl	80064a4 <osDelay>
// 2.     ------------------------------------------
	Step_Init();
 8002238:	f000 fa74 	bl	8002724 <Step_Init>
// 3. (TIM2)   
	__HAL_TIM_SET_AUTORELOAD(&htim2, 4999); //   
 800223c:	4b09      	ldr	r3, [pc, #36]	@ (8002264 <Presenter_Plotter_Init+0x60>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f241 3287 	movw	r2, #4999	@ 0x1387
 8002244:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002246:	4b07      	ldr	r3, [pc, #28]	@ (8002264 <Presenter_Plotter_Init+0x60>)
 8002248:	f241 3287 	movw	r2, #4999	@ 0x1387
 800224c:	60da      	str	r2, [r3, #12]
}
 800224e:	bf00      	nop
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	20000204 	.word	0x20000204
 800225c:	200004b0 	.word	0x200004b0
 8002260:	0800b99c 	.word	0x0800b99c
 8002264:	20000598 	.word	0x20000598

08002268 <Presenter_Plotter_Execute>:

void Presenter_Plotter_Execute() {
 8002268:	b580      	push	{r7, lr}
 800226a:	b08e      	sub	sp, #56	@ 0x38
 800226c:	af00      	add	r7, sp, #0

    //      (static )
    static bool is_active = false;

    // 1. Kill Flag  ()
    if (kill_flag) {
 800226e:	4b52      	ldr	r3, [pc, #328]	@ (80023b8 <Presenter_Plotter_Execute+0x150>)
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	b2db      	uxtb	r3, r3
 8002274:	2b00      	cmp	r3, #0
 8002276:	d00b      	beq.n	8002290 <Presenter_Plotter_Execute+0x28>
         LCD_WriteStringXY(0, 0, "STOP! KILL SW   "); //    
 8002278:	4a50      	ldr	r2, [pc, #320]	@ (80023bc <Presenter_Plotter_Execute+0x154>)
 800227a:	2100      	movs	r1, #0
 800227c:	2000      	movs	r0, #0
 800227e:	f000 f9fc 	bl	800267a <LCD_WriteStringXY>
         is_active = false; //    
 8002282:	4b4f      	ldr	r3, [pc, #316]	@ (80023c0 <Presenter_Plotter_Execute+0x158>)
 8002284:	2200      	movs	r2, #0
 8002286:	701a      	strb	r2, [r3, #0]
         osDelay(100);
 8002288:	2064      	movs	r0, #100	@ 0x64
 800228a:	f004 f90b 	bl	80064a4 <osDelay>
 800228e:	e090      	b.n	80023b2 <Presenter_Plotter_Execute+0x14a>
         return;
    }

    // 2.    (100ms  - !)
    // portMAX_DELAY  100     FINISH   
    if (xQueueReceive((QueueHandle_t) Motion_QueueHandle, &move, 100) == pdPASS) {
 8002290:	4b4c      	ldr	r3, [pc, #304]	@ (80023c4 <Presenter_Plotter_Execute+0x15c>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f107 0114 	add.w	r1, r7, #20
 8002298:	2264      	movs	r2, #100	@ 0x64
 800229a:	4618      	mov	r0, r3
 800229c:	f004 fcc2 	bl	8006c24 <xQueueReceive>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d174      	bne.n	8002390 <Presenter_Plotter_Execute+0x128>

        //    
        if (!is_active) {
 80022a6:	4b46      	ldr	r3, [pc, #280]	@ (80023c0 <Presenter_Plotter_Execute+0x158>)
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	f083 0301 	eor.w	r3, r3, #1
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d007      	beq.n	80022c4 <Presenter_Plotter_Execute+0x5c>
            LCD_WriteStringXY(0, 0, "Moving...       "); // 16   ( )
 80022b4:	4a44      	ldr	r2, [pc, #272]	@ (80023c8 <Presenter_Plotter_Execute+0x160>)
 80022b6:	2100      	movs	r1, #0
 80022b8:	2000      	movs	r0, #0
 80022ba:	f000 f9de 	bl	800267a <LCD_WriteStringXY>
            is_active = true;
 80022be:	4b40      	ldr	r3, [pc, #256]	@ (80023c0 <Presenter_Plotter_Execute+0x158>)
 80022c0:	2201      	movs	r2, #1
 80022c2:	701a      	strb	r2, [r3, #0]
        }

        uint8_t request_code = 0xBB;
 80022c4:	23bb      	movs	r3, #187	@ 0xbb
 80022c6:	74fb      	strb	r3, [r7, #19]
        HAL_UART_Transmit(&huart2, &request_code, 1, 10);
 80022c8:	f107 0113 	add.w	r1, r7, #19
 80022cc:	230a      	movs	r3, #10
 80022ce:	2201      	movs	r2, #1
 80022d0:	483e      	ldr	r0, [pc, #248]	@ (80023cc <Presenter_Plotter_Execute+0x164>)
 80022d2:	f003 f847 	bl	8005364 <HAL_UART_Transmit>

        // Z  
        if (move.z_action) {
 80022d6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d00a      	beq.n	80022f4 <Presenter_Plotter_Execute+0x8c>
            if (move.z_state) Servo_Set_30();
 80022de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d002      	beq.n	80022ea <Presenter_Plotter_Execute+0x82>
 80022e4:	f000 fa17 	bl	8002716 <Servo_Set_30>
 80022e8:	e001      	b.n	80022ee <Presenter_Plotter_Execute+0x86>
            else Servo_Set_0();
 80022ea:	f000 fa0d 	bl	8002708 <Servo_Set_0>
            osDelay(200);
 80022ee:	20c8      	movs	r0, #200	@ 0xc8
 80022f0:	f004 f8d8 	bl	80064a4 <osDelay>
        }

        // XY  
        if (move.max_steps > 0) {
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	dd5b      	ble.n	80023b2 <Presenter_Plotter_Execute+0x14a>
            Step_Set_DirPin(&Step_motor_1, move.dir_a);
 80022fa:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80022fe:	4619      	mov	r1, r3
 8002300:	4833      	ldr	r0, [pc, #204]	@ (80023d0 <Presenter_Plotter_Execute+0x168>)
 8002302:	f000 fa9c 	bl	800283e <Step_Set_DirPin>
            Step_Set_DirPin(&Step_motor_2, move.dir_b);
 8002306:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800230a:	4619      	mov	r1, r3
 800230c:	4831      	ldr	r0, [pc, #196]	@ (80023d4 <Presenter_Plotter_Execute+0x16c>)
 800230e:	f000 fa96 	bl	800283e <Step_Set_DirPin>

            isr_ctx.max_steps = move.max_steps;
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	4a30      	ldr	r2, [pc, #192]	@ (80023d8 <Presenter_Plotter_Execute+0x170>)
 8002316:	6013      	str	r3, [r2, #0]
            isr_ctx.min_steps = move.min_steps;
 8002318:	69bb      	ldr	r3, [r7, #24]
 800231a:	4a2f      	ldr	r2, [pc, #188]	@ (80023d8 <Presenter_Plotter_Execute+0x170>)
 800231c:	6053      	str	r3, [r2, #4]
            isr_ctx.error = move.error;
 800231e:	69fb      	ldr	r3, [r7, #28]
 8002320:	4a2d      	ldr	r2, [pc, #180]	@ (80023d8 <Presenter_Plotter_Execute+0x170>)
 8002322:	6093      	str	r3, [r2, #8]
            isr_ctx.is_a_master = move.is_a_master;
 8002324:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002328:	4b2b      	ldr	r3, [pc, #172]	@ (80023d8 <Presenter_Plotter_Execute+0x170>)
 800232a:	731a      	strb	r2, [r3, #12]
            isr_ctx.current_step = 0;
 800232c:	4b2a      	ldr	r3, [pc, #168]	@ (80023d8 <Presenter_Plotter_Execute+0x170>)
 800232e:	2200      	movs	r2, #0
 8002330:	611a      	str	r2, [r3, #16]
            isr_ctx.start_arr = move.start_arr;
 8002332:	6a3b      	ldr	r3, [r7, #32]
 8002334:	4a28      	ldr	r2, [pc, #160]	@ (80023d8 <Presenter_Plotter_Execute+0x170>)
 8002336:	6153      	str	r3, [r2, #20]
            isr_ctx.target_arr = move.target_arr;
 8002338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800233a:	4a27      	ldr	r2, [pc, #156]	@ (80023d8 <Presenter_Plotter_Execute+0x170>)
 800233c:	6193      	str	r3, [r2, #24]
            isr_ctx.accel_steps = move.accel_steps;
 800233e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002340:	4a25      	ldr	r2, [pc, #148]	@ (80023d8 <Presenter_Plotter_Execute+0x170>)
 8002342:	61d3      	str	r3, [r2, #28]
            isr_ctx.decel_start_step = move.decel_start_step;
 8002344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002346:	4a24      	ldr	r2, [pc, #144]	@ (80023d8 <Presenter_Plotter_Execute+0x170>)
 8002348:	6213      	str	r3, [r2, #32]

            Step_Set_ARR(move.start_arr);
 800234a:	6a3b      	ldr	r3, [r7, #32]
 800234c:	4618      	mov	r0, r3
 800234e:	f000 fa31 	bl	80027b4 <Step_Set_ARR>
            Step_Start();
 8002352:	f000 fa43 	bl	80027dc <Step_Start>

            // (0x01)  (0x02) 
            osEvent evt = osSignalWait(0x01 | 0x02, osWaitForever);
 8002356:	1d3b      	adds	r3, r7, #4
 8002358:	f04f 32ff 	mov.w	r2, #4294967295
 800235c:	2103      	movs	r1, #3
 800235e:	4618      	mov	r0, r3
 8002360:	f004 f8f4 	bl	800654c <osSignalWait>

            if ((evt.value.signals & 0x02) || (kill_flag == 1)) {
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	f003 0302 	and.w	r3, r3, #2
 800236a:	2b00      	cmp	r3, #0
 800236c:	d104      	bne.n	8002378 <Presenter_Plotter_Execute+0x110>
 800236e:	4b12      	ldr	r3, [pc, #72]	@ (80023b8 <Presenter_Plotter_Execute+0x150>)
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	b2db      	uxtb	r3, r3
 8002374:	2b01      	cmp	r3, #1
 8002376:	d11c      	bne.n	80023b2 <Presenter_Plotter_Execute+0x14a>
                LCD_WriteStringXY(0, 0, "STOP! KILL SW   ");
 8002378:	4a10      	ldr	r2, [pc, #64]	@ (80023bc <Presenter_Plotter_Execute+0x154>)
 800237a:	2100      	movs	r1, #0
 800237c:	2000      	movs	r0, #0
 800237e:	f000 f97c 	bl	800267a <LCD_WriteStringXY>
                kill_flag = 1;
 8002382:	4b0d      	ldr	r3, [pc, #52]	@ (80023b8 <Presenter_Plotter_Execute+0x150>)
 8002384:	2201      	movs	r2, #1
 8002386:	701a      	strb	r2, [r3, #0]
                is_active = false;
 8002388:	4b0d      	ldr	r3, [pc, #52]	@ (80023c0 <Presenter_Plotter_Execute+0x158>)
 800238a:	2200      	movs	r2, #0
 800238c:	701a      	strb	r2, [r3, #0]
 800238e:	e010      	b.n	80023b2 <Presenter_Plotter_Execute+0x14a>
            //      else FINISH 
        }
    }
    else {
        // [ ] 100ms     ->   
        if (is_active && kill_flag == 0) {
 8002390:	4b0b      	ldr	r3, [pc, #44]	@ (80023c0 <Presenter_Plotter_Execute+0x158>)
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d00c      	beq.n	80023b2 <Presenter_Plotter_Execute+0x14a>
 8002398:	4b07      	ldr	r3, [pc, #28]	@ (80023b8 <Presenter_Plotter_Execute+0x150>)
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	b2db      	uxtb	r3, r3
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d107      	bne.n	80023b2 <Presenter_Plotter_Execute+0x14a>
            LCD_WriteStringXY(0, 0, "FINISH          "); //  
 80023a2:	4a0e      	ldr	r2, [pc, #56]	@ (80023dc <Presenter_Plotter_Execute+0x174>)
 80023a4:	2100      	movs	r1, #0
 80023a6:	2000      	movs	r0, #0
 80023a8:	f000 f967 	bl	800267a <LCD_WriteStringXY>
            is_active = false; //  
 80023ac:	4b04      	ldr	r3, [pc, #16]	@ (80023c0 <Presenter_Plotter_Execute+0x158>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	701a      	strb	r2, [r3, #0]
        }

        //  FINISH      ( )
    }
}
 80023b2:	3738      	adds	r7, #56	@ 0x38
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	20000628 	.word	0x20000628
 80023bc:	0800b9a4 	.word	0x0800b9a4
 80023c0:	200006a8 	.word	0x200006a8
 80023c4:	20000208 	.word	0x20000208
 80023c8:	0800b9b8 	.word	0x0800b9b8
 80023cc:	200005e0 	.word	0x200005e0
 80023d0:	200006b0 	.word	0x200006b0
 80023d4:	200006c0 	.word	0x200006c0
 80023d8:	20000684 	.word	0x20000684
 80023dc:	0800b9cc 	.word	0x0800b9cc

080023e0 <LCD_CmdMode>:

uint8_t lcdData = 0; //   
I2C_HandleTypeDef *hLcdI2C; // main  I2C  

void LCD_CmdMode()
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RS); // lcd  0(LCD_RS )  0
 80023e4:	4b05      	ldr	r3, [pc, #20]	@ (80023fc <LCD_CmdMode+0x1c>)
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	f023 0301 	bic.w	r3, r3, #1
 80023ec:	b2da      	uxtb	r2, r3
 80023ee:	4b03      	ldr	r3, [pc, #12]	@ (80023fc <LCD_CmdMode+0x1c>)
 80023f0:	701a      	strb	r2, [r3, #0]
}
 80023f2:	bf00      	nop
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr
 80023fc:	200006a9 	.word	0x200006a9

08002400 <LCD_DataMode>:

void LCD_DataMode()
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_RS); // lcd  0(LCD_RS )  1
 8002404:	4b05      	ldr	r3, [pc, #20]	@ (800241c <LCD_DataMode+0x1c>)
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	f043 0301 	orr.w	r3, r3, #1
 800240c:	b2da      	uxtb	r2, r3
 800240e:	4b03      	ldr	r3, [pc, #12]	@ (800241c <LCD_DataMode+0x1c>)
 8002410:	701a      	strb	r2, [r3, #0]
}
 8002412:	bf00      	nop
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr
 800241c:	200006a9 	.word	0x200006a9

08002420 <LCD_WriteMode>:

void LCD_WriteMode()
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RW); // lcd  1(LCD_RW )  0
 8002424:	4b05      	ldr	r3, [pc, #20]	@ (800243c <LCD_WriteMode+0x1c>)
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	f023 0302 	bic.w	r3, r3, #2
 800242c:	b2da      	uxtb	r2, r3
 800242e:	4b03      	ldr	r3, [pc, #12]	@ (800243c <LCD_WriteMode+0x1c>)
 8002430:	701a      	strb	r2, [r3, #0]
}
 8002432:	bf00      	nop
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr
 800243c:	200006a9 	.word	0x200006a9

08002440 <LCD_SendData>:

void LCD_SendData(uint8_t data)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b084      	sub	sp, #16
 8002444:	af02      	add	r7, sp, #8
 8002446:	4603      	mov	r3, r0
 8002448:	71fb      	strb	r3, [r7, #7]
	// send data to I2C Interface
	HAL_I2C_Master_Transmit(hLcdI2C, 0x27<<1, &data, 1, 1000);
 800244a:	4b07      	ldr	r3, [pc, #28]	@ (8002468 <LCD_SendData+0x28>)
 800244c:	6818      	ldr	r0, [r3, #0]
 800244e:	1dfa      	adds	r2, r7, #7
 8002450:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002454:	9300      	str	r3, [sp, #0]
 8002456:	2301      	movs	r3, #1
 8002458:	214e      	movs	r1, #78	@ 0x4e
 800245a:	f000 fedd 	bl	8003218 <HAL_I2C_Master_Transmit>
}
 800245e:	bf00      	nop
 8002460:	3708      	adds	r7, #8
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	200006ac 	.word	0x200006ac

0800246c <LCD_E_High>:

void LCD_E_High()
{
 800246c:	b580      	push	{r7, lr}
 800246e:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_E);
 8002470:	4b06      	ldr	r3, [pc, #24]	@ (800248c <LCD_E_High+0x20>)
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	f043 0304 	orr.w	r3, r3, #4
 8002478:	b2da      	uxtb	r2, r3
 800247a:	4b04      	ldr	r3, [pc, #16]	@ (800248c <LCD_E_High+0x20>)
 800247c:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 800247e:	4b03      	ldr	r3, [pc, #12]	@ (800248c <LCD_E_High+0x20>)
 8002480:	781b      	ldrb	r3, [r3, #0]
 8002482:	4618      	mov	r0, r3
 8002484:	f7ff ffdc 	bl	8002440 <LCD_SendData>
}
 8002488:	bf00      	nop
 800248a:	bd80      	pop	{r7, pc}
 800248c:	200006a9 	.word	0x200006a9

08002490 <LCD_E_Low>:

void LCD_E_Low()
{
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_E);
 8002494:	4b06      	ldr	r3, [pc, #24]	@ (80024b0 <LCD_E_Low+0x20>)
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	f023 0304 	bic.w	r3, r3, #4
 800249c:	b2da      	uxtb	r2, r3
 800249e:	4b04      	ldr	r3, [pc, #16]	@ (80024b0 <LCD_E_Low+0x20>)
 80024a0:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 80024a2:	4b03      	ldr	r3, [pc, #12]	@ (80024b0 <LCD_E_Low+0x20>)
 80024a4:	781b      	ldrb	r3, [r3, #0]
 80024a6:	4618      	mov	r0, r3
 80024a8:	f7ff ffca 	bl	8002440 <LCD_SendData>
}
 80024ac:	bf00      	nop
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	200006a9 	.word	0x200006a9

080024b4 <LCD_WriteNibble>:

void LCD_WriteNibble(uint8_t data)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	4603      	mov	r3, r0
 80024bc:	71fb      	strb	r3, [r7, #7]
	LCD_E_High();
 80024be:	f7ff ffd5 	bl	800246c <LCD_E_High>
	lcdData = (lcdData & 0x0f) | (data & 0xf0); //  4  0  
 80024c2:	4b0d      	ldr	r3, [pc, #52]	@ (80024f8 <LCD_WriteNibble+0x44>)
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	b25b      	sxtb	r3, r3
 80024c8:	f003 030f 	and.w	r3, r3, #15
 80024cc:	b25a      	sxtb	r2, r3
 80024ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d2:	f023 030f 	bic.w	r3, r3, #15
 80024d6:	b25b      	sxtb	r3, r3
 80024d8:	4313      	orrs	r3, r2
 80024da:	b25b      	sxtb	r3, r3
 80024dc:	b2da      	uxtb	r2, r3
 80024de:	4b06      	ldr	r3, [pc, #24]	@ (80024f8 <LCD_WriteNibble+0x44>)
 80024e0:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData); // lcd   
 80024e2:	4b05      	ldr	r3, [pc, #20]	@ (80024f8 <LCD_WriteNibble+0x44>)
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7ff ffaa 	bl	8002440 <LCD_SendData>
	LCD_E_Low();
 80024ec:	f7ff ffd0 	bl	8002490 <LCD_E_Low>
}
 80024f0:	bf00      	nop
 80024f2:	3708      	adds	r7, #8
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	200006a9 	.word	0x200006a9

080024fc <LCD_WriteByte>:

void LCD_WriteByte(uint8_t data) //    
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	4603      	mov	r3, r0
 8002504:	71fb      	strb	r3, [r7, #7]
	LCD_WriteNibble(data); //  4
 8002506:	79fb      	ldrb	r3, [r7, #7]
 8002508:	4618      	mov	r0, r3
 800250a:	f7ff ffd3 	bl	80024b4 <LCD_WriteNibble>
	data <<= 4; // shift
 800250e:	79fb      	ldrb	r3, [r7, #7]
 8002510:	011b      	lsls	r3, r3, #4
 8002512:	71fb      	strb	r3, [r7, #7]
	LCD_WriteNibble(data); //  4
 8002514:	79fb      	ldrb	r3, [r7, #7]
 8002516:	4618      	mov	r0, r3
 8002518:	f7ff ffcc 	bl	80024b4 <LCD_WriteNibble>
}
 800251c:	bf00      	nop
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}

08002524 <LCD_WriteCmdData>:

void LCD_WriteCmdData(uint8_t data)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
 800252a:	4603      	mov	r3, r0
 800252c:	71fb      	strb	r3, [r7, #7]
	LCD_CmdMode();
 800252e:	f7ff ff57 	bl	80023e0 <LCD_CmdMode>
	LCD_WriteMode();
 8002532:	f7ff ff75 	bl	8002420 <LCD_WriteMode>
	LCD_WriteByte(data);
 8002536:	79fb      	ldrb	r3, [r7, #7]
 8002538:	4618      	mov	r0, r3
 800253a:	f7ff ffdf 	bl	80024fc <LCD_WriteByte>
}
 800253e:	bf00      	nop
 8002540:	3708      	adds	r7, #8
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}

08002546 <LCD_WriteCharData>:

void LCD_WriteCharData(uint8_t data)
{
 8002546:	b580      	push	{r7, lr}
 8002548:	b082      	sub	sp, #8
 800254a:	af00      	add	r7, sp, #0
 800254c:	4603      	mov	r3, r0
 800254e:	71fb      	strb	r3, [r7, #7]
	LCD_DataMode();
 8002550:	f7ff ff56 	bl	8002400 <LCD_DataMode>
	LCD_WriteMode();
 8002554:	f7ff ff64 	bl	8002420 <LCD_WriteMode>
	LCD_WriteByte(data);
 8002558:	79fb      	ldrb	r3, [r7, #7]
 800255a:	4618      	mov	r0, r3
 800255c:	f7ff ffce 	bl	80024fc <LCD_WriteByte>
}
 8002560:	bf00      	nop
 8002562:	3708      	adds	r7, #8
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}

08002568 <LCD_BackLightOn>:

void LCD_BackLightOn()
{
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_BL);
 800256c:	4b06      	ldr	r3, [pc, #24]	@ (8002588 <LCD_BackLightOn+0x20>)
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	f043 0308 	orr.w	r3, r3, #8
 8002574:	b2da      	uxtb	r2, r3
 8002576:	4b04      	ldr	r3, [pc, #16]	@ (8002588 <LCD_BackLightOn+0x20>)
 8002578:	701a      	strb	r2, [r3, #0]
	LCD_WriteByte(lcdData);
 800257a:	4b03      	ldr	r3, [pc, #12]	@ (8002588 <LCD_BackLightOn+0x20>)
 800257c:	781b      	ldrb	r3, [r3, #0]
 800257e:	4618      	mov	r0, r3
 8002580:	f7ff ffbc 	bl	80024fc <LCD_WriteByte>
}
 8002584:	bf00      	nop
 8002586:	bd80      	pop	{r7, pc}
 8002588:	200006a9 	.word	0x200006a9

0800258c <LCD_Init>:
	lcdData &= ~(1<<LCD_BL);
	LCD_WriteByte(lcdData);
}

void LCD_Init(I2C_HandleTypeDef *phi2c) //     
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
	hLcdI2C = phi2c;
 8002594:	4a19      	ldr	r2, [pc, #100]	@ (80025fc <LCD_Init+0x70>)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6013      	str	r3, [r2, #0]
	HAL_Delay(40);
 800259a:	2028      	movs	r0, #40	@ 0x28
 800259c:	f000 f9aa 	bl	80028f4 <HAL_Delay>
	LCD_CmdMode();
 80025a0:	f7ff ff1e 	bl	80023e0 <LCD_CmdMode>
	LCD_WriteMode();
 80025a4:	f7ff ff3c 	bl	8002420 <LCD_WriteMode>
	LCD_WriteNibble(0x30); //  4 
 80025a8:	2030      	movs	r0, #48	@ 0x30
 80025aa:	f7ff ff83 	bl	80024b4 <LCD_WriteNibble>
	HAL_Delay(5);
 80025ae:	2005      	movs	r0, #5
 80025b0:	f000 f9a0 	bl	80028f4 <HAL_Delay>
	LCD_WriteNibble(0x30);
 80025b4:	2030      	movs	r0, #48	@ 0x30
 80025b6:	f7ff ff7d 	bl	80024b4 <LCD_WriteNibble>
	HAL_Delay(1);
 80025ba:	2001      	movs	r0, #1
 80025bc:	f000 f99a 	bl	80028f4 <HAL_Delay>
	LCD_WriteNibble(0x30);
 80025c0:	2030      	movs	r0, #48	@ 0x30
 80025c2:	f7ff ff77 	bl	80024b4 <LCD_WriteNibble>
	LCD_WriteNibble(0x20);
 80025c6:	2020      	movs	r0, #32
 80025c8:	f7ff ff74 	bl	80024b4 <LCD_WriteNibble>
	LCD_WriteByte(LCD_4BIT_FUCTION_SET); 	// 0x28
 80025cc:	2028      	movs	r0, #40	@ 0x28
 80025ce:	f7ff ff95 	bl	80024fc <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_OFF); 		// 0x08
 80025d2:	2008      	movs	r0, #8
 80025d4:	f7ff ff92 	bl	80024fc <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_CLEAR); 		// 0x01
 80025d8:	2001      	movs	r0, #1
 80025da:	f7ff ff8f 	bl	80024fc <LCD_WriteByte>
	LCD_WriteByte(LCD_ENTRY_MODE_SET); 		// 0x06
 80025de:	2006      	movs	r0, #6
 80025e0:	f7ff ff8c 	bl	80024fc <LCD_WriteByte>
	LCD_WriteByte(LCD_RETURN_HOME);
 80025e4:	2002      	movs	r0, #2
 80025e6:	f7ff ff89 	bl	80024fc <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_ON); 			// 0x0c
 80025ea:	200c      	movs	r0, #12
 80025ec:	f7ff ff86 	bl	80024fc <LCD_WriteByte>
	LCD_BackLightOn();
 80025f0:	f7ff ffba 	bl	8002568 <LCD_BackLightOn>
}
 80025f4:	bf00      	nop
 80025f6:	3708      	adds	r7, #8
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	200006ac 	.word	0x200006ac

08002600 <LCD_gotoXY>:

void LCD_gotoXY(uint8_t row, uint8_t col)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b084      	sub	sp, #16
 8002604:	af00      	add	r7, sp, #0
 8002606:	4603      	mov	r3, r0
 8002608:	460a      	mov	r2, r1
 800260a:	71fb      	strb	r3, [r7, #7]
 800260c:	4613      	mov	r3, r2
 800260e:	71bb      	strb	r3, [r7, #6]
	col %= 16;
 8002610:	79bb      	ldrb	r3, [r7, #6]
 8002612:	f003 030f 	and.w	r3, r3, #15
 8002616:	71bb      	strb	r3, [r7, #6]
	row %= 2;
 8002618:	79fb      	ldrb	r3, [r7, #7]
 800261a:	f003 0301 	and.w	r3, r3, #1
 800261e:	71fb      	strb	r3, [r7, #7]

	uint8_t lcdRegisterAddress = (0x40 * row) + col;
 8002620:	79fb      	ldrb	r3, [r7, #7]
 8002622:	019b      	lsls	r3, r3, #6
 8002624:	b2da      	uxtb	r2, r3
 8002626:	79bb      	ldrb	r3, [r7, #6]
 8002628:	4413      	add	r3, r2
 800262a:	73fb      	strb	r3, [r7, #15]
	uint8_t command = 0x80 + lcdRegisterAddress;
 800262c:	7bfb      	ldrb	r3, [r7, #15]
 800262e:	3b80      	subs	r3, #128	@ 0x80
 8002630:	73bb      	strb	r3, [r7, #14]
	LCD_WriteCmdData(command);
 8002632:	7bbb      	ldrb	r3, [r7, #14]
 8002634:	4618      	mov	r0, r3
 8002636:	f7ff ff75 	bl	8002524 <LCD_WriteCmdData>
}
 800263a:	bf00      	nop
 800263c:	3710      	adds	r7, #16
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}

08002642 <LCD_WriteString>:

void LCD_WriteString(char *str)
{
 8002642:	b580      	push	{r7, lr}
 8002644:	b084      	sub	sp, #16
 8002646:	af00      	add	r7, sp, #0
 8002648:	6078      	str	r0, [r7, #4]
	for (int i = 0; str[i]; i++){
 800264a:	2300      	movs	r3, #0
 800264c:	60fb      	str	r3, [r7, #12]
 800264e:	e009      	b.n	8002664 <LCD_WriteString+0x22>
		LCD_WriteCharData(str[i]);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	4413      	add	r3, r2
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	4618      	mov	r0, r3
 800265a:	f7ff ff74 	bl	8002546 <LCD_WriteCharData>
	for (int i = 0; str[i]; i++){
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	3301      	adds	r3, #1
 8002662:	60fb      	str	r3, [r7, #12]
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	687a      	ldr	r2, [r7, #4]
 8002668:	4413      	add	r3, r2
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d1ef      	bne.n	8002650 <LCD_WriteString+0xe>
	}
}
 8002670:	bf00      	nop
 8002672:	bf00      	nop
 8002674:	3710      	adds	r7, #16
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}

0800267a <LCD_WriteStringXY>:

void LCD_WriteStringXY(uint8_t row, uint8_t col, char *str)
{
 800267a:	b580      	push	{r7, lr}
 800267c:	b082      	sub	sp, #8
 800267e:	af00      	add	r7, sp, #0
 8002680:	4603      	mov	r3, r0
 8002682:	603a      	str	r2, [r7, #0]
 8002684:	71fb      	strb	r3, [r7, #7]
 8002686:	460b      	mov	r3, r1
 8002688:	71bb      	strb	r3, [r7, #6]
	LCD_gotoXY(row, col);
 800268a:	79ba      	ldrb	r2, [r7, #6]
 800268c:	79fb      	ldrb	r3, [r7, #7]
 800268e:	4611      	mov	r1, r2
 8002690:	4618      	mov	r0, r3
 8002692:	f7ff ffb5 	bl	8002600 <LCD_gotoXY>
	LCD_WriteString(str);
 8002696:	6838      	ldr	r0, [r7, #0]
 8002698:	f7ff ffd3 	bl	8002642 <LCD_WriteString>
}
 800269c:	bf00      	nop
 800269e:	3708      	adds	r7, #8
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <Servo_Init>:
 *  Created on: Jan 6, 2026
 *      Author: kccistc
 */
#include "servo.h"

void Servo_Init() {
 80026a4:	b580      	push	{r7, lr}
 80026a6:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80026a8:	2100      	movs	r1, #0
 80026aa:	4802      	ldr	r0, [pc, #8]	@ (80026b4 <Servo_Init+0x10>)
 80026ac:	f001 ff12 	bl	80044d4 <HAL_TIM_PWM_Start>
}
 80026b0:	bf00      	nop
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	20000550 	.word	0x20000550

080026b8 <Servo_SetAngle>:

void Servo_SetAngle(uint8_t angle) {
 80026b8:	b480      	push	{r7}
 80026ba:	b085      	sub	sp, #20
 80026bc:	af00      	add	r7, sp, #0
 80026be:	4603      	mov	r3, r0
 80026c0:	71fb      	strb	r3, [r7, #7]
	uint32_t pulse;

	if (angle < MIN_ANGLE) {
		angle = 0;
	} else if (angle > MAX_ANGLE) {
 80026c2:	79fb      	ldrb	r3, [r7, #7]
 80026c4:	2bb4      	cmp	r3, #180	@ 0xb4
 80026c6:	d901      	bls.n	80026cc <Servo_SetAngle+0x14>
		angle = 180;
 80026c8:	23b4      	movs	r3, #180	@ 0xb4
 80026ca:	71fb      	strb	r3, [r7, #7]
	}

	pulse = 500 + (angle * 2000 / 180);
 80026cc:	79fb      	ldrb	r3, [r7, #7]
 80026ce:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80026d2:	fb02 f303 	mul.w	r3, r2, r3
 80026d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002700 <Servo_SetAngle+0x48>)
 80026d8:	fb82 1203 	smull	r1, r2, r2, r3
 80026dc:	441a      	add	r2, r3
 80026de:	11d2      	asrs	r2, r2, #7
 80026e0:	17db      	asrs	r3, r3, #31
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80026e8:	60fb      	str	r3, [r7, #12]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pulse);
 80026ea:	4b06      	ldr	r3, [pc, #24]	@ (8002704 <Servo_SetAngle+0x4c>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	68fa      	ldr	r2, [r7, #12]
 80026f0:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80026f2:	bf00      	nop
 80026f4:	3714      	adds	r7, #20
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop
 8002700:	b60b60b7 	.word	0xb60b60b7
 8002704:	20000550 	.word	0x20000550

08002708 <Servo_Set_0>:

void Servo_Set_0() {
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
	Servo_SetAngle(0);
 800270c:	2000      	movs	r0, #0
 800270e:	f7ff ffd3 	bl	80026b8 <Servo_SetAngle>
}
 8002712:	bf00      	nop
 8002714:	bd80      	pop	{r7, pc}

08002716 <Servo_Set_30>:

void Servo_Set_30(){
 8002716:	b580      	push	{r7, lr}
 8002718:	af00      	add	r7, sp, #0
	Servo_SetAngle(30);
 800271a:	201e      	movs	r0, #30
 800271c:	f7ff ffcc 	bl	80026b8 <Servo_SetAngle>
}
 8002720:	bf00      	nop
 8002722:	bd80      	pop	{r7, pc}

08002724 <Step_Init>:
step_t Step_motor_1;
step_t Step_motor_2;



void Step_Init() {
 8002724:	b580      	push	{r7, lr}
 8002726:	af00      	add	r7, sp, #0
    // Step_motor_1
    Step_motor_1.step_port = S1_STEP_PORT;
 8002728:	4b1d      	ldr	r3, [pc, #116]	@ (80027a0 <Step_Init+0x7c>)
 800272a:	4a1e      	ldr	r2, [pc, #120]	@ (80027a4 <Step_Init+0x80>)
 800272c:	601a      	str	r2, [r3, #0]
    Step_motor_1.step_pin  = S1_STEP_PIN;
 800272e:	4b1c      	ldr	r3, [pc, #112]	@ (80027a0 <Step_Init+0x7c>)
 8002730:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002734:	809a      	strh	r2, [r3, #4]
    Step_motor_1.dir_port  = S1_DIR_PORT;
 8002736:	4b1a      	ldr	r3, [pc, #104]	@ (80027a0 <Step_Init+0x7c>)
 8002738:	4a1b      	ldr	r2, [pc, #108]	@ (80027a8 <Step_Init+0x84>)
 800273a:	609a      	str	r2, [r3, #8]
    Step_motor_1.dir_pin   = S1_DIR_PIN;
 800273c:	4b18      	ldr	r3, [pc, #96]	@ (80027a0 <Step_Init+0x7c>)
 800273e:	2280      	movs	r2, #128	@ 0x80
 8002740:	819a      	strh	r2, [r3, #12]

    // Step_motor_2
    Step_motor_2.step_port = S2_STEP_PORT;
 8002742:	4b1a      	ldr	r3, [pc, #104]	@ (80027ac <Step_Init+0x88>)
 8002744:	4a1a      	ldr	r2, [pc, #104]	@ (80027b0 <Step_Init+0x8c>)
 8002746:	601a      	str	r2, [r3, #0]
    Step_motor_2.step_pin  = S2_STEP_PIN;
 8002748:	4b18      	ldr	r3, [pc, #96]	@ (80027ac <Step_Init+0x88>)
 800274a:	2240      	movs	r2, #64	@ 0x40
 800274c:	809a      	strh	r2, [r3, #4]
    Step_motor_2.dir_port  = S2_DIR_PORT;
 800274e:	4b17      	ldr	r3, [pc, #92]	@ (80027ac <Step_Init+0x88>)
 8002750:	4a14      	ldr	r2, [pc, #80]	@ (80027a4 <Step_Init+0x80>)
 8002752:	609a      	str	r2, [r3, #8]
    Step_motor_2.dir_pin   = S2_DIR_PIN;
 8002754:	4b15      	ldr	r3, [pc, #84]	@ (80027ac <Step_Init+0x88>)
 8002756:	2280      	movs	r2, #128	@ 0x80
 8002758:	819a      	strh	r2, [r3, #12]

    HAL_GPIO_WritePin(Step_motor_1.step_port, Step_motor_1.step_pin, GPIO_PIN_RESET);
 800275a:	4b11      	ldr	r3, [pc, #68]	@ (80027a0 <Step_Init+0x7c>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a10      	ldr	r2, [pc, #64]	@ (80027a0 <Step_Init+0x7c>)
 8002760:	8891      	ldrh	r1, [r2, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	4618      	mov	r0, r3
 8002766:	f000 fbe1 	bl	8002f2c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Step_motor_1.dir_port, Step_motor_1.dir_pin, CCW);
 800276a:	4b0d      	ldr	r3, [pc, #52]	@ (80027a0 <Step_Init+0x7c>)
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	4a0c      	ldr	r2, [pc, #48]	@ (80027a0 <Step_Init+0x7c>)
 8002770:	8991      	ldrh	r1, [r2, #12]
 8002772:	2200      	movs	r2, #0
 8002774:	4618      	mov	r0, r3
 8002776:	f000 fbd9 	bl	8002f2c <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(Step_motor_2.step_port, Step_motor_2.step_pin, GPIO_PIN_RESET);
 800277a:	4b0c      	ldr	r3, [pc, #48]	@ (80027ac <Step_Init+0x88>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a0b      	ldr	r2, [pc, #44]	@ (80027ac <Step_Init+0x88>)
 8002780:	8891      	ldrh	r1, [r2, #4]
 8002782:	2200      	movs	r2, #0
 8002784:	4618      	mov	r0, r3
 8002786:	f000 fbd1 	bl	8002f2c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Step_motor_2.dir_port, Step_motor_2.dir_pin, CCW);
 800278a:	4b08      	ldr	r3, [pc, #32]	@ (80027ac <Step_Init+0x88>)
 800278c:	689b      	ldr	r3, [r3, #8]
 800278e:	4a07      	ldr	r2, [pc, #28]	@ (80027ac <Step_Init+0x88>)
 8002790:	8991      	ldrh	r1, [r2, #12]
 8002792:	2200      	movs	r2, #0
 8002794:	4618      	mov	r0, r3
 8002796:	f000 fbc9 	bl	8002f2c <HAL_GPIO_WritePin>
}
 800279a:	bf00      	nop
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	200006b0 	.word	0x200006b0
 80027a4:	40020000 	.word	0x40020000
 80027a8:	40020800 	.word	0x40020800
 80027ac:	200006c0 	.word	0x200006c0
 80027b0:	40020400 	.word	0x40020400

080027b4 <Step_Set_ARR>:



void Step_Set_ARR(uint32_t arr) {
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
    __HAL_TIM_SET_AUTORELOAD(&htim2, arr);
 80027bc:	4b06      	ldr	r3, [pc, #24]	@ (80027d8 <Step_Set_ARR+0x24>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	687a      	ldr	r2, [r7, #4]
 80027c2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80027c4:	4a04      	ldr	r2, [pc, #16]	@ (80027d8 <Step_Set_ARR+0x24>)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	60d3      	str	r3, [r2, #12]
}
 80027ca:	bf00      	nop
 80027cc:	370c      	adds	r7, #12
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop
 80027d8:	20000598 	.word	0x20000598

080027dc <Step_Start>:


void Step_Start() { //   
 80027dc:	b580      	push	{r7, lr}
 80027de:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 80027e0:	4b04      	ldr	r3, [pc, #16]	@ (80027f4 <Step_Start+0x18>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	2200      	movs	r2, #0
 80027e6:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Base_Start_IT(&htim2);
 80027e8:	4802      	ldr	r0, [pc, #8]	@ (80027f4 <Step_Start+0x18>)
 80027ea:	f001 fd89 	bl	8004300 <HAL_TIM_Base_Start_IT>
}
 80027ee:	bf00      	nop
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	20000598 	.word	0x20000598

080027f8 <Step_Stop>:

void Step_Stop() {
 80027f8:	b580      	push	{r7, lr}
 80027fa:	af00      	add	r7, sp, #0
    HAL_TIM_Base_Stop_IT(&htim2);
 80027fc:	4802      	ldr	r0, [pc, #8]	@ (8002808 <Step_Stop+0x10>)
 80027fe:	f001 fde1 	bl	80043c4 <HAL_TIM_Base_Stop_IT>
}
 8002802:	bf00      	nop
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	20000598 	.word	0x20000598

0800280c <Step_Set_StepPin>:

void Step_Set_StepPin(step_t* motor, GPIO_PinState state) {
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	460b      	mov	r3, r1
 8002816:	70fb      	strb	r3, [r7, #3]
    if (motor != NULL && motor->step_port != NULL) {
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d00b      	beq.n	8002836 <Step_Set_StepPin+0x2a>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d007      	beq.n	8002836 <Step_Set_StepPin+0x2a>
        HAL_GPIO_WritePin(motor->step_port, motor->step_pin, state);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6818      	ldr	r0, [r3, #0]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	889b      	ldrh	r3, [r3, #4]
 800282e:	78fa      	ldrb	r2, [r7, #3]
 8002830:	4619      	mov	r1, r3
 8002832:	f000 fb7b 	bl	8002f2c <HAL_GPIO_WritePin>
    }
}
 8002836:	bf00      	nop
 8002838:	3708      	adds	r7, #8
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}

0800283e <Step_Set_DirPin>:

void Step_Set_DirPin(step_t* motor, GPIO_PinState state) {
 800283e:	b580      	push	{r7, lr}
 8002840:	b082      	sub	sp, #8
 8002842:	af00      	add	r7, sp, #0
 8002844:	6078      	str	r0, [r7, #4]
 8002846:	460b      	mov	r3, r1
 8002848:	70fb      	strb	r3, [r7, #3]
    if (motor != NULL && motor->dir_port != NULL) {
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d00b      	beq.n	8002868 <Step_Set_DirPin+0x2a>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d007      	beq.n	8002868 <Step_Set_DirPin+0x2a>
        HAL_GPIO_WritePin(motor->dir_port, motor->dir_pin, state);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6898      	ldr	r0, [r3, #8]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	899b      	ldrh	r3, [r3, #12]
 8002860:	78fa      	ldrb	r2, [r7, #3]
 8002862:	4619      	mov	r1, r3
 8002864:	f000 fb62 	bl	8002f2c <HAL_GPIO_WritePin>
    }
}
 8002868:	bf00      	nop
 800286a:	3708      	adds	r7, #8
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}

08002870 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002874:	4b0e      	ldr	r3, [pc, #56]	@ (80028b0 <HAL_Init+0x40>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a0d      	ldr	r2, [pc, #52]	@ (80028b0 <HAL_Init+0x40>)
 800287a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800287e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002880:	4b0b      	ldr	r3, [pc, #44]	@ (80028b0 <HAL_Init+0x40>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a0a      	ldr	r2, [pc, #40]	@ (80028b0 <HAL_Init+0x40>)
 8002886:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800288a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800288c:	4b08      	ldr	r3, [pc, #32]	@ (80028b0 <HAL_Init+0x40>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a07      	ldr	r2, [pc, #28]	@ (80028b0 <HAL_Init+0x40>)
 8002892:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002896:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002898:	2003      	movs	r0, #3
 800289a:	f000 f8fc 	bl	8002a96 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800289e:	200f      	movs	r0, #15
 80028a0:	f7fe fec8 	bl	8001634 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028a4:	f7fe fe9a 	bl	80015dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028a8:	2300      	movs	r3, #0
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	40023c00 	.word	0x40023c00

080028b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028b8:	4b06      	ldr	r3, [pc, #24]	@ (80028d4 <HAL_IncTick+0x20>)
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	461a      	mov	r2, r3
 80028be:	4b06      	ldr	r3, [pc, #24]	@ (80028d8 <HAL_IncTick+0x24>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4413      	add	r3, r2
 80028c4:	4a04      	ldr	r2, [pc, #16]	@ (80028d8 <HAL_IncTick+0x24>)
 80028c6:	6013      	str	r3, [r2, #0]
}
 80028c8:	bf00      	nop
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr
 80028d2:	bf00      	nop
 80028d4:	2000000c 	.word	0x2000000c
 80028d8:	200006d0 	.word	0x200006d0

080028dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028dc:	b480      	push	{r7}
 80028de:	af00      	add	r7, sp, #0
  return uwTick;
 80028e0:	4b03      	ldr	r3, [pc, #12]	@ (80028f0 <HAL_GetTick+0x14>)
 80028e2:	681b      	ldr	r3, [r3, #0]
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	200006d0 	.word	0x200006d0

080028f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b084      	sub	sp, #16
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028fc:	f7ff ffee 	bl	80028dc <HAL_GetTick>
 8002900:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800290c:	d005      	beq.n	800291a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800290e:	4b0a      	ldr	r3, [pc, #40]	@ (8002938 <HAL_Delay+0x44>)
 8002910:	781b      	ldrb	r3, [r3, #0]
 8002912:	461a      	mov	r2, r3
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	4413      	add	r3, r2
 8002918:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800291a:	bf00      	nop
 800291c:	f7ff ffde 	bl	80028dc <HAL_GetTick>
 8002920:	4602      	mov	r2, r0
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	68fa      	ldr	r2, [r7, #12]
 8002928:	429a      	cmp	r2, r3
 800292a:	d8f7      	bhi.n	800291c <HAL_Delay+0x28>
  {
  }
}
 800292c:	bf00      	nop
 800292e:	bf00      	nop
 8002930:	3710      	adds	r7, #16
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	2000000c 	.word	0x2000000c

0800293c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800293c:	b480      	push	{r7}
 800293e:	b085      	sub	sp, #20
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	f003 0307 	and.w	r3, r3, #7
 800294a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800294c:	4b0c      	ldr	r3, [pc, #48]	@ (8002980 <__NVIC_SetPriorityGrouping+0x44>)
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002952:	68ba      	ldr	r2, [r7, #8]
 8002954:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002958:	4013      	ands	r3, r2
 800295a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002964:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002968:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800296c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800296e:	4a04      	ldr	r2, [pc, #16]	@ (8002980 <__NVIC_SetPriorityGrouping+0x44>)
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	60d3      	str	r3, [r2, #12]
}
 8002974:	bf00      	nop
 8002976:	3714      	adds	r7, #20
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr
 8002980:	e000ed00 	.word	0xe000ed00

08002984 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002984:	b480      	push	{r7}
 8002986:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002988:	4b04      	ldr	r3, [pc, #16]	@ (800299c <__NVIC_GetPriorityGrouping+0x18>)
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	0a1b      	lsrs	r3, r3, #8
 800298e:	f003 0307 	and.w	r3, r3, #7
}
 8002992:	4618      	mov	r0, r3
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr
 800299c:	e000ed00 	.word	0xe000ed00

080029a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	4603      	mov	r3, r0
 80029a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	db0b      	blt.n	80029ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029b2:	79fb      	ldrb	r3, [r7, #7]
 80029b4:	f003 021f 	and.w	r2, r3, #31
 80029b8:	4907      	ldr	r1, [pc, #28]	@ (80029d8 <__NVIC_EnableIRQ+0x38>)
 80029ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029be:	095b      	lsrs	r3, r3, #5
 80029c0:	2001      	movs	r0, #1
 80029c2:	fa00 f202 	lsl.w	r2, r0, r2
 80029c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80029ca:	bf00      	nop
 80029cc:	370c      	adds	r7, #12
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	e000e100 	.word	0xe000e100

080029dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	4603      	mov	r3, r0
 80029e4:	6039      	str	r1, [r7, #0]
 80029e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	db0a      	blt.n	8002a06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	b2da      	uxtb	r2, r3
 80029f4:	490c      	ldr	r1, [pc, #48]	@ (8002a28 <__NVIC_SetPriority+0x4c>)
 80029f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029fa:	0112      	lsls	r2, r2, #4
 80029fc:	b2d2      	uxtb	r2, r2
 80029fe:	440b      	add	r3, r1
 8002a00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a04:	e00a      	b.n	8002a1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	b2da      	uxtb	r2, r3
 8002a0a:	4908      	ldr	r1, [pc, #32]	@ (8002a2c <__NVIC_SetPriority+0x50>)
 8002a0c:	79fb      	ldrb	r3, [r7, #7]
 8002a0e:	f003 030f 	and.w	r3, r3, #15
 8002a12:	3b04      	subs	r3, #4
 8002a14:	0112      	lsls	r2, r2, #4
 8002a16:	b2d2      	uxtb	r2, r2
 8002a18:	440b      	add	r3, r1
 8002a1a:	761a      	strb	r2, [r3, #24]
}
 8002a1c:	bf00      	nop
 8002a1e:	370c      	adds	r7, #12
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr
 8002a28:	e000e100 	.word	0xe000e100
 8002a2c:	e000ed00 	.word	0xe000ed00

08002a30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b089      	sub	sp, #36	@ 0x24
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	f003 0307 	and.w	r3, r3, #7
 8002a42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a44:	69fb      	ldr	r3, [r7, #28]
 8002a46:	f1c3 0307 	rsb	r3, r3, #7
 8002a4a:	2b04      	cmp	r3, #4
 8002a4c:	bf28      	it	cs
 8002a4e:	2304      	movcs	r3, #4
 8002a50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	3304      	adds	r3, #4
 8002a56:	2b06      	cmp	r3, #6
 8002a58:	d902      	bls.n	8002a60 <NVIC_EncodePriority+0x30>
 8002a5a:	69fb      	ldr	r3, [r7, #28]
 8002a5c:	3b03      	subs	r3, #3
 8002a5e:	e000      	b.n	8002a62 <NVIC_EncodePriority+0x32>
 8002a60:	2300      	movs	r3, #0
 8002a62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a64:	f04f 32ff 	mov.w	r2, #4294967295
 8002a68:	69bb      	ldr	r3, [r7, #24]
 8002a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6e:	43da      	mvns	r2, r3
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	401a      	ands	r2, r3
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a78:	f04f 31ff 	mov.w	r1, #4294967295
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a82:	43d9      	mvns	r1, r3
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a88:	4313      	orrs	r3, r2
         );
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3724      	adds	r7, #36	@ 0x24
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr

08002a96 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b082      	sub	sp, #8
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f7ff ff4c 	bl	800293c <__NVIC_SetPriorityGrouping>
}
 8002aa4:	bf00      	nop
 8002aa6:	3708      	adds	r7, #8
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b086      	sub	sp, #24
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	60b9      	str	r1, [r7, #8]
 8002ab6:	607a      	str	r2, [r7, #4]
 8002ab8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002aba:	2300      	movs	r3, #0
 8002abc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002abe:	f7ff ff61 	bl	8002984 <__NVIC_GetPriorityGrouping>
 8002ac2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ac4:	687a      	ldr	r2, [r7, #4]
 8002ac6:	68b9      	ldr	r1, [r7, #8]
 8002ac8:	6978      	ldr	r0, [r7, #20]
 8002aca:	f7ff ffb1 	bl	8002a30 <NVIC_EncodePriority>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ad4:	4611      	mov	r1, r2
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7ff ff80 	bl	80029dc <__NVIC_SetPriority>
}
 8002adc:	bf00      	nop
 8002ade:	3718      	adds	r7, #24
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}

08002ae4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	4603      	mov	r3, r0
 8002aec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af2:	4618      	mov	r0, r3
 8002af4:	f7ff ff54 	bl	80029a0 <__NVIC_EnableIRQ>
}
 8002af8:	bf00      	nop
 8002afa:	3708      	adds	r7, #8
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b0c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002b0e:	f7ff fee5 	bl	80028dc <HAL_GetTick>
 8002b12:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b1a:	b2db      	uxtb	r3, r3
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d008      	beq.n	8002b32 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2280      	movs	r2, #128	@ 0x80
 8002b24:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e052      	b.n	8002bd8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f022 0216 	bic.w	r2, r2, #22
 8002b40:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	695a      	ldr	r2, [r3, #20]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b50:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d103      	bne.n	8002b62 <HAL_DMA_Abort+0x62>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d007      	beq.n	8002b72 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f022 0208 	bic.w	r2, r2, #8
 8002b70:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f022 0201 	bic.w	r2, r2, #1
 8002b80:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b82:	e013      	b.n	8002bac <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b84:	f7ff feaa 	bl	80028dc <HAL_GetTick>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	1ad3      	subs	r3, r2, r3
 8002b8e:	2b05      	cmp	r3, #5
 8002b90:	d90c      	bls.n	8002bac <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2220      	movs	r2, #32
 8002b96:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2203      	movs	r2, #3
 8002b9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	e015      	b.n	8002bd8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0301 	and.w	r3, r3, #1
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d1e4      	bne.n	8002b84 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bbe:	223f      	movs	r2, #63	@ 0x3f
 8002bc0:	409a      	lsls	r2, r3
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2201      	movs	r2, #1
 8002bca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002bd6:	2300      	movs	r3, #0
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3710      	adds	r7, #16
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b083      	sub	sp, #12
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	2b02      	cmp	r3, #2
 8002bf2:	d004      	beq.n	8002bfe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2280      	movs	r2, #128	@ 0x80
 8002bf8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e00c      	b.n	8002c18 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2205      	movs	r2, #5
 8002c02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f022 0201 	bic.w	r2, r2, #1
 8002c14:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002c16:	2300      	movs	r3, #0
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	370c      	adds	r7, #12
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr

08002c24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b089      	sub	sp, #36	@ 0x24
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 8002c2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c32:	2300      	movs	r3, #0
 8002c34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c36:	2300      	movs	r3, #0
 8002c38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	61fb      	str	r3, [r7, #28]
 8002c3e:	e159      	b.n	8002ef4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c40:	2201      	movs	r2, #1
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	fa02 f303 	lsl.w	r3, r2, r3
 8002c48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	697a      	ldr	r2, [r7, #20]
 8002c50:	4013      	ands	r3, r2
 8002c52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c54:	693a      	ldr	r2, [r7, #16]
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	f040 8148 	bne.w	8002eee <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	f003 0303 	and.w	r3, r3, #3
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d005      	beq.n	8002c76 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	d130      	bne.n	8002cd8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	005b      	lsls	r3, r3, #1
 8002c80:	2203      	movs	r2, #3
 8002c82:	fa02 f303 	lsl.w	r3, r2, r3
 8002c86:	43db      	mvns	r3, r3
 8002c88:	69ba      	ldr	r2, [r7, #24]
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	68da      	ldr	r2, [r3, #12]
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	005b      	lsls	r3, r3, #1
 8002c96:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9a:	69ba      	ldr	r2, [r7, #24]
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	69ba      	ldr	r2, [r7, #24]
 8002ca4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002cac:	2201      	movs	r2, #1
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb4:	43db      	mvns	r3, r3
 8002cb6:	69ba      	ldr	r2, [r7, #24]
 8002cb8:	4013      	ands	r3, r2
 8002cba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	091b      	lsrs	r3, r3, #4
 8002cc2:	f003 0201 	and.w	r2, r3, #1
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ccc:	69ba      	ldr	r2, [r7, #24]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	69ba      	ldr	r2, [r7, #24]
 8002cd6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	f003 0303 	and.w	r3, r3, #3
 8002ce0:	2b03      	cmp	r3, #3
 8002ce2:	d017      	beq.n	8002d14 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	005b      	lsls	r3, r3, #1
 8002cee:	2203      	movs	r2, #3
 8002cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf4:	43db      	mvns	r3, r3
 8002cf6:	69ba      	ldr	r2, [r7, #24]
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	689a      	ldr	r2, [r3, #8]
 8002d00:	69fb      	ldr	r3, [r7, #28]
 8002d02:	005b      	lsls	r3, r3, #1
 8002d04:	fa02 f303 	lsl.w	r3, r2, r3
 8002d08:	69ba      	ldr	r2, [r7, #24]
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	69ba      	ldr	r2, [r7, #24]
 8002d12:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f003 0303 	and.w	r3, r3, #3
 8002d1c:	2b02      	cmp	r3, #2
 8002d1e:	d123      	bne.n	8002d68 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	08da      	lsrs	r2, r3, #3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	3208      	adds	r2, #8
 8002d28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	f003 0307 	and.w	r3, r3, #7
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	220f      	movs	r2, #15
 8002d38:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3c:	43db      	mvns	r3, r3
 8002d3e:	69ba      	ldr	r2, [r7, #24]
 8002d40:	4013      	ands	r3, r2
 8002d42:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	691a      	ldr	r2, [r3, #16]
 8002d48:	69fb      	ldr	r3, [r7, #28]
 8002d4a:	f003 0307 	and.w	r3, r3, #7
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	fa02 f303 	lsl.w	r3, r2, r3
 8002d54:	69ba      	ldr	r2, [r7, #24]
 8002d56:	4313      	orrs	r3, r2
 8002d58:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	08da      	lsrs	r2, r3, #3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	3208      	adds	r2, #8
 8002d62:	69b9      	ldr	r1, [r7, #24]
 8002d64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	005b      	lsls	r3, r3, #1
 8002d72:	2203      	movs	r2, #3
 8002d74:	fa02 f303 	lsl.w	r3, r2, r3
 8002d78:	43db      	mvns	r3, r3
 8002d7a:	69ba      	ldr	r2, [r7, #24]
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	f003 0203 	and.w	r2, r3, #3
 8002d88:	69fb      	ldr	r3, [r7, #28]
 8002d8a:	005b      	lsls	r3, r3, #1
 8002d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d90:	69ba      	ldr	r2, [r7, #24]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	69ba      	ldr	r2, [r7, #24]
 8002d9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	f000 80a2 	beq.w	8002eee <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002daa:	2300      	movs	r3, #0
 8002dac:	60fb      	str	r3, [r7, #12]
 8002dae:	4b57      	ldr	r3, [pc, #348]	@ (8002f0c <HAL_GPIO_Init+0x2e8>)
 8002db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db2:	4a56      	ldr	r2, [pc, #344]	@ (8002f0c <HAL_GPIO_Init+0x2e8>)
 8002db4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002db8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dba:	4b54      	ldr	r3, [pc, #336]	@ (8002f0c <HAL_GPIO_Init+0x2e8>)
 8002dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dc2:	60fb      	str	r3, [r7, #12]
 8002dc4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002dc6:	4a52      	ldr	r2, [pc, #328]	@ (8002f10 <HAL_GPIO_Init+0x2ec>)
 8002dc8:	69fb      	ldr	r3, [r7, #28]
 8002dca:	089b      	lsrs	r3, r3, #2
 8002dcc:	3302      	adds	r3, #2
 8002dce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002dd4:	69fb      	ldr	r3, [r7, #28]
 8002dd6:	f003 0303 	and.w	r3, r3, #3
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	220f      	movs	r2, #15
 8002dde:	fa02 f303 	lsl.w	r3, r2, r3
 8002de2:	43db      	mvns	r3, r3
 8002de4:	69ba      	ldr	r2, [r7, #24]
 8002de6:	4013      	ands	r3, r2
 8002de8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4a49      	ldr	r2, [pc, #292]	@ (8002f14 <HAL_GPIO_Init+0x2f0>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d019      	beq.n	8002e26 <HAL_GPIO_Init+0x202>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	4a48      	ldr	r2, [pc, #288]	@ (8002f18 <HAL_GPIO_Init+0x2f4>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d013      	beq.n	8002e22 <HAL_GPIO_Init+0x1fe>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4a47      	ldr	r2, [pc, #284]	@ (8002f1c <HAL_GPIO_Init+0x2f8>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d00d      	beq.n	8002e1e <HAL_GPIO_Init+0x1fa>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a46      	ldr	r2, [pc, #280]	@ (8002f20 <HAL_GPIO_Init+0x2fc>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d007      	beq.n	8002e1a <HAL_GPIO_Init+0x1f6>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	4a45      	ldr	r2, [pc, #276]	@ (8002f24 <HAL_GPIO_Init+0x300>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d101      	bne.n	8002e16 <HAL_GPIO_Init+0x1f2>
 8002e12:	2304      	movs	r3, #4
 8002e14:	e008      	b.n	8002e28 <HAL_GPIO_Init+0x204>
 8002e16:	2307      	movs	r3, #7
 8002e18:	e006      	b.n	8002e28 <HAL_GPIO_Init+0x204>
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	e004      	b.n	8002e28 <HAL_GPIO_Init+0x204>
 8002e1e:	2302      	movs	r3, #2
 8002e20:	e002      	b.n	8002e28 <HAL_GPIO_Init+0x204>
 8002e22:	2301      	movs	r3, #1
 8002e24:	e000      	b.n	8002e28 <HAL_GPIO_Init+0x204>
 8002e26:	2300      	movs	r3, #0
 8002e28:	69fa      	ldr	r2, [r7, #28]
 8002e2a:	f002 0203 	and.w	r2, r2, #3
 8002e2e:	0092      	lsls	r2, r2, #2
 8002e30:	4093      	lsls	r3, r2
 8002e32:	69ba      	ldr	r2, [r7, #24]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e38:	4935      	ldr	r1, [pc, #212]	@ (8002f10 <HAL_GPIO_Init+0x2ec>)
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	089b      	lsrs	r3, r3, #2
 8002e3e:	3302      	adds	r3, #2
 8002e40:	69ba      	ldr	r2, [r7, #24]
 8002e42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e46:	4b38      	ldr	r3, [pc, #224]	@ (8002f28 <HAL_GPIO_Init+0x304>)
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	43db      	mvns	r3, r3
 8002e50:	69ba      	ldr	r2, [r7, #24]
 8002e52:	4013      	ands	r3, r2
 8002e54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d003      	beq.n	8002e6a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002e62:	69ba      	ldr	r2, [r7, #24]
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e6a:	4a2f      	ldr	r2, [pc, #188]	@ (8002f28 <HAL_GPIO_Init+0x304>)
 8002e6c:	69bb      	ldr	r3, [r7, #24]
 8002e6e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e70:	4b2d      	ldr	r3, [pc, #180]	@ (8002f28 <HAL_GPIO_Init+0x304>)
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	43db      	mvns	r3, r3
 8002e7a:	69ba      	ldr	r2, [r7, #24]
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d003      	beq.n	8002e94 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e94:	4a24      	ldr	r2, [pc, #144]	@ (8002f28 <HAL_GPIO_Init+0x304>)
 8002e96:	69bb      	ldr	r3, [r7, #24]
 8002e98:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e9a:	4b23      	ldr	r3, [pc, #140]	@ (8002f28 <HAL_GPIO_Init+0x304>)
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	43db      	mvns	r3, r3
 8002ea4:	69ba      	ldr	r2, [r7, #24]
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d003      	beq.n	8002ebe <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002eb6:	69ba      	ldr	r2, [r7, #24]
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ebe:	4a1a      	ldr	r2, [pc, #104]	@ (8002f28 <HAL_GPIO_Init+0x304>)
 8002ec0:	69bb      	ldr	r3, [r7, #24]
 8002ec2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ec4:	4b18      	ldr	r3, [pc, #96]	@ (8002f28 <HAL_GPIO_Init+0x304>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	43db      	mvns	r3, r3
 8002ece:	69ba      	ldr	r2, [r7, #24]
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d003      	beq.n	8002ee8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002ee0:	69ba      	ldr	r2, [r7, #24]
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ee8:	4a0f      	ldr	r2, [pc, #60]	@ (8002f28 <HAL_GPIO_Init+0x304>)
 8002eea:	69bb      	ldr	r3, [r7, #24]
 8002eec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	3301      	adds	r3, #1
 8002ef2:	61fb      	str	r3, [r7, #28]
 8002ef4:	69fb      	ldr	r3, [r7, #28]
 8002ef6:	2b0f      	cmp	r3, #15
 8002ef8:	f67f aea2 	bls.w	8002c40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002efc:	bf00      	nop
 8002efe:	bf00      	nop
 8002f00:	3724      	adds	r7, #36	@ 0x24
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr
 8002f0a:	bf00      	nop
 8002f0c:	40023800 	.word	0x40023800
 8002f10:	40013800 	.word	0x40013800
 8002f14:	40020000 	.word	0x40020000
 8002f18:	40020400 	.word	0x40020400
 8002f1c:	40020800 	.word	0x40020800
 8002f20:	40020c00 	.word	0x40020c00
 8002f24:	40021000 	.word	0x40021000
 8002f28:	40013c00 	.word	0x40013c00

08002f2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b083      	sub	sp, #12
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	460b      	mov	r3, r1
 8002f36:	807b      	strh	r3, [r7, #2]
 8002f38:	4613      	mov	r3, r2
 8002f3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f3c:	787b      	ldrb	r3, [r7, #1]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d003      	beq.n	8002f4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f42:	887a      	ldrh	r2, [r7, #2]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f48:	e003      	b.n	8002f52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f4a:	887b      	ldrh	r3, [r7, #2]
 8002f4c:	041a      	lsls	r2, r3, #16
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	619a      	str	r2, [r3, #24]
}
 8002f52:	bf00      	nop
 8002f54:	370c      	adds	r7, #12
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr
	...

08002f60 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	4603      	mov	r3, r0
 8002f68:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002f6a:	4b08      	ldr	r3, [pc, #32]	@ (8002f8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f6c:	695a      	ldr	r2, [r3, #20]
 8002f6e:	88fb      	ldrh	r3, [r7, #6]
 8002f70:	4013      	ands	r3, r2
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d006      	beq.n	8002f84 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f76:	4a05      	ldr	r2, [pc, #20]	@ (8002f8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f78:	88fb      	ldrh	r3, [r7, #6]
 8002f7a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f7c:	88fb      	ldrh	r3, [r7, #6]
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7fe ff08 	bl	8001d94 <HAL_GPIO_EXTI_Callback>
  }
}
 8002f84:	bf00      	nop
 8002f86:	3708      	adds	r7, #8
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	40013c00 	.word	0x40013c00

08002f90 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b084      	sub	sp, #16
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d101      	bne.n	8002fa2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e12b      	b.n	80031fa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d106      	bne.n	8002fbc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002fb6:	6878      	ldr	r0, [r7, #4]
 8002fb8:	f7fe f994 	bl	80012e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2224      	movs	r2, #36	@ 0x24
 8002fc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f022 0201 	bic.w	r2, r2, #1
 8002fd2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002fe2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ff2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ff4:	f001 f8da 	bl	80041ac <HAL_RCC_GetPCLK1Freq>
 8002ff8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	4a81      	ldr	r2, [pc, #516]	@ (8003204 <HAL_I2C_Init+0x274>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d807      	bhi.n	8003014 <HAL_I2C_Init+0x84>
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	4a80      	ldr	r2, [pc, #512]	@ (8003208 <HAL_I2C_Init+0x278>)
 8003008:	4293      	cmp	r3, r2
 800300a:	bf94      	ite	ls
 800300c:	2301      	movls	r3, #1
 800300e:	2300      	movhi	r3, #0
 8003010:	b2db      	uxtb	r3, r3
 8003012:	e006      	b.n	8003022 <HAL_I2C_Init+0x92>
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	4a7d      	ldr	r2, [pc, #500]	@ (800320c <HAL_I2C_Init+0x27c>)
 8003018:	4293      	cmp	r3, r2
 800301a:	bf94      	ite	ls
 800301c:	2301      	movls	r3, #1
 800301e:	2300      	movhi	r3, #0
 8003020:	b2db      	uxtb	r3, r3
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e0e7      	b.n	80031fa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	4a78      	ldr	r2, [pc, #480]	@ (8003210 <HAL_I2C_Init+0x280>)
 800302e:	fba2 2303 	umull	r2, r3, r2, r3
 8003032:	0c9b      	lsrs	r3, r3, #18
 8003034:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	68ba      	ldr	r2, [r7, #8]
 8003046:	430a      	orrs	r2, r1
 8003048:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	6a1b      	ldr	r3, [r3, #32]
 8003050:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	4a6a      	ldr	r2, [pc, #424]	@ (8003204 <HAL_I2C_Init+0x274>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d802      	bhi.n	8003064 <HAL_I2C_Init+0xd4>
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	3301      	adds	r3, #1
 8003062:	e009      	b.n	8003078 <HAL_I2C_Init+0xe8>
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800306a:	fb02 f303 	mul.w	r3, r2, r3
 800306e:	4a69      	ldr	r2, [pc, #420]	@ (8003214 <HAL_I2C_Init+0x284>)
 8003070:	fba2 2303 	umull	r2, r3, r2, r3
 8003074:	099b      	lsrs	r3, r3, #6
 8003076:	3301      	adds	r3, #1
 8003078:	687a      	ldr	r2, [r7, #4]
 800307a:	6812      	ldr	r2, [r2, #0]
 800307c:	430b      	orrs	r3, r1
 800307e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	69db      	ldr	r3, [r3, #28]
 8003086:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800308a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	495c      	ldr	r1, [pc, #368]	@ (8003204 <HAL_I2C_Init+0x274>)
 8003094:	428b      	cmp	r3, r1
 8003096:	d819      	bhi.n	80030cc <HAL_I2C_Init+0x13c>
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	1e59      	subs	r1, r3, #1
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	005b      	lsls	r3, r3, #1
 80030a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80030a6:	1c59      	adds	r1, r3, #1
 80030a8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80030ac:	400b      	ands	r3, r1
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d00a      	beq.n	80030c8 <HAL_I2C_Init+0x138>
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	1e59      	subs	r1, r3, #1
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	005b      	lsls	r3, r3, #1
 80030bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80030c0:	3301      	adds	r3, #1
 80030c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030c6:	e051      	b.n	800316c <HAL_I2C_Init+0x1dc>
 80030c8:	2304      	movs	r3, #4
 80030ca:	e04f      	b.n	800316c <HAL_I2C_Init+0x1dc>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d111      	bne.n	80030f8 <HAL_I2C_Init+0x168>
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	1e58      	subs	r0, r3, #1
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6859      	ldr	r1, [r3, #4]
 80030dc:	460b      	mov	r3, r1
 80030de:	005b      	lsls	r3, r3, #1
 80030e0:	440b      	add	r3, r1
 80030e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80030e6:	3301      	adds	r3, #1
 80030e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	bf0c      	ite	eq
 80030f0:	2301      	moveq	r3, #1
 80030f2:	2300      	movne	r3, #0
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	e012      	b.n	800311e <HAL_I2C_Init+0x18e>
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	1e58      	subs	r0, r3, #1
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6859      	ldr	r1, [r3, #4]
 8003100:	460b      	mov	r3, r1
 8003102:	009b      	lsls	r3, r3, #2
 8003104:	440b      	add	r3, r1
 8003106:	0099      	lsls	r1, r3, #2
 8003108:	440b      	add	r3, r1
 800310a:	fbb0 f3f3 	udiv	r3, r0, r3
 800310e:	3301      	adds	r3, #1
 8003110:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003114:	2b00      	cmp	r3, #0
 8003116:	bf0c      	ite	eq
 8003118:	2301      	moveq	r3, #1
 800311a:	2300      	movne	r3, #0
 800311c:	b2db      	uxtb	r3, r3
 800311e:	2b00      	cmp	r3, #0
 8003120:	d001      	beq.n	8003126 <HAL_I2C_Init+0x196>
 8003122:	2301      	movs	r3, #1
 8003124:	e022      	b.n	800316c <HAL_I2C_Init+0x1dc>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d10e      	bne.n	800314c <HAL_I2C_Init+0x1bc>
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	1e58      	subs	r0, r3, #1
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6859      	ldr	r1, [r3, #4]
 8003136:	460b      	mov	r3, r1
 8003138:	005b      	lsls	r3, r3, #1
 800313a:	440b      	add	r3, r1
 800313c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003140:	3301      	adds	r3, #1
 8003142:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003146:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800314a:	e00f      	b.n	800316c <HAL_I2C_Init+0x1dc>
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	1e58      	subs	r0, r3, #1
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6859      	ldr	r1, [r3, #4]
 8003154:	460b      	mov	r3, r1
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	440b      	add	r3, r1
 800315a:	0099      	lsls	r1, r3, #2
 800315c:	440b      	add	r3, r1
 800315e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003162:	3301      	adds	r3, #1
 8003164:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003168:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800316c:	6879      	ldr	r1, [r7, #4]
 800316e:	6809      	ldr	r1, [r1, #0]
 8003170:	4313      	orrs	r3, r2
 8003172:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	69da      	ldr	r2, [r3, #28]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6a1b      	ldr	r3, [r3, #32]
 8003186:	431a      	orrs	r2, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	430a      	orrs	r2, r1
 800318e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800319a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800319e:	687a      	ldr	r2, [r7, #4]
 80031a0:	6911      	ldr	r1, [r2, #16]
 80031a2:	687a      	ldr	r2, [r7, #4]
 80031a4:	68d2      	ldr	r2, [r2, #12]
 80031a6:	4311      	orrs	r1, r2
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	6812      	ldr	r2, [r2, #0]
 80031ac:	430b      	orrs	r3, r1
 80031ae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	695a      	ldr	r2, [r3, #20]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	699b      	ldr	r3, [r3, #24]
 80031c2:	431a      	orrs	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	430a      	orrs	r2, r1
 80031ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f042 0201 	orr.w	r2, r2, #1
 80031da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2200      	movs	r2, #0
 80031e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2220      	movs	r2, #32
 80031e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2200      	movs	r2, #0
 80031ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80031f8:	2300      	movs	r3, #0
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3710      	adds	r7, #16
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	000186a0 	.word	0x000186a0
 8003208:	001e847f 	.word	0x001e847f
 800320c:	003d08ff 	.word	0x003d08ff
 8003210:	431bde83 	.word	0x431bde83
 8003214:	10624dd3 	.word	0x10624dd3

08003218 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b088      	sub	sp, #32
 800321c:	af02      	add	r7, sp, #8
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	607a      	str	r2, [r7, #4]
 8003222:	461a      	mov	r2, r3
 8003224:	460b      	mov	r3, r1
 8003226:	817b      	strh	r3, [r7, #10]
 8003228:	4613      	mov	r3, r2
 800322a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800322c:	f7ff fb56 	bl	80028dc <HAL_GetTick>
 8003230:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003238:	b2db      	uxtb	r3, r3
 800323a:	2b20      	cmp	r3, #32
 800323c:	f040 80e0 	bne.w	8003400 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	9300      	str	r3, [sp, #0]
 8003244:	2319      	movs	r3, #25
 8003246:	2201      	movs	r2, #1
 8003248:	4970      	ldr	r1, [pc, #448]	@ (800340c <HAL_I2C_Master_Transmit+0x1f4>)
 800324a:	68f8      	ldr	r0, [r7, #12]
 800324c:	f000 f964 	bl	8003518 <I2C_WaitOnFlagUntilTimeout>
 8003250:	4603      	mov	r3, r0
 8003252:	2b00      	cmp	r3, #0
 8003254:	d001      	beq.n	800325a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003256:	2302      	movs	r3, #2
 8003258:	e0d3      	b.n	8003402 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003260:	2b01      	cmp	r3, #1
 8003262:	d101      	bne.n	8003268 <HAL_I2C_Master_Transmit+0x50>
 8003264:	2302      	movs	r3, #2
 8003266:	e0cc      	b.n	8003402 <HAL_I2C_Master_Transmit+0x1ea>
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2201      	movs	r2, #1
 800326c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0301 	and.w	r3, r3, #1
 800327a:	2b01      	cmp	r3, #1
 800327c:	d007      	beq.n	800328e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f042 0201 	orr.w	r2, r2, #1
 800328c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800329c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2221      	movs	r2, #33	@ 0x21
 80032a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2210      	movs	r2, #16
 80032aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	2200      	movs	r2, #0
 80032b2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	687a      	ldr	r2, [r7, #4]
 80032b8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	893a      	ldrh	r2, [r7, #8]
 80032be:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032c4:	b29a      	uxth	r2, r3
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	4a50      	ldr	r2, [pc, #320]	@ (8003410 <HAL_I2C_Master_Transmit+0x1f8>)
 80032ce:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80032d0:	8979      	ldrh	r1, [r7, #10]
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	6a3a      	ldr	r2, [r7, #32]
 80032d6:	68f8      	ldr	r0, [r7, #12]
 80032d8:	f000 f89c 	bl	8003414 <I2C_MasterRequestWrite>
 80032dc:	4603      	mov	r3, r0
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d001      	beq.n	80032e6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e08d      	b.n	8003402 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032e6:	2300      	movs	r3, #0
 80032e8:	613b      	str	r3, [r7, #16]
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	695b      	ldr	r3, [r3, #20]
 80032f0:	613b      	str	r3, [r7, #16]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	699b      	ldr	r3, [r3, #24]
 80032f8:	613b      	str	r3, [r7, #16]
 80032fa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80032fc:	e066      	b.n	80033cc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032fe:	697a      	ldr	r2, [r7, #20]
 8003300:	6a39      	ldr	r1, [r7, #32]
 8003302:	68f8      	ldr	r0, [r7, #12]
 8003304:	f000 fa22 	bl	800374c <I2C_WaitOnTXEFlagUntilTimeout>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	d00d      	beq.n	800332a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003312:	2b04      	cmp	r3, #4
 8003314:	d107      	bne.n	8003326 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003324:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	e06b      	b.n	8003402 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800332e:	781a      	ldrb	r2, [r3, #0]
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800333a:	1c5a      	adds	r2, r3, #1
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003344:	b29b      	uxth	r3, r3
 8003346:	3b01      	subs	r3, #1
 8003348:	b29a      	uxth	r2, r3
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003352:	3b01      	subs	r3, #1
 8003354:	b29a      	uxth	r2, r3
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	695b      	ldr	r3, [r3, #20]
 8003360:	f003 0304 	and.w	r3, r3, #4
 8003364:	2b04      	cmp	r3, #4
 8003366:	d11b      	bne.n	80033a0 <HAL_I2C_Master_Transmit+0x188>
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800336c:	2b00      	cmp	r3, #0
 800336e:	d017      	beq.n	80033a0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003374:	781a      	ldrb	r2, [r3, #0]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003380:	1c5a      	adds	r2, r3, #1
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800338a:	b29b      	uxth	r3, r3
 800338c:	3b01      	subs	r3, #1
 800338e:	b29a      	uxth	r2, r3
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003398:	3b01      	subs	r3, #1
 800339a:	b29a      	uxth	r2, r3
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033a0:	697a      	ldr	r2, [r7, #20]
 80033a2:	6a39      	ldr	r1, [r7, #32]
 80033a4:	68f8      	ldr	r0, [r7, #12]
 80033a6:	f000 fa19 	bl	80037dc <I2C_WaitOnBTFFlagUntilTimeout>
 80033aa:	4603      	mov	r3, r0
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d00d      	beq.n	80033cc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b4:	2b04      	cmp	r3, #4
 80033b6:	d107      	bne.n	80033c8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033c6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e01a      	b.n	8003402 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d194      	bne.n	80032fe <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2220      	movs	r2, #32
 80033e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2200      	movs	r2, #0
 80033f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2200      	movs	r2, #0
 80033f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80033fc:	2300      	movs	r3, #0
 80033fe:	e000      	b.n	8003402 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003400:	2302      	movs	r3, #2
  }
}
 8003402:	4618      	mov	r0, r3
 8003404:	3718      	adds	r7, #24
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	00100002 	.word	0x00100002
 8003410:	ffff0000 	.word	0xffff0000

08003414 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b088      	sub	sp, #32
 8003418:	af02      	add	r7, sp, #8
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	607a      	str	r2, [r7, #4]
 800341e:	603b      	str	r3, [r7, #0]
 8003420:	460b      	mov	r3, r1
 8003422:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003428:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	2b08      	cmp	r3, #8
 800342e:	d006      	beq.n	800343e <I2C_MasterRequestWrite+0x2a>
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	2b01      	cmp	r3, #1
 8003434:	d003      	beq.n	800343e <I2C_MasterRequestWrite+0x2a>
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800343c:	d108      	bne.n	8003450 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800344c:	601a      	str	r2, [r3, #0]
 800344e:	e00b      	b.n	8003468 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003454:	2b12      	cmp	r3, #18
 8003456:	d107      	bne.n	8003468 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003466:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	9300      	str	r3, [sp, #0]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003474:	68f8      	ldr	r0, [r7, #12]
 8003476:	f000 f84f 	bl	8003518 <I2C_WaitOnFlagUntilTimeout>
 800347a:	4603      	mov	r3, r0
 800347c:	2b00      	cmp	r3, #0
 800347e:	d00d      	beq.n	800349c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800348a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800348e:	d103      	bne.n	8003498 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003496:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003498:	2303      	movs	r3, #3
 800349a:	e035      	b.n	8003508 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	691b      	ldr	r3, [r3, #16]
 80034a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034a4:	d108      	bne.n	80034b8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80034a6:	897b      	ldrh	r3, [r7, #10]
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	461a      	mov	r2, r3
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80034b4:	611a      	str	r2, [r3, #16]
 80034b6:	e01b      	b.n	80034f0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80034b8:	897b      	ldrh	r3, [r7, #10]
 80034ba:	11db      	asrs	r3, r3, #7
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	f003 0306 	and.w	r3, r3, #6
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	f063 030f 	orn	r3, r3, #15
 80034c8:	b2da      	uxtb	r2, r3
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	687a      	ldr	r2, [r7, #4]
 80034d4:	490e      	ldr	r1, [pc, #56]	@ (8003510 <I2C_MasterRequestWrite+0xfc>)
 80034d6:	68f8      	ldr	r0, [r7, #12]
 80034d8:	f000 f898 	bl	800360c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034dc:	4603      	mov	r3, r0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d001      	beq.n	80034e6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	e010      	b.n	8003508 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80034e6:	897b      	ldrh	r3, [r7, #10]
 80034e8:	b2da      	uxtb	r2, r3
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	4907      	ldr	r1, [pc, #28]	@ (8003514 <I2C_MasterRequestWrite+0x100>)
 80034f6:	68f8      	ldr	r0, [r7, #12]
 80034f8:	f000 f888 	bl	800360c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034fc:	4603      	mov	r3, r0
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d001      	beq.n	8003506 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e000      	b.n	8003508 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003506:	2300      	movs	r3, #0
}
 8003508:	4618      	mov	r0, r3
 800350a:	3718      	adds	r7, #24
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	00010008 	.word	0x00010008
 8003514:	00010002 	.word	0x00010002

08003518 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b084      	sub	sp, #16
 800351c:	af00      	add	r7, sp, #0
 800351e:	60f8      	str	r0, [r7, #12]
 8003520:	60b9      	str	r1, [r7, #8]
 8003522:	603b      	str	r3, [r7, #0]
 8003524:	4613      	mov	r3, r2
 8003526:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003528:	e048      	b.n	80035bc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003530:	d044      	beq.n	80035bc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003532:	f7ff f9d3 	bl	80028dc <HAL_GetTick>
 8003536:	4602      	mov	r2, r0
 8003538:	69bb      	ldr	r3, [r7, #24]
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	683a      	ldr	r2, [r7, #0]
 800353e:	429a      	cmp	r2, r3
 8003540:	d302      	bcc.n	8003548 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d139      	bne.n	80035bc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	0c1b      	lsrs	r3, r3, #16
 800354c:	b2db      	uxtb	r3, r3
 800354e:	2b01      	cmp	r3, #1
 8003550:	d10d      	bne.n	800356e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	695b      	ldr	r3, [r3, #20]
 8003558:	43da      	mvns	r2, r3
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	4013      	ands	r3, r2
 800355e:	b29b      	uxth	r3, r3
 8003560:	2b00      	cmp	r3, #0
 8003562:	bf0c      	ite	eq
 8003564:	2301      	moveq	r3, #1
 8003566:	2300      	movne	r3, #0
 8003568:	b2db      	uxtb	r3, r3
 800356a:	461a      	mov	r2, r3
 800356c:	e00c      	b.n	8003588 <I2C_WaitOnFlagUntilTimeout+0x70>
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	699b      	ldr	r3, [r3, #24]
 8003574:	43da      	mvns	r2, r3
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	4013      	ands	r3, r2
 800357a:	b29b      	uxth	r3, r3
 800357c:	2b00      	cmp	r3, #0
 800357e:	bf0c      	ite	eq
 8003580:	2301      	moveq	r3, #1
 8003582:	2300      	movne	r3, #0
 8003584:	b2db      	uxtb	r3, r3
 8003586:	461a      	mov	r2, r3
 8003588:	79fb      	ldrb	r3, [r7, #7]
 800358a:	429a      	cmp	r2, r3
 800358c:	d116      	bne.n	80035bc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2200      	movs	r2, #0
 8003592:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2220      	movs	r2, #32
 8003598:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2200      	movs	r2, #0
 80035a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035a8:	f043 0220 	orr.w	r2, r3, #32
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2200      	movs	r2, #0
 80035b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e023      	b.n	8003604 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	0c1b      	lsrs	r3, r3, #16
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d10d      	bne.n	80035e2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	695b      	ldr	r3, [r3, #20]
 80035cc:	43da      	mvns	r2, r3
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	4013      	ands	r3, r2
 80035d2:	b29b      	uxth	r3, r3
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	bf0c      	ite	eq
 80035d8:	2301      	moveq	r3, #1
 80035da:	2300      	movne	r3, #0
 80035dc:	b2db      	uxtb	r3, r3
 80035de:	461a      	mov	r2, r3
 80035e0:	e00c      	b.n	80035fc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	699b      	ldr	r3, [r3, #24]
 80035e8:	43da      	mvns	r2, r3
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	4013      	ands	r3, r2
 80035ee:	b29b      	uxth	r3, r3
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	bf0c      	ite	eq
 80035f4:	2301      	moveq	r3, #1
 80035f6:	2300      	movne	r3, #0
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	461a      	mov	r2, r3
 80035fc:	79fb      	ldrb	r3, [r7, #7]
 80035fe:	429a      	cmp	r2, r3
 8003600:	d093      	beq.n	800352a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003602:	2300      	movs	r3, #0
}
 8003604:	4618      	mov	r0, r3
 8003606:	3710      	adds	r7, #16
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}

0800360c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	60f8      	str	r0, [r7, #12]
 8003614:	60b9      	str	r1, [r7, #8]
 8003616:	607a      	str	r2, [r7, #4]
 8003618:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800361a:	e071      	b.n	8003700 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	695b      	ldr	r3, [r3, #20]
 8003622:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003626:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800362a:	d123      	bne.n	8003674 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	681a      	ldr	r2, [r3, #0]
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800363a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003644:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2200      	movs	r2, #0
 800364a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2220      	movs	r2, #32
 8003650:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2200      	movs	r2, #0
 8003658:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003660:	f043 0204 	orr.w	r2, r3, #4
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2200      	movs	r2, #0
 800366c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	e067      	b.n	8003744 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	f1b3 3fff 	cmp.w	r3, #4294967295
 800367a:	d041      	beq.n	8003700 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800367c:	f7ff f92e 	bl	80028dc <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	687a      	ldr	r2, [r7, #4]
 8003688:	429a      	cmp	r2, r3
 800368a:	d302      	bcc.n	8003692 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d136      	bne.n	8003700 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	0c1b      	lsrs	r3, r3, #16
 8003696:	b2db      	uxtb	r3, r3
 8003698:	2b01      	cmp	r3, #1
 800369a:	d10c      	bne.n	80036b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	695b      	ldr	r3, [r3, #20]
 80036a2:	43da      	mvns	r2, r3
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	4013      	ands	r3, r2
 80036a8:	b29b      	uxth	r3, r3
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	bf14      	ite	ne
 80036ae:	2301      	movne	r3, #1
 80036b0:	2300      	moveq	r3, #0
 80036b2:	b2db      	uxtb	r3, r3
 80036b4:	e00b      	b.n	80036ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	699b      	ldr	r3, [r3, #24]
 80036bc:	43da      	mvns	r2, r3
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	4013      	ands	r3, r2
 80036c2:	b29b      	uxth	r3, r3
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	bf14      	ite	ne
 80036c8:	2301      	movne	r3, #1
 80036ca:	2300      	moveq	r3, #0
 80036cc:	b2db      	uxtb	r3, r3
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d016      	beq.n	8003700 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2200      	movs	r2, #0
 80036d6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2220      	movs	r2, #32
 80036dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ec:	f043 0220 	orr.w	r2, r3, #32
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2200      	movs	r2, #0
 80036f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e021      	b.n	8003744 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	0c1b      	lsrs	r3, r3, #16
 8003704:	b2db      	uxtb	r3, r3
 8003706:	2b01      	cmp	r3, #1
 8003708:	d10c      	bne.n	8003724 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	695b      	ldr	r3, [r3, #20]
 8003710:	43da      	mvns	r2, r3
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	4013      	ands	r3, r2
 8003716:	b29b      	uxth	r3, r3
 8003718:	2b00      	cmp	r3, #0
 800371a:	bf14      	ite	ne
 800371c:	2301      	movne	r3, #1
 800371e:	2300      	moveq	r3, #0
 8003720:	b2db      	uxtb	r3, r3
 8003722:	e00b      	b.n	800373c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	699b      	ldr	r3, [r3, #24]
 800372a:	43da      	mvns	r2, r3
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	4013      	ands	r3, r2
 8003730:	b29b      	uxth	r3, r3
 8003732:	2b00      	cmp	r3, #0
 8003734:	bf14      	ite	ne
 8003736:	2301      	movne	r3, #1
 8003738:	2300      	moveq	r3, #0
 800373a:	b2db      	uxtb	r3, r3
 800373c:	2b00      	cmp	r3, #0
 800373e:	f47f af6d 	bne.w	800361c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003742:	2300      	movs	r3, #0
}
 8003744:	4618      	mov	r0, r3
 8003746:	3710      	adds	r7, #16
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}

0800374c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b084      	sub	sp, #16
 8003750:	af00      	add	r7, sp, #0
 8003752:	60f8      	str	r0, [r7, #12]
 8003754:	60b9      	str	r1, [r7, #8]
 8003756:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003758:	e034      	b.n	80037c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800375a:	68f8      	ldr	r0, [r7, #12]
 800375c:	f000 f886 	bl	800386c <I2C_IsAcknowledgeFailed>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	d001      	beq.n	800376a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e034      	b.n	80037d4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003770:	d028      	beq.n	80037c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003772:	f7ff f8b3 	bl	80028dc <HAL_GetTick>
 8003776:	4602      	mov	r2, r0
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	1ad3      	subs	r3, r2, r3
 800377c:	68ba      	ldr	r2, [r7, #8]
 800377e:	429a      	cmp	r2, r3
 8003780:	d302      	bcc.n	8003788 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d11d      	bne.n	80037c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	695b      	ldr	r3, [r3, #20]
 800378e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003792:	2b80      	cmp	r3, #128	@ 0x80
 8003794:	d016      	beq.n	80037c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2200      	movs	r2, #0
 800379a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2220      	movs	r2, #32
 80037a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2200      	movs	r2, #0
 80037a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037b0:	f043 0220 	orr.w	r2, r3, #32
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2200      	movs	r2, #0
 80037bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	e007      	b.n	80037d4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	695b      	ldr	r3, [r3, #20]
 80037ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037ce:	2b80      	cmp	r3, #128	@ 0x80
 80037d0:	d1c3      	bne.n	800375a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80037d2:	2300      	movs	r3, #0
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3710      	adds	r7, #16
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}

080037dc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b084      	sub	sp, #16
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	60f8      	str	r0, [r7, #12]
 80037e4:	60b9      	str	r1, [r7, #8]
 80037e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80037e8:	e034      	b.n	8003854 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80037ea:	68f8      	ldr	r0, [r7, #12]
 80037ec:	f000 f83e 	bl	800386c <I2C_IsAcknowledgeFailed>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d001      	beq.n	80037fa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e034      	b.n	8003864 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003800:	d028      	beq.n	8003854 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003802:	f7ff f86b 	bl	80028dc <HAL_GetTick>
 8003806:	4602      	mov	r2, r0
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	1ad3      	subs	r3, r2, r3
 800380c:	68ba      	ldr	r2, [r7, #8]
 800380e:	429a      	cmp	r2, r3
 8003810:	d302      	bcc.n	8003818 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d11d      	bne.n	8003854 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	695b      	ldr	r3, [r3, #20]
 800381e:	f003 0304 	and.w	r3, r3, #4
 8003822:	2b04      	cmp	r3, #4
 8003824:	d016      	beq.n	8003854 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2200      	movs	r2, #0
 800382a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2220      	movs	r2, #32
 8003830:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2200      	movs	r2, #0
 8003838:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003840:	f043 0220 	orr.w	r2, r3, #32
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2200      	movs	r2, #0
 800384c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	e007      	b.n	8003864 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	695b      	ldr	r3, [r3, #20]
 800385a:	f003 0304 	and.w	r3, r3, #4
 800385e:	2b04      	cmp	r3, #4
 8003860:	d1c3      	bne.n	80037ea <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003862:	2300      	movs	r3, #0
}
 8003864:	4618      	mov	r0, r3
 8003866:	3710      	adds	r7, #16
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}

0800386c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800386c:	b480      	push	{r7}
 800386e:	b083      	sub	sp, #12
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	695b      	ldr	r3, [r3, #20]
 800387a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800387e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003882:	d11b      	bne.n	80038bc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800388c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2200      	movs	r2, #0
 8003892:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2220      	movs	r2, #32
 8003898:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a8:	f043 0204 	orr.w	r2, r3, #4
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2200      	movs	r2, #0
 80038b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e000      	b.n	80038be <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	370c      	adds	r7, #12
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr
	...

080038cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b086      	sub	sp, #24
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d101      	bne.n	80038de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e267      	b.n	8003dae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 0301 	and.w	r3, r3, #1
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d075      	beq.n	80039d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80038ea:	4b88      	ldr	r3, [pc, #544]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	f003 030c 	and.w	r3, r3, #12
 80038f2:	2b04      	cmp	r3, #4
 80038f4:	d00c      	beq.n	8003910 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038f6:	4b85      	ldr	r3, [pc, #532]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80038fe:	2b08      	cmp	r3, #8
 8003900:	d112      	bne.n	8003928 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003902:	4b82      	ldr	r3, [pc, #520]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800390a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800390e:	d10b      	bne.n	8003928 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003910:	4b7e      	ldr	r3, [pc, #504]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003918:	2b00      	cmp	r3, #0
 800391a:	d05b      	beq.n	80039d4 <HAL_RCC_OscConfig+0x108>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d157      	bne.n	80039d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e242      	b.n	8003dae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003930:	d106      	bne.n	8003940 <HAL_RCC_OscConfig+0x74>
 8003932:	4b76      	ldr	r3, [pc, #472]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a75      	ldr	r2, [pc, #468]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 8003938:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800393c:	6013      	str	r3, [r2, #0]
 800393e:	e01d      	b.n	800397c <HAL_RCC_OscConfig+0xb0>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003948:	d10c      	bne.n	8003964 <HAL_RCC_OscConfig+0x98>
 800394a:	4b70      	ldr	r3, [pc, #448]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a6f      	ldr	r2, [pc, #444]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 8003950:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003954:	6013      	str	r3, [r2, #0]
 8003956:	4b6d      	ldr	r3, [pc, #436]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a6c      	ldr	r2, [pc, #432]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 800395c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003960:	6013      	str	r3, [r2, #0]
 8003962:	e00b      	b.n	800397c <HAL_RCC_OscConfig+0xb0>
 8003964:	4b69      	ldr	r3, [pc, #420]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a68      	ldr	r2, [pc, #416]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 800396a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800396e:	6013      	str	r3, [r2, #0]
 8003970:	4b66      	ldr	r3, [pc, #408]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a65      	ldr	r2, [pc, #404]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 8003976:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800397a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d013      	beq.n	80039ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003984:	f7fe ffaa 	bl	80028dc <HAL_GetTick>
 8003988:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800398a:	e008      	b.n	800399e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800398c:	f7fe ffa6 	bl	80028dc <HAL_GetTick>
 8003990:	4602      	mov	r2, r0
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	2b64      	cmp	r3, #100	@ 0x64
 8003998:	d901      	bls.n	800399e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800399a:	2303      	movs	r3, #3
 800399c:	e207      	b.n	8003dae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800399e:	4b5b      	ldr	r3, [pc, #364]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d0f0      	beq.n	800398c <HAL_RCC_OscConfig+0xc0>
 80039aa:	e014      	b.n	80039d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039ac:	f7fe ff96 	bl	80028dc <HAL_GetTick>
 80039b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039b2:	e008      	b.n	80039c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039b4:	f7fe ff92 	bl	80028dc <HAL_GetTick>
 80039b8:	4602      	mov	r2, r0
 80039ba:	693b      	ldr	r3, [r7, #16]
 80039bc:	1ad3      	subs	r3, r2, r3
 80039be:	2b64      	cmp	r3, #100	@ 0x64
 80039c0:	d901      	bls.n	80039c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80039c2:	2303      	movs	r3, #3
 80039c4:	e1f3      	b.n	8003dae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039c6:	4b51      	ldr	r3, [pc, #324]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d1f0      	bne.n	80039b4 <HAL_RCC_OscConfig+0xe8>
 80039d2:	e000      	b.n	80039d6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0302 	and.w	r3, r3, #2
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d063      	beq.n	8003aaa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80039e2:	4b4a      	ldr	r3, [pc, #296]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	f003 030c 	and.w	r3, r3, #12
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d00b      	beq.n	8003a06 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039ee:	4b47      	ldr	r3, [pc, #284]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80039f6:	2b08      	cmp	r3, #8
 80039f8:	d11c      	bne.n	8003a34 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039fa:	4b44      	ldr	r3, [pc, #272]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d116      	bne.n	8003a34 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a06:	4b41      	ldr	r3, [pc, #260]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 0302 	and.w	r3, r3, #2
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d005      	beq.n	8003a1e <HAL_RCC_OscConfig+0x152>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	68db      	ldr	r3, [r3, #12]
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d001      	beq.n	8003a1e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e1c7      	b.n	8003dae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a1e:	4b3b      	ldr	r3, [pc, #236]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	691b      	ldr	r3, [r3, #16]
 8003a2a:	00db      	lsls	r3, r3, #3
 8003a2c:	4937      	ldr	r1, [pc, #220]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a32:	e03a      	b.n	8003aaa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d020      	beq.n	8003a7e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a3c:	4b34      	ldr	r3, [pc, #208]	@ (8003b10 <HAL_RCC_OscConfig+0x244>)
 8003a3e:	2201      	movs	r2, #1
 8003a40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a42:	f7fe ff4b 	bl	80028dc <HAL_GetTick>
 8003a46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a48:	e008      	b.n	8003a5c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a4a:	f7fe ff47 	bl	80028dc <HAL_GetTick>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	1ad3      	subs	r3, r2, r3
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	d901      	bls.n	8003a5c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003a58:	2303      	movs	r3, #3
 8003a5a:	e1a8      	b.n	8003dae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a5c:	4b2b      	ldr	r3, [pc, #172]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f003 0302 	and.w	r3, r3, #2
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d0f0      	beq.n	8003a4a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a68:	4b28      	ldr	r3, [pc, #160]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	691b      	ldr	r3, [r3, #16]
 8003a74:	00db      	lsls	r3, r3, #3
 8003a76:	4925      	ldr	r1, [pc, #148]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	600b      	str	r3, [r1, #0]
 8003a7c:	e015      	b.n	8003aaa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a7e:	4b24      	ldr	r3, [pc, #144]	@ (8003b10 <HAL_RCC_OscConfig+0x244>)
 8003a80:	2200      	movs	r2, #0
 8003a82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a84:	f7fe ff2a 	bl	80028dc <HAL_GetTick>
 8003a88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a8a:	e008      	b.n	8003a9e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a8c:	f7fe ff26 	bl	80028dc <HAL_GetTick>
 8003a90:	4602      	mov	r2, r0
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	1ad3      	subs	r3, r2, r3
 8003a96:	2b02      	cmp	r3, #2
 8003a98:	d901      	bls.n	8003a9e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003a9a:	2303      	movs	r3, #3
 8003a9c:	e187      	b.n	8003dae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a9e:	4b1b      	ldr	r3, [pc, #108]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0302 	and.w	r3, r3, #2
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d1f0      	bne.n	8003a8c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 0308 	and.w	r3, r3, #8
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d036      	beq.n	8003b24 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	695b      	ldr	r3, [r3, #20]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d016      	beq.n	8003aec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003abe:	4b15      	ldr	r3, [pc, #84]	@ (8003b14 <HAL_RCC_OscConfig+0x248>)
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ac4:	f7fe ff0a 	bl	80028dc <HAL_GetTick>
 8003ac8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003aca:	e008      	b.n	8003ade <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003acc:	f7fe ff06 	bl	80028dc <HAL_GetTick>
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	1ad3      	subs	r3, r2, r3
 8003ad6:	2b02      	cmp	r3, #2
 8003ad8:	d901      	bls.n	8003ade <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003ada:	2303      	movs	r3, #3
 8003adc:	e167      	b.n	8003dae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ade:	4b0b      	ldr	r3, [pc, #44]	@ (8003b0c <HAL_RCC_OscConfig+0x240>)
 8003ae0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ae2:	f003 0302 	and.w	r3, r3, #2
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d0f0      	beq.n	8003acc <HAL_RCC_OscConfig+0x200>
 8003aea:	e01b      	b.n	8003b24 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003aec:	4b09      	ldr	r3, [pc, #36]	@ (8003b14 <HAL_RCC_OscConfig+0x248>)
 8003aee:	2200      	movs	r2, #0
 8003af0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003af2:	f7fe fef3 	bl	80028dc <HAL_GetTick>
 8003af6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003af8:	e00e      	b.n	8003b18 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003afa:	f7fe feef 	bl	80028dc <HAL_GetTick>
 8003afe:	4602      	mov	r2, r0
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	2b02      	cmp	r3, #2
 8003b06:	d907      	bls.n	8003b18 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003b08:	2303      	movs	r3, #3
 8003b0a:	e150      	b.n	8003dae <HAL_RCC_OscConfig+0x4e2>
 8003b0c:	40023800 	.word	0x40023800
 8003b10:	42470000 	.word	0x42470000
 8003b14:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b18:	4b88      	ldr	r3, [pc, #544]	@ (8003d3c <HAL_RCC_OscConfig+0x470>)
 8003b1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b1c:	f003 0302 	and.w	r3, r3, #2
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d1ea      	bne.n	8003afa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f003 0304 	and.w	r3, r3, #4
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	f000 8097 	beq.w	8003c60 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b32:	2300      	movs	r3, #0
 8003b34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b36:	4b81      	ldr	r3, [pc, #516]	@ (8003d3c <HAL_RCC_OscConfig+0x470>)
 8003b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d10f      	bne.n	8003b62 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b42:	2300      	movs	r3, #0
 8003b44:	60bb      	str	r3, [r7, #8]
 8003b46:	4b7d      	ldr	r3, [pc, #500]	@ (8003d3c <HAL_RCC_OscConfig+0x470>)
 8003b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b4a:	4a7c      	ldr	r2, [pc, #496]	@ (8003d3c <HAL_RCC_OscConfig+0x470>)
 8003b4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b50:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b52:	4b7a      	ldr	r3, [pc, #488]	@ (8003d3c <HAL_RCC_OscConfig+0x470>)
 8003b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b5a:	60bb      	str	r3, [r7, #8]
 8003b5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b62:	4b77      	ldr	r3, [pc, #476]	@ (8003d40 <HAL_RCC_OscConfig+0x474>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d118      	bne.n	8003ba0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b6e:	4b74      	ldr	r3, [pc, #464]	@ (8003d40 <HAL_RCC_OscConfig+0x474>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a73      	ldr	r2, [pc, #460]	@ (8003d40 <HAL_RCC_OscConfig+0x474>)
 8003b74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b7a:	f7fe feaf 	bl	80028dc <HAL_GetTick>
 8003b7e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b80:	e008      	b.n	8003b94 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b82:	f7fe feab 	bl	80028dc <HAL_GetTick>
 8003b86:	4602      	mov	r2, r0
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	2b02      	cmp	r3, #2
 8003b8e:	d901      	bls.n	8003b94 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003b90:	2303      	movs	r3, #3
 8003b92:	e10c      	b.n	8003dae <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b94:	4b6a      	ldr	r3, [pc, #424]	@ (8003d40 <HAL_RCC_OscConfig+0x474>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d0f0      	beq.n	8003b82 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d106      	bne.n	8003bb6 <HAL_RCC_OscConfig+0x2ea>
 8003ba8:	4b64      	ldr	r3, [pc, #400]	@ (8003d3c <HAL_RCC_OscConfig+0x470>)
 8003baa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bac:	4a63      	ldr	r2, [pc, #396]	@ (8003d3c <HAL_RCC_OscConfig+0x470>)
 8003bae:	f043 0301 	orr.w	r3, r3, #1
 8003bb2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bb4:	e01c      	b.n	8003bf0 <HAL_RCC_OscConfig+0x324>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	2b05      	cmp	r3, #5
 8003bbc:	d10c      	bne.n	8003bd8 <HAL_RCC_OscConfig+0x30c>
 8003bbe:	4b5f      	ldr	r3, [pc, #380]	@ (8003d3c <HAL_RCC_OscConfig+0x470>)
 8003bc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bc2:	4a5e      	ldr	r2, [pc, #376]	@ (8003d3c <HAL_RCC_OscConfig+0x470>)
 8003bc4:	f043 0304 	orr.w	r3, r3, #4
 8003bc8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bca:	4b5c      	ldr	r3, [pc, #368]	@ (8003d3c <HAL_RCC_OscConfig+0x470>)
 8003bcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bce:	4a5b      	ldr	r2, [pc, #364]	@ (8003d3c <HAL_RCC_OscConfig+0x470>)
 8003bd0:	f043 0301 	orr.w	r3, r3, #1
 8003bd4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bd6:	e00b      	b.n	8003bf0 <HAL_RCC_OscConfig+0x324>
 8003bd8:	4b58      	ldr	r3, [pc, #352]	@ (8003d3c <HAL_RCC_OscConfig+0x470>)
 8003bda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bdc:	4a57      	ldr	r2, [pc, #348]	@ (8003d3c <HAL_RCC_OscConfig+0x470>)
 8003bde:	f023 0301 	bic.w	r3, r3, #1
 8003be2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003be4:	4b55      	ldr	r3, [pc, #340]	@ (8003d3c <HAL_RCC_OscConfig+0x470>)
 8003be6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003be8:	4a54      	ldr	r2, [pc, #336]	@ (8003d3c <HAL_RCC_OscConfig+0x470>)
 8003bea:	f023 0304 	bic.w	r3, r3, #4
 8003bee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d015      	beq.n	8003c24 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bf8:	f7fe fe70 	bl	80028dc <HAL_GetTick>
 8003bfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bfe:	e00a      	b.n	8003c16 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c00:	f7fe fe6c 	bl	80028dc <HAL_GetTick>
 8003c04:	4602      	mov	r2, r0
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d901      	bls.n	8003c16 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	e0cb      	b.n	8003dae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c16:	4b49      	ldr	r3, [pc, #292]	@ (8003d3c <HAL_RCC_OscConfig+0x470>)
 8003c18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c1a:	f003 0302 	and.w	r3, r3, #2
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d0ee      	beq.n	8003c00 <HAL_RCC_OscConfig+0x334>
 8003c22:	e014      	b.n	8003c4e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c24:	f7fe fe5a 	bl	80028dc <HAL_GetTick>
 8003c28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c2a:	e00a      	b.n	8003c42 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c2c:	f7fe fe56 	bl	80028dc <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d901      	bls.n	8003c42 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003c3e:	2303      	movs	r3, #3
 8003c40:	e0b5      	b.n	8003dae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c42:	4b3e      	ldr	r3, [pc, #248]	@ (8003d3c <HAL_RCC_OscConfig+0x470>)
 8003c44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c46:	f003 0302 	and.w	r3, r3, #2
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d1ee      	bne.n	8003c2c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c4e:	7dfb      	ldrb	r3, [r7, #23]
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d105      	bne.n	8003c60 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c54:	4b39      	ldr	r3, [pc, #228]	@ (8003d3c <HAL_RCC_OscConfig+0x470>)
 8003c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c58:	4a38      	ldr	r2, [pc, #224]	@ (8003d3c <HAL_RCC_OscConfig+0x470>)
 8003c5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c5e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	699b      	ldr	r3, [r3, #24]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	f000 80a1 	beq.w	8003dac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c6a:	4b34      	ldr	r3, [pc, #208]	@ (8003d3c <HAL_RCC_OscConfig+0x470>)
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	f003 030c 	and.w	r3, r3, #12
 8003c72:	2b08      	cmp	r3, #8
 8003c74:	d05c      	beq.n	8003d30 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	699b      	ldr	r3, [r3, #24]
 8003c7a:	2b02      	cmp	r3, #2
 8003c7c:	d141      	bne.n	8003d02 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c7e:	4b31      	ldr	r3, [pc, #196]	@ (8003d44 <HAL_RCC_OscConfig+0x478>)
 8003c80:	2200      	movs	r2, #0
 8003c82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c84:	f7fe fe2a 	bl	80028dc <HAL_GetTick>
 8003c88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c8a:	e008      	b.n	8003c9e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c8c:	f7fe fe26 	bl	80028dc <HAL_GetTick>
 8003c90:	4602      	mov	r2, r0
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	2b02      	cmp	r3, #2
 8003c98:	d901      	bls.n	8003c9e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	e087      	b.n	8003dae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c9e:	4b27      	ldr	r3, [pc, #156]	@ (8003d3c <HAL_RCC_OscConfig+0x470>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d1f0      	bne.n	8003c8c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	69da      	ldr	r2, [r3, #28]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6a1b      	ldr	r3, [r3, #32]
 8003cb2:	431a      	orrs	r2, r3
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cb8:	019b      	lsls	r3, r3, #6
 8003cba:	431a      	orrs	r2, r3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cc0:	085b      	lsrs	r3, r3, #1
 8003cc2:	3b01      	subs	r3, #1
 8003cc4:	041b      	lsls	r3, r3, #16
 8003cc6:	431a      	orrs	r2, r3
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ccc:	061b      	lsls	r3, r3, #24
 8003cce:	491b      	ldr	r1, [pc, #108]	@ (8003d3c <HAL_RCC_OscConfig+0x470>)
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cd4:	4b1b      	ldr	r3, [pc, #108]	@ (8003d44 <HAL_RCC_OscConfig+0x478>)
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cda:	f7fe fdff 	bl	80028dc <HAL_GetTick>
 8003cde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ce0:	e008      	b.n	8003cf4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ce2:	f7fe fdfb 	bl	80028dc <HAL_GetTick>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	2b02      	cmp	r3, #2
 8003cee:	d901      	bls.n	8003cf4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003cf0:	2303      	movs	r3, #3
 8003cf2:	e05c      	b.n	8003dae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cf4:	4b11      	ldr	r3, [pc, #68]	@ (8003d3c <HAL_RCC_OscConfig+0x470>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d0f0      	beq.n	8003ce2 <HAL_RCC_OscConfig+0x416>
 8003d00:	e054      	b.n	8003dac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d02:	4b10      	ldr	r3, [pc, #64]	@ (8003d44 <HAL_RCC_OscConfig+0x478>)
 8003d04:	2200      	movs	r2, #0
 8003d06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d08:	f7fe fde8 	bl	80028dc <HAL_GetTick>
 8003d0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d0e:	e008      	b.n	8003d22 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d10:	f7fe fde4 	bl	80028dc <HAL_GetTick>
 8003d14:	4602      	mov	r2, r0
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	1ad3      	subs	r3, r2, r3
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	d901      	bls.n	8003d22 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003d1e:	2303      	movs	r3, #3
 8003d20:	e045      	b.n	8003dae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d22:	4b06      	ldr	r3, [pc, #24]	@ (8003d3c <HAL_RCC_OscConfig+0x470>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d1f0      	bne.n	8003d10 <HAL_RCC_OscConfig+0x444>
 8003d2e:	e03d      	b.n	8003dac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	699b      	ldr	r3, [r3, #24]
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d107      	bne.n	8003d48 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	e038      	b.n	8003dae <HAL_RCC_OscConfig+0x4e2>
 8003d3c:	40023800 	.word	0x40023800
 8003d40:	40007000 	.word	0x40007000
 8003d44:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003d48:	4b1b      	ldr	r3, [pc, #108]	@ (8003db8 <HAL_RCC_OscConfig+0x4ec>)
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	699b      	ldr	r3, [r3, #24]
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	d028      	beq.n	8003da8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d121      	bne.n	8003da8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d6e:	429a      	cmp	r2, r3
 8003d70:	d11a      	bne.n	8003da8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d72:	68fa      	ldr	r2, [r7, #12]
 8003d74:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003d78:	4013      	ands	r3, r2
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d7e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d111      	bne.n	8003da8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d8e:	085b      	lsrs	r3, r3, #1
 8003d90:	3b01      	subs	r3, #1
 8003d92:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d94:	429a      	cmp	r2, r3
 8003d96:	d107      	bne.n	8003da8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003da2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d001      	beq.n	8003dac <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e000      	b.n	8003dae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003dac:	2300      	movs	r3, #0
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3718      	adds	r7, #24
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}
 8003db6:	bf00      	nop
 8003db8:	40023800 	.word	0x40023800

08003dbc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b084      	sub	sp, #16
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
 8003dc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d101      	bne.n	8003dd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e0cc      	b.n	8003f6a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003dd0:	4b68      	ldr	r3, [pc, #416]	@ (8003f74 <HAL_RCC_ClockConfig+0x1b8>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 0307 	and.w	r3, r3, #7
 8003dd8:	683a      	ldr	r2, [r7, #0]
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	d90c      	bls.n	8003df8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dde:	4b65      	ldr	r3, [pc, #404]	@ (8003f74 <HAL_RCC_ClockConfig+0x1b8>)
 8003de0:	683a      	ldr	r2, [r7, #0]
 8003de2:	b2d2      	uxtb	r2, r2
 8003de4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003de6:	4b63      	ldr	r3, [pc, #396]	@ (8003f74 <HAL_RCC_ClockConfig+0x1b8>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0307 	and.w	r3, r3, #7
 8003dee:	683a      	ldr	r2, [r7, #0]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d001      	beq.n	8003df8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	e0b8      	b.n	8003f6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 0302 	and.w	r3, r3, #2
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d020      	beq.n	8003e46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f003 0304 	and.w	r3, r3, #4
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d005      	beq.n	8003e1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e10:	4b59      	ldr	r3, [pc, #356]	@ (8003f78 <HAL_RCC_ClockConfig+0x1bc>)
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	4a58      	ldr	r2, [pc, #352]	@ (8003f78 <HAL_RCC_ClockConfig+0x1bc>)
 8003e16:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003e1a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 0308 	and.w	r3, r3, #8
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d005      	beq.n	8003e34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e28:	4b53      	ldr	r3, [pc, #332]	@ (8003f78 <HAL_RCC_ClockConfig+0x1bc>)
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	4a52      	ldr	r2, [pc, #328]	@ (8003f78 <HAL_RCC_ClockConfig+0x1bc>)
 8003e2e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003e32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e34:	4b50      	ldr	r3, [pc, #320]	@ (8003f78 <HAL_RCC_ClockConfig+0x1bc>)
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	494d      	ldr	r1, [pc, #308]	@ (8003f78 <HAL_RCC_ClockConfig+0x1bc>)
 8003e42:	4313      	orrs	r3, r2
 8003e44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f003 0301 	and.w	r3, r3, #1
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d044      	beq.n	8003edc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	2b01      	cmp	r3, #1
 8003e58:	d107      	bne.n	8003e6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e5a:	4b47      	ldr	r3, [pc, #284]	@ (8003f78 <HAL_RCC_ClockConfig+0x1bc>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d119      	bne.n	8003e9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	e07f      	b.n	8003f6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	2b02      	cmp	r3, #2
 8003e70:	d003      	beq.n	8003e7a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e76:	2b03      	cmp	r3, #3
 8003e78:	d107      	bne.n	8003e8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e7a:	4b3f      	ldr	r3, [pc, #252]	@ (8003f78 <HAL_RCC_ClockConfig+0x1bc>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d109      	bne.n	8003e9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e06f      	b.n	8003f6a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e8a:	4b3b      	ldr	r3, [pc, #236]	@ (8003f78 <HAL_RCC_ClockConfig+0x1bc>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 0302 	and.w	r3, r3, #2
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d101      	bne.n	8003e9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e067      	b.n	8003f6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e9a:	4b37      	ldr	r3, [pc, #220]	@ (8003f78 <HAL_RCC_ClockConfig+0x1bc>)
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	f023 0203 	bic.w	r2, r3, #3
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	4934      	ldr	r1, [pc, #208]	@ (8003f78 <HAL_RCC_ClockConfig+0x1bc>)
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003eac:	f7fe fd16 	bl	80028dc <HAL_GetTick>
 8003eb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eb2:	e00a      	b.n	8003eca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003eb4:	f7fe fd12 	bl	80028dc <HAL_GetTick>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d901      	bls.n	8003eca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	e04f      	b.n	8003f6a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eca:	4b2b      	ldr	r3, [pc, #172]	@ (8003f78 <HAL_RCC_ClockConfig+0x1bc>)
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	f003 020c 	and.w	r2, r3, #12
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	009b      	lsls	r3, r3, #2
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d1eb      	bne.n	8003eb4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003edc:	4b25      	ldr	r3, [pc, #148]	@ (8003f74 <HAL_RCC_ClockConfig+0x1b8>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 0307 	and.w	r3, r3, #7
 8003ee4:	683a      	ldr	r2, [r7, #0]
 8003ee6:	429a      	cmp	r2, r3
 8003ee8:	d20c      	bcs.n	8003f04 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eea:	4b22      	ldr	r3, [pc, #136]	@ (8003f74 <HAL_RCC_ClockConfig+0x1b8>)
 8003eec:	683a      	ldr	r2, [r7, #0]
 8003eee:	b2d2      	uxtb	r2, r2
 8003ef0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ef2:	4b20      	ldr	r3, [pc, #128]	@ (8003f74 <HAL_RCC_ClockConfig+0x1b8>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 0307 	and.w	r3, r3, #7
 8003efa:	683a      	ldr	r2, [r7, #0]
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d001      	beq.n	8003f04 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e032      	b.n	8003f6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 0304 	and.w	r3, r3, #4
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d008      	beq.n	8003f22 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f10:	4b19      	ldr	r3, [pc, #100]	@ (8003f78 <HAL_RCC_ClockConfig+0x1bc>)
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	4916      	ldr	r1, [pc, #88]	@ (8003f78 <HAL_RCC_ClockConfig+0x1bc>)
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 0308 	and.w	r3, r3, #8
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d009      	beq.n	8003f42 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f2e:	4b12      	ldr	r3, [pc, #72]	@ (8003f78 <HAL_RCC_ClockConfig+0x1bc>)
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	691b      	ldr	r3, [r3, #16]
 8003f3a:	00db      	lsls	r3, r3, #3
 8003f3c:	490e      	ldr	r1, [pc, #56]	@ (8003f78 <HAL_RCC_ClockConfig+0x1bc>)
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f42:	f000 f821 	bl	8003f88 <HAL_RCC_GetSysClockFreq>
 8003f46:	4602      	mov	r2, r0
 8003f48:	4b0b      	ldr	r3, [pc, #44]	@ (8003f78 <HAL_RCC_ClockConfig+0x1bc>)
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	091b      	lsrs	r3, r3, #4
 8003f4e:	f003 030f 	and.w	r3, r3, #15
 8003f52:	490a      	ldr	r1, [pc, #40]	@ (8003f7c <HAL_RCC_ClockConfig+0x1c0>)
 8003f54:	5ccb      	ldrb	r3, [r1, r3]
 8003f56:	fa22 f303 	lsr.w	r3, r2, r3
 8003f5a:	4a09      	ldr	r2, [pc, #36]	@ (8003f80 <HAL_RCC_ClockConfig+0x1c4>)
 8003f5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003f5e:	4b09      	ldr	r3, [pc, #36]	@ (8003f84 <HAL_RCC_ClockConfig+0x1c8>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4618      	mov	r0, r3
 8003f64:	f7fd fb66 	bl	8001634 <HAL_InitTick>

  return HAL_OK;
 8003f68:	2300      	movs	r3, #0
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3710      	adds	r7, #16
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}
 8003f72:	bf00      	nop
 8003f74:	40023c00 	.word	0x40023c00
 8003f78:	40023800 	.word	0x40023800
 8003f7c:	0800b9e8 	.word	0x0800b9e8
 8003f80:	20000000 	.word	0x20000000
 8003f84:	20000008 	.word	0x20000008

08003f88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f8c:	b094      	sub	sp, #80	@ 0x50
 8003f8e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003f90:	2300      	movs	r3, #0
 8003f92:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003f94:	2300      	movs	r3, #0
 8003f96:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003fa0:	4b79      	ldr	r3, [pc, #484]	@ (8004188 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	f003 030c 	and.w	r3, r3, #12
 8003fa8:	2b08      	cmp	r3, #8
 8003faa:	d00d      	beq.n	8003fc8 <HAL_RCC_GetSysClockFreq+0x40>
 8003fac:	2b08      	cmp	r3, #8
 8003fae:	f200 80e1 	bhi.w	8004174 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d002      	beq.n	8003fbc <HAL_RCC_GetSysClockFreq+0x34>
 8003fb6:	2b04      	cmp	r3, #4
 8003fb8:	d003      	beq.n	8003fc2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003fba:	e0db      	b.n	8004174 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003fbc:	4b73      	ldr	r3, [pc, #460]	@ (800418c <HAL_RCC_GetSysClockFreq+0x204>)
 8003fbe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003fc0:	e0db      	b.n	800417a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003fc2:	4b73      	ldr	r3, [pc, #460]	@ (8004190 <HAL_RCC_GetSysClockFreq+0x208>)
 8003fc4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003fc6:	e0d8      	b.n	800417a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003fc8:	4b6f      	ldr	r3, [pc, #444]	@ (8004188 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003fd0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003fd2:	4b6d      	ldr	r3, [pc, #436]	@ (8004188 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d063      	beq.n	80040a6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fde:	4b6a      	ldr	r3, [pc, #424]	@ (8004188 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	099b      	lsrs	r3, r3, #6
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003fe8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003fea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ff0:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ff6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003ffa:	4622      	mov	r2, r4
 8003ffc:	462b      	mov	r3, r5
 8003ffe:	f04f 0000 	mov.w	r0, #0
 8004002:	f04f 0100 	mov.w	r1, #0
 8004006:	0159      	lsls	r1, r3, #5
 8004008:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800400c:	0150      	lsls	r0, r2, #5
 800400e:	4602      	mov	r2, r0
 8004010:	460b      	mov	r3, r1
 8004012:	4621      	mov	r1, r4
 8004014:	1a51      	subs	r1, r2, r1
 8004016:	6139      	str	r1, [r7, #16]
 8004018:	4629      	mov	r1, r5
 800401a:	eb63 0301 	sbc.w	r3, r3, r1
 800401e:	617b      	str	r3, [r7, #20]
 8004020:	f04f 0200 	mov.w	r2, #0
 8004024:	f04f 0300 	mov.w	r3, #0
 8004028:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800402c:	4659      	mov	r1, fp
 800402e:	018b      	lsls	r3, r1, #6
 8004030:	4651      	mov	r1, sl
 8004032:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004036:	4651      	mov	r1, sl
 8004038:	018a      	lsls	r2, r1, #6
 800403a:	4651      	mov	r1, sl
 800403c:	ebb2 0801 	subs.w	r8, r2, r1
 8004040:	4659      	mov	r1, fp
 8004042:	eb63 0901 	sbc.w	r9, r3, r1
 8004046:	f04f 0200 	mov.w	r2, #0
 800404a:	f04f 0300 	mov.w	r3, #0
 800404e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004052:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004056:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800405a:	4690      	mov	r8, r2
 800405c:	4699      	mov	r9, r3
 800405e:	4623      	mov	r3, r4
 8004060:	eb18 0303 	adds.w	r3, r8, r3
 8004064:	60bb      	str	r3, [r7, #8]
 8004066:	462b      	mov	r3, r5
 8004068:	eb49 0303 	adc.w	r3, r9, r3
 800406c:	60fb      	str	r3, [r7, #12]
 800406e:	f04f 0200 	mov.w	r2, #0
 8004072:	f04f 0300 	mov.w	r3, #0
 8004076:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800407a:	4629      	mov	r1, r5
 800407c:	024b      	lsls	r3, r1, #9
 800407e:	4621      	mov	r1, r4
 8004080:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004084:	4621      	mov	r1, r4
 8004086:	024a      	lsls	r2, r1, #9
 8004088:	4610      	mov	r0, r2
 800408a:	4619      	mov	r1, r3
 800408c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800408e:	2200      	movs	r2, #0
 8004090:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004092:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004094:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004098:	f7fc fdb8 	bl	8000c0c <__aeabi_uldivmod>
 800409c:	4602      	mov	r2, r0
 800409e:	460b      	mov	r3, r1
 80040a0:	4613      	mov	r3, r2
 80040a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80040a4:	e058      	b.n	8004158 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040a6:	4b38      	ldr	r3, [pc, #224]	@ (8004188 <HAL_RCC_GetSysClockFreq+0x200>)
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	099b      	lsrs	r3, r3, #6
 80040ac:	2200      	movs	r2, #0
 80040ae:	4618      	mov	r0, r3
 80040b0:	4611      	mov	r1, r2
 80040b2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80040b6:	623b      	str	r3, [r7, #32]
 80040b8:	2300      	movs	r3, #0
 80040ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80040bc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80040c0:	4642      	mov	r2, r8
 80040c2:	464b      	mov	r3, r9
 80040c4:	f04f 0000 	mov.w	r0, #0
 80040c8:	f04f 0100 	mov.w	r1, #0
 80040cc:	0159      	lsls	r1, r3, #5
 80040ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040d2:	0150      	lsls	r0, r2, #5
 80040d4:	4602      	mov	r2, r0
 80040d6:	460b      	mov	r3, r1
 80040d8:	4641      	mov	r1, r8
 80040da:	ebb2 0a01 	subs.w	sl, r2, r1
 80040de:	4649      	mov	r1, r9
 80040e0:	eb63 0b01 	sbc.w	fp, r3, r1
 80040e4:	f04f 0200 	mov.w	r2, #0
 80040e8:	f04f 0300 	mov.w	r3, #0
 80040ec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80040f0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80040f4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80040f8:	ebb2 040a 	subs.w	r4, r2, sl
 80040fc:	eb63 050b 	sbc.w	r5, r3, fp
 8004100:	f04f 0200 	mov.w	r2, #0
 8004104:	f04f 0300 	mov.w	r3, #0
 8004108:	00eb      	lsls	r3, r5, #3
 800410a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800410e:	00e2      	lsls	r2, r4, #3
 8004110:	4614      	mov	r4, r2
 8004112:	461d      	mov	r5, r3
 8004114:	4643      	mov	r3, r8
 8004116:	18e3      	adds	r3, r4, r3
 8004118:	603b      	str	r3, [r7, #0]
 800411a:	464b      	mov	r3, r9
 800411c:	eb45 0303 	adc.w	r3, r5, r3
 8004120:	607b      	str	r3, [r7, #4]
 8004122:	f04f 0200 	mov.w	r2, #0
 8004126:	f04f 0300 	mov.w	r3, #0
 800412a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800412e:	4629      	mov	r1, r5
 8004130:	028b      	lsls	r3, r1, #10
 8004132:	4621      	mov	r1, r4
 8004134:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004138:	4621      	mov	r1, r4
 800413a:	028a      	lsls	r2, r1, #10
 800413c:	4610      	mov	r0, r2
 800413e:	4619      	mov	r1, r3
 8004140:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004142:	2200      	movs	r2, #0
 8004144:	61bb      	str	r3, [r7, #24]
 8004146:	61fa      	str	r2, [r7, #28]
 8004148:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800414c:	f7fc fd5e 	bl	8000c0c <__aeabi_uldivmod>
 8004150:	4602      	mov	r2, r0
 8004152:	460b      	mov	r3, r1
 8004154:	4613      	mov	r3, r2
 8004156:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004158:	4b0b      	ldr	r3, [pc, #44]	@ (8004188 <HAL_RCC_GetSysClockFreq+0x200>)
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	0c1b      	lsrs	r3, r3, #16
 800415e:	f003 0303 	and.w	r3, r3, #3
 8004162:	3301      	adds	r3, #1
 8004164:	005b      	lsls	r3, r3, #1
 8004166:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004168:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800416a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800416c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004170:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004172:	e002      	b.n	800417a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004174:	4b05      	ldr	r3, [pc, #20]	@ (800418c <HAL_RCC_GetSysClockFreq+0x204>)
 8004176:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004178:	bf00      	nop
    }
  }
  return sysclockfreq;
 800417a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800417c:	4618      	mov	r0, r3
 800417e:	3750      	adds	r7, #80	@ 0x50
 8004180:	46bd      	mov	sp, r7
 8004182:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004186:	bf00      	nop
 8004188:	40023800 	.word	0x40023800
 800418c:	00f42400 	.word	0x00f42400
 8004190:	007a1200 	.word	0x007a1200

08004194 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004194:	b480      	push	{r7}
 8004196:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004198:	4b03      	ldr	r3, [pc, #12]	@ (80041a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800419a:	681b      	ldr	r3, [r3, #0]
}
 800419c:	4618      	mov	r0, r3
 800419e:	46bd      	mov	sp, r7
 80041a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a4:	4770      	bx	lr
 80041a6:	bf00      	nop
 80041a8:	20000000 	.word	0x20000000

080041ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80041b0:	f7ff fff0 	bl	8004194 <HAL_RCC_GetHCLKFreq>
 80041b4:	4602      	mov	r2, r0
 80041b6:	4b05      	ldr	r3, [pc, #20]	@ (80041cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80041b8:	689b      	ldr	r3, [r3, #8]
 80041ba:	0a9b      	lsrs	r3, r3, #10
 80041bc:	f003 0307 	and.w	r3, r3, #7
 80041c0:	4903      	ldr	r1, [pc, #12]	@ (80041d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041c2:	5ccb      	ldrb	r3, [r1, r3]
 80041c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	bd80      	pop	{r7, pc}
 80041cc:	40023800 	.word	0x40023800
 80041d0:	0800b9f8 	.word	0x0800b9f8

080041d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80041d8:	f7ff ffdc 	bl	8004194 <HAL_RCC_GetHCLKFreq>
 80041dc:	4602      	mov	r2, r0
 80041de:	4b05      	ldr	r3, [pc, #20]	@ (80041f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	0b5b      	lsrs	r3, r3, #13
 80041e4:	f003 0307 	and.w	r3, r3, #7
 80041e8:	4903      	ldr	r1, [pc, #12]	@ (80041f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041ea:	5ccb      	ldrb	r3, [r1, r3]
 80041ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041f0:	4618      	mov	r0, r3
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	40023800 	.word	0x40023800
 80041f8:	0800b9f8 	.word	0x0800b9f8

080041fc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b083      	sub	sp, #12
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
 8004204:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	220f      	movs	r2, #15
 800420a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800420c:	4b12      	ldr	r3, [pc, #72]	@ (8004258 <HAL_RCC_GetClockConfig+0x5c>)
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	f003 0203 	and.w	r2, r3, #3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004218:	4b0f      	ldr	r3, [pc, #60]	@ (8004258 <HAL_RCC_GetClockConfig+0x5c>)
 800421a:	689b      	ldr	r3, [r3, #8]
 800421c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004224:	4b0c      	ldr	r3, [pc, #48]	@ (8004258 <HAL_RCC_GetClockConfig+0x5c>)
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004230:	4b09      	ldr	r3, [pc, #36]	@ (8004258 <HAL_RCC_GetClockConfig+0x5c>)
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	08db      	lsrs	r3, r3, #3
 8004236:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800423e:	4b07      	ldr	r3, [pc, #28]	@ (800425c <HAL_RCC_GetClockConfig+0x60>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 0207 	and.w	r2, r3, #7
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	601a      	str	r2, [r3, #0]
}
 800424a:	bf00      	nop
 800424c:	370c      	adds	r7, #12
 800424e:	46bd      	mov	sp, r7
 8004250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004254:	4770      	bx	lr
 8004256:	bf00      	nop
 8004258:	40023800 	.word	0x40023800
 800425c:	40023c00 	.word	0x40023c00

08004260 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b082      	sub	sp, #8
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d101      	bne.n	8004272 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e041      	b.n	80042f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004278:	b2db      	uxtb	r3, r3
 800427a:	2b00      	cmp	r3, #0
 800427c:	d106      	bne.n	800428c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2200      	movs	r2, #0
 8004282:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f7fd fc5a 	bl	8001b40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2202      	movs	r2, #2
 8004290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	3304      	adds	r3, #4
 800429c:	4619      	mov	r1, r3
 800429e:	4610      	mov	r0, r2
 80042a0:	f000 fc6a 	bl	8004b78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2201      	movs	r2, #1
 80042b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2201      	movs	r2, #1
 80042c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2201      	movs	r2, #1
 80042c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2201      	movs	r2, #1
 80042e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80042f4:	2300      	movs	r3, #0
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3708      	adds	r7, #8
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
	...

08004300 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004300:	b480      	push	{r7}
 8004302:	b085      	sub	sp, #20
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800430e:	b2db      	uxtb	r3, r3
 8004310:	2b01      	cmp	r3, #1
 8004312:	d001      	beq.n	8004318 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e044      	b.n	80043a2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2202      	movs	r2, #2
 800431c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	68da      	ldr	r2, [r3, #12]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f042 0201 	orr.w	r2, r2, #1
 800432e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a1e      	ldr	r2, [pc, #120]	@ (80043b0 <HAL_TIM_Base_Start_IT+0xb0>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d018      	beq.n	800436c <HAL_TIM_Base_Start_IT+0x6c>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004342:	d013      	beq.n	800436c <HAL_TIM_Base_Start_IT+0x6c>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a1a      	ldr	r2, [pc, #104]	@ (80043b4 <HAL_TIM_Base_Start_IT+0xb4>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d00e      	beq.n	800436c <HAL_TIM_Base_Start_IT+0x6c>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a19      	ldr	r2, [pc, #100]	@ (80043b8 <HAL_TIM_Base_Start_IT+0xb8>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d009      	beq.n	800436c <HAL_TIM_Base_Start_IT+0x6c>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a17      	ldr	r2, [pc, #92]	@ (80043bc <HAL_TIM_Base_Start_IT+0xbc>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d004      	beq.n	800436c <HAL_TIM_Base_Start_IT+0x6c>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a16      	ldr	r2, [pc, #88]	@ (80043c0 <HAL_TIM_Base_Start_IT+0xc0>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d111      	bne.n	8004390 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	f003 0307 	and.w	r3, r3, #7
 8004376:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2b06      	cmp	r3, #6
 800437c:	d010      	beq.n	80043a0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f042 0201 	orr.w	r2, r2, #1
 800438c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800438e:	e007      	b.n	80043a0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f042 0201 	orr.w	r2, r2, #1
 800439e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80043a0:	2300      	movs	r3, #0
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	3714      	adds	r7, #20
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr
 80043ae:	bf00      	nop
 80043b0:	40010000 	.word	0x40010000
 80043b4:	40000400 	.word	0x40000400
 80043b8:	40000800 	.word	0x40000800
 80043bc:	40000c00 	.word	0x40000c00
 80043c0:	40014000 	.word	0x40014000

080043c4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b083      	sub	sp, #12
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	68da      	ldr	r2, [r3, #12]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f022 0201 	bic.w	r2, r2, #1
 80043da:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	6a1a      	ldr	r2, [r3, #32]
 80043e2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80043e6:	4013      	ands	r3, r2
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d10f      	bne.n	800440c <HAL_TIM_Base_Stop_IT+0x48>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	6a1a      	ldr	r2, [r3, #32]
 80043f2:	f240 4344 	movw	r3, #1092	@ 0x444
 80043f6:	4013      	ands	r3, r2
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d107      	bne.n	800440c <HAL_TIM_Base_Stop_IT+0x48>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f022 0201 	bic.w	r2, r2, #1
 800440a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004414:	2300      	movs	r3, #0
}
 8004416:	4618      	mov	r0, r3
 8004418:	370c      	adds	r7, #12
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr

08004422 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004422:	b580      	push	{r7, lr}
 8004424:	b082      	sub	sp, #8
 8004426:	af00      	add	r7, sp, #0
 8004428:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d101      	bne.n	8004434 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e041      	b.n	80044b8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800443a:	b2db      	uxtb	r3, r3
 800443c:	2b00      	cmp	r3, #0
 800443e:	d106      	bne.n	800444e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2200      	movs	r2, #0
 8004444:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004448:	6878      	ldr	r0, [r7, #4]
 800444a:	f000 f839 	bl	80044c0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2202      	movs	r2, #2
 8004452:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	3304      	adds	r3, #4
 800445e:	4619      	mov	r1, r3
 8004460:	4610      	mov	r0, r2
 8004462:	f000 fb89 	bl	8004b78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2201      	movs	r2, #1
 800446a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2201      	movs	r2, #1
 8004472:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2201      	movs	r2, #1
 800447a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2201      	movs	r2, #1
 8004482:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2201      	movs	r2, #1
 800448a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2201      	movs	r2, #1
 8004492:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2201      	movs	r2, #1
 800449a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2201      	movs	r2, #1
 80044a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2201      	movs	r2, #1
 80044aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2201      	movs	r2, #1
 80044b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80044b6:	2300      	movs	r3, #0
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	3708      	adds	r7, #8
 80044bc:	46bd      	mov	sp, r7
 80044be:	bd80      	pop	{r7, pc}

080044c0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80044c8:	bf00      	nop
 80044ca:	370c      	adds	r7, #12
 80044cc:	46bd      	mov	sp, r7
 80044ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d2:	4770      	bx	lr

080044d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b084      	sub	sp, #16
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d109      	bne.n	80044f8 <HAL_TIM_PWM_Start+0x24>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80044ea:	b2db      	uxtb	r3, r3
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	bf14      	ite	ne
 80044f0:	2301      	movne	r3, #1
 80044f2:	2300      	moveq	r3, #0
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	e022      	b.n	800453e <HAL_TIM_PWM_Start+0x6a>
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	2b04      	cmp	r3, #4
 80044fc:	d109      	bne.n	8004512 <HAL_TIM_PWM_Start+0x3e>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004504:	b2db      	uxtb	r3, r3
 8004506:	2b01      	cmp	r3, #1
 8004508:	bf14      	ite	ne
 800450a:	2301      	movne	r3, #1
 800450c:	2300      	moveq	r3, #0
 800450e:	b2db      	uxtb	r3, r3
 8004510:	e015      	b.n	800453e <HAL_TIM_PWM_Start+0x6a>
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	2b08      	cmp	r3, #8
 8004516:	d109      	bne.n	800452c <HAL_TIM_PWM_Start+0x58>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800451e:	b2db      	uxtb	r3, r3
 8004520:	2b01      	cmp	r3, #1
 8004522:	bf14      	ite	ne
 8004524:	2301      	movne	r3, #1
 8004526:	2300      	moveq	r3, #0
 8004528:	b2db      	uxtb	r3, r3
 800452a:	e008      	b.n	800453e <HAL_TIM_PWM_Start+0x6a>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004532:	b2db      	uxtb	r3, r3
 8004534:	2b01      	cmp	r3, #1
 8004536:	bf14      	ite	ne
 8004538:	2301      	movne	r3, #1
 800453a:	2300      	moveq	r3, #0
 800453c:	b2db      	uxtb	r3, r3
 800453e:	2b00      	cmp	r3, #0
 8004540:	d001      	beq.n	8004546 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e068      	b.n	8004618 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d104      	bne.n	8004556 <HAL_TIM_PWM_Start+0x82>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2202      	movs	r2, #2
 8004550:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004554:	e013      	b.n	800457e <HAL_TIM_PWM_Start+0xaa>
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	2b04      	cmp	r3, #4
 800455a:	d104      	bne.n	8004566 <HAL_TIM_PWM_Start+0x92>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2202      	movs	r2, #2
 8004560:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004564:	e00b      	b.n	800457e <HAL_TIM_PWM_Start+0xaa>
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	2b08      	cmp	r3, #8
 800456a:	d104      	bne.n	8004576 <HAL_TIM_PWM_Start+0xa2>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2202      	movs	r2, #2
 8004570:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004574:	e003      	b.n	800457e <HAL_TIM_PWM_Start+0xaa>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2202      	movs	r2, #2
 800457a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	2201      	movs	r2, #1
 8004584:	6839      	ldr	r1, [r7, #0]
 8004586:	4618      	mov	r0, r3
 8004588:	f000 fda2 	bl	80050d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a23      	ldr	r2, [pc, #140]	@ (8004620 <HAL_TIM_PWM_Start+0x14c>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d107      	bne.n	80045a6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80045a4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a1d      	ldr	r2, [pc, #116]	@ (8004620 <HAL_TIM_PWM_Start+0x14c>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d018      	beq.n	80045e2 <HAL_TIM_PWM_Start+0x10e>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045b8:	d013      	beq.n	80045e2 <HAL_TIM_PWM_Start+0x10e>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a19      	ldr	r2, [pc, #100]	@ (8004624 <HAL_TIM_PWM_Start+0x150>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d00e      	beq.n	80045e2 <HAL_TIM_PWM_Start+0x10e>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a17      	ldr	r2, [pc, #92]	@ (8004628 <HAL_TIM_PWM_Start+0x154>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d009      	beq.n	80045e2 <HAL_TIM_PWM_Start+0x10e>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a16      	ldr	r2, [pc, #88]	@ (800462c <HAL_TIM_PWM_Start+0x158>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d004      	beq.n	80045e2 <HAL_TIM_PWM_Start+0x10e>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a14      	ldr	r2, [pc, #80]	@ (8004630 <HAL_TIM_PWM_Start+0x15c>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d111      	bne.n	8004606 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	f003 0307 	and.w	r3, r3, #7
 80045ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2b06      	cmp	r3, #6
 80045f2:	d010      	beq.n	8004616 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f042 0201 	orr.w	r2, r2, #1
 8004602:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004604:	e007      	b.n	8004616 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f042 0201 	orr.w	r2, r2, #1
 8004614:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004616:	2300      	movs	r3, #0
}
 8004618:	4618      	mov	r0, r3
 800461a:	3710      	adds	r7, #16
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}
 8004620:	40010000 	.word	0x40010000
 8004624:	40000400 	.word	0x40000400
 8004628:	40000800 	.word	0x40000800
 800462c:	40000c00 	.word	0x40000c00
 8004630:	40014000 	.word	0x40014000

08004634 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b084      	sub	sp, #16
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	691b      	ldr	r3, [r3, #16]
 800464a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	f003 0302 	and.w	r3, r3, #2
 8004652:	2b00      	cmp	r3, #0
 8004654:	d020      	beq.n	8004698 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f003 0302 	and.w	r3, r3, #2
 800465c:	2b00      	cmp	r3, #0
 800465e:	d01b      	beq.n	8004698 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f06f 0202 	mvn.w	r2, #2
 8004668:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2201      	movs	r2, #1
 800466e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	699b      	ldr	r3, [r3, #24]
 8004676:	f003 0303 	and.w	r3, r3, #3
 800467a:	2b00      	cmp	r3, #0
 800467c:	d003      	beq.n	8004686 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f000 fa5b 	bl	8004b3a <HAL_TIM_IC_CaptureCallback>
 8004684:	e005      	b.n	8004692 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f000 fa4d 	bl	8004b26 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800468c:	6878      	ldr	r0, [r7, #4]
 800468e:	f000 fa5e 	bl	8004b4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2200      	movs	r2, #0
 8004696:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	f003 0304 	and.w	r3, r3, #4
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d020      	beq.n	80046e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	f003 0304 	and.w	r3, r3, #4
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d01b      	beq.n	80046e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f06f 0204 	mvn.w	r2, #4
 80046b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2202      	movs	r2, #2
 80046ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	699b      	ldr	r3, [r3, #24]
 80046c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d003      	beq.n	80046d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f000 fa35 	bl	8004b3a <HAL_TIM_IC_CaptureCallback>
 80046d0:	e005      	b.n	80046de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f000 fa27 	bl	8004b26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046d8:	6878      	ldr	r0, [r7, #4]
 80046da:	f000 fa38 	bl	8004b4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	f003 0308 	and.w	r3, r3, #8
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d020      	beq.n	8004730 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	f003 0308 	and.w	r3, r3, #8
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d01b      	beq.n	8004730 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f06f 0208 	mvn.w	r2, #8
 8004700:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2204      	movs	r2, #4
 8004706:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	69db      	ldr	r3, [r3, #28]
 800470e:	f003 0303 	and.w	r3, r3, #3
 8004712:	2b00      	cmp	r3, #0
 8004714:	d003      	beq.n	800471e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f000 fa0f 	bl	8004b3a <HAL_TIM_IC_CaptureCallback>
 800471c:	e005      	b.n	800472a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f000 fa01 	bl	8004b26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004724:	6878      	ldr	r0, [r7, #4]
 8004726:	f000 fa12 	bl	8004b4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2200      	movs	r2, #0
 800472e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	f003 0310 	and.w	r3, r3, #16
 8004736:	2b00      	cmp	r3, #0
 8004738:	d020      	beq.n	800477c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f003 0310 	and.w	r3, r3, #16
 8004740:	2b00      	cmp	r3, #0
 8004742:	d01b      	beq.n	800477c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f06f 0210 	mvn.w	r2, #16
 800474c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2208      	movs	r2, #8
 8004752:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	69db      	ldr	r3, [r3, #28]
 800475a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800475e:	2b00      	cmp	r3, #0
 8004760:	d003      	beq.n	800476a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f000 f9e9 	bl	8004b3a <HAL_TIM_IC_CaptureCallback>
 8004768:	e005      	b.n	8004776 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f000 f9db 	bl	8004b26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004770:	6878      	ldr	r0, [r7, #4]
 8004772:	f000 f9ec 	bl	8004b4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	f003 0301 	and.w	r3, r3, #1
 8004782:	2b00      	cmp	r3, #0
 8004784:	d00c      	beq.n	80047a0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	f003 0301 	and.w	r3, r3, #1
 800478c:	2b00      	cmp	r3, #0
 800478e:	d007      	beq.n	80047a0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f06f 0201 	mvn.w	r2, #1
 8004798:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800479a:	6878      	ldr	r0, [r7, #4]
 800479c:	f7fc fe68 	bl	8001470 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d00c      	beq.n	80047c4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d007      	beq.n	80047c4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80047bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f000 fd76 	bl	80052b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d00c      	beq.n	80047e8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d007      	beq.n	80047e8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80047e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	f000 f9bd 	bl	8004b62 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	f003 0320 	and.w	r3, r3, #32
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d00c      	beq.n	800480c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	f003 0320 	and.w	r3, r3, #32
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d007      	beq.n	800480c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f06f 0220 	mvn.w	r2, #32
 8004804:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f000 fd48 	bl	800529c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800480c:	bf00      	nop
 800480e:	3710      	adds	r7, #16
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}

08004814 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b086      	sub	sp, #24
 8004818:	af00      	add	r7, sp, #0
 800481a:	60f8      	str	r0, [r7, #12]
 800481c:	60b9      	str	r1, [r7, #8]
 800481e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004820:	2300      	movs	r3, #0
 8004822:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800482a:	2b01      	cmp	r3, #1
 800482c:	d101      	bne.n	8004832 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800482e:	2302      	movs	r3, #2
 8004830:	e0ae      	b.n	8004990 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2201      	movs	r2, #1
 8004836:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2b0c      	cmp	r3, #12
 800483e:	f200 809f 	bhi.w	8004980 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004842:	a201      	add	r2, pc, #4	@ (adr r2, 8004848 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004848:	0800487d 	.word	0x0800487d
 800484c:	08004981 	.word	0x08004981
 8004850:	08004981 	.word	0x08004981
 8004854:	08004981 	.word	0x08004981
 8004858:	080048bd 	.word	0x080048bd
 800485c:	08004981 	.word	0x08004981
 8004860:	08004981 	.word	0x08004981
 8004864:	08004981 	.word	0x08004981
 8004868:	080048ff 	.word	0x080048ff
 800486c:	08004981 	.word	0x08004981
 8004870:	08004981 	.word	0x08004981
 8004874:	08004981 	.word	0x08004981
 8004878:	0800493f 	.word	0x0800493f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	68b9      	ldr	r1, [r7, #8]
 8004882:	4618      	mov	r0, r3
 8004884:	f000 f9fe 	bl	8004c84 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	699a      	ldr	r2, [r3, #24]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f042 0208 	orr.w	r2, r2, #8
 8004896:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	699a      	ldr	r2, [r3, #24]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f022 0204 	bic.w	r2, r2, #4
 80048a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	6999      	ldr	r1, [r3, #24]
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	691a      	ldr	r2, [r3, #16]
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	430a      	orrs	r2, r1
 80048b8:	619a      	str	r2, [r3, #24]
      break;
 80048ba:	e064      	b.n	8004986 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	68b9      	ldr	r1, [r7, #8]
 80048c2:	4618      	mov	r0, r3
 80048c4:	f000 fa44 	bl	8004d50 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	699a      	ldr	r2, [r3, #24]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80048d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	699a      	ldr	r2, [r3, #24]
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	6999      	ldr	r1, [r3, #24]
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	691b      	ldr	r3, [r3, #16]
 80048f2:	021a      	lsls	r2, r3, #8
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	430a      	orrs	r2, r1
 80048fa:	619a      	str	r2, [r3, #24]
      break;
 80048fc:	e043      	b.n	8004986 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	68b9      	ldr	r1, [r7, #8]
 8004904:	4618      	mov	r0, r3
 8004906:	f000 fa8f 	bl	8004e28 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	69da      	ldr	r2, [r3, #28]
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f042 0208 	orr.w	r2, r2, #8
 8004918:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	69da      	ldr	r2, [r3, #28]
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f022 0204 	bic.w	r2, r2, #4
 8004928:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	69d9      	ldr	r1, [r3, #28]
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	691a      	ldr	r2, [r3, #16]
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	430a      	orrs	r2, r1
 800493a:	61da      	str	r2, [r3, #28]
      break;
 800493c:	e023      	b.n	8004986 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	68b9      	ldr	r1, [r7, #8]
 8004944:	4618      	mov	r0, r3
 8004946:	f000 fad9 	bl	8004efc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	69da      	ldr	r2, [r3, #28]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004958:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	69da      	ldr	r2, [r3, #28]
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004968:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	69d9      	ldr	r1, [r3, #28]
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	691b      	ldr	r3, [r3, #16]
 8004974:	021a      	lsls	r2, r3, #8
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	430a      	orrs	r2, r1
 800497c:	61da      	str	r2, [r3, #28]
      break;
 800497e:	e002      	b.n	8004986 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	75fb      	strb	r3, [r7, #23]
      break;
 8004984:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2200      	movs	r2, #0
 800498a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800498e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004990:	4618      	mov	r0, r3
 8004992:	3718      	adds	r7, #24
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}

08004998 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b084      	sub	sp, #16
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
 80049a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049a2:	2300      	movs	r3, #0
 80049a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d101      	bne.n	80049b4 <HAL_TIM_ConfigClockSource+0x1c>
 80049b0:	2302      	movs	r3, #2
 80049b2:	e0b4      	b.n	8004b1e <HAL_TIM_ConfigClockSource+0x186>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2201      	movs	r2, #1
 80049b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2202      	movs	r2, #2
 80049c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80049d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80049da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	68ba      	ldr	r2, [r7, #8]
 80049e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049ec:	d03e      	beq.n	8004a6c <HAL_TIM_ConfigClockSource+0xd4>
 80049ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049f2:	f200 8087 	bhi.w	8004b04 <HAL_TIM_ConfigClockSource+0x16c>
 80049f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049fa:	f000 8086 	beq.w	8004b0a <HAL_TIM_ConfigClockSource+0x172>
 80049fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a02:	d87f      	bhi.n	8004b04 <HAL_TIM_ConfigClockSource+0x16c>
 8004a04:	2b70      	cmp	r3, #112	@ 0x70
 8004a06:	d01a      	beq.n	8004a3e <HAL_TIM_ConfigClockSource+0xa6>
 8004a08:	2b70      	cmp	r3, #112	@ 0x70
 8004a0a:	d87b      	bhi.n	8004b04 <HAL_TIM_ConfigClockSource+0x16c>
 8004a0c:	2b60      	cmp	r3, #96	@ 0x60
 8004a0e:	d050      	beq.n	8004ab2 <HAL_TIM_ConfigClockSource+0x11a>
 8004a10:	2b60      	cmp	r3, #96	@ 0x60
 8004a12:	d877      	bhi.n	8004b04 <HAL_TIM_ConfigClockSource+0x16c>
 8004a14:	2b50      	cmp	r3, #80	@ 0x50
 8004a16:	d03c      	beq.n	8004a92 <HAL_TIM_ConfigClockSource+0xfa>
 8004a18:	2b50      	cmp	r3, #80	@ 0x50
 8004a1a:	d873      	bhi.n	8004b04 <HAL_TIM_ConfigClockSource+0x16c>
 8004a1c:	2b40      	cmp	r3, #64	@ 0x40
 8004a1e:	d058      	beq.n	8004ad2 <HAL_TIM_ConfigClockSource+0x13a>
 8004a20:	2b40      	cmp	r3, #64	@ 0x40
 8004a22:	d86f      	bhi.n	8004b04 <HAL_TIM_ConfigClockSource+0x16c>
 8004a24:	2b30      	cmp	r3, #48	@ 0x30
 8004a26:	d064      	beq.n	8004af2 <HAL_TIM_ConfigClockSource+0x15a>
 8004a28:	2b30      	cmp	r3, #48	@ 0x30
 8004a2a:	d86b      	bhi.n	8004b04 <HAL_TIM_ConfigClockSource+0x16c>
 8004a2c:	2b20      	cmp	r3, #32
 8004a2e:	d060      	beq.n	8004af2 <HAL_TIM_ConfigClockSource+0x15a>
 8004a30:	2b20      	cmp	r3, #32
 8004a32:	d867      	bhi.n	8004b04 <HAL_TIM_ConfigClockSource+0x16c>
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d05c      	beq.n	8004af2 <HAL_TIM_ConfigClockSource+0x15a>
 8004a38:	2b10      	cmp	r3, #16
 8004a3a:	d05a      	beq.n	8004af2 <HAL_TIM_ConfigClockSource+0x15a>
 8004a3c:	e062      	b.n	8004b04 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a4e:	f000 fb1f 	bl	8005090 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004a60:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	68ba      	ldr	r2, [r7, #8]
 8004a68:	609a      	str	r2, [r3, #8]
      break;
 8004a6a:	e04f      	b.n	8004b0c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a7c:	f000 fb08 	bl	8005090 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	689a      	ldr	r2, [r3, #8]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a8e:	609a      	str	r2, [r3, #8]
      break;
 8004a90:	e03c      	b.n	8004b0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a9e:	461a      	mov	r2, r3
 8004aa0:	f000 fa7c 	bl	8004f9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	2150      	movs	r1, #80	@ 0x50
 8004aaa:	4618      	mov	r0, r3
 8004aac:	f000 fad5 	bl	800505a <TIM_ITRx_SetConfig>
      break;
 8004ab0:	e02c      	b.n	8004b0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004abe:	461a      	mov	r2, r3
 8004ac0:	f000 fa9b 	bl	8004ffa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	2160      	movs	r1, #96	@ 0x60
 8004aca:	4618      	mov	r0, r3
 8004acc:	f000 fac5 	bl	800505a <TIM_ITRx_SetConfig>
      break;
 8004ad0:	e01c      	b.n	8004b0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ade:	461a      	mov	r2, r3
 8004ae0:	f000 fa5c 	bl	8004f9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	2140      	movs	r1, #64	@ 0x40
 8004aea:	4618      	mov	r0, r3
 8004aec:	f000 fab5 	bl	800505a <TIM_ITRx_SetConfig>
      break;
 8004af0:	e00c      	b.n	8004b0c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4619      	mov	r1, r3
 8004afc:	4610      	mov	r0, r2
 8004afe:	f000 faac 	bl	800505a <TIM_ITRx_SetConfig>
      break;
 8004b02:	e003      	b.n	8004b0c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	73fb      	strb	r3, [r7, #15]
      break;
 8004b08:	e000      	b.n	8004b0c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004b0a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2200      	movs	r2, #0
 8004b18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3710      	adds	r7, #16
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}

08004b26 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b26:	b480      	push	{r7}
 8004b28:	b083      	sub	sp, #12
 8004b2a:	af00      	add	r7, sp, #0
 8004b2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b2e:	bf00      	nop
 8004b30:	370c      	adds	r7, #12
 8004b32:	46bd      	mov	sp, r7
 8004b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b38:	4770      	bx	lr

08004b3a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b3a:	b480      	push	{r7}
 8004b3c:	b083      	sub	sp, #12
 8004b3e:	af00      	add	r7, sp, #0
 8004b40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b42:	bf00      	nop
 8004b44:	370c      	adds	r7, #12
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr

08004b4e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b4e:	b480      	push	{r7}
 8004b50:	b083      	sub	sp, #12
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b56:	bf00      	nop
 8004b58:	370c      	adds	r7, #12
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b60:	4770      	bx	lr

08004b62 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b62:	b480      	push	{r7}
 8004b64:	b083      	sub	sp, #12
 8004b66:	af00      	add	r7, sp, #0
 8004b68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b6a:	bf00      	nop
 8004b6c:	370c      	adds	r7, #12
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b74:	4770      	bx	lr
	...

08004b78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b085      	sub	sp, #20
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
 8004b80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	4a37      	ldr	r2, [pc, #220]	@ (8004c68 <TIM_Base_SetConfig+0xf0>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d00f      	beq.n	8004bb0 <TIM_Base_SetConfig+0x38>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b96:	d00b      	beq.n	8004bb0 <TIM_Base_SetConfig+0x38>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	4a34      	ldr	r2, [pc, #208]	@ (8004c6c <TIM_Base_SetConfig+0xf4>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d007      	beq.n	8004bb0 <TIM_Base_SetConfig+0x38>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	4a33      	ldr	r2, [pc, #204]	@ (8004c70 <TIM_Base_SetConfig+0xf8>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d003      	beq.n	8004bb0 <TIM_Base_SetConfig+0x38>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	4a32      	ldr	r2, [pc, #200]	@ (8004c74 <TIM_Base_SetConfig+0xfc>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d108      	bne.n	8004bc2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bb6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	68fa      	ldr	r2, [r7, #12]
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	4a28      	ldr	r2, [pc, #160]	@ (8004c68 <TIM_Base_SetConfig+0xf0>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d01b      	beq.n	8004c02 <TIM_Base_SetConfig+0x8a>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bd0:	d017      	beq.n	8004c02 <TIM_Base_SetConfig+0x8a>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	4a25      	ldr	r2, [pc, #148]	@ (8004c6c <TIM_Base_SetConfig+0xf4>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d013      	beq.n	8004c02 <TIM_Base_SetConfig+0x8a>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	4a24      	ldr	r2, [pc, #144]	@ (8004c70 <TIM_Base_SetConfig+0xf8>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d00f      	beq.n	8004c02 <TIM_Base_SetConfig+0x8a>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	4a23      	ldr	r2, [pc, #140]	@ (8004c74 <TIM_Base_SetConfig+0xfc>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d00b      	beq.n	8004c02 <TIM_Base_SetConfig+0x8a>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	4a22      	ldr	r2, [pc, #136]	@ (8004c78 <TIM_Base_SetConfig+0x100>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d007      	beq.n	8004c02 <TIM_Base_SetConfig+0x8a>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4a21      	ldr	r2, [pc, #132]	@ (8004c7c <TIM_Base_SetConfig+0x104>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d003      	beq.n	8004c02 <TIM_Base_SetConfig+0x8a>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	4a20      	ldr	r2, [pc, #128]	@ (8004c80 <TIM_Base_SetConfig+0x108>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d108      	bne.n	8004c14 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	68db      	ldr	r3, [r3, #12]
 8004c0e:	68fa      	ldr	r2, [r7, #12]
 8004c10:	4313      	orrs	r3, r2
 8004c12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	695b      	ldr	r3, [r3, #20]
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	689a      	ldr	r2, [r3, #8]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	4a0c      	ldr	r2, [pc, #48]	@ (8004c68 <TIM_Base_SetConfig+0xf0>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d103      	bne.n	8004c42 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	691a      	ldr	r2, [r3, #16]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f043 0204 	orr.w	r2, r3, #4
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2201      	movs	r2, #1
 8004c52:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	68fa      	ldr	r2, [r7, #12]
 8004c58:	601a      	str	r2, [r3, #0]
}
 8004c5a:	bf00      	nop
 8004c5c:	3714      	adds	r7, #20
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c64:	4770      	bx	lr
 8004c66:	bf00      	nop
 8004c68:	40010000 	.word	0x40010000
 8004c6c:	40000400 	.word	0x40000400
 8004c70:	40000800 	.word	0x40000800
 8004c74:	40000c00 	.word	0x40000c00
 8004c78:	40014000 	.word	0x40014000
 8004c7c:	40014400 	.word	0x40014400
 8004c80:	40014800 	.word	0x40014800

08004c84 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b087      	sub	sp, #28
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
 8004c8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6a1b      	ldr	r3, [r3, #32]
 8004c92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6a1b      	ldr	r3, [r3, #32]
 8004c98:	f023 0201 	bic.w	r2, r3, #1
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	699b      	ldr	r3, [r3, #24]
 8004caa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f023 0303 	bic.w	r3, r3, #3
 8004cba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	68fa      	ldr	r2, [r7, #12]
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	f023 0302 	bic.w	r3, r3, #2
 8004ccc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	697a      	ldr	r2, [r7, #20]
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	4a1c      	ldr	r2, [pc, #112]	@ (8004d4c <TIM_OC1_SetConfig+0xc8>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d10c      	bne.n	8004cfa <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	f023 0308 	bic.w	r3, r3, #8
 8004ce6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	68db      	ldr	r3, [r3, #12]
 8004cec:	697a      	ldr	r2, [r7, #20]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	f023 0304 	bic.w	r3, r3, #4
 8004cf8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4a13      	ldr	r2, [pc, #76]	@ (8004d4c <TIM_OC1_SetConfig+0xc8>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d111      	bne.n	8004d26 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004d10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	695b      	ldr	r3, [r3, #20]
 8004d16:	693a      	ldr	r2, [r7, #16]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	699b      	ldr	r3, [r3, #24]
 8004d20:	693a      	ldr	r2, [r7, #16]
 8004d22:	4313      	orrs	r3, r2
 8004d24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	693a      	ldr	r2, [r7, #16]
 8004d2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	68fa      	ldr	r2, [r7, #12]
 8004d30:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	685a      	ldr	r2, [r3, #4]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	697a      	ldr	r2, [r7, #20]
 8004d3e:	621a      	str	r2, [r3, #32]
}
 8004d40:	bf00      	nop
 8004d42:	371c      	adds	r7, #28
 8004d44:	46bd      	mov	sp, r7
 8004d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4a:	4770      	bx	lr
 8004d4c:	40010000 	.word	0x40010000

08004d50 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b087      	sub	sp, #28
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
 8004d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6a1b      	ldr	r3, [r3, #32]
 8004d5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6a1b      	ldr	r3, [r3, #32]
 8004d64:	f023 0210 	bic.w	r2, r3, #16
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	699b      	ldr	r3, [r3, #24]
 8004d76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	021b      	lsls	r3, r3, #8
 8004d8e:	68fa      	ldr	r2, [r7, #12]
 8004d90:	4313      	orrs	r3, r2
 8004d92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	f023 0320 	bic.w	r3, r3, #32
 8004d9a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	011b      	lsls	r3, r3, #4
 8004da2:	697a      	ldr	r2, [r7, #20]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4a1e      	ldr	r2, [pc, #120]	@ (8004e24 <TIM_OC2_SetConfig+0xd4>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d10d      	bne.n	8004dcc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004db6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	011b      	lsls	r3, r3, #4
 8004dbe:	697a      	ldr	r2, [r7, #20]
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004dca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	4a15      	ldr	r2, [pc, #84]	@ (8004e24 <TIM_OC2_SetConfig+0xd4>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d113      	bne.n	8004dfc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004dda:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004de2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	695b      	ldr	r3, [r3, #20]
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	693a      	ldr	r2, [r7, #16]
 8004dec:	4313      	orrs	r3, r2
 8004dee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	699b      	ldr	r3, [r3, #24]
 8004df4:	009b      	lsls	r3, r3, #2
 8004df6:	693a      	ldr	r2, [r7, #16]
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	693a      	ldr	r2, [r7, #16]
 8004e00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	68fa      	ldr	r2, [r7, #12]
 8004e06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	685a      	ldr	r2, [r3, #4]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	697a      	ldr	r2, [r7, #20]
 8004e14:	621a      	str	r2, [r3, #32]
}
 8004e16:	bf00      	nop
 8004e18:	371c      	adds	r7, #28
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr
 8004e22:	bf00      	nop
 8004e24:	40010000 	.word	0x40010000

08004e28 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b087      	sub	sp, #28
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
 8004e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6a1b      	ldr	r3, [r3, #32]
 8004e36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6a1b      	ldr	r3, [r3, #32]
 8004e3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	69db      	ldr	r3, [r3, #28]
 8004e4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f023 0303 	bic.w	r3, r3, #3
 8004e5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	68fa      	ldr	r2, [r7, #12]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004e70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	021b      	lsls	r3, r3, #8
 8004e78:	697a      	ldr	r2, [r7, #20]
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4a1d      	ldr	r2, [pc, #116]	@ (8004ef8 <TIM_OC3_SetConfig+0xd0>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d10d      	bne.n	8004ea2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004e8c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	68db      	ldr	r3, [r3, #12]
 8004e92:	021b      	lsls	r3, r3, #8
 8004e94:	697a      	ldr	r2, [r7, #20]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004ea0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	4a14      	ldr	r2, [pc, #80]	@ (8004ef8 <TIM_OC3_SetConfig+0xd0>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d113      	bne.n	8004ed2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004eb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004eb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	695b      	ldr	r3, [r3, #20]
 8004ebe:	011b      	lsls	r3, r3, #4
 8004ec0:	693a      	ldr	r2, [r7, #16]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	699b      	ldr	r3, [r3, #24]
 8004eca:	011b      	lsls	r3, r3, #4
 8004ecc:	693a      	ldr	r2, [r7, #16]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	693a      	ldr	r2, [r7, #16]
 8004ed6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	68fa      	ldr	r2, [r7, #12]
 8004edc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	685a      	ldr	r2, [r3, #4]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	697a      	ldr	r2, [r7, #20]
 8004eea:	621a      	str	r2, [r3, #32]
}
 8004eec:	bf00      	nop
 8004eee:	371c      	adds	r7, #28
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr
 8004ef8:	40010000 	.word	0x40010000

08004efc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004efc:	b480      	push	{r7}
 8004efe:	b087      	sub	sp, #28
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6a1b      	ldr	r3, [r3, #32]
 8004f0a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6a1b      	ldr	r3, [r3, #32]
 8004f10:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	69db      	ldr	r3, [r3, #28]
 8004f22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	021b      	lsls	r3, r3, #8
 8004f3a:	68fa      	ldr	r2, [r7, #12]
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004f46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	031b      	lsls	r3, r3, #12
 8004f4e:	693a      	ldr	r2, [r7, #16]
 8004f50:	4313      	orrs	r3, r2
 8004f52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	4a10      	ldr	r2, [pc, #64]	@ (8004f98 <TIM_OC4_SetConfig+0x9c>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d109      	bne.n	8004f70 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004f62:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	695b      	ldr	r3, [r3, #20]
 8004f68:	019b      	lsls	r3, r3, #6
 8004f6a:	697a      	ldr	r2, [r7, #20]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	697a      	ldr	r2, [r7, #20]
 8004f74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	68fa      	ldr	r2, [r7, #12]
 8004f7a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	685a      	ldr	r2, [r3, #4]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	693a      	ldr	r2, [r7, #16]
 8004f88:	621a      	str	r2, [r3, #32]
}
 8004f8a:	bf00      	nop
 8004f8c:	371c      	adds	r7, #28
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f94:	4770      	bx	lr
 8004f96:	bf00      	nop
 8004f98:	40010000 	.word	0x40010000

08004f9c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b087      	sub	sp, #28
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	60f8      	str	r0, [r7, #12]
 8004fa4:	60b9      	str	r1, [r7, #8]
 8004fa6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	6a1b      	ldr	r3, [r3, #32]
 8004fac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6a1b      	ldr	r3, [r3, #32]
 8004fb2:	f023 0201 	bic.w	r2, r3, #1
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	699b      	ldr	r3, [r3, #24]
 8004fbe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004fc0:	693b      	ldr	r3, [r7, #16]
 8004fc2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004fc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	011b      	lsls	r3, r3, #4
 8004fcc:	693a      	ldr	r2, [r7, #16]
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	f023 030a 	bic.w	r3, r3, #10
 8004fd8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004fda:	697a      	ldr	r2, [r7, #20]
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	693a      	ldr	r2, [r7, #16]
 8004fe6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	697a      	ldr	r2, [r7, #20]
 8004fec:	621a      	str	r2, [r3, #32]
}
 8004fee:	bf00      	nop
 8004ff0:	371c      	adds	r7, #28
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr

08004ffa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ffa:	b480      	push	{r7}
 8004ffc:	b087      	sub	sp, #28
 8004ffe:	af00      	add	r7, sp, #0
 8005000:	60f8      	str	r0, [r7, #12]
 8005002:	60b9      	str	r1, [r7, #8]
 8005004:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	6a1b      	ldr	r3, [r3, #32]
 800500a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	6a1b      	ldr	r3, [r3, #32]
 8005010:	f023 0210 	bic.w	r2, r3, #16
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	699b      	ldr	r3, [r3, #24]
 800501c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005024:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	031b      	lsls	r3, r3, #12
 800502a:	693a      	ldr	r2, [r7, #16]
 800502c:	4313      	orrs	r3, r2
 800502e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005036:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	011b      	lsls	r3, r3, #4
 800503c:	697a      	ldr	r2, [r7, #20]
 800503e:	4313      	orrs	r3, r2
 8005040:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	693a      	ldr	r2, [r7, #16]
 8005046:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	697a      	ldr	r2, [r7, #20]
 800504c:	621a      	str	r2, [r3, #32]
}
 800504e:	bf00      	nop
 8005050:	371c      	adds	r7, #28
 8005052:	46bd      	mov	sp, r7
 8005054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005058:	4770      	bx	lr

0800505a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800505a:	b480      	push	{r7}
 800505c:	b085      	sub	sp, #20
 800505e:	af00      	add	r7, sp, #0
 8005060:	6078      	str	r0, [r7, #4]
 8005062:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005070:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005072:	683a      	ldr	r2, [r7, #0]
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	4313      	orrs	r3, r2
 8005078:	f043 0307 	orr.w	r3, r3, #7
 800507c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	68fa      	ldr	r2, [r7, #12]
 8005082:	609a      	str	r2, [r3, #8]
}
 8005084:	bf00      	nop
 8005086:	3714      	adds	r7, #20
 8005088:	46bd      	mov	sp, r7
 800508a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508e:	4770      	bx	lr

08005090 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005090:	b480      	push	{r7}
 8005092:	b087      	sub	sp, #28
 8005094:	af00      	add	r7, sp, #0
 8005096:	60f8      	str	r0, [r7, #12]
 8005098:	60b9      	str	r1, [r7, #8]
 800509a:	607a      	str	r2, [r7, #4]
 800509c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80050aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	021a      	lsls	r2, r3, #8
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	431a      	orrs	r2, r3
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	4313      	orrs	r3, r2
 80050b8:	697a      	ldr	r2, [r7, #20]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	697a      	ldr	r2, [r7, #20]
 80050c2:	609a      	str	r2, [r3, #8]
}
 80050c4:	bf00      	nop
 80050c6:	371c      	adds	r7, #28
 80050c8:	46bd      	mov	sp, r7
 80050ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ce:	4770      	bx	lr

080050d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b087      	sub	sp, #28
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	60f8      	str	r0, [r7, #12]
 80050d8:	60b9      	str	r1, [r7, #8]
 80050da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	f003 031f 	and.w	r3, r3, #31
 80050e2:	2201      	movs	r2, #1
 80050e4:	fa02 f303 	lsl.w	r3, r2, r3
 80050e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6a1a      	ldr	r2, [r3, #32]
 80050ee:	697b      	ldr	r3, [r7, #20]
 80050f0:	43db      	mvns	r3, r3
 80050f2:	401a      	ands	r2, r3
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	6a1a      	ldr	r2, [r3, #32]
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	f003 031f 	and.w	r3, r3, #31
 8005102:	6879      	ldr	r1, [r7, #4]
 8005104:	fa01 f303 	lsl.w	r3, r1, r3
 8005108:	431a      	orrs	r2, r3
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	621a      	str	r2, [r3, #32]
}
 800510e:	bf00      	nop
 8005110:	371c      	adds	r7, #28
 8005112:	46bd      	mov	sp, r7
 8005114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005118:	4770      	bx	lr
	...

0800511c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800511c:	b480      	push	{r7}
 800511e:	b085      	sub	sp, #20
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
 8005124:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800512c:	2b01      	cmp	r3, #1
 800512e:	d101      	bne.n	8005134 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005130:	2302      	movs	r3, #2
 8005132:	e050      	b.n	80051d6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2201      	movs	r2, #1
 8005138:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2202      	movs	r2, #2
 8005140:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800515a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	68fa      	ldr	r2, [r7, #12]
 8005162:	4313      	orrs	r3, r2
 8005164:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	68fa      	ldr	r2, [r7, #12]
 800516c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a1c      	ldr	r2, [pc, #112]	@ (80051e4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d018      	beq.n	80051aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005180:	d013      	beq.n	80051aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a18      	ldr	r2, [pc, #96]	@ (80051e8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d00e      	beq.n	80051aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a16      	ldr	r2, [pc, #88]	@ (80051ec <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d009      	beq.n	80051aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4a15      	ldr	r2, [pc, #84]	@ (80051f0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d004      	beq.n	80051aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a13      	ldr	r2, [pc, #76]	@ (80051f4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d10c      	bne.n	80051c4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80051b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	68ba      	ldr	r2, [r7, #8]
 80051b8:	4313      	orrs	r3, r2
 80051ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	68ba      	ldr	r2, [r7, #8]
 80051c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2201      	movs	r2, #1
 80051c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2200      	movs	r2, #0
 80051d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80051d4:	2300      	movs	r3, #0
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3714      	adds	r7, #20
 80051da:	46bd      	mov	sp, r7
 80051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e0:	4770      	bx	lr
 80051e2:	bf00      	nop
 80051e4:	40010000 	.word	0x40010000
 80051e8:	40000400 	.word	0x40000400
 80051ec:	40000800 	.word	0x40000800
 80051f0:	40000c00 	.word	0x40000c00
 80051f4:	40014000 	.word	0x40014000

080051f8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b085      	sub	sp, #20
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
 8005200:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005202:	2300      	movs	r3, #0
 8005204:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800520c:	2b01      	cmp	r3, #1
 800520e:	d101      	bne.n	8005214 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005210:	2302      	movs	r3, #2
 8005212:	e03d      	b.n	8005290 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2201      	movs	r2, #1
 8005218:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	68db      	ldr	r3, [r3, #12]
 8005226:	4313      	orrs	r3, r2
 8005228:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	4313      	orrs	r3, r2
 8005236:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	4313      	orrs	r3, r2
 8005244:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4313      	orrs	r3, r2
 8005252:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	691b      	ldr	r3, [r3, #16]
 800525e:	4313      	orrs	r3, r2
 8005260:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	695b      	ldr	r3, [r3, #20]
 800526c:	4313      	orrs	r3, r2
 800526e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	69db      	ldr	r3, [r3, #28]
 800527a:	4313      	orrs	r3, r2
 800527c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	68fa      	ldr	r2, [r7, #12]
 8005284:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2200      	movs	r2, #0
 800528a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800528e:	2300      	movs	r3, #0
}
 8005290:	4618      	mov	r0, r3
 8005292:	3714      	adds	r7, #20
 8005294:	46bd      	mov	sp, r7
 8005296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529a:	4770      	bx	lr

0800529c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800529c:	b480      	push	{r7}
 800529e:	b083      	sub	sp, #12
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80052a4:	bf00      	nop
 80052a6:	370c      	adds	r7, #12
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr

080052b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b083      	sub	sp, #12
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80052b8:	bf00      	nop
 80052ba:	370c      	adds	r7, #12
 80052bc:	46bd      	mov	sp, r7
 80052be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c2:	4770      	bx	lr

080052c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b082      	sub	sp, #8
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d101      	bne.n	80052d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e042      	b.n	800535c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052dc:	b2db      	uxtb	r3, r3
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d106      	bne.n	80052f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2200      	movs	r2, #0
 80052e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f7fc fcd8 	bl	8001ca0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2224      	movs	r2, #36	@ 0x24
 80052f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	68da      	ldr	r2, [r3, #12]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005306:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005308:	6878      	ldr	r0, [r7, #4]
 800530a:	f000 fdd3 	bl	8005eb4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	691a      	ldr	r2, [r3, #16]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800531c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	695a      	ldr	r2, [r3, #20]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800532c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	68da      	ldr	r2, [r3, #12]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800533c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2200      	movs	r2, #0
 8005342:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2220      	movs	r2, #32
 8005348:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2220      	movs	r2, #32
 8005350:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2200      	movs	r2, #0
 8005358:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800535a:	2300      	movs	r3, #0
}
 800535c:	4618      	mov	r0, r3
 800535e:	3708      	adds	r7, #8
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}

08005364 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b08a      	sub	sp, #40	@ 0x28
 8005368:	af02      	add	r7, sp, #8
 800536a:	60f8      	str	r0, [r7, #12]
 800536c:	60b9      	str	r1, [r7, #8]
 800536e:	603b      	str	r3, [r7, #0]
 8005370:	4613      	mov	r3, r2
 8005372:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005374:	2300      	movs	r3, #0
 8005376:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800537e:	b2db      	uxtb	r3, r3
 8005380:	2b20      	cmp	r3, #32
 8005382:	d175      	bne.n	8005470 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d002      	beq.n	8005390 <HAL_UART_Transmit+0x2c>
 800538a:	88fb      	ldrh	r3, [r7, #6]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d101      	bne.n	8005394 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005390:	2301      	movs	r3, #1
 8005392:	e06e      	b.n	8005472 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2200      	movs	r2, #0
 8005398:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	2221      	movs	r2, #33	@ 0x21
 800539e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80053a2:	f7fd fa9b 	bl	80028dc <HAL_GetTick>
 80053a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	88fa      	ldrh	r2, [r7, #6]
 80053ac:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	88fa      	ldrh	r2, [r7, #6]
 80053b2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053bc:	d108      	bne.n	80053d0 <HAL_UART_Transmit+0x6c>
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	691b      	ldr	r3, [r3, #16]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d104      	bne.n	80053d0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80053c6:	2300      	movs	r3, #0
 80053c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	61bb      	str	r3, [r7, #24]
 80053ce:	e003      	b.n	80053d8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80053d4:	2300      	movs	r3, #0
 80053d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80053d8:	e02e      	b.n	8005438 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	9300      	str	r3, [sp, #0]
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	2200      	movs	r2, #0
 80053e2:	2180      	movs	r1, #128	@ 0x80
 80053e4:	68f8      	ldr	r0, [r7, #12]
 80053e6:	f000 fb37 	bl	8005a58 <UART_WaitOnFlagUntilTimeout>
 80053ea:	4603      	mov	r3, r0
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d005      	beq.n	80053fc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	2220      	movs	r2, #32
 80053f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80053f8:	2303      	movs	r3, #3
 80053fa:	e03a      	b.n	8005472 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80053fc:	69fb      	ldr	r3, [r7, #28]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d10b      	bne.n	800541a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005402:	69bb      	ldr	r3, [r7, #24]
 8005404:	881b      	ldrh	r3, [r3, #0]
 8005406:	461a      	mov	r2, r3
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005410:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005412:	69bb      	ldr	r3, [r7, #24]
 8005414:	3302      	adds	r3, #2
 8005416:	61bb      	str	r3, [r7, #24]
 8005418:	e007      	b.n	800542a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800541a:	69fb      	ldr	r3, [r7, #28]
 800541c:	781a      	ldrb	r2, [r3, #0]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005424:	69fb      	ldr	r3, [r7, #28]
 8005426:	3301      	adds	r3, #1
 8005428:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800542e:	b29b      	uxth	r3, r3
 8005430:	3b01      	subs	r3, #1
 8005432:	b29a      	uxth	r2, r3
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800543c:	b29b      	uxth	r3, r3
 800543e:	2b00      	cmp	r3, #0
 8005440:	d1cb      	bne.n	80053da <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	9300      	str	r3, [sp, #0]
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	2200      	movs	r2, #0
 800544a:	2140      	movs	r1, #64	@ 0x40
 800544c:	68f8      	ldr	r0, [r7, #12]
 800544e:	f000 fb03 	bl	8005a58 <UART_WaitOnFlagUntilTimeout>
 8005452:	4603      	mov	r3, r0
 8005454:	2b00      	cmp	r3, #0
 8005456:	d005      	beq.n	8005464 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2220      	movs	r2, #32
 800545c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005460:	2303      	movs	r3, #3
 8005462:	e006      	b.n	8005472 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2220      	movs	r2, #32
 8005468:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800546c:	2300      	movs	r3, #0
 800546e:	e000      	b.n	8005472 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005470:	2302      	movs	r3, #2
  }
}
 8005472:	4618      	mov	r0, r3
 8005474:	3720      	adds	r7, #32
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}

0800547a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800547a:	b580      	push	{r7, lr}
 800547c:	b084      	sub	sp, #16
 800547e:	af00      	add	r7, sp, #0
 8005480:	60f8      	str	r0, [r7, #12]
 8005482:	60b9      	str	r1, [r7, #8]
 8005484:	4613      	mov	r3, r2
 8005486:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800548e:	b2db      	uxtb	r3, r3
 8005490:	2b20      	cmp	r3, #32
 8005492:	d112      	bne.n	80054ba <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d002      	beq.n	80054a0 <HAL_UART_Receive_IT+0x26>
 800549a:	88fb      	ldrh	r3, [r7, #6]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d101      	bne.n	80054a4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e00b      	b.n	80054bc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2200      	movs	r2, #0
 80054a8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80054aa:	88fb      	ldrh	r3, [r7, #6]
 80054ac:	461a      	mov	r2, r3
 80054ae:	68b9      	ldr	r1, [r7, #8]
 80054b0:	68f8      	ldr	r0, [r7, #12]
 80054b2:	f000 fb2a 	bl	8005b0a <UART_Start_Receive_IT>
 80054b6:	4603      	mov	r3, r0
 80054b8:	e000      	b.n	80054bc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80054ba:	2302      	movs	r3, #2
  }
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3710      	adds	r7, #16
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}

080054c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b0ba      	sub	sp, #232	@ 0xe8
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	68db      	ldr	r3, [r3, #12]
 80054dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	695b      	ldr	r3, [r3, #20]
 80054e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80054ea:	2300      	movs	r3, #0
 80054ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80054f0:	2300      	movs	r3, #0
 80054f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80054f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054fa:	f003 030f 	and.w	r3, r3, #15
 80054fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005502:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005506:	2b00      	cmp	r3, #0
 8005508:	d10f      	bne.n	800552a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800550a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800550e:	f003 0320 	and.w	r3, r3, #32
 8005512:	2b00      	cmp	r3, #0
 8005514:	d009      	beq.n	800552a <HAL_UART_IRQHandler+0x66>
 8005516:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800551a:	f003 0320 	and.w	r3, r3, #32
 800551e:	2b00      	cmp	r3, #0
 8005520:	d003      	beq.n	800552a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f000 fc07 	bl	8005d36 <UART_Receive_IT>
      return;
 8005528:	e273      	b.n	8005a12 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800552a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800552e:	2b00      	cmp	r3, #0
 8005530:	f000 80de 	beq.w	80056f0 <HAL_UART_IRQHandler+0x22c>
 8005534:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005538:	f003 0301 	and.w	r3, r3, #1
 800553c:	2b00      	cmp	r3, #0
 800553e:	d106      	bne.n	800554e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005540:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005544:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005548:	2b00      	cmp	r3, #0
 800554a:	f000 80d1 	beq.w	80056f0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800554e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005552:	f003 0301 	and.w	r3, r3, #1
 8005556:	2b00      	cmp	r3, #0
 8005558:	d00b      	beq.n	8005572 <HAL_UART_IRQHandler+0xae>
 800555a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800555e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005562:	2b00      	cmp	r3, #0
 8005564:	d005      	beq.n	8005572 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800556a:	f043 0201 	orr.w	r2, r3, #1
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005572:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005576:	f003 0304 	and.w	r3, r3, #4
 800557a:	2b00      	cmp	r3, #0
 800557c:	d00b      	beq.n	8005596 <HAL_UART_IRQHandler+0xd2>
 800557e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005582:	f003 0301 	and.w	r3, r3, #1
 8005586:	2b00      	cmp	r3, #0
 8005588:	d005      	beq.n	8005596 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800558e:	f043 0202 	orr.w	r2, r3, #2
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005596:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800559a:	f003 0302 	and.w	r3, r3, #2
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d00b      	beq.n	80055ba <HAL_UART_IRQHandler+0xf6>
 80055a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055a6:	f003 0301 	and.w	r3, r3, #1
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d005      	beq.n	80055ba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055b2:	f043 0204 	orr.w	r2, r3, #4
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80055ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055be:	f003 0308 	and.w	r3, r3, #8
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d011      	beq.n	80055ea <HAL_UART_IRQHandler+0x126>
 80055c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055ca:	f003 0320 	and.w	r3, r3, #32
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d105      	bne.n	80055de <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80055d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055d6:	f003 0301 	and.w	r3, r3, #1
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d005      	beq.n	80055ea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055e2:	f043 0208 	orr.w	r2, r3, #8
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	f000 820a 	beq.w	8005a08 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80055f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055f8:	f003 0320 	and.w	r3, r3, #32
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d008      	beq.n	8005612 <HAL_UART_IRQHandler+0x14e>
 8005600:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005604:	f003 0320 	and.w	r3, r3, #32
 8005608:	2b00      	cmp	r3, #0
 800560a:	d002      	beq.n	8005612 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f000 fb92 	bl	8005d36 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	695b      	ldr	r3, [r3, #20]
 8005618:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800561c:	2b40      	cmp	r3, #64	@ 0x40
 800561e:	bf0c      	ite	eq
 8005620:	2301      	moveq	r3, #1
 8005622:	2300      	movne	r3, #0
 8005624:	b2db      	uxtb	r3, r3
 8005626:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800562e:	f003 0308 	and.w	r3, r3, #8
 8005632:	2b00      	cmp	r3, #0
 8005634:	d103      	bne.n	800563e <HAL_UART_IRQHandler+0x17a>
 8005636:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800563a:	2b00      	cmp	r3, #0
 800563c:	d04f      	beq.n	80056de <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f000 fa9d 	bl	8005b7e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	695b      	ldr	r3, [r3, #20]
 800564a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800564e:	2b40      	cmp	r3, #64	@ 0x40
 8005650:	d141      	bne.n	80056d6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	3314      	adds	r3, #20
 8005658:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800565c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005660:	e853 3f00 	ldrex	r3, [r3]
 8005664:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005668:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800566c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005670:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	3314      	adds	r3, #20
 800567a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800567e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005682:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005686:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800568a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800568e:	e841 2300 	strex	r3, r2, [r1]
 8005692:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005696:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d1d9      	bne.n	8005652 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d013      	beq.n	80056ce <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056aa:	4a8a      	ldr	r2, [pc, #552]	@ (80058d4 <HAL_UART_IRQHandler+0x410>)
 80056ac:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056b2:	4618      	mov	r0, r3
 80056b4:	f7fd fa94 	bl	8002be0 <HAL_DMA_Abort_IT>
 80056b8:	4603      	mov	r3, r0
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d016      	beq.n	80056ec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056c4:	687a      	ldr	r2, [r7, #4]
 80056c6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80056c8:	4610      	mov	r0, r2
 80056ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056cc:	e00e      	b.n	80056ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f000 f9ac 	bl	8005a2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056d4:	e00a      	b.n	80056ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f000 f9a8 	bl	8005a2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056dc:	e006      	b.n	80056ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	f000 f9a4 	bl	8005a2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2200      	movs	r2, #0
 80056e8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80056ea:	e18d      	b.n	8005a08 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056ec:	bf00      	nop
    return;
 80056ee:	e18b      	b.n	8005a08 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056f4:	2b01      	cmp	r3, #1
 80056f6:	f040 8167 	bne.w	80059c8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80056fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056fe:	f003 0310 	and.w	r3, r3, #16
 8005702:	2b00      	cmp	r3, #0
 8005704:	f000 8160 	beq.w	80059c8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005708:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800570c:	f003 0310 	and.w	r3, r3, #16
 8005710:	2b00      	cmp	r3, #0
 8005712:	f000 8159 	beq.w	80059c8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005716:	2300      	movs	r3, #0
 8005718:	60bb      	str	r3, [r7, #8]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	60bb      	str	r3, [r7, #8]
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	60bb      	str	r3, [r7, #8]
 800572a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	695b      	ldr	r3, [r3, #20]
 8005732:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005736:	2b40      	cmp	r3, #64	@ 0x40
 8005738:	f040 80ce 	bne.w	80058d8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005748:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800574c:	2b00      	cmp	r3, #0
 800574e:	f000 80a9 	beq.w	80058a4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005756:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800575a:	429a      	cmp	r2, r3
 800575c:	f080 80a2 	bcs.w	80058a4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005766:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800576c:	69db      	ldr	r3, [r3, #28]
 800576e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005772:	f000 8088 	beq.w	8005886 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	330c      	adds	r3, #12
 800577c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005780:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005784:	e853 3f00 	ldrex	r3, [r3]
 8005788:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800578c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005790:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005794:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	330c      	adds	r3, #12
 800579e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80057a2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80057a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057aa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80057ae:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80057b2:	e841 2300 	strex	r3, r2, [r1]
 80057b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80057ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d1d9      	bne.n	8005776 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	3314      	adds	r3, #20
 80057c8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80057cc:	e853 3f00 	ldrex	r3, [r3]
 80057d0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80057d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80057d4:	f023 0301 	bic.w	r3, r3, #1
 80057d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	3314      	adds	r3, #20
 80057e2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80057e6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80057ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ec:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80057ee:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80057f2:	e841 2300 	strex	r3, r2, [r1]
 80057f6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80057f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d1e1      	bne.n	80057c2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	3314      	adds	r3, #20
 8005804:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005806:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005808:	e853 3f00 	ldrex	r3, [r3]
 800580c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800580e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005810:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005814:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	3314      	adds	r3, #20
 800581e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005822:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005824:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005826:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005828:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800582a:	e841 2300 	strex	r3, r2, [r1]
 800582e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005830:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005832:	2b00      	cmp	r3, #0
 8005834:	d1e3      	bne.n	80057fe <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2220      	movs	r2, #32
 800583a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2200      	movs	r2, #0
 8005842:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	330c      	adds	r3, #12
 800584a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800584c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800584e:	e853 3f00 	ldrex	r3, [r3]
 8005852:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005854:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005856:	f023 0310 	bic.w	r3, r3, #16
 800585a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	330c      	adds	r3, #12
 8005864:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005868:	65ba      	str	r2, [r7, #88]	@ 0x58
 800586a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800586c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800586e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005870:	e841 2300 	strex	r3, r2, [r1]
 8005874:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005876:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005878:	2b00      	cmp	r3, #0
 800587a:	d1e3      	bne.n	8005844 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005880:	4618      	mov	r0, r3
 8005882:	f7fd f93d 	bl	8002b00 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2202      	movs	r2, #2
 800588a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005894:	b29b      	uxth	r3, r3
 8005896:	1ad3      	subs	r3, r2, r3
 8005898:	b29b      	uxth	r3, r3
 800589a:	4619      	mov	r1, r3
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f000 f8cf 	bl	8005a40 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80058a2:	e0b3      	b.n	8005a0c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80058a8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80058ac:	429a      	cmp	r2, r3
 80058ae:	f040 80ad 	bne.w	8005a0c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058b6:	69db      	ldr	r3, [r3, #28]
 80058b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058bc:	f040 80a6 	bne.w	8005a0c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2202      	movs	r2, #2
 80058c4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80058ca:	4619      	mov	r1, r3
 80058cc:	6878      	ldr	r0, [r7, #4]
 80058ce:	f000 f8b7 	bl	8005a40 <HAL_UARTEx_RxEventCallback>
      return;
 80058d2:	e09b      	b.n	8005a0c <HAL_UART_IRQHandler+0x548>
 80058d4:	08005c45 	.word	0x08005c45
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80058e0:	b29b      	uxth	r3, r3
 80058e2:	1ad3      	subs	r3, r2, r3
 80058e4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80058ec:	b29b      	uxth	r3, r3
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	f000 808e 	beq.w	8005a10 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80058f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	f000 8089 	beq.w	8005a10 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	330c      	adds	r3, #12
 8005904:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005906:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005908:	e853 3f00 	ldrex	r3, [r3]
 800590c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800590e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005910:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005914:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	330c      	adds	r3, #12
 800591e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005922:	647a      	str	r2, [r7, #68]	@ 0x44
 8005924:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005926:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005928:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800592a:	e841 2300 	strex	r3, r2, [r1]
 800592e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005930:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005932:	2b00      	cmp	r3, #0
 8005934:	d1e3      	bne.n	80058fe <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	3314      	adds	r3, #20
 800593c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800593e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005940:	e853 3f00 	ldrex	r3, [r3]
 8005944:	623b      	str	r3, [r7, #32]
   return(result);
 8005946:	6a3b      	ldr	r3, [r7, #32]
 8005948:	f023 0301 	bic.w	r3, r3, #1
 800594c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	3314      	adds	r3, #20
 8005956:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800595a:	633a      	str	r2, [r7, #48]	@ 0x30
 800595c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800595e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005960:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005962:	e841 2300 	strex	r3, r2, [r1]
 8005966:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800596a:	2b00      	cmp	r3, #0
 800596c:	d1e3      	bne.n	8005936 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2220      	movs	r2, #32
 8005972:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2200      	movs	r2, #0
 800597a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	330c      	adds	r3, #12
 8005982:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	e853 3f00 	ldrex	r3, [r3]
 800598a:	60fb      	str	r3, [r7, #12]
   return(result);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	f023 0310 	bic.w	r3, r3, #16
 8005992:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	330c      	adds	r3, #12
 800599c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80059a0:	61fa      	str	r2, [r7, #28]
 80059a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a4:	69b9      	ldr	r1, [r7, #24]
 80059a6:	69fa      	ldr	r2, [r7, #28]
 80059a8:	e841 2300 	strex	r3, r2, [r1]
 80059ac:	617b      	str	r3, [r7, #20]
   return(result);
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d1e3      	bne.n	800597c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2202      	movs	r2, #2
 80059b8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80059ba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80059be:	4619      	mov	r1, r3
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f000 f83d 	bl	8005a40 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80059c6:	e023      	b.n	8005a10 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80059c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d009      	beq.n	80059e8 <HAL_UART_IRQHandler+0x524>
 80059d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d003      	beq.n	80059e8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80059e0:	6878      	ldr	r0, [r7, #4]
 80059e2:	f000 f940 	bl	8005c66 <UART_Transmit_IT>
    return;
 80059e6:	e014      	b.n	8005a12 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80059e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d00e      	beq.n	8005a12 <HAL_UART_IRQHandler+0x54e>
 80059f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d008      	beq.n	8005a12 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005a00:	6878      	ldr	r0, [r7, #4]
 8005a02:	f000 f980 	bl	8005d06 <UART_EndTransmit_IT>
    return;
 8005a06:	e004      	b.n	8005a12 <HAL_UART_IRQHandler+0x54e>
    return;
 8005a08:	bf00      	nop
 8005a0a:	e002      	b.n	8005a12 <HAL_UART_IRQHandler+0x54e>
      return;
 8005a0c:	bf00      	nop
 8005a0e:	e000      	b.n	8005a12 <HAL_UART_IRQHandler+0x54e>
      return;
 8005a10:	bf00      	nop
  }
}
 8005a12:	37e8      	adds	r7, #232	@ 0xe8
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}

08005a18 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b083      	sub	sp, #12
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005a20:	bf00      	nop
 8005a22:	370c      	adds	r7, #12
 8005a24:	46bd      	mov	sp, r7
 8005a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2a:	4770      	bx	lr

08005a2c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b083      	sub	sp, #12
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005a34:	bf00      	nop
 8005a36:	370c      	adds	r7, #12
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3e:	4770      	bx	lr

08005a40 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005a40:	b480      	push	{r7}
 8005a42:	b083      	sub	sp, #12
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
 8005a48:	460b      	mov	r3, r1
 8005a4a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005a4c:	bf00      	nop
 8005a4e:	370c      	adds	r7, #12
 8005a50:	46bd      	mov	sp, r7
 8005a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a56:	4770      	bx	lr

08005a58 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b086      	sub	sp, #24
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	60f8      	str	r0, [r7, #12]
 8005a60:	60b9      	str	r1, [r7, #8]
 8005a62:	603b      	str	r3, [r7, #0]
 8005a64:	4613      	mov	r3, r2
 8005a66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a68:	e03b      	b.n	8005ae2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a6a:	6a3b      	ldr	r3, [r7, #32]
 8005a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a70:	d037      	beq.n	8005ae2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a72:	f7fc ff33 	bl	80028dc <HAL_GetTick>
 8005a76:	4602      	mov	r2, r0
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	1ad3      	subs	r3, r2, r3
 8005a7c:	6a3a      	ldr	r2, [r7, #32]
 8005a7e:	429a      	cmp	r2, r3
 8005a80:	d302      	bcc.n	8005a88 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a82:	6a3b      	ldr	r3, [r7, #32]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d101      	bne.n	8005a8c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a88:	2303      	movs	r3, #3
 8005a8a:	e03a      	b.n	8005b02 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	68db      	ldr	r3, [r3, #12]
 8005a92:	f003 0304 	and.w	r3, r3, #4
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d023      	beq.n	8005ae2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	2b80      	cmp	r3, #128	@ 0x80
 8005a9e:	d020      	beq.n	8005ae2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	2b40      	cmp	r3, #64	@ 0x40
 8005aa4:	d01d      	beq.n	8005ae2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f003 0308 	and.w	r3, r3, #8
 8005ab0:	2b08      	cmp	r3, #8
 8005ab2:	d116      	bne.n	8005ae2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	617b      	str	r3, [r7, #20]
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	617b      	str	r3, [r7, #20]
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	617b      	str	r3, [r7, #20]
 8005ac8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005aca:	68f8      	ldr	r0, [r7, #12]
 8005acc:	f000 f857 	bl	8005b7e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	2208      	movs	r2, #8
 8005ad4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	e00f      	b.n	8005b02 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	681a      	ldr	r2, [r3, #0]
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	4013      	ands	r3, r2
 8005aec:	68ba      	ldr	r2, [r7, #8]
 8005aee:	429a      	cmp	r2, r3
 8005af0:	bf0c      	ite	eq
 8005af2:	2301      	moveq	r3, #1
 8005af4:	2300      	movne	r3, #0
 8005af6:	b2db      	uxtb	r3, r3
 8005af8:	461a      	mov	r2, r3
 8005afa:	79fb      	ldrb	r3, [r7, #7]
 8005afc:	429a      	cmp	r2, r3
 8005afe:	d0b4      	beq.n	8005a6a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b00:	2300      	movs	r3, #0
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	3718      	adds	r7, #24
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}

08005b0a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b0a:	b480      	push	{r7}
 8005b0c:	b085      	sub	sp, #20
 8005b0e:	af00      	add	r7, sp, #0
 8005b10:	60f8      	str	r0, [r7, #12]
 8005b12:	60b9      	str	r1, [r7, #8]
 8005b14:	4613      	mov	r3, r2
 8005b16:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	68ba      	ldr	r2, [r7, #8]
 8005b1c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	88fa      	ldrh	r2, [r7, #6]
 8005b22:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	88fa      	ldrh	r2, [r7, #6]
 8005b28:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2222      	movs	r2, #34	@ 0x22
 8005b34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	691b      	ldr	r3, [r3, #16]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d007      	beq.n	8005b50 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	68da      	ldr	r2, [r3, #12]
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b4e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	695a      	ldr	r2, [r3, #20]
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f042 0201 	orr.w	r2, r2, #1
 8005b5e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	68da      	ldr	r2, [r3, #12]
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f042 0220 	orr.w	r2, r2, #32
 8005b6e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005b70:	2300      	movs	r3, #0
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3714      	adds	r7, #20
 8005b76:	46bd      	mov	sp, r7
 8005b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7c:	4770      	bx	lr

08005b7e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b7e:	b480      	push	{r7}
 8005b80:	b095      	sub	sp, #84	@ 0x54
 8005b82:	af00      	add	r7, sp, #0
 8005b84:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	330c      	adds	r3, #12
 8005b8c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b90:	e853 3f00 	ldrex	r3, [r3]
 8005b94:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	330c      	adds	r3, #12
 8005ba4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005ba6:	643a      	str	r2, [r7, #64]	@ 0x40
 8005ba8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005baa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005bac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005bae:	e841 2300 	strex	r3, r2, [r1]
 8005bb2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005bb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d1e5      	bne.n	8005b86 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	3314      	adds	r3, #20
 8005bc0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bc2:	6a3b      	ldr	r3, [r7, #32]
 8005bc4:	e853 3f00 	ldrex	r3, [r3]
 8005bc8:	61fb      	str	r3, [r7, #28]
   return(result);
 8005bca:	69fb      	ldr	r3, [r7, #28]
 8005bcc:	f023 0301 	bic.w	r3, r3, #1
 8005bd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	3314      	adds	r3, #20
 8005bd8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005bda:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bde:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005be0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005be2:	e841 2300 	strex	r3, r2, [r1]
 8005be6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d1e5      	bne.n	8005bba <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	d119      	bne.n	8005c2a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	330c      	adds	r3, #12
 8005bfc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	e853 3f00 	ldrex	r3, [r3]
 8005c04:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	f023 0310 	bic.w	r3, r3, #16
 8005c0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	330c      	adds	r3, #12
 8005c14:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c16:	61ba      	str	r2, [r7, #24]
 8005c18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c1a:	6979      	ldr	r1, [r7, #20]
 8005c1c:	69ba      	ldr	r2, [r7, #24]
 8005c1e:	e841 2300 	strex	r3, r2, [r1]
 8005c22:	613b      	str	r3, [r7, #16]
   return(result);
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d1e5      	bne.n	8005bf6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2220      	movs	r2, #32
 8005c2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2200      	movs	r2, #0
 8005c36:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005c38:	bf00      	nop
 8005c3a:	3754      	adds	r7, #84	@ 0x54
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr

08005c44 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b084      	sub	sp, #16
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c50:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2200      	movs	r2, #0
 8005c56:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c58:	68f8      	ldr	r0, [r7, #12]
 8005c5a:	f7ff fee7 	bl	8005a2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c5e:	bf00      	nop
 8005c60:	3710      	adds	r7, #16
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}

08005c66 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005c66:	b480      	push	{r7}
 8005c68:	b085      	sub	sp, #20
 8005c6a:	af00      	add	r7, sp, #0
 8005c6c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	2b21      	cmp	r3, #33	@ 0x21
 8005c78:	d13e      	bne.n	8005cf8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	689b      	ldr	r3, [r3, #8]
 8005c7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c82:	d114      	bne.n	8005cae <UART_Transmit_IT+0x48>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	691b      	ldr	r3, [r3, #16]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d110      	bne.n	8005cae <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6a1b      	ldr	r3, [r3, #32]
 8005c90:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	881b      	ldrh	r3, [r3, #0]
 8005c96:	461a      	mov	r2, r3
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ca0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6a1b      	ldr	r3, [r3, #32]
 8005ca6:	1c9a      	adds	r2, r3, #2
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	621a      	str	r2, [r3, #32]
 8005cac:	e008      	b.n	8005cc0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6a1b      	ldr	r3, [r3, #32]
 8005cb2:	1c59      	adds	r1, r3, #1
 8005cb4:	687a      	ldr	r2, [r7, #4]
 8005cb6:	6211      	str	r1, [r2, #32]
 8005cb8:	781a      	ldrb	r2, [r3, #0]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005cc4:	b29b      	uxth	r3, r3
 8005cc6:	3b01      	subs	r3, #1
 8005cc8:	b29b      	uxth	r3, r3
 8005cca:	687a      	ldr	r2, [r7, #4]
 8005ccc:	4619      	mov	r1, r3
 8005cce:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d10f      	bne.n	8005cf4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	68da      	ldr	r2, [r3, #12]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005ce2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	68da      	ldr	r2, [r3, #12]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005cf2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	e000      	b.n	8005cfa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005cf8:	2302      	movs	r3, #2
  }
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	3714      	adds	r7, #20
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d04:	4770      	bx	lr

08005d06 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005d06:	b580      	push	{r7, lr}
 8005d08:	b082      	sub	sp, #8
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	68da      	ldr	r2, [r3, #12]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d1c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2220      	movs	r2, #32
 8005d22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f7ff fe76 	bl	8005a18 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005d2c:	2300      	movs	r3, #0
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	3708      	adds	r7, #8
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}

08005d36 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005d36:	b580      	push	{r7, lr}
 8005d38:	b08c      	sub	sp, #48	@ 0x30
 8005d3a:	af00      	add	r7, sp, #0
 8005d3c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005d42:	2300      	movs	r3, #0
 8005d44:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	2b22      	cmp	r3, #34	@ 0x22
 8005d50:	f040 80aa 	bne.w	8005ea8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	689b      	ldr	r3, [r3, #8]
 8005d58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d5c:	d115      	bne.n	8005d8a <UART_Receive_IT+0x54>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	691b      	ldr	r3, [r3, #16]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d111      	bne.n	8005d8a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d6a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	685b      	ldr	r3, [r3, #4]
 8005d72:	b29b      	uxth	r3, r3
 8005d74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d78:	b29a      	uxth	r2, r3
 8005d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d7c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d82:	1c9a      	adds	r2, r3, #2
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	629a      	str	r2, [r3, #40]	@ 0x28
 8005d88:	e024      	b.n	8005dd4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d98:	d007      	beq.n	8005daa <UART_Receive_IT+0x74>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	689b      	ldr	r3, [r3, #8]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d10a      	bne.n	8005db8 <UART_Receive_IT+0x82>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	691b      	ldr	r3, [r3, #16]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d106      	bne.n	8005db8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	b2da      	uxtb	r2, r3
 8005db2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005db4:	701a      	strb	r2, [r3, #0]
 8005db6:	e008      	b.n	8005dca <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	b2db      	uxtb	r3, r3
 8005dc0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005dc4:	b2da      	uxtb	r2, r3
 8005dc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dc8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dce:	1c5a      	adds	r2, r3, #1
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005dd8:	b29b      	uxth	r3, r3
 8005dda:	3b01      	subs	r3, #1
 8005ddc:	b29b      	uxth	r3, r3
 8005dde:	687a      	ldr	r2, [r7, #4]
 8005de0:	4619      	mov	r1, r3
 8005de2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d15d      	bne.n	8005ea4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	68da      	ldr	r2, [r3, #12]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f022 0220 	bic.w	r2, r2, #32
 8005df6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	68da      	ldr	r2, [r3, #12]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005e06:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	695a      	ldr	r2, [r3, #20]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f022 0201 	bic.w	r2, r2, #1
 8005e16:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2220      	movs	r2, #32
 8005e1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2200      	movs	r2, #0
 8005e24:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d135      	bne.n	8005e9a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2200      	movs	r2, #0
 8005e32:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	330c      	adds	r3, #12
 8005e3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e3c:	697b      	ldr	r3, [r7, #20]
 8005e3e:	e853 3f00 	ldrex	r3, [r3]
 8005e42:	613b      	str	r3, [r7, #16]
   return(result);
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	f023 0310 	bic.w	r3, r3, #16
 8005e4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	330c      	adds	r3, #12
 8005e52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e54:	623a      	str	r2, [r7, #32]
 8005e56:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e58:	69f9      	ldr	r1, [r7, #28]
 8005e5a:	6a3a      	ldr	r2, [r7, #32]
 8005e5c:	e841 2300 	strex	r3, r2, [r1]
 8005e60:	61bb      	str	r3, [r7, #24]
   return(result);
 8005e62:	69bb      	ldr	r3, [r7, #24]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d1e5      	bne.n	8005e34 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f003 0310 	and.w	r3, r3, #16
 8005e72:	2b10      	cmp	r3, #16
 8005e74:	d10a      	bne.n	8005e8c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005e76:	2300      	movs	r3, #0
 8005e78:	60fb      	str	r3, [r7, #12]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	60fb      	str	r3, [r7, #12]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	60fb      	str	r3, [r7, #12]
 8005e8a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005e90:	4619      	mov	r1, r3
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f7ff fdd4 	bl	8005a40 <HAL_UARTEx_RxEventCallback>
 8005e98:	e002      	b.n	8005ea0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f7fc f960 	bl	8002160 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	e002      	b.n	8005eaa <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	e000      	b.n	8005eaa <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005ea8:	2302      	movs	r3, #2
  }
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3730      	adds	r7, #48	@ 0x30
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}
	...

08005eb4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005eb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005eb8:	b0c0      	sub	sp, #256	@ 0x100
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	691b      	ldr	r3, [r3, #16]
 8005ec8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ed0:	68d9      	ldr	r1, [r3, #12]
 8005ed2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	ea40 0301 	orr.w	r3, r0, r1
 8005edc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005ede:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ee2:	689a      	ldr	r2, [r3, #8]
 8005ee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ee8:	691b      	ldr	r3, [r3, #16]
 8005eea:	431a      	orrs	r2, r3
 8005eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ef0:	695b      	ldr	r3, [r3, #20]
 8005ef2:	431a      	orrs	r2, r3
 8005ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ef8:	69db      	ldr	r3, [r3, #28]
 8005efa:	4313      	orrs	r3, r2
 8005efc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	68db      	ldr	r3, [r3, #12]
 8005f08:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005f0c:	f021 010c 	bic.w	r1, r1, #12
 8005f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f14:	681a      	ldr	r2, [r3, #0]
 8005f16:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005f1a:	430b      	orrs	r3, r1
 8005f1c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005f1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	695b      	ldr	r3, [r3, #20]
 8005f26:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005f2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f2e:	6999      	ldr	r1, [r3, #24]
 8005f30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f34:	681a      	ldr	r2, [r3, #0]
 8005f36:	ea40 0301 	orr.w	r3, r0, r1
 8005f3a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f40:	681a      	ldr	r2, [r3, #0]
 8005f42:	4b8f      	ldr	r3, [pc, #572]	@ (8006180 <UART_SetConfig+0x2cc>)
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d005      	beq.n	8005f54 <UART_SetConfig+0xa0>
 8005f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f4c:	681a      	ldr	r2, [r3, #0]
 8005f4e:	4b8d      	ldr	r3, [pc, #564]	@ (8006184 <UART_SetConfig+0x2d0>)
 8005f50:	429a      	cmp	r2, r3
 8005f52:	d104      	bne.n	8005f5e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005f54:	f7fe f93e 	bl	80041d4 <HAL_RCC_GetPCLK2Freq>
 8005f58:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005f5c:	e003      	b.n	8005f66 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005f5e:	f7fe f925 	bl	80041ac <HAL_RCC_GetPCLK1Freq>
 8005f62:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f6a:	69db      	ldr	r3, [r3, #28]
 8005f6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f70:	f040 810c 	bne.w	800618c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005f74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f78:	2200      	movs	r2, #0
 8005f7a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005f7e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005f82:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005f86:	4622      	mov	r2, r4
 8005f88:	462b      	mov	r3, r5
 8005f8a:	1891      	adds	r1, r2, r2
 8005f8c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005f8e:	415b      	adcs	r3, r3
 8005f90:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005f92:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005f96:	4621      	mov	r1, r4
 8005f98:	eb12 0801 	adds.w	r8, r2, r1
 8005f9c:	4629      	mov	r1, r5
 8005f9e:	eb43 0901 	adc.w	r9, r3, r1
 8005fa2:	f04f 0200 	mov.w	r2, #0
 8005fa6:	f04f 0300 	mov.w	r3, #0
 8005faa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005fae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005fb2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005fb6:	4690      	mov	r8, r2
 8005fb8:	4699      	mov	r9, r3
 8005fba:	4623      	mov	r3, r4
 8005fbc:	eb18 0303 	adds.w	r3, r8, r3
 8005fc0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005fc4:	462b      	mov	r3, r5
 8005fc6:	eb49 0303 	adc.w	r3, r9, r3
 8005fca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005fce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005fda:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005fde:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005fe2:	460b      	mov	r3, r1
 8005fe4:	18db      	adds	r3, r3, r3
 8005fe6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005fe8:	4613      	mov	r3, r2
 8005fea:	eb42 0303 	adc.w	r3, r2, r3
 8005fee:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ff0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005ff4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005ff8:	f7fa fe08 	bl	8000c0c <__aeabi_uldivmod>
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	460b      	mov	r3, r1
 8006000:	4b61      	ldr	r3, [pc, #388]	@ (8006188 <UART_SetConfig+0x2d4>)
 8006002:	fba3 2302 	umull	r2, r3, r3, r2
 8006006:	095b      	lsrs	r3, r3, #5
 8006008:	011c      	lsls	r4, r3, #4
 800600a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800600e:	2200      	movs	r2, #0
 8006010:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006014:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006018:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800601c:	4642      	mov	r2, r8
 800601e:	464b      	mov	r3, r9
 8006020:	1891      	adds	r1, r2, r2
 8006022:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006024:	415b      	adcs	r3, r3
 8006026:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006028:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800602c:	4641      	mov	r1, r8
 800602e:	eb12 0a01 	adds.w	sl, r2, r1
 8006032:	4649      	mov	r1, r9
 8006034:	eb43 0b01 	adc.w	fp, r3, r1
 8006038:	f04f 0200 	mov.w	r2, #0
 800603c:	f04f 0300 	mov.w	r3, #0
 8006040:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006044:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006048:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800604c:	4692      	mov	sl, r2
 800604e:	469b      	mov	fp, r3
 8006050:	4643      	mov	r3, r8
 8006052:	eb1a 0303 	adds.w	r3, sl, r3
 8006056:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800605a:	464b      	mov	r3, r9
 800605c:	eb4b 0303 	adc.w	r3, fp, r3
 8006060:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	2200      	movs	r2, #0
 800606c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006070:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006074:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006078:	460b      	mov	r3, r1
 800607a:	18db      	adds	r3, r3, r3
 800607c:	643b      	str	r3, [r7, #64]	@ 0x40
 800607e:	4613      	mov	r3, r2
 8006080:	eb42 0303 	adc.w	r3, r2, r3
 8006084:	647b      	str	r3, [r7, #68]	@ 0x44
 8006086:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800608a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800608e:	f7fa fdbd 	bl	8000c0c <__aeabi_uldivmod>
 8006092:	4602      	mov	r2, r0
 8006094:	460b      	mov	r3, r1
 8006096:	4611      	mov	r1, r2
 8006098:	4b3b      	ldr	r3, [pc, #236]	@ (8006188 <UART_SetConfig+0x2d4>)
 800609a:	fba3 2301 	umull	r2, r3, r3, r1
 800609e:	095b      	lsrs	r3, r3, #5
 80060a0:	2264      	movs	r2, #100	@ 0x64
 80060a2:	fb02 f303 	mul.w	r3, r2, r3
 80060a6:	1acb      	subs	r3, r1, r3
 80060a8:	00db      	lsls	r3, r3, #3
 80060aa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80060ae:	4b36      	ldr	r3, [pc, #216]	@ (8006188 <UART_SetConfig+0x2d4>)
 80060b0:	fba3 2302 	umull	r2, r3, r3, r2
 80060b4:	095b      	lsrs	r3, r3, #5
 80060b6:	005b      	lsls	r3, r3, #1
 80060b8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80060bc:	441c      	add	r4, r3
 80060be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060c2:	2200      	movs	r2, #0
 80060c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80060c8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80060cc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80060d0:	4642      	mov	r2, r8
 80060d2:	464b      	mov	r3, r9
 80060d4:	1891      	adds	r1, r2, r2
 80060d6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80060d8:	415b      	adcs	r3, r3
 80060da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80060dc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80060e0:	4641      	mov	r1, r8
 80060e2:	1851      	adds	r1, r2, r1
 80060e4:	6339      	str	r1, [r7, #48]	@ 0x30
 80060e6:	4649      	mov	r1, r9
 80060e8:	414b      	adcs	r3, r1
 80060ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80060ec:	f04f 0200 	mov.w	r2, #0
 80060f0:	f04f 0300 	mov.w	r3, #0
 80060f4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80060f8:	4659      	mov	r1, fp
 80060fa:	00cb      	lsls	r3, r1, #3
 80060fc:	4651      	mov	r1, sl
 80060fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006102:	4651      	mov	r1, sl
 8006104:	00ca      	lsls	r2, r1, #3
 8006106:	4610      	mov	r0, r2
 8006108:	4619      	mov	r1, r3
 800610a:	4603      	mov	r3, r0
 800610c:	4642      	mov	r2, r8
 800610e:	189b      	adds	r3, r3, r2
 8006110:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006114:	464b      	mov	r3, r9
 8006116:	460a      	mov	r2, r1
 8006118:	eb42 0303 	adc.w	r3, r2, r3
 800611c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	2200      	movs	r2, #0
 8006128:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800612c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006130:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006134:	460b      	mov	r3, r1
 8006136:	18db      	adds	r3, r3, r3
 8006138:	62bb      	str	r3, [r7, #40]	@ 0x28
 800613a:	4613      	mov	r3, r2
 800613c:	eb42 0303 	adc.w	r3, r2, r3
 8006140:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006142:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006146:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800614a:	f7fa fd5f 	bl	8000c0c <__aeabi_uldivmod>
 800614e:	4602      	mov	r2, r0
 8006150:	460b      	mov	r3, r1
 8006152:	4b0d      	ldr	r3, [pc, #52]	@ (8006188 <UART_SetConfig+0x2d4>)
 8006154:	fba3 1302 	umull	r1, r3, r3, r2
 8006158:	095b      	lsrs	r3, r3, #5
 800615a:	2164      	movs	r1, #100	@ 0x64
 800615c:	fb01 f303 	mul.w	r3, r1, r3
 8006160:	1ad3      	subs	r3, r2, r3
 8006162:	00db      	lsls	r3, r3, #3
 8006164:	3332      	adds	r3, #50	@ 0x32
 8006166:	4a08      	ldr	r2, [pc, #32]	@ (8006188 <UART_SetConfig+0x2d4>)
 8006168:	fba2 2303 	umull	r2, r3, r2, r3
 800616c:	095b      	lsrs	r3, r3, #5
 800616e:	f003 0207 	and.w	r2, r3, #7
 8006172:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4422      	add	r2, r4
 800617a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800617c:	e106      	b.n	800638c <UART_SetConfig+0x4d8>
 800617e:	bf00      	nop
 8006180:	40011000 	.word	0x40011000
 8006184:	40011400 	.word	0x40011400
 8006188:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800618c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006190:	2200      	movs	r2, #0
 8006192:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006196:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800619a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800619e:	4642      	mov	r2, r8
 80061a0:	464b      	mov	r3, r9
 80061a2:	1891      	adds	r1, r2, r2
 80061a4:	6239      	str	r1, [r7, #32]
 80061a6:	415b      	adcs	r3, r3
 80061a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80061aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80061ae:	4641      	mov	r1, r8
 80061b0:	1854      	adds	r4, r2, r1
 80061b2:	4649      	mov	r1, r9
 80061b4:	eb43 0501 	adc.w	r5, r3, r1
 80061b8:	f04f 0200 	mov.w	r2, #0
 80061bc:	f04f 0300 	mov.w	r3, #0
 80061c0:	00eb      	lsls	r3, r5, #3
 80061c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80061c6:	00e2      	lsls	r2, r4, #3
 80061c8:	4614      	mov	r4, r2
 80061ca:	461d      	mov	r5, r3
 80061cc:	4643      	mov	r3, r8
 80061ce:	18e3      	adds	r3, r4, r3
 80061d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80061d4:	464b      	mov	r3, r9
 80061d6:	eb45 0303 	adc.w	r3, r5, r3
 80061da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80061de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	2200      	movs	r2, #0
 80061e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80061ea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80061ee:	f04f 0200 	mov.w	r2, #0
 80061f2:	f04f 0300 	mov.w	r3, #0
 80061f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80061fa:	4629      	mov	r1, r5
 80061fc:	008b      	lsls	r3, r1, #2
 80061fe:	4621      	mov	r1, r4
 8006200:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006204:	4621      	mov	r1, r4
 8006206:	008a      	lsls	r2, r1, #2
 8006208:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800620c:	f7fa fcfe 	bl	8000c0c <__aeabi_uldivmod>
 8006210:	4602      	mov	r2, r0
 8006212:	460b      	mov	r3, r1
 8006214:	4b60      	ldr	r3, [pc, #384]	@ (8006398 <UART_SetConfig+0x4e4>)
 8006216:	fba3 2302 	umull	r2, r3, r3, r2
 800621a:	095b      	lsrs	r3, r3, #5
 800621c:	011c      	lsls	r4, r3, #4
 800621e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006222:	2200      	movs	r2, #0
 8006224:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006228:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800622c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006230:	4642      	mov	r2, r8
 8006232:	464b      	mov	r3, r9
 8006234:	1891      	adds	r1, r2, r2
 8006236:	61b9      	str	r1, [r7, #24]
 8006238:	415b      	adcs	r3, r3
 800623a:	61fb      	str	r3, [r7, #28]
 800623c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006240:	4641      	mov	r1, r8
 8006242:	1851      	adds	r1, r2, r1
 8006244:	6139      	str	r1, [r7, #16]
 8006246:	4649      	mov	r1, r9
 8006248:	414b      	adcs	r3, r1
 800624a:	617b      	str	r3, [r7, #20]
 800624c:	f04f 0200 	mov.w	r2, #0
 8006250:	f04f 0300 	mov.w	r3, #0
 8006254:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006258:	4659      	mov	r1, fp
 800625a:	00cb      	lsls	r3, r1, #3
 800625c:	4651      	mov	r1, sl
 800625e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006262:	4651      	mov	r1, sl
 8006264:	00ca      	lsls	r2, r1, #3
 8006266:	4610      	mov	r0, r2
 8006268:	4619      	mov	r1, r3
 800626a:	4603      	mov	r3, r0
 800626c:	4642      	mov	r2, r8
 800626e:	189b      	adds	r3, r3, r2
 8006270:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006274:	464b      	mov	r3, r9
 8006276:	460a      	mov	r2, r1
 8006278:	eb42 0303 	adc.w	r3, r2, r3
 800627c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006284:	685b      	ldr	r3, [r3, #4]
 8006286:	2200      	movs	r2, #0
 8006288:	67bb      	str	r3, [r7, #120]	@ 0x78
 800628a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800628c:	f04f 0200 	mov.w	r2, #0
 8006290:	f04f 0300 	mov.w	r3, #0
 8006294:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006298:	4649      	mov	r1, r9
 800629a:	008b      	lsls	r3, r1, #2
 800629c:	4641      	mov	r1, r8
 800629e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062a2:	4641      	mov	r1, r8
 80062a4:	008a      	lsls	r2, r1, #2
 80062a6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80062aa:	f7fa fcaf 	bl	8000c0c <__aeabi_uldivmod>
 80062ae:	4602      	mov	r2, r0
 80062b0:	460b      	mov	r3, r1
 80062b2:	4611      	mov	r1, r2
 80062b4:	4b38      	ldr	r3, [pc, #224]	@ (8006398 <UART_SetConfig+0x4e4>)
 80062b6:	fba3 2301 	umull	r2, r3, r3, r1
 80062ba:	095b      	lsrs	r3, r3, #5
 80062bc:	2264      	movs	r2, #100	@ 0x64
 80062be:	fb02 f303 	mul.w	r3, r2, r3
 80062c2:	1acb      	subs	r3, r1, r3
 80062c4:	011b      	lsls	r3, r3, #4
 80062c6:	3332      	adds	r3, #50	@ 0x32
 80062c8:	4a33      	ldr	r2, [pc, #204]	@ (8006398 <UART_SetConfig+0x4e4>)
 80062ca:	fba2 2303 	umull	r2, r3, r2, r3
 80062ce:	095b      	lsrs	r3, r3, #5
 80062d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80062d4:	441c      	add	r4, r3
 80062d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062da:	2200      	movs	r2, #0
 80062dc:	673b      	str	r3, [r7, #112]	@ 0x70
 80062de:	677a      	str	r2, [r7, #116]	@ 0x74
 80062e0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80062e4:	4642      	mov	r2, r8
 80062e6:	464b      	mov	r3, r9
 80062e8:	1891      	adds	r1, r2, r2
 80062ea:	60b9      	str	r1, [r7, #8]
 80062ec:	415b      	adcs	r3, r3
 80062ee:	60fb      	str	r3, [r7, #12]
 80062f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80062f4:	4641      	mov	r1, r8
 80062f6:	1851      	adds	r1, r2, r1
 80062f8:	6039      	str	r1, [r7, #0]
 80062fa:	4649      	mov	r1, r9
 80062fc:	414b      	adcs	r3, r1
 80062fe:	607b      	str	r3, [r7, #4]
 8006300:	f04f 0200 	mov.w	r2, #0
 8006304:	f04f 0300 	mov.w	r3, #0
 8006308:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800630c:	4659      	mov	r1, fp
 800630e:	00cb      	lsls	r3, r1, #3
 8006310:	4651      	mov	r1, sl
 8006312:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006316:	4651      	mov	r1, sl
 8006318:	00ca      	lsls	r2, r1, #3
 800631a:	4610      	mov	r0, r2
 800631c:	4619      	mov	r1, r3
 800631e:	4603      	mov	r3, r0
 8006320:	4642      	mov	r2, r8
 8006322:	189b      	adds	r3, r3, r2
 8006324:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006326:	464b      	mov	r3, r9
 8006328:	460a      	mov	r2, r1
 800632a:	eb42 0303 	adc.w	r3, r2, r3
 800632e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	2200      	movs	r2, #0
 8006338:	663b      	str	r3, [r7, #96]	@ 0x60
 800633a:	667a      	str	r2, [r7, #100]	@ 0x64
 800633c:	f04f 0200 	mov.w	r2, #0
 8006340:	f04f 0300 	mov.w	r3, #0
 8006344:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006348:	4649      	mov	r1, r9
 800634a:	008b      	lsls	r3, r1, #2
 800634c:	4641      	mov	r1, r8
 800634e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006352:	4641      	mov	r1, r8
 8006354:	008a      	lsls	r2, r1, #2
 8006356:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800635a:	f7fa fc57 	bl	8000c0c <__aeabi_uldivmod>
 800635e:	4602      	mov	r2, r0
 8006360:	460b      	mov	r3, r1
 8006362:	4b0d      	ldr	r3, [pc, #52]	@ (8006398 <UART_SetConfig+0x4e4>)
 8006364:	fba3 1302 	umull	r1, r3, r3, r2
 8006368:	095b      	lsrs	r3, r3, #5
 800636a:	2164      	movs	r1, #100	@ 0x64
 800636c:	fb01 f303 	mul.w	r3, r1, r3
 8006370:	1ad3      	subs	r3, r2, r3
 8006372:	011b      	lsls	r3, r3, #4
 8006374:	3332      	adds	r3, #50	@ 0x32
 8006376:	4a08      	ldr	r2, [pc, #32]	@ (8006398 <UART_SetConfig+0x4e4>)
 8006378:	fba2 2303 	umull	r2, r3, r2, r3
 800637c:	095b      	lsrs	r3, r3, #5
 800637e:	f003 020f 	and.w	r2, r3, #15
 8006382:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4422      	add	r2, r4
 800638a:	609a      	str	r2, [r3, #8]
}
 800638c:	bf00      	nop
 800638e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006392:	46bd      	mov	sp, r7
 8006394:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006398:	51eb851f 	.word	0x51eb851f

0800639c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800639c:	b480      	push	{r7}
 800639e:	b085      	sub	sp, #20
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	4603      	mov	r3, r0
 80063a4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80063a6:	2300      	movs	r3, #0
 80063a8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80063aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80063ae:	2b84      	cmp	r3, #132	@ 0x84
 80063b0:	d005      	beq.n	80063be <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80063b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	4413      	add	r3, r2
 80063ba:	3303      	adds	r3, #3
 80063bc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80063be:	68fb      	ldr	r3, [r7, #12]
}
 80063c0:	4618      	mov	r0, r3
 80063c2:	3714      	adds	r7, #20
 80063c4:	46bd      	mov	sp, r7
 80063c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ca:	4770      	bx	lr

080063cc <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b083      	sub	sp, #12
 80063d0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80063d2:	f3ef 8305 	mrs	r3, IPSR
 80063d6:	607b      	str	r3, [r7, #4]
  return(result);
 80063d8:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80063da:	2b00      	cmp	r3, #0
 80063dc:	bf14      	ite	ne
 80063de:	2301      	movne	r3, #1
 80063e0:	2300      	moveq	r3, #0
 80063e2:	b2db      	uxtb	r3, r3
}
 80063e4:	4618      	mov	r0, r3
 80063e6:	370c      	adds	r7, #12
 80063e8:	46bd      	mov	sp, r7
 80063ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ee:	4770      	bx	lr

080063f0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80063f4:	f000 ffee 	bl	80073d4 <vTaskStartScheduler>
  
  return osOK;
 80063f8:	2300      	movs	r3, #0
}
 80063fa:	4618      	mov	r0, r3
 80063fc:	bd80      	pop	{r7, pc}

080063fe <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80063fe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006400:	b089      	sub	sp, #36	@ 0x24
 8006402:	af04      	add	r7, sp, #16
 8006404:	6078      	str	r0, [r7, #4]
 8006406:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	695b      	ldr	r3, [r3, #20]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d020      	beq.n	8006452 <osThreadCreate+0x54>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	699b      	ldr	r3, [r3, #24]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d01c      	beq.n	8006452 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	685c      	ldr	r4, [r3, #4]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	691e      	ldr	r6, [r3, #16]
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800642a:	4618      	mov	r0, r3
 800642c:	f7ff ffb6 	bl	800639c <makeFreeRtosPriority>
 8006430:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	695b      	ldr	r3, [r3, #20]
 8006436:	687a      	ldr	r2, [r7, #4]
 8006438:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800643a:	9202      	str	r2, [sp, #8]
 800643c:	9301      	str	r3, [sp, #4]
 800643e:	9100      	str	r1, [sp, #0]
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	4632      	mov	r2, r6
 8006444:	4629      	mov	r1, r5
 8006446:	4620      	mov	r0, r4
 8006448:	f000 fdde 	bl	8007008 <xTaskCreateStatic>
 800644c:	4603      	mov	r3, r0
 800644e:	60fb      	str	r3, [r7, #12]
 8006450:	e01c      	b.n	800648c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	685c      	ldr	r4, [r3, #4]
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800645e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006466:	4618      	mov	r0, r3
 8006468:	f7ff ff98 	bl	800639c <makeFreeRtosPriority>
 800646c:	4602      	mov	r2, r0
 800646e:	f107 030c 	add.w	r3, r7, #12
 8006472:	9301      	str	r3, [sp, #4]
 8006474:	9200      	str	r2, [sp, #0]
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	4632      	mov	r2, r6
 800647a:	4629      	mov	r1, r5
 800647c:	4620      	mov	r0, r4
 800647e:	f000 fe23 	bl	80070c8 <xTaskCreate>
 8006482:	4603      	mov	r3, r0
 8006484:	2b01      	cmp	r3, #1
 8006486:	d001      	beq.n	800648c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006488:	2300      	movs	r3, #0
 800648a:	e000      	b.n	800648e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800648c:	68fb      	ldr	r3, [r7, #12]
}
 800648e:	4618      	mov	r0, r3
 8006490:	3714      	adds	r7, #20
 8006492:	46bd      	mov	sp, r7
 8006494:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006496 <osThreadGetId>:
* @brief  Return the thread ID of the current running thread.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadGetId shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadGetId (void)
{
 8006496:	b580      	push	{r7, lr}
 8006498:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )
  return xTaskGetCurrentTaskHandle();
 800649a:	f001 fbbb 	bl	8007c14 <xTaskGetCurrentTaskHandle>
 800649e:	4603      	mov	r3, r0
#else
	return NULL;
#endif
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	bd80      	pop	{r7, pc}

080064a4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b084      	sub	sp, #16
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d001      	beq.n	80064ba <osDelay+0x16>
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	e000      	b.n	80064bc <osDelay+0x18>
 80064ba:	2301      	movs	r3, #1
 80064bc:	4618      	mov	r0, r3
 80064be:	f000 ff53 	bl	8007368 <vTaskDelay>
  
  return osOK;
 80064c2:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	3710      	adds	r7, #16
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bd80      	pop	{r7, pc}

080064cc <osSignalSet>:
* @param  signals       specifies the signal flags of the thread that should be set.
* @retval previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSignalSet shall be consistent in every CMSIS-RTOS.
*/
int32_t osSignalSet (osThreadId thread_id, int32_t signal)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b086      	sub	sp, #24
 80064d0:	af02      	add	r7, sp, #8
 80064d2:	6078      	str	r0, [r7, #4]
 80064d4:	6039      	str	r1, [r7, #0]
#if( configUSE_TASK_NOTIFICATIONS == 1 )	
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80064d6:	2300      	movs	r3, #0
 80064d8:	60fb      	str	r3, [r7, #12]
  uint32_t ulPreviousNotificationValue = 0;
 80064da:	2300      	movs	r3, #0
 80064dc:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode())
 80064de:	f7ff ff75 	bl	80063cc <inHandlerMode>
 80064e2:	4603      	mov	r3, r0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d01c      	beq.n	8006522 <osSignalSet+0x56>
  {
    if(xTaskGenericNotifyFromISR( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue, &xHigherPriorityTaskWoken ) != pdPASS )
 80064e8:	6839      	ldr	r1, [r7, #0]
 80064ea:	f107 0208 	add.w	r2, r7, #8
 80064ee:	f107 030c 	add.w	r3, r7, #12
 80064f2:	9300      	str	r3, [sp, #0]
 80064f4:	4613      	mov	r3, r2
 80064f6:	2201      	movs	r2, #1
 80064f8:	6878      	ldr	r0, [r7, #4]
 80064fa:	f001 fd63 	bl	8007fc4 <xTaskGenericNotifyFromISR>
 80064fe:	4603      	mov	r3, r0
 8006500:	2b01      	cmp	r3, #1
 8006502:	d002      	beq.n	800650a <osSignalSet+0x3e>
      return 0x80000000;
 8006504:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006508:	e019      	b.n	800653e <osSignalSet+0x72>
    
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d015      	beq.n	800653c <osSignalSet+0x70>
 8006510:	4b0d      	ldr	r3, [pc, #52]	@ (8006548 <osSignalSet+0x7c>)
 8006512:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006516:	601a      	str	r2, [r3, #0]
 8006518:	f3bf 8f4f 	dsb	sy
 800651c:	f3bf 8f6f 	isb	sy
 8006520:	e00c      	b.n	800653c <osSignalSet+0x70>
  }  
  else if(xTaskGenericNotify( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue) != pdPASS )
 8006522:	6839      	ldr	r1, [r7, #0]
 8006524:	f107 0308 	add.w	r3, r7, #8
 8006528:	2201      	movs	r2, #1
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f001 fc88 	bl	8007e40 <xTaskGenericNotify>
 8006530:	4603      	mov	r3, r0
 8006532:	2b01      	cmp	r3, #1
 8006534:	d002      	beq.n	800653c <osSignalSet+0x70>
    return 0x80000000;
 8006536:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800653a:	e000      	b.n	800653e <osSignalSet+0x72>
  
  return ulPreviousNotificationValue;
 800653c:	68bb      	ldr	r3, [r7, #8]
  (void) thread_id;
  (void) signal;

  return 0x80000000; /* Task Notification not supported */ 	
#endif
}
 800653e:	4618      	mov	r0, r3
 8006540:	3710      	adds	r7, #16
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}
 8006546:	bf00      	nop
 8006548:	e000ed04 	.word	0xe000ed04

0800654c <osSignalWait>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval  event flag information or error code.
* @note   MUST REMAIN UNCHANGED: \b osSignalWait shall be consistent in every CMSIS-RTOS.
*/
osEvent osSignalWait (int32_t signals, uint32_t millisec)
{
 800654c:	b590      	push	{r4, r7, lr}
 800654e:	b089      	sub	sp, #36	@ 0x24
 8006550:	af00      	add	r7, sp, #0
 8006552:	60f8      	str	r0, [r7, #12]
 8006554:	60b9      	str	r1, [r7, #8]
 8006556:	607a      	str	r2, [r7, #4]

#if( configUSE_TASK_NOTIFICATIONS == 1 )
	
  TickType_t ticks;

  ret.value.signals = 0;  
 8006558:	2300      	movs	r3, #0
 800655a:	617b      	str	r3, [r7, #20]
  ticks = 0;
 800655c:	2300      	movs	r3, #0
 800655e:	61fb      	str	r3, [r7, #28]
  if (millisec == osWaitForever) {
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006566:	d103      	bne.n	8006570 <osSignalWait+0x24>
    ticks = portMAX_DELAY;
 8006568:	f04f 33ff 	mov.w	r3, #4294967295
 800656c:	61fb      	str	r3, [r7, #28]
 800656e:	e009      	b.n	8006584 <osSignalWait+0x38>
  }
  else if (millisec != 0) {
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d006      	beq.n	8006584 <osSignalWait+0x38>
    ticks = millisec / portTICK_PERIOD_MS;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	61fb      	str	r3, [r7, #28]
    if (ticks == 0) {
 800657a:	69fb      	ldr	r3, [r7, #28]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d101      	bne.n	8006584 <osSignalWait+0x38>
      ticks = 1;
 8006580:	2301      	movs	r3, #1
 8006582:	61fb      	str	r3, [r7, #28]
    }
  }  
  
  if (inHandlerMode())
 8006584:	f7ff ff22 	bl	80063cc <inHandlerMode>
 8006588:	4603      	mov	r3, r0
 800658a:	2b00      	cmp	r3, #0
 800658c:	d002      	beq.n	8006594 <osSignalWait+0x48>
  {
    ret.status = osErrorISR;  /*Not allowed in ISR*/
 800658e:	2382      	movs	r3, #130	@ 0x82
 8006590:	613b      	str	r3, [r7, #16]
 8006592:	e01b      	b.n	80065cc <osSignalWait+0x80>
  }
  else
  {
    if(xTaskNotifyWait( 0,(uint32_t) signals, (uint32_t *)&ret.value.signals, ticks) != pdTRUE)
 8006594:	68b9      	ldr	r1, [r7, #8]
 8006596:	f107 0310 	add.w	r3, r7, #16
 800659a:	1d1a      	adds	r2, r3, #4
 800659c:	69fb      	ldr	r3, [r7, #28]
 800659e:	2000      	movs	r0, #0
 80065a0:	f001 fbee 	bl	8007d80 <xTaskNotifyWait>
 80065a4:	4603      	mov	r3, r0
 80065a6:	2b01      	cmp	r3, #1
 80065a8:	d008      	beq.n	80065bc <osSignalWait+0x70>
    {
      if(ticks == 0)  ret.status = osOK;
 80065aa:	69fb      	ldr	r3, [r7, #28]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d102      	bne.n	80065b6 <osSignalWait+0x6a>
 80065b0:	2300      	movs	r3, #0
 80065b2:	613b      	str	r3, [r7, #16]
 80065b4:	e00a      	b.n	80065cc <osSignalWait+0x80>
      else  ret.status = osEventTimeout;
 80065b6:	2340      	movs	r3, #64	@ 0x40
 80065b8:	613b      	str	r3, [r7, #16]
 80065ba:	e007      	b.n	80065cc <osSignalWait+0x80>
    }
    else if(ret.value.signals < 0)
 80065bc:	697b      	ldr	r3, [r7, #20]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	da02      	bge.n	80065c8 <osSignalWait+0x7c>
    {
      ret.status =  osErrorValue;     
 80065c2:	2386      	movs	r3, #134	@ 0x86
 80065c4:	613b      	str	r3, [r7, #16]
 80065c6:	e001      	b.n	80065cc <osSignalWait+0x80>
    }
    else  ret.status =  osEventSignal;
 80065c8:	2308      	movs	r3, #8
 80065ca:	613b      	str	r3, [r7, #16]
  (void) millisec;
	
  ret.status =  osErrorOS;	/* Task Notification not supported */
#endif
  
  return ret;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	461c      	mov	r4, r3
 80065d0:	f107 0310 	add.w	r3, r7, #16
 80065d4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80065d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80065dc:	68f8      	ldr	r0, [r7, #12]
 80065de:	3724      	adds	r7, #36	@ 0x24
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd90      	pop	{r4, r7, pc}

080065e4 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80065e4:	b590      	push	{r4, r7, lr}
 80065e6:	b085      	sub	sp, #20
 80065e8:	af02      	add	r7, sp, #8
 80065ea:	6078      	str	r0, [r7, #4]
 80065ec:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	689b      	ldr	r3, [r3, #8]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d011      	beq.n	800661a <osMessageCreate+0x36>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	68db      	ldr	r3, [r3, #12]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d00d      	beq.n	800661a <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6818      	ldr	r0, [r3, #0]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6859      	ldr	r1, [r3, #4]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	689a      	ldr	r2, [r3, #8]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	68db      	ldr	r3, [r3, #12]
 800660e:	2400      	movs	r4, #0
 8006610:	9400      	str	r4, [sp, #0]
 8006612:	f000 f92d 	bl	8006870 <xQueueGenericCreateStatic>
 8006616:	4603      	mov	r3, r0
 8006618:	e008      	b.n	800662c <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6818      	ldr	r0, [r3, #0]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	2200      	movs	r2, #0
 8006624:	4619      	mov	r1, r3
 8006626:	f000 f9a0 	bl	800696a <xQueueGenericCreate>
 800662a:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800662c:	4618      	mov	r0, r3
 800662e:	370c      	adds	r7, #12
 8006630:	46bd      	mov	sp, r7
 8006632:	bd90      	pop	{r4, r7, pc}

08006634 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006634:	b480      	push	{r7}
 8006636:	b083      	sub	sp, #12
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	f103 0208 	add.w	r2, r3, #8
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	f04f 32ff 	mov.w	r2, #4294967295
 800664c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	f103 0208 	add.w	r2, r3, #8
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f103 0208 	add.w	r2, r3, #8
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2200      	movs	r2, #0
 8006666:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006668:	bf00      	nop
 800666a:	370c      	adds	r7, #12
 800666c:	46bd      	mov	sp, r7
 800666e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006672:	4770      	bx	lr

08006674 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006674:	b480      	push	{r7}
 8006676:	b083      	sub	sp, #12
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2200      	movs	r2, #0
 8006680:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006682:	bf00      	nop
 8006684:	370c      	adds	r7, #12
 8006686:	46bd      	mov	sp, r7
 8006688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668c:	4770      	bx	lr

0800668e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800668e:	b480      	push	{r7}
 8006690:	b085      	sub	sp, #20
 8006692:	af00      	add	r7, sp, #0
 8006694:	6078      	str	r0, [r7, #4]
 8006696:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	68fa      	ldr	r2, [r7, #12]
 80066a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	689a      	ldr	r2, [r3, #8]
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	689b      	ldr	r3, [r3, #8]
 80066b0:	683a      	ldr	r2, [r7, #0]
 80066b2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	683a      	ldr	r2, [r7, #0]
 80066b8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	687a      	ldr	r2, [r7, #4]
 80066be:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	1c5a      	adds	r2, r3, #1
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	601a      	str	r2, [r3, #0]
}
 80066ca:	bf00      	nop
 80066cc:	3714      	adds	r7, #20
 80066ce:	46bd      	mov	sp, r7
 80066d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d4:	4770      	bx	lr

080066d6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80066d6:	b480      	push	{r7}
 80066d8:	b085      	sub	sp, #20
 80066da:	af00      	add	r7, sp, #0
 80066dc:	6078      	str	r0, [r7, #4]
 80066de:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066ec:	d103      	bne.n	80066f6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	691b      	ldr	r3, [r3, #16]
 80066f2:	60fb      	str	r3, [r7, #12]
 80066f4:	e00c      	b.n	8006710 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	3308      	adds	r3, #8
 80066fa:	60fb      	str	r3, [r7, #12]
 80066fc:	e002      	b.n	8006704 <vListInsert+0x2e>
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	60fb      	str	r3, [r7, #12]
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	68ba      	ldr	r2, [r7, #8]
 800670c:	429a      	cmp	r2, r3
 800670e:	d2f6      	bcs.n	80066fe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	685a      	ldr	r2, [r3, #4]
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	683a      	ldr	r2, [r7, #0]
 800671e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	68fa      	ldr	r2, [r7, #12]
 8006724:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	683a      	ldr	r2, [r7, #0]
 800672a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	687a      	ldr	r2, [r7, #4]
 8006730:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	1c5a      	adds	r2, r3, #1
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	601a      	str	r2, [r3, #0]
}
 800673c:	bf00      	nop
 800673e:	3714      	adds	r7, #20
 8006740:	46bd      	mov	sp, r7
 8006742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006746:	4770      	bx	lr

08006748 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006748:	b480      	push	{r7}
 800674a:	b085      	sub	sp, #20
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	691b      	ldr	r3, [r3, #16]
 8006754:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	685b      	ldr	r3, [r3, #4]
 800675a:	687a      	ldr	r2, [r7, #4]
 800675c:	6892      	ldr	r2, [r2, #8]
 800675e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	689b      	ldr	r3, [r3, #8]
 8006764:	687a      	ldr	r2, [r7, #4]
 8006766:	6852      	ldr	r2, [r2, #4]
 8006768:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	687a      	ldr	r2, [r7, #4]
 8006770:	429a      	cmp	r2, r3
 8006772:	d103      	bne.n	800677c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	689a      	ldr	r2, [r3, #8]
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2200      	movs	r2, #0
 8006780:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	1e5a      	subs	r2, r3, #1
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
}
 8006790:	4618      	mov	r0, r3
 8006792:	3714      	adds	r7, #20
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	4770      	bx	lr

0800679c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b084      	sub	sp, #16
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
 80067a4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d10b      	bne.n	80067c8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80067b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067b4:	f383 8811 	msr	BASEPRI, r3
 80067b8:	f3bf 8f6f 	isb	sy
 80067bc:	f3bf 8f4f 	dsb	sy
 80067c0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80067c2:	bf00      	nop
 80067c4:	bf00      	nop
 80067c6:	e7fd      	b.n	80067c4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80067c8:	f001 fe76 	bl	80084b8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681a      	ldr	r2, [r3, #0]
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067d4:	68f9      	ldr	r1, [r7, #12]
 80067d6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80067d8:	fb01 f303 	mul.w	r3, r1, r3
 80067dc:	441a      	add	r2, r3
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	2200      	movs	r2, #0
 80067e6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681a      	ldr	r2, [r3, #0]
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681a      	ldr	r2, [r3, #0]
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067f8:	3b01      	subs	r3, #1
 80067fa:	68f9      	ldr	r1, [r7, #12]
 80067fc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80067fe:	fb01 f303 	mul.w	r3, r1, r3
 8006802:	441a      	add	r2, r3
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	22ff      	movs	r2, #255	@ 0xff
 800680c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	22ff      	movs	r2, #255	@ 0xff
 8006814:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d114      	bne.n	8006848 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	691b      	ldr	r3, [r3, #16]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d01a      	beq.n	800685c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	3310      	adds	r3, #16
 800682a:	4618      	mov	r0, r3
 800682c:	f001 f82c 	bl	8007888 <xTaskRemoveFromEventList>
 8006830:	4603      	mov	r3, r0
 8006832:	2b00      	cmp	r3, #0
 8006834:	d012      	beq.n	800685c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006836:	4b0d      	ldr	r3, [pc, #52]	@ (800686c <xQueueGenericReset+0xd0>)
 8006838:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800683c:	601a      	str	r2, [r3, #0]
 800683e:	f3bf 8f4f 	dsb	sy
 8006842:	f3bf 8f6f 	isb	sy
 8006846:	e009      	b.n	800685c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	3310      	adds	r3, #16
 800684c:	4618      	mov	r0, r3
 800684e:	f7ff fef1 	bl	8006634 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	3324      	adds	r3, #36	@ 0x24
 8006856:	4618      	mov	r0, r3
 8006858:	f7ff feec 	bl	8006634 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800685c:	f001 fe5e 	bl	800851c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006860:	2301      	movs	r3, #1
}
 8006862:	4618      	mov	r0, r3
 8006864:	3710      	adds	r7, #16
 8006866:	46bd      	mov	sp, r7
 8006868:	bd80      	pop	{r7, pc}
 800686a:	bf00      	nop
 800686c:	e000ed04 	.word	0xe000ed04

08006870 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006870:	b580      	push	{r7, lr}
 8006872:	b08e      	sub	sp, #56	@ 0x38
 8006874:	af02      	add	r7, sp, #8
 8006876:	60f8      	str	r0, [r7, #12]
 8006878:	60b9      	str	r1, [r7, #8]
 800687a:	607a      	str	r2, [r7, #4]
 800687c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d10b      	bne.n	800689c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006884:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006888:	f383 8811 	msr	BASEPRI, r3
 800688c:	f3bf 8f6f 	isb	sy
 8006890:	f3bf 8f4f 	dsb	sy
 8006894:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006896:	bf00      	nop
 8006898:	bf00      	nop
 800689a:	e7fd      	b.n	8006898 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d10b      	bne.n	80068ba <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80068a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068a6:	f383 8811 	msr	BASEPRI, r3
 80068aa:	f3bf 8f6f 	isb	sy
 80068ae:	f3bf 8f4f 	dsb	sy
 80068b2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80068b4:	bf00      	nop
 80068b6:	bf00      	nop
 80068b8:	e7fd      	b.n	80068b6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d002      	beq.n	80068c6 <xQueueGenericCreateStatic+0x56>
 80068c0:	68bb      	ldr	r3, [r7, #8]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d001      	beq.n	80068ca <xQueueGenericCreateStatic+0x5a>
 80068c6:	2301      	movs	r3, #1
 80068c8:	e000      	b.n	80068cc <xQueueGenericCreateStatic+0x5c>
 80068ca:	2300      	movs	r3, #0
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d10b      	bne.n	80068e8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80068d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068d4:	f383 8811 	msr	BASEPRI, r3
 80068d8:	f3bf 8f6f 	isb	sy
 80068dc:	f3bf 8f4f 	dsb	sy
 80068e0:	623b      	str	r3, [r7, #32]
}
 80068e2:	bf00      	nop
 80068e4:	bf00      	nop
 80068e6:	e7fd      	b.n	80068e4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d102      	bne.n	80068f4 <xQueueGenericCreateStatic+0x84>
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d101      	bne.n	80068f8 <xQueueGenericCreateStatic+0x88>
 80068f4:	2301      	movs	r3, #1
 80068f6:	e000      	b.n	80068fa <xQueueGenericCreateStatic+0x8a>
 80068f8:	2300      	movs	r3, #0
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d10b      	bne.n	8006916 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80068fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006902:	f383 8811 	msr	BASEPRI, r3
 8006906:	f3bf 8f6f 	isb	sy
 800690a:	f3bf 8f4f 	dsb	sy
 800690e:	61fb      	str	r3, [r7, #28]
}
 8006910:	bf00      	nop
 8006912:	bf00      	nop
 8006914:	e7fd      	b.n	8006912 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006916:	2348      	movs	r3, #72	@ 0x48
 8006918:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	2b48      	cmp	r3, #72	@ 0x48
 800691e:	d00b      	beq.n	8006938 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006924:	f383 8811 	msr	BASEPRI, r3
 8006928:	f3bf 8f6f 	isb	sy
 800692c:	f3bf 8f4f 	dsb	sy
 8006930:	61bb      	str	r3, [r7, #24]
}
 8006932:	bf00      	nop
 8006934:	bf00      	nop
 8006936:	e7fd      	b.n	8006934 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006938:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800693e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006940:	2b00      	cmp	r3, #0
 8006942:	d00d      	beq.n	8006960 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006946:	2201      	movs	r2, #1
 8006948:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800694c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006952:	9300      	str	r3, [sp, #0]
 8006954:	4613      	mov	r3, r2
 8006956:	687a      	ldr	r2, [r7, #4]
 8006958:	68b9      	ldr	r1, [r7, #8]
 800695a:	68f8      	ldr	r0, [r7, #12]
 800695c:	f000 f840 	bl	80069e0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006960:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8006962:	4618      	mov	r0, r3
 8006964:	3730      	adds	r7, #48	@ 0x30
 8006966:	46bd      	mov	sp, r7
 8006968:	bd80      	pop	{r7, pc}

0800696a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800696a:	b580      	push	{r7, lr}
 800696c:	b08a      	sub	sp, #40	@ 0x28
 800696e:	af02      	add	r7, sp, #8
 8006970:	60f8      	str	r0, [r7, #12]
 8006972:	60b9      	str	r1, [r7, #8]
 8006974:	4613      	mov	r3, r2
 8006976:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d10b      	bne.n	8006996 <xQueueGenericCreate+0x2c>
	__asm volatile
 800697e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006982:	f383 8811 	msr	BASEPRI, r3
 8006986:	f3bf 8f6f 	isb	sy
 800698a:	f3bf 8f4f 	dsb	sy
 800698e:	613b      	str	r3, [r7, #16]
}
 8006990:	bf00      	nop
 8006992:	bf00      	nop
 8006994:	e7fd      	b.n	8006992 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	68ba      	ldr	r2, [r7, #8]
 800699a:	fb02 f303 	mul.w	r3, r2, r3
 800699e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80069a0:	69fb      	ldr	r3, [r7, #28]
 80069a2:	3348      	adds	r3, #72	@ 0x48
 80069a4:	4618      	mov	r0, r3
 80069a6:	f001 fea9 	bl	80086fc <pvPortMalloc>
 80069aa:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80069ac:	69bb      	ldr	r3, [r7, #24]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d011      	beq.n	80069d6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80069b2:	69bb      	ldr	r3, [r7, #24]
 80069b4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80069b6:	697b      	ldr	r3, [r7, #20]
 80069b8:	3348      	adds	r3, #72	@ 0x48
 80069ba:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80069bc:	69bb      	ldr	r3, [r7, #24]
 80069be:	2200      	movs	r2, #0
 80069c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80069c4:	79fa      	ldrb	r2, [r7, #7]
 80069c6:	69bb      	ldr	r3, [r7, #24]
 80069c8:	9300      	str	r3, [sp, #0]
 80069ca:	4613      	mov	r3, r2
 80069cc:	697a      	ldr	r2, [r7, #20]
 80069ce:	68b9      	ldr	r1, [r7, #8]
 80069d0:	68f8      	ldr	r0, [r7, #12]
 80069d2:	f000 f805 	bl	80069e0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80069d6:	69bb      	ldr	r3, [r7, #24]
	}
 80069d8:	4618      	mov	r0, r3
 80069da:	3720      	adds	r7, #32
 80069dc:	46bd      	mov	sp, r7
 80069de:	bd80      	pop	{r7, pc}

080069e0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b084      	sub	sp, #16
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	60f8      	str	r0, [r7, #12]
 80069e8:	60b9      	str	r1, [r7, #8]
 80069ea:	607a      	str	r2, [r7, #4]
 80069ec:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d103      	bne.n	80069fc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80069f4:	69bb      	ldr	r3, [r7, #24]
 80069f6:	69ba      	ldr	r2, [r7, #24]
 80069f8:	601a      	str	r2, [r3, #0]
 80069fa:	e002      	b.n	8006a02 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80069fc:	69bb      	ldr	r3, [r7, #24]
 80069fe:	687a      	ldr	r2, [r7, #4]
 8006a00:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006a02:	69bb      	ldr	r3, [r7, #24]
 8006a04:	68fa      	ldr	r2, [r7, #12]
 8006a06:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006a08:	69bb      	ldr	r3, [r7, #24]
 8006a0a:	68ba      	ldr	r2, [r7, #8]
 8006a0c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006a0e:	2101      	movs	r1, #1
 8006a10:	69b8      	ldr	r0, [r7, #24]
 8006a12:	f7ff fec3 	bl	800679c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006a16:	bf00      	nop
 8006a18:	3710      	adds	r7, #16
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}
	...

08006a20 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b08e      	sub	sp, #56	@ 0x38
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	60f8      	str	r0, [r7, #12]
 8006a28:	60b9      	str	r1, [r7, #8]
 8006a2a:	607a      	str	r2, [r7, #4]
 8006a2c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006a2e:	2300      	movs	r3, #0
 8006a30:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d10b      	bne.n	8006a54 <xQueueGenericSend+0x34>
	__asm volatile
 8006a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a40:	f383 8811 	msr	BASEPRI, r3
 8006a44:	f3bf 8f6f 	isb	sy
 8006a48:	f3bf 8f4f 	dsb	sy
 8006a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006a4e:	bf00      	nop
 8006a50:	bf00      	nop
 8006a52:	e7fd      	b.n	8006a50 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d103      	bne.n	8006a62 <xQueueGenericSend+0x42>
 8006a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d101      	bne.n	8006a66 <xQueueGenericSend+0x46>
 8006a62:	2301      	movs	r3, #1
 8006a64:	e000      	b.n	8006a68 <xQueueGenericSend+0x48>
 8006a66:	2300      	movs	r3, #0
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d10b      	bne.n	8006a84 <xQueueGenericSend+0x64>
	__asm volatile
 8006a6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a70:	f383 8811 	msr	BASEPRI, r3
 8006a74:	f3bf 8f6f 	isb	sy
 8006a78:	f3bf 8f4f 	dsb	sy
 8006a7c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006a7e:	bf00      	nop
 8006a80:	bf00      	nop
 8006a82:	e7fd      	b.n	8006a80 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	2b02      	cmp	r3, #2
 8006a88:	d103      	bne.n	8006a92 <xQueueGenericSend+0x72>
 8006a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a8e:	2b01      	cmp	r3, #1
 8006a90:	d101      	bne.n	8006a96 <xQueueGenericSend+0x76>
 8006a92:	2301      	movs	r3, #1
 8006a94:	e000      	b.n	8006a98 <xQueueGenericSend+0x78>
 8006a96:	2300      	movs	r3, #0
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d10b      	bne.n	8006ab4 <xQueueGenericSend+0x94>
	__asm volatile
 8006a9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aa0:	f383 8811 	msr	BASEPRI, r3
 8006aa4:	f3bf 8f6f 	isb	sy
 8006aa8:	f3bf 8f4f 	dsb	sy
 8006aac:	623b      	str	r3, [r7, #32]
}
 8006aae:	bf00      	nop
 8006ab0:	bf00      	nop
 8006ab2:	e7fd      	b.n	8006ab0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006ab4:	f001 f8be 	bl	8007c34 <xTaskGetSchedulerState>
 8006ab8:	4603      	mov	r3, r0
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d102      	bne.n	8006ac4 <xQueueGenericSend+0xa4>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d101      	bne.n	8006ac8 <xQueueGenericSend+0xa8>
 8006ac4:	2301      	movs	r3, #1
 8006ac6:	e000      	b.n	8006aca <xQueueGenericSend+0xaa>
 8006ac8:	2300      	movs	r3, #0
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d10b      	bne.n	8006ae6 <xQueueGenericSend+0xc6>
	__asm volatile
 8006ace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ad2:	f383 8811 	msr	BASEPRI, r3
 8006ad6:	f3bf 8f6f 	isb	sy
 8006ada:	f3bf 8f4f 	dsb	sy
 8006ade:	61fb      	str	r3, [r7, #28]
}
 8006ae0:	bf00      	nop
 8006ae2:	bf00      	nop
 8006ae4:	e7fd      	b.n	8006ae2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006ae6:	f001 fce7 	bl	80084b8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006af0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006af2:	429a      	cmp	r2, r3
 8006af4:	d302      	bcc.n	8006afc <xQueueGenericSend+0xdc>
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	2b02      	cmp	r3, #2
 8006afa:	d129      	bne.n	8006b50 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006afc:	683a      	ldr	r2, [r7, #0]
 8006afe:	68b9      	ldr	r1, [r7, #8]
 8006b00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006b02:	f000 f971 	bl	8006de8 <prvCopyDataToQueue>
 8006b06:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d010      	beq.n	8006b32 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b12:	3324      	adds	r3, #36	@ 0x24
 8006b14:	4618      	mov	r0, r3
 8006b16:	f000 feb7 	bl	8007888 <xTaskRemoveFromEventList>
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d013      	beq.n	8006b48 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006b20:	4b3f      	ldr	r3, [pc, #252]	@ (8006c20 <xQueueGenericSend+0x200>)
 8006b22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b26:	601a      	str	r2, [r3, #0]
 8006b28:	f3bf 8f4f 	dsb	sy
 8006b2c:	f3bf 8f6f 	isb	sy
 8006b30:	e00a      	b.n	8006b48 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006b32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d007      	beq.n	8006b48 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006b38:	4b39      	ldr	r3, [pc, #228]	@ (8006c20 <xQueueGenericSend+0x200>)
 8006b3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b3e:	601a      	str	r2, [r3, #0]
 8006b40:	f3bf 8f4f 	dsb	sy
 8006b44:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006b48:	f001 fce8 	bl	800851c <vPortExitCritical>
				return pdPASS;
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	e063      	b.n	8006c18 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d103      	bne.n	8006b5e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006b56:	f001 fce1 	bl	800851c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	e05c      	b.n	8006c18 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006b5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d106      	bne.n	8006b72 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006b64:	f107 0314 	add.w	r3, r7, #20
 8006b68:	4618      	mov	r0, r3
 8006b6a:	f000 fef1 	bl	8007950 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006b6e:	2301      	movs	r3, #1
 8006b70:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006b72:	f001 fcd3 	bl	800851c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006b76:	f000 fc97 	bl	80074a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006b7a:	f001 fc9d 	bl	80084b8 <vPortEnterCritical>
 8006b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b80:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006b84:	b25b      	sxtb	r3, r3
 8006b86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b8a:	d103      	bne.n	8006b94 <xQueueGenericSend+0x174>
 8006b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b8e:	2200      	movs	r2, #0
 8006b90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b96:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006b9a:	b25b      	sxtb	r3, r3
 8006b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ba0:	d103      	bne.n	8006baa <xQueueGenericSend+0x18a>
 8006ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006baa:	f001 fcb7 	bl	800851c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006bae:	1d3a      	adds	r2, r7, #4
 8006bb0:	f107 0314 	add.w	r3, r7, #20
 8006bb4:	4611      	mov	r1, r2
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	f000 fee0 	bl	800797c <xTaskCheckForTimeOut>
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d124      	bne.n	8006c0c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006bc2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006bc4:	f000 fa08 	bl	8006fd8 <prvIsQueueFull>
 8006bc8:	4603      	mov	r3, r0
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d018      	beq.n	8006c00 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bd0:	3310      	adds	r3, #16
 8006bd2:	687a      	ldr	r2, [r7, #4]
 8006bd4:	4611      	mov	r1, r2
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	f000 fe30 	bl	800783c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006bdc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006bde:	f000 f993 	bl	8006f08 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006be2:	f000 fc6f 	bl	80074c4 <xTaskResumeAll>
 8006be6:	4603      	mov	r3, r0
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	f47f af7c 	bne.w	8006ae6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006bee:	4b0c      	ldr	r3, [pc, #48]	@ (8006c20 <xQueueGenericSend+0x200>)
 8006bf0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bf4:	601a      	str	r2, [r3, #0]
 8006bf6:	f3bf 8f4f 	dsb	sy
 8006bfa:	f3bf 8f6f 	isb	sy
 8006bfe:	e772      	b.n	8006ae6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006c00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c02:	f000 f981 	bl	8006f08 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006c06:	f000 fc5d 	bl	80074c4 <xTaskResumeAll>
 8006c0a:	e76c      	b.n	8006ae6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006c0c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c0e:	f000 f97b 	bl	8006f08 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006c12:	f000 fc57 	bl	80074c4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006c16:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006c18:	4618      	mov	r0, r3
 8006c1a:	3738      	adds	r7, #56	@ 0x38
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	bd80      	pop	{r7, pc}
 8006c20:	e000ed04 	.word	0xe000ed04

08006c24 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b08c      	sub	sp, #48	@ 0x30
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	60f8      	str	r0, [r7, #12]
 8006c2c:	60b9      	str	r1, [r7, #8]
 8006c2e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006c30:	2300      	movs	r3, #0
 8006c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006c38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d10b      	bne.n	8006c56 <xQueueReceive+0x32>
	__asm volatile
 8006c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c42:	f383 8811 	msr	BASEPRI, r3
 8006c46:	f3bf 8f6f 	isb	sy
 8006c4a:	f3bf 8f4f 	dsb	sy
 8006c4e:	623b      	str	r3, [r7, #32]
}
 8006c50:	bf00      	nop
 8006c52:	bf00      	nop
 8006c54:	e7fd      	b.n	8006c52 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006c56:	68bb      	ldr	r3, [r7, #8]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d103      	bne.n	8006c64 <xQueueReceive+0x40>
 8006c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d101      	bne.n	8006c68 <xQueueReceive+0x44>
 8006c64:	2301      	movs	r3, #1
 8006c66:	e000      	b.n	8006c6a <xQueueReceive+0x46>
 8006c68:	2300      	movs	r3, #0
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d10b      	bne.n	8006c86 <xQueueReceive+0x62>
	__asm volatile
 8006c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c72:	f383 8811 	msr	BASEPRI, r3
 8006c76:	f3bf 8f6f 	isb	sy
 8006c7a:	f3bf 8f4f 	dsb	sy
 8006c7e:	61fb      	str	r3, [r7, #28]
}
 8006c80:	bf00      	nop
 8006c82:	bf00      	nop
 8006c84:	e7fd      	b.n	8006c82 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006c86:	f000 ffd5 	bl	8007c34 <xTaskGetSchedulerState>
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d102      	bne.n	8006c96 <xQueueReceive+0x72>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d101      	bne.n	8006c9a <xQueueReceive+0x76>
 8006c96:	2301      	movs	r3, #1
 8006c98:	e000      	b.n	8006c9c <xQueueReceive+0x78>
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d10b      	bne.n	8006cb8 <xQueueReceive+0x94>
	__asm volatile
 8006ca0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ca4:	f383 8811 	msr	BASEPRI, r3
 8006ca8:	f3bf 8f6f 	isb	sy
 8006cac:	f3bf 8f4f 	dsb	sy
 8006cb0:	61bb      	str	r3, [r7, #24]
}
 8006cb2:	bf00      	nop
 8006cb4:	bf00      	nop
 8006cb6:	e7fd      	b.n	8006cb4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006cb8:	f001 fbfe 	bl	80084b8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006cbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cc0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d01f      	beq.n	8006d08 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006cc8:	68b9      	ldr	r1, [r7, #8]
 8006cca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ccc:	f000 f8f6 	bl	8006ebc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd2:	1e5a      	subs	r2, r3, #1
 8006cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cd6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006cd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cda:	691b      	ldr	r3, [r3, #16]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d00f      	beq.n	8006d00 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ce2:	3310      	adds	r3, #16
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	f000 fdcf 	bl	8007888 <xTaskRemoveFromEventList>
 8006cea:	4603      	mov	r3, r0
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d007      	beq.n	8006d00 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006cf0:	4b3c      	ldr	r3, [pc, #240]	@ (8006de4 <xQueueReceive+0x1c0>)
 8006cf2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006cf6:	601a      	str	r2, [r3, #0]
 8006cf8:	f3bf 8f4f 	dsb	sy
 8006cfc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006d00:	f001 fc0c 	bl	800851c <vPortExitCritical>
				return pdPASS;
 8006d04:	2301      	movs	r3, #1
 8006d06:	e069      	b.n	8006ddc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d103      	bne.n	8006d16 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006d0e:	f001 fc05 	bl	800851c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006d12:	2300      	movs	r3, #0
 8006d14:	e062      	b.n	8006ddc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006d16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d106      	bne.n	8006d2a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006d1c:	f107 0310 	add.w	r3, r7, #16
 8006d20:	4618      	mov	r0, r3
 8006d22:	f000 fe15 	bl	8007950 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006d26:	2301      	movs	r3, #1
 8006d28:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006d2a:	f001 fbf7 	bl	800851c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006d2e:	f000 fbbb 	bl	80074a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006d32:	f001 fbc1 	bl	80084b8 <vPortEnterCritical>
 8006d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d38:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006d3c:	b25b      	sxtb	r3, r3
 8006d3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d42:	d103      	bne.n	8006d4c <xQueueReceive+0x128>
 8006d44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d46:	2200      	movs	r2, #0
 8006d48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006d4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d4e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006d52:	b25b      	sxtb	r3, r3
 8006d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d58:	d103      	bne.n	8006d62 <xQueueReceive+0x13e>
 8006d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006d62:	f001 fbdb 	bl	800851c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006d66:	1d3a      	adds	r2, r7, #4
 8006d68:	f107 0310 	add.w	r3, r7, #16
 8006d6c:	4611      	mov	r1, r2
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f000 fe04 	bl	800797c <xTaskCheckForTimeOut>
 8006d74:	4603      	mov	r3, r0
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d123      	bne.n	8006dc2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006d7a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d7c:	f000 f916 	bl	8006fac <prvIsQueueEmpty>
 8006d80:	4603      	mov	r3, r0
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d017      	beq.n	8006db6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d88:	3324      	adds	r3, #36	@ 0x24
 8006d8a:	687a      	ldr	r2, [r7, #4]
 8006d8c:	4611      	mov	r1, r2
 8006d8e:	4618      	mov	r0, r3
 8006d90:	f000 fd54 	bl	800783c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006d94:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d96:	f000 f8b7 	bl	8006f08 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006d9a:	f000 fb93 	bl	80074c4 <xTaskResumeAll>
 8006d9e:	4603      	mov	r3, r0
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d189      	bne.n	8006cb8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006da4:	4b0f      	ldr	r3, [pc, #60]	@ (8006de4 <xQueueReceive+0x1c0>)
 8006da6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006daa:	601a      	str	r2, [r3, #0]
 8006dac:	f3bf 8f4f 	dsb	sy
 8006db0:	f3bf 8f6f 	isb	sy
 8006db4:	e780      	b.n	8006cb8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006db6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006db8:	f000 f8a6 	bl	8006f08 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006dbc:	f000 fb82 	bl	80074c4 <xTaskResumeAll>
 8006dc0:	e77a      	b.n	8006cb8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006dc2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006dc4:	f000 f8a0 	bl	8006f08 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006dc8:	f000 fb7c 	bl	80074c4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006dcc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006dce:	f000 f8ed 	bl	8006fac <prvIsQueueEmpty>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	f43f af6f 	beq.w	8006cb8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006dda:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006ddc:	4618      	mov	r0, r3
 8006dde:	3730      	adds	r7, #48	@ 0x30
 8006de0:	46bd      	mov	sp, r7
 8006de2:	bd80      	pop	{r7, pc}
 8006de4:	e000ed04 	.word	0xe000ed04

08006de8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b086      	sub	sp, #24
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	60f8      	str	r0, [r7, #12]
 8006df0:	60b9      	str	r1, [r7, #8]
 8006df2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006df4:	2300      	movs	r3, #0
 8006df6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dfc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d10d      	bne.n	8006e22 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d14d      	bne.n	8006eaa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	689b      	ldr	r3, [r3, #8]
 8006e12:	4618      	mov	r0, r3
 8006e14:	f000 ff2c 	bl	8007c70 <xTaskPriorityDisinherit>
 8006e18:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	609a      	str	r2, [r3, #8]
 8006e20:	e043      	b.n	8006eaa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d119      	bne.n	8006e5c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	6858      	ldr	r0, [r3, #4]
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e30:	461a      	mov	r2, r3
 8006e32:	68b9      	ldr	r1, [r7, #8]
 8006e34:	f002 fef3 	bl	8009c1e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	685a      	ldr	r2, [r3, #4]
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e40:	441a      	add	r2, r3
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	685a      	ldr	r2, [r3, #4]
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	689b      	ldr	r3, [r3, #8]
 8006e4e:	429a      	cmp	r2, r3
 8006e50:	d32b      	bcc.n	8006eaa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681a      	ldr	r2, [r3, #0]
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	605a      	str	r2, [r3, #4]
 8006e5a:	e026      	b.n	8006eaa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	68d8      	ldr	r0, [r3, #12]
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e64:	461a      	mov	r2, r3
 8006e66:	68b9      	ldr	r1, [r7, #8]
 8006e68:	f002 fed9 	bl	8009c1e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	68da      	ldr	r2, [r3, #12]
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e74:	425b      	negs	r3, r3
 8006e76:	441a      	add	r2, r3
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	68da      	ldr	r2, [r3, #12]
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	429a      	cmp	r2, r3
 8006e86:	d207      	bcs.n	8006e98 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	689a      	ldr	r2, [r3, #8]
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e90:	425b      	negs	r3, r3
 8006e92:	441a      	add	r2, r3
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2b02      	cmp	r3, #2
 8006e9c:	d105      	bne.n	8006eaa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006e9e:	693b      	ldr	r3, [r7, #16]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d002      	beq.n	8006eaa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006ea4:	693b      	ldr	r3, [r7, #16]
 8006ea6:	3b01      	subs	r3, #1
 8006ea8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006eaa:	693b      	ldr	r3, [r7, #16]
 8006eac:	1c5a      	adds	r2, r3, #1
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006eb2:	697b      	ldr	r3, [r7, #20]
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3718      	adds	r7, #24
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}

08006ebc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b082      	sub	sp, #8
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
 8006ec4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d018      	beq.n	8006f00 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	68da      	ldr	r2, [r3, #12]
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ed6:	441a      	add	r2, r3
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	68da      	ldr	r2, [r3, #12]
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	689b      	ldr	r3, [r3, #8]
 8006ee4:	429a      	cmp	r2, r3
 8006ee6:	d303      	bcc.n	8006ef0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681a      	ldr	r2, [r3, #0]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	68d9      	ldr	r1, [r3, #12]
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ef8:	461a      	mov	r2, r3
 8006efa:	6838      	ldr	r0, [r7, #0]
 8006efc:	f002 fe8f 	bl	8009c1e <memcpy>
	}
}
 8006f00:	bf00      	nop
 8006f02:	3708      	adds	r7, #8
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}

08006f08 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b084      	sub	sp, #16
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006f10:	f001 fad2 	bl	80084b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f1a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006f1c:	e011      	b.n	8006f42 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d012      	beq.n	8006f4c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	3324      	adds	r3, #36	@ 0x24
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	f000 fcac 	bl	8007888 <xTaskRemoveFromEventList>
 8006f30:	4603      	mov	r3, r0
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d001      	beq.n	8006f3a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006f36:	f000 fd85 	bl	8007a44 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006f3a:	7bfb      	ldrb	r3, [r7, #15]
 8006f3c:	3b01      	subs	r3, #1
 8006f3e:	b2db      	uxtb	r3, r3
 8006f40:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006f42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	dce9      	bgt.n	8006f1e <prvUnlockQueue+0x16>
 8006f4a:	e000      	b.n	8006f4e <prvUnlockQueue+0x46>
					break;
 8006f4c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	22ff      	movs	r2, #255	@ 0xff
 8006f52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006f56:	f001 fae1 	bl	800851c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006f5a:	f001 faad 	bl	80084b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006f64:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006f66:	e011      	b.n	8006f8c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	691b      	ldr	r3, [r3, #16]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d012      	beq.n	8006f96 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	3310      	adds	r3, #16
 8006f74:	4618      	mov	r0, r3
 8006f76:	f000 fc87 	bl	8007888 <xTaskRemoveFromEventList>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d001      	beq.n	8006f84 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006f80:	f000 fd60 	bl	8007a44 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006f84:	7bbb      	ldrb	r3, [r7, #14]
 8006f86:	3b01      	subs	r3, #1
 8006f88:	b2db      	uxtb	r3, r3
 8006f8a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006f8c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	dce9      	bgt.n	8006f68 <prvUnlockQueue+0x60>
 8006f94:	e000      	b.n	8006f98 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006f96:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	22ff      	movs	r2, #255	@ 0xff
 8006f9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006fa0:	f001 fabc 	bl	800851c <vPortExitCritical>
}
 8006fa4:	bf00      	nop
 8006fa6:	3710      	adds	r7, #16
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	bd80      	pop	{r7, pc}

08006fac <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b084      	sub	sp, #16
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006fb4:	f001 fa80 	bl	80084b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d102      	bne.n	8006fc6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	60fb      	str	r3, [r7, #12]
 8006fc4:	e001      	b.n	8006fca <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006fca:	f001 faa7 	bl	800851c <vPortExitCritical>

	return xReturn;
 8006fce:	68fb      	ldr	r3, [r7, #12]
}
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	3710      	adds	r7, #16
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	bd80      	pop	{r7, pc}

08006fd8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b084      	sub	sp, #16
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006fe0:	f001 fa6a 	bl	80084b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fec:	429a      	cmp	r2, r3
 8006fee:	d102      	bne.n	8006ff6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	60fb      	str	r3, [r7, #12]
 8006ff4:	e001      	b.n	8006ffa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006ffa:	f001 fa8f 	bl	800851c <vPortExitCritical>

	return xReturn;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
}
 8007000:	4618      	mov	r0, r3
 8007002:	3710      	adds	r7, #16
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}

08007008 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007008:	b580      	push	{r7, lr}
 800700a:	b08e      	sub	sp, #56	@ 0x38
 800700c:	af04      	add	r7, sp, #16
 800700e:	60f8      	str	r0, [r7, #12]
 8007010:	60b9      	str	r1, [r7, #8]
 8007012:	607a      	str	r2, [r7, #4]
 8007014:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007016:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007018:	2b00      	cmp	r3, #0
 800701a:	d10b      	bne.n	8007034 <xTaskCreateStatic+0x2c>
	__asm volatile
 800701c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007020:	f383 8811 	msr	BASEPRI, r3
 8007024:	f3bf 8f6f 	isb	sy
 8007028:	f3bf 8f4f 	dsb	sy
 800702c:	623b      	str	r3, [r7, #32]
}
 800702e:	bf00      	nop
 8007030:	bf00      	nop
 8007032:	e7fd      	b.n	8007030 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007034:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007036:	2b00      	cmp	r3, #0
 8007038:	d10b      	bne.n	8007052 <xTaskCreateStatic+0x4a>
	__asm volatile
 800703a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800703e:	f383 8811 	msr	BASEPRI, r3
 8007042:	f3bf 8f6f 	isb	sy
 8007046:	f3bf 8f4f 	dsb	sy
 800704a:	61fb      	str	r3, [r7, #28]
}
 800704c:	bf00      	nop
 800704e:	bf00      	nop
 8007050:	e7fd      	b.n	800704e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007052:	23a0      	movs	r3, #160	@ 0xa0
 8007054:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	2ba0      	cmp	r3, #160	@ 0xa0
 800705a:	d00b      	beq.n	8007074 <xTaskCreateStatic+0x6c>
	__asm volatile
 800705c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007060:	f383 8811 	msr	BASEPRI, r3
 8007064:	f3bf 8f6f 	isb	sy
 8007068:	f3bf 8f4f 	dsb	sy
 800706c:	61bb      	str	r3, [r7, #24]
}
 800706e:	bf00      	nop
 8007070:	bf00      	nop
 8007072:	e7fd      	b.n	8007070 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007074:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007078:	2b00      	cmp	r3, #0
 800707a:	d01e      	beq.n	80070ba <xTaskCreateStatic+0xb2>
 800707c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800707e:	2b00      	cmp	r3, #0
 8007080:	d01b      	beq.n	80070ba <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007082:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007084:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007088:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800708a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800708c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800708e:	2202      	movs	r2, #2
 8007090:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007094:	2300      	movs	r3, #0
 8007096:	9303      	str	r3, [sp, #12]
 8007098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800709a:	9302      	str	r3, [sp, #8]
 800709c:	f107 0314 	add.w	r3, r7, #20
 80070a0:	9301      	str	r3, [sp, #4]
 80070a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070a4:	9300      	str	r3, [sp, #0]
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	687a      	ldr	r2, [r7, #4]
 80070aa:	68b9      	ldr	r1, [r7, #8]
 80070ac:	68f8      	ldr	r0, [r7, #12]
 80070ae:	f000 f851 	bl	8007154 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80070b2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80070b4:	f000 f8ee 	bl	8007294 <prvAddNewTaskToReadyList>
 80070b8:	e001      	b.n	80070be <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80070ba:	2300      	movs	r3, #0
 80070bc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80070be:	697b      	ldr	r3, [r7, #20]
	}
 80070c0:	4618      	mov	r0, r3
 80070c2:	3728      	adds	r7, #40	@ 0x28
 80070c4:	46bd      	mov	sp, r7
 80070c6:	bd80      	pop	{r7, pc}

080070c8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b08c      	sub	sp, #48	@ 0x30
 80070cc:	af04      	add	r7, sp, #16
 80070ce:	60f8      	str	r0, [r7, #12]
 80070d0:	60b9      	str	r1, [r7, #8]
 80070d2:	603b      	str	r3, [r7, #0]
 80070d4:	4613      	mov	r3, r2
 80070d6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80070d8:	88fb      	ldrh	r3, [r7, #6]
 80070da:	009b      	lsls	r3, r3, #2
 80070dc:	4618      	mov	r0, r3
 80070de:	f001 fb0d 	bl	80086fc <pvPortMalloc>
 80070e2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d00e      	beq.n	8007108 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80070ea:	20a0      	movs	r0, #160	@ 0xa0
 80070ec:	f001 fb06 	bl	80086fc <pvPortMalloc>
 80070f0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80070f2:	69fb      	ldr	r3, [r7, #28]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d003      	beq.n	8007100 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80070f8:	69fb      	ldr	r3, [r7, #28]
 80070fa:	697a      	ldr	r2, [r7, #20]
 80070fc:	631a      	str	r2, [r3, #48]	@ 0x30
 80070fe:	e005      	b.n	800710c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007100:	6978      	ldr	r0, [r7, #20]
 8007102:	f001 fbc9 	bl	8008898 <vPortFree>
 8007106:	e001      	b.n	800710c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007108:	2300      	movs	r3, #0
 800710a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800710c:	69fb      	ldr	r3, [r7, #28]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d017      	beq.n	8007142 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007112:	69fb      	ldr	r3, [r7, #28]
 8007114:	2200      	movs	r2, #0
 8007116:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800711a:	88fa      	ldrh	r2, [r7, #6]
 800711c:	2300      	movs	r3, #0
 800711e:	9303      	str	r3, [sp, #12]
 8007120:	69fb      	ldr	r3, [r7, #28]
 8007122:	9302      	str	r3, [sp, #8]
 8007124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007126:	9301      	str	r3, [sp, #4]
 8007128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800712a:	9300      	str	r3, [sp, #0]
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	68b9      	ldr	r1, [r7, #8]
 8007130:	68f8      	ldr	r0, [r7, #12]
 8007132:	f000 f80f 	bl	8007154 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007136:	69f8      	ldr	r0, [r7, #28]
 8007138:	f000 f8ac 	bl	8007294 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800713c:	2301      	movs	r3, #1
 800713e:	61bb      	str	r3, [r7, #24]
 8007140:	e002      	b.n	8007148 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007142:	f04f 33ff 	mov.w	r3, #4294967295
 8007146:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007148:	69bb      	ldr	r3, [r7, #24]
	}
 800714a:	4618      	mov	r0, r3
 800714c:	3720      	adds	r7, #32
 800714e:	46bd      	mov	sp, r7
 8007150:	bd80      	pop	{r7, pc}
	...

08007154 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b088      	sub	sp, #32
 8007158:	af00      	add	r7, sp, #0
 800715a:	60f8      	str	r0, [r7, #12]
 800715c:	60b9      	str	r1, [r7, #8]
 800715e:	607a      	str	r2, [r7, #4]
 8007160:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007164:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800716c:	3b01      	subs	r3, #1
 800716e:	009b      	lsls	r3, r3, #2
 8007170:	4413      	add	r3, r2
 8007172:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007174:	69bb      	ldr	r3, [r7, #24]
 8007176:	f023 0307 	bic.w	r3, r3, #7
 800717a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800717c:	69bb      	ldr	r3, [r7, #24]
 800717e:	f003 0307 	and.w	r3, r3, #7
 8007182:	2b00      	cmp	r3, #0
 8007184:	d00b      	beq.n	800719e <prvInitialiseNewTask+0x4a>
	__asm volatile
 8007186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800718a:	f383 8811 	msr	BASEPRI, r3
 800718e:	f3bf 8f6f 	isb	sy
 8007192:	f3bf 8f4f 	dsb	sy
 8007196:	617b      	str	r3, [r7, #20]
}
 8007198:	bf00      	nop
 800719a:	bf00      	nop
 800719c:	e7fd      	b.n	800719a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d01f      	beq.n	80071e4 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80071a4:	2300      	movs	r3, #0
 80071a6:	61fb      	str	r3, [r7, #28]
 80071a8:	e012      	b.n	80071d0 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80071aa:	68ba      	ldr	r2, [r7, #8]
 80071ac:	69fb      	ldr	r3, [r7, #28]
 80071ae:	4413      	add	r3, r2
 80071b0:	7819      	ldrb	r1, [r3, #0]
 80071b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071b4:	69fb      	ldr	r3, [r7, #28]
 80071b6:	4413      	add	r3, r2
 80071b8:	3334      	adds	r3, #52	@ 0x34
 80071ba:	460a      	mov	r2, r1
 80071bc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80071be:	68ba      	ldr	r2, [r7, #8]
 80071c0:	69fb      	ldr	r3, [r7, #28]
 80071c2:	4413      	add	r3, r2
 80071c4:	781b      	ldrb	r3, [r3, #0]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d006      	beq.n	80071d8 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80071ca:	69fb      	ldr	r3, [r7, #28]
 80071cc:	3301      	adds	r3, #1
 80071ce:	61fb      	str	r3, [r7, #28]
 80071d0:	69fb      	ldr	r3, [r7, #28]
 80071d2:	2b0f      	cmp	r3, #15
 80071d4:	d9e9      	bls.n	80071aa <prvInitialiseNewTask+0x56>
 80071d6:	e000      	b.n	80071da <prvInitialiseNewTask+0x86>
			{
				break;
 80071d8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80071da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071dc:	2200      	movs	r2, #0
 80071de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80071e2:	e003      	b.n	80071ec <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80071e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071e6:	2200      	movs	r2, #0
 80071e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80071ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071ee:	2b06      	cmp	r3, #6
 80071f0:	d901      	bls.n	80071f6 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80071f2:	2306      	movs	r3, #6
 80071f4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80071f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80071fa:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80071fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007200:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007204:	2200      	movs	r2, #0
 8007206:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800720a:	3304      	adds	r3, #4
 800720c:	4618      	mov	r0, r3
 800720e:	f7ff fa31 	bl	8006674 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007214:	3318      	adds	r3, #24
 8007216:	4618      	mov	r0, r3
 8007218:	f7ff fa2c 	bl	8006674 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800721c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800721e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007220:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007224:	f1c3 0207 	rsb	r2, r3, #7
 8007228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800722a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800722c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800722e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007230:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007234:	2200      	movs	r2, #0
 8007236:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800723a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800723c:	2200      	movs	r2, #0
 800723e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007244:	334c      	adds	r3, #76	@ 0x4c
 8007246:	224c      	movs	r2, #76	@ 0x4c
 8007248:	2100      	movs	r1, #0
 800724a:	4618      	mov	r0, r3
 800724c:	f002 fbe5 	bl	8009a1a <memset>
 8007250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007252:	4a0d      	ldr	r2, [pc, #52]	@ (8007288 <prvInitialiseNewTask+0x134>)
 8007254:	651a      	str	r2, [r3, #80]	@ 0x50
 8007256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007258:	4a0c      	ldr	r2, [pc, #48]	@ (800728c <prvInitialiseNewTask+0x138>)
 800725a:	655a      	str	r2, [r3, #84]	@ 0x54
 800725c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800725e:	4a0c      	ldr	r2, [pc, #48]	@ (8007290 <prvInitialiseNewTask+0x13c>)
 8007260:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007262:	683a      	ldr	r2, [r7, #0]
 8007264:	68f9      	ldr	r1, [r7, #12]
 8007266:	69b8      	ldr	r0, [r7, #24]
 8007268:	f000 fff8 	bl	800825c <pxPortInitialiseStack>
 800726c:	4602      	mov	r2, r0
 800726e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007270:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007274:	2b00      	cmp	r3, #0
 8007276:	d002      	beq.n	800727e <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800727a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800727c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800727e:	bf00      	nop
 8007280:	3720      	adds	r7, #32
 8007282:	46bd      	mov	sp, r7
 8007284:	bd80      	pop	{r7, pc}
 8007286:	bf00      	nop
 8007288:	20004428 	.word	0x20004428
 800728c:	20004490 	.word	0x20004490
 8007290:	200044f8 	.word	0x200044f8

08007294 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b082      	sub	sp, #8
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800729c:	f001 f90c 	bl	80084b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80072a0:	4b2a      	ldr	r3, [pc, #168]	@ (800734c <prvAddNewTaskToReadyList+0xb8>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	3301      	adds	r3, #1
 80072a6:	4a29      	ldr	r2, [pc, #164]	@ (800734c <prvAddNewTaskToReadyList+0xb8>)
 80072a8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80072aa:	4b29      	ldr	r3, [pc, #164]	@ (8007350 <prvAddNewTaskToReadyList+0xbc>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d109      	bne.n	80072c6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80072b2:	4a27      	ldr	r2, [pc, #156]	@ (8007350 <prvAddNewTaskToReadyList+0xbc>)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80072b8:	4b24      	ldr	r3, [pc, #144]	@ (800734c <prvAddNewTaskToReadyList+0xb8>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	2b01      	cmp	r3, #1
 80072be:	d110      	bne.n	80072e2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80072c0:	f000 fbe4 	bl	8007a8c <prvInitialiseTaskLists>
 80072c4:	e00d      	b.n	80072e2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80072c6:	4b23      	ldr	r3, [pc, #140]	@ (8007354 <prvAddNewTaskToReadyList+0xc0>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d109      	bne.n	80072e2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80072ce:	4b20      	ldr	r3, [pc, #128]	@ (8007350 <prvAddNewTaskToReadyList+0xbc>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072d8:	429a      	cmp	r2, r3
 80072da:	d802      	bhi.n	80072e2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80072dc:	4a1c      	ldr	r2, [pc, #112]	@ (8007350 <prvAddNewTaskToReadyList+0xbc>)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80072e2:	4b1d      	ldr	r3, [pc, #116]	@ (8007358 <prvAddNewTaskToReadyList+0xc4>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	3301      	adds	r3, #1
 80072e8:	4a1b      	ldr	r2, [pc, #108]	@ (8007358 <prvAddNewTaskToReadyList+0xc4>)
 80072ea:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072f0:	2201      	movs	r2, #1
 80072f2:	409a      	lsls	r2, r3
 80072f4:	4b19      	ldr	r3, [pc, #100]	@ (800735c <prvAddNewTaskToReadyList+0xc8>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	4313      	orrs	r3, r2
 80072fa:	4a18      	ldr	r2, [pc, #96]	@ (800735c <prvAddNewTaskToReadyList+0xc8>)
 80072fc:	6013      	str	r3, [r2, #0]
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007302:	4613      	mov	r3, r2
 8007304:	009b      	lsls	r3, r3, #2
 8007306:	4413      	add	r3, r2
 8007308:	009b      	lsls	r3, r3, #2
 800730a:	4a15      	ldr	r2, [pc, #84]	@ (8007360 <prvAddNewTaskToReadyList+0xcc>)
 800730c:	441a      	add	r2, r3
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	3304      	adds	r3, #4
 8007312:	4619      	mov	r1, r3
 8007314:	4610      	mov	r0, r2
 8007316:	f7ff f9ba 	bl	800668e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800731a:	f001 f8ff 	bl	800851c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800731e:	4b0d      	ldr	r3, [pc, #52]	@ (8007354 <prvAddNewTaskToReadyList+0xc0>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d00e      	beq.n	8007344 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007326:	4b0a      	ldr	r3, [pc, #40]	@ (8007350 <prvAddNewTaskToReadyList+0xbc>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007330:	429a      	cmp	r2, r3
 8007332:	d207      	bcs.n	8007344 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007334:	4b0b      	ldr	r3, [pc, #44]	@ (8007364 <prvAddNewTaskToReadyList+0xd0>)
 8007336:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800733a:	601a      	str	r2, [r3, #0]
 800733c:	f3bf 8f4f 	dsb	sy
 8007340:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007344:	bf00      	nop
 8007346:	3708      	adds	r7, #8
 8007348:	46bd      	mov	sp, r7
 800734a:	bd80      	pop	{r7, pc}
 800734c:	200007d4 	.word	0x200007d4
 8007350:	200006d4 	.word	0x200006d4
 8007354:	200007e0 	.word	0x200007e0
 8007358:	200007f0 	.word	0x200007f0
 800735c:	200007dc 	.word	0x200007dc
 8007360:	200006d8 	.word	0x200006d8
 8007364:	e000ed04 	.word	0xe000ed04

08007368 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007368:	b580      	push	{r7, lr}
 800736a:	b084      	sub	sp, #16
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007370:	2300      	movs	r3, #0
 8007372:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d018      	beq.n	80073ac <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800737a:	4b14      	ldr	r3, [pc, #80]	@ (80073cc <vTaskDelay+0x64>)
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d00b      	beq.n	800739a <vTaskDelay+0x32>
	__asm volatile
 8007382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007386:	f383 8811 	msr	BASEPRI, r3
 800738a:	f3bf 8f6f 	isb	sy
 800738e:	f3bf 8f4f 	dsb	sy
 8007392:	60bb      	str	r3, [r7, #8]
}
 8007394:	bf00      	nop
 8007396:	bf00      	nop
 8007398:	e7fd      	b.n	8007396 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800739a:	f000 f885 	bl	80074a8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800739e:	2100      	movs	r1, #0
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f000 fef5 	bl	8008190 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80073a6:	f000 f88d 	bl	80074c4 <xTaskResumeAll>
 80073aa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d107      	bne.n	80073c2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80073b2:	4b07      	ldr	r3, [pc, #28]	@ (80073d0 <vTaskDelay+0x68>)
 80073b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80073b8:	601a      	str	r2, [r3, #0]
 80073ba:	f3bf 8f4f 	dsb	sy
 80073be:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80073c2:	bf00      	nop
 80073c4:	3710      	adds	r7, #16
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd80      	pop	{r7, pc}
 80073ca:	bf00      	nop
 80073cc:	200007fc 	.word	0x200007fc
 80073d0:	e000ed04 	.word	0xe000ed04

080073d4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b08a      	sub	sp, #40	@ 0x28
 80073d8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80073da:	2300      	movs	r3, #0
 80073dc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80073de:	2300      	movs	r3, #0
 80073e0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80073e2:	463a      	mov	r2, r7
 80073e4:	1d39      	adds	r1, r7, #4
 80073e6:	f107 0308 	add.w	r3, r7, #8
 80073ea:	4618      	mov	r0, r3
 80073ec:	f7f9 fdda 	bl	8000fa4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80073f0:	6839      	ldr	r1, [r7, #0]
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	68ba      	ldr	r2, [r7, #8]
 80073f6:	9202      	str	r2, [sp, #8]
 80073f8:	9301      	str	r3, [sp, #4]
 80073fa:	2300      	movs	r3, #0
 80073fc:	9300      	str	r3, [sp, #0]
 80073fe:	2300      	movs	r3, #0
 8007400:	460a      	mov	r2, r1
 8007402:	4921      	ldr	r1, [pc, #132]	@ (8007488 <vTaskStartScheduler+0xb4>)
 8007404:	4821      	ldr	r0, [pc, #132]	@ (800748c <vTaskStartScheduler+0xb8>)
 8007406:	f7ff fdff 	bl	8007008 <xTaskCreateStatic>
 800740a:	4603      	mov	r3, r0
 800740c:	4a20      	ldr	r2, [pc, #128]	@ (8007490 <vTaskStartScheduler+0xbc>)
 800740e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007410:	4b1f      	ldr	r3, [pc, #124]	@ (8007490 <vTaskStartScheduler+0xbc>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d002      	beq.n	800741e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007418:	2301      	movs	r3, #1
 800741a:	617b      	str	r3, [r7, #20]
 800741c:	e001      	b.n	8007422 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800741e:	2300      	movs	r3, #0
 8007420:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007422:	697b      	ldr	r3, [r7, #20]
 8007424:	2b01      	cmp	r3, #1
 8007426:	d11b      	bne.n	8007460 <vTaskStartScheduler+0x8c>
	__asm volatile
 8007428:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800742c:	f383 8811 	msr	BASEPRI, r3
 8007430:	f3bf 8f6f 	isb	sy
 8007434:	f3bf 8f4f 	dsb	sy
 8007438:	613b      	str	r3, [r7, #16]
}
 800743a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800743c:	4b15      	ldr	r3, [pc, #84]	@ (8007494 <vTaskStartScheduler+0xc0>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	334c      	adds	r3, #76	@ 0x4c
 8007442:	4a15      	ldr	r2, [pc, #84]	@ (8007498 <vTaskStartScheduler+0xc4>)
 8007444:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007446:	4b15      	ldr	r3, [pc, #84]	@ (800749c <vTaskStartScheduler+0xc8>)
 8007448:	f04f 32ff 	mov.w	r2, #4294967295
 800744c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800744e:	4b14      	ldr	r3, [pc, #80]	@ (80074a0 <vTaskStartScheduler+0xcc>)
 8007450:	2201      	movs	r2, #1
 8007452:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007454:	4b13      	ldr	r3, [pc, #76]	@ (80074a4 <vTaskStartScheduler+0xd0>)
 8007456:	2200      	movs	r2, #0
 8007458:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800745a:	f000 ff89 	bl	8008370 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800745e:	e00f      	b.n	8007480 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007460:	697b      	ldr	r3, [r7, #20]
 8007462:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007466:	d10b      	bne.n	8007480 <vTaskStartScheduler+0xac>
	__asm volatile
 8007468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800746c:	f383 8811 	msr	BASEPRI, r3
 8007470:	f3bf 8f6f 	isb	sy
 8007474:	f3bf 8f4f 	dsb	sy
 8007478:	60fb      	str	r3, [r7, #12]
}
 800747a:	bf00      	nop
 800747c:	bf00      	nop
 800747e:	e7fd      	b.n	800747c <vTaskStartScheduler+0xa8>
}
 8007480:	bf00      	nop
 8007482:	3718      	adds	r7, #24
 8007484:	46bd      	mov	sp, r7
 8007486:	bd80      	pop	{r7, pc}
 8007488:	0800b9e0 	.word	0x0800b9e0
 800748c:	08007a5d 	.word	0x08007a5d
 8007490:	200007f8 	.word	0x200007f8
 8007494:	200006d4 	.word	0x200006d4
 8007498:	2000018c 	.word	0x2000018c
 800749c:	200007f4 	.word	0x200007f4
 80074a0:	200007e0 	.word	0x200007e0
 80074a4:	200007d8 	.word	0x200007d8

080074a8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80074a8:	b480      	push	{r7}
 80074aa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80074ac:	4b04      	ldr	r3, [pc, #16]	@ (80074c0 <vTaskSuspendAll+0x18>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	3301      	adds	r3, #1
 80074b2:	4a03      	ldr	r2, [pc, #12]	@ (80074c0 <vTaskSuspendAll+0x18>)
 80074b4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80074b6:	bf00      	nop
 80074b8:	46bd      	mov	sp, r7
 80074ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074be:	4770      	bx	lr
 80074c0:	200007fc 	.word	0x200007fc

080074c4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b084      	sub	sp, #16
 80074c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80074ca:	2300      	movs	r3, #0
 80074cc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80074ce:	2300      	movs	r3, #0
 80074d0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80074d2:	4b42      	ldr	r3, [pc, #264]	@ (80075dc <xTaskResumeAll+0x118>)
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d10b      	bne.n	80074f2 <xTaskResumeAll+0x2e>
	__asm volatile
 80074da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074de:	f383 8811 	msr	BASEPRI, r3
 80074e2:	f3bf 8f6f 	isb	sy
 80074e6:	f3bf 8f4f 	dsb	sy
 80074ea:	603b      	str	r3, [r7, #0]
}
 80074ec:	bf00      	nop
 80074ee:	bf00      	nop
 80074f0:	e7fd      	b.n	80074ee <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80074f2:	f000 ffe1 	bl	80084b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80074f6:	4b39      	ldr	r3, [pc, #228]	@ (80075dc <xTaskResumeAll+0x118>)
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	3b01      	subs	r3, #1
 80074fc:	4a37      	ldr	r2, [pc, #220]	@ (80075dc <xTaskResumeAll+0x118>)
 80074fe:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007500:	4b36      	ldr	r3, [pc, #216]	@ (80075dc <xTaskResumeAll+0x118>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d161      	bne.n	80075cc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007508:	4b35      	ldr	r3, [pc, #212]	@ (80075e0 <xTaskResumeAll+0x11c>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d05d      	beq.n	80075cc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007510:	e02e      	b.n	8007570 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007512:	4b34      	ldr	r3, [pc, #208]	@ (80075e4 <xTaskResumeAll+0x120>)
 8007514:	68db      	ldr	r3, [r3, #12]
 8007516:	68db      	ldr	r3, [r3, #12]
 8007518:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	3318      	adds	r3, #24
 800751e:	4618      	mov	r0, r3
 8007520:	f7ff f912 	bl	8006748 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	3304      	adds	r3, #4
 8007528:	4618      	mov	r0, r3
 800752a:	f7ff f90d 	bl	8006748 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007532:	2201      	movs	r2, #1
 8007534:	409a      	lsls	r2, r3
 8007536:	4b2c      	ldr	r3, [pc, #176]	@ (80075e8 <xTaskResumeAll+0x124>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	4313      	orrs	r3, r2
 800753c:	4a2a      	ldr	r2, [pc, #168]	@ (80075e8 <xTaskResumeAll+0x124>)
 800753e:	6013      	str	r3, [r2, #0]
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007544:	4613      	mov	r3, r2
 8007546:	009b      	lsls	r3, r3, #2
 8007548:	4413      	add	r3, r2
 800754a:	009b      	lsls	r3, r3, #2
 800754c:	4a27      	ldr	r2, [pc, #156]	@ (80075ec <xTaskResumeAll+0x128>)
 800754e:	441a      	add	r2, r3
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	3304      	adds	r3, #4
 8007554:	4619      	mov	r1, r3
 8007556:	4610      	mov	r0, r2
 8007558:	f7ff f899 	bl	800668e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007560:	4b23      	ldr	r3, [pc, #140]	@ (80075f0 <xTaskResumeAll+0x12c>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007566:	429a      	cmp	r2, r3
 8007568:	d302      	bcc.n	8007570 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800756a:	4b22      	ldr	r3, [pc, #136]	@ (80075f4 <xTaskResumeAll+0x130>)
 800756c:	2201      	movs	r2, #1
 800756e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007570:	4b1c      	ldr	r3, [pc, #112]	@ (80075e4 <xTaskResumeAll+0x120>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d1cc      	bne.n	8007512 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d001      	beq.n	8007582 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800757e:	f000 fb29 	bl	8007bd4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007582:	4b1d      	ldr	r3, [pc, #116]	@ (80075f8 <xTaskResumeAll+0x134>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d010      	beq.n	80075b0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800758e:	f000 f837 	bl	8007600 <xTaskIncrementTick>
 8007592:	4603      	mov	r3, r0
 8007594:	2b00      	cmp	r3, #0
 8007596:	d002      	beq.n	800759e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007598:	4b16      	ldr	r3, [pc, #88]	@ (80075f4 <xTaskResumeAll+0x130>)
 800759a:	2201      	movs	r2, #1
 800759c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	3b01      	subs	r3, #1
 80075a2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d1f1      	bne.n	800758e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80075aa:	4b13      	ldr	r3, [pc, #76]	@ (80075f8 <xTaskResumeAll+0x134>)
 80075ac:	2200      	movs	r2, #0
 80075ae:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80075b0:	4b10      	ldr	r3, [pc, #64]	@ (80075f4 <xTaskResumeAll+0x130>)
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d009      	beq.n	80075cc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80075b8:	2301      	movs	r3, #1
 80075ba:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80075bc:	4b0f      	ldr	r3, [pc, #60]	@ (80075fc <xTaskResumeAll+0x138>)
 80075be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075c2:	601a      	str	r2, [r3, #0]
 80075c4:	f3bf 8f4f 	dsb	sy
 80075c8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80075cc:	f000 ffa6 	bl	800851c <vPortExitCritical>

	return xAlreadyYielded;
 80075d0:	68bb      	ldr	r3, [r7, #8]
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	3710      	adds	r7, #16
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}
 80075da:	bf00      	nop
 80075dc:	200007fc 	.word	0x200007fc
 80075e0:	200007d4 	.word	0x200007d4
 80075e4:	20000794 	.word	0x20000794
 80075e8:	200007dc 	.word	0x200007dc
 80075ec:	200006d8 	.word	0x200006d8
 80075f0:	200006d4 	.word	0x200006d4
 80075f4:	200007e8 	.word	0x200007e8
 80075f8:	200007e4 	.word	0x200007e4
 80075fc:	e000ed04 	.word	0xe000ed04

08007600 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b086      	sub	sp, #24
 8007604:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007606:	2300      	movs	r3, #0
 8007608:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800760a:	4b4f      	ldr	r3, [pc, #316]	@ (8007748 <xTaskIncrementTick+0x148>)
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	2b00      	cmp	r3, #0
 8007610:	f040 808f 	bne.w	8007732 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007614:	4b4d      	ldr	r3, [pc, #308]	@ (800774c <xTaskIncrementTick+0x14c>)
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	3301      	adds	r3, #1
 800761a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800761c:	4a4b      	ldr	r2, [pc, #300]	@ (800774c <xTaskIncrementTick+0x14c>)
 800761e:	693b      	ldr	r3, [r7, #16]
 8007620:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007622:	693b      	ldr	r3, [r7, #16]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d121      	bne.n	800766c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007628:	4b49      	ldr	r3, [pc, #292]	@ (8007750 <xTaskIncrementTick+0x150>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d00b      	beq.n	800764a <xTaskIncrementTick+0x4a>
	__asm volatile
 8007632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007636:	f383 8811 	msr	BASEPRI, r3
 800763a:	f3bf 8f6f 	isb	sy
 800763e:	f3bf 8f4f 	dsb	sy
 8007642:	603b      	str	r3, [r7, #0]
}
 8007644:	bf00      	nop
 8007646:	bf00      	nop
 8007648:	e7fd      	b.n	8007646 <xTaskIncrementTick+0x46>
 800764a:	4b41      	ldr	r3, [pc, #260]	@ (8007750 <xTaskIncrementTick+0x150>)
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	60fb      	str	r3, [r7, #12]
 8007650:	4b40      	ldr	r3, [pc, #256]	@ (8007754 <xTaskIncrementTick+0x154>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	4a3e      	ldr	r2, [pc, #248]	@ (8007750 <xTaskIncrementTick+0x150>)
 8007656:	6013      	str	r3, [r2, #0]
 8007658:	4a3e      	ldr	r2, [pc, #248]	@ (8007754 <xTaskIncrementTick+0x154>)
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	6013      	str	r3, [r2, #0]
 800765e:	4b3e      	ldr	r3, [pc, #248]	@ (8007758 <xTaskIncrementTick+0x158>)
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	3301      	adds	r3, #1
 8007664:	4a3c      	ldr	r2, [pc, #240]	@ (8007758 <xTaskIncrementTick+0x158>)
 8007666:	6013      	str	r3, [r2, #0]
 8007668:	f000 fab4 	bl	8007bd4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800766c:	4b3b      	ldr	r3, [pc, #236]	@ (800775c <xTaskIncrementTick+0x15c>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	693a      	ldr	r2, [r7, #16]
 8007672:	429a      	cmp	r2, r3
 8007674:	d348      	bcc.n	8007708 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007676:	4b36      	ldr	r3, [pc, #216]	@ (8007750 <xTaskIncrementTick+0x150>)
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d104      	bne.n	800768a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007680:	4b36      	ldr	r3, [pc, #216]	@ (800775c <xTaskIncrementTick+0x15c>)
 8007682:	f04f 32ff 	mov.w	r2, #4294967295
 8007686:	601a      	str	r2, [r3, #0]
					break;
 8007688:	e03e      	b.n	8007708 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800768a:	4b31      	ldr	r3, [pc, #196]	@ (8007750 <xTaskIncrementTick+0x150>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	68db      	ldr	r3, [r3, #12]
 8007690:	68db      	ldr	r3, [r3, #12]
 8007692:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	685b      	ldr	r3, [r3, #4]
 8007698:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800769a:	693a      	ldr	r2, [r7, #16]
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	429a      	cmp	r2, r3
 80076a0:	d203      	bcs.n	80076aa <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80076a2:	4a2e      	ldr	r2, [pc, #184]	@ (800775c <xTaskIncrementTick+0x15c>)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80076a8:	e02e      	b.n	8007708 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80076aa:	68bb      	ldr	r3, [r7, #8]
 80076ac:	3304      	adds	r3, #4
 80076ae:	4618      	mov	r0, r3
 80076b0:	f7ff f84a 	bl	8006748 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d004      	beq.n	80076c6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	3318      	adds	r3, #24
 80076c0:	4618      	mov	r0, r3
 80076c2:	f7ff f841 	bl	8006748 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076ca:	2201      	movs	r2, #1
 80076cc:	409a      	lsls	r2, r3
 80076ce:	4b24      	ldr	r3, [pc, #144]	@ (8007760 <xTaskIncrementTick+0x160>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	4313      	orrs	r3, r2
 80076d4:	4a22      	ldr	r2, [pc, #136]	@ (8007760 <xTaskIncrementTick+0x160>)
 80076d6:	6013      	str	r3, [r2, #0]
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076dc:	4613      	mov	r3, r2
 80076de:	009b      	lsls	r3, r3, #2
 80076e0:	4413      	add	r3, r2
 80076e2:	009b      	lsls	r3, r3, #2
 80076e4:	4a1f      	ldr	r2, [pc, #124]	@ (8007764 <xTaskIncrementTick+0x164>)
 80076e6:	441a      	add	r2, r3
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	3304      	adds	r3, #4
 80076ec:	4619      	mov	r1, r3
 80076ee:	4610      	mov	r0, r2
 80076f0:	f7fe ffcd 	bl	800668e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076f8:	4b1b      	ldr	r3, [pc, #108]	@ (8007768 <xTaskIncrementTick+0x168>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076fe:	429a      	cmp	r2, r3
 8007700:	d3b9      	bcc.n	8007676 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007702:	2301      	movs	r3, #1
 8007704:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007706:	e7b6      	b.n	8007676 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007708:	4b17      	ldr	r3, [pc, #92]	@ (8007768 <xTaskIncrementTick+0x168>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800770e:	4915      	ldr	r1, [pc, #84]	@ (8007764 <xTaskIncrementTick+0x164>)
 8007710:	4613      	mov	r3, r2
 8007712:	009b      	lsls	r3, r3, #2
 8007714:	4413      	add	r3, r2
 8007716:	009b      	lsls	r3, r3, #2
 8007718:	440b      	add	r3, r1
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	2b01      	cmp	r3, #1
 800771e:	d901      	bls.n	8007724 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007720:	2301      	movs	r3, #1
 8007722:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007724:	4b11      	ldr	r3, [pc, #68]	@ (800776c <xTaskIncrementTick+0x16c>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d007      	beq.n	800773c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800772c:	2301      	movs	r3, #1
 800772e:	617b      	str	r3, [r7, #20]
 8007730:	e004      	b.n	800773c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007732:	4b0f      	ldr	r3, [pc, #60]	@ (8007770 <xTaskIncrementTick+0x170>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	3301      	adds	r3, #1
 8007738:	4a0d      	ldr	r2, [pc, #52]	@ (8007770 <xTaskIncrementTick+0x170>)
 800773a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800773c:	697b      	ldr	r3, [r7, #20]
}
 800773e:	4618      	mov	r0, r3
 8007740:	3718      	adds	r7, #24
 8007742:	46bd      	mov	sp, r7
 8007744:	bd80      	pop	{r7, pc}
 8007746:	bf00      	nop
 8007748:	200007fc 	.word	0x200007fc
 800774c:	200007d8 	.word	0x200007d8
 8007750:	2000078c 	.word	0x2000078c
 8007754:	20000790 	.word	0x20000790
 8007758:	200007ec 	.word	0x200007ec
 800775c:	200007f4 	.word	0x200007f4
 8007760:	200007dc 	.word	0x200007dc
 8007764:	200006d8 	.word	0x200006d8
 8007768:	200006d4 	.word	0x200006d4
 800776c:	200007e8 	.word	0x200007e8
 8007770:	200007e4 	.word	0x200007e4

08007774 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007774:	b480      	push	{r7}
 8007776:	b087      	sub	sp, #28
 8007778:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800777a:	4b2a      	ldr	r3, [pc, #168]	@ (8007824 <vTaskSwitchContext+0xb0>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d003      	beq.n	800778a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007782:	4b29      	ldr	r3, [pc, #164]	@ (8007828 <vTaskSwitchContext+0xb4>)
 8007784:	2201      	movs	r2, #1
 8007786:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007788:	e045      	b.n	8007816 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800778a:	4b27      	ldr	r3, [pc, #156]	@ (8007828 <vTaskSwitchContext+0xb4>)
 800778c:	2200      	movs	r2, #0
 800778e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007790:	4b26      	ldr	r3, [pc, #152]	@ (800782c <vTaskSwitchContext+0xb8>)
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	fab3 f383 	clz	r3, r3
 800779c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800779e:	7afb      	ldrb	r3, [r7, #11]
 80077a0:	f1c3 031f 	rsb	r3, r3, #31
 80077a4:	617b      	str	r3, [r7, #20]
 80077a6:	4922      	ldr	r1, [pc, #136]	@ (8007830 <vTaskSwitchContext+0xbc>)
 80077a8:	697a      	ldr	r2, [r7, #20]
 80077aa:	4613      	mov	r3, r2
 80077ac:	009b      	lsls	r3, r3, #2
 80077ae:	4413      	add	r3, r2
 80077b0:	009b      	lsls	r3, r3, #2
 80077b2:	440b      	add	r3, r1
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d10b      	bne.n	80077d2 <vTaskSwitchContext+0x5e>
	__asm volatile
 80077ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077be:	f383 8811 	msr	BASEPRI, r3
 80077c2:	f3bf 8f6f 	isb	sy
 80077c6:	f3bf 8f4f 	dsb	sy
 80077ca:	607b      	str	r3, [r7, #4]
}
 80077cc:	bf00      	nop
 80077ce:	bf00      	nop
 80077d0:	e7fd      	b.n	80077ce <vTaskSwitchContext+0x5a>
 80077d2:	697a      	ldr	r2, [r7, #20]
 80077d4:	4613      	mov	r3, r2
 80077d6:	009b      	lsls	r3, r3, #2
 80077d8:	4413      	add	r3, r2
 80077da:	009b      	lsls	r3, r3, #2
 80077dc:	4a14      	ldr	r2, [pc, #80]	@ (8007830 <vTaskSwitchContext+0xbc>)
 80077de:	4413      	add	r3, r2
 80077e0:	613b      	str	r3, [r7, #16]
 80077e2:	693b      	ldr	r3, [r7, #16]
 80077e4:	685b      	ldr	r3, [r3, #4]
 80077e6:	685a      	ldr	r2, [r3, #4]
 80077e8:	693b      	ldr	r3, [r7, #16]
 80077ea:	605a      	str	r2, [r3, #4]
 80077ec:	693b      	ldr	r3, [r7, #16]
 80077ee:	685a      	ldr	r2, [r3, #4]
 80077f0:	693b      	ldr	r3, [r7, #16]
 80077f2:	3308      	adds	r3, #8
 80077f4:	429a      	cmp	r2, r3
 80077f6:	d104      	bne.n	8007802 <vTaskSwitchContext+0x8e>
 80077f8:	693b      	ldr	r3, [r7, #16]
 80077fa:	685b      	ldr	r3, [r3, #4]
 80077fc:	685a      	ldr	r2, [r3, #4]
 80077fe:	693b      	ldr	r3, [r7, #16]
 8007800:	605a      	str	r2, [r3, #4]
 8007802:	693b      	ldr	r3, [r7, #16]
 8007804:	685b      	ldr	r3, [r3, #4]
 8007806:	68db      	ldr	r3, [r3, #12]
 8007808:	4a0a      	ldr	r2, [pc, #40]	@ (8007834 <vTaskSwitchContext+0xc0>)
 800780a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800780c:	4b09      	ldr	r3, [pc, #36]	@ (8007834 <vTaskSwitchContext+0xc0>)
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	334c      	adds	r3, #76	@ 0x4c
 8007812:	4a09      	ldr	r2, [pc, #36]	@ (8007838 <vTaskSwitchContext+0xc4>)
 8007814:	6013      	str	r3, [r2, #0]
}
 8007816:	bf00      	nop
 8007818:	371c      	adds	r7, #28
 800781a:	46bd      	mov	sp, r7
 800781c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007820:	4770      	bx	lr
 8007822:	bf00      	nop
 8007824:	200007fc 	.word	0x200007fc
 8007828:	200007e8 	.word	0x200007e8
 800782c:	200007dc 	.word	0x200007dc
 8007830:	200006d8 	.word	0x200006d8
 8007834:	200006d4 	.word	0x200006d4
 8007838:	2000018c 	.word	0x2000018c

0800783c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b084      	sub	sp, #16
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
 8007844:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d10b      	bne.n	8007864 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800784c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007850:	f383 8811 	msr	BASEPRI, r3
 8007854:	f3bf 8f6f 	isb	sy
 8007858:	f3bf 8f4f 	dsb	sy
 800785c:	60fb      	str	r3, [r7, #12]
}
 800785e:	bf00      	nop
 8007860:	bf00      	nop
 8007862:	e7fd      	b.n	8007860 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007864:	4b07      	ldr	r3, [pc, #28]	@ (8007884 <vTaskPlaceOnEventList+0x48>)
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	3318      	adds	r3, #24
 800786a:	4619      	mov	r1, r3
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f7fe ff32 	bl	80066d6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007872:	2101      	movs	r1, #1
 8007874:	6838      	ldr	r0, [r7, #0]
 8007876:	f000 fc8b 	bl	8008190 <prvAddCurrentTaskToDelayedList>
}
 800787a:	bf00      	nop
 800787c:	3710      	adds	r7, #16
 800787e:	46bd      	mov	sp, r7
 8007880:	bd80      	pop	{r7, pc}
 8007882:	bf00      	nop
 8007884:	200006d4 	.word	0x200006d4

08007888 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b086      	sub	sp, #24
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	68db      	ldr	r3, [r3, #12]
 8007894:	68db      	ldr	r3, [r3, #12]
 8007896:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007898:	693b      	ldr	r3, [r7, #16]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d10b      	bne.n	80078b6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800789e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078a2:	f383 8811 	msr	BASEPRI, r3
 80078a6:	f3bf 8f6f 	isb	sy
 80078aa:	f3bf 8f4f 	dsb	sy
 80078ae:	60fb      	str	r3, [r7, #12]
}
 80078b0:	bf00      	nop
 80078b2:	bf00      	nop
 80078b4:	e7fd      	b.n	80078b2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	3318      	adds	r3, #24
 80078ba:	4618      	mov	r0, r3
 80078bc:	f7fe ff44 	bl	8006748 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80078c0:	4b1d      	ldr	r3, [pc, #116]	@ (8007938 <xTaskRemoveFromEventList+0xb0>)
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d11c      	bne.n	8007902 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80078c8:	693b      	ldr	r3, [r7, #16]
 80078ca:	3304      	adds	r3, #4
 80078cc:	4618      	mov	r0, r3
 80078ce:	f7fe ff3b 	bl	8006748 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80078d2:	693b      	ldr	r3, [r7, #16]
 80078d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078d6:	2201      	movs	r2, #1
 80078d8:	409a      	lsls	r2, r3
 80078da:	4b18      	ldr	r3, [pc, #96]	@ (800793c <xTaskRemoveFromEventList+0xb4>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4313      	orrs	r3, r2
 80078e0:	4a16      	ldr	r2, [pc, #88]	@ (800793c <xTaskRemoveFromEventList+0xb4>)
 80078e2:	6013      	str	r3, [r2, #0]
 80078e4:	693b      	ldr	r3, [r7, #16]
 80078e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078e8:	4613      	mov	r3, r2
 80078ea:	009b      	lsls	r3, r3, #2
 80078ec:	4413      	add	r3, r2
 80078ee:	009b      	lsls	r3, r3, #2
 80078f0:	4a13      	ldr	r2, [pc, #76]	@ (8007940 <xTaskRemoveFromEventList+0xb8>)
 80078f2:	441a      	add	r2, r3
 80078f4:	693b      	ldr	r3, [r7, #16]
 80078f6:	3304      	adds	r3, #4
 80078f8:	4619      	mov	r1, r3
 80078fa:	4610      	mov	r0, r2
 80078fc:	f7fe fec7 	bl	800668e <vListInsertEnd>
 8007900:	e005      	b.n	800790e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007902:	693b      	ldr	r3, [r7, #16]
 8007904:	3318      	adds	r3, #24
 8007906:	4619      	mov	r1, r3
 8007908:	480e      	ldr	r0, [pc, #56]	@ (8007944 <xTaskRemoveFromEventList+0xbc>)
 800790a:	f7fe fec0 	bl	800668e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800790e:	693b      	ldr	r3, [r7, #16]
 8007910:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007912:	4b0d      	ldr	r3, [pc, #52]	@ (8007948 <xTaskRemoveFromEventList+0xc0>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007918:	429a      	cmp	r2, r3
 800791a:	d905      	bls.n	8007928 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800791c:	2301      	movs	r3, #1
 800791e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007920:	4b0a      	ldr	r3, [pc, #40]	@ (800794c <xTaskRemoveFromEventList+0xc4>)
 8007922:	2201      	movs	r2, #1
 8007924:	601a      	str	r2, [r3, #0]
 8007926:	e001      	b.n	800792c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007928:	2300      	movs	r3, #0
 800792a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800792c:	697b      	ldr	r3, [r7, #20]
}
 800792e:	4618      	mov	r0, r3
 8007930:	3718      	adds	r7, #24
 8007932:	46bd      	mov	sp, r7
 8007934:	bd80      	pop	{r7, pc}
 8007936:	bf00      	nop
 8007938:	200007fc 	.word	0x200007fc
 800793c:	200007dc 	.word	0x200007dc
 8007940:	200006d8 	.word	0x200006d8
 8007944:	20000794 	.word	0x20000794
 8007948:	200006d4 	.word	0x200006d4
 800794c:	200007e8 	.word	0x200007e8

08007950 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007950:	b480      	push	{r7}
 8007952:	b083      	sub	sp, #12
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007958:	4b06      	ldr	r3, [pc, #24]	@ (8007974 <vTaskInternalSetTimeOutState+0x24>)
 800795a:	681a      	ldr	r2, [r3, #0]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007960:	4b05      	ldr	r3, [pc, #20]	@ (8007978 <vTaskInternalSetTimeOutState+0x28>)
 8007962:	681a      	ldr	r2, [r3, #0]
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	605a      	str	r2, [r3, #4]
}
 8007968:	bf00      	nop
 800796a:	370c      	adds	r7, #12
 800796c:	46bd      	mov	sp, r7
 800796e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007972:	4770      	bx	lr
 8007974:	200007ec 	.word	0x200007ec
 8007978:	200007d8 	.word	0x200007d8

0800797c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b088      	sub	sp, #32
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
 8007984:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d10b      	bne.n	80079a4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800798c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007990:	f383 8811 	msr	BASEPRI, r3
 8007994:	f3bf 8f6f 	isb	sy
 8007998:	f3bf 8f4f 	dsb	sy
 800799c:	613b      	str	r3, [r7, #16]
}
 800799e:	bf00      	nop
 80079a0:	bf00      	nop
 80079a2:	e7fd      	b.n	80079a0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d10b      	bne.n	80079c2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80079aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ae:	f383 8811 	msr	BASEPRI, r3
 80079b2:	f3bf 8f6f 	isb	sy
 80079b6:	f3bf 8f4f 	dsb	sy
 80079ba:	60fb      	str	r3, [r7, #12]
}
 80079bc:	bf00      	nop
 80079be:	bf00      	nop
 80079c0:	e7fd      	b.n	80079be <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80079c2:	f000 fd79 	bl	80084b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80079c6:	4b1d      	ldr	r3, [pc, #116]	@ (8007a3c <xTaskCheckForTimeOut+0xc0>)
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	685b      	ldr	r3, [r3, #4]
 80079d0:	69ba      	ldr	r2, [r7, #24]
 80079d2:	1ad3      	subs	r3, r2, r3
 80079d4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079de:	d102      	bne.n	80079e6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80079e0:	2300      	movs	r3, #0
 80079e2:	61fb      	str	r3, [r7, #28]
 80079e4:	e023      	b.n	8007a2e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681a      	ldr	r2, [r3, #0]
 80079ea:	4b15      	ldr	r3, [pc, #84]	@ (8007a40 <xTaskCheckForTimeOut+0xc4>)
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	429a      	cmp	r2, r3
 80079f0:	d007      	beq.n	8007a02 <xTaskCheckForTimeOut+0x86>
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	685b      	ldr	r3, [r3, #4]
 80079f6:	69ba      	ldr	r2, [r7, #24]
 80079f8:	429a      	cmp	r2, r3
 80079fa:	d302      	bcc.n	8007a02 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80079fc:	2301      	movs	r3, #1
 80079fe:	61fb      	str	r3, [r7, #28]
 8007a00:	e015      	b.n	8007a2e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	697a      	ldr	r2, [r7, #20]
 8007a08:	429a      	cmp	r2, r3
 8007a0a:	d20b      	bcs.n	8007a24 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	681a      	ldr	r2, [r3, #0]
 8007a10:	697b      	ldr	r3, [r7, #20]
 8007a12:	1ad2      	subs	r2, r2, r3
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	f7ff ff99 	bl	8007950 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007a1e:	2300      	movs	r3, #0
 8007a20:	61fb      	str	r3, [r7, #28]
 8007a22:	e004      	b.n	8007a2e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	2200      	movs	r2, #0
 8007a28:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007a2e:	f000 fd75 	bl	800851c <vPortExitCritical>

	return xReturn;
 8007a32:	69fb      	ldr	r3, [r7, #28]
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	3720      	adds	r7, #32
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bd80      	pop	{r7, pc}
 8007a3c:	200007d8 	.word	0x200007d8
 8007a40:	200007ec 	.word	0x200007ec

08007a44 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007a44:	b480      	push	{r7}
 8007a46:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007a48:	4b03      	ldr	r3, [pc, #12]	@ (8007a58 <vTaskMissedYield+0x14>)
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	601a      	str	r2, [r3, #0]
}
 8007a4e:	bf00      	nop
 8007a50:	46bd      	mov	sp, r7
 8007a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a56:	4770      	bx	lr
 8007a58:	200007e8 	.word	0x200007e8

08007a5c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b082      	sub	sp, #8
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007a64:	f000 f852 	bl	8007b0c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007a68:	4b06      	ldr	r3, [pc, #24]	@ (8007a84 <prvIdleTask+0x28>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	2b01      	cmp	r3, #1
 8007a6e:	d9f9      	bls.n	8007a64 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007a70:	4b05      	ldr	r3, [pc, #20]	@ (8007a88 <prvIdleTask+0x2c>)
 8007a72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a76:	601a      	str	r2, [r3, #0]
 8007a78:	f3bf 8f4f 	dsb	sy
 8007a7c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007a80:	e7f0      	b.n	8007a64 <prvIdleTask+0x8>
 8007a82:	bf00      	nop
 8007a84:	200006d8 	.word	0x200006d8
 8007a88:	e000ed04 	.word	0xe000ed04

08007a8c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b082      	sub	sp, #8
 8007a90:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a92:	2300      	movs	r3, #0
 8007a94:	607b      	str	r3, [r7, #4]
 8007a96:	e00c      	b.n	8007ab2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007a98:	687a      	ldr	r2, [r7, #4]
 8007a9a:	4613      	mov	r3, r2
 8007a9c:	009b      	lsls	r3, r3, #2
 8007a9e:	4413      	add	r3, r2
 8007aa0:	009b      	lsls	r3, r3, #2
 8007aa2:	4a12      	ldr	r2, [pc, #72]	@ (8007aec <prvInitialiseTaskLists+0x60>)
 8007aa4:	4413      	add	r3, r2
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	f7fe fdc4 	bl	8006634 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	3301      	adds	r3, #1
 8007ab0:	607b      	str	r3, [r7, #4]
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2b06      	cmp	r3, #6
 8007ab6:	d9ef      	bls.n	8007a98 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007ab8:	480d      	ldr	r0, [pc, #52]	@ (8007af0 <prvInitialiseTaskLists+0x64>)
 8007aba:	f7fe fdbb 	bl	8006634 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007abe:	480d      	ldr	r0, [pc, #52]	@ (8007af4 <prvInitialiseTaskLists+0x68>)
 8007ac0:	f7fe fdb8 	bl	8006634 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007ac4:	480c      	ldr	r0, [pc, #48]	@ (8007af8 <prvInitialiseTaskLists+0x6c>)
 8007ac6:	f7fe fdb5 	bl	8006634 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007aca:	480c      	ldr	r0, [pc, #48]	@ (8007afc <prvInitialiseTaskLists+0x70>)
 8007acc:	f7fe fdb2 	bl	8006634 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007ad0:	480b      	ldr	r0, [pc, #44]	@ (8007b00 <prvInitialiseTaskLists+0x74>)
 8007ad2:	f7fe fdaf 	bl	8006634 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8007b04 <prvInitialiseTaskLists+0x78>)
 8007ad8:	4a05      	ldr	r2, [pc, #20]	@ (8007af0 <prvInitialiseTaskLists+0x64>)
 8007ada:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007adc:	4b0a      	ldr	r3, [pc, #40]	@ (8007b08 <prvInitialiseTaskLists+0x7c>)
 8007ade:	4a05      	ldr	r2, [pc, #20]	@ (8007af4 <prvInitialiseTaskLists+0x68>)
 8007ae0:	601a      	str	r2, [r3, #0]
}
 8007ae2:	bf00      	nop
 8007ae4:	3708      	adds	r7, #8
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}
 8007aea:	bf00      	nop
 8007aec:	200006d8 	.word	0x200006d8
 8007af0:	20000764 	.word	0x20000764
 8007af4:	20000778 	.word	0x20000778
 8007af8:	20000794 	.word	0x20000794
 8007afc:	200007a8 	.word	0x200007a8
 8007b00:	200007c0 	.word	0x200007c0
 8007b04:	2000078c 	.word	0x2000078c
 8007b08:	20000790 	.word	0x20000790

08007b0c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b082      	sub	sp, #8
 8007b10:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b12:	e019      	b.n	8007b48 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007b14:	f000 fcd0 	bl	80084b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b18:	4b10      	ldr	r3, [pc, #64]	@ (8007b5c <prvCheckTasksWaitingTermination+0x50>)
 8007b1a:	68db      	ldr	r3, [r3, #12]
 8007b1c:	68db      	ldr	r3, [r3, #12]
 8007b1e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	3304      	adds	r3, #4
 8007b24:	4618      	mov	r0, r3
 8007b26:	f7fe fe0f 	bl	8006748 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007b2a:	4b0d      	ldr	r3, [pc, #52]	@ (8007b60 <prvCheckTasksWaitingTermination+0x54>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	3b01      	subs	r3, #1
 8007b30:	4a0b      	ldr	r2, [pc, #44]	@ (8007b60 <prvCheckTasksWaitingTermination+0x54>)
 8007b32:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007b34:	4b0b      	ldr	r3, [pc, #44]	@ (8007b64 <prvCheckTasksWaitingTermination+0x58>)
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	3b01      	subs	r3, #1
 8007b3a:	4a0a      	ldr	r2, [pc, #40]	@ (8007b64 <prvCheckTasksWaitingTermination+0x58>)
 8007b3c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007b3e:	f000 fced 	bl	800851c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f000 f810 	bl	8007b68 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b48:	4b06      	ldr	r3, [pc, #24]	@ (8007b64 <prvCheckTasksWaitingTermination+0x58>)
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d1e1      	bne.n	8007b14 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007b50:	bf00      	nop
 8007b52:	bf00      	nop
 8007b54:	3708      	adds	r7, #8
 8007b56:	46bd      	mov	sp, r7
 8007b58:	bd80      	pop	{r7, pc}
 8007b5a:	bf00      	nop
 8007b5c:	200007a8 	.word	0x200007a8
 8007b60:	200007d4 	.word	0x200007d4
 8007b64:	200007bc 	.word	0x200007bc

08007b68 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b084      	sub	sp, #16
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	334c      	adds	r3, #76	@ 0x4c
 8007b74:	4618      	mov	r0, r3
 8007b76:	f001 ff91 	bl	8009a9c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d108      	bne.n	8007b96 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b88:	4618      	mov	r0, r3
 8007b8a:	f000 fe85 	bl	8008898 <vPortFree>
				vPortFree( pxTCB );
 8007b8e:	6878      	ldr	r0, [r7, #4]
 8007b90:	f000 fe82 	bl	8008898 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007b94:	e019      	b.n	8007bca <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8007b9c:	2b01      	cmp	r3, #1
 8007b9e:	d103      	bne.n	8007ba8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007ba0:	6878      	ldr	r0, [r7, #4]
 8007ba2:	f000 fe79 	bl	8008898 <vPortFree>
	}
 8007ba6:	e010      	b.n	8007bca <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8007bae:	2b02      	cmp	r3, #2
 8007bb0:	d00b      	beq.n	8007bca <prvDeleteTCB+0x62>
	__asm volatile
 8007bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bb6:	f383 8811 	msr	BASEPRI, r3
 8007bba:	f3bf 8f6f 	isb	sy
 8007bbe:	f3bf 8f4f 	dsb	sy
 8007bc2:	60fb      	str	r3, [r7, #12]
}
 8007bc4:	bf00      	nop
 8007bc6:	bf00      	nop
 8007bc8:	e7fd      	b.n	8007bc6 <prvDeleteTCB+0x5e>
	}
 8007bca:	bf00      	nop
 8007bcc:	3710      	adds	r7, #16
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bd80      	pop	{r7, pc}
	...

08007bd4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007bd4:	b480      	push	{r7}
 8007bd6:	b083      	sub	sp, #12
 8007bd8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007bda:	4b0c      	ldr	r3, [pc, #48]	@ (8007c0c <prvResetNextTaskUnblockTime+0x38>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d104      	bne.n	8007bee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007be4:	4b0a      	ldr	r3, [pc, #40]	@ (8007c10 <prvResetNextTaskUnblockTime+0x3c>)
 8007be6:	f04f 32ff 	mov.w	r2, #4294967295
 8007bea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007bec:	e008      	b.n	8007c00 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007bee:	4b07      	ldr	r3, [pc, #28]	@ (8007c0c <prvResetNextTaskUnblockTime+0x38>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	68db      	ldr	r3, [r3, #12]
 8007bf4:	68db      	ldr	r3, [r3, #12]
 8007bf6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	685b      	ldr	r3, [r3, #4]
 8007bfc:	4a04      	ldr	r2, [pc, #16]	@ (8007c10 <prvResetNextTaskUnblockTime+0x3c>)
 8007bfe:	6013      	str	r3, [r2, #0]
}
 8007c00:	bf00      	nop
 8007c02:	370c      	adds	r7, #12
 8007c04:	46bd      	mov	sp, r7
 8007c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0a:	4770      	bx	lr
 8007c0c:	2000078c 	.word	0x2000078c
 8007c10:	200007f4 	.word	0x200007f4

08007c14 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8007c14:	b480      	push	{r7}
 8007c16:	b083      	sub	sp, #12
 8007c18:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8007c1a:	4b05      	ldr	r3, [pc, #20]	@ (8007c30 <xTaskGetCurrentTaskHandle+0x1c>)
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8007c20:	687b      	ldr	r3, [r7, #4]
	}
 8007c22:	4618      	mov	r0, r3
 8007c24:	370c      	adds	r7, #12
 8007c26:	46bd      	mov	sp, r7
 8007c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2c:	4770      	bx	lr
 8007c2e:	bf00      	nop
 8007c30:	200006d4 	.word	0x200006d4

08007c34 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007c34:	b480      	push	{r7}
 8007c36:	b083      	sub	sp, #12
 8007c38:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007c3a:	4b0b      	ldr	r3, [pc, #44]	@ (8007c68 <xTaskGetSchedulerState+0x34>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d102      	bne.n	8007c48 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007c42:	2301      	movs	r3, #1
 8007c44:	607b      	str	r3, [r7, #4]
 8007c46:	e008      	b.n	8007c5a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c48:	4b08      	ldr	r3, [pc, #32]	@ (8007c6c <xTaskGetSchedulerState+0x38>)
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d102      	bne.n	8007c56 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007c50:	2302      	movs	r3, #2
 8007c52:	607b      	str	r3, [r7, #4]
 8007c54:	e001      	b.n	8007c5a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007c56:	2300      	movs	r3, #0
 8007c58:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007c5a:	687b      	ldr	r3, [r7, #4]
	}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	370c      	adds	r7, #12
 8007c60:	46bd      	mov	sp, r7
 8007c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c66:	4770      	bx	lr
 8007c68:	200007e0 	.word	0x200007e0
 8007c6c:	200007fc 	.word	0x200007fc

08007c70 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b086      	sub	sp, #24
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d070      	beq.n	8007d68 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007c86:	4b3b      	ldr	r3, [pc, #236]	@ (8007d74 <xTaskPriorityDisinherit+0x104>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	693a      	ldr	r2, [r7, #16]
 8007c8c:	429a      	cmp	r2, r3
 8007c8e:	d00b      	beq.n	8007ca8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007c90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c94:	f383 8811 	msr	BASEPRI, r3
 8007c98:	f3bf 8f6f 	isb	sy
 8007c9c:	f3bf 8f4f 	dsb	sy
 8007ca0:	60fb      	str	r3, [r7, #12]
}
 8007ca2:	bf00      	nop
 8007ca4:	bf00      	nop
 8007ca6:	e7fd      	b.n	8007ca4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007ca8:	693b      	ldr	r3, [r7, #16]
 8007caa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d10b      	bne.n	8007cc8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007cb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cb4:	f383 8811 	msr	BASEPRI, r3
 8007cb8:	f3bf 8f6f 	isb	sy
 8007cbc:	f3bf 8f4f 	dsb	sy
 8007cc0:	60bb      	str	r3, [r7, #8]
}
 8007cc2:	bf00      	nop
 8007cc4:	bf00      	nop
 8007cc6:	e7fd      	b.n	8007cc4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007cc8:	693b      	ldr	r3, [r7, #16]
 8007cca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ccc:	1e5a      	subs	r2, r3, #1
 8007cce:	693b      	ldr	r3, [r7, #16]
 8007cd0:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007cd2:	693b      	ldr	r3, [r7, #16]
 8007cd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cd6:	693b      	ldr	r3, [r7, #16]
 8007cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cda:	429a      	cmp	r2, r3
 8007cdc:	d044      	beq.n	8007d68 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d140      	bne.n	8007d68 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007ce6:	693b      	ldr	r3, [r7, #16]
 8007ce8:	3304      	adds	r3, #4
 8007cea:	4618      	mov	r0, r3
 8007cec:	f7fe fd2c 	bl	8006748 <uxListRemove>
 8007cf0:	4603      	mov	r3, r0
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d115      	bne.n	8007d22 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007cf6:	693b      	ldr	r3, [r7, #16]
 8007cf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cfa:	491f      	ldr	r1, [pc, #124]	@ (8007d78 <xTaskPriorityDisinherit+0x108>)
 8007cfc:	4613      	mov	r3, r2
 8007cfe:	009b      	lsls	r3, r3, #2
 8007d00:	4413      	add	r3, r2
 8007d02:	009b      	lsls	r3, r3, #2
 8007d04:	440b      	add	r3, r1
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d10a      	bne.n	8007d22 <xTaskPriorityDisinherit+0xb2>
 8007d0c:	693b      	ldr	r3, [r7, #16]
 8007d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d10:	2201      	movs	r2, #1
 8007d12:	fa02 f303 	lsl.w	r3, r2, r3
 8007d16:	43da      	mvns	r2, r3
 8007d18:	4b18      	ldr	r3, [pc, #96]	@ (8007d7c <xTaskPriorityDisinherit+0x10c>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4013      	ands	r3, r2
 8007d1e:	4a17      	ldr	r2, [pc, #92]	@ (8007d7c <xTaskPriorityDisinherit+0x10c>)
 8007d20:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007d22:	693b      	ldr	r3, [r7, #16]
 8007d24:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d26:	693b      	ldr	r3, [r7, #16]
 8007d28:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d2a:	693b      	ldr	r3, [r7, #16]
 8007d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d2e:	f1c3 0207 	rsb	r2, r3, #7
 8007d32:	693b      	ldr	r3, [r7, #16]
 8007d34:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007d36:	693b      	ldr	r3, [r7, #16]
 8007d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	409a      	lsls	r2, r3
 8007d3e:	4b0f      	ldr	r3, [pc, #60]	@ (8007d7c <xTaskPriorityDisinherit+0x10c>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	4313      	orrs	r3, r2
 8007d44:	4a0d      	ldr	r2, [pc, #52]	@ (8007d7c <xTaskPriorityDisinherit+0x10c>)
 8007d46:	6013      	str	r3, [r2, #0]
 8007d48:	693b      	ldr	r3, [r7, #16]
 8007d4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d4c:	4613      	mov	r3, r2
 8007d4e:	009b      	lsls	r3, r3, #2
 8007d50:	4413      	add	r3, r2
 8007d52:	009b      	lsls	r3, r3, #2
 8007d54:	4a08      	ldr	r2, [pc, #32]	@ (8007d78 <xTaskPriorityDisinherit+0x108>)
 8007d56:	441a      	add	r2, r3
 8007d58:	693b      	ldr	r3, [r7, #16]
 8007d5a:	3304      	adds	r3, #4
 8007d5c:	4619      	mov	r1, r3
 8007d5e:	4610      	mov	r0, r2
 8007d60:	f7fe fc95 	bl	800668e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007d64:	2301      	movs	r3, #1
 8007d66:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007d68:	697b      	ldr	r3, [r7, #20]
	}
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	3718      	adds	r7, #24
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bd80      	pop	{r7, pc}
 8007d72:	bf00      	nop
 8007d74:	200006d4 	.word	0x200006d4
 8007d78:	200006d8 	.word	0x200006d8
 8007d7c:	200007dc 	.word	0x200007dc

08007d80 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b086      	sub	sp, #24
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	60f8      	str	r0, [r7, #12]
 8007d88:	60b9      	str	r1, [r7, #8]
 8007d8a:	607a      	str	r2, [r7, #4]
 8007d8c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8007d8e:	f000 fb93 	bl	80084b8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007d92:	4b29      	ldr	r3, [pc, #164]	@ (8007e38 <xTaskNotifyWait+0xb8>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8007d9a:	b2db      	uxtb	r3, r3
 8007d9c:	2b02      	cmp	r3, #2
 8007d9e:	d01c      	beq.n	8007dda <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8007da0:	4b25      	ldr	r3, [pc, #148]	@ (8007e38 <xTaskNotifyWait+0xb8>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
 8007da8:	68fa      	ldr	r2, [r7, #12]
 8007daa:	43d2      	mvns	r2, r2
 8007dac:	400a      	ands	r2, r1
 8007dae:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8007db2:	4b21      	ldr	r3, [pc, #132]	@ (8007e38 <xTaskNotifyWait+0xb8>)
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	2201      	movs	r2, #1
 8007db8:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

				if( xTicksToWait > ( TickType_t ) 0 )
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d00b      	beq.n	8007dda <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007dc2:	2101      	movs	r1, #1
 8007dc4:	6838      	ldr	r0, [r7, #0]
 8007dc6:	f000 f9e3 	bl	8008190 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8007dca:	4b1c      	ldr	r3, [pc, #112]	@ (8007e3c <xTaskNotifyWait+0xbc>)
 8007dcc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007dd0:	601a      	str	r2, [r3, #0]
 8007dd2:	f3bf 8f4f 	dsb	sy
 8007dd6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007dda:	f000 fb9f 	bl	800851c <vPortExitCritical>

		taskENTER_CRITICAL();
 8007dde:	f000 fb6b 	bl	80084b8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d005      	beq.n	8007df4 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8007de8:	4b13      	ldr	r3, [pc, #76]	@ (8007e38 <xTaskNotifyWait+0xb8>)
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007df4:	4b10      	ldr	r3, [pc, #64]	@ (8007e38 <xTaskNotifyWait+0xb8>)
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8007dfc:	b2db      	uxtb	r3, r3
 8007dfe:	2b02      	cmp	r3, #2
 8007e00:	d002      	beq.n	8007e08 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8007e02:	2300      	movs	r3, #0
 8007e04:	617b      	str	r3, [r7, #20]
 8007e06:	e00a      	b.n	8007e1e <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8007e08:	4b0b      	ldr	r3, [pc, #44]	@ (8007e38 <xTaskNotifyWait+0xb8>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
 8007e10:	68ba      	ldr	r2, [r7, #8]
 8007e12:	43d2      	mvns	r2, r2
 8007e14:	400a      	ands	r2, r1
 8007e16:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
				xReturn = pdTRUE;
 8007e1a:	2301      	movs	r3, #1
 8007e1c:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007e1e:	4b06      	ldr	r3, [pc, #24]	@ (8007e38 <xTaskNotifyWait+0xb8>)
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	2200      	movs	r2, #0
 8007e24:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
		}
		taskEXIT_CRITICAL();
 8007e28:	f000 fb78 	bl	800851c <vPortExitCritical>

		return xReturn;
 8007e2c:	697b      	ldr	r3, [r7, #20]
	}
 8007e2e:	4618      	mov	r0, r3
 8007e30:	3718      	adds	r7, #24
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bd80      	pop	{r7, pc}
 8007e36:	bf00      	nop
 8007e38:	200006d4 	.word	0x200006d4
 8007e3c:	e000ed04 	.word	0xe000ed04

08007e40 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b08a      	sub	sp, #40	@ 0x28
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	60f8      	str	r0, [r7, #12]
 8007e48:	60b9      	str	r1, [r7, #8]
 8007e4a:	603b      	str	r3, [r7, #0]
 8007e4c:	4613      	mov	r3, r2
 8007e4e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8007e50:	2301      	movs	r3, #1
 8007e52:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d10b      	bne.n	8007e72 <xTaskGenericNotify+0x32>
	__asm volatile
 8007e5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e5e:	f383 8811 	msr	BASEPRI, r3
 8007e62:	f3bf 8f6f 	isb	sy
 8007e66:	f3bf 8f4f 	dsb	sy
 8007e6a:	61bb      	str	r3, [r7, #24]
}
 8007e6c:	bf00      	nop
 8007e6e:	bf00      	nop
 8007e70:	e7fd      	b.n	8007e6e <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8007e76:	f000 fb1f 	bl	80084b8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d004      	beq.n	8007e8a <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8007e80:	6a3b      	ldr	r3, [r7, #32]
 8007e82:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8007e8a:	6a3b      	ldr	r3, [r7, #32]
 8007e8c:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8007e90:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8007e92:	6a3b      	ldr	r3, [r7, #32]
 8007e94:	2202      	movs	r2, #2
 8007e96:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

			switch( eAction )
 8007e9a:	79fb      	ldrb	r3, [r7, #7]
 8007e9c:	2b04      	cmp	r3, #4
 8007e9e:	d82e      	bhi.n	8007efe <xTaskGenericNotify+0xbe>
 8007ea0:	a201      	add	r2, pc, #4	@ (adr r2, 8007ea8 <xTaskGenericNotify+0x68>)
 8007ea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ea6:	bf00      	nop
 8007ea8:	08007f23 	.word	0x08007f23
 8007eac:	08007ebd 	.word	0x08007ebd
 8007eb0:	08007ecf 	.word	0x08007ecf
 8007eb4:	08007edf 	.word	0x08007edf
 8007eb8:	08007ee9 	.word	0x08007ee9
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8007ebc:	6a3b      	ldr	r3, [r7, #32]
 8007ebe:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	431a      	orrs	r2, r3
 8007ec6:	6a3b      	ldr	r3, [r7, #32]
 8007ec8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 8007ecc:	e02c      	b.n	8007f28 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8007ece:	6a3b      	ldr	r3, [r7, #32]
 8007ed0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007ed4:	1c5a      	adds	r2, r3, #1
 8007ed6:	6a3b      	ldr	r3, [r7, #32]
 8007ed8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 8007edc:	e024      	b.n	8007f28 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8007ede:	6a3b      	ldr	r3, [r7, #32]
 8007ee0:	68ba      	ldr	r2, [r7, #8]
 8007ee2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 8007ee6:	e01f      	b.n	8007f28 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8007ee8:	7ffb      	ldrb	r3, [r7, #31]
 8007eea:	2b02      	cmp	r3, #2
 8007eec:	d004      	beq.n	8007ef8 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8007eee:	6a3b      	ldr	r3, [r7, #32]
 8007ef0:	68ba      	ldr	r2, [r7, #8]
 8007ef2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8007ef6:	e017      	b.n	8007f28 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 8007ef8:	2300      	movs	r3, #0
 8007efa:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8007efc:	e014      	b.n	8007f28 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8007efe:	6a3b      	ldr	r3, [r7, #32]
 8007f00:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f08:	d00d      	beq.n	8007f26 <xTaskGenericNotify+0xe6>
	__asm volatile
 8007f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f0e:	f383 8811 	msr	BASEPRI, r3
 8007f12:	f3bf 8f6f 	isb	sy
 8007f16:	f3bf 8f4f 	dsb	sy
 8007f1a:	617b      	str	r3, [r7, #20]
}
 8007f1c:	bf00      	nop
 8007f1e:	bf00      	nop
 8007f20:	e7fd      	b.n	8007f1e <xTaskGenericNotify+0xde>
					break;
 8007f22:	bf00      	nop
 8007f24:	e000      	b.n	8007f28 <xTaskGenericNotify+0xe8>

					break;
 8007f26:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8007f28:	7ffb      	ldrb	r3, [r7, #31]
 8007f2a:	2b01      	cmp	r3, #1
 8007f2c:	d13a      	bne.n	8007fa4 <xTaskGenericNotify+0x164>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f2e:	6a3b      	ldr	r3, [r7, #32]
 8007f30:	3304      	adds	r3, #4
 8007f32:	4618      	mov	r0, r3
 8007f34:	f7fe fc08 	bl	8006748 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8007f38:	6a3b      	ldr	r3, [r7, #32]
 8007f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f3c:	2201      	movs	r2, #1
 8007f3e:	409a      	lsls	r2, r3
 8007f40:	4b1c      	ldr	r3, [pc, #112]	@ (8007fb4 <xTaskGenericNotify+0x174>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	4313      	orrs	r3, r2
 8007f46:	4a1b      	ldr	r2, [pc, #108]	@ (8007fb4 <xTaskGenericNotify+0x174>)
 8007f48:	6013      	str	r3, [r2, #0]
 8007f4a:	6a3b      	ldr	r3, [r7, #32]
 8007f4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f4e:	4613      	mov	r3, r2
 8007f50:	009b      	lsls	r3, r3, #2
 8007f52:	4413      	add	r3, r2
 8007f54:	009b      	lsls	r3, r3, #2
 8007f56:	4a18      	ldr	r2, [pc, #96]	@ (8007fb8 <xTaskGenericNotify+0x178>)
 8007f58:	441a      	add	r2, r3
 8007f5a:	6a3b      	ldr	r3, [r7, #32]
 8007f5c:	3304      	adds	r3, #4
 8007f5e:	4619      	mov	r1, r3
 8007f60:	4610      	mov	r0, r2
 8007f62:	f7fe fb94 	bl	800668e <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8007f66:	6a3b      	ldr	r3, [r7, #32]
 8007f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d00b      	beq.n	8007f86 <xTaskGenericNotify+0x146>
	__asm volatile
 8007f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f72:	f383 8811 	msr	BASEPRI, r3
 8007f76:	f3bf 8f6f 	isb	sy
 8007f7a:	f3bf 8f4f 	dsb	sy
 8007f7e:	613b      	str	r3, [r7, #16]
}
 8007f80:	bf00      	nop
 8007f82:	bf00      	nop
 8007f84:	e7fd      	b.n	8007f82 <xTaskGenericNotify+0x142>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007f86:	6a3b      	ldr	r3, [r7, #32]
 8007f88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f8a:	4b0c      	ldr	r3, [pc, #48]	@ (8007fbc <xTaskGenericNotify+0x17c>)
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f90:	429a      	cmp	r2, r3
 8007f92:	d907      	bls.n	8007fa4 <xTaskGenericNotify+0x164>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8007f94:	4b0a      	ldr	r3, [pc, #40]	@ (8007fc0 <xTaskGenericNotify+0x180>)
 8007f96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f9a:	601a      	str	r2, [r3, #0]
 8007f9c:	f3bf 8f4f 	dsb	sy
 8007fa0:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007fa4:	f000 faba 	bl	800851c <vPortExitCritical>

		return xReturn;
 8007fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8007faa:	4618      	mov	r0, r3
 8007fac:	3728      	adds	r7, #40	@ 0x28
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	bd80      	pop	{r7, pc}
 8007fb2:	bf00      	nop
 8007fb4:	200007dc 	.word	0x200007dc
 8007fb8:	200006d8 	.word	0x200006d8
 8007fbc:	200006d4 	.word	0x200006d4
 8007fc0:	e000ed04 	.word	0xe000ed04

08007fc4 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b08e      	sub	sp, #56	@ 0x38
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	60f8      	str	r0, [r7, #12]
 8007fcc:	60b9      	str	r1, [r7, #8]
 8007fce:	603b      	str	r3, [r7, #0]
 8007fd0:	4613      	mov	r3, r2
 8007fd2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d10b      	bne.n	8007ff6 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8007fde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fe2:	f383 8811 	msr	BASEPRI, r3
 8007fe6:	f3bf 8f6f 	isb	sy
 8007fea:	f3bf 8f4f 	dsb	sy
 8007fee:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007ff0:	bf00      	nop
 8007ff2:	bf00      	nop
 8007ff4:	e7fd      	b.n	8007ff2 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007ff6:	f000 fb3f 	bl	8008678 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	633b      	str	r3, [r7, #48]	@ 0x30

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007ffe:	f3ef 8211 	mrs	r2, BASEPRI
 8008002:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008006:	f383 8811 	msr	BASEPRI, r3
 800800a:	f3bf 8f6f 	isb	sy
 800800e:	f3bf 8f4f 	dsb	sy
 8008012:	623a      	str	r2, [r7, #32]
 8008014:	61fb      	str	r3, [r7, #28]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008016:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008018:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800801a:	683b      	ldr	r3, [r7, #0]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d004      	beq.n	800802a <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8008020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008022:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800802a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800802c:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8008030:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008036:	2202      	movs	r2, #2
 8008038:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

			switch( eAction )
 800803c:	79fb      	ldrb	r3, [r7, #7]
 800803e:	2b04      	cmp	r3, #4
 8008040:	d82e      	bhi.n	80080a0 <xTaskGenericNotifyFromISR+0xdc>
 8008042:	a201      	add	r2, pc, #4	@ (adr r2, 8008048 <xTaskGenericNotifyFromISR+0x84>)
 8008044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008048:	080080c5 	.word	0x080080c5
 800804c:	0800805d 	.word	0x0800805d
 8008050:	0800806f 	.word	0x0800806f
 8008054:	0800807f 	.word	0x0800807f
 8008058:	08008089 	.word	0x08008089
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800805c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800805e:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	431a      	orrs	r2, r3
 8008066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008068:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 800806c:	e02d      	b.n	80080ca <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800806e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008070:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008074:	1c5a      	adds	r2, r3, #1
 8008076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008078:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 800807c:	e025      	b.n	80080ca <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800807e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008080:	68ba      	ldr	r2, [r7, #8]
 8008082:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 8008086:	e020      	b.n	80080ca <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8008088:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800808c:	2b02      	cmp	r3, #2
 800808e:	d004      	beq.n	800809a <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8008090:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008092:	68ba      	ldr	r2, [r7, #8]
 8008094:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8008098:	e017      	b.n	80080ca <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 800809a:	2300      	movs	r3, #0
 800809c:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800809e:	e014      	b.n	80080ca <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80080a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80080a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080aa:	d00d      	beq.n	80080c8 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 80080ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080b0:	f383 8811 	msr	BASEPRI, r3
 80080b4:	f3bf 8f6f 	isb	sy
 80080b8:	f3bf 8f4f 	dsb	sy
 80080bc:	61bb      	str	r3, [r7, #24]
}
 80080be:	bf00      	nop
 80080c0:	bf00      	nop
 80080c2:	e7fd      	b.n	80080c0 <xTaskGenericNotifyFromISR+0xfc>
					break;
 80080c4:	bf00      	nop
 80080c6:	e000      	b.n	80080ca <xTaskGenericNotifyFromISR+0x106>
					break;
 80080c8:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80080ca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80080ce:	2b01      	cmp	r3, #1
 80080d0:	d146      	bne.n	8008160 <xTaskGenericNotifyFromISR+0x19c>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80080d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d00b      	beq.n	80080f2 <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 80080da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080de:	f383 8811 	msr	BASEPRI, r3
 80080e2:	f3bf 8f6f 	isb	sy
 80080e6:	f3bf 8f4f 	dsb	sy
 80080ea:	617b      	str	r3, [r7, #20]
}
 80080ec:	bf00      	nop
 80080ee:	bf00      	nop
 80080f0:	e7fd      	b.n	80080ee <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80080f2:	4b21      	ldr	r3, [pc, #132]	@ (8008178 <xTaskGenericNotifyFromISR+0x1b4>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d11c      	bne.n	8008134 <xTaskGenericNotifyFromISR+0x170>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80080fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080fc:	3304      	adds	r3, #4
 80080fe:	4618      	mov	r0, r3
 8008100:	f7fe fb22 	bl	8006748 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008108:	2201      	movs	r2, #1
 800810a:	409a      	lsls	r2, r3
 800810c:	4b1b      	ldr	r3, [pc, #108]	@ (800817c <xTaskGenericNotifyFromISR+0x1b8>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	4313      	orrs	r3, r2
 8008112:	4a1a      	ldr	r2, [pc, #104]	@ (800817c <xTaskGenericNotifyFromISR+0x1b8>)
 8008114:	6013      	str	r3, [r2, #0]
 8008116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008118:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800811a:	4613      	mov	r3, r2
 800811c:	009b      	lsls	r3, r3, #2
 800811e:	4413      	add	r3, r2
 8008120:	009b      	lsls	r3, r3, #2
 8008122:	4a17      	ldr	r2, [pc, #92]	@ (8008180 <xTaskGenericNotifyFromISR+0x1bc>)
 8008124:	441a      	add	r2, r3
 8008126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008128:	3304      	adds	r3, #4
 800812a:	4619      	mov	r1, r3
 800812c:	4610      	mov	r0, r2
 800812e:	f7fe faae 	bl	800668e <vListInsertEnd>
 8008132:	e005      	b.n	8008140 <xTaskGenericNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8008134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008136:	3318      	adds	r3, #24
 8008138:	4619      	mov	r1, r3
 800813a:	4812      	ldr	r0, [pc, #72]	@ (8008184 <xTaskGenericNotifyFromISR+0x1c0>)
 800813c:	f7fe faa7 	bl	800668e <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008142:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008144:	4b10      	ldr	r3, [pc, #64]	@ (8008188 <xTaskGenericNotifyFromISR+0x1c4>)
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800814a:	429a      	cmp	r2, r3
 800814c:	d908      	bls.n	8008160 <xTaskGenericNotifyFromISR+0x19c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800814e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008150:	2b00      	cmp	r3, #0
 8008152:	d002      	beq.n	800815a <xTaskGenericNotifyFromISR+0x196>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8008154:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008156:	2201      	movs	r2, #1
 8008158:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800815a:	4b0c      	ldr	r3, [pc, #48]	@ (800818c <xTaskGenericNotifyFromISR+0x1c8>)
 800815c:	2201      	movs	r2, #1
 800815e:	601a      	str	r2, [r3, #0]
 8008160:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008162:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008164:	693b      	ldr	r3, [r7, #16]
 8008166:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800816a:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800816c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 800816e:	4618      	mov	r0, r3
 8008170:	3738      	adds	r7, #56	@ 0x38
 8008172:	46bd      	mov	sp, r7
 8008174:	bd80      	pop	{r7, pc}
 8008176:	bf00      	nop
 8008178:	200007fc 	.word	0x200007fc
 800817c:	200007dc 	.word	0x200007dc
 8008180:	200006d8 	.word	0x200006d8
 8008184:	20000794 	.word	0x20000794
 8008188:	200006d4 	.word	0x200006d4
 800818c:	200007e8 	.word	0x200007e8

08008190 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b084      	sub	sp, #16
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
 8008198:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800819a:	4b29      	ldr	r3, [pc, #164]	@ (8008240 <prvAddCurrentTaskToDelayedList+0xb0>)
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80081a0:	4b28      	ldr	r3, [pc, #160]	@ (8008244 <prvAddCurrentTaskToDelayedList+0xb4>)
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	3304      	adds	r3, #4
 80081a6:	4618      	mov	r0, r3
 80081a8:	f7fe face 	bl	8006748 <uxListRemove>
 80081ac:	4603      	mov	r3, r0
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d10b      	bne.n	80081ca <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80081b2:	4b24      	ldr	r3, [pc, #144]	@ (8008244 <prvAddCurrentTaskToDelayedList+0xb4>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081b8:	2201      	movs	r2, #1
 80081ba:	fa02 f303 	lsl.w	r3, r2, r3
 80081be:	43da      	mvns	r2, r3
 80081c0:	4b21      	ldr	r3, [pc, #132]	@ (8008248 <prvAddCurrentTaskToDelayedList+0xb8>)
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	4013      	ands	r3, r2
 80081c6:	4a20      	ldr	r2, [pc, #128]	@ (8008248 <prvAddCurrentTaskToDelayedList+0xb8>)
 80081c8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081d0:	d10a      	bne.n	80081e8 <prvAddCurrentTaskToDelayedList+0x58>
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d007      	beq.n	80081e8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80081d8:	4b1a      	ldr	r3, [pc, #104]	@ (8008244 <prvAddCurrentTaskToDelayedList+0xb4>)
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	3304      	adds	r3, #4
 80081de:	4619      	mov	r1, r3
 80081e0:	481a      	ldr	r0, [pc, #104]	@ (800824c <prvAddCurrentTaskToDelayedList+0xbc>)
 80081e2:	f7fe fa54 	bl	800668e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80081e6:	e026      	b.n	8008236 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80081e8:	68fa      	ldr	r2, [r7, #12]
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	4413      	add	r3, r2
 80081ee:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80081f0:	4b14      	ldr	r3, [pc, #80]	@ (8008244 <prvAddCurrentTaskToDelayedList+0xb4>)
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	68ba      	ldr	r2, [r7, #8]
 80081f6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80081f8:	68ba      	ldr	r2, [r7, #8]
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	429a      	cmp	r2, r3
 80081fe:	d209      	bcs.n	8008214 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008200:	4b13      	ldr	r3, [pc, #76]	@ (8008250 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008202:	681a      	ldr	r2, [r3, #0]
 8008204:	4b0f      	ldr	r3, [pc, #60]	@ (8008244 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	3304      	adds	r3, #4
 800820a:	4619      	mov	r1, r3
 800820c:	4610      	mov	r0, r2
 800820e:	f7fe fa62 	bl	80066d6 <vListInsert>
}
 8008212:	e010      	b.n	8008236 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008214:	4b0f      	ldr	r3, [pc, #60]	@ (8008254 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008216:	681a      	ldr	r2, [r3, #0]
 8008218:	4b0a      	ldr	r3, [pc, #40]	@ (8008244 <prvAddCurrentTaskToDelayedList+0xb4>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	3304      	adds	r3, #4
 800821e:	4619      	mov	r1, r3
 8008220:	4610      	mov	r0, r2
 8008222:	f7fe fa58 	bl	80066d6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008226:	4b0c      	ldr	r3, [pc, #48]	@ (8008258 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	68ba      	ldr	r2, [r7, #8]
 800822c:	429a      	cmp	r2, r3
 800822e:	d202      	bcs.n	8008236 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008230:	4a09      	ldr	r2, [pc, #36]	@ (8008258 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008232:	68bb      	ldr	r3, [r7, #8]
 8008234:	6013      	str	r3, [r2, #0]
}
 8008236:	bf00      	nop
 8008238:	3710      	adds	r7, #16
 800823a:	46bd      	mov	sp, r7
 800823c:	bd80      	pop	{r7, pc}
 800823e:	bf00      	nop
 8008240:	200007d8 	.word	0x200007d8
 8008244:	200006d4 	.word	0x200006d4
 8008248:	200007dc 	.word	0x200007dc
 800824c:	200007c0 	.word	0x200007c0
 8008250:	20000790 	.word	0x20000790
 8008254:	2000078c 	.word	0x2000078c
 8008258:	200007f4 	.word	0x200007f4

0800825c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800825c:	b480      	push	{r7}
 800825e:	b085      	sub	sp, #20
 8008260:	af00      	add	r7, sp, #0
 8008262:	60f8      	str	r0, [r7, #12]
 8008264:	60b9      	str	r1, [r7, #8]
 8008266:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	3b04      	subs	r3, #4
 800826c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008274:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	3b04      	subs	r3, #4
 800827a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800827c:	68bb      	ldr	r3, [r7, #8]
 800827e:	f023 0201 	bic.w	r2, r3, #1
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	3b04      	subs	r3, #4
 800828a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800828c:	4a0c      	ldr	r2, [pc, #48]	@ (80082c0 <pxPortInitialiseStack+0x64>)
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	3b14      	subs	r3, #20
 8008296:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008298:	687a      	ldr	r2, [r7, #4]
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	3b04      	subs	r3, #4
 80082a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	f06f 0202 	mvn.w	r2, #2
 80082aa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	3b20      	subs	r3, #32
 80082b0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80082b2:	68fb      	ldr	r3, [r7, #12]
}
 80082b4:	4618      	mov	r0, r3
 80082b6:	3714      	adds	r7, #20
 80082b8:	46bd      	mov	sp, r7
 80082ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082be:	4770      	bx	lr
 80082c0:	080082c5 	.word	0x080082c5

080082c4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80082c4:	b480      	push	{r7}
 80082c6:	b085      	sub	sp, #20
 80082c8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80082ca:	2300      	movs	r3, #0
 80082cc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80082ce:	4b13      	ldr	r3, [pc, #76]	@ (800831c <prvTaskExitError+0x58>)
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082d6:	d00b      	beq.n	80082f0 <prvTaskExitError+0x2c>
	__asm volatile
 80082d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082dc:	f383 8811 	msr	BASEPRI, r3
 80082e0:	f3bf 8f6f 	isb	sy
 80082e4:	f3bf 8f4f 	dsb	sy
 80082e8:	60fb      	str	r3, [r7, #12]
}
 80082ea:	bf00      	nop
 80082ec:	bf00      	nop
 80082ee:	e7fd      	b.n	80082ec <prvTaskExitError+0x28>
	__asm volatile
 80082f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082f4:	f383 8811 	msr	BASEPRI, r3
 80082f8:	f3bf 8f6f 	isb	sy
 80082fc:	f3bf 8f4f 	dsb	sy
 8008300:	60bb      	str	r3, [r7, #8]
}
 8008302:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008304:	bf00      	nop
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d0fc      	beq.n	8008306 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800830c:	bf00      	nop
 800830e:	bf00      	nop
 8008310:	3714      	adds	r7, #20
 8008312:	46bd      	mov	sp, r7
 8008314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008318:	4770      	bx	lr
 800831a:	bf00      	nop
 800831c:	20000010 	.word	0x20000010

08008320 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008320:	4b07      	ldr	r3, [pc, #28]	@ (8008340 <pxCurrentTCBConst2>)
 8008322:	6819      	ldr	r1, [r3, #0]
 8008324:	6808      	ldr	r0, [r1, #0]
 8008326:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800832a:	f380 8809 	msr	PSP, r0
 800832e:	f3bf 8f6f 	isb	sy
 8008332:	f04f 0000 	mov.w	r0, #0
 8008336:	f380 8811 	msr	BASEPRI, r0
 800833a:	4770      	bx	lr
 800833c:	f3af 8000 	nop.w

08008340 <pxCurrentTCBConst2>:
 8008340:	200006d4 	.word	0x200006d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008344:	bf00      	nop
 8008346:	bf00      	nop

08008348 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008348:	4808      	ldr	r0, [pc, #32]	@ (800836c <prvPortStartFirstTask+0x24>)
 800834a:	6800      	ldr	r0, [r0, #0]
 800834c:	6800      	ldr	r0, [r0, #0]
 800834e:	f380 8808 	msr	MSP, r0
 8008352:	f04f 0000 	mov.w	r0, #0
 8008356:	f380 8814 	msr	CONTROL, r0
 800835a:	b662      	cpsie	i
 800835c:	b661      	cpsie	f
 800835e:	f3bf 8f4f 	dsb	sy
 8008362:	f3bf 8f6f 	isb	sy
 8008366:	df00      	svc	0
 8008368:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800836a:	bf00      	nop
 800836c:	e000ed08 	.word	0xe000ed08

08008370 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b086      	sub	sp, #24
 8008374:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008376:	4b47      	ldr	r3, [pc, #284]	@ (8008494 <xPortStartScheduler+0x124>)
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	4a47      	ldr	r2, [pc, #284]	@ (8008498 <xPortStartScheduler+0x128>)
 800837c:	4293      	cmp	r3, r2
 800837e:	d10b      	bne.n	8008398 <xPortStartScheduler+0x28>
	__asm volatile
 8008380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008384:	f383 8811 	msr	BASEPRI, r3
 8008388:	f3bf 8f6f 	isb	sy
 800838c:	f3bf 8f4f 	dsb	sy
 8008390:	60fb      	str	r3, [r7, #12]
}
 8008392:	bf00      	nop
 8008394:	bf00      	nop
 8008396:	e7fd      	b.n	8008394 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008398:	4b3e      	ldr	r3, [pc, #248]	@ (8008494 <xPortStartScheduler+0x124>)
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	4a3f      	ldr	r2, [pc, #252]	@ (800849c <xPortStartScheduler+0x12c>)
 800839e:	4293      	cmp	r3, r2
 80083a0:	d10b      	bne.n	80083ba <xPortStartScheduler+0x4a>
	__asm volatile
 80083a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083a6:	f383 8811 	msr	BASEPRI, r3
 80083aa:	f3bf 8f6f 	isb	sy
 80083ae:	f3bf 8f4f 	dsb	sy
 80083b2:	613b      	str	r3, [r7, #16]
}
 80083b4:	bf00      	nop
 80083b6:	bf00      	nop
 80083b8:	e7fd      	b.n	80083b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80083ba:	4b39      	ldr	r3, [pc, #228]	@ (80084a0 <xPortStartScheduler+0x130>)
 80083bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80083be:	697b      	ldr	r3, [r7, #20]
 80083c0:	781b      	ldrb	r3, [r3, #0]
 80083c2:	b2db      	uxtb	r3, r3
 80083c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80083c6:	697b      	ldr	r3, [r7, #20]
 80083c8:	22ff      	movs	r2, #255	@ 0xff
 80083ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80083cc:	697b      	ldr	r3, [r7, #20]
 80083ce:	781b      	ldrb	r3, [r3, #0]
 80083d0:	b2db      	uxtb	r3, r3
 80083d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80083d4:	78fb      	ldrb	r3, [r7, #3]
 80083d6:	b2db      	uxtb	r3, r3
 80083d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80083dc:	b2da      	uxtb	r2, r3
 80083de:	4b31      	ldr	r3, [pc, #196]	@ (80084a4 <xPortStartScheduler+0x134>)
 80083e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80083e2:	4b31      	ldr	r3, [pc, #196]	@ (80084a8 <xPortStartScheduler+0x138>)
 80083e4:	2207      	movs	r2, #7
 80083e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80083e8:	e009      	b.n	80083fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80083ea:	4b2f      	ldr	r3, [pc, #188]	@ (80084a8 <xPortStartScheduler+0x138>)
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	3b01      	subs	r3, #1
 80083f0:	4a2d      	ldr	r2, [pc, #180]	@ (80084a8 <xPortStartScheduler+0x138>)
 80083f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80083f4:	78fb      	ldrb	r3, [r7, #3]
 80083f6:	b2db      	uxtb	r3, r3
 80083f8:	005b      	lsls	r3, r3, #1
 80083fa:	b2db      	uxtb	r3, r3
 80083fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80083fe:	78fb      	ldrb	r3, [r7, #3]
 8008400:	b2db      	uxtb	r3, r3
 8008402:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008406:	2b80      	cmp	r3, #128	@ 0x80
 8008408:	d0ef      	beq.n	80083ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800840a:	4b27      	ldr	r3, [pc, #156]	@ (80084a8 <xPortStartScheduler+0x138>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f1c3 0307 	rsb	r3, r3, #7
 8008412:	2b04      	cmp	r3, #4
 8008414:	d00b      	beq.n	800842e <xPortStartScheduler+0xbe>
	__asm volatile
 8008416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800841a:	f383 8811 	msr	BASEPRI, r3
 800841e:	f3bf 8f6f 	isb	sy
 8008422:	f3bf 8f4f 	dsb	sy
 8008426:	60bb      	str	r3, [r7, #8]
}
 8008428:	bf00      	nop
 800842a:	bf00      	nop
 800842c:	e7fd      	b.n	800842a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800842e:	4b1e      	ldr	r3, [pc, #120]	@ (80084a8 <xPortStartScheduler+0x138>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	021b      	lsls	r3, r3, #8
 8008434:	4a1c      	ldr	r2, [pc, #112]	@ (80084a8 <xPortStartScheduler+0x138>)
 8008436:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008438:	4b1b      	ldr	r3, [pc, #108]	@ (80084a8 <xPortStartScheduler+0x138>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008440:	4a19      	ldr	r2, [pc, #100]	@ (80084a8 <xPortStartScheduler+0x138>)
 8008442:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	b2da      	uxtb	r2, r3
 8008448:	697b      	ldr	r3, [r7, #20]
 800844a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800844c:	4b17      	ldr	r3, [pc, #92]	@ (80084ac <xPortStartScheduler+0x13c>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	4a16      	ldr	r2, [pc, #88]	@ (80084ac <xPortStartScheduler+0x13c>)
 8008452:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008456:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008458:	4b14      	ldr	r3, [pc, #80]	@ (80084ac <xPortStartScheduler+0x13c>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	4a13      	ldr	r2, [pc, #76]	@ (80084ac <xPortStartScheduler+0x13c>)
 800845e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008462:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008464:	f000 f8da 	bl	800861c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008468:	4b11      	ldr	r3, [pc, #68]	@ (80084b0 <xPortStartScheduler+0x140>)
 800846a:	2200      	movs	r2, #0
 800846c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800846e:	f000 f8f9 	bl	8008664 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008472:	4b10      	ldr	r3, [pc, #64]	@ (80084b4 <xPortStartScheduler+0x144>)
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4a0f      	ldr	r2, [pc, #60]	@ (80084b4 <xPortStartScheduler+0x144>)
 8008478:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800847c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800847e:	f7ff ff63 	bl	8008348 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008482:	f7ff f977 	bl	8007774 <vTaskSwitchContext>
	prvTaskExitError();
 8008486:	f7ff ff1d 	bl	80082c4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800848a:	2300      	movs	r3, #0
}
 800848c:	4618      	mov	r0, r3
 800848e:	3718      	adds	r7, #24
 8008490:	46bd      	mov	sp, r7
 8008492:	bd80      	pop	{r7, pc}
 8008494:	e000ed00 	.word	0xe000ed00
 8008498:	410fc271 	.word	0x410fc271
 800849c:	410fc270 	.word	0x410fc270
 80084a0:	e000e400 	.word	0xe000e400
 80084a4:	20000800 	.word	0x20000800
 80084a8:	20000804 	.word	0x20000804
 80084ac:	e000ed20 	.word	0xe000ed20
 80084b0:	20000010 	.word	0x20000010
 80084b4:	e000ef34 	.word	0xe000ef34

080084b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80084b8:	b480      	push	{r7}
 80084ba:	b083      	sub	sp, #12
 80084bc:	af00      	add	r7, sp, #0
	__asm volatile
 80084be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084c2:	f383 8811 	msr	BASEPRI, r3
 80084c6:	f3bf 8f6f 	isb	sy
 80084ca:	f3bf 8f4f 	dsb	sy
 80084ce:	607b      	str	r3, [r7, #4]
}
 80084d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80084d2:	4b10      	ldr	r3, [pc, #64]	@ (8008514 <vPortEnterCritical+0x5c>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	3301      	adds	r3, #1
 80084d8:	4a0e      	ldr	r2, [pc, #56]	@ (8008514 <vPortEnterCritical+0x5c>)
 80084da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80084dc:	4b0d      	ldr	r3, [pc, #52]	@ (8008514 <vPortEnterCritical+0x5c>)
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	2b01      	cmp	r3, #1
 80084e2:	d110      	bne.n	8008506 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80084e4:	4b0c      	ldr	r3, [pc, #48]	@ (8008518 <vPortEnterCritical+0x60>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	b2db      	uxtb	r3, r3
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d00b      	beq.n	8008506 <vPortEnterCritical+0x4e>
	__asm volatile
 80084ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084f2:	f383 8811 	msr	BASEPRI, r3
 80084f6:	f3bf 8f6f 	isb	sy
 80084fa:	f3bf 8f4f 	dsb	sy
 80084fe:	603b      	str	r3, [r7, #0]
}
 8008500:	bf00      	nop
 8008502:	bf00      	nop
 8008504:	e7fd      	b.n	8008502 <vPortEnterCritical+0x4a>
	}
}
 8008506:	bf00      	nop
 8008508:	370c      	adds	r7, #12
 800850a:	46bd      	mov	sp, r7
 800850c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008510:	4770      	bx	lr
 8008512:	bf00      	nop
 8008514:	20000010 	.word	0x20000010
 8008518:	e000ed04 	.word	0xe000ed04

0800851c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800851c:	b480      	push	{r7}
 800851e:	b083      	sub	sp, #12
 8008520:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008522:	4b12      	ldr	r3, [pc, #72]	@ (800856c <vPortExitCritical+0x50>)
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d10b      	bne.n	8008542 <vPortExitCritical+0x26>
	__asm volatile
 800852a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800852e:	f383 8811 	msr	BASEPRI, r3
 8008532:	f3bf 8f6f 	isb	sy
 8008536:	f3bf 8f4f 	dsb	sy
 800853a:	607b      	str	r3, [r7, #4]
}
 800853c:	bf00      	nop
 800853e:	bf00      	nop
 8008540:	e7fd      	b.n	800853e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008542:	4b0a      	ldr	r3, [pc, #40]	@ (800856c <vPortExitCritical+0x50>)
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	3b01      	subs	r3, #1
 8008548:	4a08      	ldr	r2, [pc, #32]	@ (800856c <vPortExitCritical+0x50>)
 800854a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800854c:	4b07      	ldr	r3, [pc, #28]	@ (800856c <vPortExitCritical+0x50>)
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d105      	bne.n	8008560 <vPortExitCritical+0x44>
 8008554:	2300      	movs	r3, #0
 8008556:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	f383 8811 	msr	BASEPRI, r3
}
 800855e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008560:	bf00      	nop
 8008562:	370c      	adds	r7, #12
 8008564:	46bd      	mov	sp, r7
 8008566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856a:	4770      	bx	lr
 800856c:	20000010 	.word	0x20000010

08008570 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008570:	f3ef 8009 	mrs	r0, PSP
 8008574:	f3bf 8f6f 	isb	sy
 8008578:	4b15      	ldr	r3, [pc, #84]	@ (80085d0 <pxCurrentTCBConst>)
 800857a:	681a      	ldr	r2, [r3, #0]
 800857c:	f01e 0f10 	tst.w	lr, #16
 8008580:	bf08      	it	eq
 8008582:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008586:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800858a:	6010      	str	r0, [r2, #0]
 800858c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008590:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008594:	f380 8811 	msr	BASEPRI, r0
 8008598:	f3bf 8f4f 	dsb	sy
 800859c:	f3bf 8f6f 	isb	sy
 80085a0:	f7ff f8e8 	bl	8007774 <vTaskSwitchContext>
 80085a4:	f04f 0000 	mov.w	r0, #0
 80085a8:	f380 8811 	msr	BASEPRI, r0
 80085ac:	bc09      	pop	{r0, r3}
 80085ae:	6819      	ldr	r1, [r3, #0]
 80085b0:	6808      	ldr	r0, [r1, #0]
 80085b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085b6:	f01e 0f10 	tst.w	lr, #16
 80085ba:	bf08      	it	eq
 80085bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80085c0:	f380 8809 	msr	PSP, r0
 80085c4:	f3bf 8f6f 	isb	sy
 80085c8:	4770      	bx	lr
 80085ca:	bf00      	nop
 80085cc:	f3af 8000 	nop.w

080085d0 <pxCurrentTCBConst>:
 80085d0:	200006d4 	.word	0x200006d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80085d4:	bf00      	nop
 80085d6:	bf00      	nop

080085d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b082      	sub	sp, #8
 80085dc:	af00      	add	r7, sp, #0
	__asm volatile
 80085de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085e2:	f383 8811 	msr	BASEPRI, r3
 80085e6:	f3bf 8f6f 	isb	sy
 80085ea:	f3bf 8f4f 	dsb	sy
 80085ee:	607b      	str	r3, [r7, #4]
}
 80085f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80085f2:	f7ff f805 	bl	8007600 <xTaskIncrementTick>
 80085f6:	4603      	mov	r3, r0
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d003      	beq.n	8008604 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80085fc:	4b06      	ldr	r3, [pc, #24]	@ (8008618 <SysTick_Handler+0x40>)
 80085fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008602:	601a      	str	r2, [r3, #0]
 8008604:	2300      	movs	r3, #0
 8008606:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	f383 8811 	msr	BASEPRI, r3
}
 800860e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008610:	bf00      	nop
 8008612:	3708      	adds	r7, #8
 8008614:	46bd      	mov	sp, r7
 8008616:	bd80      	pop	{r7, pc}
 8008618:	e000ed04 	.word	0xe000ed04

0800861c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800861c:	b480      	push	{r7}
 800861e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008620:	4b0b      	ldr	r3, [pc, #44]	@ (8008650 <vPortSetupTimerInterrupt+0x34>)
 8008622:	2200      	movs	r2, #0
 8008624:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008626:	4b0b      	ldr	r3, [pc, #44]	@ (8008654 <vPortSetupTimerInterrupt+0x38>)
 8008628:	2200      	movs	r2, #0
 800862a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800862c:	4b0a      	ldr	r3, [pc, #40]	@ (8008658 <vPortSetupTimerInterrupt+0x3c>)
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	4a0a      	ldr	r2, [pc, #40]	@ (800865c <vPortSetupTimerInterrupt+0x40>)
 8008632:	fba2 2303 	umull	r2, r3, r2, r3
 8008636:	099b      	lsrs	r3, r3, #6
 8008638:	4a09      	ldr	r2, [pc, #36]	@ (8008660 <vPortSetupTimerInterrupt+0x44>)
 800863a:	3b01      	subs	r3, #1
 800863c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800863e:	4b04      	ldr	r3, [pc, #16]	@ (8008650 <vPortSetupTimerInterrupt+0x34>)
 8008640:	2207      	movs	r2, #7
 8008642:	601a      	str	r2, [r3, #0]
}
 8008644:	bf00      	nop
 8008646:	46bd      	mov	sp, r7
 8008648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864c:	4770      	bx	lr
 800864e:	bf00      	nop
 8008650:	e000e010 	.word	0xe000e010
 8008654:	e000e018 	.word	0xe000e018
 8008658:	20000000 	.word	0x20000000
 800865c:	10624dd3 	.word	0x10624dd3
 8008660:	e000e014 	.word	0xe000e014

08008664 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008664:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008674 <vPortEnableVFP+0x10>
 8008668:	6801      	ldr	r1, [r0, #0]
 800866a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800866e:	6001      	str	r1, [r0, #0]
 8008670:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008672:	bf00      	nop
 8008674:	e000ed88 	.word	0xe000ed88

08008678 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008678:	b480      	push	{r7}
 800867a:	b085      	sub	sp, #20
 800867c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800867e:	f3ef 8305 	mrs	r3, IPSR
 8008682:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2b0f      	cmp	r3, #15
 8008688:	d915      	bls.n	80086b6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800868a:	4a18      	ldr	r2, [pc, #96]	@ (80086ec <vPortValidateInterruptPriority+0x74>)
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	4413      	add	r3, r2
 8008690:	781b      	ldrb	r3, [r3, #0]
 8008692:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008694:	4b16      	ldr	r3, [pc, #88]	@ (80086f0 <vPortValidateInterruptPriority+0x78>)
 8008696:	781b      	ldrb	r3, [r3, #0]
 8008698:	7afa      	ldrb	r2, [r7, #11]
 800869a:	429a      	cmp	r2, r3
 800869c:	d20b      	bcs.n	80086b6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800869e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086a2:	f383 8811 	msr	BASEPRI, r3
 80086a6:	f3bf 8f6f 	isb	sy
 80086aa:	f3bf 8f4f 	dsb	sy
 80086ae:	607b      	str	r3, [r7, #4]
}
 80086b0:	bf00      	nop
 80086b2:	bf00      	nop
 80086b4:	e7fd      	b.n	80086b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80086b6:	4b0f      	ldr	r3, [pc, #60]	@ (80086f4 <vPortValidateInterruptPriority+0x7c>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80086be:	4b0e      	ldr	r3, [pc, #56]	@ (80086f8 <vPortValidateInterruptPriority+0x80>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	429a      	cmp	r2, r3
 80086c4:	d90b      	bls.n	80086de <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80086c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086ca:	f383 8811 	msr	BASEPRI, r3
 80086ce:	f3bf 8f6f 	isb	sy
 80086d2:	f3bf 8f4f 	dsb	sy
 80086d6:	603b      	str	r3, [r7, #0]
}
 80086d8:	bf00      	nop
 80086da:	bf00      	nop
 80086dc:	e7fd      	b.n	80086da <vPortValidateInterruptPriority+0x62>
	}
 80086de:	bf00      	nop
 80086e0:	3714      	adds	r7, #20
 80086e2:	46bd      	mov	sp, r7
 80086e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e8:	4770      	bx	lr
 80086ea:	bf00      	nop
 80086ec:	e000e3f0 	.word	0xe000e3f0
 80086f0:	20000800 	.word	0x20000800
 80086f4:	e000ed0c 	.word	0xe000ed0c
 80086f8:	20000804 	.word	0x20000804

080086fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b08a      	sub	sp, #40	@ 0x28
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008704:	2300      	movs	r3, #0
 8008706:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008708:	f7fe fece 	bl	80074a8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800870c:	4b5c      	ldr	r3, [pc, #368]	@ (8008880 <pvPortMalloc+0x184>)
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d101      	bne.n	8008718 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008714:	f000 f924 	bl	8008960 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008718:	4b5a      	ldr	r3, [pc, #360]	@ (8008884 <pvPortMalloc+0x188>)
 800871a:	681a      	ldr	r2, [r3, #0]
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	4013      	ands	r3, r2
 8008720:	2b00      	cmp	r3, #0
 8008722:	f040 8095 	bne.w	8008850 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d01e      	beq.n	800876a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800872c:	2208      	movs	r2, #8
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	4413      	add	r3, r2
 8008732:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f003 0307 	and.w	r3, r3, #7
 800873a:	2b00      	cmp	r3, #0
 800873c:	d015      	beq.n	800876a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f023 0307 	bic.w	r3, r3, #7
 8008744:	3308      	adds	r3, #8
 8008746:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	f003 0307 	and.w	r3, r3, #7
 800874e:	2b00      	cmp	r3, #0
 8008750:	d00b      	beq.n	800876a <pvPortMalloc+0x6e>
	__asm volatile
 8008752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008756:	f383 8811 	msr	BASEPRI, r3
 800875a:	f3bf 8f6f 	isb	sy
 800875e:	f3bf 8f4f 	dsb	sy
 8008762:	617b      	str	r3, [r7, #20]
}
 8008764:	bf00      	nop
 8008766:	bf00      	nop
 8008768:	e7fd      	b.n	8008766 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d06f      	beq.n	8008850 <pvPortMalloc+0x154>
 8008770:	4b45      	ldr	r3, [pc, #276]	@ (8008888 <pvPortMalloc+0x18c>)
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	687a      	ldr	r2, [r7, #4]
 8008776:	429a      	cmp	r2, r3
 8008778:	d86a      	bhi.n	8008850 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800877a:	4b44      	ldr	r3, [pc, #272]	@ (800888c <pvPortMalloc+0x190>)
 800877c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800877e:	4b43      	ldr	r3, [pc, #268]	@ (800888c <pvPortMalloc+0x190>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008784:	e004      	b.n	8008790 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008788:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800878a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008792:	685b      	ldr	r3, [r3, #4]
 8008794:	687a      	ldr	r2, [r7, #4]
 8008796:	429a      	cmp	r2, r3
 8008798:	d903      	bls.n	80087a2 <pvPortMalloc+0xa6>
 800879a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d1f1      	bne.n	8008786 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80087a2:	4b37      	ldr	r3, [pc, #220]	@ (8008880 <pvPortMalloc+0x184>)
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087a8:	429a      	cmp	r2, r3
 80087aa:	d051      	beq.n	8008850 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80087ac:	6a3b      	ldr	r3, [r7, #32]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	2208      	movs	r2, #8
 80087b2:	4413      	add	r3, r2
 80087b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80087b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b8:	681a      	ldr	r2, [r3, #0]
 80087ba:	6a3b      	ldr	r3, [r7, #32]
 80087bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80087be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087c0:	685a      	ldr	r2, [r3, #4]
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	1ad2      	subs	r2, r2, r3
 80087c6:	2308      	movs	r3, #8
 80087c8:	005b      	lsls	r3, r3, #1
 80087ca:	429a      	cmp	r2, r3
 80087cc:	d920      	bls.n	8008810 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80087ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	4413      	add	r3, r2
 80087d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80087d6:	69bb      	ldr	r3, [r7, #24]
 80087d8:	f003 0307 	and.w	r3, r3, #7
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d00b      	beq.n	80087f8 <pvPortMalloc+0xfc>
	__asm volatile
 80087e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087e4:	f383 8811 	msr	BASEPRI, r3
 80087e8:	f3bf 8f6f 	isb	sy
 80087ec:	f3bf 8f4f 	dsb	sy
 80087f0:	613b      	str	r3, [r7, #16]
}
 80087f2:	bf00      	nop
 80087f4:	bf00      	nop
 80087f6:	e7fd      	b.n	80087f4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80087f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087fa:	685a      	ldr	r2, [r3, #4]
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	1ad2      	subs	r2, r2, r3
 8008800:	69bb      	ldr	r3, [r7, #24]
 8008802:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008806:	687a      	ldr	r2, [r7, #4]
 8008808:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800880a:	69b8      	ldr	r0, [r7, #24]
 800880c:	f000 f90a 	bl	8008a24 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008810:	4b1d      	ldr	r3, [pc, #116]	@ (8008888 <pvPortMalloc+0x18c>)
 8008812:	681a      	ldr	r2, [r3, #0]
 8008814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008816:	685b      	ldr	r3, [r3, #4]
 8008818:	1ad3      	subs	r3, r2, r3
 800881a:	4a1b      	ldr	r2, [pc, #108]	@ (8008888 <pvPortMalloc+0x18c>)
 800881c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800881e:	4b1a      	ldr	r3, [pc, #104]	@ (8008888 <pvPortMalloc+0x18c>)
 8008820:	681a      	ldr	r2, [r3, #0]
 8008822:	4b1b      	ldr	r3, [pc, #108]	@ (8008890 <pvPortMalloc+0x194>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	429a      	cmp	r2, r3
 8008828:	d203      	bcs.n	8008832 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800882a:	4b17      	ldr	r3, [pc, #92]	@ (8008888 <pvPortMalloc+0x18c>)
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	4a18      	ldr	r2, [pc, #96]	@ (8008890 <pvPortMalloc+0x194>)
 8008830:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008834:	685a      	ldr	r2, [r3, #4]
 8008836:	4b13      	ldr	r3, [pc, #76]	@ (8008884 <pvPortMalloc+0x188>)
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	431a      	orrs	r2, r3
 800883c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800883e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008842:	2200      	movs	r2, #0
 8008844:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008846:	4b13      	ldr	r3, [pc, #76]	@ (8008894 <pvPortMalloc+0x198>)
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	3301      	adds	r3, #1
 800884c:	4a11      	ldr	r2, [pc, #68]	@ (8008894 <pvPortMalloc+0x198>)
 800884e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008850:	f7fe fe38 	bl	80074c4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008854:	69fb      	ldr	r3, [r7, #28]
 8008856:	f003 0307 	and.w	r3, r3, #7
 800885a:	2b00      	cmp	r3, #0
 800885c:	d00b      	beq.n	8008876 <pvPortMalloc+0x17a>
	__asm volatile
 800885e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008862:	f383 8811 	msr	BASEPRI, r3
 8008866:	f3bf 8f6f 	isb	sy
 800886a:	f3bf 8f4f 	dsb	sy
 800886e:	60fb      	str	r3, [r7, #12]
}
 8008870:	bf00      	nop
 8008872:	bf00      	nop
 8008874:	e7fd      	b.n	8008872 <pvPortMalloc+0x176>
	return pvReturn;
 8008876:	69fb      	ldr	r3, [r7, #28]
}
 8008878:	4618      	mov	r0, r3
 800887a:	3728      	adds	r7, #40	@ 0x28
 800887c:	46bd      	mov	sp, r7
 800887e:	bd80      	pop	{r7, pc}
 8008880:	20004410 	.word	0x20004410
 8008884:	20004424 	.word	0x20004424
 8008888:	20004414 	.word	0x20004414
 800888c:	20004408 	.word	0x20004408
 8008890:	20004418 	.word	0x20004418
 8008894:	2000441c 	.word	0x2000441c

08008898 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b086      	sub	sp, #24
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d04f      	beq.n	800894a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80088aa:	2308      	movs	r3, #8
 80088ac:	425b      	negs	r3, r3
 80088ae:	697a      	ldr	r2, [r7, #20]
 80088b0:	4413      	add	r3, r2
 80088b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80088b4:	697b      	ldr	r3, [r7, #20]
 80088b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80088b8:	693b      	ldr	r3, [r7, #16]
 80088ba:	685a      	ldr	r2, [r3, #4]
 80088bc:	4b25      	ldr	r3, [pc, #148]	@ (8008954 <vPortFree+0xbc>)
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	4013      	ands	r3, r2
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d10b      	bne.n	80088de <vPortFree+0x46>
	__asm volatile
 80088c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ca:	f383 8811 	msr	BASEPRI, r3
 80088ce:	f3bf 8f6f 	isb	sy
 80088d2:	f3bf 8f4f 	dsb	sy
 80088d6:	60fb      	str	r3, [r7, #12]
}
 80088d8:	bf00      	nop
 80088da:	bf00      	nop
 80088dc:	e7fd      	b.n	80088da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80088de:	693b      	ldr	r3, [r7, #16]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d00b      	beq.n	80088fe <vPortFree+0x66>
	__asm volatile
 80088e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ea:	f383 8811 	msr	BASEPRI, r3
 80088ee:	f3bf 8f6f 	isb	sy
 80088f2:	f3bf 8f4f 	dsb	sy
 80088f6:	60bb      	str	r3, [r7, #8]
}
 80088f8:	bf00      	nop
 80088fa:	bf00      	nop
 80088fc:	e7fd      	b.n	80088fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80088fe:	693b      	ldr	r3, [r7, #16]
 8008900:	685a      	ldr	r2, [r3, #4]
 8008902:	4b14      	ldr	r3, [pc, #80]	@ (8008954 <vPortFree+0xbc>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	4013      	ands	r3, r2
 8008908:	2b00      	cmp	r3, #0
 800890a:	d01e      	beq.n	800894a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800890c:	693b      	ldr	r3, [r7, #16]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d11a      	bne.n	800894a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008914:	693b      	ldr	r3, [r7, #16]
 8008916:	685a      	ldr	r2, [r3, #4]
 8008918:	4b0e      	ldr	r3, [pc, #56]	@ (8008954 <vPortFree+0xbc>)
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	43db      	mvns	r3, r3
 800891e:	401a      	ands	r2, r3
 8008920:	693b      	ldr	r3, [r7, #16]
 8008922:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008924:	f7fe fdc0 	bl	80074a8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008928:	693b      	ldr	r3, [r7, #16]
 800892a:	685a      	ldr	r2, [r3, #4]
 800892c:	4b0a      	ldr	r3, [pc, #40]	@ (8008958 <vPortFree+0xc0>)
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4413      	add	r3, r2
 8008932:	4a09      	ldr	r2, [pc, #36]	@ (8008958 <vPortFree+0xc0>)
 8008934:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008936:	6938      	ldr	r0, [r7, #16]
 8008938:	f000 f874 	bl	8008a24 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800893c:	4b07      	ldr	r3, [pc, #28]	@ (800895c <vPortFree+0xc4>)
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	3301      	adds	r3, #1
 8008942:	4a06      	ldr	r2, [pc, #24]	@ (800895c <vPortFree+0xc4>)
 8008944:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008946:	f7fe fdbd 	bl	80074c4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800894a:	bf00      	nop
 800894c:	3718      	adds	r7, #24
 800894e:	46bd      	mov	sp, r7
 8008950:	bd80      	pop	{r7, pc}
 8008952:	bf00      	nop
 8008954:	20004424 	.word	0x20004424
 8008958:	20004414 	.word	0x20004414
 800895c:	20004420 	.word	0x20004420

08008960 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008960:	b480      	push	{r7}
 8008962:	b085      	sub	sp, #20
 8008964:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008966:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800896a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800896c:	4b27      	ldr	r3, [pc, #156]	@ (8008a0c <prvHeapInit+0xac>)
 800896e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	f003 0307 	and.w	r3, r3, #7
 8008976:	2b00      	cmp	r3, #0
 8008978:	d00c      	beq.n	8008994 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	3307      	adds	r3, #7
 800897e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	f023 0307 	bic.w	r3, r3, #7
 8008986:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008988:	68ba      	ldr	r2, [r7, #8]
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	1ad3      	subs	r3, r2, r3
 800898e:	4a1f      	ldr	r2, [pc, #124]	@ (8008a0c <prvHeapInit+0xac>)
 8008990:	4413      	add	r3, r2
 8008992:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008998:	4a1d      	ldr	r2, [pc, #116]	@ (8008a10 <prvHeapInit+0xb0>)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800899e:	4b1c      	ldr	r3, [pc, #112]	@ (8008a10 <prvHeapInit+0xb0>)
 80089a0:	2200      	movs	r2, #0
 80089a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	68ba      	ldr	r2, [r7, #8]
 80089a8:	4413      	add	r3, r2
 80089aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80089ac:	2208      	movs	r2, #8
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	1a9b      	subs	r3, r3, r2
 80089b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	f023 0307 	bic.w	r3, r3, #7
 80089ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	4a15      	ldr	r2, [pc, #84]	@ (8008a14 <prvHeapInit+0xb4>)
 80089c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80089c2:	4b14      	ldr	r3, [pc, #80]	@ (8008a14 <prvHeapInit+0xb4>)
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	2200      	movs	r2, #0
 80089c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80089ca:	4b12      	ldr	r3, [pc, #72]	@ (8008a14 <prvHeapInit+0xb4>)
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	2200      	movs	r2, #0
 80089d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	68fa      	ldr	r2, [r7, #12]
 80089da:	1ad2      	subs	r2, r2, r3
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80089e0:	4b0c      	ldr	r3, [pc, #48]	@ (8008a14 <prvHeapInit+0xb4>)
 80089e2:	681a      	ldr	r2, [r3, #0]
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	685b      	ldr	r3, [r3, #4]
 80089ec:	4a0a      	ldr	r2, [pc, #40]	@ (8008a18 <prvHeapInit+0xb8>)
 80089ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80089f0:	683b      	ldr	r3, [r7, #0]
 80089f2:	685b      	ldr	r3, [r3, #4]
 80089f4:	4a09      	ldr	r2, [pc, #36]	@ (8008a1c <prvHeapInit+0xbc>)
 80089f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80089f8:	4b09      	ldr	r3, [pc, #36]	@ (8008a20 <prvHeapInit+0xc0>)
 80089fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80089fe:	601a      	str	r2, [r3, #0]
}
 8008a00:	bf00      	nop
 8008a02:	3714      	adds	r7, #20
 8008a04:	46bd      	mov	sp, r7
 8008a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0a:	4770      	bx	lr
 8008a0c:	20000808 	.word	0x20000808
 8008a10:	20004408 	.word	0x20004408
 8008a14:	20004410 	.word	0x20004410
 8008a18:	20004418 	.word	0x20004418
 8008a1c:	20004414 	.word	0x20004414
 8008a20:	20004424 	.word	0x20004424

08008a24 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008a24:	b480      	push	{r7}
 8008a26:	b085      	sub	sp, #20
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008a2c:	4b28      	ldr	r3, [pc, #160]	@ (8008ad0 <prvInsertBlockIntoFreeList+0xac>)
 8008a2e:	60fb      	str	r3, [r7, #12]
 8008a30:	e002      	b.n	8008a38 <prvInsertBlockIntoFreeList+0x14>
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	60fb      	str	r3, [r7, #12]
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	687a      	ldr	r2, [r7, #4]
 8008a3e:	429a      	cmp	r2, r3
 8008a40:	d8f7      	bhi.n	8008a32 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	685b      	ldr	r3, [r3, #4]
 8008a4a:	68ba      	ldr	r2, [r7, #8]
 8008a4c:	4413      	add	r3, r2
 8008a4e:	687a      	ldr	r2, [r7, #4]
 8008a50:	429a      	cmp	r2, r3
 8008a52:	d108      	bne.n	8008a66 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	685a      	ldr	r2, [r3, #4]
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	685b      	ldr	r3, [r3, #4]
 8008a5c:	441a      	add	r2, r3
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	685b      	ldr	r3, [r3, #4]
 8008a6e:	68ba      	ldr	r2, [r7, #8]
 8008a70:	441a      	add	r2, r3
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	429a      	cmp	r2, r3
 8008a78:	d118      	bne.n	8008aac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	681a      	ldr	r2, [r3, #0]
 8008a7e:	4b15      	ldr	r3, [pc, #84]	@ (8008ad4 <prvInsertBlockIntoFreeList+0xb0>)
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	429a      	cmp	r2, r3
 8008a84:	d00d      	beq.n	8008aa2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	685a      	ldr	r2, [r3, #4]
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	685b      	ldr	r3, [r3, #4]
 8008a90:	441a      	add	r2, r3
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	681a      	ldr	r2, [r3, #0]
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	601a      	str	r2, [r3, #0]
 8008aa0:	e008      	b.n	8008ab4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008aa2:	4b0c      	ldr	r3, [pc, #48]	@ (8008ad4 <prvInsertBlockIntoFreeList+0xb0>)
 8008aa4:	681a      	ldr	r2, [r3, #0]
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	601a      	str	r2, [r3, #0]
 8008aaa:	e003      	b.n	8008ab4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	681a      	ldr	r2, [r3, #0]
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008ab4:	68fa      	ldr	r2, [r7, #12]
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	429a      	cmp	r2, r3
 8008aba:	d002      	beq.n	8008ac2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	687a      	ldr	r2, [r7, #4]
 8008ac0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008ac2:	bf00      	nop
 8008ac4:	3714      	adds	r7, #20
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008acc:	4770      	bx	lr
 8008ace:	bf00      	nop
 8008ad0:	20004408 	.word	0x20004408
 8008ad4:	20004410 	.word	0x20004410

08008ad8 <atof>:
 8008ad8:	2100      	movs	r1, #0
 8008ada:	f000 be09 	b.w	80096f0 <strtod>

08008ade <atoi>:
 8008ade:	220a      	movs	r2, #10
 8008ae0:	2100      	movs	r1, #0
 8008ae2:	f000 be8b 	b.w	80097fc <strtol>

08008ae6 <sulp>:
 8008ae6:	b570      	push	{r4, r5, r6, lr}
 8008ae8:	4604      	mov	r4, r0
 8008aea:	460d      	mov	r5, r1
 8008aec:	ec45 4b10 	vmov	d0, r4, r5
 8008af0:	4616      	mov	r6, r2
 8008af2:	f002 f85d 	bl	800abb0 <__ulp>
 8008af6:	ec51 0b10 	vmov	r0, r1, d0
 8008afa:	b17e      	cbz	r6, 8008b1c <sulp+0x36>
 8008afc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008b00:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	dd09      	ble.n	8008b1c <sulp+0x36>
 8008b08:	051b      	lsls	r3, r3, #20
 8008b0a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008b0e:	2400      	movs	r4, #0
 8008b10:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008b14:	4622      	mov	r2, r4
 8008b16:	462b      	mov	r3, r5
 8008b18:	f7f7 fd6e 	bl	80005f8 <__aeabi_dmul>
 8008b1c:	ec41 0b10 	vmov	d0, r0, r1
 8008b20:	bd70      	pop	{r4, r5, r6, pc}
 8008b22:	0000      	movs	r0, r0
 8008b24:	0000      	movs	r0, r0
	...

08008b28 <_strtod_l>:
 8008b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b2c:	b09f      	sub	sp, #124	@ 0x7c
 8008b2e:	460c      	mov	r4, r1
 8008b30:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008b32:	2200      	movs	r2, #0
 8008b34:	921a      	str	r2, [sp, #104]	@ 0x68
 8008b36:	9005      	str	r0, [sp, #20]
 8008b38:	f04f 0a00 	mov.w	sl, #0
 8008b3c:	f04f 0b00 	mov.w	fp, #0
 8008b40:	460a      	mov	r2, r1
 8008b42:	9219      	str	r2, [sp, #100]	@ 0x64
 8008b44:	7811      	ldrb	r1, [r2, #0]
 8008b46:	292b      	cmp	r1, #43	@ 0x2b
 8008b48:	d04a      	beq.n	8008be0 <_strtod_l+0xb8>
 8008b4a:	d838      	bhi.n	8008bbe <_strtod_l+0x96>
 8008b4c:	290d      	cmp	r1, #13
 8008b4e:	d832      	bhi.n	8008bb6 <_strtod_l+0x8e>
 8008b50:	2908      	cmp	r1, #8
 8008b52:	d832      	bhi.n	8008bba <_strtod_l+0x92>
 8008b54:	2900      	cmp	r1, #0
 8008b56:	d03b      	beq.n	8008bd0 <_strtod_l+0xa8>
 8008b58:	2200      	movs	r2, #0
 8008b5a:	920e      	str	r2, [sp, #56]	@ 0x38
 8008b5c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008b5e:	782a      	ldrb	r2, [r5, #0]
 8008b60:	2a30      	cmp	r2, #48	@ 0x30
 8008b62:	f040 80b2 	bne.w	8008cca <_strtod_l+0x1a2>
 8008b66:	786a      	ldrb	r2, [r5, #1]
 8008b68:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008b6c:	2a58      	cmp	r2, #88	@ 0x58
 8008b6e:	d16e      	bne.n	8008c4e <_strtod_l+0x126>
 8008b70:	9302      	str	r3, [sp, #8]
 8008b72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b74:	9301      	str	r3, [sp, #4]
 8008b76:	ab1a      	add	r3, sp, #104	@ 0x68
 8008b78:	9300      	str	r3, [sp, #0]
 8008b7a:	4a8f      	ldr	r2, [pc, #572]	@ (8008db8 <_strtod_l+0x290>)
 8008b7c:	9805      	ldr	r0, [sp, #20]
 8008b7e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008b80:	a919      	add	r1, sp, #100	@ 0x64
 8008b82:	f001 f917 	bl	8009db4 <__gethex>
 8008b86:	f010 060f 	ands.w	r6, r0, #15
 8008b8a:	4604      	mov	r4, r0
 8008b8c:	d005      	beq.n	8008b9a <_strtod_l+0x72>
 8008b8e:	2e06      	cmp	r6, #6
 8008b90:	d128      	bne.n	8008be4 <_strtod_l+0xbc>
 8008b92:	3501      	adds	r5, #1
 8008b94:	2300      	movs	r3, #0
 8008b96:	9519      	str	r5, [sp, #100]	@ 0x64
 8008b98:	930e      	str	r3, [sp, #56]	@ 0x38
 8008b9a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	f040 858e 	bne.w	80096be <_strtod_l+0xb96>
 8008ba2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ba4:	b1cb      	cbz	r3, 8008bda <_strtod_l+0xb2>
 8008ba6:	4652      	mov	r2, sl
 8008ba8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008bac:	ec43 2b10 	vmov	d0, r2, r3
 8008bb0:	b01f      	add	sp, #124	@ 0x7c
 8008bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bb6:	2920      	cmp	r1, #32
 8008bb8:	d1ce      	bne.n	8008b58 <_strtod_l+0x30>
 8008bba:	3201      	adds	r2, #1
 8008bbc:	e7c1      	b.n	8008b42 <_strtod_l+0x1a>
 8008bbe:	292d      	cmp	r1, #45	@ 0x2d
 8008bc0:	d1ca      	bne.n	8008b58 <_strtod_l+0x30>
 8008bc2:	2101      	movs	r1, #1
 8008bc4:	910e      	str	r1, [sp, #56]	@ 0x38
 8008bc6:	1c51      	adds	r1, r2, #1
 8008bc8:	9119      	str	r1, [sp, #100]	@ 0x64
 8008bca:	7852      	ldrb	r2, [r2, #1]
 8008bcc:	2a00      	cmp	r2, #0
 8008bce:	d1c5      	bne.n	8008b5c <_strtod_l+0x34>
 8008bd0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008bd2:	9419      	str	r4, [sp, #100]	@ 0x64
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	f040 8570 	bne.w	80096ba <_strtod_l+0xb92>
 8008bda:	4652      	mov	r2, sl
 8008bdc:	465b      	mov	r3, fp
 8008bde:	e7e5      	b.n	8008bac <_strtod_l+0x84>
 8008be0:	2100      	movs	r1, #0
 8008be2:	e7ef      	b.n	8008bc4 <_strtod_l+0x9c>
 8008be4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008be6:	b13a      	cbz	r2, 8008bf8 <_strtod_l+0xd0>
 8008be8:	2135      	movs	r1, #53	@ 0x35
 8008bea:	a81c      	add	r0, sp, #112	@ 0x70
 8008bec:	f002 f8da 	bl	800ada4 <__copybits>
 8008bf0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008bf2:	9805      	ldr	r0, [sp, #20]
 8008bf4:	f001 fcb0 	bl	800a558 <_Bfree>
 8008bf8:	3e01      	subs	r6, #1
 8008bfa:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008bfc:	2e04      	cmp	r6, #4
 8008bfe:	d806      	bhi.n	8008c0e <_strtod_l+0xe6>
 8008c00:	e8df f006 	tbb	[pc, r6]
 8008c04:	201d0314 	.word	0x201d0314
 8008c08:	14          	.byte	0x14
 8008c09:	00          	.byte	0x00
 8008c0a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008c0e:	05e1      	lsls	r1, r4, #23
 8008c10:	bf48      	it	mi
 8008c12:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008c16:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008c1a:	0d1b      	lsrs	r3, r3, #20
 8008c1c:	051b      	lsls	r3, r3, #20
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d1bb      	bne.n	8008b9a <_strtod_l+0x72>
 8008c22:	f000 ffcf 	bl	8009bc4 <__errno>
 8008c26:	2322      	movs	r3, #34	@ 0x22
 8008c28:	6003      	str	r3, [r0, #0]
 8008c2a:	e7b6      	b.n	8008b9a <_strtod_l+0x72>
 8008c2c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008c30:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008c34:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008c38:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008c3c:	e7e7      	b.n	8008c0e <_strtod_l+0xe6>
 8008c3e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008dc0 <_strtod_l+0x298>
 8008c42:	e7e4      	b.n	8008c0e <_strtod_l+0xe6>
 8008c44:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008c48:	f04f 3aff 	mov.w	sl, #4294967295
 8008c4c:	e7df      	b.n	8008c0e <_strtod_l+0xe6>
 8008c4e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c50:	1c5a      	adds	r2, r3, #1
 8008c52:	9219      	str	r2, [sp, #100]	@ 0x64
 8008c54:	785b      	ldrb	r3, [r3, #1]
 8008c56:	2b30      	cmp	r3, #48	@ 0x30
 8008c58:	d0f9      	beq.n	8008c4e <_strtod_l+0x126>
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d09d      	beq.n	8008b9a <_strtod_l+0x72>
 8008c5e:	2301      	movs	r3, #1
 8008c60:	2700      	movs	r7, #0
 8008c62:	9308      	str	r3, [sp, #32]
 8008c64:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c66:	930c      	str	r3, [sp, #48]	@ 0x30
 8008c68:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008c6a:	46b9      	mov	r9, r7
 8008c6c:	220a      	movs	r2, #10
 8008c6e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008c70:	7805      	ldrb	r5, [r0, #0]
 8008c72:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008c76:	b2d9      	uxtb	r1, r3
 8008c78:	2909      	cmp	r1, #9
 8008c7a:	d928      	bls.n	8008cce <_strtod_l+0x1a6>
 8008c7c:	494f      	ldr	r1, [pc, #316]	@ (8008dbc <_strtod_l+0x294>)
 8008c7e:	2201      	movs	r2, #1
 8008c80:	f000 fed3 	bl	8009a2a <strncmp>
 8008c84:	2800      	cmp	r0, #0
 8008c86:	d032      	beq.n	8008cee <_strtod_l+0x1c6>
 8008c88:	2000      	movs	r0, #0
 8008c8a:	462a      	mov	r2, r5
 8008c8c:	900a      	str	r0, [sp, #40]	@ 0x28
 8008c8e:	464d      	mov	r5, r9
 8008c90:	4603      	mov	r3, r0
 8008c92:	2a65      	cmp	r2, #101	@ 0x65
 8008c94:	d001      	beq.n	8008c9a <_strtod_l+0x172>
 8008c96:	2a45      	cmp	r2, #69	@ 0x45
 8008c98:	d114      	bne.n	8008cc4 <_strtod_l+0x19c>
 8008c9a:	b91d      	cbnz	r5, 8008ca4 <_strtod_l+0x17c>
 8008c9c:	9a08      	ldr	r2, [sp, #32]
 8008c9e:	4302      	orrs	r2, r0
 8008ca0:	d096      	beq.n	8008bd0 <_strtod_l+0xa8>
 8008ca2:	2500      	movs	r5, #0
 8008ca4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008ca6:	1c62      	adds	r2, r4, #1
 8008ca8:	9219      	str	r2, [sp, #100]	@ 0x64
 8008caa:	7862      	ldrb	r2, [r4, #1]
 8008cac:	2a2b      	cmp	r2, #43	@ 0x2b
 8008cae:	d07a      	beq.n	8008da6 <_strtod_l+0x27e>
 8008cb0:	2a2d      	cmp	r2, #45	@ 0x2d
 8008cb2:	d07e      	beq.n	8008db2 <_strtod_l+0x28a>
 8008cb4:	f04f 0c00 	mov.w	ip, #0
 8008cb8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008cbc:	2909      	cmp	r1, #9
 8008cbe:	f240 8085 	bls.w	8008dcc <_strtod_l+0x2a4>
 8008cc2:	9419      	str	r4, [sp, #100]	@ 0x64
 8008cc4:	f04f 0800 	mov.w	r8, #0
 8008cc8:	e0a5      	b.n	8008e16 <_strtod_l+0x2ee>
 8008cca:	2300      	movs	r3, #0
 8008ccc:	e7c8      	b.n	8008c60 <_strtod_l+0x138>
 8008cce:	f1b9 0f08 	cmp.w	r9, #8
 8008cd2:	bfd8      	it	le
 8008cd4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008cd6:	f100 0001 	add.w	r0, r0, #1
 8008cda:	bfda      	itte	le
 8008cdc:	fb02 3301 	mlale	r3, r2, r1, r3
 8008ce0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008ce2:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008ce6:	f109 0901 	add.w	r9, r9, #1
 8008cea:	9019      	str	r0, [sp, #100]	@ 0x64
 8008cec:	e7bf      	b.n	8008c6e <_strtod_l+0x146>
 8008cee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008cf0:	1c5a      	adds	r2, r3, #1
 8008cf2:	9219      	str	r2, [sp, #100]	@ 0x64
 8008cf4:	785a      	ldrb	r2, [r3, #1]
 8008cf6:	f1b9 0f00 	cmp.w	r9, #0
 8008cfa:	d03b      	beq.n	8008d74 <_strtod_l+0x24c>
 8008cfc:	900a      	str	r0, [sp, #40]	@ 0x28
 8008cfe:	464d      	mov	r5, r9
 8008d00:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008d04:	2b09      	cmp	r3, #9
 8008d06:	d912      	bls.n	8008d2e <_strtod_l+0x206>
 8008d08:	2301      	movs	r3, #1
 8008d0a:	e7c2      	b.n	8008c92 <_strtod_l+0x16a>
 8008d0c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008d0e:	1c5a      	adds	r2, r3, #1
 8008d10:	9219      	str	r2, [sp, #100]	@ 0x64
 8008d12:	785a      	ldrb	r2, [r3, #1]
 8008d14:	3001      	adds	r0, #1
 8008d16:	2a30      	cmp	r2, #48	@ 0x30
 8008d18:	d0f8      	beq.n	8008d0c <_strtod_l+0x1e4>
 8008d1a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008d1e:	2b08      	cmp	r3, #8
 8008d20:	f200 84d2 	bhi.w	80096c8 <_strtod_l+0xba0>
 8008d24:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008d26:	900a      	str	r0, [sp, #40]	@ 0x28
 8008d28:	2000      	movs	r0, #0
 8008d2a:	930c      	str	r3, [sp, #48]	@ 0x30
 8008d2c:	4605      	mov	r5, r0
 8008d2e:	3a30      	subs	r2, #48	@ 0x30
 8008d30:	f100 0301 	add.w	r3, r0, #1
 8008d34:	d018      	beq.n	8008d68 <_strtod_l+0x240>
 8008d36:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008d38:	4419      	add	r1, r3
 8008d3a:	910a      	str	r1, [sp, #40]	@ 0x28
 8008d3c:	462e      	mov	r6, r5
 8008d3e:	f04f 0e0a 	mov.w	lr, #10
 8008d42:	1c71      	adds	r1, r6, #1
 8008d44:	eba1 0c05 	sub.w	ip, r1, r5
 8008d48:	4563      	cmp	r3, ip
 8008d4a:	dc15      	bgt.n	8008d78 <_strtod_l+0x250>
 8008d4c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008d50:	182b      	adds	r3, r5, r0
 8008d52:	2b08      	cmp	r3, #8
 8008d54:	f105 0501 	add.w	r5, r5, #1
 8008d58:	4405      	add	r5, r0
 8008d5a:	dc1a      	bgt.n	8008d92 <_strtod_l+0x26a>
 8008d5c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008d5e:	230a      	movs	r3, #10
 8008d60:	fb03 2301 	mla	r3, r3, r1, r2
 8008d64:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008d66:	2300      	movs	r3, #0
 8008d68:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008d6a:	1c51      	adds	r1, r2, #1
 8008d6c:	9119      	str	r1, [sp, #100]	@ 0x64
 8008d6e:	7852      	ldrb	r2, [r2, #1]
 8008d70:	4618      	mov	r0, r3
 8008d72:	e7c5      	b.n	8008d00 <_strtod_l+0x1d8>
 8008d74:	4648      	mov	r0, r9
 8008d76:	e7ce      	b.n	8008d16 <_strtod_l+0x1ee>
 8008d78:	2e08      	cmp	r6, #8
 8008d7a:	dc05      	bgt.n	8008d88 <_strtod_l+0x260>
 8008d7c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008d7e:	fb0e f606 	mul.w	r6, lr, r6
 8008d82:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008d84:	460e      	mov	r6, r1
 8008d86:	e7dc      	b.n	8008d42 <_strtod_l+0x21a>
 8008d88:	2910      	cmp	r1, #16
 8008d8a:	bfd8      	it	le
 8008d8c:	fb0e f707 	mulle.w	r7, lr, r7
 8008d90:	e7f8      	b.n	8008d84 <_strtod_l+0x25c>
 8008d92:	2b0f      	cmp	r3, #15
 8008d94:	bfdc      	itt	le
 8008d96:	230a      	movle	r3, #10
 8008d98:	fb03 2707 	mlale	r7, r3, r7, r2
 8008d9c:	e7e3      	b.n	8008d66 <_strtod_l+0x23e>
 8008d9e:	2300      	movs	r3, #0
 8008da0:	930a      	str	r3, [sp, #40]	@ 0x28
 8008da2:	2301      	movs	r3, #1
 8008da4:	e77a      	b.n	8008c9c <_strtod_l+0x174>
 8008da6:	f04f 0c00 	mov.w	ip, #0
 8008daa:	1ca2      	adds	r2, r4, #2
 8008dac:	9219      	str	r2, [sp, #100]	@ 0x64
 8008dae:	78a2      	ldrb	r2, [r4, #2]
 8008db0:	e782      	b.n	8008cb8 <_strtod_l+0x190>
 8008db2:	f04f 0c01 	mov.w	ip, #1
 8008db6:	e7f8      	b.n	8008daa <_strtod_l+0x282>
 8008db8:	0800bb7c 	.word	0x0800bb7c
 8008dbc:	0800ba00 	.word	0x0800ba00
 8008dc0:	7ff00000 	.word	0x7ff00000
 8008dc4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008dc6:	1c51      	adds	r1, r2, #1
 8008dc8:	9119      	str	r1, [sp, #100]	@ 0x64
 8008dca:	7852      	ldrb	r2, [r2, #1]
 8008dcc:	2a30      	cmp	r2, #48	@ 0x30
 8008dce:	d0f9      	beq.n	8008dc4 <_strtod_l+0x29c>
 8008dd0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008dd4:	2908      	cmp	r1, #8
 8008dd6:	f63f af75 	bhi.w	8008cc4 <_strtod_l+0x19c>
 8008dda:	3a30      	subs	r2, #48	@ 0x30
 8008ddc:	9209      	str	r2, [sp, #36]	@ 0x24
 8008dde:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008de0:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008de2:	f04f 080a 	mov.w	r8, #10
 8008de6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008de8:	1c56      	adds	r6, r2, #1
 8008dea:	9619      	str	r6, [sp, #100]	@ 0x64
 8008dec:	7852      	ldrb	r2, [r2, #1]
 8008dee:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008df2:	f1be 0f09 	cmp.w	lr, #9
 8008df6:	d939      	bls.n	8008e6c <_strtod_l+0x344>
 8008df8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008dfa:	1a76      	subs	r6, r6, r1
 8008dfc:	2e08      	cmp	r6, #8
 8008dfe:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008e02:	dc03      	bgt.n	8008e0c <_strtod_l+0x2e4>
 8008e04:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008e06:	4588      	cmp	r8, r1
 8008e08:	bfa8      	it	ge
 8008e0a:	4688      	movge	r8, r1
 8008e0c:	f1bc 0f00 	cmp.w	ip, #0
 8008e10:	d001      	beq.n	8008e16 <_strtod_l+0x2ee>
 8008e12:	f1c8 0800 	rsb	r8, r8, #0
 8008e16:	2d00      	cmp	r5, #0
 8008e18:	d14e      	bne.n	8008eb8 <_strtod_l+0x390>
 8008e1a:	9908      	ldr	r1, [sp, #32]
 8008e1c:	4308      	orrs	r0, r1
 8008e1e:	f47f aebc 	bne.w	8008b9a <_strtod_l+0x72>
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	f47f aed4 	bne.w	8008bd0 <_strtod_l+0xa8>
 8008e28:	2a69      	cmp	r2, #105	@ 0x69
 8008e2a:	d028      	beq.n	8008e7e <_strtod_l+0x356>
 8008e2c:	dc25      	bgt.n	8008e7a <_strtod_l+0x352>
 8008e2e:	2a49      	cmp	r2, #73	@ 0x49
 8008e30:	d025      	beq.n	8008e7e <_strtod_l+0x356>
 8008e32:	2a4e      	cmp	r2, #78	@ 0x4e
 8008e34:	f47f aecc 	bne.w	8008bd0 <_strtod_l+0xa8>
 8008e38:	499a      	ldr	r1, [pc, #616]	@ (80090a4 <_strtod_l+0x57c>)
 8008e3a:	a819      	add	r0, sp, #100	@ 0x64
 8008e3c:	f001 f9dc 	bl	800a1f8 <__match>
 8008e40:	2800      	cmp	r0, #0
 8008e42:	f43f aec5 	beq.w	8008bd0 <_strtod_l+0xa8>
 8008e46:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e48:	781b      	ldrb	r3, [r3, #0]
 8008e4a:	2b28      	cmp	r3, #40	@ 0x28
 8008e4c:	d12e      	bne.n	8008eac <_strtod_l+0x384>
 8008e4e:	4996      	ldr	r1, [pc, #600]	@ (80090a8 <_strtod_l+0x580>)
 8008e50:	aa1c      	add	r2, sp, #112	@ 0x70
 8008e52:	a819      	add	r0, sp, #100	@ 0x64
 8008e54:	f001 f9e4 	bl	800a220 <__hexnan>
 8008e58:	2805      	cmp	r0, #5
 8008e5a:	d127      	bne.n	8008eac <_strtod_l+0x384>
 8008e5c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008e5e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008e62:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008e66:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008e6a:	e696      	b.n	8008b9a <_strtod_l+0x72>
 8008e6c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008e6e:	fb08 2101 	mla	r1, r8, r1, r2
 8008e72:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008e76:	9209      	str	r2, [sp, #36]	@ 0x24
 8008e78:	e7b5      	b.n	8008de6 <_strtod_l+0x2be>
 8008e7a:	2a6e      	cmp	r2, #110	@ 0x6e
 8008e7c:	e7da      	b.n	8008e34 <_strtod_l+0x30c>
 8008e7e:	498b      	ldr	r1, [pc, #556]	@ (80090ac <_strtod_l+0x584>)
 8008e80:	a819      	add	r0, sp, #100	@ 0x64
 8008e82:	f001 f9b9 	bl	800a1f8 <__match>
 8008e86:	2800      	cmp	r0, #0
 8008e88:	f43f aea2 	beq.w	8008bd0 <_strtod_l+0xa8>
 8008e8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e8e:	4988      	ldr	r1, [pc, #544]	@ (80090b0 <_strtod_l+0x588>)
 8008e90:	3b01      	subs	r3, #1
 8008e92:	a819      	add	r0, sp, #100	@ 0x64
 8008e94:	9319      	str	r3, [sp, #100]	@ 0x64
 8008e96:	f001 f9af 	bl	800a1f8 <__match>
 8008e9a:	b910      	cbnz	r0, 8008ea2 <_strtod_l+0x37a>
 8008e9c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e9e:	3301      	adds	r3, #1
 8008ea0:	9319      	str	r3, [sp, #100]	@ 0x64
 8008ea2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80090c0 <_strtod_l+0x598>
 8008ea6:	f04f 0a00 	mov.w	sl, #0
 8008eaa:	e676      	b.n	8008b9a <_strtod_l+0x72>
 8008eac:	4881      	ldr	r0, [pc, #516]	@ (80090b4 <_strtod_l+0x58c>)
 8008eae:	f000 fec7 	bl	8009c40 <nan>
 8008eb2:	ec5b ab10 	vmov	sl, fp, d0
 8008eb6:	e670      	b.n	8008b9a <_strtod_l+0x72>
 8008eb8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008eba:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008ebc:	eba8 0303 	sub.w	r3, r8, r3
 8008ec0:	f1b9 0f00 	cmp.w	r9, #0
 8008ec4:	bf08      	it	eq
 8008ec6:	46a9      	moveq	r9, r5
 8008ec8:	2d10      	cmp	r5, #16
 8008eca:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ecc:	462c      	mov	r4, r5
 8008ece:	bfa8      	it	ge
 8008ed0:	2410      	movge	r4, #16
 8008ed2:	f7f7 fb17 	bl	8000504 <__aeabi_ui2d>
 8008ed6:	2d09      	cmp	r5, #9
 8008ed8:	4682      	mov	sl, r0
 8008eda:	468b      	mov	fp, r1
 8008edc:	dc13      	bgt.n	8008f06 <_strtod_l+0x3de>
 8008ede:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	f43f ae5a 	beq.w	8008b9a <_strtod_l+0x72>
 8008ee6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ee8:	dd78      	ble.n	8008fdc <_strtod_l+0x4b4>
 8008eea:	2b16      	cmp	r3, #22
 8008eec:	dc5f      	bgt.n	8008fae <_strtod_l+0x486>
 8008eee:	4972      	ldr	r1, [pc, #456]	@ (80090b8 <_strtod_l+0x590>)
 8008ef0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008ef4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ef8:	4652      	mov	r2, sl
 8008efa:	465b      	mov	r3, fp
 8008efc:	f7f7 fb7c 	bl	80005f8 <__aeabi_dmul>
 8008f00:	4682      	mov	sl, r0
 8008f02:	468b      	mov	fp, r1
 8008f04:	e649      	b.n	8008b9a <_strtod_l+0x72>
 8008f06:	4b6c      	ldr	r3, [pc, #432]	@ (80090b8 <_strtod_l+0x590>)
 8008f08:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008f0c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008f10:	f7f7 fb72 	bl	80005f8 <__aeabi_dmul>
 8008f14:	4682      	mov	sl, r0
 8008f16:	4638      	mov	r0, r7
 8008f18:	468b      	mov	fp, r1
 8008f1a:	f7f7 faf3 	bl	8000504 <__aeabi_ui2d>
 8008f1e:	4602      	mov	r2, r0
 8008f20:	460b      	mov	r3, r1
 8008f22:	4650      	mov	r0, sl
 8008f24:	4659      	mov	r1, fp
 8008f26:	f7f7 f9b1 	bl	800028c <__adddf3>
 8008f2a:	2d0f      	cmp	r5, #15
 8008f2c:	4682      	mov	sl, r0
 8008f2e:	468b      	mov	fp, r1
 8008f30:	ddd5      	ble.n	8008ede <_strtod_l+0x3b6>
 8008f32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f34:	1b2c      	subs	r4, r5, r4
 8008f36:	441c      	add	r4, r3
 8008f38:	2c00      	cmp	r4, #0
 8008f3a:	f340 8093 	ble.w	8009064 <_strtod_l+0x53c>
 8008f3e:	f014 030f 	ands.w	r3, r4, #15
 8008f42:	d00a      	beq.n	8008f5a <_strtod_l+0x432>
 8008f44:	495c      	ldr	r1, [pc, #368]	@ (80090b8 <_strtod_l+0x590>)
 8008f46:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008f4a:	4652      	mov	r2, sl
 8008f4c:	465b      	mov	r3, fp
 8008f4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008f52:	f7f7 fb51 	bl	80005f8 <__aeabi_dmul>
 8008f56:	4682      	mov	sl, r0
 8008f58:	468b      	mov	fp, r1
 8008f5a:	f034 040f 	bics.w	r4, r4, #15
 8008f5e:	d073      	beq.n	8009048 <_strtod_l+0x520>
 8008f60:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008f64:	dd49      	ble.n	8008ffa <_strtod_l+0x4d2>
 8008f66:	2400      	movs	r4, #0
 8008f68:	46a0      	mov	r8, r4
 8008f6a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008f6c:	46a1      	mov	r9, r4
 8008f6e:	9a05      	ldr	r2, [sp, #20]
 8008f70:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80090c0 <_strtod_l+0x598>
 8008f74:	2322      	movs	r3, #34	@ 0x22
 8008f76:	6013      	str	r3, [r2, #0]
 8008f78:	f04f 0a00 	mov.w	sl, #0
 8008f7c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	f43f ae0b 	beq.w	8008b9a <_strtod_l+0x72>
 8008f84:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008f86:	9805      	ldr	r0, [sp, #20]
 8008f88:	f001 fae6 	bl	800a558 <_Bfree>
 8008f8c:	9805      	ldr	r0, [sp, #20]
 8008f8e:	4649      	mov	r1, r9
 8008f90:	f001 fae2 	bl	800a558 <_Bfree>
 8008f94:	9805      	ldr	r0, [sp, #20]
 8008f96:	4641      	mov	r1, r8
 8008f98:	f001 fade 	bl	800a558 <_Bfree>
 8008f9c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008f9e:	9805      	ldr	r0, [sp, #20]
 8008fa0:	f001 fada 	bl	800a558 <_Bfree>
 8008fa4:	9805      	ldr	r0, [sp, #20]
 8008fa6:	4621      	mov	r1, r4
 8008fa8:	f001 fad6 	bl	800a558 <_Bfree>
 8008fac:	e5f5      	b.n	8008b9a <_strtod_l+0x72>
 8008fae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008fb0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008fb4:	4293      	cmp	r3, r2
 8008fb6:	dbbc      	blt.n	8008f32 <_strtod_l+0x40a>
 8008fb8:	4c3f      	ldr	r4, [pc, #252]	@ (80090b8 <_strtod_l+0x590>)
 8008fba:	f1c5 050f 	rsb	r5, r5, #15
 8008fbe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008fc2:	4652      	mov	r2, sl
 8008fc4:	465b      	mov	r3, fp
 8008fc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008fca:	f7f7 fb15 	bl	80005f8 <__aeabi_dmul>
 8008fce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fd0:	1b5d      	subs	r5, r3, r5
 8008fd2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008fd6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008fda:	e78f      	b.n	8008efc <_strtod_l+0x3d4>
 8008fdc:	3316      	adds	r3, #22
 8008fde:	dba8      	blt.n	8008f32 <_strtod_l+0x40a>
 8008fe0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008fe2:	eba3 0808 	sub.w	r8, r3, r8
 8008fe6:	4b34      	ldr	r3, [pc, #208]	@ (80090b8 <_strtod_l+0x590>)
 8008fe8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008fec:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008ff0:	4650      	mov	r0, sl
 8008ff2:	4659      	mov	r1, fp
 8008ff4:	f7f7 fc2a 	bl	800084c <__aeabi_ddiv>
 8008ff8:	e782      	b.n	8008f00 <_strtod_l+0x3d8>
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	4f2f      	ldr	r7, [pc, #188]	@ (80090bc <_strtod_l+0x594>)
 8008ffe:	1124      	asrs	r4, r4, #4
 8009000:	4650      	mov	r0, sl
 8009002:	4659      	mov	r1, fp
 8009004:	461e      	mov	r6, r3
 8009006:	2c01      	cmp	r4, #1
 8009008:	dc21      	bgt.n	800904e <_strtod_l+0x526>
 800900a:	b10b      	cbz	r3, 8009010 <_strtod_l+0x4e8>
 800900c:	4682      	mov	sl, r0
 800900e:	468b      	mov	fp, r1
 8009010:	492a      	ldr	r1, [pc, #168]	@ (80090bc <_strtod_l+0x594>)
 8009012:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009016:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800901a:	4652      	mov	r2, sl
 800901c:	465b      	mov	r3, fp
 800901e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009022:	f7f7 fae9 	bl	80005f8 <__aeabi_dmul>
 8009026:	4b26      	ldr	r3, [pc, #152]	@ (80090c0 <_strtod_l+0x598>)
 8009028:	460a      	mov	r2, r1
 800902a:	400b      	ands	r3, r1
 800902c:	4925      	ldr	r1, [pc, #148]	@ (80090c4 <_strtod_l+0x59c>)
 800902e:	428b      	cmp	r3, r1
 8009030:	4682      	mov	sl, r0
 8009032:	d898      	bhi.n	8008f66 <_strtod_l+0x43e>
 8009034:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009038:	428b      	cmp	r3, r1
 800903a:	bf86      	itte	hi
 800903c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 80090c8 <_strtod_l+0x5a0>
 8009040:	f04f 3aff 	movhi.w	sl, #4294967295
 8009044:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009048:	2300      	movs	r3, #0
 800904a:	9308      	str	r3, [sp, #32]
 800904c:	e076      	b.n	800913c <_strtod_l+0x614>
 800904e:	07e2      	lsls	r2, r4, #31
 8009050:	d504      	bpl.n	800905c <_strtod_l+0x534>
 8009052:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009056:	f7f7 facf 	bl	80005f8 <__aeabi_dmul>
 800905a:	2301      	movs	r3, #1
 800905c:	3601      	adds	r6, #1
 800905e:	1064      	asrs	r4, r4, #1
 8009060:	3708      	adds	r7, #8
 8009062:	e7d0      	b.n	8009006 <_strtod_l+0x4de>
 8009064:	d0f0      	beq.n	8009048 <_strtod_l+0x520>
 8009066:	4264      	negs	r4, r4
 8009068:	f014 020f 	ands.w	r2, r4, #15
 800906c:	d00a      	beq.n	8009084 <_strtod_l+0x55c>
 800906e:	4b12      	ldr	r3, [pc, #72]	@ (80090b8 <_strtod_l+0x590>)
 8009070:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009074:	4650      	mov	r0, sl
 8009076:	4659      	mov	r1, fp
 8009078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800907c:	f7f7 fbe6 	bl	800084c <__aeabi_ddiv>
 8009080:	4682      	mov	sl, r0
 8009082:	468b      	mov	fp, r1
 8009084:	1124      	asrs	r4, r4, #4
 8009086:	d0df      	beq.n	8009048 <_strtod_l+0x520>
 8009088:	2c1f      	cmp	r4, #31
 800908a:	dd1f      	ble.n	80090cc <_strtod_l+0x5a4>
 800908c:	2400      	movs	r4, #0
 800908e:	46a0      	mov	r8, r4
 8009090:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009092:	46a1      	mov	r9, r4
 8009094:	9a05      	ldr	r2, [sp, #20]
 8009096:	2322      	movs	r3, #34	@ 0x22
 8009098:	f04f 0a00 	mov.w	sl, #0
 800909c:	f04f 0b00 	mov.w	fp, #0
 80090a0:	6013      	str	r3, [r2, #0]
 80090a2:	e76b      	b.n	8008f7c <_strtod_l+0x454>
 80090a4:	0800ba0b 	.word	0x0800ba0b
 80090a8:	0800bb68 	.word	0x0800bb68
 80090ac:	0800ba02 	.word	0x0800ba02
 80090b0:	0800ba05 	.word	0x0800ba05
 80090b4:	0800bb32 	.word	0x0800bb32
 80090b8:	0800bcf0 	.word	0x0800bcf0
 80090bc:	0800bcc8 	.word	0x0800bcc8
 80090c0:	7ff00000 	.word	0x7ff00000
 80090c4:	7ca00000 	.word	0x7ca00000
 80090c8:	7fefffff 	.word	0x7fefffff
 80090cc:	f014 0310 	ands.w	r3, r4, #16
 80090d0:	bf18      	it	ne
 80090d2:	236a      	movne	r3, #106	@ 0x6a
 80090d4:	4ea9      	ldr	r6, [pc, #676]	@ (800937c <_strtod_l+0x854>)
 80090d6:	9308      	str	r3, [sp, #32]
 80090d8:	4650      	mov	r0, sl
 80090da:	4659      	mov	r1, fp
 80090dc:	2300      	movs	r3, #0
 80090de:	07e7      	lsls	r7, r4, #31
 80090e0:	d504      	bpl.n	80090ec <_strtod_l+0x5c4>
 80090e2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80090e6:	f7f7 fa87 	bl	80005f8 <__aeabi_dmul>
 80090ea:	2301      	movs	r3, #1
 80090ec:	1064      	asrs	r4, r4, #1
 80090ee:	f106 0608 	add.w	r6, r6, #8
 80090f2:	d1f4      	bne.n	80090de <_strtod_l+0x5b6>
 80090f4:	b10b      	cbz	r3, 80090fa <_strtod_l+0x5d2>
 80090f6:	4682      	mov	sl, r0
 80090f8:	468b      	mov	fp, r1
 80090fa:	9b08      	ldr	r3, [sp, #32]
 80090fc:	b1b3      	cbz	r3, 800912c <_strtod_l+0x604>
 80090fe:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009102:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009106:	2b00      	cmp	r3, #0
 8009108:	4659      	mov	r1, fp
 800910a:	dd0f      	ble.n	800912c <_strtod_l+0x604>
 800910c:	2b1f      	cmp	r3, #31
 800910e:	dd56      	ble.n	80091be <_strtod_l+0x696>
 8009110:	2b34      	cmp	r3, #52	@ 0x34
 8009112:	bfde      	ittt	le
 8009114:	f04f 33ff 	movle.w	r3, #4294967295
 8009118:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800911c:	4093      	lslle	r3, r2
 800911e:	f04f 0a00 	mov.w	sl, #0
 8009122:	bfcc      	ite	gt
 8009124:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009128:	ea03 0b01 	andle.w	fp, r3, r1
 800912c:	2200      	movs	r2, #0
 800912e:	2300      	movs	r3, #0
 8009130:	4650      	mov	r0, sl
 8009132:	4659      	mov	r1, fp
 8009134:	f7f7 fcc8 	bl	8000ac8 <__aeabi_dcmpeq>
 8009138:	2800      	cmp	r0, #0
 800913a:	d1a7      	bne.n	800908c <_strtod_l+0x564>
 800913c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800913e:	9300      	str	r3, [sp, #0]
 8009140:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009142:	9805      	ldr	r0, [sp, #20]
 8009144:	462b      	mov	r3, r5
 8009146:	464a      	mov	r2, r9
 8009148:	f001 fa6e 	bl	800a628 <__s2b>
 800914c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800914e:	2800      	cmp	r0, #0
 8009150:	f43f af09 	beq.w	8008f66 <_strtod_l+0x43e>
 8009154:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009156:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009158:	2a00      	cmp	r2, #0
 800915a:	eba3 0308 	sub.w	r3, r3, r8
 800915e:	bfa8      	it	ge
 8009160:	2300      	movge	r3, #0
 8009162:	9312      	str	r3, [sp, #72]	@ 0x48
 8009164:	2400      	movs	r4, #0
 8009166:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800916a:	9316      	str	r3, [sp, #88]	@ 0x58
 800916c:	46a0      	mov	r8, r4
 800916e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009170:	9805      	ldr	r0, [sp, #20]
 8009172:	6859      	ldr	r1, [r3, #4]
 8009174:	f001 f9b0 	bl	800a4d8 <_Balloc>
 8009178:	4681      	mov	r9, r0
 800917a:	2800      	cmp	r0, #0
 800917c:	f43f aef7 	beq.w	8008f6e <_strtod_l+0x446>
 8009180:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009182:	691a      	ldr	r2, [r3, #16]
 8009184:	3202      	adds	r2, #2
 8009186:	f103 010c 	add.w	r1, r3, #12
 800918a:	0092      	lsls	r2, r2, #2
 800918c:	300c      	adds	r0, #12
 800918e:	f000 fd46 	bl	8009c1e <memcpy>
 8009192:	ec4b ab10 	vmov	d0, sl, fp
 8009196:	9805      	ldr	r0, [sp, #20]
 8009198:	aa1c      	add	r2, sp, #112	@ 0x70
 800919a:	a91b      	add	r1, sp, #108	@ 0x6c
 800919c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80091a0:	f001 fd76 	bl	800ac90 <__d2b>
 80091a4:	901a      	str	r0, [sp, #104]	@ 0x68
 80091a6:	2800      	cmp	r0, #0
 80091a8:	f43f aee1 	beq.w	8008f6e <_strtod_l+0x446>
 80091ac:	9805      	ldr	r0, [sp, #20]
 80091ae:	2101      	movs	r1, #1
 80091b0:	f001 fad0 	bl	800a754 <__i2b>
 80091b4:	4680      	mov	r8, r0
 80091b6:	b948      	cbnz	r0, 80091cc <_strtod_l+0x6a4>
 80091b8:	f04f 0800 	mov.w	r8, #0
 80091bc:	e6d7      	b.n	8008f6e <_strtod_l+0x446>
 80091be:	f04f 32ff 	mov.w	r2, #4294967295
 80091c2:	fa02 f303 	lsl.w	r3, r2, r3
 80091c6:	ea03 0a0a 	and.w	sl, r3, sl
 80091ca:	e7af      	b.n	800912c <_strtod_l+0x604>
 80091cc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80091ce:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80091d0:	2d00      	cmp	r5, #0
 80091d2:	bfab      	itete	ge
 80091d4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80091d6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80091d8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80091da:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80091dc:	bfac      	ite	ge
 80091de:	18ef      	addge	r7, r5, r3
 80091e0:	1b5e      	sublt	r6, r3, r5
 80091e2:	9b08      	ldr	r3, [sp, #32]
 80091e4:	1aed      	subs	r5, r5, r3
 80091e6:	4415      	add	r5, r2
 80091e8:	4b65      	ldr	r3, [pc, #404]	@ (8009380 <_strtod_l+0x858>)
 80091ea:	3d01      	subs	r5, #1
 80091ec:	429d      	cmp	r5, r3
 80091ee:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80091f2:	da50      	bge.n	8009296 <_strtod_l+0x76e>
 80091f4:	1b5b      	subs	r3, r3, r5
 80091f6:	2b1f      	cmp	r3, #31
 80091f8:	eba2 0203 	sub.w	r2, r2, r3
 80091fc:	f04f 0101 	mov.w	r1, #1
 8009200:	dc3d      	bgt.n	800927e <_strtod_l+0x756>
 8009202:	fa01 f303 	lsl.w	r3, r1, r3
 8009206:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009208:	2300      	movs	r3, #0
 800920a:	9310      	str	r3, [sp, #64]	@ 0x40
 800920c:	18bd      	adds	r5, r7, r2
 800920e:	9b08      	ldr	r3, [sp, #32]
 8009210:	42af      	cmp	r7, r5
 8009212:	4416      	add	r6, r2
 8009214:	441e      	add	r6, r3
 8009216:	463b      	mov	r3, r7
 8009218:	bfa8      	it	ge
 800921a:	462b      	movge	r3, r5
 800921c:	42b3      	cmp	r3, r6
 800921e:	bfa8      	it	ge
 8009220:	4633      	movge	r3, r6
 8009222:	2b00      	cmp	r3, #0
 8009224:	bfc2      	ittt	gt
 8009226:	1aed      	subgt	r5, r5, r3
 8009228:	1af6      	subgt	r6, r6, r3
 800922a:	1aff      	subgt	r7, r7, r3
 800922c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800922e:	2b00      	cmp	r3, #0
 8009230:	dd16      	ble.n	8009260 <_strtod_l+0x738>
 8009232:	4641      	mov	r1, r8
 8009234:	9805      	ldr	r0, [sp, #20]
 8009236:	461a      	mov	r2, r3
 8009238:	f001 fb44 	bl	800a8c4 <__pow5mult>
 800923c:	4680      	mov	r8, r0
 800923e:	2800      	cmp	r0, #0
 8009240:	d0ba      	beq.n	80091b8 <_strtod_l+0x690>
 8009242:	4601      	mov	r1, r0
 8009244:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009246:	9805      	ldr	r0, [sp, #20]
 8009248:	f001 fa9a 	bl	800a780 <__multiply>
 800924c:	900a      	str	r0, [sp, #40]	@ 0x28
 800924e:	2800      	cmp	r0, #0
 8009250:	f43f ae8d 	beq.w	8008f6e <_strtod_l+0x446>
 8009254:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009256:	9805      	ldr	r0, [sp, #20]
 8009258:	f001 f97e 	bl	800a558 <_Bfree>
 800925c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800925e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009260:	2d00      	cmp	r5, #0
 8009262:	dc1d      	bgt.n	80092a0 <_strtod_l+0x778>
 8009264:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009266:	2b00      	cmp	r3, #0
 8009268:	dd23      	ble.n	80092b2 <_strtod_l+0x78a>
 800926a:	4649      	mov	r1, r9
 800926c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800926e:	9805      	ldr	r0, [sp, #20]
 8009270:	f001 fb28 	bl	800a8c4 <__pow5mult>
 8009274:	4681      	mov	r9, r0
 8009276:	b9e0      	cbnz	r0, 80092b2 <_strtod_l+0x78a>
 8009278:	f04f 0900 	mov.w	r9, #0
 800927c:	e677      	b.n	8008f6e <_strtod_l+0x446>
 800927e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009282:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009286:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800928a:	35e2      	adds	r5, #226	@ 0xe2
 800928c:	fa01 f305 	lsl.w	r3, r1, r5
 8009290:	9310      	str	r3, [sp, #64]	@ 0x40
 8009292:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009294:	e7ba      	b.n	800920c <_strtod_l+0x6e4>
 8009296:	2300      	movs	r3, #0
 8009298:	9310      	str	r3, [sp, #64]	@ 0x40
 800929a:	2301      	movs	r3, #1
 800929c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800929e:	e7b5      	b.n	800920c <_strtod_l+0x6e4>
 80092a0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80092a2:	9805      	ldr	r0, [sp, #20]
 80092a4:	462a      	mov	r2, r5
 80092a6:	f001 fb67 	bl	800a978 <__lshift>
 80092aa:	901a      	str	r0, [sp, #104]	@ 0x68
 80092ac:	2800      	cmp	r0, #0
 80092ae:	d1d9      	bne.n	8009264 <_strtod_l+0x73c>
 80092b0:	e65d      	b.n	8008f6e <_strtod_l+0x446>
 80092b2:	2e00      	cmp	r6, #0
 80092b4:	dd07      	ble.n	80092c6 <_strtod_l+0x79e>
 80092b6:	4649      	mov	r1, r9
 80092b8:	9805      	ldr	r0, [sp, #20]
 80092ba:	4632      	mov	r2, r6
 80092bc:	f001 fb5c 	bl	800a978 <__lshift>
 80092c0:	4681      	mov	r9, r0
 80092c2:	2800      	cmp	r0, #0
 80092c4:	d0d8      	beq.n	8009278 <_strtod_l+0x750>
 80092c6:	2f00      	cmp	r7, #0
 80092c8:	dd08      	ble.n	80092dc <_strtod_l+0x7b4>
 80092ca:	4641      	mov	r1, r8
 80092cc:	9805      	ldr	r0, [sp, #20]
 80092ce:	463a      	mov	r2, r7
 80092d0:	f001 fb52 	bl	800a978 <__lshift>
 80092d4:	4680      	mov	r8, r0
 80092d6:	2800      	cmp	r0, #0
 80092d8:	f43f ae49 	beq.w	8008f6e <_strtod_l+0x446>
 80092dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80092de:	9805      	ldr	r0, [sp, #20]
 80092e0:	464a      	mov	r2, r9
 80092e2:	f001 fbd1 	bl	800aa88 <__mdiff>
 80092e6:	4604      	mov	r4, r0
 80092e8:	2800      	cmp	r0, #0
 80092ea:	f43f ae40 	beq.w	8008f6e <_strtod_l+0x446>
 80092ee:	68c3      	ldr	r3, [r0, #12]
 80092f0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80092f2:	2300      	movs	r3, #0
 80092f4:	60c3      	str	r3, [r0, #12]
 80092f6:	4641      	mov	r1, r8
 80092f8:	f001 fbaa 	bl	800aa50 <__mcmp>
 80092fc:	2800      	cmp	r0, #0
 80092fe:	da45      	bge.n	800938c <_strtod_l+0x864>
 8009300:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009302:	ea53 030a 	orrs.w	r3, r3, sl
 8009306:	d16b      	bne.n	80093e0 <_strtod_l+0x8b8>
 8009308:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800930c:	2b00      	cmp	r3, #0
 800930e:	d167      	bne.n	80093e0 <_strtod_l+0x8b8>
 8009310:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009314:	0d1b      	lsrs	r3, r3, #20
 8009316:	051b      	lsls	r3, r3, #20
 8009318:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800931c:	d960      	bls.n	80093e0 <_strtod_l+0x8b8>
 800931e:	6963      	ldr	r3, [r4, #20]
 8009320:	b913      	cbnz	r3, 8009328 <_strtod_l+0x800>
 8009322:	6923      	ldr	r3, [r4, #16]
 8009324:	2b01      	cmp	r3, #1
 8009326:	dd5b      	ble.n	80093e0 <_strtod_l+0x8b8>
 8009328:	4621      	mov	r1, r4
 800932a:	2201      	movs	r2, #1
 800932c:	9805      	ldr	r0, [sp, #20]
 800932e:	f001 fb23 	bl	800a978 <__lshift>
 8009332:	4641      	mov	r1, r8
 8009334:	4604      	mov	r4, r0
 8009336:	f001 fb8b 	bl	800aa50 <__mcmp>
 800933a:	2800      	cmp	r0, #0
 800933c:	dd50      	ble.n	80093e0 <_strtod_l+0x8b8>
 800933e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009342:	9a08      	ldr	r2, [sp, #32]
 8009344:	0d1b      	lsrs	r3, r3, #20
 8009346:	051b      	lsls	r3, r3, #20
 8009348:	2a00      	cmp	r2, #0
 800934a:	d06a      	beq.n	8009422 <_strtod_l+0x8fa>
 800934c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009350:	d867      	bhi.n	8009422 <_strtod_l+0x8fa>
 8009352:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009356:	f67f ae9d 	bls.w	8009094 <_strtod_l+0x56c>
 800935a:	4b0a      	ldr	r3, [pc, #40]	@ (8009384 <_strtod_l+0x85c>)
 800935c:	4650      	mov	r0, sl
 800935e:	4659      	mov	r1, fp
 8009360:	2200      	movs	r2, #0
 8009362:	f7f7 f949 	bl	80005f8 <__aeabi_dmul>
 8009366:	4b08      	ldr	r3, [pc, #32]	@ (8009388 <_strtod_l+0x860>)
 8009368:	400b      	ands	r3, r1
 800936a:	4682      	mov	sl, r0
 800936c:	468b      	mov	fp, r1
 800936e:	2b00      	cmp	r3, #0
 8009370:	f47f ae08 	bne.w	8008f84 <_strtod_l+0x45c>
 8009374:	9a05      	ldr	r2, [sp, #20]
 8009376:	2322      	movs	r3, #34	@ 0x22
 8009378:	6013      	str	r3, [r2, #0]
 800937a:	e603      	b.n	8008f84 <_strtod_l+0x45c>
 800937c:	0800bb90 	.word	0x0800bb90
 8009380:	fffffc02 	.word	0xfffffc02
 8009384:	39500000 	.word	0x39500000
 8009388:	7ff00000 	.word	0x7ff00000
 800938c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009390:	d165      	bne.n	800945e <_strtod_l+0x936>
 8009392:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009394:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009398:	b35a      	cbz	r2, 80093f2 <_strtod_l+0x8ca>
 800939a:	4a9f      	ldr	r2, [pc, #636]	@ (8009618 <_strtod_l+0xaf0>)
 800939c:	4293      	cmp	r3, r2
 800939e:	d12b      	bne.n	80093f8 <_strtod_l+0x8d0>
 80093a0:	9b08      	ldr	r3, [sp, #32]
 80093a2:	4651      	mov	r1, sl
 80093a4:	b303      	cbz	r3, 80093e8 <_strtod_l+0x8c0>
 80093a6:	4b9d      	ldr	r3, [pc, #628]	@ (800961c <_strtod_l+0xaf4>)
 80093a8:	465a      	mov	r2, fp
 80093aa:	4013      	ands	r3, r2
 80093ac:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80093b0:	f04f 32ff 	mov.w	r2, #4294967295
 80093b4:	d81b      	bhi.n	80093ee <_strtod_l+0x8c6>
 80093b6:	0d1b      	lsrs	r3, r3, #20
 80093b8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80093bc:	fa02 f303 	lsl.w	r3, r2, r3
 80093c0:	4299      	cmp	r1, r3
 80093c2:	d119      	bne.n	80093f8 <_strtod_l+0x8d0>
 80093c4:	4b96      	ldr	r3, [pc, #600]	@ (8009620 <_strtod_l+0xaf8>)
 80093c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80093c8:	429a      	cmp	r2, r3
 80093ca:	d102      	bne.n	80093d2 <_strtod_l+0x8aa>
 80093cc:	3101      	adds	r1, #1
 80093ce:	f43f adce 	beq.w	8008f6e <_strtod_l+0x446>
 80093d2:	4b92      	ldr	r3, [pc, #584]	@ (800961c <_strtod_l+0xaf4>)
 80093d4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80093d6:	401a      	ands	r2, r3
 80093d8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80093dc:	f04f 0a00 	mov.w	sl, #0
 80093e0:	9b08      	ldr	r3, [sp, #32]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d1b9      	bne.n	800935a <_strtod_l+0x832>
 80093e6:	e5cd      	b.n	8008f84 <_strtod_l+0x45c>
 80093e8:	f04f 33ff 	mov.w	r3, #4294967295
 80093ec:	e7e8      	b.n	80093c0 <_strtod_l+0x898>
 80093ee:	4613      	mov	r3, r2
 80093f0:	e7e6      	b.n	80093c0 <_strtod_l+0x898>
 80093f2:	ea53 030a 	orrs.w	r3, r3, sl
 80093f6:	d0a2      	beq.n	800933e <_strtod_l+0x816>
 80093f8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80093fa:	b1db      	cbz	r3, 8009434 <_strtod_l+0x90c>
 80093fc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80093fe:	4213      	tst	r3, r2
 8009400:	d0ee      	beq.n	80093e0 <_strtod_l+0x8b8>
 8009402:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009404:	9a08      	ldr	r2, [sp, #32]
 8009406:	4650      	mov	r0, sl
 8009408:	4659      	mov	r1, fp
 800940a:	b1bb      	cbz	r3, 800943c <_strtod_l+0x914>
 800940c:	f7ff fb6b 	bl	8008ae6 <sulp>
 8009410:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009414:	ec53 2b10 	vmov	r2, r3, d0
 8009418:	f7f6 ff38 	bl	800028c <__adddf3>
 800941c:	4682      	mov	sl, r0
 800941e:	468b      	mov	fp, r1
 8009420:	e7de      	b.n	80093e0 <_strtod_l+0x8b8>
 8009422:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009426:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800942a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800942e:	f04f 3aff 	mov.w	sl, #4294967295
 8009432:	e7d5      	b.n	80093e0 <_strtod_l+0x8b8>
 8009434:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009436:	ea13 0f0a 	tst.w	r3, sl
 800943a:	e7e1      	b.n	8009400 <_strtod_l+0x8d8>
 800943c:	f7ff fb53 	bl	8008ae6 <sulp>
 8009440:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009444:	ec53 2b10 	vmov	r2, r3, d0
 8009448:	f7f6 ff1e 	bl	8000288 <__aeabi_dsub>
 800944c:	2200      	movs	r2, #0
 800944e:	2300      	movs	r3, #0
 8009450:	4682      	mov	sl, r0
 8009452:	468b      	mov	fp, r1
 8009454:	f7f7 fb38 	bl	8000ac8 <__aeabi_dcmpeq>
 8009458:	2800      	cmp	r0, #0
 800945a:	d0c1      	beq.n	80093e0 <_strtod_l+0x8b8>
 800945c:	e61a      	b.n	8009094 <_strtod_l+0x56c>
 800945e:	4641      	mov	r1, r8
 8009460:	4620      	mov	r0, r4
 8009462:	f001 fc6d 	bl	800ad40 <__ratio>
 8009466:	ec57 6b10 	vmov	r6, r7, d0
 800946a:	2200      	movs	r2, #0
 800946c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009470:	4630      	mov	r0, r6
 8009472:	4639      	mov	r1, r7
 8009474:	f7f7 fb3c 	bl	8000af0 <__aeabi_dcmple>
 8009478:	2800      	cmp	r0, #0
 800947a:	d06f      	beq.n	800955c <_strtod_l+0xa34>
 800947c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800947e:	2b00      	cmp	r3, #0
 8009480:	d17a      	bne.n	8009578 <_strtod_l+0xa50>
 8009482:	f1ba 0f00 	cmp.w	sl, #0
 8009486:	d158      	bne.n	800953a <_strtod_l+0xa12>
 8009488:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800948a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800948e:	2b00      	cmp	r3, #0
 8009490:	d15a      	bne.n	8009548 <_strtod_l+0xa20>
 8009492:	4b64      	ldr	r3, [pc, #400]	@ (8009624 <_strtod_l+0xafc>)
 8009494:	2200      	movs	r2, #0
 8009496:	4630      	mov	r0, r6
 8009498:	4639      	mov	r1, r7
 800949a:	f7f7 fb1f 	bl	8000adc <__aeabi_dcmplt>
 800949e:	2800      	cmp	r0, #0
 80094a0:	d159      	bne.n	8009556 <_strtod_l+0xa2e>
 80094a2:	4630      	mov	r0, r6
 80094a4:	4639      	mov	r1, r7
 80094a6:	4b60      	ldr	r3, [pc, #384]	@ (8009628 <_strtod_l+0xb00>)
 80094a8:	2200      	movs	r2, #0
 80094aa:	f7f7 f8a5 	bl	80005f8 <__aeabi_dmul>
 80094ae:	4606      	mov	r6, r0
 80094b0:	460f      	mov	r7, r1
 80094b2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80094b6:	9606      	str	r6, [sp, #24]
 80094b8:	9307      	str	r3, [sp, #28]
 80094ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80094be:	4d57      	ldr	r5, [pc, #348]	@ (800961c <_strtod_l+0xaf4>)
 80094c0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80094c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094c6:	401d      	ands	r5, r3
 80094c8:	4b58      	ldr	r3, [pc, #352]	@ (800962c <_strtod_l+0xb04>)
 80094ca:	429d      	cmp	r5, r3
 80094cc:	f040 80b2 	bne.w	8009634 <_strtod_l+0xb0c>
 80094d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094d2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80094d6:	ec4b ab10 	vmov	d0, sl, fp
 80094da:	f001 fb69 	bl	800abb0 <__ulp>
 80094de:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80094e2:	ec51 0b10 	vmov	r0, r1, d0
 80094e6:	f7f7 f887 	bl	80005f8 <__aeabi_dmul>
 80094ea:	4652      	mov	r2, sl
 80094ec:	465b      	mov	r3, fp
 80094ee:	f7f6 fecd 	bl	800028c <__adddf3>
 80094f2:	460b      	mov	r3, r1
 80094f4:	4949      	ldr	r1, [pc, #292]	@ (800961c <_strtod_l+0xaf4>)
 80094f6:	4a4e      	ldr	r2, [pc, #312]	@ (8009630 <_strtod_l+0xb08>)
 80094f8:	4019      	ands	r1, r3
 80094fa:	4291      	cmp	r1, r2
 80094fc:	4682      	mov	sl, r0
 80094fe:	d942      	bls.n	8009586 <_strtod_l+0xa5e>
 8009500:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009502:	4b47      	ldr	r3, [pc, #284]	@ (8009620 <_strtod_l+0xaf8>)
 8009504:	429a      	cmp	r2, r3
 8009506:	d103      	bne.n	8009510 <_strtod_l+0x9e8>
 8009508:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800950a:	3301      	adds	r3, #1
 800950c:	f43f ad2f 	beq.w	8008f6e <_strtod_l+0x446>
 8009510:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009620 <_strtod_l+0xaf8>
 8009514:	f04f 3aff 	mov.w	sl, #4294967295
 8009518:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800951a:	9805      	ldr	r0, [sp, #20]
 800951c:	f001 f81c 	bl	800a558 <_Bfree>
 8009520:	9805      	ldr	r0, [sp, #20]
 8009522:	4649      	mov	r1, r9
 8009524:	f001 f818 	bl	800a558 <_Bfree>
 8009528:	9805      	ldr	r0, [sp, #20]
 800952a:	4641      	mov	r1, r8
 800952c:	f001 f814 	bl	800a558 <_Bfree>
 8009530:	9805      	ldr	r0, [sp, #20]
 8009532:	4621      	mov	r1, r4
 8009534:	f001 f810 	bl	800a558 <_Bfree>
 8009538:	e619      	b.n	800916e <_strtod_l+0x646>
 800953a:	f1ba 0f01 	cmp.w	sl, #1
 800953e:	d103      	bne.n	8009548 <_strtod_l+0xa20>
 8009540:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009542:	2b00      	cmp	r3, #0
 8009544:	f43f ada6 	beq.w	8009094 <_strtod_l+0x56c>
 8009548:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80095f8 <_strtod_l+0xad0>
 800954c:	4f35      	ldr	r7, [pc, #212]	@ (8009624 <_strtod_l+0xafc>)
 800954e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009552:	2600      	movs	r6, #0
 8009554:	e7b1      	b.n	80094ba <_strtod_l+0x992>
 8009556:	4f34      	ldr	r7, [pc, #208]	@ (8009628 <_strtod_l+0xb00>)
 8009558:	2600      	movs	r6, #0
 800955a:	e7aa      	b.n	80094b2 <_strtod_l+0x98a>
 800955c:	4b32      	ldr	r3, [pc, #200]	@ (8009628 <_strtod_l+0xb00>)
 800955e:	4630      	mov	r0, r6
 8009560:	4639      	mov	r1, r7
 8009562:	2200      	movs	r2, #0
 8009564:	f7f7 f848 	bl	80005f8 <__aeabi_dmul>
 8009568:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800956a:	4606      	mov	r6, r0
 800956c:	460f      	mov	r7, r1
 800956e:	2b00      	cmp	r3, #0
 8009570:	d09f      	beq.n	80094b2 <_strtod_l+0x98a>
 8009572:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009576:	e7a0      	b.n	80094ba <_strtod_l+0x992>
 8009578:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009600 <_strtod_l+0xad8>
 800957c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009580:	ec57 6b17 	vmov	r6, r7, d7
 8009584:	e799      	b.n	80094ba <_strtod_l+0x992>
 8009586:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800958a:	9b08      	ldr	r3, [sp, #32]
 800958c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009590:	2b00      	cmp	r3, #0
 8009592:	d1c1      	bne.n	8009518 <_strtod_l+0x9f0>
 8009594:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009598:	0d1b      	lsrs	r3, r3, #20
 800959a:	051b      	lsls	r3, r3, #20
 800959c:	429d      	cmp	r5, r3
 800959e:	d1bb      	bne.n	8009518 <_strtod_l+0x9f0>
 80095a0:	4630      	mov	r0, r6
 80095a2:	4639      	mov	r1, r7
 80095a4:	f7f7 fb4a 	bl	8000c3c <__aeabi_d2lz>
 80095a8:	f7f6 fff8 	bl	800059c <__aeabi_l2d>
 80095ac:	4602      	mov	r2, r0
 80095ae:	460b      	mov	r3, r1
 80095b0:	4630      	mov	r0, r6
 80095b2:	4639      	mov	r1, r7
 80095b4:	f7f6 fe68 	bl	8000288 <__aeabi_dsub>
 80095b8:	460b      	mov	r3, r1
 80095ba:	4602      	mov	r2, r0
 80095bc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80095c0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80095c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80095c6:	ea46 060a 	orr.w	r6, r6, sl
 80095ca:	431e      	orrs	r6, r3
 80095cc:	d06f      	beq.n	80096ae <_strtod_l+0xb86>
 80095ce:	a30e      	add	r3, pc, #56	@ (adr r3, 8009608 <_strtod_l+0xae0>)
 80095d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095d4:	f7f7 fa82 	bl	8000adc <__aeabi_dcmplt>
 80095d8:	2800      	cmp	r0, #0
 80095da:	f47f acd3 	bne.w	8008f84 <_strtod_l+0x45c>
 80095de:	a30c      	add	r3, pc, #48	@ (adr r3, 8009610 <_strtod_l+0xae8>)
 80095e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80095e8:	f7f7 fa96 	bl	8000b18 <__aeabi_dcmpgt>
 80095ec:	2800      	cmp	r0, #0
 80095ee:	d093      	beq.n	8009518 <_strtod_l+0x9f0>
 80095f0:	e4c8      	b.n	8008f84 <_strtod_l+0x45c>
 80095f2:	bf00      	nop
 80095f4:	f3af 8000 	nop.w
 80095f8:	00000000 	.word	0x00000000
 80095fc:	bff00000 	.word	0xbff00000
 8009600:	00000000 	.word	0x00000000
 8009604:	3ff00000 	.word	0x3ff00000
 8009608:	94a03595 	.word	0x94a03595
 800960c:	3fdfffff 	.word	0x3fdfffff
 8009610:	35afe535 	.word	0x35afe535
 8009614:	3fe00000 	.word	0x3fe00000
 8009618:	000fffff 	.word	0x000fffff
 800961c:	7ff00000 	.word	0x7ff00000
 8009620:	7fefffff 	.word	0x7fefffff
 8009624:	3ff00000 	.word	0x3ff00000
 8009628:	3fe00000 	.word	0x3fe00000
 800962c:	7fe00000 	.word	0x7fe00000
 8009630:	7c9fffff 	.word	0x7c9fffff
 8009634:	9b08      	ldr	r3, [sp, #32]
 8009636:	b323      	cbz	r3, 8009682 <_strtod_l+0xb5a>
 8009638:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800963c:	d821      	bhi.n	8009682 <_strtod_l+0xb5a>
 800963e:	a328      	add	r3, pc, #160	@ (adr r3, 80096e0 <_strtod_l+0xbb8>)
 8009640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009644:	4630      	mov	r0, r6
 8009646:	4639      	mov	r1, r7
 8009648:	f7f7 fa52 	bl	8000af0 <__aeabi_dcmple>
 800964c:	b1a0      	cbz	r0, 8009678 <_strtod_l+0xb50>
 800964e:	4639      	mov	r1, r7
 8009650:	4630      	mov	r0, r6
 8009652:	f7f7 fa6b 	bl	8000b2c <__aeabi_d2uiz>
 8009656:	2801      	cmp	r0, #1
 8009658:	bf38      	it	cc
 800965a:	2001      	movcc	r0, #1
 800965c:	f7f6 ff52 	bl	8000504 <__aeabi_ui2d>
 8009660:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009662:	4606      	mov	r6, r0
 8009664:	460f      	mov	r7, r1
 8009666:	b9fb      	cbnz	r3, 80096a8 <_strtod_l+0xb80>
 8009668:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800966c:	9014      	str	r0, [sp, #80]	@ 0x50
 800966e:	9315      	str	r3, [sp, #84]	@ 0x54
 8009670:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009674:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009678:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800967a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800967e:	1b5b      	subs	r3, r3, r5
 8009680:	9311      	str	r3, [sp, #68]	@ 0x44
 8009682:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009686:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800968a:	f001 fa91 	bl	800abb0 <__ulp>
 800968e:	4650      	mov	r0, sl
 8009690:	ec53 2b10 	vmov	r2, r3, d0
 8009694:	4659      	mov	r1, fp
 8009696:	f7f6 ffaf 	bl	80005f8 <__aeabi_dmul>
 800969a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800969e:	f7f6 fdf5 	bl	800028c <__adddf3>
 80096a2:	4682      	mov	sl, r0
 80096a4:	468b      	mov	fp, r1
 80096a6:	e770      	b.n	800958a <_strtod_l+0xa62>
 80096a8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80096ac:	e7e0      	b.n	8009670 <_strtod_l+0xb48>
 80096ae:	a30e      	add	r3, pc, #56	@ (adr r3, 80096e8 <_strtod_l+0xbc0>)
 80096b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096b4:	f7f7 fa12 	bl	8000adc <__aeabi_dcmplt>
 80096b8:	e798      	b.n	80095ec <_strtod_l+0xac4>
 80096ba:	2300      	movs	r3, #0
 80096bc:	930e      	str	r3, [sp, #56]	@ 0x38
 80096be:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80096c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80096c2:	6013      	str	r3, [r2, #0]
 80096c4:	f7ff ba6d 	b.w	8008ba2 <_strtod_l+0x7a>
 80096c8:	2a65      	cmp	r2, #101	@ 0x65
 80096ca:	f43f ab68 	beq.w	8008d9e <_strtod_l+0x276>
 80096ce:	2a45      	cmp	r2, #69	@ 0x45
 80096d0:	f43f ab65 	beq.w	8008d9e <_strtod_l+0x276>
 80096d4:	2301      	movs	r3, #1
 80096d6:	f7ff bba0 	b.w	8008e1a <_strtod_l+0x2f2>
 80096da:	bf00      	nop
 80096dc:	f3af 8000 	nop.w
 80096e0:	ffc00000 	.word	0xffc00000
 80096e4:	41dfffff 	.word	0x41dfffff
 80096e8:	94a03595 	.word	0x94a03595
 80096ec:	3fcfffff 	.word	0x3fcfffff

080096f0 <strtod>:
 80096f0:	460a      	mov	r2, r1
 80096f2:	4601      	mov	r1, r0
 80096f4:	4802      	ldr	r0, [pc, #8]	@ (8009700 <strtod+0x10>)
 80096f6:	4b03      	ldr	r3, [pc, #12]	@ (8009704 <strtod+0x14>)
 80096f8:	6800      	ldr	r0, [r0, #0]
 80096fa:	f7ff ba15 	b.w	8008b28 <_strtod_l>
 80096fe:	bf00      	nop
 8009700:	2000018c 	.word	0x2000018c
 8009704:	20000020 	.word	0x20000020

08009708 <_strtol_l.isra.0>:
 8009708:	2b24      	cmp	r3, #36	@ 0x24
 800970a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800970e:	4686      	mov	lr, r0
 8009710:	4690      	mov	r8, r2
 8009712:	d801      	bhi.n	8009718 <_strtol_l.isra.0+0x10>
 8009714:	2b01      	cmp	r3, #1
 8009716:	d106      	bne.n	8009726 <_strtol_l.isra.0+0x1e>
 8009718:	f000 fa54 	bl	8009bc4 <__errno>
 800971c:	2316      	movs	r3, #22
 800971e:	6003      	str	r3, [r0, #0]
 8009720:	2000      	movs	r0, #0
 8009722:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009726:	4834      	ldr	r0, [pc, #208]	@ (80097f8 <_strtol_l.isra.0+0xf0>)
 8009728:	460d      	mov	r5, r1
 800972a:	462a      	mov	r2, r5
 800972c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009730:	5d06      	ldrb	r6, [r0, r4]
 8009732:	f016 0608 	ands.w	r6, r6, #8
 8009736:	d1f8      	bne.n	800972a <_strtol_l.isra.0+0x22>
 8009738:	2c2d      	cmp	r4, #45	@ 0x2d
 800973a:	d110      	bne.n	800975e <_strtol_l.isra.0+0x56>
 800973c:	782c      	ldrb	r4, [r5, #0]
 800973e:	2601      	movs	r6, #1
 8009740:	1c95      	adds	r5, r2, #2
 8009742:	f033 0210 	bics.w	r2, r3, #16
 8009746:	d115      	bne.n	8009774 <_strtol_l.isra.0+0x6c>
 8009748:	2c30      	cmp	r4, #48	@ 0x30
 800974a:	d10d      	bne.n	8009768 <_strtol_l.isra.0+0x60>
 800974c:	782a      	ldrb	r2, [r5, #0]
 800974e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009752:	2a58      	cmp	r2, #88	@ 0x58
 8009754:	d108      	bne.n	8009768 <_strtol_l.isra.0+0x60>
 8009756:	786c      	ldrb	r4, [r5, #1]
 8009758:	3502      	adds	r5, #2
 800975a:	2310      	movs	r3, #16
 800975c:	e00a      	b.n	8009774 <_strtol_l.isra.0+0x6c>
 800975e:	2c2b      	cmp	r4, #43	@ 0x2b
 8009760:	bf04      	itt	eq
 8009762:	782c      	ldrbeq	r4, [r5, #0]
 8009764:	1c95      	addeq	r5, r2, #2
 8009766:	e7ec      	b.n	8009742 <_strtol_l.isra.0+0x3a>
 8009768:	2b00      	cmp	r3, #0
 800976a:	d1f6      	bne.n	800975a <_strtol_l.isra.0+0x52>
 800976c:	2c30      	cmp	r4, #48	@ 0x30
 800976e:	bf14      	ite	ne
 8009770:	230a      	movne	r3, #10
 8009772:	2308      	moveq	r3, #8
 8009774:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009778:	f10c 3cff 	add.w	ip, ip, #4294967295
 800977c:	2200      	movs	r2, #0
 800977e:	fbbc f9f3 	udiv	r9, ip, r3
 8009782:	4610      	mov	r0, r2
 8009784:	fb03 ca19 	mls	sl, r3, r9, ip
 8009788:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800978c:	2f09      	cmp	r7, #9
 800978e:	d80f      	bhi.n	80097b0 <_strtol_l.isra.0+0xa8>
 8009790:	463c      	mov	r4, r7
 8009792:	42a3      	cmp	r3, r4
 8009794:	dd1b      	ble.n	80097ce <_strtol_l.isra.0+0xc6>
 8009796:	1c57      	adds	r7, r2, #1
 8009798:	d007      	beq.n	80097aa <_strtol_l.isra.0+0xa2>
 800979a:	4581      	cmp	r9, r0
 800979c:	d314      	bcc.n	80097c8 <_strtol_l.isra.0+0xc0>
 800979e:	d101      	bne.n	80097a4 <_strtol_l.isra.0+0x9c>
 80097a0:	45a2      	cmp	sl, r4
 80097a2:	db11      	blt.n	80097c8 <_strtol_l.isra.0+0xc0>
 80097a4:	fb00 4003 	mla	r0, r0, r3, r4
 80097a8:	2201      	movs	r2, #1
 80097aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80097ae:	e7eb      	b.n	8009788 <_strtol_l.isra.0+0x80>
 80097b0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80097b4:	2f19      	cmp	r7, #25
 80097b6:	d801      	bhi.n	80097bc <_strtol_l.isra.0+0xb4>
 80097b8:	3c37      	subs	r4, #55	@ 0x37
 80097ba:	e7ea      	b.n	8009792 <_strtol_l.isra.0+0x8a>
 80097bc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80097c0:	2f19      	cmp	r7, #25
 80097c2:	d804      	bhi.n	80097ce <_strtol_l.isra.0+0xc6>
 80097c4:	3c57      	subs	r4, #87	@ 0x57
 80097c6:	e7e4      	b.n	8009792 <_strtol_l.isra.0+0x8a>
 80097c8:	f04f 32ff 	mov.w	r2, #4294967295
 80097cc:	e7ed      	b.n	80097aa <_strtol_l.isra.0+0xa2>
 80097ce:	1c53      	adds	r3, r2, #1
 80097d0:	d108      	bne.n	80097e4 <_strtol_l.isra.0+0xdc>
 80097d2:	2322      	movs	r3, #34	@ 0x22
 80097d4:	f8ce 3000 	str.w	r3, [lr]
 80097d8:	4660      	mov	r0, ip
 80097da:	f1b8 0f00 	cmp.w	r8, #0
 80097de:	d0a0      	beq.n	8009722 <_strtol_l.isra.0+0x1a>
 80097e0:	1e69      	subs	r1, r5, #1
 80097e2:	e006      	b.n	80097f2 <_strtol_l.isra.0+0xea>
 80097e4:	b106      	cbz	r6, 80097e8 <_strtol_l.isra.0+0xe0>
 80097e6:	4240      	negs	r0, r0
 80097e8:	f1b8 0f00 	cmp.w	r8, #0
 80097ec:	d099      	beq.n	8009722 <_strtol_l.isra.0+0x1a>
 80097ee:	2a00      	cmp	r2, #0
 80097f0:	d1f6      	bne.n	80097e0 <_strtol_l.isra.0+0xd8>
 80097f2:	f8c8 1000 	str.w	r1, [r8]
 80097f6:	e794      	b.n	8009722 <_strtol_l.isra.0+0x1a>
 80097f8:	0800bbb9 	.word	0x0800bbb9

080097fc <strtol>:
 80097fc:	4613      	mov	r3, r2
 80097fe:	460a      	mov	r2, r1
 8009800:	4601      	mov	r1, r0
 8009802:	4802      	ldr	r0, [pc, #8]	@ (800980c <strtol+0x10>)
 8009804:	6800      	ldr	r0, [r0, #0]
 8009806:	f7ff bf7f 	b.w	8009708 <_strtol_l.isra.0>
 800980a:	bf00      	nop
 800980c:	2000018c 	.word	0x2000018c

08009810 <std>:
 8009810:	2300      	movs	r3, #0
 8009812:	b510      	push	{r4, lr}
 8009814:	4604      	mov	r4, r0
 8009816:	e9c0 3300 	strd	r3, r3, [r0]
 800981a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800981e:	6083      	str	r3, [r0, #8]
 8009820:	8181      	strh	r1, [r0, #12]
 8009822:	6643      	str	r3, [r0, #100]	@ 0x64
 8009824:	81c2      	strh	r2, [r0, #14]
 8009826:	6183      	str	r3, [r0, #24]
 8009828:	4619      	mov	r1, r3
 800982a:	2208      	movs	r2, #8
 800982c:	305c      	adds	r0, #92	@ 0x5c
 800982e:	f000 f8f4 	bl	8009a1a <memset>
 8009832:	4b0d      	ldr	r3, [pc, #52]	@ (8009868 <std+0x58>)
 8009834:	6263      	str	r3, [r4, #36]	@ 0x24
 8009836:	4b0d      	ldr	r3, [pc, #52]	@ (800986c <std+0x5c>)
 8009838:	62a3      	str	r3, [r4, #40]	@ 0x28
 800983a:	4b0d      	ldr	r3, [pc, #52]	@ (8009870 <std+0x60>)
 800983c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800983e:	4b0d      	ldr	r3, [pc, #52]	@ (8009874 <std+0x64>)
 8009840:	6323      	str	r3, [r4, #48]	@ 0x30
 8009842:	4b0d      	ldr	r3, [pc, #52]	@ (8009878 <std+0x68>)
 8009844:	6224      	str	r4, [r4, #32]
 8009846:	429c      	cmp	r4, r3
 8009848:	d006      	beq.n	8009858 <std+0x48>
 800984a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800984e:	4294      	cmp	r4, r2
 8009850:	d002      	beq.n	8009858 <std+0x48>
 8009852:	33d0      	adds	r3, #208	@ 0xd0
 8009854:	429c      	cmp	r4, r3
 8009856:	d105      	bne.n	8009864 <std+0x54>
 8009858:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800985c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009860:	f000 b9da 	b.w	8009c18 <__retarget_lock_init_recursive>
 8009864:	bd10      	pop	{r4, pc}
 8009866:	bf00      	nop
 8009868:	08009995 	.word	0x08009995
 800986c:	080099b7 	.word	0x080099b7
 8009870:	080099ef 	.word	0x080099ef
 8009874:	08009a13 	.word	0x08009a13
 8009878:	20004428 	.word	0x20004428

0800987c <stdio_exit_handler>:
 800987c:	4a02      	ldr	r2, [pc, #8]	@ (8009888 <stdio_exit_handler+0xc>)
 800987e:	4903      	ldr	r1, [pc, #12]	@ (800988c <stdio_exit_handler+0x10>)
 8009880:	4803      	ldr	r0, [pc, #12]	@ (8009890 <stdio_exit_handler+0x14>)
 8009882:	f000 b869 	b.w	8009958 <_fwalk_sglue>
 8009886:	bf00      	nop
 8009888:	20000014 	.word	0x20000014
 800988c:	0800af51 	.word	0x0800af51
 8009890:	20000190 	.word	0x20000190

08009894 <cleanup_stdio>:
 8009894:	6841      	ldr	r1, [r0, #4]
 8009896:	4b0c      	ldr	r3, [pc, #48]	@ (80098c8 <cleanup_stdio+0x34>)
 8009898:	4299      	cmp	r1, r3
 800989a:	b510      	push	{r4, lr}
 800989c:	4604      	mov	r4, r0
 800989e:	d001      	beq.n	80098a4 <cleanup_stdio+0x10>
 80098a0:	f001 fb56 	bl	800af50 <_fflush_r>
 80098a4:	68a1      	ldr	r1, [r4, #8]
 80098a6:	4b09      	ldr	r3, [pc, #36]	@ (80098cc <cleanup_stdio+0x38>)
 80098a8:	4299      	cmp	r1, r3
 80098aa:	d002      	beq.n	80098b2 <cleanup_stdio+0x1e>
 80098ac:	4620      	mov	r0, r4
 80098ae:	f001 fb4f 	bl	800af50 <_fflush_r>
 80098b2:	68e1      	ldr	r1, [r4, #12]
 80098b4:	4b06      	ldr	r3, [pc, #24]	@ (80098d0 <cleanup_stdio+0x3c>)
 80098b6:	4299      	cmp	r1, r3
 80098b8:	d004      	beq.n	80098c4 <cleanup_stdio+0x30>
 80098ba:	4620      	mov	r0, r4
 80098bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098c0:	f001 bb46 	b.w	800af50 <_fflush_r>
 80098c4:	bd10      	pop	{r4, pc}
 80098c6:	bf00      	nop
 80098c8:	20004428 	.word	0x20004428
 80098cc:	20004490 	.word	0x20004490
 80098d0:	200044f8 	.word	0x200044f8

080098d4 <global_stdio_init.part.0>:
 80098d4:	b510      	push	{r4, lr}
 80098d6:	4b0b      	ldr	r3, [pc, #44]	@ (8009904 <global_stdio_init.part.0+0x30>)
 80098d8:	4c0b      	ldr	r4, [pc, #44]	@ (8009908 <global_stdio_init.part.0+0x34>)
 80098da:	4a0c      	ldr	r2, [pc, #48]	@ (800990c <global_stdio_init.part.0+0x38>)
 80098dc:	601a      	str	r2, [r3, #0]
 80098de:	4620      	mov	r0, r4
 80098e0:	2200      	movs	r2, #0
 80098e2:	2104      	movs	r1, #4
 80098e4:	f7ff ff94 	bl	8009810 <std>
 80098e8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80098ec:	2201      	movs	r2, #1
 80098ee:	2109      	movs	r1, #9
 80098f0:	f7ff ff8e 	bl	8009810 <std>
 80098f4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80098f8:	2202      	movs	r2, #2
 80098fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098fe:	2112      	movs	r1, #18
 8009900:	f7ff bf86 	b.w	8009810 <std>
 8009904:	20004560 	.word	0x20004560
 8009908:	20004428 	.word	0x20004428
 800990c:	0800987d 	.word	0x0800987d

08009910 <__sfp_lock_acquire>:
 8009910:	4801      	ldr	r0, [pc, #4]	@ (8009918 <__sfp_lock_acquire+0x8>)
 8009912:	f000 b982 	b.w	8009c1a <__retarget_lock_acquire_recursive>
 8009916:	bf00      	nop
 8009918:	20004569 	.word	0x20004569

0800991c <__sfp_lock_release>:
 800991c:	4801      	ldr	r0, [pc, #4]	@ (8009924 <__sfp_lock_release+0x8>)
 800991e:	f000 b97d 	b.w	8009c1c <__retarget_lock_release_recursive>
 8009922:	bf00      	nop
 8009924:	20004569 	.word	0x20004569

08009928 <__sinit>:
 8009928:	b510      	push	{r4, lr}
 800992a:	4604      	mov	r4, r0
 800992c:	f7ff fff0 	bl	8009910 <__sfp_lock_acquire>
 8009930:	6a23      	ldr	r3, [r4, #32]
 8009932:	b11b      	cbz	r3, 800993c <__sinit+0x14>
 8009934:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009938:	f7ff bff0 	b.w	800991c <__sfp_lock_release>
 800993c:	4b04      	ldr	r3, [pc, #16]	@ (8009950 <__sinit+0x28>)
 800993e:	6223      	str	r3, [r4, #32]
 8009940:	4b04      	ldr	r3, [pc, #16]	@ (8009954 <__sinit+0x2c>)
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	2b00      	cmp	r3, #0
 8009946:	d1f5      	bne.n	8009934 <__sinit+0xc>
 8009948:	f7ff ffc4 	bl	80098d4 <global_stdio_init.part.0>
 800994c:	e7f2      	b.n	8009934 <__sinit+0xc>
 800994e:	bf00      	nop
 8009950:	08009895 	.word	0x08009895
 8009954:	20004560 	.word	0x20004560

08009958 <_fwalk_sglue>:
 8009958:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800995c:	4607      	mov	r7, r0
 800995e:	4688      	mov	r8, r1
 8009960:	4614      	mov	r4, r2
 8009962:	2600      	movs	r6, #0
 8009964:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009968:	f1b9 0901 	subs.w	r9, r9, #1
 800996c:	d505      	bpl.n	800997a <_fwalk_sglue+0x22>
 800996e:	6824      	ldr	r4, [r4, #0]
 8009970:	2c00      	cmp	r4, #0
 8009972:	d1f7      	bne.n	8009964 <_fwalk_sglue+0xc>
 8009974:	4630      	mov	r0, r6
 8009976:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800997a:	89ab      	ldrh	r3, [r5, #12]
 800997c:	2b01      	cmp	r3, #1
 800997e:	d907      	bls.n	8009990 <_fwalk_sglue+0x38>
 8009980:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009984:	3301      	adds	r3, #1
 8009986:	d003      	beq.n	8009990 <_fwalk_sglue+0x38>
 8009988:	4629      	mov	r1, r5
 800998a:	4638      	mov	r0, r7
 800998c:	47c0      	blx	r8
 800998e:	4306      	orrs	r6, r0
 8009990:	3568      	adds	r5, #104	@ 0x68
 8009992:	e7e9      	b.n	8009968 <_fwalk_sglue+0x10>

08009994 <__sread>:
 8009994:	b510      	push	{r4, lr}
 8009996:	460c      	mov	r4, r1
 8009998:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800999c:	f000 f8ee 	bl	8009b7c <_read_r>
 80099a0:	2800      	cmp	r0, #0
 80099a2:	bfab      	itete	ge
 80099a4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80099a6:	89a3      	ldrhlt	r3, [r4, #12]
 80099a8:	181b      	addge	r3, r3, r0
 80099aa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80099ae:	bfac      	ite	ge
 80099b0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80099b2:	81a3      	strhlt	r3, [r4, #12]
 80099b4:	bd10      	pop	{r4, pc}

080099b6 <__swrite>:
 80099b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099ba:	461f      	mov	r7, r3
 80099bc:	898b      	ldrh	r3, [r1, #12]
 80099be:	05db      	lsls	r3, r3, #23
 80099c0:	4605      	mov	r5, r0
 80099c2:	460c      	mov	r4, r1
 80099c4:	4616      	mov	r6, r2
 80099c6:	d505      	bpl.n	80099d4 <__swrite+0x1e>
 80099c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099cc:	2302      	movs	r3, #2
 80099ce:	2200      	movs	r2, #0
 80099d0:	f000 f8c2 	bl	8009b58 <_lseek_r>
 80099d4:	89a3      	ldrh	r3, [r4, #12]
 80099d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80099da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80099de:	81a3      	strh	r3, [r4, #12]
 80099e0:	4632      	mov	r2, r6
 80099e2:	463b      	mov	r3, r7
 80099e4:	4628      	mov	r0, r5
 80099e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80099ea:	f000 b8d9 	b.w	8009ba0 <_write_r>

080099ee <__sseek>:
 80099ee:	b510      	push	{r4, lr}
 80099f0:	460c      	mov	r4, r1
 80099f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099f6:	f000 f8af 	bl	8009b58 <_lseek_r>
 80099fa:	1c43      	adds	r3, r0, #1
 80099fc:	89a3      	ldrh	r3, [r4, #12]
 80099fe:	bf15      	itete	ne
 8009a00:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009a02:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009a06:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009a0a:	81a3      	strheq	r3, [r4, #12]
 8009a0c:	bf18      	it	ne
 8009a0e:	81a3      	strhne	r3, [r4, #12]
 8009a10:	bd10      	pop	{r4, pc}

08009a12 <__sclose>:
 8009a12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a16:	f000 b831 	b.w	8009a7c <_close_r>

08009a1a <memset>:
 8009a1a:	4402      	add	r2, r0
 8009a1c:	4603      	mov	r3, r0
 8009a1e:	4293      	cmp	r3, r2
 8009a20:	d100      	bne.n	8009a24 <memset+0xa>
 8009a22:	4770      	bx	lr
 8009a24:	f803 1b01 	strb.w	r1, [r3], #1
 8009a28:	e7f9      	b.n	8009a1e <memset+0x4>

08009a2a <strncmp>:
 8009a2a:	b510      	push	{r4, lr}
 8009a2c:	b16a      	cbz	r2, 8009a4a <strncmp+0x20>
 8009a2e:	3901      	subs	r1, #1
 8009a30:	1884      	adds	r4, r0, r2
 8009a32:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a36:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009a3a:	429a      	cmp	r2, r3
 8009a3c:	d103      	bne.n	8009a46 <strncmp+0x1c>
 8009a3e:	42a0      	cmp	r0, r4
 8009a40:	d001      	beq.n	8009a46 <strncmp+0x1c>
 8009a42:	2a00      	cmp	r2, #0
 8009a44:	d1f5      	bne.n	8009a32 <strncmp+0x8>
 8009a46:	1ad0      	subs	r0, r2, r3
 8009a48:	bd10      	pop	{r4, pc}
 8009a4a:	4610      	mov	r0, r2
 8009a4c:	e7fc      	b.n	8009a48 <strncmp+0x1e>

08009a4e <strstr>:
 8009a4e:	780a      	ldrb	r2, [r1, #0]
 8009a50:	b570      	push	{r4, r5, r6, lr}
 8009a52:	b96a      	cbnz	r2, 8009a70 <strstr+0x22>
 8009a54:	bd70      	pop	{r4, r5, r6, pc}
 8009a56:	429a      	cmp	r2, r3
 8009a58:	d109      	bne.n	8009a6e <strstr+0x20>
 8009a5a:	460c      	mov	r4, r1
 8009a5c:	4605      	mov	r5, r0
 8009a5e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d0f6      	beq.n	8009a54 <strstr+0x6>
 8009a66:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8009a6a:	429e      	cmp	r6, r3
 8009a6c:	d0f7      	beq.n	8009a5e <strstr+0x10>
 8009a6e:	3001      	adds	r0, #1
 8009a70:	7803      	ldrb	r3, [r0, #0]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d1ef      	bne.n	8009a56 <strstr+0x8>
 8009a76:	4618      	mov	r0, r3
 8009a78:	e7ec      	b.n	8009a54 <strstr+0x6>
	...

08009a7c <_close_r>:
 8009a7c:	b538      	push	{r3, r4, r5, lr}
 8009a7e:	4d06      	ldr	r5, [pc, #24]	@ (8009a98 <_close_r+0x1c>)
 8009a80:	2300      	movs	r3, #0
 8009a82:	4604      	mov	r4, r0
 8009a84:	4608      	mov	r0, r1
 8009a86:	602b      	str	r3, [r5, #0]
 8009a88:	f7f7 fef2 	bl	8001870 <_close>
 8009a8c:	1c43      	adds	r3, r0, #1
 8009a8e:	d102      	bne.n	8009a96 <_close_r+0x1a>
 8009a90:	682b      	ldr	r3, [r5, #0]
 8009a92:	b103      	cbz	r3, 8009a96 <_close_r+0x1a>
 8009a94:	6023      	str	r3, [r4, #0]
 8009a96:	bd38      	pop	{r3, r4, r5, pc}
 8009a98:	20004564 	.word	0x20004564

08009a9c <_reclaim_reent>:
 8009a9c:	4b2d      	ldr	r3, [pc, #180]	@ (8009b54 <_reclaim_reent+0xb8>)
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	4283      	cmp	r3, r0
 8009aa2:	b570      	push	{r4, r5, r6, lr}
 8009aa4:	4604      	mov	r4, r0
 8009aa6:	d053      	beq.n	8009b50 <_reclaim_reent+0xb4>
 8009aa8:	69c3      	ldr	r3, [r0, #28]
 8009aaa:	b31b      	cbz	r3, 8009af4 <_reclaim_reent+0x58>
 8009aac:	68db      	ldr	r3, [r3, #12]
 8009aae:	b163      	cbz	r3, 8009aca <_reclaim_reent+0x2e>
 8009ab0:	2500      	movs	r5, #0
 8009ab2:	69e3      	ldr	r3, [r4, #28]
 8009ab4:	68db      	ldr	r3, [r3, #12]
 8009ab6:	5959      	ldr	r1, [r3, r5]
 8009ab8:	b9b1      	cbnz	r1, 8009ae8 <_reclaim_reent+0x4c>
 8009aba:	3504      	adds	r5, #4
 8009abc:	2d80      	cmp	r5, #128	@ 0x80
 8009abe:	d1f8      	bne.n	8009ab2 <_reclaim_reent+0x16>
 8009ac0:	69e3      	ldr	r3, [r4, #28]
 8009ac2:	4620      	mov	r0, r4
 8009ac4:	68d9      	ldr	r1, [r3, #12]
 8009ac6:	f000 f8c3 	bl	8009c50 <_free_r>
 8009aca:	69e3      	ldr	r3, [r4, #28]
 8009acc:	6819      	ldr	r1, [r3, #0]
 8009ace:	b111      	cbz	r1, 8009ad6 <_reclaim_reent+0x3a>
 8009ad0:	4620      	mov	r0, r4
 8009ad2:	f000 f8bd 	bl	8009c50 <_free_r>
 8009ad6:	69e3      	ldr	r3, [r4, #28]
 8009ad8:	689d      	ldr	r5, [r3, #8]
 8009ada:	b15d      	cbz	r5, 8009af4 <_reclaim_reent+0x58>
 8009adc:	4629      	mov	r1, r5
 8009ade:	4620      	mov	r0, r4
 8009ae0:	682d      	ldr	r5, [r5, #0]
 8009ae2:	f000 f8b5 	bl	8009c50 <_free_r>
 8009ae6:	e7f8      	b.n	8009ada <_reclaim_reent+0x3e>
 8009ae8:	680e      	ldr	r6, [r1, #0]
 8009aea:	4620      	mov	r0, r4
 8009aec:	f000 f8b0 	bl	8009c50 <_free_r>
 8009af0:	4631      	mov	r1, r6
 8009af2:	e7e1      	b.n	8009ab8 <_reclaim_reent+0x1c>
 8009af4:	6961      	ldr	r1, [r4, #20]
 8009af6:	b111      	cbz	r1, 8009afe <_reclaim_reent+0x62>
 8009af8:	4620      	mov	r0, r4
 8009afa:	f000 f8a9 	bl	8009c50 <_free_r>
 8009afe:	69e1      	ldr	r1, [r4, #28]
 8009b00:	b111      	cbz	r1, 8009b08 <_reclaim_reent+0x6c>
 8009b02:	4620      	mov	r0, r4
 8009b04:	f000 f8a4 	bl	8009c50 <_free_r>
 8009b08:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009b0a:	b111      	cbz	r1, 8009b12 <_reclaim_reent+0x76>
 8009b0c:	4620      	mov	r0, r4
 8009b0e:	f000 f89f 	bl	8009c50 <_free_r>
 8009b12:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009b14:	b111      	cbz	r1, 8009b1c <_reclaim_reent+0x80>
 8009b16:	4620      	mov	r0, r4
 8009b18:	f000 f89a 	bl	8009c50 <_free_r>
 8009b1c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009b1e:	b111      	cbz	r1, 8009b26 <_reclaim_reent+0x8a>
 8009b20:	4620      	mov	r0, r4
 8009b22:	f000 f895 	bl	8009c50 <_free_r>
 8009b26:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009b28:	b111      	cbz	r1, 8009b30 <_reclaim_reent+0x94>
 8009b2a:	4620      	mov	r0, r4
 8009b2c:	f000 f890 	bl	8009c50 <_free_r>
 8009b30:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009b32:	b111      	cbz	r1, 8009b3a <_reclaim_reent+0x9e>
 8009b34:	4620      	mov	r0, r4
 8009b36:	f000 f88b 	bl	8009c50 <_free_r>
 8009b3a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009b3c:	b111      	cbz	r1, 8009b44 <_reclaim_reent+0xa8>
 8009b3e:	4620      	mov	r0, r4
 8009b40:	f000 f886 	bl	8009c50 <_free_r>
 8009b44:	6a23      	ldr	r3, [r4, #32]
 8009b46:	b11b      	cbz	r3, 8009b50 <_reclaim_reent+0xb4>
 8009b48:	4620      	mov	r0, r4
 8009b4a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009b4e:	4718      	bx	r3
 8009b50:	bd70      	pop	{r4, r5, r6, pc}
 8009b52:	bf00      	nop
 8009b54:	2000018c 	.word	0x2000018c

08009b58 <_lseek_r>:
 8009b58:	b538      	push	{r3, r4, r5, lr}
 8009b5a:	4d07      	ldr	r5, [pc, #28]	@ (8009b78 <_lseek_r+0x20>)
 8009b5c:	4604      	mov	r4, r0
 8009b5e:	4608      	mov	r0, r1
 8009b60:	4611      	mov	r1, r2
 8009b62:	2200      	movs	r2, #0
 8009b64:	602a      	str	r2, [r5, #0]
 8009b66:	461a      	mov	r2, r3
 8009b68:	f7f7 fea9 	bl	80018be <_lseek>
 8009b6c:	1c43      	adds	r3, r0, #1
 8009b6e:	d102      	bne.n	8009b76 <_lseek_r+0x1e>
 8009b70:	682b      	ldr	r3, [r5, #0]
 8009b72:	b103      	cbz	r3, 8009b76 <_lseek_r+0x1e>
 8009b74:	6023      	str	r3, [r4, #0]
 8009b76:	bd38      	pop	{r3, r4, r5, pc}
 8009b78:	20004564 	.word	0x20004564

08009b7c <_read_r>:
 8009b7c:	b538      	push	{r3, r4, r5, lr}
 8009b7e:	4d07      	ldr	r5, [pc, #28]	@ (8009b9c <_read_r+0x20>)
 8009b80:	4604      	mov	r4, r0
 8009b82:	4608      	mov	r0, r1
 8009b84:	4611      	mov	r1, r2
 8009b86:	2200      	movs	r2, #0
 8009b88:	602a      	str	r2, [r5, #0]
 8009b8a:	461a      	mov	r2, r3
 8009b8c:	f7f7 fe37 	bl	80017fe <_read>
 8009b90:	1c43      	adds	r3, r0, #1
 8009b92:	d102      	bne.n	8009b9a <_read_r+0x1e>
 8009b94:	682b      	ldr	r3, [r5, #0]
 8009b96:	b103      	cbz	r3, 8009b9a <_read_r+0x1e>
 8009b98:	6023      	str	r3, [r4, #0]
 8009b9a:	bd38      	pop	{r3, r4, r5, pc}
 8009b9c:	20004564 	.word	0x20004564

08009ba0 <_write_r>:
 8009ba0:	b538      	push	{r3, r4, r5, lr}
 8009ba2:	4d07      	ldr	r5, [pc, #28]	@ (8009bc0 <_write_r+0x20>)
 8009ba4:	4604      	mov	r4, r0
 8009ba6:	4608      	mov	r0, r1
 8009ba8:	4611      	mov	r1, r2
 8009baa:	2200      	movs	r2, #0
 8009bac:	602a      	str	r2, [r5, #0]
 8009bae:	461a      	mov	r2, r3
 8009bb0:	f7f7 fe42 	bl	8001838 <_write>
 8009bb4:	1c43      	adds	r3, r0, #1
 8009bb6:	d102      	bne.n	8009bbe <_write_r+0x1e>
 8009bb8:	682b      	ldr	r3, [r5, #0]
 8009bba:	b103      	cbz	r3, 8009bbe <_write_r+0x1e>
 8009bbc:	6023      	str	r3, [r4, #0]
 8009bbe:	bd38      	pop	{r3, r4, r5, pc}
 8009bc0:	20004564 	.word	0x20004564

08009bc4 <__errno>:
 8009bc4:	4b01      	ldr	r3, [pc, #4]	@ (8009bcc <__errno+0x8>)
 8009bc6:	6818      	ldr	r0, [r3, #0]
 8009bc8:	4770      	bx	lr
 8009bca:	bf00      	nop
 8009bcc:	2000018c 	.word	0x2000018c

08009bd0 <__libc_init_array>:
 8009bd0:	b570      	push	{r4, r5, r6, lr}
 8009bd2:	4d0d      	ldr	r5, [pc, #52]	@ (8009c08 <__libc_init_array+0x38>)
 8009bd4:	4c0d      	ldr	r4, [pc, #52]	@ (8009c0c <__libc_init_array+0x3c>)
 8009bd6:	1b64      	subs	r4, r4, r5
 8009bd8:	10a4      	asrs	r4, r4, #2
 8009bda:	2600      	movs	r6, #0
 8009bdc:	42a6      	cmp	r6, r4
 8009bde:	d109      	bne.n	8009bf4 <__libc_init_array+0x24>
 8009be0:	4d0b      	ldr	r5, [pc, #44]	@ (8009c10 <__libc_init_array+0x40>)
 8009be2:	4c0c      	ldr	r4, [pc, #48]	@ (8009c14 <__libc_init_array+0x44>)
 8009be4:	f001 fe68 	bl	800b8b8 <_init>
 8009be8:	1b64      	subs	r4, r4, r5
 8009bea:	10a4      	asrs	r4, r4, #2
 8009bec:	2600      	movs	r6, #0
 8009bee:	42a6      	cmp	r6, r4
 8009bf0:	d105      	bne.n	8009bfe <__libc_init_array+0x2e>
 8009bf2:	bd70      	pop	{r4, r5, r6, pc}
 8009bf4:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bf8:	4798      	blx	r3
 8009bfa:	3601      	adds	r6, #1
 8009bfc:	e7ee      	b.n	8009bdc <__libc_init_array+0xc>
 8009bfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c02:	4798      	blx	r3
 8009c04:	3601      	adds	r6, #1
 8009c06:	e7f2      	b.n	8009bee <__libc_init_array+0x1e>
 8009c08:	0800bdc0 	.word	0x0800bdc0
 8009c0c:	0800bdc0 	.word	0x0800bdc0
 8009c10:	0800bdc0 	.word	0x0800bdc0
 8009c14:	0800bdc4 	.word	0x0800bdc4

08009c18 <__retarget_lock_init_recursive>:
 8009c18:	4770      	bx	lr

08009c1a <__retarget_lock_acquire_recursive>:
 8009c1a:	4770      	bx	lr

08009c1c <__retarget_lock_release_recursive>:
 8009c1c:	4770      	bx	lr

08009c1e <memcpy>:
 8009c1e:	440a      	add	r2, r1
 8009c20:	4291      	cmp	r1, r2
 8009c22:	f100 33ff 	add.w	r3, r0, #4294967295
 8009c26:	d100      	bne.n	8009c2a <memcpy+0xc>
 8009c28:	4770      	bx	lr
 8009c2a:	b510      	push	{r4, lr}
 8009c2c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c30:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009c34:	4291      	cmp	r1, r2
 8009c36:	d1f9      	bne.n	8009c2c <memcpy+0xe>
 8009c38:	bd10      	pop	{r4, pc}
 8009c3a:	0000      	movs	r0, r0
 8009c3c:	0000      	movs	r0, r0
	...

08009c40 <nan>:
 8009c40:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009c48 <nan+0x8>
 8009c44:	4770      	bx	lr
 8009c46:	bf00      	nop
 8009c48:	00000000 	.word	0x00000000
 8009c4c:	7ff80000 	.word	0x7ff80000

08009c50 <_free_r>:
 8009c50:	b538      	push	{r3, r4, r5, lr}
 8009c52:	4605      	mov	r5, r0
 8009c54:	2900      	cmp	r1, #0
 8009c56:	d041      	beq.n	8009cdc <_free_r+0x8c>
 8009c58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c5c:	1f0c      	subs	r4, r1, #4
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	bfb8      	it	lt
 8009c62:	18e4      	addlt	r4, r4, r3
 8009c64:	f000 fc2c 	bl	800a4c0 <__malloc_lock>
 8009c68:	4a1d      	ldr	r2, [pc, #116]	@ (8009ce0 <_free_r+0x90>)
 8009c6a:	6813      	ldr	r3, [r2, #0]
 8009c6c:	b933      	cbnz	r3, 8009c7c <_free_r+0x2c>
 8009c6e:	6063      	str	r3, [r4, #4]
 8009c70:	6014      	str	r4, [r2, #0]
 8009c72:	4628      	mov	r0, r5
 8009c74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c78:	f000 bc28 	b.w	800a4cc <__malloc_unlock>
 8009c7c:	42a3      	cmp	r3, r4
 8009c7e:	d908      	bls.n	8009c92 <_free_r+0x42>
 8009c80:	6820      	ldr	r0, [r4, #0]
 8009c82:	1821      	adds	r1, r4, r0
 8009c84:	428b      	cmp	r3, r1
 8009c86:	bf01      	itttt	eq
 8009c88:	6819      	ldreq	r1, [r3, #0]
 8009c8a:	685b      	ldreq	r3, [r3, #4]
 8009c8c:	1809      	addeq	r1, r1, r0
 8009c8e:	6021      	streq	r1, [r4, #0]
 8009c90:	e7ed      	b.n	8009c6e <_free_r+0x1e>
 8009c92:	461a      	mov	r2, r3
 8009c94:	685b      	ldr	r3, [r3, #4]
 8009c96:	b10b      	cbz	r3, 8009c9c <_free_r+0x4c>
 8009c98:	42a3      	cmp	r3, r4
 8009c9a:	d9fa      	bls.n	8009c92 <_free_r+0x42>
 8009c9c:	6811      	ldr	r1, [r2, #0]
 8009c9e:	1850      	adds	r0, r2, r1
 8009ca0:	42a0      	cmp	r0, r4
 8009ca2:	d10b      	bne.n	8009cbc <_free_r+0x6c>
 8009ca4:	6820      	ldr	r0, [r4, #0]
 8009ca6:	4401      	add	r1, r0
 8009ca8:	1850      	adds	r0, r2, r1
 8009caa:	4283      	cmp	r3, r0
 8009cac:	6011      	str	r1, [r2, #0]
 8009cae:	d1e0      	bne.n	8009c72 <_free_r+0x22>
 8009cb0:	6818      	ldr	r0, [r3, #0]
 8009cb2:	685b      	ldr	r3, [r3, #4]
 8009cb4:	6053      	str	r3, [r2, #4]
 8009cb6:	4408      	add	r0, r1
 8009cb8:	6010      	str	r0, [r2, #0]
 8009cba:	e7da      	b.n	8009c72 <_free_r+0x22>
 8009cbc:	d902      	bls.n	8009cc4 <_free_r+0x74>
 8009cbe:	230c      	movs	r3, #12
 8009cc0:	602b      	str	r3, [r5, #0]
 8009cc2:	e7d6      	b.n	8009c72 <_free_r+0x22>
 8009cc4:	6820      	ldr	r0, [r4, #0]
 8009cc6:	1821      	adds	r1, r4, r0
 8009cc8:	428b      	cmp	r3, r1
 8009cca:	bf04      	itt	eq
 8009ccc:	6819      	ldreq	r1, [r3, #0]
 8009cce:	685b      	ldreq	r3, [r3, #4]
 8009cd0:	6063      	str	r3, [r4, #4]
 8009cd2:	bf04      	itt	eq
 8009cd4:	1809      	addeq	r1, r1, r0
 8009cd6:	6021      	streq	r1, [r4, #0]
 8009cd8:	6054      	str	r4, [r2, #4]
 8009cda:	e7ca      	b.n	8009c72 <_free_r+0x22>
 8009cdc:	bd38      	pop	{r3, r4, r5, pc}
 8009cde:	bf00      	nop
 8009ce0:	20004570 	.word	0x20004570

08009ce4 <rshift>:
 8009ce4:	6903      	ldr	r3, [r0, #16]
 8009ce6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009cea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009cee:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009cf2:	f100 0414 	add.w	r4, r0, #20
 8009cf6:	dd45      	ble.n	8009d84 <rshift+0xa0>
 8009cf8:	f011 011f 	ands.w	r1, r1, #31
 8009cfc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009d00:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009d04:	d10c      	bne.n	8009d20 <rshift+0x3c>
 8009d06:	f100 0710 	add.w	r7, r0, #16
 8009d0a:	4629      	mov	r1, r5
 8009d0c:	42b1      	cmp	r1, r6
 8009d0e:	d334      	bcc.n	8009d7a <rshift+0x96>
 8009d10:	1a9b      	subs	r3, r3, r2
 8009d12:	009b      	lsls	r3, r3, #2
 8009d14:	1eea      	subs	r2, r5, #3
 8009d16:	4296      	cmp	r6, r2
 8009d18:	bf38      	it	cc
 8009d1a:	2300      	movcc	r3, #0
 8009d1c:	4423      	add	r3, r4
 8009d1e:	e015      	b.n	8009d4c <rshift+0x68>
 8009d20:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009d24:	f1c1 0820 	rsb	r8, r1, #32
 8009d28:	40cf      	lsrs	r7, r1
 8009d2a:	f105 0e04 	add.w	lr, r5, #4
 8009d2e:	46a1      	mov	r9, r4
 8009d30:	4576      	cmp	r6, lr
 8009d32:	46f4      	mov	ip, lr
 8009d34:	d815      	bhi.n	8009d62 <rshift+0x7e>
 8009d36:	1a9a      	subs	r2, r3, r2
 8009d38:	0092      	lsls	r2, r2, #2
 8009d3a:	3a04      	subs	r2, #4
 8009d3c:	3501      	adds	r5, #1
 8009d3e:	42ae      	cmp	r6, r5
 8009d40:	bf38      	it	cc
 8009d42:	2200      	movcc	r2, #0
 8009d44:	18a3      	adds	r3, r4, r2
 8009d46:	50a7      	str	r7, [r4, r2]
 8009d48:	b107      	cbz	r7, 8009d4c <rshift+0x68>
 8009d4a:	3304      	adds	r3, #4
 8009d4c:	1b1a      	subs	r2, r3, r4
 8009d4e:	42a3      	cmp	r3, r4
 8009d50:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009d54:	bf08      	it	eq
 8009d56:	2300      	moveq	r3, #0
 8009d58:	6102      	str	r2, [r0, #16]
 8009d5a:	bf08      	it	eq
 8009d5c:	6143      	streq	r3, [r0, #20]
 8009d5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009d62:	f8dc c000 	ldr.w	ip, [ip]
 8009d66:	fa0c fc08 	lsl.w	ip, ip, r8
 8009d6a:	ea4c 0707 	orr.w	r7, ip, r7
 8009d6e:	f849 7b04 	str.w	r7, [r9], #4
 8009d72:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009d76:	40cf      	lsrs	r7, r1
 8009d78:	e7da      	b.n	8009d30 <rshift+0x4c>
 8009d7a:	f851 cb04 	ldr.w	ip, [r1], #4
 8009d7e:	f847 cf04 	str.w	ip, [r7, #4]!
 8009d82:	e7c3      	b.n	8009d0c <rshift+0x28>
 8009d84:	4623      	mov	r3, r4
 8009d86:	e7e1      	b.n	8009d4c <rshift+0x68>

08009d88 <__hexdig_fun>:
 8009d88:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009d8c:	2b09      	cmp	r3, #9
 8009d8e:	d802      	bhi.n	8009d96 <__hexdig_fun+0xe>
 8009d90:	3820      	subs	r0, #32
 8009d92:	b2c0      	uxtb	r0, r0
 8009d94:	4770      	bx	lr
 8009d96:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009d9a:	2b05      	cmp	r3, #5
 8009d9c:	d801      	bhi.n	8009da2 <__hexdig_fun+0x1a>
 8009d9e:	3847      	subs	r0, #71	@ 0x47
 8009da0:	e7f7      	b.n	8009d92 <__hexdig_fun+0xa>
 8009da2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009da6:	2b05      	cmp	r3, #5
 8009da8:	d801      	bhi.n	8009dae <__hexdig_fun+0x26>
 8009daa:	3827      	subs	r0, #39	@ 0x27
 8009dac:	e7f1      	b.n	8009d92 <__hexdig_fun+0xa>
 8009dae:	2000      	movs	r0, #0
 8009db0:	4770      	bx	lr
	...

08009db4 <__gethex>:
 8009db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009db8:	b085      	sub	sp, #20
 8009dba:	468a      	mov	sl, r1
 8009dbc:	9302      	str	r3, [sp, #8]
 8009dbe:	680b      	ldr	r3, [r1, #0]
 8009dc0:	9001      	str	r0, [sp, #4]
 8009dc2:	4690      	mov	r8, r2
 8009dc4:	1c9c      	adds	r4, r3, #2
 8009dc6:	46a1      	mov	r9, r4
 8009dc8:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009dcc:	2830      	cmp	r0, #48	@ 0x30
 8009dce:	d0fa      	beq.n	8009dc6 <__gethex+0x12>
 8009dd0:	eba9 0303 	sub.w	r3, r9, r3
 8009dd4:	f1a3 0b02 	sub.w	fp, r3, #2
 8009dd8:	f7ff ffd6 	bl	8009d88 <__hexdig_fun>
 8009ddc:	4605      	mov	r5, r0
 8009dde:	2800      	cmp	r0, #0
 8009de0:	d168      	bne.n	8009eb4 <__gethex+0x100>
 8009de2:	49a0      	ldr	r1, [pc, #640]	@ (800a064 <__gethex+0x2b0>)
 8009de4:	2201      	movs	r2, #1
 8009de6:	4648      	mov	r0, r9
 8009de8:	f7ff fe1f 	bl	8009a2a <strncmp>
 8009dec:	4607      	mov	r7, r0
 8009dee:	2800      	cmp	r0, #0
 8009df0:	d167      	bne.n	8009ec2 <__gethex+0x10e>
 8009df2:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009df6:	4626      	mov	r6, r4
 8009df8:	f7ff ffc6 	bl	8009d88 <__hexdig_fun>
 8009dfc:	2800      	cmp	r0, #0
 8009dfe:	d062      	beq.n	8009ec6 <__gethex+0x112>
 8009e00:	4623      	mov	r3, r4
 8009e02:	7818      	ldrb	r0, [r3, #0]
 8009e04:	2830      	cmp	r0, #48	@ 0x30
 8009e06:	4699      	mov	r9, r3
 8009e08:	f103 0301 	add.w	r3, r3, #1
 8009e0c:	d0f9      	beq.n	8009e02 <__gethex+0x4e>
 8009e0e:	f7ff ffbb 	bl	8009d88 <__hexdig_fun>
 8009e12:	fab0 f580 	clz	r5, r0
 8009e16:	096d      	lsrs	r5, r5, #5
 8009e18:	f04f 0b01 	mov.w	fp, #1
 8009e1c:	464a      	mov	r2, r9
 8009e1e:	4616      	mov	r6, r2
 8009e20:	3201      	adds	r2, #1
 8009e22:	7830      	ldrb	r0, [r6, #0]
 8009e24:	f7ff ffb0 	bl	8009d88 <__hexdig_fun>
 8009e28:	2800      	cmp	r0, #0
 8009e2a:	d1f8      	bne.n	8009e1e <__gethex+0x6a>
 8009e2c:	498d      	ldr	r1, [pc, #564]	@ (800a064 <__gethex+0x2b0>)
 8009e2e:	2201      	movs	r2, #1
 8009e30:	4630      	mov	r0, r6
 8009e32:	f7ff fdfa 	bl	8009a2a <strncmp>
 8009e36:	2800      	cmp	r0, #0
 8009e38:	d13f      	bne.n	8009eba <__gethex+0x106>
 8009e3a:	b944      	cbnz	r4, 8009e4e <__gethex+0x9a>
 8009e3c:	1c74      	adds	r4, r6, #1
 8009e3e:	4622      	mov	r2, r4
 8009e40:	4616      	mov	r6, r2
 8009e42:	3201      	adds	r2, #1
 8009e44:	7830      	ldrb	r0, [r6, #0]
 8009e46:	f7ff ff9f 	bl	8009d88 <__hexdig_fun>
 8009e4a:	2800      	cmp	r0, #0
 8009e4c:	d1f8      	bne.n	8009e40 <__gethex+0x8c>
 8009e4e:	1ba4      	subs	r4, r4, r6
 8009e50:	00a7      	lsls	r7, r4, #2
 8009e52:	7833      	ldrb	r3, [r6, #0]
 8009e54:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009e58:	2b50      	cmp	r3, #80	@ 0x50
 8009e5a:	d13e      	bne.n	8009eda <__gethex+0x126>
 8009e5c:	7873      	ldrb	r3, [r6, #1]
 8009e5e:	2b2b      	cmp	r3, #43	@ 0x2b
 8009e60:	d033      	beq.n	8009eca <__gethex+0x116>
 8009e62:	2b2d      	cmp	r3, #45	@ 0x2d
 8009e64:	d034      	beq.n	8009ed0 <__gethex+0x11c>
 8009e66:	1c71      	adds	r1, r6, #1
 8009e68:	2400      	movs	r4, #0
 8009e6a:	7808      	ldrb	r0, [r1, #0]
 8009e6c:	f7ff ff8c 	bl	8009d88 <__hexdig_fun>
 8009e70:	1e43      	subs	r3, r0, #1
 8009e72:	b2db      	uxtb	r3, r3
 8009e74:	2b18      	cmp	r3, #24
 8009e76:	d830      	bhi.n	8009eda <__gethex+0x126>
 8009e78:	f1a0 0210 	sub.w	r2, r0, #16
 8009e7c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009e80:	f7ff ff82 	bl	8009d88 <__hexdig_fun>
 8009e84:	f100 3cff 	add.w	ip, r0, #4294967295
 8009e88:	fa5f fc8c 	uxtb.w	ip, ip
 8009e8c:	f1bc 0f18 	cmp.w	ip, #24
 8009e90:	f04f 030a 	mov.w	r3, #10
 8009e94:	d91e      	bls.n	8009ed4 <__gethex+0x120>
 8009e96:	b104      	cbz	r4, 8009e9a <__gethex+0xe6>
 8009e98:	4252      	negs	r2, r2
 8009e9a:	4417      	add	r7, r2
 8009e9c:	f8ca 1000 	str.w	r1, [sl]
 8009ea0:	b1ed      	cbz	r5, 8009ede <__gethex+0x12a>
 8009ea2:	f1bb 0f00 	cmp.w	fp, #0
 8009ea6:	bf0c      	ite	eq
 8009ea8:	2506      	moveq	r5, #6
 8009eaa:	2500      	movne	r5, #0
 8009eac:	4628      	mov	r0, r5
 8009eae:	b005      	add	sp, #20
 8009eb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009eb4:	2500      	movs	r5, #0
 8009eb6:	462c      	mov	r4, r5
 8009eb8:	e7b0      	b.n	8009e1c <__gethex+0x68>
 8009eba:	2c00      	cmp	r4, #0
 8009ebc:	d1c7      	bne.n	8009e4e <__gethex+0x9a>
 8009ebe:	4627      	mov	r7, r4
 8009ec0:	e7c7      	b.n	8009e52 <__gethex+0x9e>
 8009ec2:	464e      	mov	r6, r9
 8009ec4:	462f      	mov	r7, r5
 8009ec6:	2501      	movs	r5, #1
 8009ec8:	e7c3      	b.n	8009e52 <__gethex+0x9e>
 8009eca:	2400      	movs	r4, #0
 8009ecc:	1cb1      	adds	r1, r6, #2
 8009ece:	e7cc      	b.n	8009e6a <__gethex+0xb6>
 8009ed0:	2401      	movs	r4, #1
 8009ed2:	e7fb      	b.n	8009ecc <__gethex+0x118>
 8009ed4:	fb03 0002 	mla	r0, r3, r2, r0
 8009ed8:	e7ce      	b.n	8009e78 <__gethex+0xc4>
 8009eda:	4631      	mov	r1, r6
 8009edc:	e7de      	b.n	8009e9c <__gethex+0xe8>
 8009ede:	eba6 0309 	sub.w	r3, r6, r9
 8009ee2:	3b01      	subs	r3, #1
 8009ee4:	4629      	mov	r1, r5
 8009ee6:	2b07      	cmp	r3, #7
 8009ee8:	dc0a      	bgt.n	8009f00 <__gethex+0x14c>
 8009eea:	9801      	ldr	r0, [sp, #4]
 8009eec:	f000 faf4 	bl	800a4d8 <_Balloc>
 8009ef0:	4604      	mov	r4, r0
 8009ef2:	b940      	cbnz	r0, 8009f06 <__gethex+0x152>
 8009ef4:	4b5c      	ldr	r3, [pc, #368]	@ (800a068 <__gethex+0x2b4>)
 8009ef6:	4602      	mov	r2, r0
 8009ef8:	21e4      	movs	r1, #228	@ 0xe4
 8009efa:	485c      	ldr	r0, [pc, #368]	@ (800a06c <__gethex+0x2b8>)
 8009efc:	f001 f860 	bl	800afc0 <__assert_func>
 8009f00:	3101      	adds	r1, #1
 8009f02:	105b      	asrs	r3, r3, #1
 8009f04:	e7ef      	b.n	8009ee6 <__gethex+0x132>
 8009f06:	f100 0a14 	add.w	sl, r0, #20
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	4655      	mov	r5, sl
 8009f0e:	469b      	mov	fp, r3
 8009f10:	45b1      	cmp	r9, r6
 8009f12:	d337      	bcc.n	8009f84 <__gethex+0x1d0>
 8009f14:	f845 bb04 	str.w	fp, [r5], #4
 8009f18:	eba5 050a 	sub.w	r5, r5, sl
 8009f1c:	10ad      	asrs	r5, r5, #2
 8009f1e:	6125      	str	r5, [r4, #16]
 8009f20:	4658      	mov	r0, fp
 8009f22:	f000 fbcb 	bl	800a6bc <__hi0bits>
 8009f26:	016d      	lsls	r5, r5, #5
 8009f28:	f8d8 6000 	ldr.w	r6, [r8]
 8009f2c:	1a2d      	subs	r5, r5, r0
 8009f2e:	42b5      	cmp	r5, r6
 8009f30:	dd54      	ble.n	8009fdc <__gethex+0x228>
 8009f32:	1bad      	subs	r5, r5, r6
 8009f34:	4629      	mov	r1, r5
 8009f36:	4620      	mov	r0, r4
 8009f38:	f000 ff57 	bl	800adea <__any_on>
 8009f3c:	4681      	mov	r9, r0
 8009f3e:	b178      	cbz	r0, 8009f60 <__gethex+0x1ac>
 8009f40:	1e6b      	subs	r3, r5, #1
 8009f42:	1159      	asrs	r1, r3, #5
 8009f44:	f003 021f 	and.w	r2, r3, #31
 8009f48:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009f4c:	f04f 0901 	mov.w	r9, #1
 8009f50:	fa09 f202 	lsl.w	r2, r9, r2
 8009f54:	420a      	tst	r2, r1
 8009f56:	d003      	beq.n	8009f60 <__gethex+0x1ac>
 8009f58:	454b      	cmp	r3, r9
 8009f5a:	dc36      	bgt.n	8009fca <__gethex+0x216>
 8009f5c:	f04f 0902 	mov.w	r9, #2
 8009f60:	4629      	mov	r1, r5
 8009f62:	4620      	mov	r0, r4
 8009f64:	f7ff febe 	bl	8009ce4 <rshift>
 8009f68:	442f      	add	r7, r5
 8009f6a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009f6e:	42bb      	cmp	r3, r7
 8009f70:	da42      	bge.n	8009ff8 <__gethex+0x244>
 8009f72:	9801      	ldr	r0, [sp, #4]
 8009f74:	4621      	mov	r1, r4
 8009f76:	f000 faef 	bl	800a558 <_Bfree>
 8009f7a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	6013      	str	r3, [r2, #0]
 8009f80:	25a3      	movs	r5, #163	@ 0xa3
 8009f82:	e793      	b.n	8009eac <__gethex+0xf8>
 8009f84:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009f88:	2a2e      	cmp	r2, #46	@ 0x2e
 8009f8a:	d012      	beq.n	8009fb2 <__gethex+0x1fe>
 8009f8c:	2b20      	cmp	r3, #32
 8009f8e:	d104      	bne.n	8009f9a <__gethex+0x1e6>
 8009f90:	f845 bb04 	str.w	fp, [r5], #4
 8009f94:	f04f 0b00 	mov.w	fp, #0
 8009f98:	465b      	mov	r3, fp
 8009f9a:	7830      	ldrb	r0, [r6, #0]
 8009f9c:	9303      	str	r3, [sp, #12]
 8009f9e:	f7ff fef3 	bl	8009d88 <__hexdig_fun>
 8009fa2:	9b03      	ldr	r3, [sp, #12]
 8009fa4:	f000 000f 	and.w	r0, r0, #15
 8009fa8:	4098      	lsls	r0, r3
 8009faa:	ea4b 0b00 	orr.w	fp, fp, r0
 8009fae:	3304      	adds	r3, #4
 8009fb0:	e7ae      	b.n	8009f10 <__gethex+0x15c>
 8009fb2:	45b1      	cmp	r9, r6
 8009fb4:	d8ea      	bhi.n	8009f8c <__gethex+0x1d8>
 8009fb6:	492b      	ldr	r1, [pc, #172]	@ (800a064 <__gethex+0x2b0>)
 8009fb8:	9303      	str	r3, [sp, #12]
 8009fba:	2201      	movs	r2, #1
 8009fbc:	4630      	mov	r0, r6
 8009fbe:	f7ff fd34 	bl	8009a2a <strncmp>
 8009fc2:	9b03      	ldr	r3, [sp, #12]
 8009fc4:	2800      	cmp	r0, #0
 8009fc6:	d1e1      	bne.n	8009f8c <__gethex+0x1d8>
 8009fc8:	e7a2      	b.n	8009f10 <__gethex+0x15c>
 8009fca:	1ea9      	subs	r1, r5, #2
 8009fcc:	4620      	mov	r0, r4
 8009fce:	f000 ff0c 	bl	800adea <__any_on>
 8009fd2:	2800      	cmp	r0, #0
 8009fd4:	d0c2      	beq.n	8009f5c <__gethex+0x1a8>
 8009fd6:	f04f 0903 	mov.w	r9, #3
 8009fda:	e7c1      	b.n	8009f60 <__gethex+0x1ac>
 8009fdc:	da09      	bge.n	8009ff2 <__gethex+0x23e>
 8009fde:	1b75      	subs	r5, r6, r5
 8009fe0:	4621      	mov	r1, r4
 8009fe2:	9801      	ldr	r0, [sp, #4]
 8009fe4:	462a      	mov	r2, r5
 8009fe6:	f000 fcc7 	bl	800a978 <__lshift>
 8009fea:	1b7f      	subs	r7, r7, r5
 8009fec:	4604      	mov	r4, r0
 8009fee:	f100 0a14 	add.w	sl, r0, #20
 8009ff2:	f04f 0900 	mov.w	r9, #0
 8009ff6:	e7b8      	b.n	8009f6a <__gethex+0x1b6>
 8009ff8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009ffc:	42bd      	cmp	r5, r7
 8009ffe:	dd6f      	ble.n	800a0e0 <__gethex+0x32c>
 800a000:	1bed      	subs	r5, r5, r7
 800a002:	42ae      	cmp	r6, r5
 800a004:	dc34      	bgt.n	800a070 <__gethex+0x2bc>
 800a006:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a00a:	2b02      	cmp	r3, #2
 800a00c:	d022      	beq.n	800a054 <__gethex+0x2a0>
 800a00e:	2b03      	cmp	r3, #3
 800a010:	d024      	beq.n	800a05c <__gethex+0x2a8>
 800a012:	2b01      	cmp	r3, #1
 800a014:	d115      	bne.n	800a042 <__gethex+0x28e>
 800a016:	42ae      	cmp	r6, r5
 800a018:	d113      	bne.n	800a042 <__gethex+0x28e>
 800a01a:	2e01      	cmp	r6, #1
 800a01c:	d10b      	bne.n	800a036 <__gethex+0x282>
 800a01e:	9a02      	ldr	r2, [sp, #8]
 800a020:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a024:	6013      	str	r3, [r2, #0]
 800a026:	2301      	movs	r3, #1
 800a028:	6123      	str	r3, [r4, #16]
 800a02a:	f8ca 3000 	str.w	r3, [sl]
 800a02e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a030:	2562      	movs	r5, #98	@ 0x62
 800a032:	601c      	str	r4, [r3, #0]
 800a034:	e73a      	b.n	8009eac <__gethex+0xf8>
 800a036:	1e71      	subs	r1, r6, #1
 800a038:	4620      	mov	r0, r4
 800a03a:	f000 fed6 	bl	800adea <__any_on>
 800a03e:	2800      	cmp	r0, #0
 800a040:	d1ed      	bne.n	800a01e <__gethex+0x26a>
 800a042:	9801      	ldr	r0, [sp, #4]
 800a044:	4621      	mov	r1, r4
 800a046:	f000 fa87 	bl	800a558 <_Bfree>
 800a04a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a04c:	2300      	movs	r3, #0
 800a04e:	6013      	str	r3, [r2, #0]
 800a050:	2550      	movs	r5, #80	@ 0x50
 800a052:	e72b      	b.n	8009eac <__gethex+0xf8>
 800a054:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a056:	2b00      	cmp	r3, #0
 800a058:	d1f3      	bne.n	800a042 <__gethex+0x28e>
 800a05a:	e7e0      	b.n	800a01e <__gethex+0x26a>
 800a05c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d1dd      	bne.n	800a01e <__gethex+0x26a>
 800a062:	e7ee      	b.n	800a042 <__gethex+0x28e>
 800a064:	0800ba00 	.word	0x0800ba00
 800a068:	0800ba16 	.word	0x0800ba16
 800a06c:	0800ba27 	.word	0x0800ba27
 800a070:	1e6f      	subs	r7, r5, #1
 800a072:	f1b9 0f00 	cmp.w	r9, #0
 800a076:	d130      	bne.n	800a0da <__gethex+0x326>
 800a078:	b127      	cbz	r7, 800a084 <__gethex+0x2d0>
 800a07a:	4639      	mov	r1, r7
 800a07c:	4620      	mov	r0, r4
 800a07e:	f000 feb4 	bl	800adea <__any_on>
 800a082:	4681      	mov	r9, r0
 800a084:	117a      	asrs	r2, r7, #5
 800a086:	2301      	movs	r3, #1
 800a088:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a08c:	f007 071f 	and.w	r7, r7, #31
 800a090:	40bb      	lsls	r3, r7
 800a092:	4213      	tst	r3, r2
 800a094:	4629      	mov	r1, r5
 800a096:	4620      	mov	r0, r4
 800a098:	bf18      	it	ne
 800a09a:	f049 0902 	orrne.w	r9, r9, #2
 800a09e:	f7ff fe21 	bl	8009ce4 <rshift>
 800a0a2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a0a6:	1b76      	subs	r6, r6, r5
 800a0a8:	2502      	movs	r5, #2
 800a0aa:	f1b9 0f00 	cmp.w	r9, #0
 800a0ae:	d047      	beq.n	800a140 <__gethex+0x38c>
 800a0b0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a0b4:	2b02      	cmp	r3, #2
 800a0b6:	d015      	beq.n	800a0e4 <__gethex+0x330>
 800a0b8:	2b03      	cmp	r3, #3
 800a0ba:	d017      	beq.n	800a0ec <__gethex+0x338>
 800a0bc:	2b01      	cmp	r3, #1
 800a0be:	d109      	bne.n	800a0d4 <__gethex+0x320>
 800a0c0:	f019 0f02 	tst.w	r9, #2
 800a0c4:	d006      	beq.n	800a0d4 <__gethex+0x320>
 800a0c6:	f8da 3000 	ldr.w	r3, [sl]
 800a0ca:	ea49 0903 	orr.w	r9, r9, r3
 800a0ce:	f019 0f01 	tst.w	r9, #1
 800a0d2:	d10e      	bne.n	800a0f2 <__gethex+0x33e>
 800a0d4:	f045 0510 	orr.w	r5, r5, #16
 800a0d8:	e032      	b.n	800a140 <__gethex+0x38c>
 800a0da:	f04f 0901 	mov.w	r9, #1
 800a0de:	e7d1      	b.n	800a084 <__gethex+0x2d0>
 800a0e0:	2501      	movs	r5, #1
 800a0e2:	e7e2      	b.n	800a0aa <__gethex+0x2f6>
 800a0e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a0e6:	f1c3 0301 	rsb	r3, r3, #1
 800a0ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a0ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d0f0      	beq.n	800a0d4 <__gethex+0x320>
 800a0f2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a0f6:	f104 0314 	add.w	r3, r4, #20
 800a0fa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a0fe:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a102:	f04f 0c00 	mov.w	ip, #0
 800a106:	4618      	mov	r0, r3
 800a108:	f853 2b04 	ldr.w	r2, [r3], #4
 800a10c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a110:	d01b      	beq.n	800a14a <__gethex+0x396>
 800a112:	3201      	adds	r2, #1
 800a114:	6002      	str	r2, [r0, #0]
 800a116:	2d02      	cmp	r5, #2
 800a118:	f104 0314 	add.w	r3, r4, #20
 800a11c:	d13c      	bne.n	800a198 <__gethex+0x3e4>
 800a11e:	f8d8 2000 	ldr.w	r2, [r8]
 800a122:	3a01      	subs	r2, #1
 800a124:	42b2      	cmp	r2, r6
 800a126:	d109      	bne.n	800a13c <__gethex+0x388>
 800a128:	1171      	asrs	r1, r6, #5
 800a12a:	2201      	movs	r2, #1
 800a12c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a130:	f006 061f 	and.w	r6, r6, #31
 800a134:	fa02 f606 	lsl.w	r6, r2, r6
 800a138:	421e      	tst	r6, r3
 800a13a:	d13a      	bne.n	800a1b2 <__gethex+0x3fe>
 800a13c:	f045 0520 	orr.w	r5, r5, #32
 800a140:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a142:	601c      	str	r4, [r3, #0]
 800a144:	9b02      	ldr	r3, [sp, #8]
 800a146:	601f      	str	r7, [r3, #0]
 800a148:	e6b0      	b.n	8009eac <__gethex+0xf8>
 800a14a:	4299      	cmp	r1, r3
 800a14c:	f843 cc04 	str.w	ip, [r3, #-4]
 800a150:	d8d9      	bhi.n	800a106 <__gethex+0x352>
 800a152:	68a3      	ldr	r3, [r4, #8]
 800a154:	459b      	cmp	fp, r3
 800a156:	db17      	blt.n	800a188 <__gethex+0x3d4>
 800a158:	6861      	ldr	r1, [r4, #4]
 800a15a:	9801      	ldr	r0, [sp, #4]
 800a15c:	3101      	adds	r1, #1
 800a15e:	f000 f9bb 	bl	800a4d8 <_Balloc>
 800a162:	4681      	mov	r9, r0
 800a164:	b918      	cbnz	r0, 800a16e <__gethex+0x3ba>
 800a166:	4b1a      	ldr	r3, [pc, #104]	@ (800a1d0 <__gethex+0x41c>)
 800a168:	4602      	mov	r2, r0
 800a16a:	2184      	movs	r1, #132	@ 0x84
 800a16c:	e6c5      	b.n	8009efa <__gethex+0x146>
 800a16e:	6922      	ldr	r2, [r4, #16]
 800a170:	3202      	adds	r2, #2
 800a172:	f104 010c 	add.w	r1, r4, #12
 800a176:	0092      	lsls	r2, r2, #2
 800a178:	300c      	adds	r0, #12
 800a17a:	f7ff fd50 	bl	8009c1e <memcpy>
 800a17e:	4621      	mov	r1, r4
 800a180:	9801      	ldr	r0, [sp, #4]
 800a182:	f000 f9e9 	bl	800a558 <_Bfree>
 800a186:	464c      	mov	r4, r9
 800a188:	6923      	ldr	r3, [r4, #16]
 800a18a:	1c5a      	adds	r2, r3, #1
 800a18c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a190:	6122      	str	r2, [r4, #16]
 800a192:	2201      	movs	r2, #1
 800a194:	615a      	str	r2, [r3, #20]
 800a196:	e7be      	b.n	800a116 <__gethex+0x362>
 800a198:	6922      	ldr	r2, [r4, #16]
 800a19a:	455a      	cmp	r2, fp
 800a19c:	dd0b      	ble.n	800a1b6 <__gethex+0x402>
 800a19e:	2101      	movs	r1, #1
 800a1a0:	4620      	mov	r0, r4
 800a1a2:	f7ff fd9f 	bl	8009ce4 <rshift>
 800a1a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a1aa:	3701      	adds	r7, #1
 800a1ac:	42bb      	cmp	r3, r7
 800a1ae:	f6ff aee0 	blt.w	8009f72 <__gethex+0x1be>
 800a1b2:	2501      	movs	r5, #1
 800a1b4:	e7c2      	b.n	800a13c <__gethex+0x388>
 800a1b6:	f016 061f 	ands.w	r6, r6, #31
 800a1ba:	d0fa      	beq.n	800a1b2 <__gethex+0x3fe>
 800a1bc:	4453      	add	r3, sl
 800a1be:	f1c6 0620 	rsb	r6, r6, #32
 800a1c2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a1c6:	f000 fa79 	bl	800a6bc <__hi0bits>
 800a1ca:	42b0      	cmp	r0, r6
 800a1cc:	dbe7      	blt.n	800a19e <__gethex+0x3ea>
 800a1ce:	e7f0      	b.n	800a1b2 <__gethex+0x3fe>
 800a1d0:	0800ba16 	.word	0x0800ba16

0800a1d4 <L_shift>:
 800a1d4:	f1c2 0208 	rsb	r2, r2, #8
 800a1d8:	0092      	lsls	r2, r2, #2
 800a1da:	b570      	push	{r4, r5, r6, lr}
 800a1dc:	f1c2 0620 	rsb	r6, r2, #32
 800a1e0:	6843      	ldr	r3, [r0, #4]
 800a1e2:	6804      	ldr	r4, [r0, #0]
 800a1e4:	fa03 f506 	lsl.w	r5, r3, r6
 800a1e8:	432c      	orrs	r4, r5
 800a1ea:	40d3      	lsrs	r3, r2
 800a1ec:	6004      	str	r4, [r0, #0]
 800a1ee:	f840 3f04 	str.w	r3, [r0, #4]!
 800a1f2:	4288      	cmp	r0, r1
 800a1f4:	d3f4      	bcc.n	800a1e0 <L_shift+0xc>
 800a1f6:	bd70      	pop	{r4, r5, r6, pc}

0800a1f8 <__match>:
 800a1f8:	b530      	push	{r4, r5, lr}
 800a1fa:	6803      	ldr	r3, [r0, #0]
 800a1fc:	3301      	adds	r3, #1
 800a1fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a202:	b914      	cbnz	r4, 800a20a <__match+0x12>
 800a204:	6003      	str	r3, [r0, #0]
 800a206:	2001      	movs	r0, #1
 800a208:	bd30      	pop	{r4, r5, pc}
 800a20a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a20e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a212:	2d19      	cmp	r5, #25
 800a214:	bf98      	it	ls
 800a216:	3220      	addls	r2, #32
 800a218:	42a2      	cmp	r2, r4
 800a21a:	d0f0      	beq.n	800a1fe <__match+0x6>
 800a21c:	2000      	movs	r0, #0
 800a21e:	e7f3      	b.n	800a208 <__match+0x10>

0800a220 <__hexnan>:
 800a220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a224:	680b      	ldr	r3, [r1, #0]
 800a226:	6801      	ldr	r1, [r0, #0]
 800a228:	115e      	asrs	r6, r3, #5
 800a22a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a22e:	f013 031f 	ands.w	r3, r3, #31
 800a232:	b087      	sub	sp, #28
 800a234:	bf18      	it	ne
 800a236:	3604      	addne	r6, #4
 800a238:	2500      	movs	r5, #0
 800a23a:	1f37      	subs	r7, r6, #4
 800a23c:	4682      	mov	sl, r0
 800a23e:	4690      	mov	r8, r2
 800a240:	9301      	str	r3, [sp, #4]
 800a242:	f846 5c04 	str.w	r5, [r6, #-4]
 800a246:	46b9      	mov	r9, r7
 800a248:	463c      	mov	r4, r7
 800a24a:	9502      	str	r5, [sp, #8]
 800a24c:	46ab      	mov	fp, r5
 800a24e:	784a      	ldrb	r2, [r1, #1]
 800a250:	1c4b      	adds	r3, r1, #1
 800a252:	9303      	str	r3, [sp, #12]
 800a254:	b342      	cbz	r2, 800a2a8 <__hexnan+0x88>
 800a256:	4610      	mov	r0, r2
 800a258:	9105      	str	r1, [sp, #20]
 800a25a:	9204      	str	r2, [sp, #16]
 800a25c:	f7ff fd94 	bl	8009d88 <__hexdig_fun>
 800a260:	2800      	cmp	r0, #0
 800a262:	d151      	bne.n	800a308 <__hexnan+0xe8>
 800a264:	9a04      	ldr	r2, [sp, #16]
 800a266:	9905      	ldr	r1, [sp, #20]
 800a268:	2a20      	cmp	r2, #32
 800a26a:	d818      	bhi.n	800a29e <__hexnan+0x7e>
 800a26c:	9b02      	ldr	r3, [sp, #8]
 800a26e:	459b      	cmp	fp, r3
 800a270:	dd13      	ble.n	800a29a <__hexnan+0x7a>
 800a272:	454c      	cmp	r4, r9
 800a274:	d206      	bcs.n	800a284 <__hexnan+0x64>
 800a276:	2d07      	cmp	r5, #7
 800a278:	dc04      	bgt.n	800a284 <__hexnan+0x64>
 800a27a:	462a      	mov	r2, r5
 800a27c:	4649      	mov	r1, r9
 800a27e:	4620      	mov	r0, r4
 800a280:	f7ff ffa8 	bl	800a1d4 <L_shift>
 800a284:	4544      	cmp	r4, r8
 800a286:	d952      	bls.n	800a32e <__hexnan+0x10e>
 800a288:	2300      	movs	r3, #0
 800a28a:	f1a4 0904 	sub.w	r9, r4, #4
 800a28e:	f844 3c04 	str.w	r3, [r4, #-4]
 800a292:	f8cd b008 	str.w	fp, [sp, #8]
 800a296:	464c      	mov	r4, r9
 800a298:	461d      	mov	r5, r3
 800a29a:	9903      	ldr	r1, [sp, #12]
 800a29c:	e7d7      	b.n	800a24e <__hexnan+0x2e>
 800a29e:	2a29      	cmp	r2, #41	@ 0x29
 800a2a0:	d157      	bne.n	800a352 <__hexnan+0x132>
 800a2a2:	3102      	adds	r1, #2
 800a2a4:	f8ca 1000 	str.w	r1, [sl]
 800a2a8:	f1bb 0f00 	cmp.w	fp, #0
 800a2ac:	d051      	beq.n	800a352 <__hexnan+0x132>
 800a2ae:	454c      	cmp	r4, r9
 800a2b0:	d206      	bcs.n	800a2c0 <__hexnan+0xa0>
 800a2b2:	2d07      	cmp	r5, #7
 800a2b4:	dc04      	bgt.n	800a2c0 <__hexnan+0xa0>
 800a2b6:	462a      	mov	r2, r5
 800a2b8:	4649      	mov	r1, r9
 800a2ba:	4620      	mov	r0, r4
 800a2bc:	f7ff ff8a 	bl	800a1d4 <L_shift>
 800a2c0:	4544      	cmp	r4, r8
 800a2c2:	d936      	bls.n	800a332 <__hexnan+0x112>
 800a2c4:	f1a8 0204 	sub.w	r2, r8, #4
 800a2c8:	4623      	mov	r3, r4
 800a2ca:	f853 1b04 	ldr.w	r1, [r3], #4
 800a2ce:	f842 1f04 	str.w	r1, [r2, #4]!
 800a2d2:	429f      	cmp	r7, r3
 800a2d4:	d2f9      	bcs.n	800a2ca <__hexnan+0xaa>
 800a2d6:	1b3b      	subs	r3, r7, r4
 800a2d8:	f023 0303 	bic.w	r3, r3, #3
 800a2dc:	3304      	adds	r3, #4
 800a2de:	3401      	adds	r4, #1
 800a2e0:	3e03      	subs	r6, #3
 800a2e2:	42b4      	cmp	r4, r6
 800a2e4:	bf88      	it	hi
 800a2e6:	2304      	movhi	r3, #4
 800a2e8:	4443      	add	r3, r8
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	f843 2b04 	str.w	r2, [r3], #4
 800a2f0:	429f      	cmp	r7, r3
 800a2f2:	d2fb      	bcs.n	800a2ec <__hexnan+0xcc>
 800a2f4:	683b      	ldr	r3, [r7, #0]
 800a2f6:	b91b      	cbnz	r3, 800a300 <__hexnan+0xe0>
 800a2f8:	4547      	cmp	r7, r8
 800a2fa:	d128      	bne.n	800a34e <__hexnan+0x12e>
 800a2fc:	2301      	movs	r3, #1
 800a2fe:	603b      	str	r3, [r7, #0]
 800a300:	2005      	movs	r0, #5
 800a302:	b007      	add	sp, #28
 800a304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a308:	3501      	adds	r5, #1
 800a30a:	2d08      	cmp	r5, #8
 800a30c:	f10b 0b01 	add.w	fp, fp, #1
 800a310:	dd06      	ble.n	800a320 <__hexnan+0x100>
 800a312:	4544      	cmp	r4, r8
 800a314:	d9c1      	bls.n	800a29a <__hexnan+0x7a>
 800a316:	2300      	movs	r3, #0
 800a318:	f844 3c04 	str.w	r3, [r4, #-4]
 800a31c:	2501      	movs	r5, #1
 800a31e:	3c04      	subs	r4, #4
 800a320:	6822      	ldr	r2, [r4, #0]
 800a322:	f000 000f 	and.w	r0, r0, #15
 800a326:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a32a:	6020      	str	r0, [r4, #0]
 800a32c:	e7b5      	b.n	800a29a <__hexnan+0x7a>
 800a32e:	2508      	movs	r5, #8
 800a330:	e7b3      	b.n	800a29a <__hexnan+0x7a>
 800a332:	9b01      	ldr	r3, [sp, #4]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d0dd      	beq.n	800a2f4 <__hexnan+0xd4>
 800a338:	f1c3 0320 	rsb	r3, r3, #32
 800a33c:	f04f 32ff 	mov.w	r2, #4294967295
 800a340:	40da      	lsrs	r2, r3
 800a342:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a346:	4013      	ands	r3, r2
 800a348:	f846 3c04 	str.w	r3, [r6, #-4]
 800a34c:	e7d2      	b.n	800a2f4 <__hexnan+0xd4>
 800a34e:	3f04      	subs	r7, #4
 800a350:	e7d0      	b.n	800a2f4 <__hexnan+0xd4>
 800a352:	2004      	movs	r0, #4
 800a354:	e7d5      	b.n	800a302 <__hexnan+0xe2>
	...

0800a358 <sbrk_aligned>:
 800a358:	b570      	push	{r4, r5, r6, lr}
 800a35a:	4e0f      	ldr	r6, [pc, #60]	@ (800a398 <sbrk_aligned+0x40>)
 800a35c:	460c      	mov	r4, r1
 800a35e:	6831      	ldr	r1, [r6, #0]
 800a360:	4605      	mov	r5, r0
 800a362:	b911      	cbnz	r1, 800a36a <sbrk_aligned+0x12>
 800a364:	f000 fe1c 	bl	800afa0 <_sbrk_r>
 800a368:	6030      	str	r0, [r6, #0]
 800a36a:	4621      	mov	r1, r4
 800a36c:	4628      	mov	r0, r5
 800a36e:	f000 fe17 	bl	800afa0 <_sbrk_r>
 800a372:	1c43      	adds	r3, r0, #1
 800a374:	d103      	bne.n	800a37e <sbrk_aligned+0x26>
 800a376:	f04f 34ff 	mov.w	r4, #4294967295
 800a37a:	4620      	mov	r0, r4
 800a37c:	bd70      	pop	{r4, r5, r6, pc}
 800a37e:	1cc4      	adds	r4, r0, #3
 800a380:	f024 0403 	bic.w	r4, r4, #3
 800a384:	42a0      	cmp	r0, r4
 800a386:	d0f8      	beq.n	800a37a <sbrk_aligned+0x22>
 800a388:	1a21      	subs	r1, r4, r0
 800a38a:	4628      	mov	r0, r5
 800a38c:	f000 fe08 	bl	800afa0 <_sbrk_r>
 800a390:	3001      	adds	r0, #1
 800a392:	d1f2      	bne.n	800a37a <sbrk_aligned+0x22>
 800a394:	e7ef      	b.n	800a376 <sbrk_aligned+0x1e>
 800a396:	bf00      	nop
 800a398:	2000456c 	.word	0x2000456c

0800a39c <_malloc_r>:
 800a39c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3a0:	1ccd      	adds	r5, r1, #3
 800a3a2:	f025 0503 	bic.w	r5, r5, #3
 800a3a6:	3508      	adds	r5, #8
 800a3a8:	2d0c      	cmp	r5, #12
 800a3aa:	bf38      	it	cc
 800a3ac:	250c      	movcc	r5, #12
 800a3ae:	2d00      	cmp	r5, #0
 800a3b0:	4606      	mov	r6, r0
 800a3b2:	db01      	blt.n	800a3b8 <_malloc_r+0x1c>
 800a3b4:	42a9      	cmp	r1, r5
 800a3b6:	d904      	bls.n	800a3c2 <_malloc_r+0x26>
 800a3b8:	230c      	movs	r3, #12
 800a3ba:	6033      	str	r3, [r6, #0]
 800a3bc:	2000      	movs	r0, #0
 800a3be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a498 <_malloc_r+0xfc>
 800a3c6:	f000 f87b 	bl	800a4c0 <__malloc_lock>
 800a3ca:	f8d8 3000 	ldr.w	r3, [r8]
 800a3ce:	461c      	mov	r4, r3
 800a3d0:	bb44      	cbnz	r4, 800a424 <_malloc_r+0x88>
 800a3d2:	4629      	mov	r1, r5
 800a3d4:	4630      	mov	r0, r6
 800a3d6:	f7ff ffbf 	bl	800a358 <sbrk_aligned>
 800a3da:	1c43      	adds	r3, r0, #1
 800a3dc:	4604      	mov	r4, r0
 800a3de:	d158      	bne.n	800a492 <_malloc_r+0xf6>
 800a3e0:	f8d8 4000 	ldr.w	r4, [r8]
 800a3e4:	4627      	mov	r7, r4
 800a3e6:	2f00      	cmp	r7, #0
 800a3e8:	d143      	bne.n	800a472 <_malloc_r+0xd6>
 800a3ea:	2c00      	cmp	r4, #0
 800a3ec:	d04b      	beq.n	800a486 <_malloc_r+0xea>
 800a3ee:	6823      	ldr	r3, [r4, #0]
 800a3f0:	4639      	mov	r1, r7
 800a3f2:	4630      	mov	r0, r6
 800a3f4:	eb04 0903 	add.w	r9, r4, r3
 800a3f8:	f000 fdd2 	bl	800afa0 <_sbrk_r>
 800a3fc:	4581      	cmp	r9, r0
 800a3fe:	d142      	bne.n	800a486 <_malloc_r+0xea>
 800a400:	6821      	ldr	r1, [r4, #0]
 800a402:	1a6d      	subs	r5, r5, r1
 800a404:	4629      	mov	r1, r5
 800a406:	4630      	mov	r0, r6
 800a408:	f7ff ffa6 	bl	800a358 <sbrk_aligned>
 800a40c:	3001      	adds	r0, #1
 800a40e:	d03a      	beq.n	800a486 <_malloc_r+0xea>
 800a410:	6823      	ldr	r3, [r4, #0]
 800a412:	442b      	add	r3, r5
 800a414:	6023      	str	r3, [r4, #0]
 800a416:	f8d8 3000 	ldr.w	r3, [r8]
 800a41a:	685a      	ldr	r2, [r3, #4]
 800a41c:	bb62      	cbnz	r2, 800a478 <_malloc_r+0xdc>
 800a41e:	f8c8 7000 	str.w	r7, [r8]
 800a422:	e00f      	b.n	800a444 <_malloc_r+0xa8>
 800a424:	6822      	ldr	r2, [r4, #0]
 800a426:	1b52      	subs	r2, r2, r5
 800a428:	d420      	bmi.n	800a46c <_malloc_r+0xd0>
 800a42a:	2a0b      	cmp	r2, #11
 800a42c:	d917      	bls.n	800a45e <_malloc_r+0xc2>
 800a42e:	1961      	adds	r1, r4, r5
 800a430:	42a3      	cmp	r3, r4
 800a432:	6025      	str	r5, [r4, #0]
 800a434:	bf18      	it	ne
 800a436:	6059      	strne	r1, [r3, #4]
 800a438:	6863      	ldr	r3, [r4, #4]
 800a43a:	bf08      	it	eq
 800a43c:	f8c8 1000 	streq.w	r1, [r8]
 800a440:	5162      	str	r2, [r4, r5]
 800a442:	604b      	str	r3, [r1, #4]
 800a444:	4630      	mov	r0, r6
 800a446:	f000 f841 	bl	800a4cc <__malloc_unlock>
 800a44a:	f104 000b 	add.w	r0, r4, #11
 800a44e:	1d23      	adds	r3, r4, #4
 800a450:	f020 0007 	bic.w	r0, r0, #7
 800a454:	1ac2      	subs	r2, r0, r3
 800a456:	bf1c      	itt	ne
 800a458:	1a1b      	subne	r3, r3, r0
 800a45a:	50a3      	strne	r3, [r4, r2]
 800a45c:	e7af      	b.n	800a3be <_malloc_r+0x22>
 800a45e:	6862      	ldr	r2, [r4, #4]
 800a460:	42a3      	cmp	r3, r4
 800a462:	bf0c      	ite	eq
 800a464:	f8c8 2000 	streq.w	r2, [r8]
 800a468:	605a      	strne	r2, [r3, #4]
 800a46a:	e7eb      	b.n	800a444 <_malloc_r+0xa8>
 800a46c:	4623      	mov	r3, r4
 800a46e:	6864      	ldr	r4, [r4, #4]
 800a470:	e7ae      	b.n	800a3d0 <_malloc_r+0x34>
 800a472:	463c      	mov	r4, r7
 800a474:	687f      	ldr	r7, [r7, #4]
 800a476:	e7b6      	b.n	800a3e6 <_malloc_r+0x4a>
 800a478:	461a      	mov	r2, r3
 800a47a:	685b      	ldr	r3, [r3, #4]
 800a47c:	42a3      	cmp	r3, r4
 800a47e:	d1fb      	bne.n	800a478 <_malloc_r+0xdc>
 800a480:	2300      	movs	r3, #0
 800a482:	6053      	str	r3, [r2, #4]
 800a484:	e7de      	b.n	800a444 <_malloc_r+0xa8>
 800a486:	230c      	movs	r3, #12
 800a488:	6033      	str	r3, [r6, #0]
 800a48a:	4630      	mov	r0, r6
 800a48c:	f000 f81e 	bl	800a4cc <__malloc_unlock>
 800a490:	e794      	b.n	800a3bc <_malloc_r+0x20>
 800a492:	6005      	str	r5, [r0, #0]
 800a494:	e7d6      	b.n	800a444 <_malloc_r+0xa8>
 800a496:	bf00      	nop
 800a498:	20004570 	.word	0x20004570

0800a49c <__ascii_mbtowc>:
 800a49c:	b082      	sub	sp, #8
 800a49e:	b901      	cbnz	r1, 800a4a2 <__ascii_mbtowc+0x6>
 800a4a0:	a901      	add	r1, sp, #4
 800a4a2:	b142      	cbz	r2, 800a4b6 <__ascii_mbtowc+0x1a>
 800a4a4:	b14b      	cbz	r3, 800a4ba <__ascii_mbtowc+0x1e>
 800a4a6:	7813      	ldrb	r3, [r2, #0]
 800a4a8:	600b      	str	r3, [r1, #0]
 800a4aa:	7812      	ldrb	r2, [r2, #0]
 800a4ac:	1e10      	subs	r0, r2, #0
 800a4ae:	bf18      	it	ne
 800a4b0:	2001      	movne	r0, #1
 800a4b2:	b002      	add	sp, #8
 800a4b4:	4770      	bx	lr
 800a4b6:	4610      	mov	r0, r2
 800a4b8:	e7fb      	b.n	800a4b2 <__ascii_mbtowc+0x16>
 800a4ba:	f06f 0001 	mvn.w	r0, #1
 800a4be:	e7f8      	b.n	800a4b2 <__ascii_mbtowc+0x16>

0800a4c0 <__malloc_lock>:
 800a4c0:	4801      	ldr	r0, [pc, #4]	@ (800a4c8 <__malloc_lock+0x8>)
 800a4c2:	f7ff bbaa 	b.w	8009c1a <__retarget_lock_acquire_recursive>
 800a4c6:	bf00      	nop
 800a4c8:	20004568 	.word	0x20004568

0800a4cc <__malloc_unlock>:
 800a4cc:	4801      	ldr	r0, [pc, #4]	@ (800a4d4 <__malloc_unlock+0x8>)
 800a4ce:	f7ff bba5 	b.w	8009c1c <__retarget_lock_release_recursive>
 800a4d2:	bf00      	nop
 800a4d4:	20004568 	.word	0x20004568

0800a4d8 <_Balloc>:
 800a4d8:	b570      	push	{r4, r5, r6, lr}
 800a4da:	69c6      	ldr	r6, [r0, #28]
 800a4dc:	4604      	mov	r4, r0
 800a4de:	460d      	mov	r5, r1
 800a4e0:	b976      	cbnz	r6, 800a500 <_Balloc+0x28>
 800a4e2:	2010      	movs	r0, #16
 800a4e4:	f000 fd9e 	bl	800b024 <malloc>
 800a4e8:	4602      	mov	r2, r0
 800a4ea:	61e0      	str	r0, [r4, #28]
 800a4ec:	b920      	cbnz	r0, 800a4f8 <_Balloc+0x20>
 800a4ee:	4b18      	ldr	r3, [pc, #96]	@ (800a550 <_Balloc+0x78>)
 800a4f0:	4818      	ldr	r0, [pc, #96]	@ (800a554 <_Balloc+0x7c>)
 800a4f2:	216b      	movs	r1, #107	@ 0x6b
 800a4f4:	f000 fd64 	bl	800afc0 <__assert_func>
 800a4f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a4fc:	6006      	str	r6, [r0, #0]
 800a4fe:	60c6      	str	r6, [r0, #12]
 800a500:	69e6      	ldr	r6, [r4, #28]
 800a502:	68f3      	ldr	r3, [r6, #12]
 800a504:	b183      	cbz	r3, 800a528 <_Balloc+0x50>
 800a506:	69e3      	ldr	r3, [r4, #28]
 800a508:	68db      	ldr	r3, [r3, #12]
 800a50a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a50e:	b9b8      	cbnz	r0, 800a540 <_Balloc+0x68>
 800a510:	2101      	movs	r1, #1
 800a512:	fa01 f605 	lsl.w	r6, r1, r5
 800a516:	1d72      	adds	r2, r6, #5
 800a518:	0092      	lsls	r2, r2, #2
 800a51a:	4620      	mov	r0, r4
 800a51c:	f000 fd6e 	bl	800affc <_calloc_r>
 800a520:	b160      	cbz	r0, 800a53c <_Balloc+0x64>
 800a522:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a526:	e00e      	b.n	800a546 <_Balloc+0x6e>
 800a528:	2221      	movs	r2, #33	@ 0x21
 800a52a:	2104      	movs	r1, #4
 800a52c:	4620      	mov	r0, r4
 800a52e:	f000 fd65 	bl	800affc <_calloc_r>
 800a532:	69e3      	ldr	r3, [r4, #28]
 800a534:	60f0      	str	r0, [r6, #12]
 800a536:	68db      	ldr	r3, [r3, #12]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d1e4      	bne.n	800a506 <_Balloc+0x2e>
 800a53c:	2000      	movs	r0, #0
 800a53e:	bd70      	pop	{r4, r5, r6, pc}
 800a540:	6802      	ldr	r2, [r0, #0]
 800a542:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a546:	2300      	movs	r3, #0
 800a548:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a54c:	e7f7      	b.n	800a53e <_Balloc+0x66>
 800a54e:	bf00      	nop
 800a550:	0800ba87 	.word	0x0800ba87
 800a554:	0800ba9e 	.word	0x0800ba9e

0800a558 <_Bfree>:
 800a558:	b570      	push	{r4, r5, r6, lr}
 800a55a:	69c6      	ldr	r6, [r0, #28]
 800a55c:	4605      	mov	r5, r0
 800a55e:	460c      	mov	r4, r1
 800a560:	b976      	cbnz	r6, 800a580 <_Bfree+0x28>
 800a562:	2010      	movs	r0, #16
 800a564:	f000 fd5e 	bl	800b024 <malloc>
 800a568:	4602      	mov	r2, r0
 800a56a:	61e8      	str	r0, [r5, #28]
 800a56c:	b920      	cbnz	r0, 800a578 <_Bfree+0x20>
 800a56e:	4b09      	ldr	r3, [pc, #36]	@ (800a594 <_Bfree+0x3c>)
 800a570:	4809      	ldr	r0, [pc, #36]	@ (800a598 <_Bfree+0x40>)
 800a572:	218f      	movs	r1, #143	@ 0x8f
 800a574:	f000 fd24 	bl	800afc0 <__assert_func>
 800a578:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a57c:	6006      	str	r6, [r0, #0]
 800a57e:	60c6      	str	r6, [r0, #12]
 800a580:	b13c      	cbz	r4, 800a592 <_Bfree+0x3a>
 800a582:	69eb      	ldr	r3, [r5, #28]
 800a584:	6862      	ldr	r2, [r4, #4]
 800a586:	68db      	ldr	r3, [r3, #12]
 800a588:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a58c:	6021      	str	r1, [r4, #0]
 800a58e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a592:	bd70      	pop	{r4, r5, r6, pc}
 800a594:	0800ba87 	.word	0x0800ba87
 800a598:	0800ba9e 	.word	0x0800ba9e

0800a59c <__multadd>:
 800a59c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5a0:	690d      	ldr	r5, [r1, #16]
 800a5a2:	4607      	mov	r7, r0
 800a5a4:	460c      	mov	r4, r1
 800a5a6:	461e      	mov	r6, r3
 800a5a8:	f101 0c14 	add.w	ip, r1, #20
 800a5ac:	2000      	movs	r0, #0
 800a5ae:	f8dc 3000 	ldr.w	r3, [ip]
 800a5b2:	b299      	uxth	r1, r3
 800a5b4:	fb02 6101 	mla	r1, r2, r1, r6
 800a5b8:	0c1e      	lsrs	r6, r3, #16
 800a5ba:	0c0b      	lsrs	r3, r1, #16
 800a5bc:	fb02 3306 	mla	r3, r2, r6, r3
 800a5c0:	b289      	uxth	r1, r1
 800a5c2:	3001      	adds	r0, #1
 800a5c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a5c8:	4285      	cmp	r5, r0
 800a5ca:	f84c 1b04 	str.w	r1, [ip], #4
 800a5ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a5d2:	dcec      	bgt.n	800a5ae <__multadd+0x12>
 800a5d4:	b30e      	cbz	r6, 800a61a <__multadd+0x7e>
 800a5d6:	68a3      	ldr	r3, [r4, #8]
 800a5d8:	42ab      	cmp	r3, r5
 800a5da:	dc19      	bgt.n	800a610 <__multadd+0x74>
 800a5dc:	6861      	ldr	r1, [r4, #4]
 800a5de:	4638      	mov	r0, r7
 800a5e0:	3101      	adds	r1, #1
 800a5e2:	f7ff ff79 	bl	800a4d8 <_Balloc>
 800a5e6:	4680      	mov	r8, r0
 800a5e8:	b928      	cbnz	r0, 800a5f6 <__multadd+0x5a>
 800a5ea:	4602      	mov	r2, r0
 800a5ec:	4b0c      	ldr	r3, [pc, #48]	@ (800a620 <__multadd+0x84>)
 800a5ee:	480d      	ldr	r0, [pc, #52]	@ (800a624 <__multadd+0x88>)
 800a5f0:	21ba      	movs	r1, #186	@ 0xba
 800a5f2:	f000 fce5 	bl	800afc0 <__assert_func>
 800a5f6:	6922      	ldr	r2, [r4, #16]
 800a5f8:	3202      	adds	r2, #2
 800a5fa:	f104 010c 	add.w	r1, r4, #12
 800a5fe:	0092      	lsls	r2, r2, #2
 800a600:	300c      	adds	r0, #12
 800a602:	f7ff fb0c 	bl	8009c1e <memcpy>
 800a606:	4621      	mov	r1, r4
 800a608:	4638      	mov	r0, r7
 800a60a:	f7ff ffa5 	bl	800a558 <_Bfree>
 800a60e:	4644      	mov	r4, r8
 800a610:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a614:	3501      	adds	r5, #1
 800a616:	615e      	str	r6, [r3, #20]
 800a618:	6125      	str	r5, [r4, #16]
 800a61a:	4620      	mov	r0, r4
 800a61c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a620:	0800ba16 	.word	0x0800ba16
 800a624:	0800ba9e 	.word	0x0800ba9e

0800a628 <__s2b>:
 800a628:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a62c:	460c      	mov	r4, r1
 800a62e:	4615      	mov	r5, r2
 800a630:	461f      	mov	r7, r3
 800a632:	2209      	movs	r2, #9
 800a634:	3308      	adds	r3, #8
 800a636:	4606      	mov	r6, r0
 800a638:	fb93 f3f2 	sdiv	r3, r3, r2
 800a63c:	2100      	movs	r1, #0
 800a63e:	2201      	movs	r2, #1
 800a640:	429a      	cmp	r2, r3
 800a642:	db09      	blt.n	800a658 <__s2b+0x30>
 800a644:	4630      	mov	r0, r6
 800a646:	f7ff ff47 	bl	800a4d8 <_Balloc>
 800a64a:	b940      	cbnz	r0, 800a65e <__s2b+0x36>
 800a64c:	4602      	mov	r2, r0
 800a64e:	4b19      	ldr	r3, [pc, #100]	@ (800a6b4 <__s2b+0x8c>)
 800a650:	4819      	ldr	r0, [pc, #100]	@ (800a6b8 <__s2b+0x90>)
 800a652:	21d3      	movs	r1, #211	@ 0xd3
 800a654:	f000 fcb4 	bl	800afc0 <__assert_func>
 800a658:	0052      	lsls	r2, r2, #1
 800a65a:	3101      	adds	r1, #1
 800a65c:	e7f0      	b.n	800a640 <__s2b+0x18>
 800a65e:	9b08      	ldr	r3, [sp, #32]
 800a660:	6143      	str	r3, [r0, #20]
 800a662:	2d09      	cmp	r5, #9
 800a664:	f04f 0301 	mov.w	r3, #1
 800a668:	6103      	str	r3, [r0, #16]
 800a66a:	dd16      	ble.n	800a69a <__s2b+0x72>
 800a66c:	f104 0909 	add.w	r9, r4, #9
 800a670:	46c8      	mov	r8, r9
 800a672:	442c      	add	r4, r5
 800a674:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a678:	4601      	mov	r1, r0
 800a67a:	3b30      	subs	r3, #48	@ 0x30
 800a67c:	220a      	movs	r2, #10
 800a67e:	4630      	mov	r0, r6
 800a680:	f7ff ff8c 	bl	800a59c <__multadd>
 800a684:	45a0      	cmp	r8, r4
 800a686:	d1f5      	bne.n	800a674 <__s2b+0x4c>
 800a688:	f1a5 0408 	sub.w	r4, r5, #8
 800a68c:	444c      	add	r4, r9
 800a68e:	1b2d      	subs	r5, r5, r4
 800a690:	1963      	adds	r3, r4, r5
 800a692:	42bb      	cmp	r3, r7
 800a694:	db04      	blt.n	800a6a0 <__s2b+0x78>
 800a696:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a69a:	340a      	adds	r4, #10
 800a69c:	2509      	movs	r5, #9
 800a69e:	e7f6      	b.n	800a68e <__s2b+0x66>
 800a6a0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a6a4:	4601      	mov	r1, r0
 800a6a6:	3b30      	subs	r3, #48	@ 0x30
 800a6a8:	220a      	movs	r2, #10
 800a6aa:	4630      	mov	r0, r6
 800a6ac:	f7ff ff76 	bl	800a59c <__multadd>
 800a6b0:	e7ee      	b.n	800a690 <__s2b+0x68>
 800a6b2:	bf00      	nop
 800a6b4:	0800ba16 	.word	0x0800ba16
 800a6b8:	0800ba9e 	.word	0x0800ba9e

0800a6bc <__hi0bits>:
 800a6bc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a6c0:	4603      	mov	r3, r0
 800a6c2:	bf36      	itet	cc
 800a6c4:	0403      	lslcc	r3, r0, #16
 800a6c6:	2000      	movcs	r0, #0
 800a6c8:	2010      	movcc	r0, #16
 800a6ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a6ce:	bf3c      	itt	cc
 800a6d0:	021b      	lslcc	r3, r3, #8
 800a6d2:	3008      	addcc	r0, #8
 800a6d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a6d8:	bf3c      	itt	cc
 800a6da:	011b      	lslcc	r3, r3, #4
 800a6dc:	3004      	addcc	r0, #4
 800a6de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a6e2:	bf3c      	itt	cc
 800a6e4:	009b      	lslcc	r3, r3, #2
 800a6e6:	3002      	addcc	r0, #2
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	db05      	blt.n	800a6f8 <__hi0bits+0x3c>
 800a6ec:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a6f0:	f100 0001 	add.w	r0, r0, #1
 800a6f4:	bf08      	it	eq
 800a6f6:	2020      	moveq	r0, #32
 800a6f8:	4770      	bx	lr

0800a6fa <__lo0bits>:
 800a6fa:	6803      	ldr	r3, [r0, #0]
 800a6fc:	4602      	mov	r2, r0
 800a6fe:	f013 0007 	ands.w	r0, r3, #7
 800a702:	d00b      	beq.n	800a71c <__lo0bits+0x22>
 800a704:	07d9      	lsls	r1, r3, #31
 800a706:	d421      	bmi.n	800a74c <__lo0bits+0x52>
 800a708:	0798      	lsls	r0, r3, #30
 800a70a:	bf49      	itett	mi
 800a70c:	085b      	lsrmi	r3, r3, #1
 800a70e:	089b      	lsrpl	r3, r3, #2
 800a710:	2001      	movmi	r0, #1
 800a712:	6013      	strmi	r3, [r2, #0]
 800a714:	bf5c      	itt	pl
 800a716:	6013      	strpl	r3, [r2, #0]
 800a718:	2002      	movpl	r0, #2
 800a71a:	4770      	bx	lr
 800a71c:	b299      	uxth	r1, r3
 800a71e:	b909      	cbnz	r1, 800a724 <__lo0bits+0x2a>
 800a720:	0c1b      	lsrs	r3, r3, #16
 800a722:	2010      	movs	r0, #16
 800a724:	b2d9      	uxtb	r1, r3
 800a726:	b909      	cbnz	r1, 800a72c <__lo0bits+0x32>
 800a728:	3008      	adds	r0, #8
 800a72a:	0a1b      	lsrs	r3, r3, #8
 800a72c:	0719      	lsls	r1, r3, #28
 800a72e:	bf04      	itt	eq
 800a730:	091b      	lsreq	r3, r3, #4
 800a732:	3004      	addeq	r0, #4
 800a734:	0799      	lsls	r1, r3, #30
 800a736:	bf04      	itt	eq
 800a738:	089b      	lsreq	r3, r3, #2
 800a73a:	3002      	addeq	r0, #2
 800a73c:	07d9      	lsls	r1, r3, #31
 800a73e:	d403      	bmi.n	800a748 <__lo0bits+0x4e>
 800a740:	085b      	lsrs	r3, r3, #1
 800a742:	f100 0001 	add.w	r0, r0, #1
 800a746:	d003      	beq.n	800a750 <__lo0bits+0x56>
 800a748:	6013      	str	r3, [r2, #0]
 800a74a:	4770      	bx	lr
 800a74c:	2000      	movs	r0, #0
 800a74e:	4770      	bx	lr
 800a750:	2020      	movs	r0, #32
 800a752:	4770      	bx	lr

0800a754 <__i2b>:
 800a754:	b510      	push	{r4, lr}
 800a756:	460c      	mov	r4, r1
 800a758:	2101      	movs	r1, #1
 800a75a:	f7ff febd 	bl	800a4d8 <_Balloc>
 800a75e:	4602      	mov	r2, r0
 800a760:	b928      	cbnz	r0, 800a76e <__i2b+0x1a>
 800a762:	4b05      	ldr	r3, [pc, #20]	@ (800a778 <__i2b+0x24>)
 800a764:	4805      	ldr	r0, [pc, #20]	@ (800a77c <__i2b+0x28>)
 800a766:	f240 1145 	movw	r1, #325	@ 0x145
 800a76a:	f000 fc29 	bl	800afc0 <__assert_func>
 800a76e:	2301      	movs	r3, #1
 800a770:	6144      	str	r4, [r0, #20]
 800a772:	6103      	str	r3, [r0, #16]
 800a774:	bd10      	pop	{r4, pc}
 800a776:	bf00      	nop
 800a778:	0800ba16 	.word	0x0800ba16
 800a77c:	0800ba9e 	.word	0x0800ba9e

0800a780 <__multiply>:
 800a780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a784:	4617      	mov	r7, r2
 800a786:	690a      	ldr	r2, [r1, #16]
 800a788:	693b      	ldr	r3, [r7, #16]
 800a78a:	429a      	cmp	r2, r3
 800a78c:	bfa8      	it	ge
 800a78e:	463b      	movge	r3, r7
 800a790:	4689      	mov	r9, r1
 800a792:	bfa4      	itt	ge
 800a794:	460f      	movge	r7, r1
 800a796:	4699      	movge	r9, r3
 800a798:	693d      	ldr	r5, [r7, #16]
 800a79a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a79e:	68bb      	ldr	r3, [r7, #8]
 800a7a0:	6879      	ldr	r1, [r7, #4]
 800a7a2:	eb05 060a 	add.w	r6, r5, sl
 800a7a6:	42b3      	cmp	r3, r6
 800a7a8:	b085      	sub	sp, #20
 800a7aa:	bfb8      	it	lt
 800a7ac:	3101      	addlt	r1, #1
 800a7ae:	f7ff fe93 	bl	800a4d8 <_Balloc>
 800a7b2:	b930      	cbnz	r0, 800a7c2 <__multiply+0x42>
 800a7b4:	4602      	mov	r2, r0
 800a7b6:	4b41      	ldr	r3, [pc, #260]	@ (800a8bc <__multiply+0x13c>)
 800a7b8:	4841      	ldr	r0, [pc, #260]	@ (800a8c0 <__multiply+0x140>)
 800a7ba:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a7be:	f000 fbff 	bl	800afc0 <__assert_func>
 800a7c2:	f100 0414 	add.w	r4, r0, #20
 800a7c6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a7ca:	4623      	mov	r3, r4
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	4573      	cmp	r3, lr
 800a7d0:	d320      	bcc.n	800a814 <__multiply+0x94>
 800a7d2:	f107 0814 	add.w	r8, r7, #20
 800a7d6:	f109 0114 	add.w	r1, r9, #20
 800a7da:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a7de:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a7e2:	9302      	str	r3, [sp, #8]
 800a7e4:	1beb      	subs	r3, r5, r7
 800a7e6:	3b15      	subs	r3, #21
 800a7e8:	f023 0303 	bic.w	r3, r3, #3
 800a7ec:	3304      	adds	r3, #4
 800a7ee:	3715      	adds	r7, #21
 800a7f0:	42bd      	cmp	r5, r7
 800a7f2:	bf38      	it	cc
 800a7f4:	2304      	movcc	r3, #4
 800a7f6:	9301      	str	r3, [sp, #4]
 800a7f8:	9b02      	ldr	r3, [sp, #8]
 800a7fa:	9103      	str	r1, [sp, #12]
 800a7fc:	428b      	cmp	r3, r1
 800a7fe:	d80c      	bhi.n	800a81a <__multiply+0x9a>
 800a800:	2e00      	cmp	r6, #0
 800a802:	dd03      	ble.n	800a80c <__multiply+0x8c>
 800a804:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d055      	beq.n	800a8b8 <__multiply+0x138>
 800a80c:	6106      	str	r6, [r0, #16]
 800a80e:	b005      	add	sp, #20
 800a810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a814:	f843 2b04 	str.w	r2, [r3], #4
 800a818:	e7d9      	b.n	800a7ce <__multiply+0x4e>
 800a81a:	f8b1 a000 	ldrh.w	sl, [r1]
 800a81e:	f1ba 0f00 	cmp.w	sl, #0
 800a822:	d01f      	beq.n	800a864 <__multiply+0xe4>
 800a824:	46c4      	mov	ip, r8
 800a826:	46a1      	mov	r9, r4
 800a828:	2700      	movs	r7, #0
 800a82a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a82e:	f8d9 3000 	ldr.w	r3, [r9]
 800a832:	fa1f fb82 	uxth.w	fp, r2
 800a836:	b29b      	uxth	r3, r3
 800a838:	fb0a 330b 	mla	r3, sl, fp, r3
 800a83c:	443b      	add	r3, r7
 800a83e:	f8d9 7000 	ldr.w	r7, [r9]
 800a842:	0c12      	lsrs	r2, r2, #16
 800a844:	0c3f      	lsrs	r7, r7, #16
 800a846:	fb0a 7202 	mla	r2, sl, r2, r7
 800a84a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a84e:	b29b      	uxth	r3, r3
 800a850:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a854:	4565      	cmp	r5, ip
 800a856:	f849 3b04 	str.w	r3, [r9], #4
 800a85a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a85e:	d8e4      	bhi.n	800a82a <__multiply+0xaa>
 800a860:	9b01      	ldr	r3, [sp, #4]
 800a862:	50e7      	str	r7, [r4, r3]
 800a864:	9b03      	ldr	r3, [sp, #12]
 800a866:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a86a:	3104      	adds	r1, #4
 800a86c:	f1b9 0f00 	cmp.w	r9, #0
 800a870:	d020      	beq.n	800a8b4 <__multiply+0x134>
 800a872:	6823      	ldr	r3, [r4, #0]
 800a874:	4647      	mov	r7, r8
 800a876:	46a4      	mov	ip, r4
 800a878:	f04f 0a00 	mov.w	sl, #0
 800a87c:	f8b7 b000 	ldrh.w	fp, [r7]
 800a880:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a884:	fb09 220b 	mla	r2, r9, fp, r2
 800a888:	4452      	add	r2, sl
 800a88a:	b29b      	uxth	r3, r3
 800a88c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a890:	f84c 3b04 	str.w	r3, [ip], #4
 800a894:	f857 3b04 	ldr.w	r3, [r7], #4
 800a898:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a89c:	f8bc 3000 	ldrh.w	r3, [ip]
 800a8a0:	fb09 330a 	mla	r3, r9, sl, r3
 800a8a4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a8a8:	42bd      	cmp	r5, r7
 800a8aa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a8ae:	d8e5      	bhi.n	800a87c <__multiply+0xfc>
 800a8b0:	9a01      	ldr	r2, [sp, #4]
 800a8b2:	50a3      	str	r3, [r4, r2]
 800a8b4:	3404      	adds	r4, #4
 800a8b6:	e79f      	b.n	800a7f8 <__multiply+0x78>
 800a8b8:	3e01      	subs	r6, #1
 800a8ba:	e7a1      	b.n	800a800 <__multiply+0x80>
 800a8bc:	0800ba16 	.word	0x0800ba16
 800a8c0:	0800ba9e 	.word	0x0800ba9e

0800a8c4 <__pow5mult>:
 800a8c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8c8:	4615      	mov	r5, r2
 800a8ca:	f012 0203 	ands.w	r2, r2, #3
 800a8ce:	4607      	mov	r7, r0
 800a8d0:	460e      	mov	r6, r1
 800a8d2:	d007      	beq.n	800a8e4 <__pow5mult+0x20>
 800a8d4:	4c25      	ldr	r4, [pc, #148]	@ (800a96c <__pow5mult+0xa8>)
 800a8d6:	3a01      	subs	r2, #1
 800a8d8:	2300      	movs	r3, #0
 800a8da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a8de:	f7ff fe5d 	bl	800a59c <__multadd>
 800a8e2:	4606      	mov	r6, r0
 800a8e4:	10ad      	asrs	r5, r5, #2
 800a8e6:	d03d      	beq.n	800a964 <__pow5mult+0xa0>
 800a8e8:	69fc      	ldr	r4, [r7, #28]
 800a8ea:	b97c      	cbnz	r4, 800a90c <__pow5mult+0x48>
 800a8ec:	2010      	movs	r0, #16
 800a8ee:	f000 fb99 	bl	800b024 <malloc>
 800a8f2:	4602      	mov	r2, r0
 800a8f4:	61f8      	str	r0, [r7, #28]
 800a8f6:	b928      	cbnz	r0, 800a904 <__pow5mult+0x40>
 800a8f8:	4b1d      	ldr	r3, [pc, #116]	@ (800a970 <__pow5mult+0xac>)
 800a8fa:	481e      	ldr	r0, [pc, #120]	@ (800a974 <__pow5mult+0xb0>)
 800a8fc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a900:	f000 fb5e 	bl	800afc0 <__assert_func>
 800a904:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a908:	6004      	str	r4, [r0, #0]
 800a90a:	60c4      	str	r4, [r0, #12]
 800a90c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a910:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a914:	b94c      	cbnz	r4, 800a92a <__pow5mult+0x66>
 800a916:	f240 2171 	movw	r1, #625	@ 0x271
 800a91a:	4638      	mov	r0, r7
 800a91c:	f7ff ff1a 	bl	800a754 <__i2b>
 800a920:	2300      	movs	r3, #0
 800a922:	f8c8 0008 	str.w	r0, [r8, #8]
 800a926:	4604      	mov	r4, r0
 800a928:	6003      	str	r3, [r0, #0]
 800a92a:	f04f 0900 	mov.w	r9, #0
 800a92e:	07eb      	lsls	r3, r5, #31
 800a930:	d50a      	bpl.n	800a948 <__pow5mult+0x84>
 800a932:	4631      	mov	r1, r6
 800a934:	4622      	mov	r2, r4
 800a936:	4638      	mov	r0, r7
 800a938:	f7ff ff22 	bl	800a780 <__multiply>
 800a93c:	4631      	mov	r1, r6
 800a93e:	4680      	mov	r8, r0
 800a940:	4638      	mov	r0, r7
 800a942:	f7ff fe09 	bl	800a558 <_Bfree>
 800a946:	4646      	mov	r6, r8
 800a948:	106d      	asrs	r5, r5, #1
 800a94a:	d00b      	beq.n	800a964 <__pow5mult+0xa0>
 800a94c:	6820      	ldr	r0, [r4, #0]
 800a94e:	b938      	cbnz	r0, 800a960 <__pow5mult+0x9c>
 800a950:	4622      	mov	r2, r4
 800a952:	4621      	mov	r1, r4
 800a954:	4638      	mov	r0, r7
 800a956:	f7ff ff13 	bl	800a780 <__multiply>
 800a95a:	6020      	str	r0, [r4, #0]
 800a95c:	f8c0 9000 	str.w	r9, [r0]
 800a960:	4604      	mov	r4, r0
 800a962:	e7e4      	b.n	800a92e <__pow5mult+0x6a>
 800a964:	4630      	mov	r0, r6
 800a966:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a96a:	bf00      	nop
 800a96c:	0800bcbc 	.word	0x0800bcbc
 800a970:	0800ba87 	.word	0x0800ba87
 800a974:	0800ba9e 	.word	0x0800ba9e

0800a978 <__lshift>:
 800a978:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a97c:	460c      	mov	r4, r1
 800a97e:	6849      	ldr	r1, [r1, #4]
 800a980:	6923      	ldr	r3, [r4, #16]
 800a982:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a986:	68a3      	ldr	r3, [r4, #8]
 800a988:	4607      	mov	r7, r0
 800a98a:	4691      	mov	r9, r2
 800a98c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a990:	f108 0601 	add.w	r6, r8, #1
 800a994:	42b3      	cmp	r3, r6
 800a996:	db0b      	blt.n	800a9b0 <__lshift+0x38>
 800a998:	4638      	mov	r0, r7
 800a99a:	f7ff fd9d 	bl	800a4d8 <_Balloc>
 800a99e:	4605      	mov	r5, r0
 800a9a0:	b948      	cbnz	r0, 800a9b6 <__lshift+0x3e>
 800a9a2:	4602      	mov	r2, r0
 800a9a4:	4b28      	ldr	r3, [pc, #160]	@ (800aa48 <__lshift+0xd0>)
 800a9a6:	4829      	ldr	r0, [pc, #164]	@ (800aa4c <__lshift+0xd4>)
 800a9a8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a9ac:	f000 fb08 	bl	800afc0 <__assert_func>
 800a9b0:	3101      	adds	r1, #1
 800a9b2:	005b      	lsls	r3, r3, #1
 800a9b4:	e7ee      	b.n	800a994 <__lshift+0x1c>
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	f100 0114 	add.w	r1, r0, #20
 800a9bc:	f100 0210 	add.w	r2, r0, #16
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	4553      	cmp	r3, sl
 800a9c4:	db33      	blt.n	800aa2e <__lshift+0xb6>
 800a9c6:	6920      	ldr	r0, [r4, #16]
 800a9c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a9cc:	f104 0314 	add.w	r3, r4, #20
 800a9d0:	f019 091f 	ands.w	r9, r9, #31
 800a9d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a9d8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a9dc:	d02b      	beq.n	800aa36 <__lshift+0xbe>
 800a9de:	f1c9 0e20 	rsb	lr, r9, #32
 800a9e2:	468a      	mov	sl, r1
 800a9e4:	2200      	movs	r2, #0
 800a9e6:	6818      	ldr	r0, [r3, #0]
 800a9e8:	fa00 f009 	lsl.w	r0, r0, r9
 800a9ec:	4310      	orrs	r0, r2
 800a9ee:	f84a 0b04 	str.w	r0, [sl], #4
 800a9f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9f6:	459c      	cmp	ip, r3
 800a9f8:	fa22 f20e 	lsr.w	r2, r2, lr
 800a9fc:	d8f3      	bhi.n	800a9e6 <__lshift+0x6e>
 800a9fe:	ebac 0304 	sub.w	r3, ip, r4
 800aa02:	3b15      	subs	r3, #21
 800aa04:	f023 0303 	bic.w	r3, r3, #3
 800aa08:	3304      	adds	r3, #4
 800aa0a:	f104 0015 	add.w	r0, r4, #21
 800aa0e:	4560      	cmp	r0, ip
 800aa10:	bf88      	it	hi
 800aa12:	2304      	movhi	r3, #4
 800aa14:	50ca      	str	r2, [r1, r3]
 800aa16:	b10a      	cbz	r2, 800aa1c <__lshift+0xa4>
 800aa18:	f108 0602 	add.w	r6, r8, #2
 800aa1c:	3e01      	subs	r6, #1
 800aa1e:	4638      	mov	r0, r7
 800aa20:	612e      	str	r6, [r5, #16]
 800aa22:	4621      	mov	r1, r4
 800aa24:	f7ff fd98 	bl	800a558 <_Bfree>
 800aa28:	4628      	mov	r0, r5
 800aa2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa2e:	f842 0f04 	str.w	r0, [r2, #4]!
 800aa32:	3301      	adds	r3, #1
 800aa34:	e7c5      	b.n	800a9c2 <__lshift+0x4a>
 800aa36:	3904      	subs	r1, #4
 800aa38:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa3c:	f841 2f04 	str.w	r2, [r1, #4]!
 800aa40:	459c      	cmp	ip, r3
 800aa42:	d8f9      	bhi.n	800aa38 <__lshift+0xc0>
 800aa44:	e7ea      	b.n	800aa1c <__lshift+0xa4>
 800aa46:	bf00      	nop
 800aa48:	0800ba16 	.word	0x0800ba16
 800aa4c:	0800ba9e 	.word	0x0800ba9e

0800aa50 <__mcmp>:
 800aa50:	690a      	ldr	r2, [r1, #16]
 800aa52:	4603      	mov	r3, r0
 800aa54:	6900      	ldr	r0, [r0, #16]
 800aa56:	1a80      	subs	r0, r0, r2
 800aa58:	b530      	push	{r4, r5, lr}
 800aa5a:	d10e      	bne.n	800aa7a <__mcmp+0x2a>
 800aa5c:	3314      	adds	r3, #20
 800aa5e:	3114      	adds	r1, #20
 800aa60:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800aa64:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800aa68:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800aa6c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800aa70:	4295      	cmp	r5, r2
 800aa72:	d003      	beq.n	800aa7c <__mcmp+0x2c>
 800aa74:	d205      	bcs.n	800aa82 <__mcmp+0x32>
 800aa76:	f04f 30ff 	mov.w	r0, #4294967295
 800aa7a:	bd30      	pop	{r4, r5, pc}
 800aa7c:	42a3      	cmp	r3, r4
 800aa7e:	d3f3      	bcc.n	800aa68 <__mcmp+0x18>
 800aa80:	e7fb      	b.n	800aa7a <__mcmp+0x2a>
 800aa82:	2001      	movs	r0, #1
 800aa84:	e7f9      	b.n	800aa7a <__mcmp+0x2a>
	...

0800aa88 <__mdiff>:
 800aa88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa8c:	4689      	mov	r9, r1
 800aa8e:	4606      	mov	r6, r0
 800aa90:	4611      	mov	r1, r2
 800aa92:	4648      	mov	r0, r9
 800aa94:	4614      	mov	r4, r2
 800aa96:	f7ff ffdb 	bl	800aa50 <__mcmp>
 800aa9a:	1e05      	subs	r5, r0, #0
 800aa9c:	d112      	bne.n	800aac4 <__mdiff+0x3c>
 800aa9e:	4629      	mov	r1, r5
 800aaa0:	4630      	mov	r0, r6
 800aaa2:	f7ff fd19 	bl	800a4d8 <_Balloc>
 800aaa6:	4602      	mov	r2, r0
 800aaa8:	b928      	cbnz	r0, 800aab6 <__mdiff+0x2e>
 800aaaa:	4b3f      	ldr	r3, [pc, #252]	@ (800aba8 <__mdiff+0x120>)
 800aaac:	f240 2137 	movw	r1, #567	@ 0x237
 800aab0:	483e      	ldr	r0, [pc, #248]	@ (800abac <__mdiff+0x124>)
 800aab2:	f000 fa85 	bl	800afc0 <__assert_func>
 800aab6:	2301      	movs	r3, #1
 800aab8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800aabc:	4610      	mov	r0, r2
 800aabe:	b003      	add	sp, #12
 800aac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aac4:	bfbc      	itt	lt
 800aac6:	464b      	movlt	r3, r9
 800aac8:	46a1      	movlt	r9, r4
 800aaca:	4630      	mov	r0, r6
 800aacc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800aad0:	bfba      	itte	lt
 800aad2:	461c      	movlt	r4, r3
 800aad4:	2501      	movlt	r5, #1
 800aad6:	2500      	movge	r5, #0
 800aad8:	f7ff fcfe 	bl	800a4d8 <_Balloc>
 800aadc:	4602      	mov	r2, r0
 800aade:	b918      	cbnz	r0, 800aae8 <__mdiff+0x60>
 800aae0:	4b31      	ldr	r3, [pc, #196]	@ (800aba8 <__mdiff+0x120>)
 800aae2:	f240 2145 	movw	r1, #581	@ 0x245
 800aae6:	e7e3      	b.n	800aab0 <__mdiff+0x28>
 800aae8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800aaec:	6926      	ldr	r6, [r4, #16]
 800aaee:	60c5      	str	r5, [r0, #12]
 800aaf0:	f109 0310 	add.w	r3, r9, #16
 800aaf4:	f109 0514 	add.w	r5, r9, #20
 800aaf8:	f104 0e14 	add.w	lr, r4, #20
 800aafc:	f100 0b14 	add.w	fp, r0, #20
 800ab00:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ab04:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ab08:	9301      	str	r3, [sp, #4]
 800ab0a:	46d9      	mov	r9, fp
 800ab0c:	f04f 0c00 	mov.w	ip, #0
 800ab10:	9b01      	ldr	r3, [sp, #4]
 800ab12:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ab16:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ab1a:	9301      	str	r3, [sp, #4]
 800ab1c:	fa1f f38a 	uxth.w	r3, sl
 800ab20:	4619      	mov	r1, r3
 800ab22:	b283      	uxth	r3, r0
 800ab24:	1acb      	subs	r3, r1, r3
 800ab26:	0c00      	lsrs	r0, r0, #16
 800ab28:	4463      	add	r3, ip
 800ab2a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ab2e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ab32:	b29b      	uxth	r3, r3
 800ab34:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ab38:	4576      	cmp	r6, lr
 800ab3a:	f849 3b04 	str.w	r3, [r9], #4
 800ab3e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ab42:	d8e5      	bhi.n	800ab10 <__mdiff+0x88>
 800ab44:	1b33      	subs	r3, r6, r4
 800ab46:	3b15      	subs	r3, #21
 800ab48:	f023 0303 	bic.w	r3, r3, #3
 800ab4c:	3415      	adds	r4, #21
 800ab4e:	3304      	adds	r3, #4
 800ab50:	42a6      	cmp	r6, r4
 800ab52:	bf38      	it	cc
 800ab54:	2304      	movcc	r3, #4
 800ab56:	441d      	add	r5, r3
 800ab58:	445b      	add	r3, fp
 800ab5a:	461e      	mov	r6, r3
 800ab5c:	462c      	mov	r4, r5
 800ab5e:	4544      	cmp	r4, r8
 800ab60:	d30e      	bcc.n	800ab80 <__mdiff+0xf8>
 800ab62:	f108 0103 	add.w	r1, r8, #3
 800ab66:	1b49      	subs	r1, r1, r5
 800ab68:	f021 0103 	bic.w	r1, r1, #3
 800ab6c:	3d03      	subs	r5, #3
 800ab6e:	45a8      	cmp	r8, r5
 800ab70:	bf38      	it	cc
 800ab72:	2100      	movcc	r1, #0
 800ab74:	440b      	add	r3, r1
 800ab76:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ab7a:	b191      	cbz	r1, 800aba2 <__mdiff+0x11a>
 800ab7c:	6117      	str	r7, [r2, #16]
 800ab7e:	e79d      	b.n	800aabc <__mdiff+0x34>
 800ab80:	f854 1b04 	ldr.w	r1, [r4], #4
 800ab84:	46e6      	mov	lr, ip
 800ab86:	0c08      	lsrs	r0, r1, #16
 800ab88:	fa1c fc81 	uxtah	ip, ip, r1
 800ab8c:	4471      	add	r1, lr
 800ab8e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ab92:	b289      	uxth	r1, r1
 800ab94:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ab98:	f846 1b04 	str.w	r1, [r6], #4
 800ab9c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800aba0:	e7dd      	b.n	800ab5e <__mdiff+0xd6>
 800aba2:	3f01      	subs	r7, #1
 800aba4:	e7e7      	b.n	800ab76 <__mdiff+0xee>
 800aba6:	bf00      	nop
 800aba8:	0800ba16 	.word	0x0800ba16
 800abac:	0800ba9e 	.word	0x0800ba9e

0800abb0 <__ulp>:
 800abb0:	b082      	sub	sp, #8
 800abb2:	ed8d 0b00 	vstr	d0, [sp]
 800abb6:	9a01      	ldr	r2, [sp, #4]
 800abb8:	4b0f      	ldr	r3, [pc, #60]	@ (800abf8 <__ulp+0x48>)
 800abba:	4013      	ands	r3, r2
 800abbc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	dc08      	bgt.n	800abd6 <__ulp+0x26>
 800abc4:	425b      	negs	r3, r3
 800abc6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800abca:	ea4f 5223 	mov.w	r2, r3, asr #20
 800abce:	da04      	bge.n	800abda <__ulp+0x2a>
 800abd0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800abd4:	4113      	asrs	r3, r2
 800abd6:	2200      	movs	r2, #0
 800abd8:	e008      	b.n	800abec <__ulp+0x3c>
 800abda:	f1a2 0314 	sub.w	r3, r2, #20
 800abde:	2b1e      	cmp	r3, #30
 800abe0:	bfda      	itte	le
 800abe2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800abe6:	40da      	lsrle	r2, r3
 800abe8:	2201      	movgt	r2, #1
 800abea:	2300      	movs	r3, #0
 800abec:	4619      	mov	r1, r3
 800abee:	4610      	mov	r0, r2
 800abf0:	ec41 0b10 	vmov	d0, r0, r1
 800abf4:	b002      	add	sp, #8
 800abf6:	4770      	bx	lr
 800abf8:	7ff00000 	.word	0x7ff00000

0800abfc <__b2d>:
 800abfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac00:	6906      	ldr	r6, [r0, #16]
 800ac02:	f100 0814 	add.w	r8, r0, #20
 800ac06:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ac0a:	1f37      	subs	r7, r6, #4
 800ac0c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ac10:	4610      	mov	r0, r2
 800ac12:	f7ff fd53 	bl	800a6bc <__hi0bits>
 800ac16:	f1c0 0320 	rsb	r3, r0, #32
 800ac1a:	280a      	cmp	r0, #10
 800ac1c:	600b      	str	r3, [r1, #0]
 800ac1e:	491b      	ldr	r1, [pc, #108]	@ (800ac8c <__b2d+0x90>)
 800ac20:	dc15      	bgt.n	800ac4e <__b2d+0x52>
 800ac22:	f1c0 0c0b 	rsb	ip, r0, #11
 800ac26:	fa22 f30c 	lsr.w	r3, r2, ip
 800ac2a:	45b8      	cmp	r8, r7
 800ac2c:	ea43 0501 	orr.w	r5, r3, r1
 800ac30:	bf34      	ite	cc
 800ac32:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ac36:	2300      	movcs	r3, #0
 800ac38:	3015      	adds	r0, #21
 800ac3a:	fa02 f000 	lsl.w	r0, r2, r0
 800ac3e:	fa23 f30c 	lsr.w	r3, r3, ip
 800ac42:	4303      	orrs	r3, r0
 800ac44:	461c      	mov	r4, r3
 800ac46:	ec45 4b10 	vmov	d0, r4, r5
 800ac4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac4e:	45b8      	cmp	r8, r7
 800ac50:	bf3a      	itte	cc
 800ac52:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ac56:	f1a6 0708 	subcc.w	r7, r6, #8
 800ac5a:	2300      	movcs	r3, #0
 800ac5c:	380b      	subs	r0, #11
 800ac5e:	d012      	beq.n	800ac86 <__b2d+0x8a>
 800ac60:	f1c0 0120 	rsb	r1, r0, #32
 800ac64:	fa23 f401 	lsr.w	r4, r3, r1
 800ac68:	4082      	lsls	r2, r0
 800ac6a:	4322      	orrs	r2, r4
 800ac6c:	4547      	cmp	r7, r8
 800ac6e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ac72:	bf8c      	ite	hi
 800ac74:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ac78:	2200      	movls	r2, #0
 800ac7a:	4083      	lsls	r3, r0
 800ac7c:	40ca      	lsrs	r2, r1
 800ac7e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ac82:	4313      	orrs	r3, r2
 800ac84:	e7de      	b.n	800ac44 <__b2d+0x48>
 800ac86:	ea42 0501 	orr.w	r5, r2, r1
 800ac8a:	e7db      	b.n	800ac44 <__b2d+0x48>
 800ac8c:	3ff00000 	.word	0x3ff00000

0800ac90 <__d2b>:
 800ac90:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ac94:	460f      	mov	r7, r1
 800ac96:	2101      	movs	r1, #1
 800ac98:	ec59 8b10 	vmov	r8, r9, d0
 800ac9c:	4616      	mov	r6, r2
 800ac9e:	f7ff fc1b 	bl	800a4d8 <_Balloc>
 800aca2:	4604      	mov	r4, r0
 800aca4:	b930      	cbnz	r0, 800acb4 <__d2b+0x24>
 800aca6:	4602      	mov	r2, r0
 800aca8:	4b23      	ldr	r3, [pc, #140]	@ (800ad38 <__d2b+0xa8>)
 800acaa:	4824      	ldr	r0, [pc, #144]	@ (800ad3c <__d2b+0xac>)
 800acac:	f240 310f 	movw	r1, #783	@ 0x30f
 800acb0:	f000 f986 	bl	800afc0 <__assert_func>
 800acb4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800acb8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800acbc:	b10d      	cbz	r5, 800acc2 <__d2b+0x32>
 800acbe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800acc2:	9301      	str	r3, [sp, #4]
 800acc4:	f1b8 0300 	subs.w	r3, r8, #0
 800acc8:	d023      	beq.n	800ad12 <__d2b+0x82>
 800acca:	4668      	mov	r0, sp
 800accc:	9300      	str	r3, [sp, #0]
 800acce:	f7ff fd14 	bl	800a6fa <__lo0bits>
 800acd2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800acd6:	b1d0      	cbz	r0, 800ad0e <__d2b+0x7e>
 800acd8:	f1c0 0320 	rsb	r3, r0, #32
 800acdc:	fa02 f303 	lsl.w	r3, r2, r3
 800ace0:	430b      	orrs	r3, r1
 800ace2:	40c2      	lsrs	r2, r0
 800ace4:	6163      	str	r3, [r4, #20]
 800ace6:	9201      	str	r2, [sp, #4]
 800ace8:	9b01      	ldr	r3, [sp, #4]
 800acea:	61a3      	str	r3, [r4, #24]
 800acec:	2b00      	cmp	r3, #0
 800acee:	bf0c      	ite	eq
 800acf0:	2201      	moveq	r2, #1
 800acf2:	2202      	movne	r2, #2
 800acf4:	6122      	str	r2, [r4, #16]
 800acf6:	b1a5      	cbz	r5, 800ad22 <__d2b+0x92>
 800acf8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800acfc:	4405      	add	r5, r0
 800acfe:	603d      	str	r5, [r7, #0]
 800ad00:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ad04:	6030      	str	r0, [r6, #0]
 800ad06:	4620      	mov	r0, r4
 800ad08:	b003      	add	sp, #12
 800ad0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ad0e:	6161      	str	r1, [r4, #20]
 800ad10:	e7ea      	b.n	800ace8 <__d2b+0x58>
 800ad12:	a801      	add	r0, sp, #4
 800ad14:	f7ff fcf1 	bl	800a6fa <__lo0bits>
 800ad18:	9b01      	ldr	r3, [sp, #4]
 800ad1a:	6163      	str	r3, [r4, #20]
 800ad1c:	3020      	adds	r0, #32
 800ad1e:	2201      	movs	r2, #1
 800ad20:	e7e8      	b.n	800acf4 <__d2b+0x64>
 800ad22:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ad26:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ad2a:	6038      	str	r0, [r7, #0]
 800ad2c:	6918      	ldr	r0, [r3, #16]
 800ad2e:	f7ff fcc5 	bl	800a6bc <__hi0bits>
 800ad32:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ad36:	e7e5      	b.n	800ad04 <__d2b+0x74>
 800ad38:	0800ba16 	.word	0x0800ba16
 800ad3c:	0800ba9e 	.word	0x0800ba9e

0800ad40 <__ratio>:
 800ad40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad44:	b085      	sub	sp, #20
 800ad46:	e9cd 1000 	strd	r1, r0, [sp]
 800ad4a:	a902      	add	r1, sp, #8
 800ad4c:	f7ff ff56 	bl	800abfc <__b2d>
 800ad50:	9800      	ldr	r0, [sp, #0]
 800ad52:	a903      	add	r1, sp, #12
 800ad54:	ec55 4b10 	vmov	r4, r5, d0
 800ad58:	f7ff ff50 	bl	800abfc <__b2d>
 800ad5c:	9b01      	ldr	r3, [sp, #4]
 800ad5e:	6919      	ldr	r1, [r3, #16]
 800ad60:	9b00      	ldr	r3, [sp, #0]
 800ad62:	691b      	ldr	r3, [r3, #16]
 800ad64:	1ac9      	subs	r1, r1, r3
 800ad66:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800ad6a:	1a9b      	subs	r3, r3, r2
 800ad6c:	ec5b ab10 	vmov	sl, fp, d0
 800ad70:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	bfce      	itee	gt
 800ad78:	462a      	movgt	r2, r5
 800ad7a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ad7e:	465a      	movle	r2, fp
 800ad80:	462f      	mov	r7, r5
 800ad82:	46d9      	mov	r9, fp
 800ad84:	bfcc      	ite	gt
 800ad86:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ad8a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800ad8e:	464b      	mov	r3, r9
 800ad90:	4652      	mov	r2, sl
 800ad92:	4620      	mov	r0, r4
 800ad94:	4639      	mov	r1, r7
 800ad96:	f7f5 fd59 	bl	800084c <__aeabi_ddiv>
 800ad9a:	ec41 0b10 	vmov	d0, r0, r1
 800ad9e:	b005      	add	sp, #20
 800ada0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ada4 <__copybits>:
 800ada4:	3901      	subs	r1, #1
 800ada6:	b570      	push	{r4, r5, r6, lr}
 800ada8:	1149      	asrs	r1, r1, #5
 800adaa:	6914      	ldr	r4, [r2, #16]
 800adac:	3101      	adds	r1, #1
 800adae:	f102 0314 	add.w	r3, r2, #20
 800adb2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800adb6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800adba:	1f05      	subs	r5, r0, #4
 800adbc:	42a3      	cmp	r3, r4
 800adbe:	d30c      	bcc.n	800adda <__copybits+0x36>
 800adc0:	1aa3      	subs	r3, r4, r2
 800adc2:	3b11      	subs	r3, #17
 800adc4:	f023 0303 	bic.w	r3, r3, #3
 800adc8:	3211      	adds	r2, #17
 800adca:	42a2      	cmp	r2, r4
 800adcc:	bf88      	it	hi
 800adce:	2300      	movhi	r3, #0
 800add0:	4418      	add	r0, r3
 800add2:	2300      	movs	r3, #0
 800add4:	4288      	cmp	r0, r1
 800add6:	d305      	bcc.n	800ade4 <__copybits+0x40>
 800add8:	bd70      	pop	{r4, r5, r6, pc}
 800adda:	f853 6b04 	ldr.w	r6, [r3], #4
 800adde:	f845 6f04 	str.w	r6, [r5, #4]!
 800ade2:	e7eb      	b.n	800adbc <__copybits+0x18>
 800ade4:	f840 3b04 	str.w	r3, [r0], #4
 800ade8:	e7f4      	b.n	800add4 <__copybits+0x30>

0800adea <__any_on>:
 800adea:	f100 0214 	add.w	r2, r0, #20
 800adee:	6900      	ldr	r0, [r0, #16]
 800adf0:	114b      	asrs	r3, r1, #5
 800adf2:	4298      	cmp	r0, r3
 800adf4:	b510      	push	{r4, lr}
 800adf6:	db11      	blt.n	800ae1c <__any_on+0x32>
 800adf8:	dd0a      	ble.n	800ae10 <__any_on+0x26>
 800adfa:	f011 011f 	ands.w	r1, r1, #31
 800adfe:	d007      	beq.n	800ae10 <__any_on+0x26>
 800ae00:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ae04:	fa24 f001 	lsr.w	r0, r4, r1
 800ae08:	fa00 f101 	lsl.w	r1, r0, r1
 800ae0c:	428c      	cmp	r4, r1
 800ae0e:	d10b      	bne.n	800ae28 <__any_on+0x3e>
 800ae10:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ae14:	4293      	cmp	r3, r2
 800ae16:	d803      	bhi.n	800ae20 <__any_on+0x36>
 800ae18:	2000      	movs	r0, #0
 800ae1a:	bd10      	pop	{r4, pc}
 800ae1c:	4603      	mov	r3, r0
 800ae1e:	e7f7      	b.n	800ae10 <__any_on+0x26>
 800ae20:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ae24:	2900      	cmp	r1, #0
 800ae26:	d0f5      	beq.n	800ae14 <__any_on+0x2a>
 800ae28:	2001      	movs	r0, #1
 800ae2a:	e7f6      	b.n	800ae1a <__any_on+0x30>

0800ae2c <__ascii_wctomb>:
 800ae2c:	4603      	mov	r3, r0
 800ae2e:	4608      	mov	r0, r1
 800ae30:	b141      	cbz	r1, 800ae44 <__ascii_wctomb+0x18>
 800ae32:	2aff      	cmp	r2, #255	@ 0xff
 800ae34:	d904      	bls.n	800ae40 <__ascii_wctomb+0x14>
 800ae36:	228a      	movs	r2, #138	@ 0x8a
 800ae38:	601a      	str	r2, [r3, #0]
 800ae3a:	f04f 30ff 	mov.w	r0, #4294967295
 800ae3e:	4770      	bx	lr
 800ae40:	700a      	strb	r2, [r1, #0]
 800ae42:	2001      	movs	r0, #1
 800ae44:	4770      	bx	lr
	...

0800ae48 <__sflush_r>:
 800ae48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ae4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae50:	0716      	lsls	r6, r2, #28
 800ae52:	4605      	mov	r5, r0
 800ae54:	460c      	mov	r4, r1
 800ae56:	d454      	bmi.n	800af02 <__sflush_r+0xba>
 800ae58:	684b      	ldr	r3, [r1, #4]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	dc02      	bgt.n	800ae64 <__sflush_r+0x1c>
 800ae5e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	dd48      	ble.n	800aef6 <__sflush_r+0xae>
 800ae64:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ae66:	2e00      	cmp	r6, #0
 800ae68:	d045      	beq.n	800aef6 <__sflush_r+0xae>
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ae70:	682f      	ldr	r7, [r5, #0]
 800ae72:	6a21      	ldr	r1, [r4, #32]
 800ae74:	602b      	str	r3, [r5, #0]
 800ae76:	d030      	beq.n	800aeda <__sflush_r+0x92>
 800ae78:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ae7a:	89a3      	ldrh	r3, [r4, #12]
 800ae7c:	0759      	lsls	r1, r3, #29
 800ae7e:	d505      	bpl.n	800ae8c <__sflush_r+0x44>
 800ae80:	6863      	ldr	r3, [r4, #4]
 800ae82:	1ad2      	subs	r2, r2, r3
 800ae84:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ae86:	b10b      	cbz	r3, 800ae8c <__sflush_r+0x44>
 800ae88:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ae8a:	1ad2      	subs	r2, r2, r3
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ae90:	6a21      	ldr	r1, [r4, #32]
 800ae92:	4628      	mov	r0, r5
 800ae94:	47b0      	blx	r6
 800ae96:	1c43      	adds	r3, r0, #1
 800ae98:	89a3      	ldrh	r3, [r4, #12]
 800ae9a:	d106      	bne.n	800aeaa <__sflush_r+0x62>
 800ae9c:	6829      	ldr	r1, [r5, #0]
 800ae9e:	291d      	cmp	r1, #29
 800aea0:	d82b      	bhi.n	800aefa <__sflush_r+0xb2>
 800aea2:	4a2a      	ldr	r2, [pc, #168]	@ (800af4c <__sflush_r+0x104>)
 800aea4:	40ca      	lsrs	r2, r1
 800aea6:	07d6      	lsls	r6, r2, #31
 800aea8:	d527      	bpl.n	800aefa <__sflush_r+0xb2>
 800aeaa:	2200      	movs	r2, #0
 800aeac:	6062      	str	r2, [r4, #4]
 800aeae:	04d9      	lsls	r1, r3, #19
 800aeb0:	6922      	ldr	r2, [r4, #16]
 800aeb2:	6022      	str	r2, [r4, #0]
 800aeb4:	d504      	bpl.n	800aec0 <__sflush_r+0x78>
 800aeb6:	1c42      	adds	r2, r0, #1
 800aeb8:	d101      	bne.n	800aebe <__sflush_r+0x76>
 800aeba:	682b      	ldr	r3, [r5, #0]
 800aebc:	b903      	cbnz	r3, 800aec0 <__sflush_r+0x78>
 800aebe:	6560      	str	r0, [r4, #84]	@ 0x54
 800aec0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aec2:	602f      	str	r7, [r5, #0]
 800aec4:	b1b9      	cbz	r1, 800aef6 <__sflush_r+0xae>
 800aec6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aeca:	4299      	cmp	r1, r3
 800aecc:	d002      	beq.n	800aed4 <__sflush_r+0x8c>
 800aece:	4628      	mov	r0, r5
 800aed0:	f7fe febe 	bl	8009c50 <_free_r>
 800aed4:	2300      	movs	r3, #0
 800aed6:	6363      	str	r3, [r4, #52]	@ 0x34
 800aed8:	e00d      	b.n	800aef6 <__sflush_r+0xae>
 800aeda:	2301      	movs	r3, #1
 800aedc:	4628      	mov	r0, r5
 800aede:	47b0      	blx	r6
 800aee0:	4602      	mov	r2, r0
 800aee2:	1c50      	adds	r0, r2, #1
 800aee4:	d1c9      	bne.n	800ae7a <__sflush_r+0x32>
 800aee6:	682b      	ldr	r3, [r5, #0]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d0c6      	beq.n	800ae7a <__sflush_r+0x32>
 800aeec:	2b1d      	cmp	r3, #29
 800aeee:	d001      	beq.n	800aef4 <__sflush_r+0xac>
 800aef0:	2b16      	cmp	r3, #22
 800aef2:	d11e      	bne.n	800af32 <__sflush_r+0xea>
 800aef4:	602f      	str	r7, [r5, #0]
 800aef6:	2000      	movs	r0, #0
 800aef8:	e022      	b.n	800af40 <__sflush_r+0xf8>
 800aefa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aefe:	b21b      	sxth	r3, r3
 800af00:	e01b      	b.n	800af3a <__sflush_r+0xf2>
 800af02:	690f      	ldr	r7, [r1, #16]
 800af04:	2f00      	cmp	r7, #0
 800af06:	d0f6      	beq.n	800aef6 <__sflush_r+0xae>
 800af08:	0793      	lsls	r3, r2, #30
 800af0a:	680e      	ldr	r6, [r1, #0]
 800af0c:	bf08      	it	eq
 800af0e:	694b      	ldreq	r3, [r1, #20]
 800af10:	600f      	str	r7, [r1, #0]
 800af12:	bf18      	it	ne
 800af14:	2300      	movne	r3, #0
 800af16:	eba6 0807 	sub.w	r8, r6, r7
 800af1a:	608b      	str	r3, [r1, #8]
 800af1c:	f1b8 0f00 	cmp.w	r8, #0
 800af20:	dde9      	ble.n	800aef6 <__sflush_r+0xae>
 800af22:	6a21      	ldr	r1, [r4, #32]
 800af24:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800af26:	4643      	mov	r3, r8
 800af28:	463a      	mov	r2, r7
 800af2a:	4628      	mov	r0, r5
 800af2c:	47b0      	blx	r6
 800af2e:	2800      	cmp	r0, #0
 800af30:	dc08      	bgt.n	800af44 <__sflush_r+0xfc>
 800af32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af3a:	81a3      	strh	r3, [r4, #12]
 800af3c:	f04f 30ff 	mov.w	r0, #4294967295
 800af40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af44:	4407      	add	r7, r0
 800af46:	eba8 0800 	sub.w	r8, r8, r0
 800af4a:	e7e7      	b.n	800af1c <__sflush_r+0xd4>
 800af4c:	20400001 	.word	0x20400001

0800af50 <_fflush_r>:
 800af50:	b538      	push	{r3, r4, r5, lr}
 800af52:	690b      	ldr	r3, [r1, #16]
 800af54:	4605      	mov	r5, r0
 800af56:	460c      	mov	r4, r1
 800af58:	b913      	cbnz	r3, 800af60 <_fflush_r+0x10>
 800af5a:	2500      	movs	r5, #0
 800af5c:	4628      	mov	r0, r5
 800af5e:	bd38      	pop	{r3, r4, r5, pc}
 800af60:	b118      	cbz	r0, 800af6a <_fflush_r+0x1a>
 800af62:	6a03      	ldr	r3, [r0, #32]
 800af64:	b90b      	cbnz	r3, 800af6a <_fflush_r+0x1a>
 800af66:	f7fe fcdf 	bl	8009928 <__sinit>
 800af6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d0f3      	beq.n	800af5a <_fflush_r+0xa>
 800af72:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800af74:	07d0      	lsls	r0, r2, #31
 800af76:	d404      	bmi.n	800af82 <_fflush_r+0x32>
 800af78:	0599      	lsls	r1, r3, #22
 800af7a:	d402      	bmi.n	800af82 <_fflush_r+0x32>
 800af7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800af7e:	f7fe fe4c 	bl	8009c1a <__retarget_lock_acquire_recursive>
 800af82:	4628      	mov	r0, r5
 800af84:	4621      	mov	r1, r4
 800af86:	f7ff ff5f 	bl	800ae48 <__sflush_r>
 800af8a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800af8c:	07da      	lsls	r2, r3, #31
 800af8e:	4605      	mov	r5, r0
 800af90:	d4e4      	bmi.n	800af5c <_fflush_r+0xc>
 800af92:	89a3      	ldrh	r3, [r4, #12]
 800af94:	059b      	lsls	r3, r3, #22
 800af96:	d4e1      	bmi.n	800af5c <_fflush_r+0xc>
 800af98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800af9a:	f7fe fe3f 	bl	8009c1c <__retarget_lock_release_recursive>
 800af9e:	e7dd      	b.n	800af5c <_fflush_r+0xc>

0800afa0 <_sbrk_r>:
 800afa0:	b538      	push	{r3, r4, r5, lr}
 800afa2:	4d06      	ldr	r5, [pc, #24]	@ (800afbc <_sbrk_r+0x1c>)
 800afa4:	2300      	movs	r3, #0
 800afa6:	4604      	mov	r4, r0
 800afa8:	4608      	mov	r0, r1
 800afaa:	602b      	str	r3, [r5, #0]
 800afac:	f7f6 fc94 	bl	80018d8 <_sbrk>
 800afb0:	1c43      	adds	r3, r0, #1
 800afb2:	d102      	bne.n	800afba <_sbrk_r+0x1a>
 800afb4:	682b      	ldr	r3, [r5, #0]
 800afb6:	b103      	cbz	r3, 800afba <_sbrk_r+0x1a>
 800afb8:	6023      	str	r3, [r4, #0]
 800afba:	bd38      	pop	{r3, r4, r5, pc}
 800afbc:	20004564 	.word	0x20004564

0800afc0 <__assert_func>:
 800afc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800afc2:	4614      	mov	r4, r2
 800afc4:	461a      	mov	r2, r3
 800afc6:	4b09      	ldr	r3, [pc, #36]	@ (800afec <__assert_func+0x2c>)
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	4605      	mov	r5, r0
 800afcc:	68d8      	ldr	r0, [r3, #12]
 800afce:	b14c      	cbz	r4, 800afe4 <__assert_func+0x24>
 800afd0:	4b07      	ldr	r3, [pc, #28]	@ (800aff0 <__assert_func+0x30>)
 800afd2:	9100      	str	r1, [sp, #0]
 800afd4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800afd8:	4906      	ldr	r1, [pc, #24]	@ (800aff4 <__assert_func+0x34>)
 800afda:	462b      	mov	r3, r5
 800afdc:	f000 f82a 	bl	800b034 <fiprintf>
 800afe0:	f000 f83a 	bl	800b058 <abort>
 800afe4:	4b04      	ldr	r3, [pc, #16]	@ (800aff8 <__assert_func+0x38>)
 800afe6:	461c      	mov	r4, r3
 800afe8:	e7f3      	b.n	800afd2 <__assert_func+0x12>
 800afea:	bf00      	nop
 800afec:	2000018c 	.word	0x2000018c
 800aff0:	0800baf7 	.word	0x0800baf7
 800aff4:	0800bb04 	.word	0x0800bb04
 800aff8:	0800bb32 	.word	0x0800bb32

0800affc <_calloc_r>:
 800affc:	b570      	push	{r4, r5, r6, lr}
 800affe:	fba1 5402 	umull	r5, r4, r1, r2
 800b002:	b934      	cbnz	r4, 800b012 <_calloc_r+0x16>
 800b004:	4629      	mov	r1, r5
 800b006:	f7ff f9c9 	bl	800a39c <_malloc_r>
 800b00a:	4606      	mov	r6, r0
 800b00c:	b928      	cbnz	r0, 800b01a <_calloc_r+0x1e>
 800b00e:	4630      	mov	r0, r6
 800b010:	bd70      	pop	{r4, r5, r6, pc}
 800b012:	220c      	movs	r2, #12
 800b014:	6002      	str	r2, [r0, #0]
 800b016:	2600      	movs	r6, #0
 800b018:	e7f9      	b.n	800b00e <_calloc_r+0x12>
 800b01a:	462a      	mov	r2, r5
 800b01c:	4621      	mov	r1, r4
 800b01e:	f7fe fcfc 	bl	8009a1a <memset>
 800b022:	e7f4      	b.n	800b00e <_calloc_r+0x12>

0800b024 <malloc>:
 800b024:	4b02      	ldr	r3, [pc, #8]	@ (800b030 <malloc+0xc>)
 800b026:	4601      	mov	r1, r0
 800b028:	6818      	ldr	r0, [r3, #0]
 800b02a:	f7ff b9b7 	b.w	800a39c <_malloc_r>
 800b02e:	bf00      	nop
 800b030:	2000018c 	.word	0x2000018c

0800b034 <fiprintf>:
 800b034:	b40e      	push	{r1, r2, r3}
 800b036:	b503      	push	{r0, r1, lr}
 800b038:	4601      	mov	r1, r0
 800b03a:	ab03      	add	r3, sp, #12
 800b03c:	4805      	ldr	r0, [pc, #20]	@ (800b054 <fiprintf+0x20>)
 800b03e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b042:	6800      	ldr	r0, [r0, #0]
 800b044:	9301      	str	r3, [sp, #4]
 800b046:	f000 f837 	bl	800b0b8 <_vfiprintf_r>
 800b04a:	b002      	add	sp, #8
 800b04c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b050:	b003      	add	sp, #12
 800b052:	4770      	bx	lr
 800b054:	2000018c 	.word	0x2000018c

0800b058 <abort>:
 800b058:	b508      	push	{r3, lr}
 800b05a:	2006      	movs	r0, #6
 800b05c:	f000 fb8c 	bl	800b778 <raise>
 800b060:	2001      	movs	r0, #1
 800b062:	f7f6 fbc1 	bl	80017e8 <_exit>

0800b066 <__sfputc_r>:
 800b066:	6893      	ldr	r3, [r2, #8]
 800b068:	3b01      	subs	r3, #1
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	b410      	push	{r4}
 800b06e:	6093      	str	r3, [r2, #8]
 800b070:	da08      	bge.n	800b084 <__sfputc_r+0x1e>
 800b072:	6994      	ldr	r4, [r2, #24]
 800b074:	42a3      	cmp	r3, r4
 800b076:	db01      	blt.n	800b07c <__sfputc_r+0x16>
 800b078:	290a      	cmp	r1, #10
 800b07a:	d103      	bne.n	800b084 <__sfputc_r+0x1e>
 800b07c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b080:	f000 babe 	b.w	800b600 <__swbuf_r>
 800b084:	6813      	ldr	r3, [r2, #0]
 800b086:	1c58      	adds	r0, r3, #1
 800b088:	6010      	str	r0, [r2, #0]
 800b08a:	7019      	strb	r1, [r3, #0]
 800b08c:	4608      	mov	r0, r1
 800b08e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b092:	4770      	bx	lr

0800b094 <__sfputs_r>:
 800b094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b096:	4606      	mov	r6, r0
 800b098:	460f      	mov	r7, r1
 800b09a:	4614      	mov	r4, r2
 800b09c:	18d5      	adds	r5, r2, r3
 800b09e:	42ac      	cmp	r4, r5
 800b0a0:	d101      	bne.n	800b0a6 <__sfputs_r+0x12>
 800b0a2:	2000      	movs	r0, #0
 800b0a4:	e007      	b.n	800b0b6 <__sfputs_r+0x22>
 800b0a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0aa:	463a      	mov	r2, r7
 800b0ac:	4630      	mov	r0, r6
 800b0ae:	f7ff ffda 	bl	800b066 <__sfputc_r>
 800b0b2:	1c43      	adds	r3, r0, #1
 800b0b4:	d1f3      	bne.n	800b09e <__sfputs_r+0xa>
 800b0b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b0b8 <_vfiprintf_r>:
 800b0b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0bc:	460d      	mov	r5, r1
 800b0be:	b09d      	sub	sp, #116	@ 0x74
 800b0c0:	4614      	mov	r4, r2
 800b0c2:	4698      	mov	r8, r3
 800b0c4:	4606      	mov	r6, r0
 800b0c6:	b118      	cbz	r0, 800b0d0 <_vfiprintf_r+0x18>
 800b0c8:	6a03      	ldr	r3, [r0, #32]
 800b0ca:	b90b      	cbnz	r3, 800b0d0 <_vfiprintf_r+0x18>
 800b0cc:	f7fe fc2c 	bl	8009928 <__sinit>
 800b0d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b0d2:	07d9      	lsls	r1, r3, #31
 800b0d4:	d405      	bmi.n	800b0e2 <_vfiprintf_r+0x2a>
 800b0d6:	89ab      	ldrh	r3, [r5, #12]
 800b0d8:	059a      	lsls	r2, r3, #22
 800b0da:	d402      	bmi.n	800b0e2 <_vfiprintf_r+0x2a>
 800b0dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b0de:	f7fe fd9c 	bl	8009c1a <__retarget_lock_acquire_recursive>
 800b0e2:	89ab      	ldrh	r3, [r5, #12]
 800b0e4:	071b      	lsls	r3, r3, #28
 800b0e6:	d501      	bpl.n	800b0ec <_vfiprintf_r+0x34>
 800b0e8:	692b      	ldr	r3, [r5, #16]
 800b0ea:	b99b      	cbnz	r3, 800b114 <_vfiprintf_r+0x5c>
 800b0ec:	4629      	mov	r1, r5
 800b0ee:	4630      	mov	r0, r6
 800b0f0:	f000 fac4 	bl	800b67c <__swsetup_r>
 800b0f4:	b170      	cbz	r0, 800b114 <_vfiprintf_r+0x5c>
 800b0f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b0f8:	07dc      	lsls	r4, r3, #31
 800b0fa:	d504      	bpl.n	800b106 <_vfiprintf_r+0x4e>
 800b0fc:	f04f 30ff 	mov.w	r0, #4294967295
 800b100:	b01d      	add	sp, #116	@ 0x74
 800b102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b106:	89ab      	ldrh	r3, [r5, #12]
 800b108:	0598      	lsls	r0, r3, #22
 800b10a:	d4f7      	bmi.n	800b0fc <_vfiprintf_r+0x44>
 800b10c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b10e:	f7fe fd85 	bl	8009c1c <__retarget_lock_release_recursive>
 800b112:	e7f3      	b.n	800b0fc <_vfiprintf_r+0x44>
 800b114:	2300      	movs	r3, #0
 800b116:	9309      	str	r3, [sp, #36]	@ 0x24
 800b118:	2320      	movs	r3, #32
 800b11a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b11e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b122:	2330      	movs	r3, #48	@ 0x30
 800b124:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b2d4 <_vfiprintf_r+0x21c>
 800b128:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b12c:	f04f 0901 	mov.w	r9, #1
 800b130:	4623      	mov	r3, r4
 800b132:	469a      	mov	sl, r3
 800b134:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b138:	b10a      	cbz	r2, 800b13e <_vfiprintf_r+0x86>
 800b13a:	2a25      	cmp	r2, #37	@ 0x25
 800b13c:	d1f9      	bne.n	800b132 <_vfiprintf_r+0x7a>
 800b13e:	ebba 0b04 	subs.w	fp, sl, r4
 800b142:	d00b      	beq.n	800b15c <_vfiprintf_r+0xa4>
 800b144:	465b      	mov	r3, fp
 800b146:	4622      	mov	r2, r4
 800b148:	4629      	mov	r1, r5
 800b14a:	4630      	mov	r0, r6
 800b14c:	f7ff ffa2 	bl	800b094 <__sfputs_r>
 800b150:	3001      	adds	r0, #1
 800b152:	f000 80a7 	beq.w	800b2a4 <_vfiprintf_r+0x1ec>
 800b156:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b158:	445a      	add	r2, fp
 800b15a:	9209      	str	r2, [sp, #36]	@ 0x24
 800b15c:	f89a 3000 	ldrb.w	r3, [sl]
 800b160:	2b00      	cmp	r3, #0
 800b162:	f000 809f 	beq.w	800b2a4 <_vfiprintf_r+0x1ec>
 800b166:	2300      	movs	r3, #0
 800b168:	f04f 32ff 	mov.w	r2, #4294967295
 800b16c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b170:	f10a 0a01 	add.w	sl, sl, #1
 800b174:	9304      	str	r3, [sp, #16]
 800b176:	9307      	str	r3, [sp, #28]
 800b178:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b17c:	931a      	str	r3, [sp, #104]	@ 0x68
 800b17e:	4654      	mov	r4, sl
 800b180:	2205      	movs	r2, #5
 800b182:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b186:	4853      	ldr	r0, [pc, #332]	@ (800b2d4 <_vfiprintf_r+0x21c>)
 800b188:	f7f5 f82a 	bl	80001e0 <memchr>
 800b18c:	9a04      	ldr	r2, [sp, #16]
 800b18e:	b9d8      	cbnz	r0, 800b1c8 <_vfiprintf_r+0x110>
 800b190:	06d1      	lsls	r1, r2, #27
 800b192:	bf44      	itt	mi
 800b194:	2320      	movmi	r3, #32
 800b196:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b19a:	0713      	lsls	r3, r2, #28
 800b19c:	bf44      	itt	mi
 800b19e:	232b      	movmi	r3, #43	@ 0x2b
 800b1a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b1a4:	f89a 3000 	ldrb.w	r3, [sl]
 800b1a8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b1aa:	d015      	beq.n	800b1d8 <_vfiprintf_r+0x120>
 800b1ac:	9a07      	ldr	r2, [sp, #28]
 800b1ae:	4654      	mov	r4, sl
 800b1b0:	2000      	movs	r0, #0
 800b1b2:	f04f 0c0a 	mov.w	ip, #10
 800b1b6:	4621      	mov	r1, r4
 800b1b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b1bc:	3b30      	subs	r3, #48	@ 0x30
 800b1be:	2b09      	cmp	r3, #9
 800b1c0:	d94b      	bls.n	800b25a <_vfiprintf_r+0x1a2>
 800b1c2:	b1b0      	cbz	r0, 800b1f2 <_vfiprintf_r+0x13a>
 800b1c4:	9207      	str	r2, [sp, #28]
 800b1c6:	e014      	b.n	800b1f2 <_vfiprintf_r+0x13a>
 800b1c8:	eba0 0308 	sub.w	r3, r0, r8
 800b1cc:	fa09 f303 	lsl.w	r3, r9, r3
 800b1d0:	4313      	orrs	r3, r2
 800b1d2:	9304      	str	r3, [sp, #16]
 800b1d4:	46a2      	mov	sl, r4
 800b1d6:	e7d2      	b.n	800b17e <_vfiprintf_r+0xc6>
 800b1d8:	9b03      	ldr	r3, [sp, #12]
 800b1da:	1d19      	adds	r1, r3, #4
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	9103      	str	r1, [sp, #12]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	bfbb      	ittet	lt
 800b1e4:	425b      	neglt	r3, r3
 800b1e6:	f042 0202 	orrlt.w	r2, r2, #2
 800b1ea:	9307      	strge	r3, [sp, #28]
 800b1ec:	9307      	strlt	r3, [sp, #28]
 800b1ee:	bfb8      	it	lt
 800b1f0:	9204      	strlt	r2, [sp, #16]
 800b1f2:	7823      	ldrb	r3, [r4, #0]
 800b1f4:	2b2e      	cmp	r3, #46	@ 0x2e
 800b1f6:	d10a      	bne.n	800b20e <_vfiprintf_r+0x156>
 800b1f8:	7863      	ldrb	r3, [r4, #1]
 800b1fa:	2b2a      	cmp	r3, #42	@ 0x2a
 800b1fc:	d132      	bne.n	800b264 <_vfiprintf_r+0x1ac>
 800b1fe:	9b03      	ldr	r3, [sp, #12]
 800b200:	1d1a      	adds	r2, r3, #4
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	9203      	str	r2, [sp, #12]
 800b206:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b20a:	3402      	adds	r4, #2
 800b20c:	9305      	str	r3, [sp, #20]
 800b20e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b2e4 <_vfiprintf_r+0x22c>
 800b212:	7821      	ldrb	r1, [r4, #0]
 800b214:	2203      	movs	r2, #3
 800b216:	4650      	mov	r0, sl
 800b218:	f7f4 ffe2 	bl	80001e0 <memchr>
 800b21c:	b138      	cbz	r0, 800b22e <_vfiprintf_r+0x176>
 800b21e:	9b04      	ldr	r3, [sp, #16]
 800b220:	eba0 000a 	sub.w	r0, r0, sl
 800b224:	2240      	movs	r2, #64	@ 0x40
 800b226:	4082      	lsls	r2, r0
 800b228:	4313      	orrs	r3, r2
 800b22a:	3401      	adds	r4, #1
 800b22c:	9304      	str	r3, [sp, #16]
 800b22e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b232:	4829      	ldr	r0, [pc, #164]	@ (800b2d8 <_vfiprintf_r+0x220>)
 800b234:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b238:	2206      	movs	r2, #6
 800b23a:	f7f4 ffd1 	bl	80001e0 <memchr>
 800b23e:	2800      	cmp	r0, #0
 800b240:	d03f      	beq.n	800b2c2 <_vfiprintf_r+0x20a>
 800b242:	4b26      	ldr	r3, [pc, #152]	@ (800b2dc <_vfiprintf_r+0x224>)
 800b244:	bb1b      	cbnz	r3, 800b28e <_vfiprintf_r+0x1d6>
 800b246:	9b03      	ldr	r3, [sp, #12]
 800b248:	3307      	adds	r3, #7
 800b24a:	f023 0307 	bic.w	r3, r3, #7
 800b24e:	3308      	adds	r3, #8
 800b250:	9303      	str	r3, [sp, #12]
 800b252:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b254:	443b      	add	r3, r7
 800b256:	9309      	str	r3, [sp, #36]	@ 0x24
 800b258:	e76a      	b.n	800b130 <_vfiprintf_r+0x78>
 800b25a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b25e:	460c      	mov	r4, r1
 800b260:	2001      	movs	r0, #1
 800b262:	e7a8      	b.n	800b1b6 <_vfiprintf_r+0xfe>
 800b264:	2300      	movs	r3, #0
 800b266:	3401      	adds	r4, #1
 800b268:	9305      	str	r3, [sp, #20]
 800b26a:	4619      	mov	r1, r3
 800b26c:	f04f 0c0a 	mov.w	ip, #10
 800b270:	4620      	mov	r0, r4
 800b272:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b276:	3a30      	subs	r2, #48	@ 0x30
 800b278:	2a09      	cmp	r2, #9
 800b27a:	d903      	bls.n	800b284 <_vfiprintf_r+0x1cc>
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d0c6      	beq.n	800b20e <_vfiprintf_r+0x156>
 800b280:	9105      	str	r1, [sp, #20]
 800b282:	e7c4      	b.n	800b20e <_vfiprintf_r+0x156>
 800b284:	fb0c 2101 	mla	r1, ip, r1, r2
 800b288:	4604      	mov	r4, r0
 800b28a:	2301      	movs	r3, #1
 800b28c:	e7f0      	b.n	800b270 <_vfiprintf_r+0x1b8>
 800b28e:	ab03      	add	r3, sp, #12
 800b290:	9300      	str	r3, [sp, #0]
 800b292:	462a      	mov	r2, r5
 800b294:	4b12      	ldr	r3, [pc, #72]	@ (800b2e0 <_vfiprintf_r+0x228>)
 800b296:	a904      	add	r1, sp, #16
 800b298:	4630      	mov	r0, r6
 800b29a:	f3af 8000 	nop.w
 800b29e:	4607      	mov	r7, r0
 800b2a0:	1c78      	adds	r0, r7, #1
 800b2a2:	d1d6      	bne.n	800b252 <_vfiprintf_r+0x19a>
 800b2a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b2a6:	07d9      	lsls	r1, r3, #31
 800b2a8:	d405      	bmi.n	800b2b6 <_vfiprintf_r+0x1fe>
 800b2aa:	89ab      	ldrh	r3, [r5, #12]
 800b2ac:	059a      	lsls	r2, r3, #22
 800b2ae:	d402      	bmi.n	800b2b6 <_vfiprintf_r+0x1fe>
 800b2b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b2b2:	f7fe fcb3 	bl	8009c1c <__retarget_lock_release_recursive>
 800b2b6:	89ab      	ldrh	r3, [r5, #12]
 800b2b8:	065b      	lsls	r3, r3, #25
 800b2ba:	f53f af1f 	bmi.w	800b0fc <_vfiprintf_r+0x44>
 800b2be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b2c0:	e71e      	b.n	800b100 <_vfiprintf_r+0x48>
 800b2c2:	ab03      	add	r3, sp, #12
 800b2c4:	9300      	str	r3, [sp, #0]
 800b2c6:	462a      	mov	r2, r5
 800b2c8:	4b05      	ldr	r3, [pc, #20]	@ (800b2e0 <_vfiprintf_r+0x228>)
 800b2ca:	a904      	add	r1, sp, #16
 800b2cc:	4630      	mov	r0, r6
 800b2ce:	f000 f879 	bl	800b3c4 <_printf_i>
 800b2d2:	e7e4      	b.n	800b29e <_vfiprintf_r+0x1e6>
 800b2d4:	0800bb33 	.word	0x0800bb33
 800b2d8:	0800bb3d 	.word	0x0800bb3d
 800b2dc:	00000000 	.word	0x00000000
 800b2e0:	0800b095 	.word	0x0800b095
 800b2e4:	0800bb39 	.word	0x0800bb39

0800b2e8 <_printf_common>:
 800b2e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b2ec:	4616      	mov	r6, r2
 800b2ee:	4698      	mov	r8, r3
 800b2f0:	688a      	ldr	r2, [r1, #8]
 800b2f2:	690b      	ldr	r3, [r1, #16]
 800b2f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b2f8:	4293      	cmp	r3, r2
 800b2fa:	bfb8      	it	lt
 800b2fc:	4613      	movlt	r3, r2
 800b2fe:	6033      	str	r3, [r6, #0]
 800b300:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b304:	4607      	mov	r7, r0
 800b306:	460c      	mov	r4, r1
 800b308:	b10a      	cbz	r2, 800b30e <_printf_common+0x26>
 800b30a:	3301      	adds	r3, #1
 800b30c:	6033      	str	r3, [r6, #0]
 800b30e:	6823      	ldr	r3, [r4, #0]
 800b310:	0699      	lsls	r1, r3, #26
 800b312:	bf42      	ittt	mi
 800b314:	6833      	ldrmi	r3, [r6, #0]
 800b316:	3302      	addmi	r3, #2
 800b318:	6033      	strmi	r3, [r6, #0]
 800b31a:	6825      	ldr	r5, [r4, #0]
 800b31c:	f015 0506 	ands.w	r5, r5, #6
 800b320:	d106      	bne.n	800b330 <_printf_common+0x48>
 800b322:	f104 0a19 	add.w	sl, r4, #25
 800b326:	68e3      	ldr	r3, [r4, #12]
 800b328:	6832      	ldr	r2, [r6, #0]
 800b32a:	1a9b      	subs	r3, r3, r2
 800b32c:	42ab      	cmp	r3, r5
 800b32e:	dc26      	bgt.n	800b37e <_printf_common+0x96>
 800b330:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b334:	6822      	ldr	r2, [r4, #0]
 800b336:	3b00      	subs	r3, #0
 800b338:	bf18      	it	ne
 800b33a:	2301      	movne	r3, #1
 800b33c:	0692      	lsls	r2, r2, #26
 800b33e:	d42b      	bmi.n	800b398 <_printf_common+0xb0>
 800b340:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b344:	4641      	mov	r1, r8
 800b346:	4638      	mov	r0, r7
 800b348:	47c8      	blx	r9
 800b34a:	3001      	adds	r0, #1
 800b34c:	d01e      	beq.n	800b38c <_printf_common+0xa4>
 800b34e:	6823      	ldr	r3, [r4, #0]
 800b350:	6922      	ldr	r2, [r4, #16]
 800b352:	f003 0306 	and.w	r3, r3, #6
 800b356:	2b04      	cmp	r3, #4
 800b358:	bf02      	ittt	eq
 800b35a:	68e5      	ldreq	r5, [r4, #12]
 800b35c:	6833      	ldreq	r3, [r6, #0]
 800b35e:	1aed      	subeq	r5, r5, r3
 800b360:	68a3      	ldr	r3, [r4, #8]
 800b362:	bf0c      	ite	eq
 800b364:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b368:	2500      	movne	r5, #0
 800b36a:	4293      	cmp	r3, r2
 800b36c:	bfc4      	itt	gt
 800b36e:	1a9b      	subgt	r3, r3, r2
 800b370:	18ed      	addgt	r5, r5, r3
 800b372:	2600      	movs	r6, #0
 800b374:	341a      	adds	r4, #26
 800b376:	42b5      	cmp	r5, r6
 800b378:	d11a      	bne.n	800b3b0 <_printf_common+0xc8>
 800b37a:	2000      	movs	r0, #0
 800b37c:	e008      	b.n	800b390 <_printf_common+0xa8>
 800b37e:	2301      	movs	r3, #1
 800b380:	4652      	mov	r2, sl
 800b382:	4641      	mov	r1, r8
 800b384:	4638      	mov	r0, r7
 800b386:	47c8      	blx	r9
 800b388:	3001      	adds	r0, #1
 800b38a:	d103      	bne.n	800b394 <_printf_common+0xac>
 800b38c:	f04f 30ff 	mov.w	r0, #4294967295
 800b390:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b394:	3501      	adds	r5, #1
 800b396:	e7c6      	b.n	800b326 <_printf_common+0x3e>
 800b398:	18e1      	adds	r1, r4, r3
 800b39a:	1c5a      	adds	r2, r3, #1
 800b39c:	2030      	movs	r0, #48	@ 0x30
 800b39e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b3a2:	4422      	add	r2, r4
 800b3a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b3a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b3ac:	3302      	adds	r3, #2
 800b3ae:	e7c7      	b.n	800b340 <_printf_common+0x58>
 800b3b0:	2301      	movs	r3, #1
 800b3b2:	4622      	mov	r2, r4
 800b3b4:	4641      	mov	r1, r8
 800b3b6:	4638      	mov	r0, r7
 800b3b8:	47c8      	blx	r9
 800b3ba:	3001      	adds	r0, #1
 800b3bc:	d0e6      	beq.n	800b38c <_printf_common+0xa4>
 800b3be:	3601      	adds	r6, #1
 800b3c0:	e7d9      	b.n	800b376 <_printf_common+0x8e>
	...

0800b3c4 <_printf_i>:
 800b3c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b3c8:	7e0f      	ldrb	r7, [r1, #24]
 800b3ca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b3cc:	2f78      	cmp	r7, #120	@ 0x78
 800b3ce:	4691      	mov	r9, r2
 800b3d0:	4680      	mov	r8, r0
 800b3d2:	460c      	mov	r4, r1
 800b3d4:	469a      	mov	sl, r3
 800b3d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b3da:	d807      	bhi.n	800b3ec <_printf_i+0x28>
 800b3dc:	2f62      	cmp	r7, #98	@ 0x62
 800b3de:	d80a      	bhi.n	800b3f6 <_printf_i+0x32>
 800b3e0:	2f00      	cmp	r7, #0
 800b3e2:	f000 80d1 	beq.w	800b588 <_printf_i+0x1c4>
 800b3e6:	2f58      	cmp	r7, #88	@ 0x58
 800b3e8:	f000 80b8 	beq.w	800b55c <_printf_i+0x198>
 800b3ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b3f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b3f4:	e03a      	b.n	800b46c <_printf_i+0xa8>
 800b3f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b3fa:	2b15      	cmp	r3, #21
 800b3fc:	d8f6      	bhi.n	800b3ec <_printf_i+0x28>
 800b3fe:	a101      	add	r1, pc, #4	@ (adr r1, 800b404 <_printf_i+0x40>)
 800b400:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b404:	0800b45d 	.word	0x0800b45d
 800b408:	0800b471 	.word	0x0800b471
 800b40c:	0800b3ed 	.word	0x0800b3ed
 800b410:	0800b3ed 	.word	0x0800b3ed
 800b414:	0800b3ed 	.word	0x0800b3ed
 800b418:	0800b3ed 	.word	0x0800b3ed
 800b41c:	0800b471 	.word	0x0800b471
 800b420:	0800b3ed 	.word	0x0800b3ed
 800b424:	0800b3ed 	.word	0x0800b3ed
 800b428:	0800b3ed 	.word	0x0800b3ed
 800b42c:	0800b3ed 	.word	0x0800b3ed
 800b430:	0800b56f 	.word	0x0800b56f
 800b434:	0800b49b 	.word	0x0800b49b
 800b438:	0800b529 	.word	0x0800b529
 800b43c:	0800b3ed 	.word	0x0800b3ed
 800b440:	0800b3ed 	.word	0x0800b3ed
 800b444:	0800b591 	.word	0x0800b591
 800b448:	0800b3ed 	.word	0x0800b3ed
 800b44c:	0800b49b 	.word	0x0800b49b
 800b450:	0800b3ed 	.word	0x0800b3ed
 800b454:	0800b3ed 	.word	0x0800b3ed
 800b458:	0800b531 	.word	0x0800b531
 800b45c:	6833      	ldr	r3, [r6, #0]
 800b45e:	1d1a      	adds	r2, r3, #4
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	6032      	str	r2, [r6, #0]
 800b464:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b468:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b46c:	2301      	movs	r3, #1
 800b46e:	e09c      	b.n	800b5aa <_printf_i+0x1e6>
 800b470:	6833      	ldr	r3, [r6, #0]
 800b472:	6820      	ldr	r0, [r4, #0]
 800b474:	1d19      	adds	r1, r3, #4
 800b476:	6031      	str	r1, [r6, #0]
 800b478:	0606      	lsls	r6, r0, #24
 800b47a:	d501      	bpl.n	800b480 <_printf_i+0xbc>
 800b47c:	681d      	ldr	r5, [r3, #0]
 800b47e:	e003      	b.n	800b488 <_printf_i+0xc4>
 800b480:	0645      	lsls	r5, r0, #25
 800b482:	d5fb      	bpl.n	800b47c <_printf_i+0xb8>
 800b484:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b488:	2d00      	cmp	r5, #0
 800b48a:	da03      	bge.n	800b494 <_printf_i+0xd0>
 800b48c:	232d      	movs	r3, #45	@ 0x2d
 800b48e:	426d      	negs	r5, r5
 800b490:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b494:	4858      	ldr	r0, [pc, #352]	@ (800b5f8 <_printf_i+0x234>)
 800b496:	230a      	movs	r3, #10
 800b498:	e011      	b.n	800b4be <_printf_i+0xfa>
 800b49a:	6821      	ldr	r1, [r4, #0]
 800b49c:	6833      	ldr	r3, [r6, #0]
 800b49e:	0608      	lsls	r0, r1, #24
 800b4a0:	f853 5b04 	ldr.w	r5, [r3], #4
 800b4a4:	d402      	bmi.n	800b4ac <_printf_i+0xe8>
 800b4a6:	0649      	lsls	r1, r1, #25
 800b4a8:	bf48      	it	mi
 800b4aa:	b2ad      	uxthmi	r5, r5
 800b4ac:	2f6f      	cmp	r7, #111	@ 0x6f
 800b4ae:	4852      	ldr	r0, [pc, #328]	@ (800b5f8 <_printf_i+0x234>)
 800b4b0:	6033      	str	r3, [r6, #0]
 800b4b2:	bf14      	ite	ne
 800b4b4:	230a      	movne	r3, #10
 800b4b6:	2308      	moveq	r3, #8
 800b4b8:	2100      	movs	r1, #0
 800b4ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b4be:	6866      	ldr	r6, [r4, #4]
 800b4c0:	60a6      	str	r6, [r4, #8]
 800b4c2:	2e00      	cmp	r6, #0
 800b4c4:	db05      	blt.n	800b4d2 <_printf_i+0x10e>
 800b4c6:	6821      	ldr	r1, [r4, #0]
 800b4c8:	432e      	orrs	r6, r5
 800b4ca:	f021 0104 	bic.w	r1, r1, #4
 800b4ce:	6021      	str	r1, [r4, #0]
 800b4d0:	d04b      	beq.n	800b56a <_printf_i+0x1a6>
 800b4d2:	4616      	mov	r6, r2
 800b4d4:	fbb5 f1f3 	udiv	r1, r5, r3
 800b4d8:	fb03 5711 	mls	r7, r3, r1, r5
 800b4dc:	5dc7      	ldrb	r7, [r0, r7]
 800b4de:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b4e2:	462f      	mov	r7, r5
 800b4e4:	42bb      	cmp	r3, r7
 800b4e6:	460d      	mov	r5, r1
 800b4e8:	d9f4      	bls.n	800b4d4 <_printf_i+0x110>
 800b4ea:	2b08      	cmp	r3, #8
 800b4ec:	d10b      	bne.n	800b506 <_printf_i+0x142>
 800b4ee:	6823      	ldr	r3, [r4, #0]
 800b4f0:	07df      	lsls	r7, r3, #31
 800b4f2:	d508      	bpl.n	800b506 <_printf_i+0x142>
 800b4f4:	6923      	ldr	r3, [r4, #16]
 800b4f6:	6861      	ldr	r1, [r4, #4]
 800b4f8:	4299      	cmp	r1, r3
 800b4fa:	bfde      	ittt	le
 800b4fc:	2330      	movle	r3, #48	@ 0x30
 800b4fe:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b502:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b506:	1b92      	subs	r2, r2, r6
 800b508:	6122      	str	r2, [r4, #16]
 800b50a:	f8cd a000 	str.w	sl, [sp]
 800b50e:	464b      	mov	r3, r9
 800b510:	aa03      	add	r2, sp, #12
 800b512:	4621      	mov	r1, r4
 800b514:	4640      	mov	r0, r8
 800b516:	f7ff fee7 	bl	800b2e8 <_printf_common>
 800b51a:	3001      	adds	r0, #1
 800b51c:	d14a      	bne.n	800b5b4 <_printf_i+0x1f0>
 800b51e:	f04f 30ff 	mov.w	r0, #4294967295
 800b522:	b004      	add	sp, #16
 800b524:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b528:	6823      	ldr	r3, [r4, #0]
 800b52a:	f043 0320 	orr.w	r3, r3, #32
 800b52e:	6023      	str	r3, [r4, #0]
 800b530:	4832      	ldr	r0, [pc, #200]	@ (800b5fc <_printf_i+0x238>)
 800b532:	2778      	movs	r7, #120	@ 0x78
 800b534:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b538:	6823      	ldr	r3, [r4, #0]
 800b53a:	6831      	ldr	r1, [r6, #0]
 800b53c:	061f      	lsls	r7, r3, #24
 800b53e:	f851 5b04 	ldr.w	r5, [r1], #4
 800b542:	d402      	bmi.n	800b54a <_printf_i+0x186>
 800b544:	065f      	lsls	r7, r3, #25
 800b546:	bf48      	it	mi
 800b548:	b2ad      	uxthmi	r5, r5
 800b54a:	6031      	str	r1, [r6, #0]
 800b54c:	07d9      	lsls	r1, r3, #31
 800b54e:	bf44      	itt	mi
 800b550:	f043 0320 	orrmi.w	r3, r3, #32
 800b554:	6023      	strmi	r3, [r4, #0]
 800b556:	b11d      	cbz	r5, 800b560 <_printf_i+0x19c>
 800b558:	2310      	movs	r3, #16
 800b55a:	e7ad      	b.n	800b4b8 <_printf_i+0xf4>
 800b55c:	4826      	ldr	r0, [pc, #152]	@ (800b5f8 <_printf_i+0x234>)
 800b55e:	e7e9      	b.n	800b534 <_printf_i+0x170>
 800b560:	6823      	ldr	r3, [r4, #0]
 800b562:	f023 0320 	bic.w	r3, r3, #32
 800b566:	6023      	str	r3, [r4, #0]
 800b568:	e7f6      	b.n	800b558 <_printf_i+0x194>
 800b56a:	4616      	mov	r6, r2
 800b56c:	e7bd      	b.n	800b4ea <_printf_i+0x126>
 800b56e:	6833      	ldr	r3, [r6, #0]
 800b570:	6825      	ldr	r5, [r4, #0]
 800b572:	6961      	ldr	r1, [r4, #20]
 800b574:	1d18      	adds	r0, r3, #4
 800b576:	6030      	str	r0, [r6, #0]
 800b578:	062e      	lsls	r6, r5, #24
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	d501      	bpl.n	800b582 <_printf_i+0x1be>
 800b57e:	6019      	str	r1, [r3, #0]
 800b580:	e002      	b.n	800b588 <_printf_i+0x1c4>
 800b582:	0668      	lsls	r0, r5, #25
 800b584:	d5fb      	bpl.n	800b57e <_printf_i+0x1ba>
 800b586:	8019      	strh	r1, [r3, #0]
 800b588:	2300      	movs	r3, #0
 800b58a:	6123      	str	r3, [r4, #16]
 800b58c:	4616      	mov	r6, r2
 800b58e:	e7bc      	b.n	800b50a <_printf_i+0x146>
 800b590:	6833      	ldr	r3, [r6, #0]
 800b592:	1d1a      	adds	r2, r3, #4
 800b594:	6032      	str	r2, [r6, #0]
 800b596:	681e      	ldr	r6, [r3, #0]
 800b598:	6862      	ldr	r2, [r4, #4]
 800b59a:	2100      	movs	r1, #0
 800b59c:	4630      	mov	r0, r6
 800b59e:	f7f4 fe1f 	bl	80001e0 <memchr>
 800b5a2:	b108      	cbz	r0, 800b5a8 <_printf_i+0x1e4>
 800b5a4:	1b80      	subs	r0, r0, r6
 800b5a6:	6060      	str	r0, [r4, #4]
 800b5a8:	6863      	ldr	r3, [r4, #4]
 800b5aa:	6123      	str	r3, [r4, #16]
 800b5ac:	2300      	movs	r3, #0
 800b5ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b5b2:	e7aa      	b.n	800b50a <_printf_i+0x146>
 800b5b4:	6923      	ldr	r3, [r4, #16]
 800b5b6:	4632      	mov	r2, r6
 800b5b8:	4649      	mov	r1, r9
 800b5ba:	4640      	mov	r0, r8
 800b5bc:	47d0      	blx	sl
 800b5be:	3001      	adds	r0, #1
 800b5c0:	d0ad      	beq.n	800b51e <_printf_i+0x15a>
 800b5c2:	6823      	ldr	r3, [r4, #0]
 800b5c4:	079b      	lsls	r3, r3, #30
 800b5c6:	d413      	bmi.n	800b5f0 <_printf_i+0x22c>
 800b5c8:	68e0      	ldr	r0, [r4, #12]
 800b5ca:	9b03      	ldr	r3, [sp, #12]
 800b5cc:	4298      	cmp	r0, r3
 800b5ce:	bfb8      	it	lt
 800b5d0:	4618      	movlt	r0, r3
 800b5d2:	e7a6      	b.n	800b522 <_printf_i+0x15e>
 800b5d4:	2301      	movs	r3, #1
 800b5d6:	4632      	mov	r2, r6
 800b5d8:	4649      	mov	r1, r9
 800b5da:	4640      	mov	r0, r8
 800b5dc:	47d0      	blx	sl
 800b5de:	3001      	adds	r0, #1
 800b5e0:	d09d      	beq.n	800b51e <_printf_i+0x15a>
 800b5e2:	3501      	adds	r5, #1
 800b5e4:	68e3      	ldr	r3, [r4, #12]
 800b5e6:	9903      	ldr	r1, [sp, #12]
 800b5e8:	1a5b      	subs	r3, r3, r1
 800b5ea:	42ab      	cmp	r3, r5
 800b5ec:	dcf2      	bgt.n	800b5d4 <_printf_i+0x210>
 800b5ee:	e7eb      	b.n	800b5c8 <_printf_i+0x204>
 800b5f0:	2500      	movs	r5, #0
 800b5f2:	f104 0619 	add.w	r6, r4, #25
 800b5f6:	e7f5      	b.n	800b5e4 <_printf_i+0x220>
 800b5f8:	0800bb44 	.word	0x0800bb44
 800b5fc:	0800bb55 	.word	0x0800bb55

0800b600 <__swbuf_r>:
 800b600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b602:	460e      	mov	r6, r1
 800b604:	4614      	mov	r4, r2
 800b606:	4605      	mov	r5, r0
 800b608:	b118      	cbz	r0, 800b612 <__swbuf_r+0x12>
 800b60a:	6a03      	ldr	r3, [r0, #32]
 800b60c:	b90b      	cbnz	r3, 800b612 <__swbuf_r+0x12>
 800b60e:	f7fe f98b 	bl	8009928 <__sinit>
 800b612:	69a3      	ldr	r3, [r4, #24]
 800b614:	60a3      	str	r3, [r4, #8]
 800b616:	89a3      	ldrh	r3, [r4, #12]
 800b618:	071a      	lsls	r2, r3, #28
 800b61a:	d501      	bpl.n	800b620 <__swbuf_r+0x20>
 800b61c:	6923      	ldr	r3, [r4, #16]
 800b61e:	b943      	cbnz	r3, 800b632 <__swbuf_r+0x32>
 800b620:	4621      	mov	r1, r4
 800b622:	4628      	mov	r0, r5
 800b624:	f000 f82a 	bl	800b67c <__swsetup_r>
 800b628:	b118      	cbz	r0, 800b632 <__swbuf_r+0x32>
 800b62a:	f04f 37ff 	mov.w	r7, #4294967295
 800b62e:	4638      	mov	r0, r7
 800b630:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b632:	6823      	ldr	r3, [r4, #0]
 800b634:	6922      	ldr	r2, [r4, #16]
 800b636:	1a98      	subs	r0, r3, r2
 800b638:	6963      	ldr	r3, [r4, #20]
 800b63a:	b2f6      	uxtb	r6, r6
 800b63c:	4283      	cmp	r3, r0
 800b63e:	4637      	mov	r7, r6
 800b640:	dc05      	bgt.n	800b64e <__swbuf_r+0x4e>
 800b642:	4621      	mov	r1, r4
 800b644:	4628      	mov	r0, r5
 800b646:	f7ff fc83 	bl	800af50 <_fflush_r>
 800b64a:	2800      	cmp	r0, #0
 800b64c:	d1ed      	bne.n	800b62a <__swbuf_r+0x2a>
 800b64e:	68a3      	ldr	r3, [r4, #8]
 800b650:	3b01      	subs	r3, #1
 800b652:	60a3      	str	r3, [r4, #8]
 800b654:	6823      	ldr	r3, [r4, #0]
 800b656:	1c5a      	adds	r2, r3, #1
 800b658:	6022      	str	r2, [r4, #0]
 800b65a:	701e      	strb	r6, [r3, #0]
 800b65c:	6962      	ldr	r2, [r4, #20]
 800b65e:	1c43      	adds	r3, r0, #1
 800b660:	429a      	cmp	r2, r3
 800b662:	d004      	beq.n	800b66e <__swbuf_r+0x6e>
 800b664:	89a3      	ldrh	r3, [r4, #12]
 800b666:	07db      	lsls	r3, r3, #31
 800b668:	d5e1      	bpl.n	800b62e <__swbuf_r+0x2e>
 800b66a:	2e0a      	cmp	r6, #10
 800b66c:	d1df      	bne.n	800b62e <__swbuf_r+0x2e>
 800b66e:	4621      	mov	r1, r4
 800b670:	4628      	mov	r0, r5
 800b672:	f7ff fc6d 	bl	800af50 <_fflush_r>
 800b676:	2800      	cmp	r0, #0
 800b678:	d0d9      	beq.n	800b62e <__swbuf_r+0x2e>
 800b67a:	e7d6      	b.n	800b62a <__swbuf_r+0x2a>

0800b67c <__swsetup_r>:
 800b67c:	b538      	push	{r3, r4, r5, lr}
 800b67e:	4b29      	ldr	r3, [pc, #164]	@ (800b724 <__swsetup_r+0xa8>)
 800b680:	4605      	mov	r5, r0
 800b682:	6818      	ldr	r0, [r3, #0]
 800b684:	460c      	mov	r4, r1
 800b686:	b118      	cbz	r0, 800b690 <__swsetup_r+0x14>
 800b688:	6a03      	ldr	r3, [r0, #32]
 800b68a:	b90b      	cbnz	r3, 800b690 <__swsetup_r+0x14>
 800b68c:	f7fe f94c 	bl	8009928 <__sinit>
 800b690:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b694:	0719      	lsls	r1, r3, #28
 800b696:	d422      	bmi.n	800b6de <__swsetup_r+0x62>
 800b698:	06da      	lsls	r2, r3, #27
 800b69a:	d407      	bmi.n	800b6ac <__swsetup_r+0x30>
 800b69c:	2209      	movs	r2, #9
 800b69e:	602a      	str	r2, [r5, #0]
 800b6a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b6a4:	81a3      	strh	r3, [r4, #12]
 800b6a6:	f04f 30ff 	mov.w	r0, #4294967295
 800b6aa:	e033      	b.n	800b714 <__swsetup_r+0x98>
 800b6ac:	0758      	lsls	r0, r3, #29
 800b6ae:	d512      	bpl.n	800b6d6 <__swsetup_r+0x5a>
 800b6b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b6b2:	b141      	cbz	r1, 800b6c6 <__swsetup_r+0x4a>
 800b6b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b6b8:	4299      	cmp	r1, r3
 800b6ba:	d002      	beq.n	800b6c2 <__swsetup_r+0x46>
 800b6bc:	4628      	mov	r0, r5
 800b6be:	f7fe fac7 	bl	8009c50 <_free_r>
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	6363      	str	r3, [r4, #52]	@ 0x34
 800b6c6:	89a3      	ldrh	r3, [r4, #12]
 800b6c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b6cc:	81a3      	strh	r3, [r4, #12]
 800b6ce:	2300      	movs	r3, #0
 800b6d0:	6063      	str	r3, [r4, #4]
 800b6d2:	6923      	ldr	r3, [r4, #16]
 800b6d4:	6023      	str	r3, [r4, #0]
 800b6d6:	89a3      	ldrh	r3, [r4, #12]
 800b6d8:	f043 0308 	orr.w	r3, r3, #8
 800b6dc:	81a3      	strh	r3, [r4, #12]
 800b6de:	6923      	ldr	r3, [r4, #16]
 800b6e0:	b94b      	cbnz	r3, 800b6f6 <__swsetup_r+0x7a>
 800b6e2:	89a3      	ldrh	r3, [r4, #12]
 800b6e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b6e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b6ec:	d003      	beq.n	800b6f6 <__swsetup_r+0x7a>
 800b6ee:	4621      	mov	r1, r4
 800b6f0:	4628      	mov	r0, r5
 800b6f2:	f000 f883 	bl	800b7fc <__smakebuf_r>
 800b6f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6fa:	f013 0201 	ands.w	r2, r3, #1
 800b6fe:	d00a      	beq.n	800b716 <__swsetup_r+0x9a>
 800b700:	2200      	movs	r2, #0
 800b702:	60a2      	str	r2, [r4, #8]
 800b704:	6962      	ldr	r2, [r4, #20]
 800b706:	4252      	negs	r2, r2
 800b708:	61a2      	str	r2, [r4, #24]
 800b70a:	6922      	ldr	r2, [r4, #16]
 800b70c:	b942      	cbnz	r2, 800b720 <__swsetup_r+0xa4>
 800b70e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b712:	d1c5      	bne.n	800b6a0 <__swsetup_r+0x24>
 800b714:	bd38      	pop	{r3, r4, r5, pc}
 800b716:	0799      	lsls	r1, r3, #30
 800b718:	bf58      	it	pl
 800b71a:	6962      	ldrpl	r2, [r4, #20]
 800b71c:	60a2      	str	r2, [r4, #8]
 800b71e:	e7f4      	b.n	800b70a <__swsetup_r+0x8e>
 800b720:	2000      	movs	r0, #0
 800b722:	e7f7      	b.n	800b714 <__swsetup_r+0x98>
 800b724:	2000018c 	.word	0x2000018c

0800b728 <_raise_r>:
 800b728:	291f      	cmp	r1, #31
 800b72a:	b538      	push	{r3, r4, r5, lr}
 800b72c:	4605      	mov	r5, r0
 800b72e:	460c      	mov	r4, r1
 800b730:	d904      	bls.n	800b73c <_raise_r+0x14>
 800b732:	2316      	movs	r3, #22
 800b734:	6003      	str	r3, [r0, #0]
 800b736:	f04f 30ff 	mov.w	r0, #4294967295
 800b73a:	bd38      	pop	{r3, r4, r5, pc}
 800b73c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b73e:	b112      	cbz	r2, 800b746 <_raise_r+0x1e>
 800b740:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b744:	b94b      	cbnz	r3, 800b75a <_raise_r+0x32>
 800b746:	4628      	mov	r0, r5
 800b748:	f000 f830 	bl	800b7ac <_getpid_r>
 800b74c:	4622      	mov	r2, r4
 800b74e:	4601      	mov	r1, r0
 800b750:	4628      	mov	r0, r5
 800b752:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b756:	f000 b817 	b.w	800b788 <_kill_r>
 800b75a:	2b01      	cmp	r3, #1
 800b75c:	d00a      	beq.n	800b774 <_raise_r+0x4c>
 800b75e:	1c59      	adds	r1, r3, #1
 800b760:	d103      	bne.n	800b76a <_raise_r+0x42>
 800b762:	2316      	movs	r3, #22
 800b764:	6003      	str	r3, [r0, #0]
 800b766:	2001      	movs	r0, #1
 800b768:	e7e7      	b.n	800b73a <_raise_r+0x12>
 800b76a:	2100      	movs	r1, #0
 800b76c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b770:	4620      	mov	r0, r4
 800b772:	4798      	blx	r3
 800b774:	2000      	movs	r0, #0
 800b776:	e7e0      	b.n	800b73a <_raise_r+0x12>

0800b778 <raise>:
 800b778:	4b02      	ldr	r3, [pc, #8]	@ (800b784 <raise+0xc>)
 800b77a:	4601      	mov	r1, r0
 800b77c:	6818      	ldr	r0, [r3, #0]
 800b77e:	f7ff bfd3 	b.w	800b728 <_raise_r>
 800b782:	bf00      	nop
 800b784:	2000018c 	.word	0x2000018c

0800b788 <_kill_r>:
 800b788:	b538      	push	{r3, r4, r5, lr}
 800b78a:	4d07      	ldr	r5, [pc, #28]	@ (800b7a8 <_kill_r+0x20>)
 800b78c:	2300      	movs	r3, #0
 800b78e:	4604      	mov	r4, r0
 800b790:	4608      	mov	r0, r1
 800b792:	4611      	mov	r1, r2
 800b794:	602b      	str	r3, [r5, #0]
 800b796:	f7f6 f817 	bl	80017c8 <_kill>
 800b79a:	1c43      	adds	r3, r0, #1
 800b79c:	d102      	bne.n	800b7a4 <_kill_r+0x1c>
 800b79e:	682b      	ldr	r3, [r5, #0]
 800b7a0:	b103      	cbz	r3, 800b7a4 <_kill_r+0x1c>
 800b7a2:	6023      	str	r3, [r4, #0]
 800b7a4:	bd38      	pop	{r3, r4, r5, pc}
 800b7a6:	bf00      	nop
 800b7a8:	20004564 	.word	0x20004564

0800b7ac <_getpid_r>:
 800b7ac:	f7f6 b804 	b.w	80017b8 <_getpid>

0800b7b0 <__swhatbuf_r>:
 800b7b0:	b570      	push	{r4, r5, r6, lr}
 800b7b2:	460c      	mov	r4, r1
 800b7b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7b8:	2900      	cmp	r1, #0
 800b7ba:	b096      	sub	sp, #88	@ 0x58
 800b7bc:	4615      	mov	r5, r2
 800b7be:	461e      	mov	r6, r3
 800b7c0:	da0d      	bge.n	800b7de <__swhatbuf_r+0x2e>
 800b7c2:	89a3      	ldrh	r3, [r4, #12]
 800b7c4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b7c8:	f04f 0100 	mov.w	r1, #0
 800b7cc:	bf14      	ite	ne
 800b7ce:	2340      	movne	r3, #64	@ 0x40
 800b7d0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b7d4:	2000      	movs	r0, #0
 800b7d6:	6031      	str	r1, [r6, #0]
 800b7d8:	602b      	str	r3, [r5, #0]
 800b7da:	b016      	add	sp, #88	@ 0x58
 800b7dc:	bd70      	pop	{r4, r5, r6, pc}
 800b7de:	466a      	mov	r2, sp
 800b7e0:	f000 f848 	bl	800b874 <_fstat_r>
 800b7e4:	2800      	cmp	r0, #0
 800b7e6:	dbec      	blt.n	800b7c2 <__swhatbuf_r+0x12>
 800b7e8:	9901      	ldr	r1, [sp, #4]
 800b7ea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b7ee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b7f2:	4259      	negs	r1, r3
 800b7f4:	4159      	adcs	r1, r3
 800b7f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b7fa:	e7eb      	b.n	800b7d4 <__swhatbuf_r+0x24>

0800b7fc <__smakebuf_r>:
 800b7fc:	898b      	ldrh	r3, [r1, #12]
 800b7fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b800:	079d      	lsls	r5, r3, #30
 800b802:	4606      	mov	r6, r0
 800b804:	460c      	mov	r4, r1
 800b806:	d507      	bpl.n	800b818 <__smakebuf_r+0x1c>
 800b808:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b80c:	6023      	str	r3, [r4, #0]
 800b80e:	6123      	str	r3, [r4, #16]
 800b810:	2301      	movs	r3, #1
 800b812:	6163      	str	r3, [r4, #20]
 800b814:	b003      	add	sp, #12
 800b816:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b818:	ab01      	add	r3, sp, #4
 800b81a:	466a      	mov	r2, sp
 800b81c:	f7ff ffc8 	bl	800b7b0 <__swhatbuf_r>
 800b820:	9f00      	ldr	r7, [sp, #0]
 800b822:	4605      	mov	r5, r0
 800b824:	4639      	mov	r1, r7
 800b826:	4630      	mov	r0, r6
 800b828:	f7fe fdb8 	bl	800a39c <_malloc_r>
 800b82c:	b948      	cbnz	r0, 800b842 <__smakebuf_r+0x46>
 800b82e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b832:	059a      	lsls	r2, r3, #22
 800b834:	d4ee      	bmi.n	800b814 <__smakebuf_r+0x18>
 800b836:	f023 0303 	bic.w	r3, r3, #3
 800b83a:	f043 0302 	orr.w	r3, r3, #2
 800b83e:	81a3      	strh	r3, [r4, #12]
 800b840:	e7e2      	b.n	800b808 <__smakebuf_r+0xc>
 800b842:	89a3      	ldrh	r3, [r4, #12]
 800b844:	6020      	str	r0, [r4, #0]
 800b846:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b84a:	81a3      	strh	r3, [r4, #12]
 800b84c:	9b01      	ldr	r3, [sp, #4]
 800b84e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b852:	b15b      	cbz	r3, 800b86c <__smakebuf_r+0x70>
 800b854:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b858:	4630      	mov	r0, r6
 800b85a:	f000 f81d 	bl	800b898 <_isatty_r>
 800b85e:	b128      	cbz	r0, 800b86c <__smakebuf_r+0x70>
 800b860:	89a3      	ldrh	r3, [r4, #12]
 800b862:	f023 0303 	bic.w	r3, r3, #3
 800b866:	f043 0301 	orr.w	r3, r3, #1
 800b86a:	81a3      	strh	r3, [r4, #12]
 800b86c:	89a3      	ldrh	r3, [r4, #12]
 800b86e:	431d      	orrs	r5, r3
 800b870:	81a5      	strh	r5, [r4, #12]
 800b872:	e7cf      	b.n	800b814 <__smakebuf_r+0x18>

0800b874 <_fstat_r>:
 800b874:	b538      	push	{r3, r4, r5, lr}
 800b876:	4d07      	ldr	r5, [pc, #28]	@ (800b894 <_fstat_r+0x20>)
 800b878:	2300      	movs	r3, #0
 800b87a:	4604      	mov	r4, r0
 800b87c:	4608      	mov	r0, r1
 800b87e:	4611      	mov	r1, r2
 800b880:	602b      	str	r3, [r5, #0]
 800b882:	f7f6 f801 	bl	8001888 <_fstat>
 800b886:	1c43      	adds	r3, r0, #1
 800b888:	d102      	bne.n	800b890 <_fstat_r+0x1c>
 800b88a:	682b      	ldr	r3, [r5, #0]
 800b88c:	b103      	cbz	r3, 800b890 <_fstat_r+0x1c>
 800b88e:	6023      	str	r3, [r4, #0]
 800b890:	bd38      	pop	{r3, r4, r5, pc}
 800b892:	bf00      	nop
 800b894:	20004564 	.word	0x20004564

0800b898 <_isatty_r>:
 800b898:	b538      	push	{r3, r4, r5, lr}
 800b89a:	4d06      	ldr	r5, [pc, #24]	@ (800b8b4 <_isatty_r+0x1c>)
 800b89c:	2300      	movs	r3, #0
 800b89e:	4604      	mov	r4, r0
 800b8a0:	4608      	mov	r0, r1
 800b8a2:	602b      	str	r3, [r5, #0]
 800b8a4:	f7f6 f800 	bl	80018a8 <_isatty>
 800b8a8:	1c43      	adds	r3, r0, #1
 800b8aa:	d102      	bne.n	800b8b2 <_isatty_r+0x1a>
 800b8ac:	682b      	ldr	r3, [r5, #0]
 800b8ae:	b103      	cbz	r3, 800b8b2 <_isatty_r+0x1a>
 800b8b0:	6023      	str	r3, [r4, #0]
 800b8b2:	bd38      	pop	{r3, r4, r5, pc}
 800b8b4:	20004564 	.word	0x20004564

0800b8b8 <_init>:
 800b8b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8ba:	bf00      	nop
 800b8bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b8be:	bc08      	pop	{r3}
 800b8c0:	469e      	mov	lr, r3
 800b8c2:	4770      	bx	lr

0800b8c4 <_fini>:
 800b8c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8c6:	bf00      	nop
 800b8c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b8ca:	bc08      	pop	{r3}
 800b8cc:	469e      	mov	lr, r3
 800b8ce:	4770      	bx	lr
