// Seed: 661862357
module module_0 (
    input  tri  id_0,
    output tri  id_1,
    output wire id_2,
    input  wire id_3,
    input  wand id_4,
    output wand id_5,
    input  wand id_6,
    input  tri0 id_7,
    input  tri1 id_8
);
  tri1 id_10 = id_10 | id_7(1);
  tri0 id_11 = 1'b0;
  assign id_2 = id_8;
endmodule
module module_1 (
    output tri   id_0,
    output uwire id_1,
    input  tri0  id_2,
    output tri0  id_3,
    output wand  id_4
    , id_8,
    output wire  id_5,
    input  uwire id_6
);
  assign id_0 = {id_2{1 == id_8}};
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_2,
      id_6,
      id_4,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.type_3 = 0;
endmodule
