{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1504112163349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504112163356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 09:56:02 2017 " "Processing started: Wed Aug 30 09:56:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504112163356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504112163356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TinyCPU -c TinyCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off TinyCPU -c TinyCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504112163356 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1504112164027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1504112164027 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "RegA TinyCPU.v(78) " "Verilog HDL Declaration error at TinyCPU.v(78): identifier \"RegA\" is already declared in the present scope" {  } { { "TinyCPU.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/TinyCPU.v" 78 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1504112174815 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "RegB TinyCPU.v(87) " "Verilog HDL Declaration error at TinyCPU.v(87): identifier \"RegB\" is already declared in the present scope" {  } { { "TinyCPU.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/TinyCPU.v" 87 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1504112174815 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TinyCPU TinyCPU.v(21) " "Ignored design unit \"TinyCPU\" at TinyCPU.v(21) due to previous errors" {  } { { "TinyCPU.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/TinyCPU.v" 21 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1504112174815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tinycpu.v 0 0 " "Found 0 design units, including 0 entities, in source file tinycpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504112174816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "InstructionDecoder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/InstructionDecoder.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504112174820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504112174820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bussplit.v 1 1 " "Found 1 design units, including 1 entities, in source file bussplit.v" { { "Info" "ISGN_ENTITY_NAME" "1 BusSplit " "Found entity 1: BusSplit" {  } { { "BusSplit.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/BusSplit.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504112174823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504112174823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8To1 " "Found entity 1: MUX8To1" {  } { { "MUX8To1.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/MUX8To1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504112174825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504112174825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2To1 " "Found entity 1: MUX2To1" {  } { { "MUX2To1.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/MUX2To1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504112174828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504112174828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/Adder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504112174832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504112174832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/Comparator.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504112174834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504112174834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftright.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRight " "Found entity 1: ShiftRight" {  } { { "ShiftRight.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/ShiftRight.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504112174836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504112174836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "ShiftLeft.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/ShiftLeft.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504112174840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504112174840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register8bit " "Found entity 1: Register8bit" {  } { { "Register8bit.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/Register8bit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504112174842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504112174842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwiseand.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwiseand.v" { { "Info" "ISGN_ENTITY_NAME" "1 BitwiseAND " "Found entity 1: BitwiseAND" {  } { { "BitwiseAND.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/BitwiseAND.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504112174844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504112174844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwiseor.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwiseor.v" { { "Info" "ISGN_ENTITY_NAME" "1 BitwiseOR " "Found entity 1: BitwiseOR" {  } { { "BitwiseOR.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/BitwiseOR.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504112174847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504112174847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwisexor.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwisexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 BitwiseXOR " "Found entity 1: BitwiseXOR" {  } { { "BitwiseXOR.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/BitwiseXOR.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504112174850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504112174850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwisenand.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwisenand.v" { { "Info" "ISGN_ENTITY_NAME" "1 BitwiseNAND " "Found entity 1: BitwiseNAND" {  } { { "BitwiseNAND.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/BitwiseNAND.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504112174852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504112174852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/alu.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504112174855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504112174855 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "592 " "Peak virtual memory: 592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504112174931 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 30 09:56:14 2017 " "Processing ended: Wed Aug 30 09:56:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504112174931 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504112174931 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504112174931 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1504112174931 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1504112175540 ""}
