// Seed: 2470436212
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  assign module_2.id_3 = 0;
  wire id_3 = id_3 <-> {id_3{id_2}};
endmodule
module module_1 ();
  id_1 :
  assert property (@(1) id_1)
  else;
  uwire id_2 = 1;
  wand  id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output supply1 id_0
);
  assign id_0 = id_2;
  wand id_3;
  assign id_3 = 1'b0;
  assign id_0 = id_2;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign id_0#(.id_2(id_2 << id_3)) = 1;
  wire id_4;
endmodule
