// Seed: 450030724
module module_0;
  always id_1 <= -1;
  assign module_2.id_6 = 0;
  assign id_2 = -1;
  id_3 :
  assert property (@(1'b0) id_2) id_2 <= id_1;
  parameter id_4 = -1;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wor id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  parameter id_3 = id_2;
  final id_1 <= id_3;
endmodule
module module_2 (
    input wor id_0,
    output wire id_1,
    output wire id_2,
    output tri0 id_3,
    output supply1 id_4,
    output supply0 id_5,
    output supply1 id_6
);
  id_8(
      .id_0(id_1)
  );
  wire id_9;
  module_0 modCall_1 ();
  wire id_10;
endmodule
