{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713551106279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713551106280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 15:25:06 2024 " "Processing started: Fri Apr 19 15:25:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713551106280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551106280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Aula3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Aula3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551106280 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713551106863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713551106863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtraiconstatnte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtraiconstatnte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtraiConstante-comportamento " "Found design unit 1: subtraiConstante-comportamento" {  } { { "SubtraiConstatnte.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/SubtraiConstatnte.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114297 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtraiConstante " "Found entity 1: subtraiConstante" {  } { { "SubtraiConstatnte.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/SubtraiConstatnte.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551114297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico8x1-Behavioral " "Found design unit 1: muxGenerico8x1-Behavioral" {  } { { "muxGenerico8x1.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/muxGenerico8x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114299 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico8x1 " "Found entity 1: muxGenerico8x1" {  } { { "muxGenerico8x1.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/muxGenerico8x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551114299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/decoderInstru.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114301 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551114301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114303 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551114303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114305 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551114305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114307 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551114307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorbinario.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorbinario.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorBinario-comportamento " "Found design unit 1: registradorBinario-comportamento" {  } { { "registradorBinario.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/registradorBinario.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114309 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorBinario " "Found entity 1: registradorBinario" {  } { { "registradorBinario.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/registradorBinario.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551114309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDesvio-comportamento " "Found design unit 1: logicaDesvio-comportamento" {  } { { "logicaDesvio.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/logicaDesvio.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114311 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDesvio " "Found entity 1: logicaDesvio" {  } { { "logicaDesvio.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/logicaDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551114311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "CPU.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/CPU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114314 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551114314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114316 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551114316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDS-comportamento " "Found design unit 1: LEDS-comportamento" {  } { { "LEDS.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/LEDS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114318 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDS " "Found entity 1: LEDS" {  } { { "LEDS.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/LEDS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551114318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador2-arquitetura " "Found design unit 1: Contador2-arquitetura" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114320 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador2 " "Found entity 1: Contador2" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551114320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114322 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551114322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displays.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displays.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Displays-comportamento " "Found design unit 1: Displays-comportamento" {  } { { "Displays.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Displays.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114324 ""} { "Info" "ISGN_ENTITY_NAME" "1 Displays " "Found entity 1: Displays" {  } { { "Displays.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Displays.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551114324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switchs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Switchs-comportamento " "Found design unit 1: Switchs-comportamento" {  } { { "Switchs.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Switchs.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114326 ""} { "Info" "ISGN_ENTITY_NAME" "1 Switchs " "Found entity 1: Switchs" {  } { { "Switchs.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Switchs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551114326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keys-comportamento " "Found design unit 1: Keys-comportamento" {  } { { "Keys.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Keys.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114328 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keys " "Found entity 1: Keys" {  } { { "Keys.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Keys.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551114328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114330 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551114330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/ULASomaSub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114332 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551114332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114334 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551114334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114336 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114336 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551114336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114338 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551114338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerio_e_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerio_e_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerio_e_Interface.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/divisorGenerio_e_Interface.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114340 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerio_e_Interface.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/divisorGenerio_e_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551114340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxbinario.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxbinario.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxBinario-comportamento " "Found design unit 1: muxBinario-comportamento" {  } { { "muxBinario.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/muxBinario.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114342 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxBinario " "Found entity 1: muxBinario" {  } { { "muxBinario.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/muxBinario.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551114342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-Behavioral " "Found design unit 1: muxGenerico4x1-Behavioral" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114344 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/muxGenerico4x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713551114344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551114344 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Contador2 " "Elaborating entity \"Contador2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713551114398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:interfaceBaseTempo " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\"" {  } { { "Contador2.vhd" "interfaceBaseTempo" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerio_e_Interface.vhd" "baseTempo" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/divisorGenerio_e_Interface.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo2 " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo2\"" {  } { { "divisorGenerio_e_Interface.vhd" "baseTempo2" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/divisorGenerio_e_Interface.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo3 " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo3\"" {  } { { "divisorGenerio_e_Interface.vhd" "baseTempo3" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/divisorGenerio_e_Interface.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo4 " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo4\"" {  } { { "divisorGenerio_e_Interface.vhd" "baseTempo4" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/divisorGenerio_e_Interface.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxBinario divisorGenerico_e_Interface:interfaceBaseTempo\|muxBinario:MUX1 " "Elaborating entity \"muxBinario\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|muxBinario:MUX1\"" {  } { { "divisorGenerio_e_Interface.vhd" "MUX1" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/divisorGenerio_e_Interface.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorBinario divisorGenerico_e_Interface:interfaceBaseTempo\|registradorBinario:registraUmSegundo " "Elaborating entity \"registradorBinario\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|registradorBinario:registraUmSegundo\"" {  } { { "divisorGenerio_e_Interface.vhd" "registraUmSegundo" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/divisorGenerio_e_Interface.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM1\"" {  } { { "Contador2.vhd" "ROM1" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "Contador2.vhd" "RAM" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU\"" {  } { { "Contador2.vhd" "CPU" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:CPU\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:CPU\|muxGenerico2x1:MUX1\"" {  } { { "CPU.vhd" "MUX1" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/CPU.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 CPU:CPU\|muxGenerico4x1:MUX2 " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"CPU:CPU\|muxGenerico4x1:MUX2\"" {  } { { "CPU.vhd" "MUX2" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/CPU.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|registradorGenerico:REGA " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|registradorGenerico:REGA\"" {  } { { "CPU.vhd" "REGA" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/CPU.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtraiConstante CPU:CPU\|subtraiConstante:decrementaSUB " "Elaborating entity \"subtraiConstante\" for hierarchy \"CPU:CPU\|subtraiConstante:decrementaSUB\"" {  } { { "CPU.vhd" "decrementaSUB" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/CPU.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante CPU:CPU\|somaConstante:incrementaSUB " "Elaborating entity \"somaConstante\" for hierarchy \"CPU:CPU\|somaConstante:incrementaSUB\"" {  } { { "CPU.vhd" "incrementaSUB" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/CPU.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM CPU:CPU\|memoriaRAM:RAMREGS " "Elaborating entity \"memoriaRAM\" for hierarchy \"CPU:CPU\|memoriaRAM:RAMREGS\"" {  } { { "CPU.vhd" "RAMREGS" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/CPU.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|registradorGenerico:PC\"" {  } { { "CPU.vhd" "PC" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/CPU.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante CPU:CPU\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"CPU:CPU\|somaConstante:incrementaPC\"" {  } { { "CPU.vhd" "incrementaPC" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/CPU.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub CPU:CPU\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"CPU:CPU\|ULASomaSub:ULA1\"" {  } { { "CPU.vhd" "ULA1" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/CPU.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru CPU:CPU\|decoderInstru:DECODER " "Elaborating entity \"decoderInstru\" for hierarchy \"CPU:CPU\|decoderInstru:DECODER\"" {  } { { "CPU.vhd" "DECODER" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/CPU.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaDesvio CPU:CPU\|logicaDesvio:DESVIO " "Elaborating entity \"logicaDesvio\" for hierarchy \"CPU:CPU\|logicaDesvio:DESVIO\"" {  } { { "CPU.vhd" "DESVIO" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/CPU.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:CPU\|muxGenerico2x1:MUXADDR " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:CPU\|muxGenerico2x1:MUXADDR\"" {  } { { "CPU.vhd" "MUXADDR" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/CPU.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDS LEDS:LEDS " "Elaborating entity \"LEDS\" for hierarchy \"LEDS:LEDS\"" {  } { { "Contador2.vhd" "LEDS" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Displays Displays:Displays " "Elaborating entity \"Displays\" for hierarchy \"Displays:Displays\"" {  } { { "Contador2.vhd" "Displays" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico Displays:Displays\|registradorGenerico:REGD0 " "Elaborating entity \"registradorGenerico\" for hierarchy \"Displays:Displays\|registradorGenerico:REGD0\"" {  } { { "Displays.vhd" "REGD0" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Displays.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg Displays:Displays\|conversorHex7Seg:DECD0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"Displays:Displays\|conversorHex7Seg:DECD0\"" {  } { { "Displays.vhd" "DECD0" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Displays.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Switchs Switchs:Switchs " "Elaborating entity \"Switchs\" for hierarchy \"Switchs:Switchs\"" {  } { { "Contador2.vhd" "Switchs" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keys Keys:Keys " "Elaborating entity \"Keys\" for hierarchy \"Keys:Keys\"" {  } { { "Contador2.vhd" "Keys" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector Keys:Keys\|edgeDetector:detectorK0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"Keys:Keys\|edgeDetector:detectorK0\"" {  } { { "Keys.vhd" "detectorK0" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Keys.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:DecBloco " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:DecBloco\"" {  } { { "Contador2.vhd" "DecBloco" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551114460 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "divisorGenerico_e_Interface:interfaceBaseTempo\|muxBinario:MUX1\|saida_MUX " "Found clock multiplexer divisorGenerico_e_Interface:interfaceBaseTempo\|muxBinario:MUX1\|saida_MUX" {  } { { "muxBinario.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/muxBinario.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713551114637 "|Contador2|divisorGenerico_e_Interface:interfaceBaseTempo|muxBinario:MUX1|saida_MUX"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "divisorGenerico_e_Interface:interfaceBaseTempo\|muxBinario:MUX1\|saida_MUX~0 " "Found clock multiplexer divisorGenerico_e_Interface:interfaceBaseTempo\|muxBinario:MUX1\|saida_MUX~0" {  } { { "muxBinario.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/muxBinario.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713551114637 "|Contador2|divisorGenerico_e_Interface:interfaceBaseTempo|muxBinario:MUX1|saida_MUX~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "divisorGenerico_e_Interface:interfaceBaseTempo\|muxBinario:MUX1\|saida_MUX~1 " "Found clock multiplexer divisorGenerico_e_Interface:interfaceBaseTempo\|muxBinario:MUX1\|saida_MUX~1" {  } { { "muxBinario.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/muxBinario.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713551114637 "|Contador2|divisorGenerico_e_Interface:interfaceBaseTempo|muxBinario:MUX1|saida_MUX~1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1713551114637 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU:CPU\|memoriaRAM:RAMREGS\|ram " "RAM logic \"CPU:CPU\|memoriaRAM:RAMREGS\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713551114733 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713551114733 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1713551114733 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"LeituraDados\[7\]\" " "Converted tri-state node \"LeituraDados\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713551114738 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"LeituraDados\[6\]\" " "Converted tri-state node \"LeituraDados\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713551114738 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"LeituraDados\[5\]\" " "Converted tri-state node \"LeituraDados\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713551114738 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"LeituraDados\[4\]\" " "Converted tri-state node \"LeituraDados\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713551114738 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"LeituraDados\[3\]\" " "Converted tri-state node \"LeituraDados\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713551114738 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"LeituraDados\[2\]\" " "Converted tri-state node \"LeituraDados\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713551114738 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"LeituraDados\[1\]\" " "Converted tri-state node \"LeituraDados\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713551114738 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"LeituraDados\[0\]\" " "Converted tri-state node \"LeituraDados\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713551114738 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:RAMREGS\|dado_out\[0\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:RAMREGS\|dado_out\[0\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713551114738 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:RAMREGS\|dado_out\[1\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:RAMREGS\|dado_out\[1\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713551114738 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:RAMREGS\|dado_out\[2\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:RAMREGS\|dado_out\[2\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713551114738 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:RAMREGS\|dado_out\[3\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:RAMREGS\|dado_out\[3\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713551114738 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:RAMREGS\|dado_out\[4\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:RAMREGS\|dado_out\[4\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713551114738 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:RAMREGS\|dado_out\[5\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:RAMREGS\|dado_out\[5\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713551114738 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:RAMREGS\|dado_out\[6\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:RAMREGS\|dado_out\[6\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713551114738 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:RAMREGS\|dado_out\[7\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:RAMREGS\|dado_out\[7\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713551114738 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:RAMREGS\|dado_out\[8\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:RAMREGS\|dado_out\[8\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713551114738 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1713551114738 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713551116436 "|Contador2|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713551116436 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713551116579 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "134 " "134 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713551117262 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713551117493 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713551117493 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713551117663 "|Contador2|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713551117663 "|Contador2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713551117663 "|Contador2|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713551117663 "|Contador2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_RESET_N " "No output dependent on input pin \"FPGA_RESET_N\"" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713551117663 "|Contador2|FPGA_RESET_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713551117663 "|Contador2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Contador2.vhd" "" { Text "C:/Users/cailu/Documents/GitHub/Relogio-VHDL/VHDL/Contador2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713551117663 "|Contador2|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713551117663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3570 " "Implemented 3570 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713551117668 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713551117668 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3493 " "Implemented 3493 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713551117668 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713551117668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713551117688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 15:25:17 2024 " "Processing ended: Fri Apr 19 15:25:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713551117688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713551117688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713551117688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713551117688 ""}
