<module name="ESM0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ESM_PID" acronym="ESM_PID" offset="0x0" width="32" description="The Revision Register contains the major and minor revisions for the module.">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Always reads as 1h. Writes have no affect." range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business Unit:2h = Processors" range="" rwaccess="R"/>
    <bitfield id="FUNC" width="12" begin="27" end="16" resetval="0xFE0" description="Module ID. Always read as the assigned functional ID. Writes have no affect." range="" rwaccess="R"/>
    <bitfield id="RTL" width="5" begin="15" end="11" resetval="0x5" description="RTL revision.Will vary depending on release." range="" rwaccess="R"/>
    <bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x1" description="Major revision" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom. Special version." range="" rwaccess="R"/>
    <bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x0" description="Minor revision" range="" rwaccess="R"/>
  </register>
  <register id="ESM_INFO" acronym="ESM_INFO" offset="0x4" width="32" description="The Info Register gives the configuration information of this ESM.">
    <bitfield id="LAST_RESET" width="1" begin="31" end="31" resetval="0x0" description="This bit indicates whether the last reset was a Warm or Power-On Rest" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Always read as 0h. Writes have no affect." range="" rwaccess="R"/>
    <bitfield id="PULSE_GROUPS" width="8" begin="15" end="8" resetval="0xX (see description)" description="Indicates the number of event groups that are pulse (as opposed to level) driven." range="" rwaccess="R"/>
    <bitfield id="GROUPS" width="8" begin="7" end="0" resetval="0xX (see description)" description="Indicates the total number of groups that exist in the ESM." range="" rwaccess="R"/>
  </register>
  <register id="ESM_EN" acronym="ESM_EN" offset="0x8" width="32" description="The Global Enable Register has the master interrupt mask">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="Always read as 0h. Writes have no affect." range="" rwaccess="RW"/>
    <bitfield id="KEY" width="4" begin="3" end="0" resetval="0x0" description="This field is the global mask for all interrupts. It is reset by the warm reset. The purpose is to leave all of the raw status and per-interrupt enable bits alone so that, after a warm reset, software may observe the state of the ESM before the warm reset and try to debug what may have caused the reset." range="" rwaccess="RW"/>
  </register>
  <register id="ESM_SFT_RST" acronym="ESM_SFT_RST" offset="0xC" width="32" description="The Global Soft Reset Register controls the global clear for raw status and enables">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="Always read as 0h. Writes have no affect." range="" rwaccess="W"/>
    <bitfield id="KEY" width="4" begin="3" end="0" resetval="0x0" description="Global Soft Reset field. Writing to this field can cause all of the raw status and all enables to be cleared. This can be used to reset the ESM state after debugging because of a warm reset." range="" rwaccess="W"/>
  </register>
  <register id="ESM_ERR_RAW" acronym="ESM_ERR_RAW" offset="0x10" width="32" description="Raw Status/Set Register for Configuration Errors">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="Always read as 0h. Writes have no affect." range="" rwaccess="RW"/>
    <bitfield id="STS" width="8" begin="7" end="0" resetval="0x0" description="This is the raw status for errors in the configuration for Group N. This field is only reset by a Power-On-Reset (not warm reset). A global soft reset will set this field to 0h." range="" rwaccess="RW1S"/>
  </register>
  <register id="ESM_ERR_STS" acronym="ESM_ERR_STS" offset="0x14" width="32" description="Config Error Enable and Clear Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="Always read as 0h. Writes have no affect." range="" rwaccess="RW"/>
    <bitfield id="MSK" width="8" begin="7" end="0" resetval="0x0" description="This is the masked status for errors in the configuration for Group N. This field is only reset by a Power-On-Reset (not warm reset). A global soft reset will set this field to 0." range="" rwaccess="RW1C"/>
  </register>
  <register id="ESM_ERR_EN_SET" acronym="ESM_ERR_EN_SET" offset="0x18" width="32" description="Config Error Enable Set Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="Always read as 0h. Writes have no affect." range="" rwaccess="RW"/>
    <bitfield id="MSK" width="8" begin="7" end="0" resetval="0x0" description="This is the mask enable for errors in the configuration for Group N. If the corresponding bit and the" range="" rwaccess="RW1S"/>
  </register>
  <register id="ESM_ERR_EN_CLR" acronym="ESM_ERR_EN_CLR" offset="0x1C" width="32" description="Config Error Interrupt Enabled Clear register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="Always read as 0h. Writes have no affect." range="" rwaccess="RW"/>
    <bitfield id="MSK" width="8" begin="7" end="0" resetval="0x0" description="This is the mask clear for errors in the configuration for Group N. If the corresponding bit and the" range="" rwaccess="RW1C"/>
  </register>
  <register id="ESM_LOW_PRI" acronym="ESM_LOW_PRI" offset="0x20" width="32" description="Shows which is the highest priority outstanding low priority interrupt">
    <bitfield id="PLS" width="16" begin="31" end="16" resetval="0xFFFF" description="Indicates what the highest priority low priority interrupt caused by a pulse number is. The lowest event has the highest priority. I.e. if Global Events 0, 1, 2, 3, and 4 are pending, and Global Event 0, and 1 are configured for high priority while Global Events 2, 3, and 4 are configured for low priority, then the value of this field will be 0x2. A value of all ones (0xFFFF) indicates that there are no low priority interrupts pending." range="" rwaccess="R"/>
    <bitfield id="LVL" width="16" begin="15" end="0" resetval="0xFFFF" description="Indicates what the highest priority low priority interrupt caused by a level number is. The lowest event has the highest priority. I.e. if Global Events 0, 1, 2, 3, and 4 are pending, and Global Event 0, and 1 are configured for High Priority while Global Events 2, 3, and 4 are configured for low priority, then the value of this field will be 0x2. A value of all ones (0xFFFF) indicates that there are no low priority interrupts pending." range="" rwaccess="R"/>
  </register>
  <register id="ESM_HI_PRI" acronym="ESM_HI_PRI" offset="0x24" width="32" description="Shows which is the highest priority outstanding high priority interrupt">
    <bitfield id="PLS" width="16" begin="31" end="16" resetval="0xFFFF" description="Indicates what the highest priority high priority interrupt caused by a pulse number is. The lowest event has the highest priority. I.e. if Global Events 0, 1, 2, 3, and 4 are pending, and Global Event 0, and 1 are configured for high priority while Global Events 2, 3, and 4 are configured for low priority, then the value of this field will be 0x0. A value of all ones (0xFFFF) indicates that there are no high priority interrupts pending." range="" rwaccess="R"/>
    <bitfield id="LVL" width="16" begin="15" end="0" resetval="0xFFFF" description="Indicates what the highest priority low priority interrupt caused by a level number is. The lowest event has the highest priority. I.e. if Global Events 0, 1, 2, 3, and 4 are pending, and Global Event 0, and 1 are configured for high priority while Global Events 2, 3, and 4 are configured for low priority, then the value of this field will be 0x0. A value of all ones (0xFFFF) indicates that there are no high priority interrupts pending." range="" rwaccess="R"/>
  </register>
  <register id="ESM_LOW" acronym="ESM_LOW" offset="0x28" width="32" description="Shows which groups have outstanding low priority interrupts">
    <bitfield id="STS" width="32" begin="31" end="0" resetval="0x0" description="Indicates which Event Groups have one or more low priority interrupts pending. This register is bit oriented where bit 0 is for Event Group 0, bit 1 is for Event Group 1, etc&#8230; (bit N is for Event Group N)." range="" rwaccess="R"/>
  </register>
  <register id="ESM_HI" acronym="ESM_HI" offset="0x2C" width="32" description="Shows which groups have outstanding high priority interrupts">
    <bitfield id="STS" width="32" begin="31" end="0" resetval="0x0" description="Indicates which Event Groups have one or more high priority interrupts pending. This register is bit oriented where bit 0 is for Event Group 0, bit 1 is for Event Group 1, etc&#8230; (bit N is for Event Group N)." range="" rwaccess="R"/>
  </register>
  <register id="ESM_EOI" acronym="ESM_EOI" offset="0x30" width="32" description="End of Interrupt Register The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="Always read as 0h. Writes have no affect." range="" rwaccess="W"/>
    <bitfield id="KEY" width="11" begin="10" end="0" resetval="0x0" description="This is the interrupt being serviced. Writing the corresponding vector to this field will cause a re-evaluation of interrupts. If, when the vector is written, there are still pending interrupts, a new pulse will be generated. Reads always return 0." range="" rwaccess="W"/>
  </register>
  <register id="ESM_PIN_CTRL" acronym="ESM_PIN_CTRL" offset="0x40" width="32" description="This register controls the SAFETY_ERRORn pin output">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="Always read as 0h. Writes have no affect." range="" rwaccess="RW"/>
    <bitfield id="KEY" width="4" begin="3" end="0" resetval="0x0" description="Pin control key. This field controls behavior of the error pin. Note, during reset the field is 0h, but the error pin is asserted (active low). Immediately after reset, the error pin de-asserts. This field is only reset by a Power-On-Reset (not warm reset). A global soft reset will set this field to 0. A global soft reset will also CLEAR all pending faults." range="" rwaccess="RW"/>
  </register>
  <register id="ESM_PIN_STS" acronym="ESM_PIN_STS" offset="0x44" width="32" description="This register reflects the status of the error_pin_n output">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="Always read as 0h. Writes have no affect." range="" rwaccess="R"/>
    <bitfield id="VAL" width="1" begin="0" end="0" resetval="0xX (see description)" description="This field indicates the status of the error pin as looped back from the I/O. This field reflects the state of the ERR_I pin. Since the ERR_O pin is only affected by Power-On-Reset, then the value of this field may be 1h after the release of Warm Reset." range="" rwaccess="R"/>
  </register>
  <register id="ESM_PIN_CNTR" acronym="ESM_PIN_CNTR" offset="0x48" width="32" description="This register shows the current value of the error pin counter">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="Always read as 0h. Writes have no affect." range="" rwaccess="R"/>
    <bitfield id="COUNT" width="24" begin="23" end="0" resetval="0x0" description="This field indicates the current value of the time interval counter. See" range="" rwaccess="R"/>
  </register>
  <register id="ESM_PIN_CNTR_PRE" acronym="ESM_PIN_CNTR_PRE" offset="0x4C" width="32" description="This register contains the value that is loaded in to the Error Counter">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="Always read as 0h. Writes have no affect." range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="24" begin="23" end="0" resetval="0x0" description="This is the value that will be pre-loaded in to the counter field of the" range="" rwaccess="RW"/>
  </register>
  <register id="ESM_RAW_j" acronym="ESM_RAW_j" offset="0x400" width="32" description="Raw Status/Set Register for Group A Errors Offset = 400h + (j * 20h); where j = 0h to 3h for WKUP_ESM0 j = 0h to 4h for MCU_ESM0 j = 0h to 7h for ESM0">
    <bitfield id="STS" width="32" begin="31" end="0" resetval="0x0" description="This is the raw status of the events in group N. Each bit corresponds to event Q where Q = N*32+Bit (Example: bit 0 is event N*32+0, bit 1 is N*32 + 1 etc&#8230;)" range="" rwaccess="RW1S"/>
  </register>
  <register id="ESM_STS_j" acronym="ESM_STS_j" offset="0x404" width="32" description="Error Enable and Clear Register Offset = 404h + (j * 20h); where j = 0h to 3h for WKUP_ESM0 j = 0h to 4h for MCU_ESM0 j = 0h to 7h for ESM0">
    <bitfield id="MSK" width="32" begin="31" end="0" resetval="0x0" description="This is the masked status of the events in group N. Each bit corresponds to event Q where Q = N*32+Bit (Example: bit 0 is event N*32+0, bit 1 is N*32 + 1 etc&#8230;) This field is only reset by a Power-On-Reset (not warm reset). A global soft reset will set this field to 0." range="" rwaccess="RW1C"/>
  </register>
  <register id="ESM_INTR_EN_SET_j" acronym="ESM_INTR_EN_SET_j" offset="0x408" width="32" description="Level Error Enable Set Register Offset = 408h + (j * 20h); where j = 0h to 3h for WKUP_ESM0 j = 0h to 4h for MCU_ESM0 j = 0h to 7h for ESM0">
    <bitfield id="MSK" width="32" begin="31" end="0" resetval="0x0" description="This field is used to enable the mask of events in group N. Each bit corresponds to event Q where Q = N*32+Bit (Example: bit 0 is event N*32+0, bit 1 is N*32 + 1 etc&#8230;) If the corresponding bit and the global enable" range="" rwaccess="RW1S"/>
  </register>
  <register id="ESM_INTR_EN_CLR_j" acronym="ESM_INTR_EN_CLR_j" offset="0x40C" width="32" description="Level Error Interrupt Enabled Clear register Offset = 40Ch + (j * 20h); where j = 0h to 3h for WKUP_ESM0 j = 0h to 4h for MCU_ESM0 j = 0h to 7h for ESM0">
    <bitfield id="MSK" width="32" begin="31" end="0" resetval="0x0" description="This field is used to disable the mask of events in group N. Each bit corresponds to event Q where Q = N*32+Bit (Example: bit 0 is event N*32+0, bit 1 is N*32 + 1 etc&#8230;) If the corresponding bit and the global enable" range="" rwaccess="RW1C"/>
  </register>
  <register id="ESM_INT_PRIO_j" acronym="ESM_INT_PRIO_j" offset="0x410" width="32" description="Level Error Interrupt Enabled Clear register Offset = 410h + (j * 20h); where j = 0h to 3h for WKUP_ESM0 j = 0h to 4h for MCU_ESM0 j = 0h to 7h for ESM0">
    <bitfield id="MSK" width="32" begin="31" end="0" resetval="0x0" description="This field is used to indicate which interrupt the corresponding event influences (if enabled) for event group N. Each bit corresponds to event Q where Q = N*32+Bit (Example: bit 0 is event N*32+0, bit 1 is N*32 + 1 etc&#8230;) This field is only reset by a Power-On-Reset (not warm reset). A global soft reset will set this field to 0." range="" rwaccess="RW"/>
  </register>
  <register id="ESM_PIN_EN_SET_j" acronym="ESM_PIN_EN_SET_j" offset="0x414" width="32" description="Level Error Interrupt Enabled Clear register Offset = 414h + (j * 20h); where j = 0h to 3h for WKUP_ESM0 j = 0h to 4h for MCU_ESM0 j = 0h to 7h for ESM0">
    <bitfield id="MSK" width="32" begin="31" end="0" resetval="0x0" description="This field is used to enable the mask of events in group N. Each bit corresponds to event Q where Q = N*32+Bit (Example: bit 0 is event N*32+0, bit 1 is N*32 + 1 etc&#8230;) This field is only reset by a Power-On-Reset (not warm reset). A global soft reset will set this field to 0." range="" rwaccess="RW1S"/>
  </register>
  <register id="ESM_PIN_EN_CLR_j" acronym="ESM_PIN_EN_CLR_j" offset="0x418" width="32" description="Level Error Interrupt Enabled Clear register Offset = 418h + (j * 20h); where j = 0h to 3h for WKUP_ESM0 j = 0h to 4h for MCU_ESM0 j = 0h to 7h for ESM0">
    <bitfield id="MSK" width="32" begin="31" end="0" resetval="0x0" description="This field is used to enable the mask of events in group N. Each bit corresponds to event Q where Q = N*32+Bit (Example: bit 0 is event N*32+0, bit 1 is N*32 + 1 etc&#8230;) This field is only reset by a Power-On-Reset (not warm reset). A global soft reset will set this field to 0." range="" rwaccess="RW1C"/>
  </register>
</module>
