module tb_halfsubtractor;
  reg a,b;
  wire diff,borrow,w1;
  halfsubtractor dut(.a(a),.b(b),.diff(diff),.borrow(borrow));
  initial begin 
    #1a=0;b=0;
    #1a=0;b=1;
    #1a=1;b=0;
    #1a=1;b=1;
  end
  initial begin
    $dumpfile("halfsubtractor.vcd");
    $dumpvars(1,tb_halfsubtractor);
  end
  always@(*)
    $display("input a=%b b=%b output diff=%b borrow=%b",a,b,diff,borrow);
endmodule                     
