{:input (genetic.representation/genetic-representation "../distilledmedium/12519.298B7DD7.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_8_10_13, wire1_8_10_11, wire2_9_11_13, wire3_15, wire4_16);\n  wire \\:missing_edge ;\n  input wire0_8_10_13;\n  wire wire0_8_10_13;\n  wire wire10_12;\n  wire wire11_12;\n  wire wire12_14;\n  wire wire13_14;\n  wire wire14_16;\n  input wire1_8_10_11;\n  wire wire1_8_10_11;\n  input wire2_9_11_13;\n  wire wire2_9_11_13;\n  output wire3_15;\n  wire wire3_15;\n  output wire4_16;\n  wire wire4_16;\n  wire wire5;\n  wire wire6;\n  wire wire7;\n  wire wire8_9;\n  wire wire9_15;\n  assign wire8_9 = 4'h6 >> { wire1_8_10_11, wire0_8_10_13 };\n  assign wire9_15 = 4'h6 >> { wire2_9_11_13, wire8_9 };\n  assign wire10_12 = 4'h8 >> { wire1_8_10_11, wire0_8_10_13 };\n  assign wire11_12 = 4'h8 >> { wire2_9_11_13, wire1_8_10_11 };\n  assign wire12_14 = 4'he >> { wire11_12, wire10_12 };\n  assign wire13_14 = 4'h8 >> { wire2_9_11_13, wire0_8_10_13 };\n  assign wire14_16 = 4'he >> { wire13_14, wire12_14 };\n  assign wire5 = 1'h0;\n  assign wire6 = 1'h1;\n  assign wire7 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire4_16 = wire14_16;\n  assign wire3_15 = wire9_15;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/B871551C.v:3.1-38.10\" *)\nmodule postsynth(wire0_8_10_13, wire1_8_10_11, wire2_9_11_13, wire3_15, wire4_16);\n  wire _00_;\n  wire _01_;\n  wire _02_;\n  wire _03_;\n  wire _04_;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B871551C.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B871551C.v:5.9-5.22\" *)\n  input wire0_8_10_13;\n  wire wire0_8_10_13;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B871551C.v:11.8-11.17\" *)\n  wire wire14_16;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B871551C.v:12.9-12.22\" *)\n  input wire1_8_10_11;\n  wire wire1_8_10_11;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B871551C.v:14.9-14.22\" *)\n  input wire2_9_11_13;\n  wire wire2_9_11_13;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B871551C.v:16.10-16.18\" *)\n  output wire3_15;\n  wire wire3_15;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B871551C.v:18.10-18.18\" *)\n  output wire4_16;\n  wire wire4_16;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B871551C.v:20.8-20.13\" *)\n  wire wire5;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B871551C.v:21.8-21.13\" *)\n  wire wire6;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B871551C.v:22.8-22.13\" *)\n  wire wire7;\n  (* src = \"/dev/shm/fuzzmount37B880B5/B871551C.v:24.8-24.16\" *)\n  wire wire9_15;\n  assign _02_ = wire1_8_10_11 ^ wire0_8_10_13;\n  assign wire3_15 = _02_ ^ wire2_9_11_13;\n  assign _03_ = wire2_9_11_13 & wire0_8_10_13;\n  assign _04_ = wire2_9_11_13 & wire1_8_10_11;\n  assign _00_ = wire1_8_10_11 & wire0_8_10_13;\n  assign _01_ = _00_ | _04_;\n  assign wire4_16 = _01_ | _03_;\n  assign \\:missing_edge  = 1'h0;\n  assign wire14_16 = wire4_16;\n  assign wire5 = 1'h0;\n  assign wire6 = 1'h1;\n  assign wire7 = 1'h0;\n  assign wire9_15 = wire3_15;\nendmodule\n", :proof {:exit 1, :out "", :err "Traceback (most recent call last):\n  File \"../SymbiYosys/sbysrc/sby.py\", line 22, in <module>\n    from sby_core import SbyConfig, SbyTask, SbyAbort, process_filename\n  File \"/vagrant/SymbiYosys/sbysrc/sby_core.py\", line 26, in <module>\n    from sby_design import SbyProperty, SbyModule, design_hierarchy\n  File \"/vagrant/SymbiYosys/sbysrc/sby_design.py\", line 21, in <module>\n    from dataclasses import dataclass, field\nModuleNotFoundError: No module named 'dataclasses'\n"}}}