{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522158554467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522158554467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 27 10:49:14 2018 " "Processing started: Tue Mar 27 10:49:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522158554467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522158554467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_70 -c DE2_70 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_70 -c DE2_70" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522158554467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1522158555060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70-rtl " "Found design unit 1: de2_70-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555497 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70 " "Found entity 1: de2_70" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_nios2_processor_jtag_debug_module_translator-rtl " "Found design unit 1: de2_70_nios2_processor_jtag_debug_module_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555512 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_jtag_debug_module_translator " "Found entity 1: de2_70_nios2_processor_jtag_debug_module_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_onchip_memory_s1_translator-rtl " "Found design unit 1: de2_70_onchip_memory_s1_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555512 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_onchip_memory_s1_translator " "Found entity 1: de2_70_onchip_memory_s1_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_sdram_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_sdram_s1_translator-rtl " "Found design unit 1: de2_70_sdram_s1_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555512 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_sdram_s1_translator " "Found entity 1: de2_70_sdram_s1_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: de2_70_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555512 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: de2_70_jtag_uart_avalon_jtag_slave_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_rst_controller-rtl " "Found design unit 1: de2_70_rst_controller-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_rst_controller.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_rst_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555512 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rst_controller " "Found entity 1: de2_70_rst_controller" {  } { { "QSYS/de2_70/synthesis/de2_70_rst_controller.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_rst_controller_001-rtl " "Found design unit 1: de2_70_rst_controller_001-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_rst_controller_001.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_rst_controller_001.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555512 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rst_controller_001 " "Found entity 1: de2_70_rst_controller_001" {  } { { "QSYS/de2_70/synthesis/de2_70_rst_controller_001.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_nios2_processor_instruction_master_translator-rtl " "Found design unit 1: de2_70_nios2_processor_instruction_master_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555528 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_instruction_master_translator " "Found entity 1: de2_70_nios2_processor_instruction_master_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_nios2_processor_data_master_translator-rtl " "Found design unit 1: de2_70_nios2_processor_data_master_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555528 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_data_master_translator " "Found entity 1: de2_70_nios2_processor_data_master_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_irq_mapper " "Found entity 1: de2_70_irq_mapper" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_irq_mapper.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555528 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rsp_xbar_mux_001 " "Found entity 1: de2_70_rsp_xbar_mux_001" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rsp_xbar_mux " "Found entity 1: de2_70_rsp_xbar_mux" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rsp_xbar_demux_003 " "Found entity 1: de2_70_rsp_xbar_demux_003" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_003.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rsp_xbar_demux " "Found entity 1: de2_70_rsp_xbar_demux" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cmd_xbar_mux " "Found entity 1: de2_70_cmd_xbar_mux" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cmd_xbar_demux_001 " "Found entity 1: de2_70_cmd_xbar_demux_001" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cmd_xbar_demux " "Found entity 1: de2_70_cmd_xbar_demux" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "QSYS/de2_70/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_id_router_003.sv(48) " "Verilog HDL Declaration information at de2_70_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522158555559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_id_router_003.sv(49) " "Verilog HDL Declaration information at de2_70_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522158555559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_id_router_003_default_decode " "Found entity 1: de2_70_id_router_003_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555559 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_id_router_003 " "Found entity 2: de2_70_id_router_003" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_id_router.sv(48) " "Verilog HDL Declaration information at de2_70_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522158555559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_id_router.sv(49) " "Verilog HDL Declaration information at de2_70_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522158555559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_id_router_default_decode " "Found entity 1: de2_70_id_router_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555559 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_id_router " "Found entity 2: de2_70_id_router" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_addr_router_001.sv(48) " "Verilog HDL Declaration information at de2_70_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522158555559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_addr_router_001.sv(49) " "Verilog HDL Declaration information at de2_70_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522158555559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_addr_router_001_default_decode " "Found entity 1: de2_70_addr_router_001_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555559 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_addr_router_001 " "Found entity 2: de2_70_addr_router_001" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_addr_router.sv(48) " "Verilog HDL Declaration information at de2_70_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522158555559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_addr_router.sv(49) " "Verilog HDL Declaration information at de2_70_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522158555559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_addr_router_default_decode " "Found entity 1: de2_70_addr_router_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555559 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_addr_router " "Found entity 2: de2_70_addr_router" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "QSYS/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_clocks " "Found entity 1: de2_70_clocks" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_clocks.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_clocks.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_sdram_input_efifo_module " "Found entity 1: de2_70_sdram_input_efifo_module" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555590 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_sdram " "Found entity 2: de2_70_sdram" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_jtag_uart_sim_scfifo_w " "Found entity 1: de2_70_jtag_uart_sim_scfifo_w" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555590 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_jtag_uart_scfifo_w " "Found entity 2: de2_70_jtag_uart_scfifo_w" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555590 ""} { "Info" "ISGN_ENTITY_NAME" "3 de2_70_jtag_uart_sim_scfifo_r " "Found entity 3: de2_70_jtag_uart_sim_scfifo_r" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555590 ""} { "Info" "ISGN_ENTITY_NAME" "4 de2_70_jtag_uart_scfifo_r " "Found entity 4: de2_70_jtag_uart_scfifo_r" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555590 ""} { "Info" "ISGN_ENTITY_NAME" "5 de2_70_jtag_uart " "Found entity 5: de2_70_jtag_uart" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_onchip_memory " "Found entity 1: de2_70_onchip_memory" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_onchip_memory.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_nios2_processor.v 21 21 " "Found 21 design units, including 21 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_nios2_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_register_bank_a_module " "Found entity 1: de2_70_nios2_processor_register_bank_a_module" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_nios2_processor_register_bank_b_module " "Found entity 2: de2_70_nios2_processor_register_bank_b_module" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""} { "Info" "ISGN_ENTITY_NAME" "3 de2_70_nios2_processor_nios2_oci_debug " "Found entity 3: de2_70_nios2_processor_nios2_oci_debug" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""} { "Info" "ISGN_ENTITY_NAME" "4 de2_70_nios2_processor_ociram_sp_ram_module " "Found entity 4: de2_70_nios2_processor_ociram_sp_ram_module" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""} { "Info" "ISGN_ENTITY_NAME" "5 de2_70_nios2_processor_nios2_ocimem " "Found entity 5: de2_70_nios2_processor_nios2_ocimem" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""} { "Info" "ISGN_ENTITY_NAME" "6 de2_70_nios2_processor_nios2_avalon_reg " "Found entity 6: de2_70_nios2_processor_nios2_avalon_reg" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""} { "Info" "ISGN_ENTITY_NAME" "7 de2_70_nios2_processor_nios2_oci_break " "Found entity 7: de2_70_nios2_processor_nios2_oci_break" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""} { "Info" "ISGN_ENTITY_NAME" "8 de2_70_nios2_processor_nios2_oci_xbrk " "Found entity 8: de2_70_nios2_processor_nios2_oci_xbrk" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""} { "Info" "ISGN_ENTITY_NAME" "9 de2_70_nios2_processor_nios2_oci_dbrk " "Found entity 9: de2_70_nios2_processor_nios2_oci_dbrk" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""} { "Info" "ISGN_ENTITY_NAME" "10 de2_70_nios2_processor_nios2_oci_itrace " "Found entity 10: de2_70_nios2_processor_nios2_oci_itrace" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""} { "Info" "ISGN_ENTITY_NAME" "11 de2_70_nios2_processor_nios2_oci_td_mode " "Found entity 11: de2_70_nios2_processor_nios2_oci_td_mode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""} { "Info" "ISGN_ENTITY_NAME" "12 de2_70_nios2_processor_nios2_oci_dtrace " "Found entity 12: de2_70_nios2_processor_nios2_oci_dtrace" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""} { "Info" "ISGN_ENTITY_NAME" "13 de2_70_nios2_processor_nios2_oci_compute_tm_count " "Found entity 13: de2_70_nios2_processor_nios2_oci_compute_tm_count" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""} { "Info" "ISGN_ENTITY_NAME" "14 de2_70_nios2_processor_nios2_oci_fifowp_inc " "Found entity 14: de2_70_nios2_processor_nios2_oci_fifowp_inc" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""} { "Info" "ISGN_ENTITY_NAME" "15 de2_70_nios2_processor_nios2_oci_fifocount_inc " "Found entity 15: de2_70_nios2_processor_nios2_oci_fifocount_inc" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""} { "Info" "ISGN_ENTITY_NAME" "16 de2_70_nios2_processor_nios2_oci_fifo " "Found entity 16: de2_70_nios2_processor_nios2_oci_fifo" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""} { "Info" "ISGN_ENTITY_NAME" "17 de2_70_nios2_processor_nios2_oci_pib " "Found entity 17: de2_70_nios2_processor_nios2_oci_pib" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""} { "Info" "ISGN_ENTITY_NAME" "18 de2_70_nios2_processor_nios2_oci_im " "Found entity 18: de2_70_nios2_processor_nios2_oci_im" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""} { "Info" "ISGN_ENTITY_NAME" "19 de2_70_nios2_processor_nios2_performance_monitors " "Found entity 19: de2_70_nios2_processor_nios2_performance_monitors" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""} { "Info" "ISGN_ENTITY_NAME" "20 de2_70_nios2_processor_nios2_oci " "Found entity 20: de2_70_nios2_processor_nios2_oci" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""} { "Info" "ISGN_ENTITY_NAME" "21 de2_70_nios2_processor " "Found entity 21: de2_70_nios2_processor" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_jtag_debug_module_sysclk " "Found entity 1: de2_70_nios2_processor_jtag_debug_module_sysclk" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_jtag_debug_module_tck " "Found entity 1: de2_70_nios2_processor_jtag_debug_module_tck" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_tck.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_jtag_debug_module_wrapper " "Found entity 1: de2_70_nios2_processor_jtag_debug_module_wrapper" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_oci_test_bench " "Found entity 1: de2_70_nios2_processor_oci_test_bench" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_oci_test_bench.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_test_bench " "Found entity 1: de2_70_nios2_processor_test_bench" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_test_bench.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/lights.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/lights.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lights-Structure " "Found design unit 1: lights-Structure" {  } { { "VHDL/lights.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/VHDL/lights.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555621 ""} { "Info" "ISGN_ENTITY_NAME" "1 lights " "Found entity 1: lights" {  } { { "VHDL/lights.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/VHDL/lights.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555621 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_sdram.v(316) " "Verilog HDL or VHDL warning at de2_70_sdram.v(316): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1522158555637 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_sdram.v(326) " "Verilog HDL or VHDL warning at de2_70_sdram.v(326): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1522158555637 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_sdram.v(336) " "Verilog HDL or VHDL warning at de2_70_sdram.v(336): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1522158555637 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_sdram.v(680) " "Verilog HDL or VHDL warning at de2_70_sdram.v(680): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1522158555637 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_nios2_processor.v(1567) " "Verilog HDL or VHDL warning at de2_70_nios2_processor.v(1567): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1522158555637 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_nios2_processor.v(1569) " "Verilog HDL or VHDL warning at de2_70_nios2_processor.v(1569): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1522158555637 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_nios2_processor.v(1725) " "Verilog HDL or VHDL warning at de2_70_nios2_processor.v(1725): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1522158555653 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_nios2_processor.v(2553) " "Verilog HDL or VHDL warning at de2_70_nios2_processor.v(2553): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1522158555653 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_70 " "Elaborating entity \"DE2_70\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522158555762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor de2_70_nios2_processor:nios2_processor " "Elaborating entity \"de2_70_nios2_processor\" for hierarchy \"de2_70_nios2_processor:nios2_processor\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "nios2_processor" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 1443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_test_bench de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_test_bench:the_de2_70_nios2_processor_test_bench " "Elaborating entity \"de2_70_nios2_processor_test_bench\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_test_bench:the_de2_70_nios2_processor_test_bench\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_test_bench" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_register_bank_a_module de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a " "Elaborating entity \"de2_70_nios2_processor_register_bank_a_module\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_register_bank_a" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_altsyncram" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522158555840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2_70_nios2_processor_rf_ram_a.mif " "Parameter \"init_file\" = \"de2_70_nios2_processor_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555840 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522158555840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iug1 " "Found entity 1: altsyncram_iug1" {  } { { "db/altsyncram_iug1.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/altsyncram_iug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158555902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158555902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iug1 de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_iug1:auto_generated " "Elaborating entity \"altsyncram_iug1\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_iug1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_register_bank_b_module de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b " "Elaborating entity \"de2_70_nios2_processor_register_bank_b_module\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_register_bank_b" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_altsyncram" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522158555949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2_70_nios2_processor_rf_ram_b.mif " "Parameter \"init_file\" = \"de2_70_nios2_processor_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158555949 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522158555949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jug1 " "Found entity 1: altsyncram_jug1" {  } { { "db/altsyncram_jug1.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/altsyncram_jug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158556011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158556011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jug1 de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jug1:auto_generated " "Elaborating entity \"altsyncram_jug1\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jug1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci " "Elaborating entity \"de2_70_nios2_processor_nios2_oci\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_debug de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_debug\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_debug" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_altera_std_synchronizer" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522158556074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556074 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522158556074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_ocimem de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem " "Elaborating entity \"de2_70_nios2_processor_nios2_ocimem\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_ocimem" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_ociram_sp_ram_module de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram " "Elaborating entity \"de2_70_nios2_processor_ociram_sp_ram_module\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_ociram_sp_ram" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_altsyncram" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522158556089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2_70_nios2_processor_ociram_default_contents.mif " "Parameter \"init_file\" = \"de2_70_nios2_processor_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556089 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522158556089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mb81 " "Found entity 1: altsyncram_mb81" {  } { { "db/altsyncram_mb81.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/altsyncram_mb81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158556152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158556152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mb81 de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_mb81:auto_generated " "Elaborating entity \"altsyncram_mb81\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_mb81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_avalon_reg de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_avalon_reg:the_de2_70_nios2_processor_nios2_avalon_reg " "Elaborating entity \"de2_70_nios2_processor_nios2_avalon_reg\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_avalon_reg:the_de2_70_nios2_processor_nios2_avalon_reg\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_avalon_reg" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_break de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_break:the_de2_70_nios2_processor_nios2_oci_break " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_break\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_break:the_de2_70_nios2_processor_nios2_oci_break\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_break" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_xbrk de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_xbrk:the_de2_70_nios2_processor_nios2_oci_xbrk " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_xbrk\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_xbrk:the_de2_70_nios2_processor_nios2_oci_xbrk\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_xbrk" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_dbrk de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_dbrk:the_de2_70_nios2_processor_nios2_oci_dbrk " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_dbrk\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_dbrk:the_de2_70_nios2_processor_nios2_oci_dbrk\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_dbrk" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_itrace de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_itrace:the_de2_70_nios2_processor_nios2_oci_itrace " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_itrace\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_itrace:the_de2_70_nios2_processor_nios2_oci_itrace\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_itrace" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_dtrace de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_dtrace:the_de2_70_nios2_processor_nios2_oci_dtrace " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_dtrace\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_dtrace:the_de2_70_nios2_processor_nios2_oci_dtrace\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_dtrace" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_td_mode de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_dtrace:the_de2_70_nios2_processor_nios2_oci_dtrace\|de2_70_nios2_processor_nios2_oci_td_mode:de2_70_nios2_processor_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_td_mode\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_dtrace:the_de2_70_nios2_processor_nios2_oci_dtrace\|de2_70_nios2_processor_nios2_oci_td_mode:de2_70_nios2_processor_nios2_oci_trc_ctrl_td_mode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_fifo de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_fifo\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_compute_tm_count de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\|de2_70_nios2_processor_nios2_oci_compute_tm_count:de2_70_nios2_processor_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_compute_tm_count\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\|de2_70_nios2_processor_nios2_oci_compute_tm_count:de2_70_nios2_processor_nios2_oci_compute_tm_count_tm_count\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_fifowp_inc de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\|de2_70_nios2_processor_nios2_oci_fifowp_inc:de2_70_nios2_processor_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_fifowp_inc\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\|de2_70_nios2_processor_nios2_oci_fifowp_inc:de2_70_nios2_processor_nios2_oci_fifowp_inc_fifowp\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_fifocount_inc de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\|de2_70_nios2_processor_nios2_oci_fifocount_inc:de2_70_nios2_processor_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_fifocount_inc\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\|de2_70_nios2_processor_nios2_oci_fifocount_inc:de2_70_nios2_processor_nios2_oci_fifocount_inc_fifocount\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_oci_test_bench de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\|de2_70_nios2_processor_oci_test_bench:the_de2_70_nios2_processor_oci_test_bench " "Elaborating entity \"de2_70_nios2_processor_oci_test_bench\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\|de2_70_nios2_processor_oci_test_bench:the_de2_70_nios2_processor_oci_test_bench\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_oci_test_bench" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_pib de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_pib:the_de2_70_nios2_processor_nios2_oci_pib " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_pib\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_pib:the_de2_70_nios2_processor_nios2_oci_pib\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_pib" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_im de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_im:the_de2_70_nios2_processor_nios2_oci_im " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_im\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_im:the_de2_70_nios2_processor_nios2_oci_im\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_im" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_jtag_debug_module_wrapper de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper " "Elaborating entity \"de2_70_nios2_processor_jtag_debug_module_wrapper\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_jtag_debug_module_wrapper" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_jtag_debug_module_tck de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|de2_70_nios2_processor_jtag_debug_module_tck:the_de2_70_nios2_processor_jtag_debug_module_tck " "Elaborating entity \"de2_70_nios2_processor_jtag_debug_module_tck\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|de2_70_nios2_processor_jtag_debug_module_tck:the_de2_70_nios2_processor_jtag_debug_module_tck\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" "the_de2_70_nios2_processor_jtag_debug_module_tck" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_jtag_debug_module_sysclk de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|de2_70_nios2_processor_jtag_debug_module_sysclk:the_de2_70_nios2_processor_jtag_debug_module_sysclk " "Elaborating entity \"de2_70_nios2_processor_jtag_debug_module_sysclk\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|de2_70_nios2_processor_jtag_debug_module_sysclk:the_de2_70_nios2_processor_jtag_debug_module_sysclk\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" "the_de2_70_nios2_processor_jtag_debug_module_sysclk" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" "de2_70_nios2_processor_jtag_debug_module_phy" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy " "Elaborated megafunction instantiation \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522158556292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy " "Instantiated megafunction \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556292 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522158556292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556292 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy " "Elaborated megafunction instantiation \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_onchip_memory de2_70_onchip_memory:onchip_memory " "Elaborating entity \"de2_70_onchip_memory\" for hierarchy \"de2_70_onchip_memory:onchip_memory\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "onchip_memory" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2_70_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2_70_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_onchip_memory.v" "the_altsyncram" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2_70_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_onchip_memory.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522158556308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2_70_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2_70_onchip_memory.hex " "Parameter \"init_file\" = \"de2_70_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556308 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_onchip_memory.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522158556308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eec1 " "Found entity 1: altsyncram_eec1" {  } { { "db/altsyncram_eec1.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/altsyncram_eec1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158556370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158556370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eec1 de2_70_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_eec1:auto_generated " "Elaborating entity \"altsyncram_eec1\" for hierarchy \"de2_70_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_eec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_jtag_uart de2_70_jtag_uart:jtag_uart " "Elaborating entity \"de2_70_jtag_uart\" for hierarchy \"de2_70_jtag_uart:jtag_uart\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "jtag_uart" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_jtag_uart_scfifo_w de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w " "Elaborating entity \"de2_70_jtag_uart_scfifo_w\" for hierarchy \"de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "the_de2_70_jtag_uart_scfifo_w" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "wfifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522158556464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556464 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522158556464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158556511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158556511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158556526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158556526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158556542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158556542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158556605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158556605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158556652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158556652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158556714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158556714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522158556777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522158556777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_jtag_uart_scfifo_r de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_r:the_de2_70_jtag_uart_scfifo_r " "Elaborating entity \"de2_70_jtag_uart_scfifo_r\" for hierarchy \"de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_r:the_de2_70_jtag_uart_scfifo_r\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "the_de2_70_jtag_uart_scfifo_r" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic de2_70_jtag_uart:jtag_uart\|alt_jtag_atlantic:de2_70_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"de2_70_jtag_uart:jtag_uart\|alt_jtag_atlantic:de2_70_jtag_uart_alt_jtag_atlantic\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "de2_70_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70_jtag_uart:jtag_uart\|alt_jtag_atlantic:de2_70_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"de2_70_jtag_uart:jtag_uart\|alt_jtag_atlantic:de2_70_jtag_uart_alt_jtag_atlantic\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522158556886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70_jtag_uart:jtag_uart\|alt_jtag_atlantic:de2_70_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"de2_70_jtag_uart:jtag_uart\|alt_jtag_atlantic:de2_70_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556886 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522158556886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_sdram de2_70_sdram:sdram " "Elaborating entity \"de2_70_sdram\" for hierarchy \"de2_70_sdram:sdram\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "sdram" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 1500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_sdram_input_efifo_module de2_70_sdram:sdram\|de2_70_sdram_input_efifo_module:the_de2_70_sdram_input_efifo_module " "Elaborating entity \"de2_70_sdram_input_efifo_module\" for hierarchy \"de2_70_sdram:sdram\|de2_70_sdram_input_efifo_module:the_de2_70_sdram_input_efifo_module\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "the_de2_70_sdram_input_efifo_module" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_clocks de2_70_clocks:clocks " "Elaborating entity \"de2_70_clocks\" for hierarchy \"de2_70_clocks:clocks\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "clocks" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 1524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556902 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CLK de2_70_clocks.v(97) " "Verilog HDL or VHDL warning at de2_70_clocks.v(97): object \"VGA_CLK\" assigned a value but never read" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_clocks.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_clocks.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1522158556902 "|DE2_70|de2_70_clocks:clocks"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll de2_70_clocks:clocks\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"de2_70_clocks:clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_clocks.v" "DE_Clock_Generator_System" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_clocks.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70_clocks:clocks\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"de2_70_clocks:clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_clocks.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_clocks.v" 162 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522158556933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70_clocks:clocks\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"de2_70_clocks:clocks\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_clocks.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_clocks.v" 162 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522158556948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_instruction_master_translator de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator " "Elaborating entity \"de2_70_nios2_processor_instruction_master_translator\" for hierarchy \"de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "nios2_processor_instruction_master_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 1533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid de2_70_nios2_processor_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_nios2_processor_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556948 "|DE2_70|de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de2_70_nios2_processor_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_nios2_processor_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556948 "|DE2_70|de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de2_70_nios2_processor_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at de2_70_nios2_processor_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556948 "|DE2_70|de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken de2_70_nios2_processor_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at de2_70_nios2_processor_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556948 "|DE2_70|de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest de2_70_nios2_processor_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_nios2_processor_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556948 "|DE2_70|de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator\|altera_merlin_master_translator:nios2_processor_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator\|altera_merlin_master_translator:nios2_processor_instruction_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" "nios2_processor_instruction_master_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_data_master_translator de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator " "Elaborating entity \"de2_70_nios2_processor_data_master_translator\" for hierarchy \"de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "nios2_processor_data_master_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 1597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556948 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid de2_70_nios2_processor_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_nios2_processor_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556964 "|DE2_70|de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de2_70_nios2_processor_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_nios2_processor_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556964 "|DE2_70|de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de2_70_nios2_processor_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at de2_70_nios2_processor_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556964 "|DE2_70|de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken de2_70_nios2_processor_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at de2_70_nios2_processor_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556964 "|DE2_70|de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest de2_70_nios2_processor_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_nios2_processor_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556964 "|DE2_70|de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator\|altera_merlin_master_translator:nios2_processor_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator\|altera_merlin_master_translator:nios2_processor_data_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" "nios2_processor_data_master_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_jtag_debug_module_translator de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator " "Elaborating entity \"de2_70_nios2_processor_jtag_debug_module_translator\" for hierarchy \"de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "nios2_processor_jtag_debug_module_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 1661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556964 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_nios2_processor_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556964 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_nios2_processor_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556964 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_nios2_processor_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556964 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect de2_70_nios2_processor_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556964 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de2_70_nios2_processor_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556964 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_nios2_processor_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556964 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_nios2_processor_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556964 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_nios2_processor_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556964 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_nios2_processor_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556964 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_nios2_processor_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556964 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_nios2_processor_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556964 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "nios2_processor_jtag_debug_module_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_onchip_memory_s1_translator de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator " "Elaborating entity \"de2_70_onchip_memory_s1_translator\" for hierarchy \"de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "onchip_memory_s1_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 1729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556980 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_onchip_memory_s1_translator.vhd(58) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556980 "|DE2_70|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_onchip_memory_s1_translator.vhd(59) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556980 "|DE2_70|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_onchip_memory_s1_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556980 "|DE2_70|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de2_70_onchip_memory_s1_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556980 "|DE2_70|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_onchip_memory_s1_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556980 "|DE2_70|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_onchip_memory_s1_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556980 "|DE2_70|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read de2_70_onchip_memory_s1_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556980 "|DE2_70|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_onchip_memory_s1_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556980 "|DE2_70|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_onchip_memory_s1_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556980 "|DE2_70|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_onchip_memory_s1_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556980 "|DE2_70|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_onchip_memory_s1_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556980 "|DE2_70|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "onchip_memory_s1_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_sdram_s1_translator de2_70_sdram_s1_translator:sdram_s1_translator " "Elaborating entity \"de2_70_sdram_s1_translator\" for hierarchy \"de2_70_sdram_s1_translator:sdram_s1_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "sdram_s1_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 1797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556980 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_sdram_s1_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(60): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556980 "|DE2_70|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_sdram_s1_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(61): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556980 "|DE2_70|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_sdram_s1_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(62): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556980 "|DE2_70|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de2_70_sdram_s1_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556980 "|DE2_70|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de2_70_sdram_s1_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556980 "|DE2_70|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_sdram_s1_translator.vhd(65) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556980 "|DE2_70|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_sdram_s1_translator.vhd(66) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556980 "|DE2_70|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_sdram_s1_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556980 "|DE2_70|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_sdram_s1_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556980 "|DE2_70|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_sdram_s1_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556980 "|DE2_70|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_sdram_s1_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556980 "|DE2_70|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "sdram_s1_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_jtag_uart_avalon_jtag_slave_translator de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"de2_70_jtag_uart_avalon_jtag_slave_translator\" for hierarchy \"de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 1865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556995 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556995 "|DE2_70|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556995 "|DE2_70|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556995 "|DE2_70|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556995 "|DE2_70|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556995 "|DE2_70|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556995 "|DE2_70|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556995 "|DE2_70|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556995 "|DE2_70|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556995 "|DE2_70|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556995 "|DE2_70|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556995 "|DE2_70|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158556995 "|DE2_70|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_processor_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_processor_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "nios2_processor_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 1933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_processor_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_processor_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "nios2_processor_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 2015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158556995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 2097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 2180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 2432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_addr_router de2_70_addr_router:addr_router " "Elaborating entity \"de2_70_addr_router\" for hierarchy \"de2_70_addr_router:addr_router\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "addr_router" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 2601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_addr_router_default_decode de2_70_addr_router:addr_router\|de2_70_addr_router_default_decode:the_default_decode " "Elaborating entity \"de2_70_addr_router_default_decode\" for hierarchy \"de2_70_addr_router:addr_router\|de2_70_addr_router_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" "the_default_decode" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_addr_router_001 de2_70_addr_router_001:addr_router_001 " "Elaborating entity \"de2_70_addr_router_001\" for hierarchy \"de2_70_addr_router_001:addr_router_001\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "addr_router_001" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 2618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_addr_router_001_default_decode de2_70_addr_router_001:addr_router_001\|de2_70_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"de2_70_addr_router_001_default_decode\" for hierarchy \"de2_70_addr_router_001:addr_router_001\|de2_70_addr_router_001_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" "the_default_decode" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router de2_70_id_router:id_router " "Elaborating entity \"de2_70_id_router\" for hierarchy \"de2_70_id_router:id_router\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "id_router" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 2635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_default_decode de2_70_id_router:id_router\|de2_70_id_router_default_decode:the_default_decode " "Elaborating entity \"de2_70_id_router_default_decode\" for hierarchy \"de2_70_id_router:id_router\|de2_70_id_router_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" "the_default_decode" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_003 de2_70_id_router_003:id_router_003 " "Elaborating entity \"de2_70_id_router_003\" for hierarchy \"de2_70_id_router_003:id_router_003\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "id_router_003" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 2686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_003_default_decode de2_70_id_router_003:id_router_003\|de2_70_id_router_003_default_decode:the_default_decode " "Elaborating entity \"de2_70_id_router_003_default_decode\" for hierarchy \"de2_70_id_router_003:id_router_003\|de2_70_id_router_003_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" "the_default_decode" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rst_controller de2_70_rst_controller:rst_controller " "Elaborating entity \"de2_70_rst_controller\" for hierarchy \"de2_70_rst_controller:rst_controller\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rst_controller" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 2703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de2_70_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de2_70_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "QSYS/de2_70/synthesis/de2_70_rst_controller.vhd" "rst_controller" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_rst_controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de2_70_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de2_70_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rst_controller_001 de2_70_rst_controller_001:rst_controller_001 " "Elaborating entity \"de2_70_rst_controller_001\" for hierarchy \"de2_70_rst_controller_001:rst_controller_001\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rst_controller_001" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 2732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557073 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req de2_70_rst_controller_001.vhd(35) " "VHDL Signal Declaration warning at de2_70_rst_controller_001.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_rst_controller_001.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_rst_controller_001.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522158557073 "|DE2_70|de2_70_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de2_70_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de2_70_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "QSYS/de2_70/synthesis/de2_70_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_rst_controller_001.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cmd_xbar_demux de2_70_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"de2_70_cmd_xbar_demux\" for hierarchy \"de2_70_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cmd_xbar_demux" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 2761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cmd_xbar_demux_001 de2_70_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"de2_70_cmd_xbar_demux_001\" for hierarchy \"de2_70_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cmd_xbar_demux_001" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 2791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cmd_xbar_mux de2_70_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"de2_70_cmd_xbar_mux\" for hierarchy \"de2_70_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cmd_xbar_mux" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 2827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2_70_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2_70_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2_70_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2_70_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rsp_xbar_demux de2_70_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"de2_70_rsp_xbar_demux\" for hierarchy \"de2_70_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rsp_xbar_demux" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rsp_xbar_demux_003 de2_70_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"de2_70_rsp_xbar_demux_003\" for hierarchy \"de2_70_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rsp_xbar_demux_003" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rsp_xbar_mux de2_70_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"de2_70_rsp_xbar_mux\" for hierarchy \"de2_70_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rsp_xbar_mux" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2_70_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2_70_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2_70_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2_70_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rsp_xbar_mux_001 de2_70_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"de2_70_rsp_xbar_mux_001\" for hierarchy \"de2_70_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rsp_xbar_mux_001" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2_70_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2_70_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_001.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2_70_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2_70_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_irq_mapper de2_70_irq_mapper:irq_mapper " "Elaborating entity \"de2_70_irq_mapper\" for hierarchy \"de2_70_irq_mapper:irq_mapper\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "irq_mapper" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522158557136 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_clocks.v" "DE_Clock_Generator_System" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_clocks.v" 162 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1522158557697 "|DE2_70|de2_70_clocks:clocks|altpll:DE_Clock_Generator_System"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1522158560193 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 440 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 354 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3167 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 4133 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "QSYS/de2_70/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 348 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3740 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 599 -1 0 } } { "QSYS/de2_70/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1522158560334 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1522158560334 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522158561130 "|de2_70|sdram_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1522158561130 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1522158562004 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Francisco/Desktop/DE2_70_QSYS/output_files/DE2_70.map.smsg " "Generated suppressed messages file C:/Users/Francisco/Desktop/DE2_70_QSYS/output_files/DE2_70.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1522158562286 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1522158562834 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522158562834 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2620 " "Implemented 2620 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1522158563099 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1522158563099 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1522158563099 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2411 " "Implemented 2411 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1522158563099 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1522158563099 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1522158563099 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1522158563099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "569 " "Peak virtual memory: 569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522158563146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 27 10:49:23 2018 " "Processing ended: Tue Mar 27 10:49:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522158563146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522158563146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522158563146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522158563146 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522158564206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522158564206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 27 10:49:23 2018 " "Processing started: Tue Mar 27 10:49:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522158564206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1522158564206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_70 -c DE2_70 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_70 -c DE2_70" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1522158564206 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1522158564300 ""}
{ "Info" "0" "" "Project  = DE2_70" {  } {  } 0 0 "Project  = DE2_70" 0 0 "Fitter" 0 0 1522158564300 ""}
{ "Info" "0" "" "Revision = DE2_70" {  } {  } 0 0 "Revision = DE2_70" 0 0 "Fitter" 0 0 1522158564300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1522158564487 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_70 EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"DE2_70\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1522158564534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522158564566 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522158564566 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "de2_70_clocks:clocks\|altpll:DE_Clock_Generator_System\|pll Cyclone II PLL " "Implemented PLL \"de2_70_clocks:clocks\|altpll:DE_Clock_Generator_System\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2_70_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk0 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for de2_70_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1522158564629 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2_70_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk1 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for de2_70_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1522158564629 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1522158564629 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1522158564675 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1522158565611 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 7663 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522158565611 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 7664 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522158565611 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 7665 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522158565611 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1522158565611 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1522158565627 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 59 " "No exact pin location assignment(s) for 2 pins of 59 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_wire_dqm\[2\] " "Pin sdram_wire_dqm\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_wire_dqm[2] } } } { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dqm[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522158565814 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_wire_dqm\[3\] " "Pin sdram_wire_dqm\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_wire_dqm[3] } } } { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dqm[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522158565814 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1522158565814 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522158566097 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1522158566097 ""}
{ "Info" "ISTA_SDC_FOUND" "QSYS/de2_70/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'QSYS/de2_70/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1522158566144 ""}
{ "Info" "ISTA_SDC_FOUND" "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.sdc " "Reading SDC File: 'QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1522158566144 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1522158566175 "|de2_70|clk_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566222 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566222 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1522158566222 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1522158566222 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566222 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566222 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522158566222 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1522158566222 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2_70_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C0 of PLL_4) " "Automatically promoted node de2_70_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522158566378 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70_clocks:clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522158566378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2_70_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C1 of PLL_4) " "Automatically promoted node de2_70_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522158566378 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70_clocks:clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522158566378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522158566378 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 3265 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522158566378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2_70_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node de2_70_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522158566378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2_70_sdram:sdram\|active_rnw~3 " "Destination node de2_70_sdram:sdram\|active_rnw~3" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 213 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70_sdram:sdram|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 3705 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522158566378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2_70_sdram:sdram\|active_cs_n~0 " "Destination node de2_70_sdram:sdram\|active_cs_n~0" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 210 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70_sdram:sdram|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 3718 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522158566378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2_70_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node de2_70_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70_rst_controller:rst_controller|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 3752 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522158566378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2_70_sdram:sdram\|i_refs\[0\] " "Destination node de2_70_sdram:sdram\|i_refs\[0\]" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 354 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70_sdram:sdram|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 694 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522158566378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2_70_sdram:sdram\|i_refs\[2\] " "Destination node de2_70_sdram:sdram\|i_refs\[2\]" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 354 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70_sdram:sdram|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 692 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522158566378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2_70_sdram:sdram\|i_refs\[1\] " "Destination node de2_70_sdram:sdram\|i_refs\[1\]" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 354 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70_sdram:sdram|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 693 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522158566378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2_70_nios2_processor:nios2_processor\|W_rf_wren " "Destination node de2_70_nios2_processor:nios2_processor\|W_rf_wren" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3700 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70_nios2_processor:nios2_processor|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 2936 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522158566378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70_nios2_processor:nios2_processor|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 5281 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522158566378 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522158566378 ""}  } { { "QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522158566378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522158566378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 7652 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522158566378 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522158566378 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 7394 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522158566378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522158566378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 7528 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522158566378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 7529 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522158566378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 7653 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522158566378 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522158566378 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 7287 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522158566378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2_70_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node de2_70_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522158566378 ""}  } { { "QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 0 { 0 ""} 0 5039 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522158566378 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1522158566783 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522158566783 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522158566783 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522158566783 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1522158567113 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522158567113 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1522158567113 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1522158567113 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1522158567113 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1522158567113 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "119 I/O " "Packed 119 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1522158567129 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1522158567129 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1522158567129 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1522158567144 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1522158567144 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1522158567144 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 55 30 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 55 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522158567144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 6 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522158567144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522158567144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522158567144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522158567144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 79 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  79 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522158567144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 1 73 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522158567144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522158567144 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1522158567144 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1522158567144 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "de2_70_clocks:clocks\|altpll:DE_Clock_Generator_System\|pll clk\[1\] sdram_clk_clk " "PLL \"de2_70_clocks:clocks\|altpll:DE_Clock_Generator_System\|pll\" output port clk\[1\] feeds output pin \"sdram_clk_clk\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_clocks.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_clocks.v" 162 0 0 } } { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 1524 0 0 } } { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 22 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1522158567191 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522158567238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1522158568771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522158569410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1522158569441 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1522158570409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522158570409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1522158570845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X36_Y13 X47_Y25 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25" {  } { { "loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_QSYS/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25"} { { 11 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25"} 36 13 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1522158572764 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1522158572764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522158573248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1522158573248 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1522158573248 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1522158573248 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1522158573341 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522158573341 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "57 " "Found 57 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[0\] 0 " "Pin \"sdram_wire_dq\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[1\] 0 " "Pin \"sdram_wire_dq\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[2\] 0 " "Pin \"sdram_wire_dq\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[3\] 0 " "Pin \"sdram_wire_dq\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[4\] 0 " "Pin \"sdram_wire_dq\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[5\] 0 " "Pin \"sdram_wire_dq\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[6\] 0 " "Pin \"sdram_wire_dq\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[7\] 0 " "Pin \"sdram_wire_dq\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[8\] 0 " "Pin \"sdram_wire_dq\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[9\] 0 " "Pin \"sdram_wire_dq\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[10\] 0 " "Pin \"sdram_wire_dq\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[11\] 0 " "Pin \"sdram_wire_dq\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[12\] 0 " "Pin \"sdram_wire_dq\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[13\] 0 " "Pin \"sdram_wire_dq\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[14\] 0 " "Pin \"sdram_wire_dq\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[15\] 0 " "Pin \"sdram_wire_dq\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[16\] 0 " "Pin \"sdram_wire_dq\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[17\] 0 " "Pin \"sdram_wire_dq\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[18\] 0 " "Pin \"sdram_wire_dq\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[19\] 0 " "Pin \"sdram_wire_dq\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[20\] 0 " "Pin \"sdram_wire_dq\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[21\] 0 " "Pin \"sdram_wire_dq\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[22\] 0 " "Pin \"sdram_wire_dq\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[23\] 0 " "Pin \"sdram_wire_dq\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[24\] 0 " "Pin \"sdram_wire_dq\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[25\] 0 " "Pin \"sdram_wire_dq\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[26\] 0 " "Pin \"sdram_wire_dq\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[27\] 0 " "Pin \"sdram_wire_dq\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[28\] 0 " "Pin \"sdram_wire_dq\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[29\] 0 " "Pin \"sdram_wire_dq\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[30\] 0 " "Pin \"sdram_wire_dq\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dq\[31\] 0 " "Pin \"sdram_wire_dq\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_addr\[0\] 0 " "Pin \"sdram_wire_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_addr\[1\] 0 " "Pin \"sdram_wire_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_addr\[2\] 0 " "Pin \"sdram_wire_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_addr\[3\] 0 " "Pin \"sdram_wire_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_addr\[4\] 0 " "Pin \"sdram_wire_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_addr\[5\] 0 " "Pin \"sdram_wire_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_addr\[6\] 0 " "Pin \"sdram_wire_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_addr\[7\] 0 " "Pin \"sdram_wire_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_addr\[8\] 0 " "Pin \"sdram_wire_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_addr\[9\] 0 " "Pin \"sdram_wire_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_addr\[10\] 0 " "Pin \"sdram_wire_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_addr\[11\] 0 " "Pin \"sdram_wire_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_addr\[12\] 0 " "Pin \"sdram_wire_addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_ba\[0\] 0 " "Pin \"sdram_wire_ba\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_ba\[1\] 0 " "Pin \"sdram_wire_ba\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_cas_n 0 " "Pin \"sdram_wire_cas_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_cke 0 " "Pin \"sdram_wire_cke\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_cs_n 0 " "Pin \"sdram_wire_cs_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dqm\[0\] 0 " "Pin \"sdram_wire_dqm\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dqm\[1\] 0 " "Pin \"sdram_wire_dqm\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dqm\[2\] 0 " "Pin \"sdram_wire_dqm\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_dqm\[3\] 0 " "Pin \"sdram_wire_dqm\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_ras_n 0 " "Pin \"sdram_wire_ras_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_wire_we_n 0 " "Pin \"sdram_wire_we_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_clk_clk 0 " "Pin \"sdram_clk_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522158573404 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1522158573404 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522158573716 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522158573903 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522158574277 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522158574898 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1522158574943 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1522158575128 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1522158575130 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Francisco/Desktop/DE2_70_QSYS/output_files/DE2_70.fit.smsg " "Generated suppressed messages file C:/Users/Francisco/Desktop/DE2_70_QSYS/output_files/DE2_70.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1522158575401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1132 " "Peak virtual memory: 1132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522158576122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 27 10:49:36 2018 " "Processing ended: Tue Mar 27 10:49:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522158576122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522158576122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522158576122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1522158576122 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1522158577016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522158577017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 27 10:49:36 2018 " "Processing started: Tue Mar 27 10:49:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522158577017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1522158577017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_70 -c DE2_70 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_70 -c DE2_70" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1522158577017 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1522158579568 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1522158579668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522158580540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 27 10:49:40 2018 " "Processing ended: Tue Mar 27 10:49:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522158580540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522158580540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522158580540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1522158580540 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1522158581238 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1522158581659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522158581659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 27 10:49:41 2018 " "Processing started: Tue Mar 27 10:49:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522158581659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522158581659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_70 -c DE2_70 " "Command: quartus_sta DE2_70 -c DE2_70" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522158581659 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1522158581737 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1522158581956 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1522158581987 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1522158581987 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522158582237 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1522158582237 ""}
{ "Info" "ISTA_SDC_FOUND" "QSYS/de2_70/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'QSYS/de2_70/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1522158582252 ""}
{ "Info" "ISTA_SDC_FOUND" "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.sdc " "Reading SDC File: 'QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1522158582268 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522158582283 "|de2_70|clk_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582299 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582299 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582299 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1522158582315 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1522158582315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522158582315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522158582330 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522158582330 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522158582330 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522158582330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522158582330 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1522158582346 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1522158582361 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522158582439 "|de2_70|clk_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582439 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582439 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582439 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522158582439 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522158582439 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522158582455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522158582455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522158582455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522158582455 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1522158582455 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1522158582471 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1522158582471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522158582549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 27 10:49:42 2018 " "Processing ended: Tue Mar 27 10:49:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522158582549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522158582549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522158582549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522158582549 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 87 s " "Quartus II Full Compilation was successful. 0 errors, 87 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522158583157 ""}
