>>>>>> trout: automatic router for Sea-of-Gates           <<<<<<
>>>>>> (c) 1995 Patrick Groeneveld, Delft Univ. of Techn. <<<<<<
------ reading image description file '/data/public/common/software/nelsis/5.4.1.1/share/lib/celllibs/fishbone/image.seadif' ------
------ reading placement 'Tmp_Cell_(cs_compare(cs_compare(test)))' ------
------ building data structure  ------
------ making grid  ------
------ routing started Thu Dec 12 11:54:01 2013
 40 nets have to be routed.
Routing net 'ready_out' (2/2): . OK!
Routing net 'clk' (8/8): ....... OK!
Routing net 'score_out' (2/2): . OK!
Routing net 'state_next_0_port' (2/2): . OK!
Routing net 'start_in' (2/2): . OK!
Routing net 'state_0_port' (2/2): . OK!
Routing net 'row_full' (2/2): . OK!
Routing net 'cnt_en' (2/2): . OK!
Routing net 'state_next_1_port' (2/2): . OK!
Routing net 'state_3_port' (2/2): . OK!
Routing net 'row_full_next' (2/2): . OK!
Routing net 'ram_addr_out_7_0_1' (3/3): .. OK!
Routing net 'defset_en' (2/2): . OK!
Routing net 'state_2_port' (2/2): . OK!
Routing net 'state_next_2_port' (2/2): . OK!
Routing net 'state_1_port' (2/2): . OK!
Routing net 'shift_ready' (2/2): . OK!
Routing net 'state_next_3_port' (2/2): . OK!
Routing net 'ram_addr_out_7_0_4' (3/3): .. OK!
Routing net 'tri_en' (2/2): . OK!
Routing net 'ram_addr_out_7_0_6' (3/3): .. OK!
Routing net 'ram_data_in' (3/3): .. OK!
Routing net 'ram_addr_out_7_0_3' (3/3): .. OK!
Routing net 'ram_addr_out_7_0_7' (3/3): .. OK!
Routing net 'ram_addr_out_7_0_0' (3/3): .. OK!
Routing net 'ram_addr_out_7_0_2' (3/3): .. OK!
Routing net 'ram_addr_out_7_0_5' (3/3): .. OK!
Routing net 'ram_we' (3/3): .. OK!
Routing net 'ram_data_out' (3/3): .. OK!
Routing net 'vdd' : . (Power special)
Routing net 'cnt_ram_addr_0_port' (4/4): ... OK!
Routing net 'cnt_ram_addr_3_port' (4/4): ... OK!
Routing net 'cnt_ram_addr_4_port' (4/4): ... OK!
Routing net 'cnt_ram_addr_1_port' (4/4): ... OK!
Routing net 'shift_start' (2/2): . OK!
Routing net 'rst' (8/8): ....... OK!
Routing net 'cnt_ram_addr_5_port' (4/4): ... OK!
Routing net 'cnt_ram_addr_2_port' (4/4): ... OK!
Routing net 'X_Logic0_port' (12/12): ........... OK!
Routing net 'cnt_ram_addr_6_port' (4/4): ... OK!
READY
----- Some interesting statistics ------
Total number of nets:                 40 (100% completion)
Total length of routed wires:         0 (No new wires created)
No. of transistors (total / used):    4212/2411 = 57.24 %
CPU-time consumption:                 0.04 sec.
Elapsed time during routing:          0.04 sec. (100.00 % of cpu)
------ Verifying Connectivity ------
WARNING: 1 short-circuit(s) were detected among the 40 nets.
------ Writing 'Tmp_Cell_(cs_compare(cs_compare(test)))' ------
------ Trout: task completed on Thu Dec 12 11:54:01 2013
 