INFO: [VRFC 10-2263] Analyzing Verilog file "D:/template_for1/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/sources_1/new/hex2seg_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/template_for1/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/sources_1/new/seven_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/template_for1/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
