Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 25 03:21:02 2025
| Host         : Nimaye-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-14  Critical Warning  LUT on the clock tree                                             1           
LUTAR-1    Warning           LUT drives async reset alert                                      3           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints         1024        
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        40          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (30)
7. checking multiple_clock (6620)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (6620)
---------------------------------
 There are 6620 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.798        0.000                      0                43382        0.021        0.000                      0                43382        3.000        0.000                       0                  6626  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          3.798        0.000                      0                43248        0.201        0.000                      0                43248       18.750        0.000                       0                  6622  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        3.816        0.000                      0                43248        0.201        0.000                      0                43248       18.750        0.000                       0                  6622  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.798        0.000                      0                43248        0.021        0.000                      0                43248  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.798        0.000                      0                43248        0.021        0.000                      0                43248  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          8.521        0.000                      0                  134       21.499        0.000                      0                  134  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          8.521        0.000                      0                  134       21.499        0.000                      0                  134  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        8.521        0.000                      0                  134       21.499        0.000                      0                  134  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        8.540        0.000                      0                  134       21.518        0.000                      0                  134  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[7].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/dataOut_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        12.649ns  (logic 1.096ns (8.664%)  route 11.553ns (91.336%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 42.552 - 40.000 ) 
    Source Clock Delay      (SCD):    5.975ns = ( 25.975 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.809    25.975    CPU/xm_output/dffe_gen[7].dff/clk0
    SLICE_X24Y164        FDCE                                         r  CPU/xm_output/dffe_gen[7].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y164        FDCE (Prop_fdce_C_Q)         0.456    26.431 r  CPU/xm_output/dffe_gen[7].dff/q_reg/Q
                         net (fo=295, routed)        10.535    36.966    ProcMem/dataOut_reg[0]_0[4]
    SLICE_X31Y122        LUT6 (Prop_lut6_I4_O)        0.124    37.090 r  ProcMem/dataOut[20]_i_9/O
                         net (fo=1, routed)           0.000    37.090    ProcMem/dataOut[20]_i_9_n_0
    SLICE_X31Y122        MUXF7 (Prop_muxf7_I1_O)      0.217    37.307 r  ProcMem/dataOut_reg[20]_i_3/O
                         net (fo=1, routed)           1.019    38.325    ProcMem/dataOut_reg[20]_i_3_n_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.299    38.624 r  ProcMem/dataOut[20]_i_1/O
                         net (fo=1, routed)           0.000    38.624    ProcMem/dataOut0[20]
    SLICE_X36Y126        FDRE                                         r  ProcMem/dataOut_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.488    42.552    ProcMem/clk_out1
    SLICE_X36Y126        FDRE                                         r  ProcMem/dataOut_reg[20]/C
                         clock pessimism              0.020    42.573    
                         clock uncertainty           -0.180    42.393    
    SLICE_X36Y126        FDRE (Setup_fdre_C_D)        0.029    42.422    ProcMem/dataOut_reg[20]
  -------------------------------------------------------------------
                         required time                         42.422    
                         arrival time                         -38.624    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[7].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/dataOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        12.280ns  (logic 1.096ns (8.925%)  route 11.184ns (91.075%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 42.558 - 40.000 ) 
    Source Clock Delay      (SCD):    5.975ns = ( 25.975 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.809    25.975    CPU/xm_output/dffe_gen[7].dff/clk0
    SLICE_X24Y164        FDCE                                         r  CPU/xm_output/dffe_gen[7].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y164        FDCE (Prop_fdce_C_Q)         0.456    26.431 r  CPU/xm_output/dffe_gen[7].dff/q_reg/Q
                         net (fo=295, routed)        10.201    36.632    ProcMem/dataOut_reg[0]_0[4]
    SLICE_X31Y116        LUT6 (Prop_lut6_I4_O)        0.124    36.756 r  ProcMem/dataOut[11]_i_9/O
                         net (fo=1, routed)           0.000    36.756    ProcMem/dataOut[11]_i_9_n_0
    SLICE_X31Y116        MUXF7 (Prop_muxf7_I1_O)      0.217    36.973 r  ProcMem/dataOut_reg[11]_i_3/O
                         net (fo=1, routed)           0.982    37.956    ProcMem/dataOut_reg[11]_i_3_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I1_O)        0.299    38.255 r  ProcMem/dataOut[11]_i_1/O
                         net (fo=1, routed)           0.000    38.255    ProcMem/dataOut0[11]
    SLICE_X39Y117        FDRE                                         r  ProcMem/dataOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.494    42.558    ProcMem/clk_out1
    SLICE_X39Y117        FDRE                                         r  ProcMem/dataOut_reg[11]/C
                         clock pessimism              0.020    42.579    
                         clock uncertainty           -0.180    42.399    
    SLICE_X39Y117        FDRE (Setup_fdre_C_D)        0.031    42.430    ProcMem/dataOut_reg[11]
  -------------------------------------------------------------------
                         required time                         42.430    
                         arrival time                         -38.255    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1664_1791_18_18/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        11.686ns  (logic 0.580ns (4.963%)  route 11.106ns (95.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 42.585 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 f  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         2.968    29.396    CPU/xm_output/dffe_gen[8].dff/q_reg_0
    SLICE_X44Y158        LUT6 (Prop_lut6_I0_O)        0.124    29.520 r  CPU/xm_output/dffe_gen[8].dff/MemoryArray_reg_1664_1791_0_0_i_1/O
                         net (fo=128, routed)         8.138    37.657    ProcMem/MemoryArray_reg_1664_1791_18_18/WE
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.520    42.585    ProcMem/MemoryArray_reg_1664_1791_18_18/WCLK
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/DP.HIGH/CLK
                         clock pessimism              0.020    42.605    
                         clock uncertainty           -0.180    42.426    
    SLICE_X30Y93         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    41.893    ProcMem/MemoryArray_reg_1664_1791_18_18/DP.HIGH
  -------------------------------------------------------------------
                         required time                         41.893    
                         arrival time                         -37.657    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1664_1791_18_18/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        11.686ns  (logic 0.580ns (4.963%)  route 11.106ns (95.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 42.585 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 f  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         2.968    29.396    CPU/xm_output/dffe_gen[8].dff/q_reg_0
    SLICE_X44Y158        LUT6 (Prop_lut6_I0_O)        0.124    29.520 r  CPU/xm_output/dffe_gen[8].dff/MemoryArray_reg_1664_1791_0_0_i_1/O
                         net (fo=128, routed)         8.138    37.657    ProcMem/MemoryArray_reg_1664_1791_18_18/WE
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.520    42.585    ProcMem/MemoryArray_reg_1664_1791_18_18/WCLK
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/DP.LOW/CLK
                         clock pessimism              0.020    42.605    
                         clock uncertainty           -0.180    42.426    
    SLICE_X30Y93         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    41.893    ProcMem/MemoryArray_reg_1664_1791_18_18/DP.LOW
  -------------------------------------------------------------------
                         required time                         41.893    
                         arrival time                         -37.657    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1664_1791_18_18/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        11.686ns  (logic 0.580ns (4.963%)  route 11.106ns (95.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 42.585 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 f  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         2.968    29.396    CPU/xm_output/dffe_gen[8].dff/q_reg_0
    SLICE_X44Y158        LUT6 (Prop_lut6_I0_O)        0.124    29.520 r  CPU/xm_output/dffe_gen[8].dff/MemoryArray_reg_1664_1791_0_0_i_1/O
                         net (fo=128, routed)         8.138    37.657    ProcMem/MemoryArray_reg_1664_1791_18_18/WE
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.520    42.585    ProcMem/MemoryArray_reg_1664_1791_18_18/WCLK
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/SP.HIGH/CLK
                         clock pessimism              0.020    42.605    
                         clock uncertainty           -0.180    42.426    
    SLICE_X30Y93         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    41.893    ProcMem/MemoryArray_reg_1664_1791_18_18/SP.HIGH
  -------------------------------------------------------------------
                         required time                         41.893    
                         arrival time                         -37.657    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1664_1791_18_18/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        11.686ns  (logic 0.580ns (4.963%)  route 11.106ns (95.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 42.585 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 f  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         2.968    29.396    CPU/xm_output/dffe_gen[8].dff/q_reg_0
    SLICE_X44Y158        LUT6 (Prop_lut6_I0_O)        0.124    29.520 r  CPU/xm_output/dffe_gen[8].dff/MemoryArray_reg_1664_1791_0_0_i_1/O
                         net (fo=128, routed)         8.138    37.657    ProcMem/MemoryArray_reg_1664_1791_18_18/WE
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.520    42.585    ProcMem/MemoryArray_reg_1664_1791_18_18/WCLK
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/SP.LOW/CLK
                         clock pessimism              0.020    42.605    
                         clock uncertainty           -0.180    42.426    
    SLICE_X30Y93         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    41.893    ProcMem/MemoryArray_reg_1664_1791_18_18/SP.LOW
  -------------------------------------------------------------------
                         required time                         41.893    
                         arrival time                         -37.657    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/dataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        12.006ns  (logic 1.091ns (9.087%)  route 10.915ns (90.913%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 42.553 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 r  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         9.754    36.182    ProcMem/dataOut_reg[0]_0[5]
    SLICE_X57Y95         LUT6 (Prop_lut6_I2_O)        0.124    36.306 r  ProcMem/dataOut[5]_i_8/O
                         net (fo=1, routed)           0.000    36.306    ProcMem/dataOut[5]_i_8_n_0
    SLICE_X57Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    36.518 r  ProcMem/dataOut_reg[5]_i_3/O
                         net (fo=1, routed)           1.161    37.679    ProcMem/dataOut_reg[5]_i_3_n_0
    SLICE_X57Y103        LUT6 (Prop_lut6_I1_O)        0.299    37.978 r  ProcMem/dataOut[5]_i_1/O
                         net (fo=1, routed)           0.000    37.978    ProcMem/dataOut0[5]
    SLICE_X57Y103        FDRE                                         r  ProcMem/dataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.489    42.553    ProcMem/clk_out1
    SLICE_X57Y103        FDRE                                         r  ProcMem/dataOut_reg[5]/C
                         clock pessimism              0.020    42.574    
                         clock uncertainty           -0.180    42.394    
    SLICE_X57Y103        FDRE (Setup_fdre_C_D)        0.029    42.423    ProcMem/dataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         42.423    
                         arrival time                         -37.978    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 CPU/mw_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2688_2815_6_6/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.883ns  (logic 1.210ns (11.118%)  route 9.673ns (88.882%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -3.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 42.575 - 40.000 ) 
    Source Clock Delay      (SCD):    5.966ns = ( 25.966 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.800    25.966    CPU/mw_insn/dffe_gen[29].dff/clk0
    SLICE_X39Y166        FDCE                                         r  CPU/mw_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y166        FDCE (Prop_fdce_C_Q)         0.456    26.422 f  CPU/mw_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=8, routed)           1.132    27.554    CPU/mw_insn/dffe_gen[30].dff/q_reg_26[2]
    SLICE_X39Y166        LUT5 (Prop_lut5_I1_O)        0.152    27.706 r  CPU/mw_insn/dffe_gen[30].dff/q_i_3__150/O
                         net (fo=66, routed)          0.976    28.681    CPU/mw_insn/dffe_gen[30].dff/q_reg_0
    SLICE_X51Y165        LUT5 (Prop_lut5_I0_O)        0.326    29.007 r  CPU/mw_insn/dffe_gen[30].dff/q_i_2__206/O
                         net (fo=1, routed)           0.291    29.299    CPU/mw_insn/dffe_gen[30].dff/q_i_2__206_n_0
    SLICE_X51Y167        LUT5 (Prop_lut5_I0_O)        0.124    29.423 r  CPU/mw_insn/dffe_gen[30].dff/q_i_1__338/O
                         net (fo=38, routed)          1.928    31.350    CPU/mw_insn/dffe_gen[30].dff/q_reg_9
    SLICE_X25Y168        LUT3 (Prop_lut3_I0_O)        0.152    31.502 r  CPU/mw_insn/dffe_gen[30].dff/LED[6]_i_1/O
                         net (fo=130, routed)         5.347    36.849    ProcMem/MemoryArray_reg_2688_2815_6_6/D
    SLICE_X46Y88         RAMD64E                                      r  ProcMem/MemoryArray_reg_2688_2815_6_6/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.510    42.575    ProcMem/MemoryArray_reg_2688_2815_6_6/WCLK
    SLICE_X46Y88         RAMD64E                                      r  ProcMem/MemoryArray_reg_2688_2815_6_6/DP.HIGH/CLK
                         clock pessimism              0.020    42.595    
                         clock uncertainty           -0.180    42.416    
    SLICE_X46Y88         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.933    41.483    ProcMem/MemoryArray_reg_2688_2815_6_6/DP.HIGH
  -------------------------------------------------------------------
                         required time                         41.483    
                         arrival time                         -36.849    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1664_1791_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        11.218ns  (logic 0.580ns (5.170%)  route 10.638ns (94.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 42.580 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 f  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         2.968    29.396    CPU/xm_output/dffe_gen[8].dff/q_reg_0
    SLICE_X44Y158        LUT6 (Prop_lut6_I0_O)        0.124    29.520 r  CPU/xm_output/dffe_gen[8].dff/MemoryArray_reg_1664_1791_0_0_i_1/O
                         net (fo=128, routed)         7.670    37.190    ProcMem/MemoryArray_reg_1664_1791_0_0/WE
    SLICE_X42Y95         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.515    42.580    ProcMem/MemoryArray_reg_1664_1791_0_0/WCLK
    SLICE_X42Y95         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_0_0/DP.HIGH/CLK
                         clock pessimism              0.020    42.600    
                         clock uncertainty           -0.180    42.421    
    SLICE_X42Y95         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    41.888    ProcMem/MemoryArray_reg_1664_1791_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         41.888    
                         arrival time                         -37.190    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1664_1791_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        11.218ns  (logic 0.580ns (5.170%)  route 10.638ns (94.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 42.580 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 f  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         2.968    29.396    CPU/xm_output/dffe_gen[8].dff/q_reg_0
    SLICE_X44Y158        LUT6 (Prop_lut6_I0_O)        0.124    29.520 r  CPU/xm_output/dffe_gen[8].dff/MemoryArray_reg_1664_1791_0_0_i_1/O
                         net (fo=128, routed)         7.670    37.190    ProcMem/MemoryArray_reg_1664_1791_0_0/WE
    SLICE_X42Y95         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.515    42.580    ProcMem/MemoryArray_reg_1664_1791_0_0/WCLK
    SLICE_X42Y95         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_0_0/DP.LOW/CLK
                         clock pessimism              0.020    42.600    
                         clock uncertainty           -0.180    42.421    
    SLICE_X42Y95         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    41.888    ProcMem/MemoryArray_reg_1664_1791_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         41.888    
                         arrival time                         -37.190    
  -------------------------------------------------------------------
                         slack                                  4.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 CPU/md_unit/multiply/AQ/d_flip_flop[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.921%)  route 0.147ns (44.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.634     0.764    CPU/md_unit/multiply/AQ/d_flip_flop[31].dff/clk_out1
    SLICE_X45Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y177        FDCE (Prop_fdce_C_Q)         0.141     0.905 r  CPU/md_unit/multiply/AQ/d_flip_flop[31].dff/q_reg/Q
                         net (fo=2, routed)           0.147     1.052    CPU/md_unit/B/dffe_gen[28].dff/mult_res[0]
    SLICE_X42Y176        LUT3 (Prop_lut3_I2_O)        0.045     1.097 r  CPU/md_unit/B/dffe_gen[28].dff/q_i_1__128/O
                         net (fo=1, routed)           0.000     1.097    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg_0
    SLICE_X42Y176        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.904     0.994    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/clk_out1
    SLICE_X42Y176        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/C
                         clock pessimism             -0.219     0.775    
    SLICE_X42Y176        FDCE (Hold_fdce_C_D)         0.121     0.896    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[25].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[25].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.640%)  route 0.168ns (54.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 22.435 - 20.000 ) 
    Source Clock Delay      (SCD):    1.842ns = ( 21.842 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.638    21.842    CPU/xm_PC/dffe_gen[25].dff/clk0
    SLICE_X40Y169        FDCE                                         r  CPU/xm_PC/dffe_gen[25].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y169        FDCE (Prop_fdce_C_Q)         0.141    21.983 r  CPU/xm_PC/dffe_gen[25].dff/q_reg/Q
                         net (fo=1, routed)           0.168    22.151    CPU/mw_PC/dffe_gen[25].dff/q_reg_0
    SLICE_X35Y170        FDCE                                         r  CPU/mw_PC/dffe_gen[25].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.912    22.435    CPU/mw_PC/dffe_gen[25].dff/clk0
    SLICE_X35Y170        FDCE                                         r  CPU/mw_PC/dffe_gen[25].dff/q_reg/C
                         clock pessimism             -0.557    21.878    
    SLICE_X35Y170        FDCE (Hold_fdce_C_D)         0.070    21.948    CPU/mw_PC/dffe_gen[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.948    
                         arrival time                          22.151    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.632     0.762    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/clk_out1
    SLICE_X49Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y177        FDCE (Prop_fdce_C_Q)         0.141     0.903 r  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/Q
                         net (fo=6, routed)           0.132     1.036    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/AQ_out[0]
    SLICE_X48Y177        LUT5 (Prop_lut5_I0_O)        0.045     1.081 r  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_i_1__133/O
                         net (fo=1, routed)           0.000     1.081    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg_2
    SLICE_X48Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.904     0.994    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/clk_out1
    SLICE_X48Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/C
                         clock pessimism             -0.219     0.775    
    SLICE_X48Y177        FDCE (Hold_fdce_C_D)         0.091     0.866    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[16].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[16].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 22.430 - 20.000 ) 
    Source Clock Delay      (SCD):    1.838ns = ( 21.838 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.634    21.838    CPU/fd_pc/dffe_gen[16].dff/clk0
    SLICE_X48Y171        FDCE                                         r  CPU/fd_pc/dffe_gen[16].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y171        FDCE (Prop_fdce_C_Q)         0.128    21.966 r  CPU/fd_pc/dffe_gen[16].dff/q_reg/Q
                         net (fo=1, routed)           0.117    22.083    CPU/dx_pc/dffe_gen[16].dff/q_reg_2
    SLICE_X49Y171        FDCE                                         r  CPU/dx_pc/dffe_gen[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.907    22.430    CPU/dx_pc/dffe_gen[16].dff/clk0
    SLICE_X49Y171        FDCE                                         r  CPU/dx_pc/dffe_gen[16].dff/q_reg/C
                         clock pessimism             -0.579    21.851    
    SLICE_X49Y171        FDCE (Hold_fdce_C_D)         0.016    21.867    CPU/dx_pc/dffe_gen[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.867    
                         arrival time                          22.083    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[7].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.632     0.762    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/clk_out1
    SLICE_X48Y178        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y178        FDCE (Prop_fdce_C_Q)         0.141     0.903 r  CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/Q
                         net (fo=1, routed)           0.137     1.040    CPU/md_unit/A/dffe_gen[7].dff/AQ_out[0]
    SLICE_X49Y178        LUT6 (Prop_lut6_I5_O)        0.045     1.085 r  CPU/md_unit/A/dffe_gen[7].dff/q_i_1__75/O
                         net (fo=1, routed)           0.000     1.085    CPU/md_unit/divide/AQ/d_flip_flop[7].dff/q_reg_1
    SLICE_X49Y178        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[7].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.905     0.995    CPU/md_unit/divide/AQ/d_flip_flop[7].dff/clk_out1
    SLICE_X49Y178        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[7].dff/q_reg/C
                         clock pessimism             -0.220     0.775    
    SLICE_X49Y178        FDCE (Hold_fdce_C_D)         0.091     0.866    CPU/md_unit/divide/AQ/d_flip_flop[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[32].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.583%)  route 0.161ns (46.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.632     0.762    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/clk_out1
    SLICE_X48Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y177        FDCE (Prop_fdce_C_Q)         0.141     0.903 r  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/Q
                         net (fo=4, routed)           0.161     1.064    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/AQ_out[0]
    SLICE_X45Y177        LUT6 (Prop_lut6_I2_O)        0.045     1.109 r  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_i_1__131/O
                         net (fo=1, routed)           0.000     1.109    CPU/md_unit/multiply/AQ/d_flip_flop[32].dff/q_reg_0
    SLICE_X45Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[32].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.906     0.996    CPU/md_unit/multiply/AQ/d_flip_flop[32].dff/clk_out1
    SLICE_X45Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[32].dff/q_reg/C
                         clock pessimism             -0.198     0.798    
    SLICE_X45Y177        FDCE (Hold_fdce_C_D)         0.092     0.890    CPU/md_unit/multiply/AQ/d_flip_flop[32].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 CPU/dx_pc/dffe_gen[22].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_PC/dffe_gen[22].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.771%)  route 0.181ns (56.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 22.432 - 20.000 ) 
    Source Clock Delay      (SCD):    1.838ns = ( 21.838 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.634    21.838    CPU/dx_pc/dffe_gen[22].dff/clk0
    SLICE_X47Y172        FDCE                                         r  CPU/dx_pc/dffe_gen[22].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y172        FDCE (Prop_fdce_C_Q)         0.141    21.979 r  CPU/dx_pc/dffe_gen[22].dff/q_reg/Q
                         net (fo=5, routed)           0.181    22.160    CPU/xm_PC/dffe_gen[22].dff/DX_pc[0]
    SLICE_X43Y171        FDCE                                         r  CPU/xm_PC/dffe_gen[22].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.909    22.432    CPU/xm_PC/dffe_gen[22].dff/clk0
    SLICE_X43Y171        FDCE                                         r  CPU/xm_PC/dffe_gen[22].dff/q_reg/C
                         clock pessimism             -0.557    21.875    
    SLICE_X43Y171        FDCE (Hold_fdce_C_D)         0.066    21.941    CPU/xm_PC/dffe_gen[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.941    
                         arrival time                          22.160    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[17].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[17].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.376%)  route 0.099ns (43.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 22.429 - 20.000 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 21.836 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.632    21.836    CPU/fd_pc/dffe_gen[17].dff/clk0
    SLICE_X47Y173        FDCE                                         r  CPU/fd_pc/dffe_gen[17].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y173        FDCE (Prop_fdce_C_Q)         0.128    21.964 r  CPU/fd_pc/dffe_gen[17].dff/q_reg/Q
                         net (fo=1, routed)           0.099    22.063    CPU/dx_pc/dffe_gen[17].dff/q_reg_1
    SLICE_X49Y172        FDCE                                         r  CPU/dx_pc/dffe_gen[17].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.906    22.429    CPU/dx_pc/dffe_gen[17].dff/clk0
    SLICE_X49Y172        FDCE                                         r  CPU/dx_pc/dffe_gen[17].dff/q_reg/C
                         clock pessimism             -0.578    21.851    
    SLICE_X49Y172        FDCE (Hold_fdce_C_D)        -0.008    21.843    CPU/dx_pc/dffe_gen[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.843    
                         arrival time                          22.063    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 CPU/xm_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_insn/dffe_gen[3].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.213%)  route 0.185ns (56.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 22.435 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns = ( 21.844 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.640    21.844    CPU/xm_insn/dffe_gen[3].dff/clk0
    SLICE_X45Y167        FDCE                                         r  CPU/xm_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y167        FDCE (Prop_fdce_C_Q)         0.141    21.985 r  CPU/xm_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=3, routed)           0.185    22.170    CPU/mw_insn/dffe_gen[3].dff/XM_insn[0]
    SLICE_X47Y166        FDCE                                         r  CPU/mw_insn/dffe_gen[3].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.912    22.435    CPU/mw_insn/dffe_gen[3].dff/clk0
    SLICE_X47Y166        FDCE                                         r  CPU/mw_insn/dffe_gen[3].dff/q_reg/C
                         clock pessimism             -0.557    21.878    
    SLICE_X47Y166        FDCE (Hold_fdce_C_D)         0.072    21.950    CPU/mw_insn/dffe_gen[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.950    
                         arrival time                          22.170    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 CPU/dx_pc/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_PC/dffe_gen[6].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.709%)  route 0.167ns (54.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns = ( 22.434 - 20.000 ) 
    Source Clock Delay      (SCD):    1.841ns = ( 21.841 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.637    21.841    CPU/dx_pc/dffe_gen[6].dff/clk0
    SLICE_X51Y167        FDCE                                         r  CPU/dx_pc/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y167        FDCE (Prop_fdce_C_Q)         0.141    21.982 r  CPU/dx_pc/dffe_gen[6].dff/q_reg/Q
                         net (fo=5, routed)           0.167    22.149    CPU/xm_PC/dffe_gen[6].dff/DX_pc[0]
    SLICE_X51Y165        FDCE                                         r  CPU/xm_PC/dffe_gen[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.911    22.434    CPU/xm_PC/dffe_gen[6].dff/clk0
    SLICE_X51Y165        FDCE                                         r  CPU/xm_PC/dffe_gen[6].dff/q_reg/C
                         clock pessimism             -0.577    21.857    
    SLICE_X51Y165        FDCE (Hold_fdce_C_D)         0.072    21.929    CPU/xm_PC/dffe_gen[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.929    
                         arrival time                          22.149    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y14    VGA_display/ImageDataLOSS/dataOut_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y12    VGA_display/ImageDataLOSS/dataOut_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y9     VGA_display/ImageDataLOSS/dataOut_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y7     VGA_display/ImageDataLOSS/dataOut_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y11    VGA_display/ImageDataLOSS/dataOut_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y15    VGA_display/ImageDataLOSS/dataOut_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5     VGA_display/ImageDataLOSS/dataOut_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y7     VGA_display/ImageDataLOSS/dataOut_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y15    VGA_display/ImageDataLOSS/dataOut_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y13    VGA_display/ImageDataLOSS/dataOut_reg_1_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X56Y119   ProcMem/MemoryArray_reg_0_127_10_10/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X56Y119   ProcMem/MemoryArray_reg_0_127_10_10/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X56Y119   ProcMem/MemoryArray_reg_0_127_10_10/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X56Y119   ProcMem/MemoryArray_reg_0_127_10_10/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[7].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/dataOut_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        12.649ns  (logic 1.096ns (8.664%)  route 11.553ns (91.336%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 42.552 - 40.000 ) 
    Source Clock Delay      (SCD):    5.975ns = ( 25.975 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.809    25.975    CPU/xm_output/dffe_gen[7].dff/clk0
    SLICE_X24Y164        FDCE                                         r  CPU/xm_output/dffe_gen[7].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y164        FDCE (Prop_fdce_C_Q)         0.456    26.431 r  CPU/xm_output/dffe_gen[7].dff/q_reg/Q
                         net (fo=295, routed)        10.535    36.966    ProcMem/dataOut_reg[0]_0[4]
    SLICE_X31Y122        LUT6 (Prop_lut6_I4_O)        0.124    37.090 r  ProcMem/dataOut[20]_i_9/O
                         net (fo=1, routed)           0.000    37.090    ProcMem/dataOut[20]_i_9_n_0
    SLICE_X31Y122        MUXF7 (Prop_muxf7_I1_O)      0.217    37.307 r  ProcMem/dataOut_reg[20]_i_3/O
                         net (fo=1, routed)           1.019    38.325    ProcMem/dataOut_reg[20]_i_3_n_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.299    38.624 r  ProcMem/dataOut[20]_i_1/O
                         net (fo=1, routed)           0.000    38.624    ProcMem/dataOut0[20]
    SLICE_X36Y126        FDRE                                         r  ProcMem/dataOut_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.488    42.552    ProcMem/clk_out1
    SLICE_X36Y126        FDRE                                         r  ProcMem/dataOut_reg[20]/C
                         clock pessimism              0.020    42.573    
                         clock uncertainty           -0.161    42.411    
    SLICE_X36Y126        FDRE (Setup_fdre_C_D)        0.029    42.440    ProcMem/dataOut_reg[20]
  -------------------------------------------------------------------
                         required time                         42.440    
                         arrival time                         -38.624    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[7].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/dataOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        12.280ns  (logic 1.096ns (8.925%)  route 11.184ns (91.075%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 42.558 - 40.000 ) 
    Source Clock Delay      (SCD):    5.975ns = ( 25.975 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.809    25.975    CPU/xm_output/dffe_gen[7].dff/clk0
    SLICE_X24Y164        FDCE                                         r  CPU/xm_output/dffe_gen[7].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y164        FDCE (Prop_fdce_C_Q)         0.456    26.431 r  CPU/xm_output/dffe_gen[7].dff/q_reg/Q
                         net (fo=295, routed)        10.201    36.632    ProcMem/dataOut_reg[0]_0[4]
    SLICE_X31Y116        LUT6 (Prop_lut6_I4_O)        0.124    36.756 r  ProcMem/dataOut[11]_i_9/O
                         net (fo=1, routed)           0.000    36.756    ProcMem/dataOut[11]_i_9_n_0
    SLICE_X31Y116        MUXF7 (Prop_muxf7_I1_O)      0.217    36.973 r  ProcMem/dataOut_reg[11]_i_3/O
                         net (fo=1, routed)           0.982    37.956    ProcMem/dataOut_reg[11]_i_3_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I1_O)        0.299    38.255 r  ProcMem/dataOut[11]_i_1/O
                         net (fo=1, routed)           0.000    38.255    ProcMem/dataOut0[11]
    SLICE_X39Y117        FDRE                                         r  ProcMem/dataOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.494    42.558    ProcMem/clk_out1
    SLICE_X39Y117        FDRE                                         r  ProcMem/dataOut_reg[11]/C
                         clock pessimism              0.020    42.579    
                         clock uncertainty           -0.161    42.417    
    SLICE_X39Y117        FDRE (Setup_fdre_C_D)        0.031    42.448    ProcMem/dataOut_reg[11]
  -------------------------------------------------------------------
                         required time                         42.448    
                         arrival time                         -38.255    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1664_1791_18_18/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        11.686ns  (logic 0.580ns (4.963%)  route 11.106ns (95.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 42.585 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 f  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         2.968    29.396    CPU/xm_output/dffe_gen[8].dff/q_reg_0
    SLICE_X44Y158        LUT6 (Prop_lut6_I0_O)        0.124    29.520 r  CPU/xm_output/dffe_gen[8].dff/MemoryArray_reg_1664_1791_0_0_i_1/O
                         net (fo=128, routed)         8.138    37.657    ProcMem/MemoryArray_reg_1664_1791_18_18/WE
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.520    42.585    ProcMem/MemoryArray_reg_1664_1791_18_18/WCLK
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/DP.HIGH/CLK
                         clock pessimism              0.020    42.605    
                         clock uncertainty           -0.161    42.444    
    SLICE_X30Y93         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    41.911    ProcMem/MemoryArray_reg_1664_1791_18_18/DP.HIGH
  -------------------------------------------------------------------
                         required time                         41.911    
                         arrival time                         -37.657    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1664_1791_18_18/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        11.686ns  (logic 0.580ns (4.963%)  route 11.106ns (95.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 42.585 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 f  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         2.968    29.396    CPU/xm_output/dffe_gen[8].dff/q_reg_0
    SLICE_X44Y158        LUT6 (Prop_lut6_I0_O)        0.124    29.520 r  CPU/xm_output/dffe_gen[8].dff/MemoryArray_reg_1664_1791_0_0_i_1/O
                         net (fo=128, routed)         8.138    37.657    ProcMem/MemoryArray_reg_1664_1791_18_18/WE
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.520    42.585    ProcMem/MemoryArray_reg_1664_1791_18_18/WCLK
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/DP.LOW/CLK
                         clock pessimism              0.020    42.605    
                         clock uncertainty           -0.161    42.444    
    SLICE_X30Y93         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    41.911    ProcMem/MemoryArray_reg_1664_1791_18_18/DP.LOW
  -------------------------------------------------------------------
                         required time                         41.911    
                         arrival time                         -37.657    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1664_1791_18_18/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        11.686ns  (logic 0.580ns (4.963%)  route 11.106ns (95.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 42.585 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 f  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         2.968    29.396    CPU/xm_output/dffe_gen[8].dff/q_reg_0
    SLICE_X44Y158        LUT6 (Prop_lut6_I0_O)        0.124    29.520 r  CPU/xm_output/dffe_gen[8].dff/MemoryArray_reg_1664_1791_0_0_i_1/O
                         net (fo=128, routed)         8.138    37.657    ProcMem/MemoryArray_reg_1664_1791_18_18/WE
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.520    42.585    ProcMem/MemoryArray_reg_1664_1791_18_18/WCLK
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/SP.HIGH/CLK
                         clock pessimism              0.020    42.605    
                         clock uncertainty           -0.161    42.444    
    SLICE_X30Y93         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    41.911    ProcMem/MemoryArray_reg_1664_1791_18_18/SP.HIGH
  -------------------------------------------------------------------
                         required time                         41.911    
                         arrival time                         -37.657    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1664_1791_18_18/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        11.686ns  (logic 0.580ns (4.963%)  route 11.106ns (95.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 42.585 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 f  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         2.968    29.396    CPU/xm_output/dffe_gen[8].dff/q_reg_0
    SLICE_X44Y158        LUT6 (Prop_lut6_I0_O)        0.124    29.520 r  CPU/xm_output/dffe_gen[8].dff/MemoryArray_reg_1664_1791_0_0_i_1/O
                         net (fo=128, routed)         8.138    37.657    ProcMem/MemoryArray_reg_1664_1791_18_18/WE
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.520    42.585    ProcMem/MemoryArray_reg_1664_1791_18_18/WCLK
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/SP.LOW/CLK
                         clock pessimism              0.020    42.605    
                         clock uncertainty           -0.161    42.444    
    SLICE_X30Y93         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    41.911    ProcMem/MemoryArray_reg_1664_1791_18_18/SP.LOW
  -------------------------------------------------------------------
                         required time                         41.911    
                         arrival time                         -37.657    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/dataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        12.006ns  (logic 1.091ns (9.087%)  route 10.915ns (90.913%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 42.553 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 r  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         9.754    36.182    ProcMem/dataOut_reg[0]_0[5]
    SLICE_X57Y95         LUT6 (Prop_lut6_I2_O)        0.124    36.306 r  ProcMem/dataOut[5]_i_8/O
                         net (fo=1, routed)           0.000    36.306    ProcMem/dataOut[5]_i_8_n_0
    SLICE_X57Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    36.518 r  ProcMem/dataOut_reg[5]_i_3/O
                         net (fo=1, routed)           1.161    37.679    ProcMem/dataOut_reg[5]_i_3_n_0
    SLICE_X57Y103        LUT6 (Prop_lut6_I1_O)        0.299    37.978 r  ProcMem/dataOut[5]_i_1/O
                         net (fo=1, routed)           0.000    37.978    ProcMem/dataOut0[5]
    SLICE_X57Y103        FDRE                                         r  ProcMem/dataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.489    42.553    ProcMem/clk_out1
    SLICE_X57Y103        FDRE                                         r  ProcMem/dataOut_reg[5]/C
                         clock pessimism              0.020    42.574    
                         clock uncertainty           -0.161    42.412    
    SLICE_X57Y103        FDRE (Setup_fdre_C_D)        0.029    42.441    ProcMem/dataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         42.441    
                         arrival time                         -37.978    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 CPU/mw_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2688_2815_6_6/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.883ns  (logic 1.210ns (11.118%)  route 9.673ns (88.882%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -3.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 42.575 - 40.000 ) 
    Source Clock Delay      (SCD):    5.966ns = ( 25.966 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.800    25.966    CPU/mw_insn/dffe_gen[29].dff/clk0
    SLICE_X39Y166        FDCE                                         r  CPU/mw_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y166        FDCE (Prop_fdce_C_Q)         0.456    26.422 f  CPU/mw_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=8, routed)           1.132    27.554    CPU/mw_insn/dffe_gen[30].dff/q_reg_26[2]
    SLICE_X39Y166        LUT5 (Prop_lut5_I1_O)        0.152    27.706 r  CPU/mw_insn/dffe_gen[30].dff/q_i_3__150/O
                         net (fo=66, routed)          0.976    28.681    CPU/mw_insn/dffe_gen[30].dff/q_reg_0
    SLICE_X51Y165        LUT5 (Prop_lut5_I0_O)        0.326    29.007 r  CPU/mw_insn/dffe_gen[30].dff/q_i_2__206/O
                         net (fo=1, routed)           0.291    29.299    CPU/mw_insn/dffe_gen[30].dff/q_i_2__206_n_0
    SLICE_X51Y167        LUT5 (Prop_lut5_I0_O)        0.124    29.423 r  CPU/mw_insn/dffe_gen[30].dff/q_i_1__338/O
                         net (fo=38, routed)          1.928    31.350    CPU/mw_insn/dffe_gen[30].dff/q_reg_9
    SLICE_X25Y168        LUT3 (Prop_lut3_I0_O)        0.152    31.502 r  CPU/mw_insn/dffe_gen[30].dff/LED[6]_i_1/O
                         net (fo=130, routed)         5.347    36.849    ProcMem/MemoryArray_reg_2688_2815_6_6/D
    SLICE_X46Y88         RAMD64E                                      r  ProcMem/MemoryArray_reg_2688_2815_6_6/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.510    42.575    ProcMem/MemoryArray_reg_2688_2815_6_6/WCLK
    SLICE_X46Y88         RAMD64E                                      r  ProcMem/MemoryArray_reg_2688_2815_6_6/DP.HIGH/CLK
                         clock pessimism              0.020    42.595    
                         clock uncertainty           -0.161    42.434    
    SLICE_X46Y88         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.933    41.501    ProcMem/MemoryArray_reg_2688_2815_6_6/DP.HIGH
  -------------------------------------------------------------------
                         required time                         41.501    
                         arrival time                         -36.849    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1664_1791_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        11.218ns  (logic 0.580ns (5.170%)  route 10.638ns (94.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 42.580 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 f  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         2.968    29.396    CPU/xm_output/dffe_gen[8].dff/q_reg_0
    SLICE_X44Y158        LUT6 (Prop_lut6_I0_O)        0.124    29.520 r  CPU/xm_output/dffe_gen[8].dff/MemoryArray_reg_1664_1791_0_0_i_1/O
                         net (fo=128, routed)         7.670    37.190    ProcMem/MemoryArray_reg_1664_1791_0_0/WE
    SLICE_X42Y95         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.515    42.580    ProcMem/MemoryArray_reg_1664_1791_0_0/WCLK
    SLICE_X42Y95         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_0_0/DP.HIGH/CLK
                         clock pessimism              0.020    42.600    
                         clock uncertainty           -0.161    42.439    
    SLICE_X42Y95         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    41.906    ProcMem/MemoryArray_reg_1664_1791_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         41.906    
                         arrival time                         -37.190    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1664_1791_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        11.218ns  (logic 0.580ns (5.170%)  route 10.638ns (94.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 42.580 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 f  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         2.968    29.396    CPU/xm_output/dffe_gen[8].dff/q_reg_0
    SLICE_X44Y158        LUT6 (Prop_lut6_I0_O)        0.124    29.520 r  CPU/xm_output/dffe_gen[8].dff/MemoryArray_reg_1664_1791_0_0_i_1/O
                         net (fo=128, routed)         7.670    37.190    ProcMem/MemoryArray_reg_1664_1791_0_0/WE
    SLICE_X42Y95         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.515    42.580    ProcMem/MemoryArray_reg_1664_1791_0_0/WCLK
    SLICE_X42Y95         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_0_0/DP.LOW/CLK
                         clock pessimism              0.020    42.600    
                         clock uncertainty           -0.161    42.439    
    SLICE_X42Y95         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    41.906    ProcMem/MemoryArray_reg_1664_1791_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         41.906    
                         arrival time                         -37.190    
  -------------------------------------------------------------------
                         slack                                  4.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 CPU/md_unit/multiply/AQ/d_flip_flop[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.921%)  route 0.147ns (44.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.634     0.764    CPU/md_unit/multiply/AQ/d_flip_flop[31].dff/clk_out1
    SLICE_X45Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y177        FDCE (Prop_fdce_C_Q)         0.141     0.905 r  CPU/md_unit/multiply/AQ/d_flip_flop[31].dff/q_reg/Q
                         net (fo=2, routed)           0.147     1.052    CPU/md_unit/B/dffe_gen[28].dff/mult_res[0]
    SLICE_X42Y176        LUT3 (Prop_lut3_I2_O)        0.045     1.097 r  CPU/md_unit/B/dffe_gen[28].dff/q_i_1__128/O
                         net (fo=1, routed)           0.000     1.097    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg_0
    SLICE_X42Y176        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.904     0.994    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/clk_out1
    SLICE_X42Y176        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/C
                         clock pessimism             -0.219     0.775    
    SLICE_X42Y176        FDCE (Hold_fdce_C_D)         0.121     0.896    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[25].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[25].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.640%)  route 0.168ns (54.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 22.435 - 20.000 ) 
    Source Clock Delay      (SCD):    1.842ns = ( 21.842 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.638    21.842    CPU/xm_PC/dffe_gen[25].dff/clk0
    SLICE_X40Y169        FDCE                                         r  CPU/xm_PC/dffe_gen[25].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y169        FDCE (Prop_fdce_C_Q)         0.141    21.983 r  CPU/xm_PC/dffe_gen[25].dff/q_reg/Q
                         net (fo=1, routed)           0.168    22.151    CPU/mw_PC/dffe_gen[25].dff/q_reg_0
    SLICE_X35Y170        FDCE                                         r  CPU/mw_PC/dffe_gen[25].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.912    22.435    CPU/mw_PC/dffe_gen[25].dff/clk0
    SLICE_X35Y170        FDCE                                         r  CPU/mw_PC/dffe_gen[25].dff/q_reg/C
                         clock pessimism             -0.557    21.878    
    SLICE_X35Y170        FDCE (Hold_fdce_C_D)         0.070    21.948    CPU/mw_PC/dffe_gen[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.948    
                         arrival time                          22.151    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.632     0.762    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/clk_out1
    SLICE_X49Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y177        FDCE (Prop_fdce_C_Q)         0.141     0.903 r  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/Q
                         net (fo=6, routed)           0.132     1.036    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/AQ_out[0]
    SLICE_X48Y177        LUT5 (Prop_lut5_I0_O)        0.045     1.081 r  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_i_1__133/O
                         net (fo=1, routed)           0.000     1.081    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg_2
    SLICE_X48Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.904     0.994    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/clk_out1
    SLICE_X48Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/C
                         clock pessimism             -0.219     0.775    
    SLICE_X48Y177        FDCE (Hold_fdce_C_D)         0.091     0.866    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[16].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[16].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 22.430 - 20.000 ) 
    Source Clock Delay      (SCD):    1.838ns = ( 21.838 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.634    21.838    CPU/fd_pc/dffe_gen[16].dff/clk0
    SLICE_X48Y171        FDCE                                         r  CPU/fd_pc/dffe_gen[16].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y171        FDCE (Prop_fdce_C_Q)         0.128    21.966 r  CPU/fd_pc/dffe_gen[16].dff/q_reg/Q
                         net (fo=1, routed)           0.117    22.083    CPU/dx_pc/dffe_gen[16].dff/q_reg_2
    SLICE_X49Y171        FDCE                                         r  CPU/dx_pc/dffe_gen[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.907    22.430    CPU/dx_pc/dffe_gen[16].dff/clk0
    SLICE_X49Y171        FDCE                                         r  CPU/dx_pc/dffe_gen[16].dff/q_reg/C
                         clock pessimism             -0.579    21.851    
    SLICE_X49Y171        FDCE (Hold_fdce_C_D)         0.016    21.867    CPU/dx_pc/dffe_gen[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.867    
                         arrival time                          22.083    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[7].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.632     0.762    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/clk_out1
    SLICE_X48Y178        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y178        FDCE (Prop_fdce_C_Q)         0.141     0.903 r  CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/Q
                         net (fo=1, routed)           0.137     1.040    CPU/md_unit/A/dffe_gen[7].dff/AQ_out[0]
    SLICE_X49Y178        LUT6 (Prop_lut6_I5_O)        0.045     1.085 r  CPU/md_unit/A/dffe_gen[7].dff/q_i_1__75/O
                         net (fo=1, routed)           0.000     1.085    CPU/md_unit/divide/AQ/d_flip_flop[7].dff/q_reg_1
    SLICE_X49Y178        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[7].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.905     0.995    CPU/md_unit/divide/AQ/d_flip_flop[7].dff/clk_out1
    SLICE_X49Y178        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[7].dff/q_reg/C
                         clock pessimism             -0.220     0.775    
    SLICE_X49Y178        FDCE (Hold_fdce_C_D)         0.091     0.866    CPU/md_unit/divide/AQ/d_flip_flop[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[32].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.583%)  route 0.161ns (46.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.632     0.762    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/clk_out1
    SLICE_X48Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y177        FDCE (Prop_fdce_C_Q)         0.141     0.903 r  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/Q
                         net (fo=4, routed)           0.161     1.064    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/AQ_out[0]
    SLICE_X45Y177        LUT6 (Prop_lut6_I2_O)        0.045     1.109 r  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_i_1__131/O
                         net (fo=1, routed)           0.000     1.109    CPU/md_unit/multiply/AQ/d_flip_flop[32].dff/q_reg_0
    SLICE_X45Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[32].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.906     0.996    CPU/md_unit/multiply/AQ/d_flip_flop[32].dff/clk_out1
    SLICE_X45Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[32].dff/q_reg/C
                         clock pessimism             -0.198     0.798    
    SLICE_X45Y177        FDCE (Hold_fdce_C_D)         0.092     0.890    CPU/md_unit/multiply/AQ/d_flip_flop[32].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 CPU/dx_pc/dffe_gen[22].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_PC/dffe_gen[22].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.771%)  route 0.181ns (56.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 22.432 - 20.000 ) 
    Source Clock Delay      (SCD):    1.838ns = ( 21.838 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.634    21.838    CPU/dx_pc/dffe_gen[22].dff/clk0
    SLICE_X47Y172        FDCE                                         r  CPU/dx_pc/dffe_gen[22].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y172        FDCE (Prop_fdce_C_Q)         0.141    21.979 r  CPU/dx_pc/dffe_gen[22].dff/q_reg/Q
                         net (fo=5, routed)           0.181    22.160    CPU/xm_PC/dffe_gen[22].dff/DX_pc[0]
    SLICE_X43Y171        FDCE                                         r  CPU/xm_PC/dffe_gen[22].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.909    22.432    CPU/xm_PC/dffe_gen[22].dff/clk0
    SLICE_X43Y171        FDCE                                         r  CPU/xm_PC/dffe_gen[22].dff/q_reg/C
                         clock pessimism             -0.557    21.875    
    SLICE_X43Y171        FDCE (Hold_fdce_C_D)         0.066    21.941    CPU/xm_PC/dffe_gen[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.941    
                         arrival time                          22.160    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[17].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[17].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.376%)  route 0.099ns (43.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 22.429 - 20.000 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 21.836 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.632    21.836    CPU/fd_pc/dffe_gen[17].dff/clk0
    SLICE_X47Y173        FDCE                                         r  CPU/fd_pc/dffe_gen[17].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y173        FDCE (Prop_fdce_C_Q)         0.128    21.964 r  CPU/fd_pc/dffe_gen[17].dff/q_reg/Q
                         net (fo=1, routed)           0.099    22.063    CPU/dx_pc/dffe_gen[17].dff/q_reg_1
    SLICE_X49Y172        FDCE                                         r  CPU/dx_pc/dffe_gen[17].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.906    22.429    CPU/dx_pc/dffe_gen[17].dff/clk0
    SLICE_X49Y172        FDCE                                         r  CPU/dx_pc/dffe_gen[17].dff/q_reg/C
                         clock pessimism             -0.578    21.851    
    SLICE_X49Y172        FDCE (Hold_fdce_C_D)        -0.008    21.843    CPU/dx_pc/dffe_gen[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.843    
                         arrival time                          22.063    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 CPU/xm_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_insn/dffe_gen[3].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.213%)  route 0.185ns (56.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 22.435 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns = ( 21.844 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.640    21.844    CPU/xm_insn/dffe_gen[3].dff/clk0
    SLICE_X45Y167        FDCE                                         r  CPU/xm_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y167        FDCE (Prop_fdce_C_Q)         0.141    21.985 r  CPU/xm_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=3, routed)           0.185    22.170    CPU/mw_insn/dffe_gen[3].dff/XM_insn[0]
    SLICE_X47Y166        FDCE                                         r  CPU/mw_insn/dffe_gen[3].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.912    22.435    CPU/mw_insn/dffe_gen[3].dff/clk0
    SLICE_X47Y166        FDCE                                         r  CPU/mw_insn/dffe_gen[3].dff/q_reg/C
                         clock pessimism             -0.557    21.878    
    SLICE_X47Y166        FDCE (Hold_fdce_C_D)         0.072    21.950    CPU/mw_insn/dffe_gen[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.950    
                         arrival time                          22.170    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 CPU/dx_pc/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_PC/dffe_gen[6].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.709%)  route 0.167ns (54.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns = ( 22.434 - 20.000 ) 
    Source Clock Delay      (SCD):    1.841ns = ( 21.841 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.637    21.841    CPU/dx_pc/dffe_gen[6].dff/clk0
    SLICE_X51Y167        FDCE                                         r  CPU/dx_pc/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y167        FDCE (Prop_fdce_C_Q)         0.141    21.982 r  CPU/dx_pc/dffe_gen[6].dff/q_reg/Q
                         net (fo=5, routed)           0.167    22.149    CPU/xm_PC/dffe_gen[6].dff/DX_pc[0]
    SLICE_X51Y165        FDCE                                         r  CPU/xm_PC/dffe_gen[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.911    22.434    CPU/xm_PC/dffe_gen[6].dff/clk0
    SLICE_X51Y165        FDCE                                         r  CPU/xm_PC/dffe_gen[6].dff/q_reg/C
                         clock pessimism             -0.577    21.857    
    SLICE_X51Y165        FDCE (Hold_fdce_C_D)         0.072    21.929    CPU/xm_PC/dffe_gen[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.929    
                         arrival time                          22.149    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y14    VGA_display/ImageDataLOSS/dataOut_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y12    VGA_display/ImageDataLOSS/dataOut_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y9     VGA_display/ImageDataLOSS/dataOut_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y7     VGA_display/ImageDataLOSS/dataOut_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y11    VGA_display/ImageDataLOSS/dataOut_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y15    VGA_display/ImageDataLOSS/dataOut_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5     VGA_display/ImageDataLOSS/dataOut_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y7     VGA_display/ImageDataLOSS/dataOut_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y15    VGA_display/ImageDataLOSS/dataOut_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y13    VGA_display/ImageDataLOSS/dataOut_reg_1_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X56Y119   ProcMem/MemoryArray_reg_0_127_10_10/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X56Y119   ProcMem/MemoryArray_reg_0_127_10_10/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y108   ProcMem/MemoryArray_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X56Y119   ProcMem/MemoryArray_reg_0_127_10_10/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X56Y119   ProcMem/MemoryArray_reg_0_127_10_10/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[7].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/dataOut_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        12.649ns  (logic 1.096ns (8.664%)  route 11.553ns (91.336%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 42.552 - 40.000 ) 
    Source Clock Delay      (SCD):    5.975ns = ( 25.975 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.809    25.975    CPU/xm_output/dffe_gen[7].dff/clk0
    SLICE_X24Y164        FDCE                                         r  CPU/xm_output/dffe_gen[7].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y164        FDCE (Prop_fdce_C_Q)         0.456    26.431 r  CPU/xm_output/dffe_gen[7].dff/q_reg/Q
                         net (fo=295, routed)        10.535    36.966    ProcMem/dataOut_reg[0]_0[4]
    SLICE_X31Y122        LUT6 (Prop_lut6_I4_O)        0.124    37.090 r  ProcMem/dataOut[20]_i_9/O
                         net (fo=1, routed)           0.000    37.090    ProcMem/dataOut[20]_i_9_n_0
    SLICE_X31Y122        MUXF7 (Prop_muxf7_I1_O)      0.217    37.307 r  ProcMem/dataOut_reg[20]_i_3/O
                         net (fo=1, routed)           1.019    38.325    ProcMem/dataOut_reg[20]_i_3_n_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.299    38.624 r  ProcMem/dataOut[20]_i_1/O
                         net (fo=1, routed)           0.000    38.624    ProcMem/dataOut0[20]
    SLICE_X36Y126        FDRE                                         r  ProcMem/dataOut_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.488    42.552    ProcMem/clk_out1
    SLICE_X36Y126        FDRE                                         r  ProcMem/dataOut_reg[20]/C
                         clock pessimism              0.020    42.573    
                         clock uncertainty           -0.180    42.393    
    SLICE_X36Y126        FDRE (Setup_fdre_C_D)        0.029    42.422    ProcMem/dataOut_reg[20]
  -------------------------------------------------------------------
                         required time                         42.422    
                         arrival time                         -38.624    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[7].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/dataOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        12.280ns  (logic 1.096ns (8.925%)  route 11.184ns (91.075%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 42.558 - 40.000 ) 
    Source Clock Delay      (SCD):    5.975ns = ( 25.975 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.809    25.975    CPU/xm_output/dffe_gen[7].dff/clk0
    SLICE_X24Y164        FDCE                                         r  CPU/xm_output/dffe_gen[7].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y164        FDCE (Prop_fdce_C_Q)         0.456    26.431 r  CPU/xm_output/dffe_gen[7].dff/q_reg/Q
                         net (fo=295, routed)        10.201    36.632    ProcMem/dataOut_reg[0]_0[4]
    SLICE_X31Y116        LUT6 (Prop_lut6_I4_O)        0.124    36.756 r  ProcMem/dataOut[11]_i_9/O
                         net (fo=1, routed)           0.000    36.756    ProcMem/dataOut[11]_i_9_n_0
    SLICE_X31Y116        MUXF7 (Prop_muxf7_I1_O)      0.217    36.973 r  ProcMem/dataOut_reg[11]_i_3/O
                         net (fo=1, routed)           0.982    37.956    ProcMem/dataOut_reg[11]_i_3_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I1_O)        0.299    38.255 r  ProcMem/dataOut[11]_i_1/O
                         net (fo=1, routed)           0.000    38.255    ProcMem/dataOut0[11]
    SLICE_X39Y117        FDRE                                         r  ProcMem/dataOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.494    42.558    ProcMem/clk_out1
    SLICE_X39Y117        FDRE                                         r  ProcMem/dataOut_reg[11]/C
                         clock pessimism              0.020    42.579    
                         clock uncertainty           -0.180    42.399    
    SLICE_X39Y117        FDRE (Setup_fdre_C_D)        0.031    42.430    ProcMem/dataOut_reg[11]
  -------------------------------------------------------------------
                         required time                         42.430    
                         arrival time                         -38.255    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1664_1791_18_18/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        11.686ns  (logic 0.580ns (4.963%)  route 11.106ns (95.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 42.585 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 f  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         2.968    29.396    CPU/xm_output/dffe_gen[8].dff/q_reg_0
    SLICE_X44Y158        LUT6 (Prop_lut6_I0_O)        0.124    29.520 r  CPU/xm_output/dffe_gen[8].dff/MemoryArray_reg_1664_1791_0_0_i_1/O
                         net (fo=128, routed)         8.138    37.657    ProcMem/MemoryArray_reg_1664_1791_18_18/WE
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.520    42.585    ProcMem/MemoryArray_reg_1664_1791_18_18/WCLK
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/DP.HIGH/CLK
                         clock pessimism              0.020    42.605    
                         clock uncertainty           -0.180    42.426    
    SLICE_X30Y93         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    41.893    ProcMem/MemoryArray_reg_1664_1791_18_18/DP.HIGH
  -------------------------------------------------------------------
                         required time                         41.893    
                         arrival time                         -37.657    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1664_1791_18_18/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        11.686ns  (logic 0.580ns (4.963%)  route 11.106ns (95.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 42.585 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 f  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         2.968    29.396    CPU/xm_output/dffe_gen[8].dff/q_reg_0
    SLICE_X44Y158        LUT6 (Prop_lut6_I0_O)        0.124    29.520 r  CPU/xm_output/dffe_gen[8].dff/MemoryArray_reg_1664_1791_0_0_i_1/O
                         net (fo=128, routed)         8.138    37.657    ProcMem/MemoryArray_reg_1664_1791_18_18/WE
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.520    42.585    ProcMem/MemoryArray_reg_1664_1791_18_18/WCLK
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/DP.LOW/CLK
                         clock pessimism              0.020    42.605    
                         clock uncertainty           -0.180    42.426    
    SLICE_X30Y93         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    41.893    ProcMem/MemoryArray_reg_1664_1791_18_18/DP.LOW
  -------------------------------------------------------------------
                         required time                         41.893    
                         arrival time                         -37.657    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1664_1791_18_18/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        11.686ns  (logic 0.580ns (4.963%)  route 11.106ns (95.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 42.585 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 f  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         2.968    29.396    CPU/xm_output/dffe_gen[8].dff/q_reg_0
    SLICE_X44Y158        LUT6 (Prop_lut6_I0_O)        0.124    29.520 r  CPU/xm_output/dffe_gen[8].dff/MemoryArray_reg_1664_1791_0_0_i_1/O
                         net (fo=128, routed)         8.138    37.657    ProcMem/MemoryArray_reg_1664_1791_18_18/WE
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.520    42.585    ProcMem/MemoryArray_reg_1664_1791_18_18/WCLK
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/SP.HIGH/CLK
                         clock pessimism              0.020    42.605    
                         clock uncertainty           -0.180    42.426    
    SLICE_X30Y93         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    41.893    ProcMem/MemoryArray_reg_1664_1791_18_18/SP.HIGH
  -------------------------------------------------------------------
                         required time                         41.893    
                         arrival time                         -37.657    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1664_1791_18_18/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        11.686ns  (logic 0.580ns (4.963%)  route 11.106ns (95.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 42.585 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 f  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         2.968    29.396    CPU/xm_output/dffe_gen[8].dff/q_reg_0
    SLICE_X44Y158        LUT6 (Prop_lut6_I0_O)        0.124    29.520 r  CPU/xm_output/dffe_gen[8].dff/MemoryArray_reg_1664_1791_0_0_i_1/O
                         net (fo=128, routed)         8.138    37.657    ProcMem/MemoryArray_reg_1664_1791_18_18/WE
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.520    42.585    ProcMem/MemoryArray_reg_1664_1791_18_18/WCLK
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/SP.LOW/CLK
                         clock pessimism              0.020    42.605    
                         clock uncertainty           -0.180    42.426    
    SLICE_X30Y93         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    41.893    ProcMem/MemoryArray_reg_1664_1791_18_18/SP.LOW
  -------------------------------------------------------------------
                         required time                         41.893    
                         arrival time                         -37.657    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/dataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        12.006ns  (logic 1.091ns (9.087%)  route 10.915ns (90.913%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 42.553 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 r  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         9.754    36.182    ProcMem/dataOut_reg[0]_0[5]
    SLICE_X57Y95         LUT6 (Prop_lut6_I2_O)        0.124    36.306 r  ProcMem/dataOut[5]_i_8/O
                         net (fo=1, routed)           0.000    36.306    ProcMem/dataOut[5]_i_8_n_0
    SLICE_X57Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    36.518 r  ProcMem/dataOut_reg[5]_i_3/O
                         net (fo=1, routed)           1.161    37.679    ProcMem/dataOut_reg[5]_i_3_n_0
    SLICE_X57Y103        LUT6 (Prop_lut6_I1_O)        0.299    37.978 r  ProcMem/dataOut[5]_i_1/O
                         net (fo=1, routed)           0.000    37.978    ProcMem/dataOut0[5]
    SLICE_X57Y103        FDRE                                         r  ProcMem/dataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.489    42.553    ProcMem/clk_out1
    SLICE_X57Y103        FDRE                                         r  ProcMem/dataOut_reg[5]/C
                         clock pessimism              0.020    42.574    
                         clock uncertainty           -0.180    42.394    
    SLICE_X57Y103        FDRE (Setup_fdre_C_D)        0.029    42.423    ProcMem/dataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         42.423    
                         arrival time                         -37.978    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 CPU/mw_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2688_2815_6_6/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.883ns  (logic 1.210ns (11.118%)  route 9.673ns (88.882%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -3.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 42.575 - 40.000 ) 
    Source Clock Delay      (SCD):    5.966ns = ( 25.966 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.800    25.966    CPU/mw_insn/dffe_gen[29].dff/clk0
    SLICE_X39Y166        FDCE                                         r  CPU/mw_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y166        FDCE (Prop_fdce_C_Q)         0.456    26.422 f  CPU/mw_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=8, routed)           1.132    27.554    CPU/mw_insn/dffe_gen[30].dff/q_reg_26[2]
    SLICE_X39Y166        LUT5 (Prop_lut5_I1_O)        0.152    27.706 r  CPU/mw_insn/dffe_gen[30].dff/q_i_3__150/O
                         net (fo=66, routed)          0.976    28.681    CPU/mw_insn/dffe_gen[30].dff/q_reg_0
    SLICE_X51Y165        LUT5 (Prop_lut5_I0_O)        0.326    29.007 r  CPU/mw_insn/dffe_gen[30].dff/q_i_2__206/O
                         net (fo=1, routed)           0.291    29.299    CPU/mw_insn/dffe_gen[30].dff/q_i_2__206_n_0
    SLICE_X51Y167        LUT5 (Prop_lut5_I0_O)        0.124    29.423 r  CPU/mw_insn/dffe_gen[30].dff/q_i_1__338/O
                         net (fo=38, routed)          1.928    31.350    CPU/mw_insn/dffe_gen[30].dff/q_reg_9
    SLICE_X25Y168        LUT3 (Prop_lut3_I0_O)        0.152    31.502 r  CPU/mw_insn/dffe_gen[30].dff/LED[6]_i_1/O
                         net (fo=130, routed)         5.347    36.849    ProcMem/MemoryArray_reg_2688_2815_6_6/D
    SLICE_X46Y88         RAMD64E                                      r  ProcMem/MemoryArray_reg_2688_2815_6_6/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.510    42.575    ProcMem/MemoryArray_reg_2688_2815_6_6/WCLK
    SLICE_X46Y88         RAMD64E                                      r  ProcMem/MemoryArray_reg_2688_2815_6_6/DP.HIGH/CLK
                         clock pessimism              0.020    42.595    
                         clock uncertainty           -0.180    42.416    
    SLICE_X46Y88         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.933    41.483    ProcMem/MemoryArray_reg_2688_2815_6_6/DP.HIGH
  -------------------------------------------------------------------
                         required time                         41.483    
                         arrival time                         -36.849    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1664_1791_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        11.218ns  (logic 0.580ns (5.170%)  route 10.638ns (94.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 42.580 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 f  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         2.968    29.396    CPU/xm_output/dffe_gen[8].dff/q_reg_0
    SLICE_X44Y158        LUT6 (Prop_lut6_I0_O)        0.124    29.520 r  CPU/xm_output/dffe_gen[8].dff/MemoryArray_reg_1664_1791_0_0_i_1/O
                         net (fo=128, routed)         7.670    37.190    ProcMem/MemoryArray_reg_1664_1791_0_0/WE
    SLICE_X42Y95         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.515    42.580    ProcMem/MemoryArray_reg_1664_1791_0_0/WCLK
    SLICE_X42Y95         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_0_0/DP.HIGH/CLK
                         clock pessimism              0.020    42.600    
                         clock uncertainty           -0.180    42.421    
    SLICE_X42Y95         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    41.888    ProcMem/MemoryArray_reg_1664_1791_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         41.888    
                         arrival time                         -37.190    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1664_1791_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        11.218ns  (logic 0.580ns (5.170%)  route 10.638ns (94.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 42.580 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 f  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         2.968    29.396    CPU/xm_output/dffe_gen[8].dff/q_reg_0
    SLICE_X44Y158        LUT6 (Prop_lut6_I0_O)        0.124    29.520 r  CPU/xm_output/dffe_gen[8].dff/MemoryArray_reg_1664_1791_0_0_i_1/O
                         net (fo=128, routed)         7.670    37.190    ProcMem/MemoryArray_reg_1664_1791_0_0/WE
    SLICE_X42Y95         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.515    42.580    ProcMem/MemoryArray_reg_1664_1791_0_0/WCLK
    SLICE_X42Y95         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_0_0/DP.LOW/CLK
                         clock pessimism              0.020    42.600    
                         clock uncertainty           -0.180    42.421    
    SLICE_X42Y95         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    41.888    ProcMem/MemoryArray_reg_1664_1791_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         41.888    
                         arrival time                         -37.190    
  -------------------------------------------------------------------
                         slack                                  4.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 CPU/md_unit/multiply/AQ/d_flip_flop[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.921%)  route 0.147ns (44.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.634     0.764    CPU/md_unit/multiply/AQ/d_flip_flop[31].dff/clk_out1
    SLICE_X45Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y177        FDCE (Prop_fdce_C_Q)         0.141     0.905 r  CPU/md_unit/multiply/AQ/d_flip_flop[31].dff/q_reg/Q
                         net (fo=2, routed)           0.147     1.052    CPU/md_unit/B/dffe_gen[28].dff/mult_res[0]
    SLICE_X42Y176        LUT3 (Prop_lut3_I2_O)        0.045     1.097 r  CPU/md_unit/B/dffe_gen[28].dff/q_i_1__128/O
                         net (fo=1, routed)           0.000     1.097    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg_0
    SLICE_X42Y176        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.904     0.994    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/clk_out1
    SLICE_X42Y176        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/C
                         clock pessimism             -0.219     0.775    
                         clock uncertainty            0.180     0.955    
    SLICE_X42Y176        FDCE (Hold_fdce_C_D)         0.121     1.076    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[25].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[25].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.640%)  route 0.168ns (54.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 22.435 - 20.000 ) 
    Source Clock Delay      (SCD):    1.842ns = ( 21.842 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.638    21.842    CPU/xm_PC/dffe_gen[25].dff/clk0
    SLICE_X40Y169        FDCE                                         r  CPU/xm_PC/dffe_gen[25].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y169        FDCE (Prop_fdce_C_Q)         0.141    21.983 r  CPU/xm_PC/dffe_gen[25].dff/q_reg/Q
                         net (fo=1, routed)           0.168    22.151    CPU/mw_PC/dffe_gen[25].dff/q_reg_0
    SLICE_X35Y170        FDCE                                         r  CPU/mw_PC/dffe_gen[25].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.912    22.435    CPU/mw_PC/dffe_gen[25].dff/clk0
    SLICE_X35Y170        FDCE                                         r  CPU/mw_PC/dffe_gen[25].dff/q_reg/C
                         clock pessimism             -0.557    21.878    
                         clock uncertainty            0.180    22.058    
    SLICE_X35Y170        FDCE (Hold_fdce_C_D)         0.070    22.128    CPU/mw_PC/dffe_gen[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.128    
                         arrival time                          22.151    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.632     0.762    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/clk_out1
    SLICE_X49Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y177        FDCE (Prop_fdce_C_Q)         0.141     0.903 r  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/Q
                         net (fo=6, routed)           0.132     1.036    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/AQ_out[0]
    SLICE_X48Y177        LUT5 (Prop_lut5_I0_O)        0.045     1.081 r  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_i_1__133/O
                         net (fo=1, routed)           0.000     1.081    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg_2
    SLICE_X48Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.904     0.994    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/clk_out1
    SLICE_X48Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/C
                         clock pessimism             -0.219     0.775    
                         clock uncertainty            0.180     0.955    
    SLICE_X48Y177        FDCE (Hold_fdce_C_D)         0.091     1.046    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[16].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[16].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 22.430 - 20.000 ) 
    Source Clock Delay      (SCD):    1.838ns = ( 21.838 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.634    21.838    CPU/fd_pc/dffe_gen[16].dff/clk0
    SLICE_X48Y171        FDCE                                         r  CPU/fd_pc/dffe_gen[16].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y171        FDCE (Prop_fdce_C_Q)         0.128    21.966 r  CPU/fd_pc/dffe_gen[16].dff/q_reg/Q
                         net (fo=1, routed)           0.117    22.083    CPU/dx_pc/dffe_gen[16].dff/q_reg_2
    SLICE_X49Y171        FDCE                                         r  CPU/dx_pc/dffe_gen[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.907    22.430    CPU/dx_pc/dffe_gen[16].dff/clk0
    SLICE_X49Y171        FDCE                                         r  CPU/dx_pc/dffe_gen[16].dff/q_reg/C
                         clock pessimism             -0.579    21.851    
                         clock uncertainty            0.180    22.031    
    SLICE_X49Y171        FDCE (Hold_fdce_C_D)         0.016    22.047    CPU/dx_pc/dffe_gen[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.047    
                         arrival time                          22.083    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[7].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.632     0.762    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/clk_out1
    SLICE_X48Y178        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y178        FDCE (Prop_fdce_C_Q)         0.141     0.903 r  CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/Q
                         net (fo=1, routed)           0.137     1.040    CPU/md_unit/A/dffe_gen[7].dff/AQ_out[0]
    SLICE_X49Y178        LUT6 (Prop_lut6_I5_O)        0.045     1.085 r  CPU/md_unit/A/dffe_gen[7].dff/q_i_1__75/O
                         net (fo=1, routed)           0.000     1.085    CPU/md_unit/divide/AQ/d_flip_flop[7].dff/q_reg_1
    SLICE_X49Y178        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[7].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.905     0.995    CPU/md_unit/divide/AQ/d_flip_flop[7].dff/clk_out1
    SLICE_X49Y178        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[7].dff/q_reg/C
                         clock pessimism             -0.220     0.775    
                         clock uncertainty            0.180     0.955    
    SLICE_X49Y178        FDCE (Hold_fdce_C_D)         0.091     1.046    CPU/md_unit/divide/AQ/d_flip_flop[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[32].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.583%)  route 0.161ns (46.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.632     0.762    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/clk_out1
    SLICE_X48Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y177        FDCE (Prop_fdce_C_Q)         0.141     0.903 r  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/Q
                         net (fo=4, routed)           0.161     1.064    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/AQ_out[0]
    SLICE_X45Y177        LUT6 (Prop_lut6_I2_O)        0.045     1.109 r  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_i_1__131/O
                         net (fo=1, routed)           0.000     1.109    CPU/md_unit/multiply/AQ/d_flip_flop[32].dff/q_reg_0
    SLICE_X45Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[32].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.906     0.996    CPU/md_unit/multiply/AQ/d_flip_flop[32].dff/clk_out1
    SLICE_X45Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[32].dff/q_reg/C
                         clock pessimism             -0.198     0.798    
                         clock uncertainty            0.180     0.978    
    SLICE_X45Y177        FDCE (Hold_fdce_C_D)         0.092     1.070    CPU/md_unit/multiply/AQ/d_flip_flop[32].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 CPU/dx_pc/dffe_gen[22].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_PC/dffe_gen[22].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.771%)  route 0.181ns (56.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 22.432 - 20.000 ) 
    Source Clock Delay      (SCD):    1.838ns = ( 21.838 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.634    21.838    CPU/dx_pc/dffe_gen[22].dff/clk0
    SLICE_X47Y172        FDCE                                         r  CPU/dx_pc/dffe_gen[22].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y172        FDCE (Prop_fdce_C_Q)         0.141    21.979 r  CPU/dx_pc/dffe_gen[22].dff/q_reg/Q
                         net (fo=5, routed)           0.181    22.160    CPU/xm_PC/dffe_gen[22].dff/DX_pc[0]
    SLICE_X43Y171        FDCE                                         r  CPU/xm_PC/dffe_gen[22].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.909    22.432    CPU/xm_PC/dffe_gen[22].dff/clk0
    SLICE_X43Y171        FDCE                                         r  CPU/xm_PC/dffe_gen[22].dff/q_reg/C
                         clock pessimism             -0.557    21.875    
                         clock uncertainty            0.180    22.055    
    SLICE_X43Y171        FDCE (Hold_fdce_C_D)         0.066    22.121    CPU/xm_PC/dffe_gen[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.121    
                         arrival time                          22.160    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[17].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[17].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.376%)  route 0.099ns (43.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 22.429 - 20.000 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 21.836 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.632    21.836    CPU/fd_pc/dffe_gen[17].dff/clk0
    SLICE_X47Y173        FDCE                                         r  CPU/fd_pc/dffe_gen[17].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y173        FDCE (Prop_fdce_C_Q)         0.128    21.964 r  CPU/fd_pc/dffe_gen[17].dff/q_reg/Q
                         net (fo=1, routed)           0.099    22.063    CPU/dx_pc/dffe_gen[17].dff/q_reg_1
    SLICE_X49Y172        FDCE                                         r  CPU/dx_pc/dffe_gen[17].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.906    22.429    CPU/dx_pc/dffe_gen[17].dff/clk0
    SLICE_X49Y172        FDCE                                         r  CPU/dx_pc/dffe_gen[17].dff/q_reg/C
                         clock pessimism             -0.578    21.851    
                         clock uncertainty            0.180    22.031    
    SLICE_X49Y172        FDCE (Hold_fdce_C_D)        -0.008    22.023    CPU/dx_pc/dffe_gen[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.023    
                         arrival time                          22.063    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 CPU/xm_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_insn/dffe_gen[3].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.213%)  route 0.185ns (56.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 22.435 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns = ( 21.844 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.640    21.844    CPU/xm_insn/dffe_gen[3].dff/clk0
    SLICE_X45Y167        FDCE                                         r  CPU/xm_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y167        FDCE (Prop_fdce_C_Q)         0.141    21.985 r  CPU/xm_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=3, routed)           0.185    22.170    CPU/mw_insn/dffe_gen[3].dff/XM_insn[0]
    SLICE_X47Y166        FDCE                                         r  CPU/mw_insn/dffe_gen[3].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.912    22.435    CPU/mw_insn/dffe_gen[3].dff/clk0
    SLICE_X47Y166        FDCE                                         r  CPU/mw_insn/dffe_gen[3].dff/q_reg/C
                         clock pessimism             -0.557    21.878    
                         clock uncertainty            0.180    22.058    
    SLICE_X47Y166        FDCE (Hold_fdce_C_D)         0.072    22.130    CPU/mw_insn/dffe_gen[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.130    
                         arrival time                          22.170    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 CPU/dx_pc/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_PC/dffe_gen[6].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.709%)  route 0.167ns (54.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns = ( 22.434 - 20.000 ) 
    Source Clock Delay      (SCD):    1.841ns = ( 21.841 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.637    21.841    CPU/dx_pc/dffe_gen[6].dff/clk0
    SLICE_X51Y167        FDCE                                         r  CPU/dx_pc/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y167        FDCE (Prop_fdce_C_Q)         0.141    21.982 r  CPU/dx_pc/dffe_gen[6].dff/q_reg/Q
                         net (fo=5, routed)           0.167    22.149    CPU/xm_PC/dffe_gen[6].dff/DX_pc[0]
    SLICE_X51Y165        FDCE                                         r  CPU/xm_PC/dffe_gen[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.911    22.434    CPU/xm_PC/dffe_gen[6].dff/clk0
    SLICE_X51Y165        FDCE                                         r  CPU/xm_PC/dffe_gen[6].dff/q_reg/C
                         clock pessimism             -0.577    21.857    
                         clock uncertainty            0.180    22.037    
    SLICE_X51Y165        FDCE (Hold_fdce_C_D)         0.072    22.109    CPU/xm_PC/dffe_gen[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.109    
                         arrival time                          22.149    
  -------------------------------------------------------------------
                         slack                                  0.041    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[7].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/dataOut_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        12.649ns  (logic 1.096ns (8.664%)  route 11.553ns (91.336%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 42.552 - 40.000 ) 
    Source Clock Delay      (SCD):    5.975ns = ( 25.975 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.809    25.975    CPU/xm_output/dffe_gen[7].dff/clk0
    SLICE_X24Y164        FDCE                                         r  CPU/xm_output/dffe_gen[7].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y164        FDCE (Prop_fdce_C_Q)         0.456    26.431 r  CPU/xm_output/dffe_gen[7].dff/q_reg/Q
                         net (fo=295, routed)        10.535    36.966    ProcMem/dataOut_reg[0]_0[4]
    SLICE_X31Y122        LUT6 (Prop_lut6_I4_O)        0.124    37.090 r  ProcMem/dataOut[20]_i_9/O
                         net (fo=1, routed)           0.000    37.090    ProcMem/dataOut[20]_i_9_n_0
    SLICE_X31Y122        MUXF7 (Prop_muxf7_I1_O)      0.217    37.307 r  ProcMem/dataOut_reg[20]_i_3/O
                         net (fo=1, routed)           1.019    38.325    ProcMem/dataOut_reg[20]_i_3_n_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I1_O)        0.299    38.624 r  ProcMem/dataOut[20]_i_1/O
                         net (fo=1, routed)           0.000    38.624    ProcMem/dataOut0[20]
    SLICE_X36Y126        FDRE                                         r  ProcMem/dataOut_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.488    42.552    ProcMem/clk_out1
    SLICE_X36Y126        FDRE                                         r  ProcMem/dataOut_reg[20]/C
                         clock pessimism              0.020    42.573    
                         clock uncertainty           -0.180    42.393    
    SLICE_X36Y126        FDRE (Setup_fdre_C_D)        0.029    42.422    ProcMem/dataOut_reg[20]
  -------------------------------------------------------------------
                         required time                         42.422    
                         arrival time                         -38.624    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[7].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/dataOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        12.280ns  (logic 1.096ns (8.925%)  route 11.184ns (91.075%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 42.558 - 40.000 ) 
    Source Clock Delay      (SCD):    5.975ns = ( 25.975 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.809    25.975    CPU/xm_output/dffe_gen[7].dff/clk0
    SLICE_X24Y164        FDCE                                         r  CPU/xm_output/dffe_gen[7].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y164        FDCE (Prop_fdce_C_Q)         0.456    26.431 r  CPU/xm_output/dffe_gen[7].dff/q_reg/Q
                         net (fo=295, routed)        10.201    36.632    ProcMem/dataOut_reg[0]_0[4]
    SLICE_X31Y116        LUT6 (Prop_lut6_I4_O)        0.124    36.756 r  ProcMem/dataOut[11]_i_9/O
                         net (fo=1, routed)           0.000    36.756    ProcMem/dataOut[11]_i_9_n_0
    SLICE_X31Y116        MUXF7 (Prop_muxf7_I1_O)      0.217    36.973 r  ProcMem/dataOut_reg[11]_i_3/O
                         net (fo=1, routed)           0.982    37.956    ProcMem/dataOut_reg[11]_i_3_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I1_O)        0.299    38.255 r  ProcMem/dataOut[11]_i_1/O
                         net (fo=1, routed)           0.000    38.255    ProcMem/dataOut0[11]
    SLICE_X39Y117        FDRE                                         r  ProcMem/dataOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.494    42.558    ProcMem/clk_out1
    SLICE_X39Y117        FDRE                                         r  ProcMem/dataOut_reg[11]/C
                         clock pessimism              0.020    42.579    
                         clock uncertainty           -0.180    42.399    
    SLICE_X39Y117        FDRE (Setup_fdre_C_D)        0.031    42.430    ProcMem/dataOut_reg[11]
  -------------------------------------------------------------------
                         required time                         42.430    
                         arrival time                         -38.255    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1664_1791_18_18/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        11.686ns  (logic 0.580ns (4.963%)  route 11.106ns (95.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 42.585 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 f  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         2.968    29.396    CPU/xm_output/dffe_gen[8].dff/q_reg_0
    SLICE_X44Y158        LUT6 (Prop_lut6_I0_O)        0.124    29.520 r  CPU/xm_output/dffe_gen[8].dff/MemoryArray_reg_1664_1791_0_0_i_1/O
                         net (fo=128, routed)         8.138    37.657    ProcMem/MemoryArray_reg_1664_1791_18_18/WE
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.520    42.585    ProcMem/MemoryArray_reg_1664_1791_18_18/WCLK
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/DP.HIGH/CLK
                         clock pessimism              0.020    42.605    
                         clock uncertainty           -0.180    42.426    
    SLICE_X30Y93         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    41.893    ProcMem/MemoryArray_reg_1664_1791_18_18/DP.HIGH
  -------------------------------------------------------------------
                         required time                         41.893    
                         arrival time                         -37.657    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1664_1791_18_18/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        11.686ns  (logic 0.580ns (4.963%)  route 11.106ns (95.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 42.585 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 f  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         2.968    29.396    CPU/xm_output/dffe_gen[8].dff/q_reg_0
    SLICE_X44Y158        LUT6 (Prop_lut6_I0_O)        0.124    29.520 r  CPU/xm_output/dffe_gen[8].dff/MemoryArray_reg_1664_1791_0_0_i_1/O
                         net (fo=128, routed)         8.138    37.657    ProcMem/MemoryArray_reg_1664_1791_18_18/WE
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.520    42.585    ProcMem/MemoryArray_reg_1664_1791_18_18/WCLK
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/DP.LOW/CLK
                         clock pessimism              0.020    42.605    
                         clock uncertainty           -0.180    42.426    
    SLICE_X30Y93         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    41.893    ProcMem/MemoryArray_reg_1664_1791_18_18/DP.LOW
  -------------------------------------------------------------------
                         required time                         41.893    
                         arrival time                         -37.657    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1664_1791_18_18/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        11.686ns  (logic 0.580ns (4.963%)  route 11.106ns (95.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 42.585 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 f  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         2.968    29.396    CPU/xm_output/dffe_gen[8].dff/q_reg_0
    SLICE_X44Y158        LUT6 (Prop_lut6_I0_O)        0.124    29.520 r  CPU/xm_output/dffe_gen[8].dff/MemoryArray_reg_1664_1791_0_0_i_1/O
                         net (fo=128, routed)         8.138    37.657    ProcMem/MemoryArray_reg_1664_1791_18_18/WE
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.520    42.585    ProcMem/MemoryArray_reg_1664_1791_18_18/WCLK
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/SP.HIGH/CLK
                         clock pessimism              0.020    42.605    
                         clock uncertainty           -0.180    42.426    
    SLICE_X30Y93         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    41.893    ProcMem/MemoryArray_reg_1664_1791_18_18/SP.HIGH
  -------------------------------------------------------------------
                         required time                         41.893    
                         arrival time                         -37.657    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1664_1791_18_18/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        11.686ns  (logic 0.580ns (4.963%)  route 11.106ns (95.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 42.585 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 f  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         2.968    29.396    CPU/xm_output/dffe_gen[8].dff/q_reg_0
    SLICE_X44Y158        LUT6 (Prop_lut6_I0_O)        0.124    29.520 r  CPU/xm_output/dffe_gen[8].dff/MemoryArray_reg_1664_1791_0_0_i_1/O
                         net (fo=128, routed)         8.138    37.657    ProcMem/MemoryArray_reg_1664_1791_18_18/WE
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.520    42.585    ProcMem/MemoryArray_reg_1664_1791_18_18/WCLK
    SLICE_X30Y93         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_18_18/SP.LOW/CLK
                         clock pessimism              0.020    42.605    
                         clock uncertainty           -0.180    42.426    
    SLICE_X30Y93         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    41.893    ProcMem/MemoryArray_reg_1664_1791_18_18/SP.LOW
  -------------------------------------------------------------------
                         required time                         41.893    
                         arrival time                         -37.657    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/dataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        12.006ns  (logic 1.091ns (9.087%)  route 10.915ns (90.913%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 42.553 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 r  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         9.754    36.182    ProcMem/dataOut_reg[0]_0[5]
    SLICE_X57Y95         LUT6 (Prop_lut6_I2_O)        0.124    36.306 r  ProcMem/dataOut[5]_i_8/O
                         net (fo=1, routed)           0.000    36.306    ProcMem/dataOut[5]_i_8_n_0
    SLICE_X57Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    36.518 r  ProcMem/dataOut_reg[5]_i_3/O
                         net (fo=1, routed)           1.161    37.679    ProcMem/dataOut_reg[5]_i_3_n_0
    SLICE_X57Y103        LUT6 (Prop_lut6_I1_O)        0.299    37.978 r  ProcMem/dataOut[5]_i_1/O
                         net (fo=1, routed)           0.000    37.978    ProcMem/dataOut0[5]
    SLICE_X57Y103        FDRE                                         r  ProcMem/dataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.489    42.553    ProcMem/clk_out1
    SLICE_X57Y103        FDRE                                         r  ProcMem/dataOut_reg[5]/C
                         clock pessimism              0.020    42.574    
                         clock uncertainty           -0.180    42.394    
    SLICE_X57Y103        FDRE (Setup_fdre_C_D)        0.029    42.423    ProcMem/dataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         42.423    
                         arrival time                         -37.978    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 CPU/mw_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2688_2815_6_6/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.883ns  (logic 1.210ns (11.118%)  route 9.673ns (88.882%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -3.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 42.575 - 40.000 ) 
    Source Clock Delay      (SCD):    5.966ns = ( 25.966 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.800    25.966    CPU/mw_insn/dffe_gen[29].dff/clk0
    SLICE_X39Y166        FDCE                                         r  CPU/mw_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y166        FDCE (Prop_fdce_C_Q)         0.456    26.422 f  CPU/mw_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=8, routed)           1.132    27.554    CPU/mw_insn/dffe_gen[30].dff/q_reg_26[2]
    SLICE_X39Y166        LUT5 (Prop_lut5_I1_O)        0.152    27.706 r  CPU/mw_insn/dffe_gen[30].dff/q_i_3__150/O
                         net (fo=66, routed)          0.976    28.681    CPU/mw_insn/dffe_gen[30].dff/q_reg_0
    SLICE_X51Y165        LUT5 (Prop_lut5_I0_O)        0.326    29.007 r  CPU/mw_insn/dffe_gen[30].dff/q_i_2__206/O
                         net (fo=1, routed)           0.291    29.299    CPU/mw_insn/dffe_gen[30].dff/q_i_2__206_n_0
    SLICE_X51Y167        LUT5 (Prop_lut5_I0_O)        0.124    29.423 r  CPU/mw_insn/dffe_gen[30].dff/q_i_1__338/O
                         net (fo=38, routed)          1.928    31.350    CPU/mw_insn/dffe_gen[30].dff/q_reg_9
    SLICE_X25Y168        LUT3 (Prop_lut3_I0_O)        0.152    31.502 r  CPU/mw_insn/dffe_gen[30].dff/LED[6]_i_1/O
                         net (fo=130, routed)         5.347    36.849    ProcMem/MemoryArray_reg_2688_2815_6_6/D
    SLICE_X46Y88         RAMD64E                                      r  ProcMem/MemoryArray_reg_2688_2815_6_6/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.510    42.575    ProcMem/MemoryArray_reg_2688_2815_6_6/WCLK
    SLICE_X46Y88         RAMD64E                                      r  ProcMem/MemoryArray_reg_2688_2815_6_6/DP.HIGH/CLK
                         clock pessimism              0.020    42.595    
                         clock uncertainty           -0.180    42.416    
    SLICE_X46Y88         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.933    41.483    ProcMem/MemoryArray_reg_2688_2815_6_6/DP.HIGH
  -------------------------------------------------------------------
                         required time                         41.483    
                         arrival time                         -36.849    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1664_1791_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        11.218ns  (logic 0.580ns (5.170%)  route 10.638ns (94.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 42.580 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 f  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         2.968    29.396    CPU/xm_output/dffe_gen[8].dff/q_reg_0
    SLICE_X44Y158        LUT6 (Prop_lut6_I0_O)        0.124    29.520 r  CPU/xm_output/dffe_gen[8].dff/MemoryArray_reg_1664_1791_0_0_i_1/O
                         net (fo=128, routed)         7.670    37.190    ProcMem/MemoryArray_reg_1664_1791_0_0/WE
    SLICE_X42Y95         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.515    42.580    ProcMem/MemoryArray_reg_1664_1791_0_0/WCLK
    SLICE_X42Y95         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_0_0/DP.HIGH/CLK
                         clock pessimism              0.020    42.600    
                         clock uncertainty           -0.180    42.421    
    SLICE_X42Y95         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    41.888    ProcMem/MemoryArray_reg_1664_1791_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         41.888    
                         arrival time                         -37.190    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 CPU/xm_output/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1664_1791_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        11.218ns  (logic 0.580ns (5.170%)  route 10.638ns (94.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 42.580 - 40.000 ) 
    Source Clock Delay      (SCD):    5.972ns = ( 25.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.806    25.972    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X22Y166        FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDCE (Prop_fdce_C_Q)         0.456    26.428 f  CPU/xm_output/dffe_gen[8].dff/q_reg/Q
                         net (fo=295, routed)         2.968    29.396    CPU/xm_output/dffe_gen[8].dff/q_reg_0
    SLICE_X44Y158        LUT6 (Prop_lut6_I0_O)        0.124    29.520 r  CPU/xm_output/dffe_gen[8].dff/MemoryArray_reg_1664_1791_0_0_i_1/O
                         net (fo=128, routed)         7.670    37.190    ProcMem/MemoryArray_reg_1664_1791_0_0/WE
    SLICE_X42Y95         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.515    42.580    ProcMem/MemoryArray_reg_1664_1791_0_0/WCLK
    SLICE_X42Y95         RAMD64E                                      r  ProcMem/MemoryArray_reg_1664_1791_0_0/DP.LOW/CLK
                         clock pessimism              0.020    42.600    
                         clock uncertainty           -0.180    42.421    
    SLICE_X42Y95         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    41.888    ProcMem/MemoryArray_reg_1664_1791_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         41.888    
                         arrival time                         -37.190    
  -------------------------------------------------------------------
                         slack                                  4.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 CPU/md_unit/multiply/AQ/d_flip_flop[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.921%)  route 0.147ns (44.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.634     0.764    CPU/md_unit/multiply/AQ/d_flip_flop[31].dff/clk_out1
    SLICE_X45Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y177        FDCE (Prop_fdce_C_Q)         0.141     0.905 r  CPU/md_unit/multiply/AQ/d_flip_flop[31].dff/q_reg/Q
                         net (fo=2, routed)           0.147     1.052    CPU/md_unit/B/dffe_gen[28].dff/mult_res[0]
    SLICE_X42Y176        LUT3 (Prop_lut3_I2_O)        0.045     1.097 r  CPU/md_unit/B/dffe_gen[28].dff/q_i_1__128/O
                         net (fo=1, routed)           0.000     1.097    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg_0
    SLICE_X42Y176        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.904     0.994    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/clk_out1
    SLICE_X42Y176        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/C
                         clock pessimism             -0.219     0.775    
                         clock uncertainty            0.180     0.955    
    SLICE_X42Y176        FDCE (Hold_fdce_C_D)         0.121     1.076    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[25].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[25].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.640%)  route 0.168ns (54.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 22.435 - 20.000 ) 
    Source Clock Delay      (SCD):    1.842ns = ( 21.842 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.638    21.842    CPU/xm_PC/dffe_gen[25].dff/clk0
    SLICE_X40Y169        FDCE                                         r  CPU/xm_PC/dffe_gen[25].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y169        FDCE (Prop_fdce_C_Q)         0.141    21.983 r  CPU/xm_PC/dffe_gen[25].dff/q_reg/Q
                         net (fo=1, routed)           0.168    22.151    CPU/mw_PC/dffe_gen[25].dff/q_reg_0
    SLICE_X35Y170        FDCE                                         r  CPU/mw_PC/dffe_gen[25].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.912    22.435    CPU/mw_PC/dffe_gen[25].dff/clk0
    SLICE_X35Y170        FDCE                                         r  CPU/mw_PC/dffe_gen[25].dff/q_reg/C
                         clock pessimism             -0.557    21.878    
                         clock uncertainty            0.180    22.058    
    SLICE_X35Y170        FDCE (Hold_fdce_C_D)         0.070    22.128    CPU/mw_PC/dffe_gen[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.128    
                         arrival time                          22.151    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.632     0.762    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/clk_out1
    SLICE_X49Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y177        FDCE (Prop_fdce_C_Q)         0.141     0.903 r  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/Q
                         net (fo=6, routed)           0.132     1.036    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/AQ_out[0]
    SLICE_X48Y177        LUT5 (Prop_lut5_I0_O)        0.045     1.081 r  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_i_1__133/O
                         net (fo=1, routed)           0.000     1.081    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg_2
    SLICE_X48Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.904     0.994    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/clk_out1
    SLICE_X48Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/C
                         clock pessimism             -0.219     0.775    
                         clock uncertainty            0.180     0.955    
    SLICE_X48Y177        FDCE (Hold_fdce_C_D)         0.091     1.046    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[16].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[16].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 22.430 - 20.000 ) 
    Source Clock Delay      (SCD):    1.838ns = ( 21.838 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.634    21.838    CPU/fd_pc/dffe_gen[16].dff/clk0
    SLICE_X48Y171        FDCE                                         r  CPU/fd_pc/dffe_gen[16].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y171        FDCE (Prop_fdce_C_Q)         0.128    21.966 r  CPU/fd_pc/dffe_gen[16].dff/q_reg/Q
                         net (fo=1, routed)           0.117    22.083    CPU/dx_pc/dffe_gen[16].dff/q_reg_2
    SLICE_X49Y171        FDCE                                         r  CPU/dx_pc/dffe_gen[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.907    22.430    CPU/dx_pc/dffe_gen[16].dff/clk0
    SLICE_X49Y171        FDCE                                         r  CPU/dx_pc/dffe_gen[16].dff/q_reg/C
                         clock pessimism             -0.579    21.851    
                         clock uncertainty            0.180    22.031    
    SLICE_X49Y171        FDCE (Hold_fdce_C_D)         0.016    22.047    CPU/dx_pc/dffe_gen[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.047    
                         arrival time                          22.083    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[7].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.632     0.762    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/clk_out1
    SLICE_X48Y178        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y178        FDCE (Prop_fdce_C_Q)         0.141     0.903 r  CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/Q
                         net (fo=1, routed)           0.137     1.040    CPU/md_unit/A/dffe_gen[7].dff/AQ_out[0]
    SLICE_X49Y178        LUT6 (Prop_lut6_I5_O)        0.045     1.085 r  CPU/md_unit/A/dffe_gen[7].dff/q_i_1__75/O
                         net (fo=1, routed)           0.000     1.085    CPU/md_unit/divide/AQ/d_flip_flop[7].dff/q_reg_1
    SLICE_X49Y178        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[7].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.905     0.995    CPU/md_unit/divide/AQ/d_flip_flop[7].dff/clk_out1
    SLICE_X49Y178        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[7].dff/q_reg/C
                         clock pessimism             -0.220     0.775    
                         clock uncertainty            0.180     0.955    
    SLICE_X49Y178        FDCE (Hold_fdce_C_D)         0.091     1.046    CPU/md_unit/divide/AQ/d_flip_flop[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[32].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.583%)  route 0.161ns (46.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.632     0.762    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/clk_out1
    SLICE_X48Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y177        FDCE (Prop_fdce_C_Q)         0.141     0.903 r  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/Q
                         net (fo=4, routed)           0.161     1.064    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/AQ_out[0]
    SLICE_X45Y177        LUT6 (Prop_lut6_I2_O)        0.045     1.109 r  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_i_1__131/O
                         net (fo=1, routed)           0.000     1.109    CPU/md_unit/multiply/AQ/d_flip_flop[32].dff/q_reg_0
    SLICE_X45Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[32].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.906     0.996    CPU/md_unit/multiply/AQ/d_flip_flop[32].dff/clk_out1
    SLICE_X45Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[32].dff/q_reg/C
                         clock pessimism             -0.198     0.798    
                         clock uncertainty            0.180     0.978    
    SLICE_X45Y177        FDCE (Hold_fdce_C_D)         0.092     1.070    CPU/md_unit/multiply/AQ/d_flip_flop[32].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 CPU/dx_pc/dffe_gen[22].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_PC/dffe_gen[22].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.771%)  route 0.181ns (56.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 22.432 - 20.000 ) 
    Source Clock Delay      (SCD):    1.838ns = ( 21.838 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.634    21.838    CPU/dx_pc/dffe_gen[22].dff/clk0
    SLICE_X47Y172        FDCE                                         r  CPU/dx_pc/dffe_gen[22].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y172        FDCE (Prop_fdce_C_Q)         0.141    21.979 r  CPU/dx_pc/dffe_gen[22].dff/q_reg/Q
                         net (fo=5, routed)           0.181    22.160    CPU/xm_PC/dffe_gen[22].dff/DX_pc[0]
    SLICE_X43Y171        FDCE                                         r  CPU/xm_PC/dffe_gen[22].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.909    22.432    CPU/xm_PC/dffe_gen[22].dff/clk0
    SLICE_X43Y171        FDCE                                         r  CPU/xm_PC/dffe_gen[22].dff/q_reg/C
                         clock pessimism             -0.557    21.875    
                         clock uncertainty            0.180    22.055    
    SLICE_X43Y171        FDCE (Hold_fdce_C_D)         0.066    22.121    CPU/xm_PC/dffe_gen[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.121    
                         arrival time                          22.160    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[17].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[17].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.376%)  route 0.099ns (43.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 22.429 - 20.000 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 21.836 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.632    21.836    CPU/fd_pc/dffe_gen[17].dff/clk0
    SLICE_X47Y173        FDCE                                         r  CPU/fd_pc/dffe_gen[17].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y173        FDCE (Prop_fdce_C_Q)         0.128    21.964 r  CPU/fd_pc/dffe_gen[17].dff/q_reg/Q
                         net (fo=1, routed)           0.099    22.063    CPU/dx_pc/dffe_gen[17].dff/q_reg_1
    SLICE_X49Y172        FDCE                                         r  CPU/dx_pc/dffe_gen[17].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.906    22.429    CPU/dx_pc/dffe_gen[17].dff/clk0
    SLICE_X49Y172        FDCE                                         r  CPU/dx_pc/dffe_gen[17].dff/q_reg/C
                         clock pessimism             -0.578    21.851    
                         clock uncertainty            0.180    22.031    
    SLICE_X49Y172        FDCE (Hold_fdce_C_D)        -0.008    22.023    CPU/dx_pc/dffe_gen[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.023    
                         arrival time                          22.063    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 CPU/xm_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_insn/dffe_gen[3].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.213%)  route 0.185ns (56.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 22.435 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns = ( 21.844 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.640    21.844    CPU/xm_insn/dffe_gen[3].dff/clk0
    SLICE_X45Y167        FDCE                                         r  CPU/xm_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y167        FDCE (Prop_fdce_C_Q)         0.141    21.985 r  CPU/xm_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=3, routed)           0.185    22.170    CPU/mw_insn/dffe_gen[3].dff/XM_insn[0]
    SLICE_X47Y166        FDCE                                         r  CPU/mw_insn/dffe_gen[3].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.912    22.435    CPU/mw_insn/dffe_gen[3].dff/clk0
    SLICE_X47Y166        FDCE                                         r  CPU/mw_insn/dffe_gen[3].dff/q_reg/C
                         clock pessimism             -0.557    21.878    
                         clock uncertainty            0.180    22.058    
    SLICE_X47Y166        FDCE (Hold_fdce_C_D)         0.072    22.130    CPU/mw_insn/dffe_gen[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.130    
                         arrival time                          22.170    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 CPU/dx_pc/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_PC/dffe_gen[6].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.709%)  route 0.167ns (54.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns = ( 22.434 - 20.000 ) 
    Source Clock Delay      (SCD):    1.841ns = ( 21.841 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.637    21.841    CPU/dx_pc/dffe_gen[6].dff/clk0
    SLICE_X51Y167        FDCE                                         r  CPU/dx_pc/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y167        FDCE (Prop_fdce_C_Q)         0.141    21.982 r  CPU/dx_pc/dffe_gen[6].dff/q_reg/Q
                         net (fo=5, routed)           0.167    22.149    CPU/xm_PC/dffe_gen[6].dff/DX_pc[0]
    SLICE_X51Y165        FDCE                                         r  CPU/xm_PC/dffe_gen[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.911    22.434    CPU/xm_PC/dffe_gen[6].dff/clk0
    SLICE_X51Y165        FDCE                                         r  CPU/xm_PC/dffe_gen[6].dff/q_reg/C
                         clock pessimism             -0.577    21.857    
                         clock uncertainty            0.180    22.037    
    SLICE_X51Y165        FDCE (Hold_fdce_C_D)         0.072    22.109    CPU/xm_PC/dffe_gen[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.109    
                         arrival time                          22.149    
  -------------------------------------------------------------------
                         slack                                  0.041    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       21.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.521ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.475ns  (logic 0.854ns (11.424%)  route 6.621ns (88.576%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 42.720 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          2.280    33.432    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg_45
    SLICE_X51Y177        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.655    42.720    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/clk_out1
    SLICE_X51Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/C
                         clock pessimism              0.020    42.740    
                         clock uncertainty           -0.180    42.560    
    SLICE_X51Y177        FDCE (Recov_fdce_C_CLR)     -0.607    41.953    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.953    
                         arrival time                         -33.432    
  -------------------------------------------------------------------
                         slack                                  8.521    

Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.304ns  (logic 0.854ns (11.692%)  route 6.450ns (88.308%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 42.719 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          2.109    33.261    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg_1
    SLICE_X48Y175        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.654    42.719    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/clk_out1
    SLICE_X48Y175        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/C
                         clock pessimism              0.020    42.739    
                         clock uncertainty           -0.180    42.559    
    SLICE_X48Y175        FDCE (Recov_fdce_C_CLR)     -0.607    41.952    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.952    
                         arrival time                         -33.261    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[7].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.304ns  (logic 0.854ns (11.692%)  route 6.450ns (88.308%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 42.719 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          2.109    33.261    CPU/md_unit/multiply/AQ/d_flip_flop[7].dff/q_reg_1
    SLICE_X48Y175        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[7].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.654    42.719    CPU/md_unit/multiply/AQ/d_flip_flop[7].dff/clk_out1
    SLICE_X48Y175        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[7].dff/q_reg/C
                         clock pessimism              0.020    42.739    
                         clock uncertainty           -0.180    42.559    
    SLICE_X48Y175        FDCE (Recov_fdce_C_CLR)     -0.607    41.952    CPU/md_unit/multiply/AQ/d_flip_flop[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.952    
                         arrival time                         -33.261    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[9].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.304ns  (logic 0.854ns (11.692%)  route 6.450ns (88.308%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 42.719 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          2.109    33.261    CPU/md_unit/multiply/AQ/d_flip_flop[9].dff/q_reg_1
    SLICE_X48Y175        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[9].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.654    42.719    CPU/md_unit/multiply/AQ/d_flip_flop[9].dff/clk_out1
    SLICE_X48Y175        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[9].dff/q_reg/C
                         clock pessimism              0.020    42.739    
                         clock uncertainty           -0.180    42.559    
    SLICE_X48Y175        FDCE (Recov_fdce_C_CLR)     -0.607    41.952    CPU/md_unit/multiply/AQ/d_flip_flop[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.952    
                         arrival time                         -33.261    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.821ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.177ns  (logic 0.854ns (11.899%)  route 6.323ns (88.101%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 42.722 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          1.982    33.134    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg_3
    SLICE_X48Y177        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.657    42.722    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/clk_out1
    SLICE_X48Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/C
                         clock pessimism              0.020    42.742    
                         clock uncertainty           -0.180    42.562    
    SLICE_X48Y177        FDCE (Recov_fdce_C_CLR)     -0.607    41.955    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.955    
                         arrival time                         -33.134    
  -------------------------------------------------------------------
                         slack                                  8.821    

Slack (MET) :             8.826ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.173ns  (logic 0.854ns (11.906%)  route 6.319ns (88.094%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 42.722 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          1.978    33.130    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg_2
    SLICE_X49Y177        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.657    42.722    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/clk_out1
    SLICE_X49Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/C
                         clock pessimism              0.020    42.742    
                         clock uncertainty           -0.180    42.562    
    SLICE_X49Y177        FDCE (Recov_fdce_C_CLR)     -0.607    41.955    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.955    
                         arrival time                         -33.130    
  -------------------------------------------------------------------
                         slack                                  8.826    

Slack (MET) :             8.826ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.173ns  (logic 0.854ns (11.906%)  route 6.319ns (88.094%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 42.722 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          1.978    33.130    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg_3
    SLICE_X49Y177        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.657    42.722    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/clk_out1
    SLICE_X49Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/C
                         clock pessimism              0.020    42.742    
                         clock uncertainty           -0.180    42.562    
    SLICE_X49Y177        FDCE (Recov_fdce_C_CLR)     -0.607    41.955    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.955    
                         arrival time                         -33.130    
  -------------------------------------------------------------------
                         slack                                  8.826    

Slack (MET) :             8.838ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.170ns  (logic 0.854ns (11.911%)  route 6.316ns (88.089%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 42.731 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.304    30.992    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X49Y175        LUT2 (Prop_lut2_I1_O)        0.150    31.142 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          1.984    33.127    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg_4
    SLICE_X37Y178        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.666    42.731    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/clk_out1
    SLICE_X37Y178        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/C
                         clock pessimism              0.020    42.751    
                         clock uncertainty           -0.180    42.571    
    SLICE_X37Y178        FDCE (Recov_fdce_C_CLR)     -0.607    41.964    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.964    
                         arrival time                         -33.127    
  -------------------------------------------------------------------
                         slack                                  8.838    

Slack (MET) :             8.838ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.170ns  (logic 0.854ns (11.911%)  route 6.316ns (88.089%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 42.731 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.304    30.992    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X49Y175        LUT2 (Prop_lut2_I1_O)        0.150    31.142 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          1.984    33.127    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_7
    SLICE_X37Y178        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.666    42.731    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/clk_out1
    SLICE_X37Y178        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/C
                         clock pessimism              0.020    42.751    
                         clock uncertainty           -0.180    42.571    
    SLICE_X37Y178        FDCE (Recov_fdce_C_CLR)     -0.607    41.964    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.964    
                         arrival time                         -33.127    
  -------------------------------------------------------------------
                         slack                                  8.838    

Slack (MET) :             8.838ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.170ns  (logic 0.854ns (11.911%)  route 6.316ns (88.089%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 42.731 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.304    30.992    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X49Y175        LUT2 (Prop_lut2_I1_O)        0.150    31.142 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          1.984    33.127    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg_5
    SLICE_X37Y178        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.666    42.731    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/clk_out1
    SLICE_X37Y178        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/C
                         clock pessimism              0.020    42.751    
                         clock uncertainty           -0.180    42.571    
    SLICE_X37Y178        FDCE (Recov_fdce_C_CLR)     -0.607    41.964    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.964    
                         arrival time                         -33.127    
  -------------------------------------------------------------------
                         slack                                  8.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.499ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.718ns  (logic 0.185ns (25.753%)  route 0.533ns (74.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    1.837ns = ( 21.837 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.633    21.837    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X41Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDCE (Prop_fdce_C_Q)         0.141    21.978 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.304    22.282    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X41Y172        LUT2 (Prop_lut2_I1_O)        0.044    22.326 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          0.230    22.555    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg_1
    SLICE_X51Y173        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.900     0.990    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/clk_out1
    SLICE_X51Y173        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/C
                         clock pessimism              0.040     1.030    
                         clock uncertainty            0.180     1.210    
    SLICE_X51Y173        FDCE (Remov_fdce_C_CLR)     -0.154     1.056    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                          22.555    
  -------------------------------------------------------------------
                         slack                                 21.499    

Slack (MET) :             21.536ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.757ns  (logic 0.183ns (24.176%)  route 0.574ns (75.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    1.837ns = ( 21.837 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.633    21.837    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X41Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDCE (Prop_fdce_C_Q)         0.141    21.978 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.412    22.390    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X49Y175        LUT2 (Prop_lut2_I0_O)        0.042    22.432 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          0.162    22.594    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg_2
    SLICE_X48Y176        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.902     0.992    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/clk_out1
    SLICE_X48Y176        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/C
                         clock pessimism              0.040     1.032    
                         clock uncertainty            0.180     1.212    
    SLICE_X48Y176        FDCE (Remov_fdce_C_CLR)     -0.154     1.058    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                          22.594    
  -------------------------------------------------------------------
                         slack                                 21.536    

Slack (MET) :             21.536ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.757ns  (logic 0.183ns (24.176%)  route 0.574ns (75.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    1.837ns = ( 21.837 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.633    21.837    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X41Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDCE (Prop_fdce_C_Q)         0.141    21.978 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.412    22.390    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X49Y175        LUT2 (Prop_lut2_I0_O)        0.042    22.432 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          0.162    22.594    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg_2
    SLICE_X48Y176        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.902     0.992    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/clk_out1
    SLICE_X48Y176        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/C
                         clock pessimism              0.040     1.032    
                         clock uncertainty            0.180     1.212    
    SLICE_X48Y176        FDCE (Remov_fdce_C_CLR)     -0.154     1.058    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                          22.594    
  -------------------------------------------------------------------
                         slack                                 21.536    

Slack (MET) :             21.536ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.757ns  (logic 0.183ns (24.176%)  route 0.574ns (75.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    1.837ns = ( 21.837 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.633    21.837    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X41Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDCE (Prop_fdce_C_Q)         0.141    21.978 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.412    22.390    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X49Y175        LUT2 (Prop_lut2_I0_O)        0.042    22.432 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          0.162    22.594    CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg_2
    SLICE_X48Y176        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.902     0.992    CPU/md_unit/divide/AQ/d_flip_flop[5].dff/clk_out1
    SLICE_X48Y176        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg/C
                         clock pessimism              0.040     1.032    
                         clock uncertainty            0.180     1.212    
    SLICE_X48Y176        FDCE (Remov_fdce_C_CLR)     -0.154     1.058    CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                          22.594    
  -------------------------------------------------------------------
                         slack                                 21.536    

Slack (MET) :             21.543ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff0/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.548%)  route 0.639ns (77.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    1.840ns = ( 21.840 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.636    21.840    CPU/dx_insn/dffe_gen[4].dff/clk0
    SLICE_X36Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y174        FDCE (Prop_fdce_C_Q)         0.141    21.981 f  CPU/dx_insn/dffe_gen[4].dff/q_reg/Q
                         net (fo=10, routed)          0.308    22.289    CPU/dx_insn/dffe_gen[4].dff/q_reg_0
    SLICE_X39Y170        LUT6 (Prop_lut6_I0_O)        0.045    22.334 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.331    22.665    CPU/md_unit/counter_up_64/tff0/ff/p_19_in
    SLICE_X44Y176        FDCE                                         f  CPU/md_unit/counter_up_64/tff0/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.904     0.994    CPU/md_unit/counter_up_64/tff0/ff/clk_out1
    SLICE_X44Y176        FDCE                                         r  CPU/md_unit/counter_up_64/tff0/ff/q_reg/C
                         clock pessimism              0.040     1.034    
                         clock uncertainty            0.180     1.214    
    SLICE_X44Y176        FDCE (Remov_fdce_C_CLR)     -0.092     1.122    CPU/md_unit/counter_up_64/tff0/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                          22.665    
  -------------------------------------------------------------------
                         slack                                 21.543    

Slack (MET) :             21.543ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff1/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.548%)  route 0.639ns (77.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    1.840ns = ( 21.840 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.636    21.840    CPU/dx_insn/dffe_gen[4].dff/clk0
    SLICE_X36Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y174        FDCE (Prop_fdce_C_Q)         0.141    21.981 f  CPU/dx_insn/dffe_gen[4].dff/q_reg/Q
                         net (fo=10, routed)          0.308    22.289    CPU/dx_insn/dffe_gen[4].dff/q_reg_0
    SLICE_X39Y170        LUT6 (Prop_lut6_I0_O)        0.045    22.334 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.331    22.665    CPU/md_unit/counter_up_64/tff1/ff/p_19_in
    SLICE_X44Y176        FDCE                                         f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.904     0.994    CPU/md_unit/counter_up_64/tff1/ff/clk_out1
    SLICE_X44Y176        FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                         clock pessimism              0.040     1.034    
                         clock uncertainty            0.180     1.214    
    SLICE_X44Y176        FDCE (Remov_fdce_C_CLR)     -0.092     1.122    CPU/md_unit/counter_up_64/tff1/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                          22.665    
  -------------------------------------------------------------------
                         slack                                 21.543    

Slack (MET) :             21.543ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff3/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.548%)  route 0.639ns (77.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    1.840ns = ( 21.840 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.636    21.840    CPU/dx_insn/dffe_gen[4].dff/clk0
    SLICE_X36Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y174        FDCE (Prop_fdce_C_Q)         0.141    21.981 f  CPU/dx_insn/dffe_gen[4].dff/q_reg/Q
                         net (fo=10, routed)          0.308    22.289    CPU/dx_insn/dffe_gen[4].dff/q_reg_0
    SLICE_X39Y170        LUT6 (Prop_lut6_I0_O)        0.045    22.334 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.331    22.665    CPU/md_unit/counter_up_64/tff3/ff/p_19_in
    SLICE_X44Y176        FDCE                                         f  CPU/md_unit/counter_up_64/tff3/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.904     0.994    CPU/md_unit/counter_up_64/tff3/ff/clk_out1
    SLICE_X44Y176        FDCE                                         r  CPU/md_unit/counter_up_64/tff3/ff/q_reg/C
                         clock pessimism              0.040     1.034    
                         clock uncertainty            0.180     1.214    
    SLICE_X44Y176        FDCE (Remov_fdce_C_CLR)     -0.092     1.122    CPU/md_unit/counter_up_64/tff3/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                          22.665    
  -------------------------------------------------------------------
                         slack                                 21.543    

Slack (MET) :             21.543ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff4/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.548%)  route 0.639ns (77.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    1.840ns = ( 21.840 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.636    21.840    CPU/dx_insn/dffe_gen[4].dff/clk0
    SLICE_X36Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y174        FDCE (Prop_fdce_C_Q)         0.141    21.981 f  CPU/dx_insn/dffe_gen[4].dff/q_reg/Q
                         net (fo=10, routed)          0.308    22.289    CPU/dx_insn/dffe_gen[4].dff/q_reg_0
    SLICE_X39Y170        LUT6 (Prop_lut6_I0_O)        0.045    22.334 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.331    22.665    CPU/md_unit/counter_up_64/tff4/ff/p_19_in
    SLICE_X44Y176        FDCE                                         f  CPU/md_unit/counter_up_64/tff4/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.904     0.994    CPU/md_unit/counter_up_64/tff4/ff/clk_out1
    SLICE_X44Y176        FDCE                                         r  CPU/md_unit/counter_up_64/tff4/ff/q_reg/C
                         clock pessimism              0.040     1.034    
                         clock uncertainty            0.180     1.214    
    SLICE_X44Y176        FDCE (Remov_fdce_C_CLR)     -0.092     1.122    CPU/md_unit/counter_up_64/tff4/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                          22.665    
  -------------------------------------------------------------------
                         slack                                 21.543    

Slack (MET) :             21.550ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[19].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.777ns  (logic 0.183ns (23.549%)  route 0.594ns (76.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    1.837ns = ( 21.837 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.633    21.837    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X41Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDCE (Prop_fdce_C_Q)         0.141    21.978 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.412    22.390    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X49Y175        LUT2 (Prop_lut2_I0_O)        0.042    22.432 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          0.182    22.614    CPU/md_unit/divide/AQ/d_flip_flop[19].dff/q_reg_2
    SLICE_X45Y179        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.908     0.998    CPU/md_unit/divide/AQ/d_flip_flop[19].dff/clk_out1
    SLICE_X45Y179        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[19].dff/q_reg/C
                         clock pessimism              0.040     1.038    
                         clock uncertainty            0.180     1.218    
    SLICE_X45Y179        FDCE (Remov_fdce_C_CLR)     -0.154     1.064    CPU/md_unit/divide/AQ/d_flip_flop[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                          22.614    
  -------------------------------------------------------------------
                         slack                                 21.550    

Slack (MET) :             21.555ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[20].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.781ns  (logic 0.183ns (23.418%)  route 0.598ns (76.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    1.837ns = ( 21.837 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.633    21.837    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X41Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDCE (Prop_fdce_C_Q)         0.141    21.978 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.412    22.390    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X49Y175        LUT2 (Prop_lut2_I0_O)        0.042    22.432 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          0.186    22.618    CPU/md_unit/divide/AQ/d_flip_flop[20].dff/q_reg_2
    SLICE_X44Y179        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[20].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.908     0.998    CPU/md_unit/divide/AQ/d_flip_flop[20].dff/clk_out1
    SLICE_X44Y179        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[20].dff/q_reg/C
                         clock pessimism              0.040     1.038    
                         clock uncertainty            0.180     1.218    
    SLICE_X44Y179        FDCE (Remov_fdce_C_CLR)     -0.154     1.064    CPU/md_unit/divide/AQ/d_flip_flop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                          22.618    
  -------------------------------------------------------------------
                         slack                                 21.555    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       21.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.521ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.475ns  (logic 0.854ns (11.424%)  route 6.621ns (88.576%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 42.720 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          2.280    33.432    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg_45
    SLICE_X51Y177        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.655    42.720    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/clk_out1
    SLICE_X51Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/C
                         clock pessimism              0.020    42.740    
                         clock uncertainty           -0.180    42.560    
    SLICE_X51Y177        FDCE (Recov_fdce_C_CLR)     -0.607    41.953    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.953    
                         arrival time                         -33.432    
  -------------------------------------------------------------------
                         slack                                  8.521    

Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.304ns  (logic 0.854ns (11.692%)  route 6.450ns (88.308%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 42.719 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          2.109    33.261    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg_1
    SLICE_X48Y175        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.654    42.719    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/clk_out1
    SLICE_X48Y175        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/C
                         clock pessimism              0.020    42.739    
                         clock uncertainty           -0.180    42.559    
    SLICE_X48Y175        FDCE (Recov_fdce_C_CLR)     -0.607    41.952    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.952    
                         arrival time                         -33.261    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[7].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.304ns  (logic 0.854ns (11.692%)  route 6.450ns (88.308%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 42.719 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          2.109    33.261    CPU/md_unit/multiply/AQ/d_flip_flop[7].dff/q_reg_1
    SLICE_X48Y175        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[7].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.654    42.719    CPU/md_unit/multiply/AQ/d_flip_flop[7].dff/clk_out1
    SLICE_X48Y175        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[7].dff/q_reg/C
                         clock pessimism              0.020    42.739    
                         clock uncertainty           -0.180    42.559    
    SLICE_X48Y175        FDCE (Recov_fdce_C_CLR)     -0.607    41.952    CPU/md_unit/multiply/AQ/d_flip_flop[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.952    
                         arrival time                         -33.261    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[9].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.304ns  (logic 0.854ns (11.692%)  route 6.450ns (88.308%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 42.719 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          2.109    33.261    CPU/md_unit/multiply/AQ/d_flip_flop[9].dff/q_reg_1
    SLICE_X48Y175        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[9].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.654    42.719    CPU/md_unit/multiply/AQ/d_flip_flop[9].dff/clk_out1
    SLICE_X48Y175        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[9].dff/q_reg/C
                         clock pessimism              0.020    42.739    
                         clock uncertainty           -0.180    42.559    
    SLICE_X48Y175        FDCE (Recov_fdce_C_CLR)     -0.607    41.952    CPU/md_unit/multiply/AQ/d_flip_flop[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.952    
                         arrival time                         -33.261    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.821ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.177ns  (logic 0.854ns (11.899%)  route 6.323ns (88.101%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 42.722 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          1.982    33.134    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg_3
    SLICE_X48Y177        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.657    42.722    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/clk_out1
    SLICE_X48Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/C
                         clock pessimism              0.020    42.742    
                         clock uncertainty           -0.180    42.562    
    SLICE_X48Y177        FDCE (Recov_fdce_C_CLR)     -0.607    41.955    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.955    
                         arrival time                         -33.134    
  -------------------------------------------------------------------
                         slack                                  8.821    

Slack (MET) :             8.826ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.173ns  (logic 0.854ns (11.906%)  route 6.319ns (88.094%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 42.722 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          1.978    33.130    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg_2
    SLICE_X49Y177        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.657    42.722    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/clk_out1
    SLICE_X49Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/C
                         clock pessimism              0.020    42.742    
                         clock uncertainty           -0.180    42.562    
    SLICE_X49Y177        FDCE (Recov_fdce_C_CLR)     -0.607    41.955    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.955    
                         arrival time                         -33.130    
  -------------------------------------------------------------------
                         slack                                  8.826    

Slack (MET) :             8.826ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.173ns  (logic 0.854ns (11.906%)  route 6.319ns (88.094%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 42.722 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          1.978    33.130    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg_3
    SLICE_X49Y177        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.657    42.722    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/clk_out1
    SLICE_X49Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/C
                         clock pessimism              0.020    42.742    
                         clock uncertainty           -0.180    42.562    
    SLICE_X49Y177        FDCE (Recov_fdce_C_CLR)     -0.607    41.955    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.955    
                         arrival time                         -33.130    
  -------------------------------------------------------------------
                         slack                                  8.826    

Slack (MET) :             8.838ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.170ns  (logic 0.854ns (11.911%)  route 6.316ns (88.089%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 42.731 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.304    30.992    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X49Y175        LUT2 (Prop_lut2_I1_O)        0.150    31.142 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          1.984    33.127    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg_4
    SLICE_X37Y178        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.666    42.731    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/clk_out1
    SLICE_X37Y178        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/C
                         clock pessimism              0.020    42.751    
                         clock uncertainty           -0.180    42.571    
    SLICE_X37Y178        FDCE (Recov_fdce_C_CLR)     -0.607    41.964    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.964    
                         arrival time                         -33.127    
  -------------------------------------------------------------------
                         slack                                  8.838    

Slack (MET) :             8.838ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.170ns  (logic 0.854ns (11.911%)  route 6.316ns (88.089%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 42.731 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.304    30.992    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X49Y175        LUT2 (Prop_lut2_I1_O)        0.150    31.142 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          1.984    33.127    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_7
    SLICE_X37Y178        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.666    42.731    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/clk_out1
    SLICE_X37Y178        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/C
                         clock pessimism              0.020    42.751    
                         clock uncertainty           -0.180    42.571    
    SLICE_X37Y178        FDCE (Recov_fdce_C_CLR)     -0.607    41.964    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.964    
                         arrival time                         -33.127    
  -------------------------------------------------------------------
                         slack                                  8.838    

Slack (MET) :             8.838ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.170ns  (logic 0.854ns (11.911%)  route 6.316ns (88.089%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 42.731 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.304    30.992    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X49Y175        LUT2 (Prop_lut2_I1_O)        0.150    31.142 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          1.984    33.127    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg_5
    SLICE_X37Y178        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.666    42.731    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/clk_out1
    SLICE_X37Y178        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/C
                         clock pessimism              0.020    42.751    
                         clock uncertainty           -0.180    42.571    
    SLICE_X37Y178        FDCE (Recov_fdce_C_CLR)     -0.607    41.964    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.964    
                         arrival time                         -33.127    
  -------------------------------------------------------------------
                         slack                                  8.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.499ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.718ns  (logic 0.185ns (25.753%)  route 0.533ns (74.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    1.837ns = ( 21.837 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.633    21.837    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X41Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDCE (Prop_fdce_C_Q)         0.141    21.978 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.304    22.282    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X41Y172        LUT2 (Prop_lut2_I1_O)        0.044    22.326 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          0.230    22.555    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg_1
    SLICE_X51Y173        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.900     0.990    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/clk_out1
    SLICE_X51Y173        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/C
                         clock pessimism              0.040     1.030    
                         clock uncertainty            0.180     1.210    
    SLICE_X51Y173        FDCE (Remov_fdce_C_CLR)     -0.154     1.056    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                          22.555    
  -------------------------------------------------------------------
                         slack                                 21.499    

Slack (MET) :             21.536ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.757ns  (logic 0.183ns (24.176%)  route 0.574ns (75.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    1.837ns = ( 21.837 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.633    21.837    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X41Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDCE (Prop_fdce_C_Q)         0.141    21.978 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.412    22.390    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X49Y175        LUT2 (Prop_lut2_I0_O)        0.042    22.432 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          0.162    22.594    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg_2
    SLICE_X48Y176        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.902     0.992    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/clk_out1
    SLICE_X48Y176        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/C
                         clock pessimism              0.040     1.032    
                         clock uncertainty            0.180     1.212    
    SLICE_X48Y176        FDCE (Remov_fdce_C_CLR)     -0.154     1.058    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                          22.594    
  -------------------------------------------------------------------
                         slack                                 21.536    

Slack (MET) :             21.536ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.757ns  (logic 0.183ns (24.176%)  route 0.574ns (75.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    1.837ns = ( 21.837 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.633    21.837    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X41Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDCE (Prop_fdce_C_Q)         0.141    21.978 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.412    22.390    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X49Y175        LUT2 (Prop_lut2_I0_O)        0.042    22.432 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          0.162    22.594    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg_2
    SLICE_X48Y176        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.902     0.992    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/clk_out1
    SLICE_X48Y176        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/C
                         clock pessimism              0.040     1.032    
                         clock uncertainty            0.180     1.212    
    SLICE_X48Y176        FDCE (Remov_fdce_C_CLR)     -0.154     1.058    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                          22.594    
  -------------------------------------------------------------------
                         slack                                 21.536    

Slack (MET) :             21.536ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.757ns  (logic 0.183ns (24.176%)  route 0.574ns (75.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    1.837ns = ( 21.837 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.633    21.837    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X41Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDCE (Prop_fdce_C_Q)         0.141    21.978 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.412    22.390    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X49Y175        LUT2 (Prop_lut2_I0_O)        0.042    22.432 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          0.162    22.594    CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg_2
    SLICE_X48Y176        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.902     0.992    CPU/md_unit/divide/AQ/d_flip_flop[5].dff/clk_out1
    SLICE_X48Y176        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg/C
                         clock pessimism              0.040     1.032    
                         clock uncertainty            0.180     1.212    
    SLICE_X48Y176        FDCE (Remov_fdce_C_CLR)     -0.154     1.058    CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                          22.594    
  -------------------------------------------------------------------
                         slack                                 21.536    

Slack (MET) :             21.543ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff0/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.548%)  route 0.639ns (77.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    1.840ns = ( 21.840 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.636    21.840    CPU/dx_insn/dffe_gen[4].dff/clk0
    SLICE_X36Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y174        FDCE (Prop_fdce_C_Q)         0.141    21.981 f  CPU/dx_insn/dffe_gen[4].dff/q_reg/Q
                         net (fo=10, routed)          0.308    22.289    CPU/dx_insn/dffe_gen[4].dff/q_reg_0
    SLICE_X39Y170        LUT6 (Prop_lut6_I0_O)        0.045    22.334 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.331    22.665    CPU/md_unit/counter_up_64/tff0/ff/p_19_in
    SLICE_X44Y176        FDCE                                         f  CPU/md_unit/counter_up_64/tff0/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.904     0.994    CPU/md_unit/counter_up_64/tff0/ff/clk_out1
    SLICE_X44Y176        FDCE                                         r  CPU/md_unit/counter_up_64/tff0/ff/q_reg/C
                         clock pessimism              0.040     1.034    
                         clock uncertainty            0.180     1.214    
    SLICE_X44Y176        FDCE (Remov_fdce_C_CLR)     -0.092     1.122    CPU/md_unit/counter_up_64/tff0/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                          22.665    
  -------------------------------------------------------------------
                         slack                                 21.543    

Slack (MET) :             21.543ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff1/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.548%)  route 0.639ns (77.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    1.840ns = ( 21.840 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.636    21.840    CPU/dx_insn/dffe_gen[4].dff/clk0
    SLICE_X36Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y174        FDCE (Prop_fdce_C_Q)         0.141    21.981 f  CPU/dx_insn/dffe_gen[4].dff/q_reg/Q
                         net (fo=10, routed)          0.308    22.289    CPU/dx_insn/dffe_gen[4].dff/q_reg_0
    SLICE_X39Y170        LUT6 (Prop_lut6_I0_O)        0.045    22.334 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.331    22.665    CPU/md_unit/counter_up_64/tff1/ff/p_19_in
    SLICE_X44Y176        FDCE                                         f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.904     0.994    CPU/md_unit/counter_up_64/tff1/ff/clk_out1
    SLICE_X44Y176        FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                         clock pessimism              0.040     1.034    
                         clock uncertainty            0.180     1.214    
    SLICE_X44Y176        FDCE (Remov_fdce_C_CLR)     -0.092     1.122    CPU/md_unit/counter_up_64/tff1/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                          22.665    
  -------------------------------------------------------------------
                         slack                                 21.543    

Slack (MET) :             21.543ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff3/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.548%)  route 0.639ns (77.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    1.840ns = ( 21.840 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.636    21.840    CPU/dx_insn/dffe_gen[4].dff/clk0
    SLICE_X36Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y174        FDCE (Prop_fdce_C_Q)         0.141    21.981 f  CPU/dx_insn/dffe_gen[4].dff/q_reg/Q
                         net (fo=10, routed)          0.308    22.289    CPU/dx_insn/dffe_gen[4].dff/q_reg_0
    SLICE_X39Y170        LUT6 (Prop_lut6_I0_O)        0.045    22.334 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.331    22.665    CPU/md_unit/counter_up_64/tff3/ff/p_19_in
    SLICE_X44Y176        FDCE                                         f  CPU/md_unit/counter_up_64/tff3/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.904     0.994    CPU/md_unit/counter_up_64/tff3/ff/clk_out1
    SLICE_X44Y176        FDCE                                         r  CPU/md_unit/counter_up_64/tff3/ff/q_reg/C
                         clock pessimism              0.040     1.034    
                         clock uncertainty            0.180     1.214    
    SLICE_X44Y176        FDCE (Remov_fdce_C_CLR)     -0.092     1.122    CPU/md_unit/counter_up_64/tff3/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                          22.665    
  -------------------------------------------------------------------
                         slack                                 21.543    

Slack (MET) :             21.543ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff4/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.548%)  route 0.639ns (77.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    1.840ns = ( 21.840 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.636    21.840    CPU/dx_insn/dffe_gen[4].dff/clk0
    SLICE_X36Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y174        FDCE (Prop_fdce_C_Q)         0.141    21.981 f  CPU/dx_insn/dffe_gen[4].dff/q_reg/Q
                         net (fo=10, routed)          0.308    22.289    CPU/dx_insn/dffe_gen[4].dff/q_reg_0
    SLICE_X39Y170        LUT6 (Prop_lut6_I0_O)        0.045    22.334 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.331    22.665    CPU/md_unit/counter_up_64/tff4/ff/p_19_in
    SLICE_X44Y176        FDCE                                         f  CPU/md_unit/counter_up_64/tff4/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.904     0.994    CPU/md_unit/counter_up_64/tff4/ff/clk_out1
    SLICE_X44Y176        FDCE                                         r  CPU/md_unit/counter_up_64/tff4/ff/q_reg/C
                         clock pessimism              0.040     1.034    
                         clock uncertainty            0.180     1.214    
    SLICE_X44Y176        FDCE (Remov_fdce_C_CLR)     -0.092     1.122    CPU/md_unit/counter_up_64/tff4/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                          22.665    
  -------------------------------------------------------------------
                         slack                                 21.543    

Slack (MET) :             21.550ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[19].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.777ns  (logic 0.183ns (23.549%)  route 0.594ns (76.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    1.837ns = ( 21.837 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.633    21.837    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X41Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDCE (Prop_fdce_C_Q)         0.141    21.978 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.412    22.390    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X49Y175        LUT2 (Prop_lut2_I0_O)        0.042    22.432 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          0.182    22.614    CPU/md_unit/divide/AQ/d_flip_flop[19].dff/q_reg_2
    SLICE_X45Y179        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.908     0.998    CPU/md_unit/divide/AQ/d_flip_flop[19].dff/clk_out1
    SLICE_X45Y179        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[19].dff/q_reg/C
                         clock pessimism              0.040     1.038    
                         clock uncertainty            0.180     1.218    
    SLICE_X45Y179        FDCE (Remov_fdce_C_CLR)     -0.154     1.064    CPU/md_unit/divide/AQ/d_flip_flop[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                          22.614    
  -------------------------------------------------------------------
                         slack                                 21.550    

Slack (MET) :             21.555ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[20].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.781ns  (logic 0.183ns (23.418%)  route 0.598ns (76.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    1.837ns = ( 21.837 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.633    21.837    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X41Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDCE (Prop_fdce_C_Q)         0.141    21.978 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.412    22.390    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X49Y175        LUT2 (Prop_lut2_I0_O)        0.042    22.432 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          0.186    22.618    CPU/md_unit/divide/AQ/d_flip_flop[20].dff/q_reg_2
    SLICE_X44Y179        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[20].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.908     0.998    CPU/md_unit/divide/AQ/d_flip_flop[20].dff/clk_out1
    SLICE_X44Y179        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[20].dff/q_reg/C
                         clock pessimism              0.040     1.038    
                         clock uncertainty            0.180     1.218    
    SLICE_X44Y179        FDCE (Remov_fdce_C_CLR)     -0.154     1.064    CPU/md_unit/divide/AQ/d_flip_flop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                          22.618    
  -------------------------------------------------------------------
                         slack                                 21.555    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       21.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.521ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.475ns  (logic 0.854ns (11.424%)  route 6.621ns (88.576%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 42.720 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          2.280    33.432    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg_45
    SLICE_X51Y177        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.655    42.720    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/clk_out1
    SLICE_X51Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/C
                         clock pessimism              0.020    42.740    
                         clock uncertainty           -0.180    42.560    
    SLICE_X51Y177        FDCE (Recov_fdce_C_CLR)     -0.607    41.953    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.953    
                         arrival time                         -33.432    
  -------------------------------------------------------------------
                         slack                                  8.521    

Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.304ns  (logic 0.854ns (11.692%)  route 6.450ns (88.308%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 42.719 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          2.109    33.261    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg_1
    SLICE_X48Y175        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.654    42.719    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/clk_out1
    SLICE_X48Y175        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/C
                         clock pessimism              0.020    42.739    
                         clock uncertainty           -0.180    42.559    
    SLICE_X48Y175        FDCE (Recov_fdce_C_CLR)     -0.607    41.952    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.952    
                         arrival time                         -33.261    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[7].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.304ns  (logic 0.854ns (11.692%)  route 6.450ns (88.308%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 42.719 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          2.109    33.261    CPU/md_unit/multiply/AQ/d_flip_flop[7].dff/q_reg_1
    SLICE_X48Y175        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[7].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.654    42.719    CPU/md_unit/multiply/AQ/d_flip_flop[7].dff/clk_out1
    SLICE_X48Y175        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[7].dff/q_reg/C
                         clock pessimism              0.020    42.739    
                         clock uncertainty           -0.180    42.559    
    SLICE_X48Y175        FDCE (Recov_fdce_C_CLR)     -0.607    41.952    CPU/md_unit/multiply/AQ/d_flip_flop[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.952    
                         arrival time                         -33.261    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[9].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.304ns  (logic 0.854ns (11.692%)  route 6.450ns (88.308%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 42.719 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          2.109    33.261    CPU/md_unit/multiply/AQ/d_flip_flop[9].dff/q_reg_1
    SLICE_X48Y175        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[9].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.654    42.719    CPU/md_unit/multiply/AQ/d_flip_flop[9].dff/clk_out1
    SLICE_X48Y175        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[9].dff/q_reg/C
                         clock pessimism              0.020    42.739    
                         clock uncertainty           -0.180    42.559    
    SLICE_X48Y175        FDCE (Recov_fdce_C_CLR)     -0.607    41.952    CPU/md_unit/multiply/AQ/d_flip_flop[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.952    
                         arrival time                         -33.261    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.821ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.177ns  (logic 0.854ns (11.899%)  route 6.323ns (88.101%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 42.722 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          1.982    33.134    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg_3
    SLICE_X48Y177        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.657    42.722    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/clk_out1
    SLICE_X48Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/C
                         clock pessimism              0.020    42.742    
                         clock uncertainty           -0.180    42.562    
    SLICE_X48Y177        FDCE (Recov_fdce_C_CLR)     -0.607    41.955    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.955    
                         arrival time                         -33.134    
  -------------------------------------------------------------------
                         slack                                  8.821    

Slack (MET) :             8.826ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.173ns  (logic 0.854ns (11.906%)  route 6.319ns (88.094%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 42.722 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          1.978    33.130    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg_2
    SLICE_X49Y177        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.657    42.722    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/clk_out1
    SLICE_X49Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/C
                         clock pessimism              0.020    42.742    
                         clock uncertainty           -0.180    42.562    
    SLICE_X49Y177        FDCE (Recov_fdce_C_CLR)     -0.607    41.955    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.955    
                         arrival time                         -33.130    
  -------------------------------------------------------------------
                         slack                                  8.826    

Slack (MET) :             8.826ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.173ns  (logic 0.854ns (11.906%)  route 6.319ns (88.094%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 42.722 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          1.978    33.130    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg_3
    SLICE_X49Y177        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.657    42.722    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/clk_out1
    SLICE_X49Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/C
                         clock pessimism              0.020    42.742    
                         clock uncertainty           -0.180    42.562    
    SLICE_X49Y177        FDCE (Recov_fdce_C_CLR)     -0.607    41.955    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.955    
                         arrival time                         -33.130    
  -------------------------------------------------------------------
                         slack                                  8.826    

Slack (MET) :             8.838ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.170ns  (logic 0.854ns (11.911%)  route 6.316ns (88.089%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 42.731 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.304    30.992    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X49Y175        LUT2 (Prop_lut2_I1_O)        0.150    31.142 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          1.984    33.127    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg_4
    SLICE_X37Y178        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.666    42.731    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/clk_out1
    SLICE_X37Y178        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/C
                         clock pessimism              0.020    42.751    
                         clock uncertainty           -0.180    42.571    
    SLICE_X37Y178        FDCE (Recov_fdce_C_CLR)     -0.607    41.964    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.964    
                         arrival time                         -33.127    
  -------------------------------------------------------------------
                         slack                                  8.838    

Slack (MET) :             8.838ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.170ns  (logic 0.854ns (11.911%)  route 6.316ns (88.089%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 42.731 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.304    30.992    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X49Y175        LUT2 (Prop_lut2_I1_O)        0.150    31.142 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          1.984    33.127    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_7
    SLICE_X37Y178        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.666    42.731    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/clk_out1
    SLICE_X37Y178        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/C
                         clock pessimism              0.020    42.751    
                         clock uncertainty           -0.180    42.571    
    SLICE_X37Y178        FDCE (Recov_fdce_C_CLR)     -0.607    41.964    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.964    
                         arrival time                         -33.127    
  -------------------------------------------------------------------
                         slack                                  8.838    

Slack (MET) :             8.838ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.170ns  (logic 0.854ns (11.911%)  route 6.316ns (88.089%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 42.731 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.304    30.992    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X49Y175        LUT2 (Prop_lut2_I1_O)        0.150    31.142 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          1.984    33.127    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg_5
    SLICE_X37Y178        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.666    42.731    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/clk_out1
    SLICE_X37Y178        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/C
                         clock pessimism              0.020    42.751    
                         clock uncertainty           -0.180    42.571    
    SLICE_X37Y178        FDCE (Recov_fdce_C_CLR)     -0.607    41.964    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.964    
                         arrival time                         -33.127    
  -------------------------------------------------------------------
                         slack                                  8.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.499ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.718ns  (logic 0.185ns (25.753%)  route 0.533ns (74.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    1.837ns = ( 21.837 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.633    21.837    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X41Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDCE (Prop_fdce_C_Q)         0.141    21.978 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.304    22.282    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X41Y172        LUT2 (Prop_lut2_I1_O)        0.044    22.326 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          0.230    22.555    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg_1
    SLICE_X51Y173        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.900     0.990    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/clk_out1
    SLICE_X51Y173        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/C
                         clock pessimism              0.040     1.030    
                         clock uncertainty            0.180     1.210    
    SLICE_X51Y173        FDCE (Remov_fdce_C_CLR)     -0.154     1.056    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                          22.555    
  -------------------------------------------------------------------
                         slack                                 21.499    

Slack (MET) :             21.536ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.757ns  (logic 0.183ns (24.176%)  route 0.574ns (75.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    1.837ns = ( 21.837 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.633    21.837    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X41Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDCE (Prop_fdce_C_Q)         0.141    21.978 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.412    22.390    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X49Y175        LUT2 (Prop_lut2_I0_O)        0.042    22.432 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          0.162    22.594    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg_2
    SLICE_X48Y176        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.902     0.992    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/clk_out1
    SLICE_X48Y176        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/C
                         clock pessimism              0.040     1.032    
                         clock uncertainty            0.180     1.212    
    SLICE_X48Y176        FDCE (Remov_fdce_C_CLR)     -0.154     1.058    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                          22.594    
  -------------------------------------------------------------------
                         slack                                 21.536    

Slack (MET) :             21.536ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.757ns  (logic 0.183ns (24.176%)  route 0.574ns (75.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    1.837ns = ( 21.837 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.633    21.837    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X41Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDCE (Prop_fdce_C_Q)         0.141    21.978 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.412    22.390    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X49Y175        LUT2 (Prop_lut2_I0_O)        0.042    22.432 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          0.162    22.594    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg_2
    SLICE_X48Y176        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.902     0.992    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/clk_out1
    SLICE_X48Y176        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/C
                         clock pessimism              0.040     1.032    
                         clock uncertainty            0.180     1.212    
    SLICE_X48Y176        FDCE (Remov_fdce_C_CLR)     -0.154     1.058    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                          22.594    
  -------------------------------------------------------------------
                         slack                                 21.536    

Slack (MET) :             21.536ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.757ns  (logic 0.183ns (24.176%)  route 0.574ns (75.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    1.837ns = ( 21.837 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.633    21.837    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X41Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDCE (Prop_fdce_C_Q)         0.141    21.978 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.412    22.390    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X49Y175        LUT2 (Prop_lut2_I0_O)        0.042    22.432 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          0.162    22.594    CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg_2
    SLICE_X48Y176        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.902     0.992    CPU/md_unit/divide/AQ/d_flip_flop[5].dff/clk_out1
    SLICE_X48Y176        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg/C
                         clock pessimism              0.040     1.032    
                         clock uncertainty            0.180     1.212    
    SLICE_X48Y176        FDCE (Remov_fdce_C_CLR)     -0.154     1.058    CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                          22.594    
  -------------------------------------------------------------------
                         slack                                 21.536    

Slack (MET) :             21.543ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff0/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.548%)  route 0.639ns (77.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    1.840ns = ( 21.840 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.636    21.840    CPU/dx_insn/dffe_gen[4].dff/clk0
    SLICE_X36Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y174        FDCE (Prop_fdce_C_Q)         0.141    21.981 f  CPU/dx_insn/dffe_gen[4].dff/q_reg/Q
                         net (fo=10, routed)          0.308    22.289    CPU/dx_insn/dffe_gen[4].dff/q_reg_0
    SLICE_X39Y170        LUT6 (Prop_lut6_I0_O)        0.045    22.334 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.331    22.665    CPU/md_unit/counter_up_64/tff0/ff/p_19_in
    SLICE_X44Y176        FDCE                                         f  CPU/md_unit/counter_up_64/tff0/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.904     0.994    CPU/md_unit/counter_up_64/tff0/ff/clk_out1
    SLICE_X44Y176        FDCE                                         r  CPU/md_unit/counter_up_64/tff0/ff/q_reg/C
                         clock pessimism              0.040     1.034    
                         clock uncertainty            0.180     1.214    
    SLICE_X44Y176        FDCE (Remov_fdce_C_CLR)     -0.092     1.122    CPU/md_unit/counter_up_64/tff0/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                          22.665    
  -------------------------------------------------------------------
                         slack                                 21.543    

Slack (MET) :             21.543ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff1/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.548%)  route 0.639ns (77.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    1.840ns = ( 21.840 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.636    21.840    CPU/dx_insn/dffe_gen[4].dff/clk0
    SLICE_X36Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y174        FDCE (Prop_fdce_C_Q)         0.141    21.981 f  CPU/dx_insn/dffe_gen[4].dff/q_reg/Q
                         net (fo=10, routed)          0.308    22.289    CPU/dx_insn/dffe_gen[4].dff/q_reg_0
    SLICE_X39Y170        LUT6 (Prop_lut6_I0_O)        0.045    22.334 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.331    22.665    CPU/md_unit/counter_up_64/tff1/ff/p_19_in
    SLICE_X44Y176        FDCE                                         f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.904     0.994    CPU/md_unit/counter_up_64/tff1/ff/clk_out1
    SLICE_X44Y176        FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                         clock pessimism              0.040     1.034    
                         clock uncertainty            0.180     1.214    
    SLICE_X44Y176        FDCE (Remov_fdce_C_CLR)     -0.092     1.122    CPU/md_unit/counter_up_64/tff1/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                          22.665    
  -------------------------------------------------------------------
                         slack                                 21.543    

Slack (MET) :             21.543ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff3/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.548%)  route 0.639ns (77.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    1.840ns = ( 21.840 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.636    21.840    CPU/dx_insn/dffe_gen[4].dff/clk0
    SLICE_X36Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y174        FDCE (Prop_fdce_C_Q)         0.141    21.981 f  CPU/dx_insn/dffe_gen[4].dff/q_reg/Q
                         net (fo=10, routed)          0.308    22.289    CPU/dx_insn/dffe_gen[4].dff/q_reg_0
    SLICE_X39Y170        LUT6 (Prop_lut6_I0_O)        0.045    22.334 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.331    22.665    CPU/md_unit/counter_up_64/tff3/ff/p_19_in
    SLICE_X44Y176        FDCE                                         f  CPU/md_unit/counter_up_64/tff3/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.904     0.994    CPU/md_unit/counter_up_64/tff3/ff/clk_out1
    SLICE_X44Y176        FDCE                                         r  CPU/md_unit/counter_up_64/tff3/ff/q_reg/C
                         clock pessimism              0.040     1.034    
                         clock uncertainty            0.180     1.214    
    SLICE_X44Y176        FDCE (Remov_fdce_C_CLR)     -0.092     1.122    CPU/md_unit/counter_up_64/tff3/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                          22.665    
  -------------------------------------------------------------------
                         slack                                 21.543    

Slack (MET) :             21.543ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff4/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.548%)  route 0.639ns (77.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    1.840ns = ( 21.840 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.636    21.840    CPU/dx_insn/dffe_gen[4].dff/clk0
    SLICE_X36Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y174        FDCE (Prop_fdce_C_Q)         0.141    21.981 f  CPU/dx_insn/dffe_gen[4].dff/q_reg/Q
                         net (fo=10, routed)          0.308    22.289    CPU/dx_insn/dffe_gen[4].dff/q_reg_0
    SLICE_X39Y170        LUT6 (Prop_lut6_I0_O)        0.045    22.334 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.331    22.665    CPU/md_unit/counter_up_64/tff4/ff/p_19_in
    SLICE_X44Y176        FDCE                                         f  CPU/md_unit/counter_up_64/tff4/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.904     0.994    CPU/md_unit/counter_up_64/tff4/ff/clk_out1
    SLICE_X44Y176        FDCE                                         r  CPU/md_unit/counter_up_64/tff4/ff/q_reg/C
                         clock pessimism              0.040     1.034    
                         clock uncertainty            0.180     1.214    
    SLICE_X44Y176        FDCE (Remov_fdce_C_CLR)     -0.092     1.122    CPU/md_unit/counter_up_64/tff4/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                          22.665    
  -------------------------------------------------------------------
                         slack                                 21.543    

Slack (MET) :             21.550ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[19].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.777ns  (logic 0.183ns (23.549%)  route 0.594ns (76.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    1.837ns = ( 21.837 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.633    21.837    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X41Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDCE (Prop_fdce_C_Q)         0.141    21.978 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.412    22.390    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X49Y175        LUT2 (Prop_lut2_I0_O)        0.042    22.432 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          0.182    22.614    CPU/md_unit/divide/AQ/d_flip_flop[19].dff/q_reg_2
    SLICE_X45Y179        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.908     0.998    CPU/md_unit/divide/AQ/d_flip_flop[19].dff/clk_out1
    SLICE_X45Y179        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[19].dff/q_reg/C
                         clock pessimism              0.040     1.038    
                         clock uncertainty            0.180     1.218    
    SLICE_X45Y179        FDCE (Remov_fdce_C_CLR)     -0.154     1.064    CPU/md_unit/divide/AQ/d_flip_flop[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                          22.614    
  -------------------------------------------------------------------
                         slack                                 21.550    

Slack (MET) :             21.555ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[20].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.781ns  (logic 0.183ns (23.418%)  route 0.598ns (76.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    1.837ns = ( 21.837 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.633    21.837    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X41Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDCE (Prop_fdce_C_Q)         0.141    21.978 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.412    22.390    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X49Y175        LUT2 (Prop_lut2_I0_O)        0.042    22.432 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          0.186    22.618    CPU/md_unit/divide/AQ/d_flip_flop[20].dff/q_reg_2
    SLICE_X44Y179        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[20].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.908     0.998    CPU/md_unit/divide/AQ/d_flip_flop[20].dff/clk_out1
    SLICE_X44Y179        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[20].dff/q_reg/C
                         clock pessimism              0.040     1.038    
                         clock uncertainty            0.180     1.218    
    SLICE_X44Y179        FDCE (Remov_fdce_C_CLR)     -0.154     1.064    CPU/md_unit/divide/AQ/d_flip_flop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                          22.618    
  -------------------------------------------------------------------
                         slack                                 21.555    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       21.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.540ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.475ns  (logic 0.854ns (11.424%)  route 6.621ns (88.576%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 42.720 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          2.280    33.432    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg_45
    SLICE_X51Y177        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.655    42.720    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/clk_out1
    SLICE_X51Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/C
                         clock pessimism              0.020    42.740    
                         clock uncertainty           -0.161    42.579    
    SLICE_X51Y177        FDCE (Recov_fdce_C_CLR)     -0.607    41.972    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.972    
                         arrival time                         -33.432    
  -------------------------------------------------------------------
                         slack                                  8.540    

Slack (MET) :             8.710ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.304ns  (logic 0.854ns (11.692%)  route 6.450ns (88.308%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 42.719 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          2.109    33.261    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg_1
    SLICE_X48Y175        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.654    42.719    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/clk_out1
    SLICE_X48Y175        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/C
                         clock pessimism              0.020    42.739    
                         clock uncertainty           -0.161    42.578    
    SLICE_X48Y175        FDCE (Recov_fdce_C_CLR)     -0.607    41.971    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.971    
                         arrival time                         -33.261    
  -------------------------------------------------------------------
                         slack                                  8.710    

Slack (MET) :             8.710ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[7].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.304ns  (logic 0.854ns (11.692%)  route 6.450ns (88.308%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 42.719 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          2.109    33.261    CPU/md_unit/multiply/AQ/d_flip_flop[7].dff/q_reg_1
    SLICE_X48Y175        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[7].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.654    42.719    CPU/md_unit/multiply/AQ/d_flip_flop[7].dff/clk_out1
    SLICE_X48Y175        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[7].dff/q_reg/C
                         clock pessimism              0.020    42.739    
                         clock uncertainty           -0.161    42.578    
    SLICE_X48Y175        FDCE (Recov_fdce_C_CLR)     -0.607    41.971    CPU/md_unit/multiply/AQ/d_flip_flop[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.971    
                         arrival time                         -33.261    
  -------------------------------------------------------------------
                         slack                                  8.710    

Slack (MET) :             8.710ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[9].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.304ns  (logic 0.854ns (11.692%)  route 6.450ns (88.308%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 42.719 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          2.109    33.261    CPU/md_unit/multiply/AQ/d_flip_flop[9].dff/q_reg_1
    SLICE_X48Y175        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[9].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.654    42.719    CPU/md_unit/multiply/AQ/d_flip_flop[9].dff/clk_out1
    SLICE_X48Y175        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[9].dff/q_reg/C
                         clock pessimism              0.020    42.739    
                         clock uncertainty           -0.161    42.578    
    SLICE_X48Y175        FDCE (Recov_fdce_C_CLR)     -0.607    41.971    CPU/md_unit/multiply/AQ/d_flip_flop[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.971    
                         arrival time                         -33.261    
  -------------------------------------------------------------------
                         slack                                  8.710    

Slack (MET) :             8.840ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.177ns  (logic 0.854ns (11.899%)  route 6.323ns (88.101%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 42.722 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          1.982    33.134    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg_3
    SLICE_X48Y177        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.657    42.722    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/clk_out1
    SLICE_X48Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg/C
                         clock pessimism              0.020    42.742    
                         clock uncertainty           -0.161    42.581    
    SLICE_X48Y177        FDCE (Recov_fdce_C_CLR)     -0.607    41.974    CPU/md_unit/multiply/AQ/d_flip_flop[34].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.974    
                         arrival time                         -33.134    
  -------------------------------------------------------------------
                         slack                                  8.840    

Slack (MET) :             8.844ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.173ns  (logic 0.854ns (11.906%)  route 6.319ns (88.094%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 42.722 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          1.978    33.130    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg_2
    SLICE_X49Y177        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.657    42.722    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/clk_out1
    SLICE_X49Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/C
                         clock pessimism              0.020    42.742    
                         clock uncertainty           -0.161    42.581    
    SLICE_X49Y177        FDCE (Recov_fdce_C_CLR)     -0.607    41.974    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.974    
                         arrival time                         -33.130    
  -------------------------------------------------------------------
                         slack                                  8.844    

Slack (MET) :             8.844ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.173ns  (logic 0.854ns (11.906%)  route 6.319ns (88.094%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 42.722 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.313    31.002    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X41Y172        LUT2 (Prop_lut2_I0_O)        0.150    31.152 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          1.978    33.130    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg_3
    SLICE_X49Y177        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.657    42.722    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/clk_out1
    SLICE_X49Y177        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/C
                         clock pessimism              0.020    42.742    
                         clock uncertainty           -0.161    42.581    
    SLICE_X49Y177        FDCE (Recov_fdce_C_CLR)     -0.607    41.974    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.974    
                         arrival time                         -33.130    
  -------------------------------------------------------------------
                         slack                                  8.844    

Slack (MET) :             8.856ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.170ns  (logic 0.854ns (11.911%)  route 6.316ns (88.089%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 42.731 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.304    30.992    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X49Y175        LUT2 (Prop_lut2_I1_O)        0.150    31.142 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          1.984    33.127    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg_4
    SLICE_X37Y178        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.666    42.731    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/clk_out1
    SLICE_X37Y178        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/C
                         clock pessimism              0.020    42.751    
                         clock uncertainty           -0.161    42.590    
    SLICE_X37Y178        FDCE (Recov_fdce_C_CLR)     -0.607    41.983    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.983    
                         arrival time                         -33.127    
  -------------------------------------------------------------------
                         slack                                  8.856    

Slack (MET) :             8.856ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.170ns  (logic 0.854ns (11.911%)  route 6.316ns (88.089%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 42.731 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.304    30.992    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X49Y175        LUT2 (Prop_lut2_I1_O)        0.150    31.142 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          1.984    33.127    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_7
    SLICE_X37Y178        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.666    42.731    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/clk_out1
    SLICE_X37Y178        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/C
                         clock pessimism              0.020    42.751    
                         clock uncertainty           -0.161    42.590    
    SLICE_X37Y178        FDCE (Recov_fdce_C_CLR)     -0.607    41.983    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.983    
                         arrival time                         -33.127    
  -------------------------------------------------------------------
                         slack                                  8.856    

Slack (MET) :             8.856ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.170ns  (logic 0.854ns (11.911%)  route 6.316ns (88.089%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 42.731 - 40.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 25.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.293    23.378    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.502 r  q_reg_i_6/O
                         net (fo=1, routed)           0.567    24.069    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.165 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.791    25.957    CPU/dx_insn/dffe_gen[29].dff/clk0
    SLICE_X28Y175        FDCE                                         r  CPU/dx_insn/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y175        FDCE (Prop_fdce_C_Q)         0.456    26.413 r  CPU/dx_insn/dffe_gen[29].dff/q_reg/Q
                         net (fo=21, routed)          2.363    28.775    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[2]
    SLICE_X39Y170        LUT3 (Prop_lut3_I2_O)        0.124    28.899 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__101/O
                         net (fo=1, routed)           0.665    29.565    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X39Y170        LUT6 (Prop_lut6_I4_O)        0.124    29.689 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.304    30.992    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X49Y175        LUT2 (Prop_lut2_I1_O)        0.150    31.142 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          1.984    33.127    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg_5
    SLICE_X37Y178        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.666    42.731    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/clk_out1
    SLICE_X37Y178        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/C
                         clock pessimism              0.020    42.751    
                         clock uncertainty           -0.161    42.590    
    SLICE_X37Y178        FDCE (Recov_fdce_C_CLR)     -0.607    41.983    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.983    
                         arrival time                         -33.127    
  -------------------------------------------------------------------
                         slack                                  8.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.518ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.718ns  (logic 0.185ns (25.753%)  route 0.533ns (74.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    1.837ns = ( 21.837 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.633    21.837    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X41Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDCE (Prop_fdce_C_Q)         0.141    21.978 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.304    22.282    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X41Y172        LUT2 (Prop_lut2_I1_O)        0.044    22.326 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__239/O
                         net (fo=64, routed)          0.230    22.555    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg_1
    SLICE_X51Y173        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.900     0.990    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/clk_out1
    SLICE_X51Y173        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/C
                         clock pessimism              0.040     1.030    
                         clock uncertainty            0.161     1.191    
    SLICE_X51Y173        FDCE (Remov_fdce_C_CLR)     -0.154     1.037    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                          22.555    
  -------------------------------------------------------------------
                         slack                                 21.518    

Slack (MET) :             21.555ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.757ns  (logic 0.183ns (24.176%)  route 0.574ns (75.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    1.837ns = ( 21.837 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.633    21.837    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X41Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDCE (Prop_fdce_C_Q)         0.141    21.978 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.412    22.390    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X49Y175        LUT2 (Prop_lut2_I0_O)        0.042    22.432 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          0.162    22.594    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg_2
    SLICE_X48Y176        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.902     0.992    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/clk_out1
    SLICE_X48Y176        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/C
                         clock pessimism              0.040     1.032    
                         clock uncertainty            0.161     1.193    
    SLICE_X48Y176        FDCE (Remov_fdce_C_CLR)     -0.154     1.039    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                          22.594    
  -------------------------------------------------------------------
                         slack                                 21.555    

Slack (MET) :             21.555ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.757ns  (logic 0.183ns (24.176%)  route 0.574ns (75.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    1.837ns = ( 21.837 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.633    21.837    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X41Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDCE (Prop_fdce_C_Q)         0.141    21.978 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.412    22.390    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X49Y175        LUT2 (Prop_lut2_I0_O)        0.042    22.432 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          0.162    22.594    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg_2
    SLICE_X48Y176        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.902     0.992    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/clk_out1
    SLICE_X48Y176        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/C
                         clock pessimism              0.040     1.032    
                         clock uncertainty            0.161     1.193    
    SLICE_X48Y176        FDCE (Remov_fdce_C_CLR)     -0.154     1.039    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                          22.594    
  -------------------------------------------------------------------
                         slack                                 21.555    

Slack (MET) :             21.555ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.757ns  (logic 0.183ns (24.176%)  route 0.574ns (75.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    1.837ns = ( 21.837 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.633    21.837    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X41Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDCE (Prop_fdce_C_Q)         0.141    21.978 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.412    22.390    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X49Y175        LUT2 (Prop_lut2_I0_O)        0.042    22.432 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          0.162    22.594    CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg_2
    SLICE_X48Y176        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.902     0.992    CPU/md_unit/divide/AQ/d_flip_flop[5].dff/clk_out1
    SLICE_X48Y176        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg/C
                         clock pessimism              0.040     1.032    
                         clock uncertainty            0.161     1.193    
    SLICE_X48Y176        FDCE (Remov_fdce_C_CLR)     -0.154     1.039    CPU/md_unit/divide/AQ/d_flip_flop[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                          22.594    
  -------------------------------------------------------------------
                         slack                                 21.555    

Slack (MET) :             21.562ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff0/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.548%)  route 0.639ns (77.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    1.840ns = ( 21.840 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.636    21.840    CPU/dx_insn/dffe_gen[4].dff/clk0
    SLICE_X36Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y174        FDCE (Prop_fdce_C_Q)         0.141    21.981 f  CPU/dx_insn/dffe_gen[4].dff/q_reg/Q
                         net (fo=10, routed)          0.308    22.289    CPU/dx_insn/dffe_gen[4].dff/q_reg_0
    SLICE_X39Y170        LUT6 (Prop_lut6_I0_O)        0.045    22.334 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.331    22.665    CPU/md_unit/counter_up_64/tff0/ff/p_19_in
    SLICE_X44Y176        FDCE                                         f  CPU/md_unit/counter_up_64/tff0/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.904     0.994    CPU/md_unit/counter_up_64/tff0/ff/clk_out1
    SLICE_X44Y176        FDCE                                         r  CPU/md_unit/counter_up_64/tff0/ff/q_reg/C
                         clock pessimism              0.040     1.034    
                         clock uncertainty            0.161     1.195    
    SLICE_X44Y176        FDCE (Remov_fdce_C_CLR)     -0.092     1.103    CPU/md_unit/counter_up_64/tff0/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                          22.665    
  -------------------------------------------------------------------
                         slack                                 21.562    

Slack (MET) :             21.562ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff1/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.548%)  route 0.639ns (77.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    1.840ns = ( 21.840 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.636    21.840    CPU/dx_insn/dffe_gen[4].dff/clk0
    SLICE_X36Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y174        FDCE (Prop_fdce_C_Q)         0.141    21.981 f  CPU/dx_insn/dffe_gen[4].dff/q_reg/Q
                         net (fo=10, routed)          0.308    22.289    CPU/dx_insn/dffe_gen[4].dff/q_reg_0
    SLICE_X39Y170        LUT6 (Prop_lut6_I0_O)        0.045    22.334 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.331    22.665    CPU/md_unit/counter_up_64/tff1/ff/p_19_in
    SLICE_X44Y176        FDCE                                         f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.904     0.994    CPU/md_unit/counter_up_64/tff1/ff/clk_out1
    SLICE_X44Y176        FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                         clock pessimism              0.040     1.034    
                         clock uncertainty            0.161     1.195    
    SLICE_X44Y176        FDCE (Remov_fdce_C_CLR)     -0.092     1.103    CPU/md_unit/counter_up_64/tff1/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                          22.665    
  -------------------------------------------------------------------
                         slack                                 21.562    

Slack (MET) :             21.562ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff3/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.548%)  route 0.639ns (77.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    1.840ns = ( 21.840 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.636    21.840    CPU/dx_insn/dffe_gen[4].dff/clk0
    SLICE_X36Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y174        FDCE (Prop_fdce_C_Q)         0.141    21.981 f  CPU/dx_insn/dffe_gen[4].dff/q_reg/Q
                         net (fo=10, routed)          0.308    22.289    CPU/dx_insn/dffe_gen[4].dff/q_reg_0
    SLICE_X39Y170        LUT6 (Prop_lut6_I0_O)        0.045    22.334 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.331    22.665    CPU/md_unit/counter_up_64/tff3/ff/p_19_in
    SLICE_X44Y176        FDCE                                         f  CPU/md_unit/counter_up_64/tff3/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.904     0.994    CPU/md_unit/counter_up_64/tff3/ff/clk_out1
    SLICE_X44Y176        FDCE                                         r  CPU/md_unit/counter_up_64/tff3/ff/q_reg/C
                         clock pessimism              0.040     1.034    
                         clock uncertainty            0.161     1.195    
    SLICE_X44Y176        FDCE (Remov_fdce_C_CLR)     -0.092     1.103    CPU/md_unit/counter_up_64/tff3/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                          22.665    
  -------------------------------------------------------------------
                         slack                                 21.562    

Slack (MET) :             21.562ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff4/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.548%)  route 0.639ns (77.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    1.840ns = ( 21.840 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.636    21.840    CPU/dx_insn/dffe_gen[4].dff/clk0
    SLICE_X36Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y174        FDCE (Prop_fdce_C_Q)         0.141    21.981 f  CPU/dx_insn/dffe_gen[4].dff/q_reg/Q
                         net (fo=10, routed)          0.308    22.289    CPU/dx_insn/dffe_gen[4].dff/q_reg_0
    SLICE_X39Y170        LUT6 (Prop_lut6_I0_O)        0.045    22.334 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.331    22.665    CPU/md_unit/counter_up_64/tff4/ff/p_19_in
    SLICE_X44Y176        FDCE                                         f  CPU/md_unit/counter_up_64/tff4/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.904     0.994    CPU/md_unit/counter_up_64/tff4/ff/clk_out1
    SLICE_X44Y176        FDCE                                         r  CPU/md_unit/counter_up_64/tff4/ff/q_reg/C
                         clock pessimism              0.040     1.034    
                         clock uncertainty            0.161     1.195    
    SLICE_X44Y176        FDCE (Remov_fdce_C_CLR)     -0.092     1.103    CPU/md_unit/counter_up_64/tff4/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                          22.665    
  -------------------------------------------------------------------
                         slack                                 21.562    

Slack (MET) :             21.569ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[19].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.777ns  (logic 0.183ns (23.549%)  route 0.594ns (76.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    1.837ns = ( 21.837 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.633    21.837    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X41Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDCE (Prop_fdce_C_Q)         0.141    21.978 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.412    22.390    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X49Y175        LUT2 (Prop_lut2_I0_O)        0.042    22.432 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          0.182    22.614    CPU/md_unit/divide/AQ/d_flip_flop[19].dff/q_reg_2
    SLICE_X45Y179        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.908     0.998    CPU/md_unit/divide/AQ/d_flip_flop[19].dff/clk_out1
    SLICE_X45Y179        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[19].dff/q_reg/C
                         clock pessimism              0.040     1.038    
                         clock uncertainty            0.161     1.199    
    SLICE_X45Y179        FDCE (Remov_fdce_C_CLR)     -0.154     1.045    CPU/md_unit/divide/AQ/d_flip_flop[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                          22.614    
  -------------------------------------------------------------------
                         slack                                 21.569    

Slack (MET) :             21.573ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[20].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.781ns  (logic 0.183ns (23.418%)  route 0.598ns (76.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    1.837ns = ( 21.837 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.789    20.920    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.965 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.178    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.204 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.633    21.837    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X41Y174        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDCE (Prop_fdce_C_Q)         0.141    21.978 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.412    22.390    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X49Y175        LUT2 (Prop_lut2_I0_O)        0.042    22.432 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__240/O
                         net (fo=64, routed)          0.186    22.618    CPU/md_unit/divide/AQ/d_flip_flop[20].dff/q_reg_2
    SLICE_X44Y179        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[20].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.908     0.998    CPU/md_unit/divide/AQ/d_flip_flop[20].dff/clk_out1
    SLICE_X44Y179        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[20].dff/q_reg/C
                         clock pessimism              0.040     1.038    
                         clock uncertainty            0.161     1.199    
    SLICE_X44Y179        FDCE (Remov_fdce_C_CLR)     -0.154     1.045    CPU/md_unit/divide/AQ/d_flip_flop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                          22.618    
  -------------------------------------------------------------------
                         slack                                 21.573    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 winLoss_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.757ns  (logic 4.824ns (27.168%)  route 12.933ns (72.832%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.805    22.890    clock25mhz
    SLICE_X36Y159        FDRE                                         r  winLoss_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y159        FDRE (Prop_fdre_C_Q)         0.459    23.349 f  winLoss_reg[0]/Q
                         net (fo=16, routed)          5.479    28.829    VGA_display/Display/LED_OBUF[0]
    SLICE_X51Y78         LUT3 (Prop_lut3_I2_O)        0.152    28.981 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          1.512    30.493    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I2_O)        0.326    30.819 f  VGA_display/Display/VGA_R_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.937    31.756    VGA_display/Display/VGA_R_OBUF[2]_inst_i_2_n_0
    SLICE_X51Y77         LUT2 (Prop_lut2_I1_O)        0.150    31.906 r  VGA_display/Display/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.004    36.910    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.737    40.647 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    40.647    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winLoss_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.708ns  (logic 4.610ns (26.036%)  route 13.098ns (73.964%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.805    22.890    clock25mhz
    SLICE_X36Y159        FDRE                                         r  winLoss_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y159        FDRE (Prop_fdre_C_Q)         0.459    23.349 r  winLoss_reg[0]/Q
                         net (fo=16, routed)          6.140    29.489    VGA_display/ColorDataWIN/LED_OBUF[0]
    SLICE_X47Y67         LUT4 (Prop_lut4_I3_O)        0.124    29.613 f  VGA_display/ColorDataWIN/VGA_G_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.929    30.542    VGA_display/Display/VGA_G_OBUF[3]_inst_i_1_0
    SLICE_X47Y76         LUT6 (Prop_lut6_I5_O)        0.124    30.666 f  VGA_display/Display/VGA_G_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.949    31.614    VGA_display/Display/VGA_G_OBUF[3]_inst_i_2_n_0
    SLICE_X49Y79         LUT2 (Prop_lut2_I1_O)        0.154    31.768 r  VGA_display/Display/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.081    36.849    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.749    40.598 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.598    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winLoss_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.623ns  (logic 4.378ns (24.843%)  route 13.245ns (75.157%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.805    22.890    clock25mhz
    SLICE_X36Y159        FDRE                                         r  winLoss_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y159        FDRE (Prop_fdre_C_Q)         0.459    23.349 r  winLoss_reg[0]/Q
                         net (fo=16, routed)          6.455    29.804    VGA_display/ColorDataWIN/LED_OBUF[0]
    SLICE_X47Y65         LUT4 (Prop_lut4_I3_O)        0.124    29.928 f  VGA_display/ColorDataWIN/VGA_B_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.987    30.915    VGA_display/Display/VGA_B_OBUF[0]_inst_i_1_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I5_O)        0.124    31.039 f  VGA_display/Display/VGA_B_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.691    31.730    VGA_display/Display/VGA_B_OBUF[0]_inst_i_2_n_0
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.124    31.854 r  VGA_display/Display/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.112    36.966    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    40.513 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.513    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winLoss_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.528ns  (logic 4.612ns (26.310%)  route 12.917ns (73.690%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.805    22.890    clock25mhz
    SLICE_X36Y159        FDRE                                         r  winLoss_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y159        FDRE (Prop_fdre_C_Q)         0.459    23.349 r  winLoss_reg[0]/Q
                         net (fo=16, routed)          6.145    29.494    VGA_display/ColorDataWIN/LED_OBUF[0]
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.124    29.618 f  VGA_display/ColorDataWIN/VGA_G_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.844    30.462    VGA_display/Display/VGA_G_OBUF[1]_inst_i_1_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.124    30.586 f  VGA_display/Display/VGA_G_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.835    31.421    VGA_display/Display/VGA_G_OBUF[1]_inst_i_2_n_0
    SLICE_X51Y77         LUT2 (Prop_lut2_I1_O)        0.152    31.573 r  VGA_display/Display/VGA_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.093    36.666    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.753    40.419 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.419    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winLoss_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.482ns  (logic 4.599ns (26.308%)  route 12.883ns (73.692%))
  Logic Levels:           4  (LUT3=1 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.805    22.890    clock25mhz
    SLICE_X36Y159        FDRE                                         r  winLoss_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y159        FDRE (Prop_fdre_C_Q)         0.459    23.349 f  winLoss_reg[0]/Q
                         net (fo=16, routed)          5.479    28.829    VGA_display/Display/LED_OBUF[0]
    SLICE_X51Y78         LUT3 (Prop_lut3_I2_O)        0.152    28.981 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          1.280    30.261    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I2_O)        0.326    30.587 f  VGA_display/Display/VGA_G_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.021    31.608    VGA_display/Display/VGA_G_OBUF[0]_inst_i_2_n_0
    SLICE_X51Y79         LUT4 (Prop_lut4_I1_O)        0.124    31.732 r  VGA_display/Display/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.102    36.834    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    40.372 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.372    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winLoss_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.439ns  (logic 4.611ns (26.437%)  route 12.829ns (73.563%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.805    22.890    clock25mhz
    SLICE_X36Y159        FDRE                                         r  winLoss_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y159        FDRE (Prop_fdre_C_Q)         0.459    23.349 r  winLoss_reg[0]/Q
                         net (fo=16, routed)          6.422    29.772    VGA_display/ColorDataWIN/LED_OBUF[0]
    SLICE_X47Y65         LUT4 (Prop_lut4_I3_O)        0.124    29.896 r  VGA_display/ColorDataWIN/VGA_R_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.778    30.674    VGA_display/Display/VGA_R_OBUF[3]_inst_i_1_2
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    30.798 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.930    31.729    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X51Y79         LUT2 (Prop_lut2_I0_O)        0.150    31.879 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.697    36.576    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.754    40.330 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.330    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winLoss_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.353ns  (logic 4.607ns (26.551%)  route 12.745ns (73.449%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.805    22.890    clock25mhz
    SLICE_X36Y159        FDRE                                         r  winLoss_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y159        FDRE (Prop_fdre_C_Q)         0.459    23.349 f  winLoss_reg[0]/Q
                         net (fo=16, routed)          5.479    28.829    VGA_display/Display/LED_OBUF[0]
    SLICE_X51Y78         LUT3 (Prop_lut3_I2_O)        0.152    28.981 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          1.362    30.343    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I2_O)        0.326    30.669 f  VGA_display/Display/VGA_G_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.810    31.479    VGA_display/Display/VGA_G_OBUF[2]_inst_i_2_n_0
    SLICE_X49Y79         LUT2 (Prop_lut2_I1_O)        0.124    31.603 r  VGA_display/Display/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.094    36.697    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    40.243 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    40.243    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winLoss_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.271ns  (logic 4.615ns (26.722%)  route 12.656ns (73.278%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.805    22.890    clock25mhz
    SLICE_X36Y159        FDRE                                         r  winLoss_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y159        FDRE (Prop_fdre_C_Q)         0.459    23.349 r  winLoss_reg[0]/Q
                         net (fo=16, routed)          5.949    29.298    VGA_display/ColorDataWIN/LED_OBUF[0]
    SLICE_X47Y65         LUT4 (Prop_lut4_I3_O)        0.124    29.422 f  VGA_display/ColorDataWIN/VGA_R_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.947    30.370    VGA_display/Display/VGA_R_OBUF[1]_inst_i_1_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    30.494 f  VGA_display/Display/VGA_R_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.013    31.507    VGA_display/Display/VGA_R_OBUF[1]_inst_i_2_n_0
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.152    31.659 r  VGA_display/Display/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.747    36.406    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.756    40.162 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.162    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winLoss_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.108ns  (logic 4.582ns (26.786%)  route 12.525ns (73.214%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.805    22.890    clock25mhz
    SLICE_X36Y159        FDRE                                         r  winLoss_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y159        FDRE (Prop_fdre_C_Q)         0.459    23.349 r  winLoss_reg[0]/Q
                         net (fo=16, routed)          6.294    29.643    VGA_display/ColorDataWIN/LED_OBUF[0]
    SLICE_X47Y67         LUT4 (Prop_lut4_I3_O)        0.124    29.767 f  VGA_display/ColorDataWIN/VGA_B_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.834    30.601    VGA_display/Display/VGA_B_OBUF[2]_inst_i_1_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I5_O)        0.124    30.725 f  VGA_display/Display/VGA_B_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.646    31.371    VGA_display/Display/VGA_B_OBUF[2]_inst_i_2_n_0
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.150    31.521 r  VGA_display/Display/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.752    36.273    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.725    39.998 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    39.998    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winLoss_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.957ns  (logic 4.383ns (25.846%)  route 12.574ns (74.154%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.805    22.890    clock25mhz
    SLICE_X36Y159        FDRE                                         r  winLoss_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y159        FDRE (Prop_fdre_C_Q)         0.459    23.349 r  winLoss_reg[0]/Q
                         net (fo=16, routed)          6.087    29.437    VGA_display/ColorDataWIN/LED_OBUF[0]
    SLICE_X51Y66         LUT4 (Prop_lut4_I3_O)        0.124    29.561 f  VGA_display/ColorDataWIN/VGA_B_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.227    30.788    VGA_display/Display/VGA_B_OBUF[3]_inst_i_1_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    30.912 f  VGA_display/Display/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.473    31.385    VGA_display/Display/VGA_B_OBUF[3]_inst_i_2_n_0
    SLICE_X51Y77         LUT2 (Prop_lut2_I1_O)        0.124    31.509 r  VGA_display/Display/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.786    36.295    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    39.847 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.847    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.135ns  (logic 1.451ns (46.293%)  route 1.683ns (53.707%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.556     0.686    VGA_display/Display/clk_out1
    SLICE_X53Y111        FDCE                                         r  VGA_display/Display/hPos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDCE (Prop_fdce_C_Q)         0.141     0.827 r  VGA_display/Display/hPos_reg[8]/Q
                         net (fo=126, routed)         0.822     1.649    VGA_display/Display/Q[8]
    SLICE_X12Y113        LUT6 (Prop_lut6_I4_O)        0.045     1.694 r  VGA_display/Display/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.861     2.555    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     3.820 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     3.820    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/vPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.344ns  (logic 1.497ns (44.765%)  route 1.847ns (55.235%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.560     0.690    VGA_display/Display/clk_out1
    SLICE_X64Y110        FDCE                                         r  VGA_display/Display/vPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  VGA_display/Display/vPos_reg[1]/Q
                         net (fo=12, routed)          0.196     1.027    VGA_display/Display/vPos_reg_n_0_[1]
    SLICE_X64Y110        LUT4 (Prop_lut4_I3_O)        0.045     1.072 r  VGA_display/Display/VGA_VS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.114     1.186    VGA_display/Display/VGA_VS_OBUF_inst_i_5_n_0
    SLICE_X63Y110        LUT6 (Prop_lut6_I5_O)        0.045     1.231 r  VGA_display/Display/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.537     2.768    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     4.033 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     4.033    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/ColorPaletteBTN/dataOut_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.531ns  (logic 1.506ns (42.651%)  route 2.025ns (57.349%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.555     0.685    VGA_display/ColorPaletteBTN/clk_out1
    SLICE_X50Y77         FDRE                                         r  VGA_display/ColorPaletteBTN/dataOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164     0.849 r  VGA_display/ColorPaletteBTN/dataOut_reg[3]/Q
                         net (fo=1, routed)           0.049     0.898    VGA_display/Display/VGA_R_OBUF[3]_inst_i_1_1[2]
    SLICE_X51Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.943 f  VGA_display/Display/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.155     1.098    VGA_display/Display/VGA_B_OBUF[3]_inst_i_2_n_0
    SLICE_X51Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.143 r  VGA_display/Display/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.821     2.964    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     4.216 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.216    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/ColorPaletteBTN/dataOut_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.560ns  (logic 1.508ns (42.375%)  route 2.051ns (57.625%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.557     0.687    VGA_display/ColorPaletteBTN/clk_out1
    SLICE_X46Y79         FDRE                                         r  VGA_display/ColorPaletteBTN/dataOut_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.164     0.851 r  VGA_display/ColorPaletteBTN/dataOut_reg[8]/Q
                         net (fo=1, routed)           0.135     0.986    VGA_display/Display/VGA_R_OBUF[3]_inst_i_1_1[7]
    SLICE_X47Y79         LUT6 (Prop_lut6_I3_O)        0.045     1.031 f  VGA_display/Display/VGA_R_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.182     1.213    VGA_display/Display/VGA_R_OBUF[0]_inst_i_2_n_0
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.045     1.258 r  VGA_display/Display/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.734     2.992    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     4.246 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.246    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/ColorPaletteBTN/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.719ns  (logic 1.537ns (41.335%)  route 2.182ns (58.665%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.555     0.685    VGA_display/ColorPaletteBTN/clk_out1
    SLICE_X50Y78         FDRE                                         r  VGA_display/ColorPaletteBTN/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.164     0.849 r  VGA_display/ColorPaletteBTN/dataOut_reg[2]/Q
                         net (fo=1, routed)           0.121     0.970    VGA_display/Display/VGA_R_OBUF[3]_inst_i_1_1[1]
    SLICE_X48Y78         LUT6 (Prop_lut6_I3_O)        0.045     1.015 f  VGA_display/Display/VGA_B_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.223     1.238    VGA_display/Display/VGA_B_OBUF[2]_inst_i_2_n_0
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.042     1.280 r  VGA_display/Display/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.838     3.118    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.286     4.404 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.404    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/ColorPaletteBTN/dataOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.720ns  (logic 1.493ns (40.133%)  route 2.227ns (59.867%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.556     0.686    VGA_display/ColorPaletteBTN/clk_out1
    SLICE_X50Y79         FDRE                                         r  VGA_display/ColorPaletteBTN/dataOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.164     0.850 r  VGA_display/ColorPaletteBTN/dataOut_reg[4]/Q
                         net (fo=1, routed)           0.135     0.985    VGA_display/Display/VGA_R_OBUF[3]_inst_i_1_1[3]
    SLICE_X51Y79         LUT4 (Prop_lut4_I3_O)        0.045     1.030 f  VGA_display/Display/VGA_G_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.135     1.165    VGA_display/Display/VGA_G_OBUF[0]_inst_i_4_n_0
    SLICE_X51Y79         LUT4 (Prop_lut4_I3_O)        0.045     1.210 r  VGA_display/Display/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.957     3.167    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     4.406 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.406    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/ColorPalette/dataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.750ns  (logic 1.506ns (40.155%)  route 2.244ns (59.845%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.553     0.683    VGA_display/ColorPalette/clk_out1
    SLICE_X46Y75         FDRE                                         r  VGA_display/ColorPalette/dataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164     0.847 r  VGA_display/ColorPalette/dataOut_reg[1]/Q
                         net (fo=1, routed)           0.175     1.021    VGA_display/ColorPalette/colorDataCard[1]
    SLICE_X51Y77         LUT5 (Prop_lut5_I0_O)        0.045     1.066 f  VGA_display/ColorPalette/VGA_B_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.221     1.287    VGA_display/Display/VGA_B[1]_0
    SLICE_X51Y77         LUT4 (Prop_lut4_I3_O)        0.045     1.332 r  VGA_display/Display/VGA_B_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.849     3.181    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     4.433 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.433    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/ColorPalette/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.862ns  (logic 1.502ns (38.888%)  route 2.360ns (61.112%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.556     0.686    VGA_display/ColorPalette/clk_out1
    SLICE_X46Y77         FDRE                                         r  VGA_display/ColorPalette/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDRE (Prop_fdre_C_Q)         0.164     0.850 r  VGA_display/ColorPalette/dataOut_reg[0]/Q
                         net (fo=1, routed)           0.135     0.985    VGA_display/Display/VGA_R_OBUF[3]_inst_i_1_0[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.045     1.030 f  VGA_display/Display/VGA_B_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.252     1.282    VGA_display/Display/VGA_B_OBUF[0]_inst_i_2_n_0
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.045     1.327 r  VGA_display/Display/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.973     3.300    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     4.547 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.547    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/ColorPalette/dataOut_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.877ns  (logic 1.501ns (38.715%)  route 2.376ns (61.285%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.554     0.684    VGA_display/ColorPalette/clk_out1
    SLICE_X46Y73         FDRE                                         r  VGA_display/ColorPalette/dataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.164     0.848 r  VGA_display/ColorPalette/dataOut_reg[6]/Q
                         net (fo=1, routed)           0.092     0.940    VGA_display/Display/VGA_R_OBUF[3]_inst_i_1_0[5]
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.045     0.985 f  VGA_display/Display/VGA_G_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.307     1.292    VGA_display/Display/VGA_G_OBUF[2]_inst_i_2_n_0
    SLICE_X49Y79         LUT2 (Prop_lut2_I1_O)        0.045     1.337 r  VGA_display/Display/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.977     3.314    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     4.561 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.561    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/ColorPaletteBTN/dataOut_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.898ns  (logic 1.564ns (40.131%)  route 2.334ns (59.869%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.554     0.684    VGA_display/ColorPaletteBTN/clk_out1
    SLICE_X46Y76         FDRE                                         r  VGA_display/ColorPaletteBTN/dataOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     0.848 r  VGA_display/ColorPaletteBTN/dataOut_reg[7]/Q
                         net (fo=1, routed)           0.049     0.897    VGA_display/Display/VGA_R_OBUF[3]_inst_i_1_1[6]
    SLICE_X47Y76         LUT6 (Prop_lut6_I3_O)        0.045     0.942 f  VGA_display/Display/VGA_G_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.325     1.267    VGA_display/Display/VGA_G_OBUF[3]_inst_i_2_n_0
    SLICE_X49Y79         LUT2 (Prop_lut2_I1_O)        0.043     1.310 r  VGA_display/Display/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.960     3.269    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.312     4.581 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.581    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 winLoss_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.757ns  (logic 4.824ns (27.168%)  route 12.933ns (72.832%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.805    22.890    clock25mhz
    SLICE_X36Y159        FDRE                                         r  winLoss_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y159        FDRE (Prop_fdre_C_Q)         0.459    23.349 f  winLoss_reg[0]/Q
                         net (fo=16, routed)          5.479    28.829    VGA_display/Display/LED_OBUF[0]
    SLICE_X51Y78         LUT3 (Prop_lut3_I2_O)        0.152    28.981 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          1.512    30.493    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I2_O)        0.326    30.819 f  VGA_display/Display/VGA_R_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.937    31.756    VGA_display/Display/VGA_R_OBUF[2]_inst_i_2_n_0
    SLICE_X51Y77         LUT2 (Prop_lut2_I1_O)        0.150    31.906 r  VGA_display/Display/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.004    36.910    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.737    40.647 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    40.647    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winLoss_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.708ns  (logic 4.610ns (26.036%)  route 13.098ns (73.964%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.805    22.890    clock25mhz
    SLICE_X36Y159        FDRE                                         r  winLoss_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y159        FDRE (Prop_fdre_C_Q)         0.459    23.349 r  winLoss_reg[0]/Q
                         net (fo=16, routed)          6.140    29.489    VGA_display/ColorDataWIN/LED_OBUF[0]
    SLICE_X47Y67         LUT4 (Prop_lut4_I3_O)        0.124    29.613 f  VGA_display/ColorDataWIN/VGA_G_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.929    30.542    VGA_display/Display/VGA_G_OBUF[3]_inst_i_1_0
    SLICE_X47Y76         LUT6 (Prop_lut6_I5_O)        0.124    30.666 f  VGA_display/Display/VGA_G_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.949    31.614    VGA_display/Display/VGA_G_OBUF[3]_inst_i_2_n_0
    SLICE_X49Y79         LUT2 (Prop_lut2_I1_O)        0.154    31.768 r  VGA_display/Display/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.081    36.849    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.749    40.598 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.598    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winLoss_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.623ns  (logic 4.378ns (24.843%)  route 13.245ns (75.157%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.805    22.890    clock25mhz
    SLICE_X36Y159        FDRE                                         r  winLoss_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y159        FDRE (Prop_fdre_C_Q)         0.459    23.349 r  winLoss_reg[0]/Q
                         net (fo=16, routed)          6.455    29.804    VGA_display/ColorDataWIN/LED_OBUF[0]
    SLICE_X47Y65         LUT4 (Prop_lut4_I3_O)        0.124    29.928 f  VGA_display/ColorDataWIN/VGA_B_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.987    30.915    VGA_display/Display/VGA_B_OBUF[0]_inst_i_1_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I5_O)        0.124    31.039 f  VGA_display/Display/VGA_B_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.691    31.730    VGA_display/Display/VGA_B_OBUF[0]_inst_i_2_n_0
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.124    31.854 r  VGA_display/Display/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.112    36.966    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    40.513 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.513    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winLoss_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.528ns  (logic 4.612ns (26.310%)  route 12.917ns (73.690%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.805    22.890    clock25mhz
    SLICE_X36Y159        FDRE                                         r  winLoss_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y159        FDRE (Prop_fdre_C_Q)         0.459    23.349 r  winLoss_reg[0]/Q
                         net (fo=16, routed)          6.145    29.494    VGA_display/ColorDataWIN/LED_OBUF[0]
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.124    29.618 f  VGA_display/ColorDataWIN/VGA_G_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.844    30.462    VGA_display/Display/VGA_G_OBUF[1]_inst_i_1_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.124    30.586 f  VGA_display/Display/VGA_G_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.835    31.421    VGA_display/Display/VGA_G_OBUF[1]_inst_i_2_n_0
    SLICE_X51Y77         LUT2 (Prop_lut2_I1_O)        0.152    31.573 r  VGA_display/Display/VGA_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.093    36.666    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.753    40.419 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.419    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winLoss_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.482ns  (logic 4.599ns (26.308%)  route 12.883ns (73.692%))
  Logic Levels:           4  (LUT3=1 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.805    22.890    clock25mhz
    SLICE_X36Y159        FDRE                                         r  winLoss_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y159        FDRE (Prop_fdre_C_Q)         0.459    23.349 f  winLoss_reg[0]/Q
                         net (fo=16, routed)          5.479    28.829    VGA_display/Display/LED_OBUF[0]
    SLICE_X51Y78         LUT3 (Prop_lut3_I2_O)        0.152    28.981 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          1.280    30.261    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I2_O)        0.326    30.587 f  VGA_display/Display/VGA_G_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.021    31.608    VGA_display/Display/VGA_G_OBUF[0]_inst_i_2_n_0
    SLICE_X51Y79         LUT4 (Prop_lut4_I1_O)        0.124    31.732 r  VGA_display/Display/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.102    36.834    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    40.372 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.372    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winLoss_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.439ns  (logic 4.611ns (26.437%)  route 12.829ns (73.563%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.805    22.890    clock25mhz
    SLICE_X36Y159        FDRE                                         r  winLoss_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y159        FDRE (Prop_fdre_C_Q)         0.459    23.349 r  winLoss_reg[0]/Q
                         net (fo=16, routed)          6.422    29.772    VGA_display/ColorDataWIN/LED_OBUF[0]
    SLICE_X47Y65         LUT4 (Prop_lut4_I3_O)        0.124    29.896 r  VGA_display/ColorDataWIN/VGA_R_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.778    30.674    VGA_display/Display/VGA_R_OBUF[3]_inst_i_1_2
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    30.798 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.930    31.729    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X51Y79         LUT2 (Prop_lut2_I0_O)        0.150    31.879 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.697    36.576    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.754    40.330 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.330    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winLoss_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.353ns  (logic 4.607ns (26.551%)  route 12.745ns (73.449%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.805    22.890    clock25mhz
    SLICE_X36Y159        FDRE                                         r  winLoss_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y159        FDRE (Prop_fdre_C_Q)         0.459    23.349 f  winLoss_reg[0]/Q
                         net (fo=16, routed)          5.479    28.829    VGA_display/Display/LED_OBUF[0]
    SLICE_X51Y78         LUT3 (Prop_lut3_I2_O)        0.152    28.981 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          1.362    30.343    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I2_O)        0.326    30.669 f  VGA_display/Display/VGA_G_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.810    31.479    VGA_display/Display/VGA_G_OBUF[2]_inst_i_2_n_0
    SLICE_X49Y79         LUT2 (Prop_lut2_I1_O)        0.124    31.603 r  VGA_display/Display/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.094    36.697    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    40.243 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    40.243    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winLoss_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.271ns  (logic 4.615ns (26.722%)  route 12.656ns (73.278%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.805    22.890    clock25mhz
    SLICE_X36Y159        FDRE                                         r  winLoss_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y159        FDRE (Prop_fdre_C_Q)         0.459    23.349 r  winLoss_reg[0]/Q
                         net (fo=16, routed)          5.949    29.298    VGA_display/ColorDataWIN/LED_OBUF[0]
    SLICE_X47Y65         LUT4 (Prop_lut4_I3_O)        0.124    29.422 f  VGA_display/ColorDataWIN/VGA_R_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.947    30.370    VGA_display/Display/VGA_R_OBUF[1]_inst_i_1_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    30.494 f  VGA_display/Display/VGA_R_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.013    31.507    VGA_display/Display/VGA_R_OBUF[1]_inst_i_2_n_0
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.152    31.659 r  VGA_display/Display/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.747    36.406    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.756    40.162 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.162    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winLoss_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.108ns  (logic 4.582ns (26.786%)  route 12.525ns (73.214%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.805    22.890    clock25mhz
    SLICE_X36Y159        FDRE                                         r  winLoss_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y159        FDRE (Prop_fdre_C_Q)         0.459    23.349 r  winLoss_reg[0]/Q
                         net (fo=16, routed)          6.294    29.643    VGA_display/ColorDataWIN/LED_OBUF[0]
    SLICE_X47Y67         LUT4 (Prop_lut4_I3_O)        0.124    29.767 f  VGA_display/ColorDataWIN/VGA_B_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.834    30.601    VGA_display/Display/VGA_B_OBUF[2]_inst_i_1_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I5_O)        0.124    30.725 f  VGA_display/Display/VGA_B_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.646    31.371    VGA_display/Display/VGA_B_OBUF[2]_inst_i_2_n_0
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.150    31.521 r  VGA_display/Display/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.752    36.273    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.725    39.998 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    39.998    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winLoss_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.957ns  (logic 4.383ns (25.846%)  route 12.574ns (74.154%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.805    22.890    clock25mhz
    SLICE_X36Y159        FDRE                                         r  winLoss_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y159        FDRE (Prop_fdre_C_Q)         0.459    23.349 r  winLoss_reg[0]/Q
                         net (fo=16, routed)          6.087    29.437    VGA_display/ColorDataWIN/LED_OBUF[0]
    SLICE_X51Y66         LUT4 (Prop_lut4_I3_O)        0.124    29.561 f  VGA_display/ColorDataWIN/VGA_B_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.227    30.788    VGA_display/Display/VGA_B_OBUF[3]_inst_i_1_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    30.912 f  VGA_display/Display/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.473    31.385    VGA_display/Display/VGA_B_OBUF[3]_inst_i_2_n_0
    SLICE_X51Y77         LUT2 (Prop_lut2_I1_O)        0.124    31.509 r  VGA_display/Display/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.786    36.295    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    39.847 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.847    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.135ns  (logic 1.451ns (46.293%)  route 1.683ns (53.707%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.556     0.686    VGA_display/Display/clk_out1
    SLICE_X53Y111        FDCE                                         r  VGA_display/Display/hPos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDCE (Prop_fdce_C_Q)         0.141     0.827 r  VGA_display/Display/hPos_reg[8]/Q
                         net (fo=126, routed)         0.822     1.649    VGA_display/Display/Q[8]
    SLICE_X12Y113        LUT6 (Prop_lut6_I4_O)        0.045     1.694 r  VGA_display/Display/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.861     2.555    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     3.820 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     3.820    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/vPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.344ns  (logic 1.497ns (44.765%)  route 1.847ns (55.235%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.560     0.690    VGA_display/Display/clk_out1
    SLICE_X64Y110        FDCE                                         r  VGA_display/Display/vPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  VGA_display/Display/vPos_reg[1]/Q
                         net (fo=12, routed)          0.196     1.027    VGA_display/Display/vPos_reg_n_0_[1]
    SLICE_X64Y110        LUT4 (Prop_lut4_I3_O)        0.045     1.072 r  VGA_display/Display/VGA_VS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.114     1.186    VGA_display/Display/VGA_VS_OBUF_inst_i_5_n_0
    SLICE_X63Y110        LUT6 (Prop_lut6_I5_O)        0.045     1.231 r  VGA_display/Display/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.537     2.768    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     4.033 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     4.033    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/ColorPaletteBTN/dataOut_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.531ns  (logic 1.506ns (42.651%)  route 2.025ns (57.349%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.555     0.685    VGA_display/ColorPaletteBTN/clk_out1
    SLICE_X50Y77         FDRE                                         r  VGA_display/ColorPaletteBTN/dataOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164     0.849 r  VGA_display/ColorPaletteBTN/dataOut_reg[3]/Q
                         net (fo=1, routed)           0.049     0.898    VGA_display/Display/VGA_R_OBUF[3]_inst_i_1_1[2]
    SLICE_X51Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.943 f  VGA_display/Display/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.155     1.098    VGA_display/Display/VGA_B_OBUF[3]_inst_i_2_n_0
    SLICE_X51Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.143 r  VGA_display/Display/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.821     2.964    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     4.216 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.216    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/ColorPaletteBTN/dataOut_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.560ns  (logic 1.508ns (42.375%)  route 2.051ns (57.625%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.557     0.687    VGA_display/ColorPaletteBTN/clk_out1
    SLICE_X46Y79         FDRE                                         r  VGA_display/ColorPaletteBTN/dataOut_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.164     0.851 r  VGA_display/ColorPaletteBTN/dataOut_reg[8]/Q
                         net (fo=1, routed)           0.135     0.986    VGA_display/Display/VGA_R_OBUF[3]_inst_i_1_1[7]
    SLICE_X47Y79         LUT6 (Prop_lut6_I3_O)        0.045     1.031 f  VGA_display/Display/VGA_R_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.182     1.213    VGA_display/Display/VGA_R_OBUF[0]_inst_i_2_n_0
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.045     1.258 r  VGA_display/Display/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.734     2.992    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     4.246 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.246    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/ColorPaletteBTN/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.719ns  (logic 1.537ns (41.335%)  route 2.182ns (58.665%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.555     0.685    VGA_display/ColorPaletteBTN/clk_out1
    SLICE_X50Y78         FDRE                                         r  VGA_display/ColorPaletteBTN/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.164     0.849 r  VGA_display/ColorPaletteBTN/dataOut_reg[2]/Q
                         net (fo=1, routed)           0.121     0.970    VGA_display/Display/VGA_R_OBUF[3]_inst_i_1_1[1]
    SLICE_X48Y78         LUT6 (Prop_lut6_I3_O)        0.045     1.015 f  VGA_display/Display/VGA_B_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.223     1.238    VGA_display/Display/VGA_B_OBUF[2]_inst_i_2_n_0
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.042     1.280 r  VGA_display/Display/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.838     3.118    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.286     4.404 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.404    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/ColorPaletteBTN/dataOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.720ns  (logic 1.493ns (40.133%)  route 2.227ns (59.867%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.556     0.686    VGA_display/ColorPaletteBTN/clk_out1
    SLICE_X50Y79         FDRE                                         r  VGA_display/ColorPaletteBTN/dataOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.164     0.850 r  VGA_display/ColorPaletteBTN/dataOut_reg[4]/Q
                         net (fo=1, routed)           0.135     0.985    VGA_display/Display/VGA_R_OBUF[3]_inst_i_1_1[3]
    SLICE_X51Y79         LUT4 (Prop_lut4_I3_O)        0.045     1.030 f  VGA_display/Display/VGA_G_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.135     1.165    VGA_display/Display/VGA_G_OBUF[0]_inst_i_4_n_0
    SLICE_X51Y79         LUT4 (Prop_lut4_I3_O)        0.045     1.210 r  VGA_display/Display/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.957     3.167    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     4.406 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.406    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/ColorPalette/dataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.750ns  (logic 1.506ns (40.155%)  route 2.244ns (59.845%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.553     0.683    VGA_display/ColorPalette/clk_out1
    SLICE_X46Y75         FDRE                                         r  VGA_display/ColorPalette/dataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164     0.847 r  VGA_display/ColorPalette/dataOut_reg[1]/Q
                         net (fo=1, routed)           0.175     1.021    VGA_display/ColorPalette/colorDataCard[1]
    SLICE_X51Y77         LUT5 (Prop_lut5_I0_O)        0.045     1.066 f  VGA_display/ColorPalette/VGA_B_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.221     1.287    VGA_display/Display/VGA_B[1]_0
    SLICE_X51Y77         LUT4 (Prop_lut4_I3_O)        0.045     1.332 r  VGA_display/Display/VGA_B_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.849     3.181    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     4.433 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.433    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/ColorPalette/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.862ns  (logic 1.502ns (38.888%)  route 2.360ns (61.112%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.556     0.686    VGA_display/ColorPalette/clk_out1
    SLICE_X46Y77         FDRE                                         r  VGA_display/ColorPalette/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDRE (Prop_fdre_C_Q)         0.164     0.850 r  VGA_display/ColorPalette/dataOut_reg[0]/Q
                         net (fo=1, routed)           0.135     0.985    VGA_display/Display/VGA_R_OBUF[3]_inst_i_1_0[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.045     1.030 f  VGA_display/Display/VGA_B_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.252     1.282    VGA_display/Display/VGA_B_OBUF[0]_inst_i_2_n_0
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.045     1.327 r  VGA_display/Display/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.973     3.300    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     4.547 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.547    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/ColorPalette/dataOut_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.877ns  (logic 1.501ns (38.715%)  route 2.376ns (61.285%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.554     0.684    VGA_display/ColorPalette/clk_out1
    SLICE_X46Y73         FDRE                                         r  VGA_display/ColorPalette/dataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.164     0.848 r  VGA_display/ColorPalette/dataOut_reg[6]/Q
                         net (fo=1, routed)           0.092     0.940    VGA_display/Display/VGA_R_OBUF[3]_inst_i_1_0[5]
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.045     0.985 f  VGA_display/Display/VGA_G_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.307     1.292    VGA_display/Display/VGA_G_OBUF[2]_inst_i_2_n_0
    SLICE_X49Y79         LUT2 (Prop_lut2_I1_O)        0.045     1.337 r  VGA_display/Display/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.977     3.314    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     4.561 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.561    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/ColorPaletteBTN/dataOut_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.898ns  (logic 1.564ns (40.131%)  route 2.334ns (59.869%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.554     0.684    VGA_display/ColorPaletteBTN/clk_out1
    SLICE_X46Y76         FDRE                                         r  VGA_display/ColorPaletteBTN/dataOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     0.848 r  VGA_display/ColorPaletteBTN/dataOut_reg[7]/Q
                         net (fo=1, routed)           0.049     0.897    VGA_display/Display/VGA_R_OBUF[3]_inst_i_1_1[6]
    SLICE_X47Y76         LUT6 (Prop_lut6_I3_O)        0.045     0.942 f  VGA_display/Display/VGA_G_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.325     1.267    VGA_display/Display/VGA_G_OBUF[3]_inst_i_2_n_0
    SLICE_X49Y79         LUT2 (Prop_lut2_I1_O)        0.043     1.310 r  VGA_display/Display/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.960     3.269    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.312     4.581 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.581    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.459ns  (logic 0.096ns (2.775%)  route 3.363ns (97.225%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.356ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.713    20.989    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.650    22.735    pll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.100ns  (logic 0.026ns (2.364%)  route 1.074ns (97.636%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.356ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.514     0.104    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.560     0.690    pll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.459ns  (logic 0.096ns (2.775%)  route 3.363ns (97.225%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.713    20.989    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.650    22.735    pll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.100ns  (logic 0.026ns (2.364%)  route 1.074ns (97.636%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.514     0.104    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.560     0.690    pll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          1791 Endpoints
Min Delay          1791 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[12].bit[7].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.407ns  (logic 1.477ns (11.014%)  route 11.930ns (88.986%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1757, routed)       11.930    13.407    RegisterFile/register[12].bit[7].dff/AR[0]
    SLICE_X15Y184        FDCE                                         f  RegisterFile/register[12].bit[7].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.679     2.744    RegisterFile/register[12].bit[7].dff/clk_out1
    SLICE_X15Y184        FDCE                                         r  RegisterFile/register[12].bit[7].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[26].bit[6].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.407ns  (logic 1.477ns (11.014%)  route 11.930ns (88.986%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1757, routed)       11.930    13.407    RegisterFile/register[26].bit[6].dff/AR[0]
    SLICE_X14Y184        FDCE                                         f  RegisterFile/register[26].bit[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.679     2.744    RegisterFile/register[26].bit[6].dff/clk_out1
    SLICE_X14Y184        FDCE                                         r  RegisterFile/register[26].bit[6].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[1].dff/q_reg_rep__32/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.345ns  (logic 1.477ns (11.065%)  route 11.868ns (88.935%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.303ns = ( 25.303 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1757, routed)       11.868    13.345    CPU/xm_output/dffe_gen[1].dff/reset_IBUF
    SLICE_X49Y112        FDCE                                         f  CPU/xm_output/dffe_gen[1].dff/q_reg_rep__32/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    19.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    20.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.064 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.040    23.105    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    23.205 r  q_reg_i_6/O
                         net (fo=1, routed)           0.511    23.716    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.807 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.496    25.303    CPU/xm_output/dffe_gen[1].dff/clk0
    SLICE_X49Y112        FDCE                                         r  CPU/xm_output/dffe_gen[1].dff/q_reg_rep__32/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[4].dff/q_reg_rep__30/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.345ns  (logic 1.477ns (11.065%)  route 11.868ns (88.935%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.303ns = ( 25.303 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1757, routed)       11.868    13.345    CPU/xm_output/dffe_gen[4].dff/reset_IBUF
    SLICE_X49Y112        FDCE                                         f  CPU/xm_output/dffe_gen[4].dff/q_reg_rep__30/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    19.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    20.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.064 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.040    23.105    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    23.205 r  q_reg_i_6/O
                         net (fo=1, routed)           0.511    23.716    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.807 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.496    25.303    CPU/xm_output/dffe_gen[4].dff/clk0
    SLICE_X49Y112        FDCE                                         r  CPU/xm_output/dffe_gen[4].dff/q_reg_rep__30/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[1].dff/q_reg_rep__8/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.242ns  (logic 1.477ns (11.151%)  route 11.766ns (88.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.303ns = ( 25.303 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1757, routed)       11.766    13.242    CPU/xm_output/dffe_gen[1].dff/reset_IBUF
    SLICE_X63Y139        FDCE                                         f  CPU/xm_output/dffe_gen[1].dff/q_reg_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    19.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    20.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.064 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.040    23.105    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    23.205 r  q_reg_i_6/O
                         net (fo=1, routed)           0.511    23.716    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.807 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.496    25.303    CPU/xm_output/dffe_gen[1].dff/clk0
    SLICE_X63Y139        FDCE                                         r  CPU/xm_output/dffe_gen[1].dff/q_reg_rep__8/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[2].dff/q_reg_rep__8/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.242ns  (logic 1.477ns (11.151%)  route 11.766ns (88.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.303ns = ( 25.303 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1757, routed)       11.766    13.242    CPU/xm_output/dffe_gen[2].dff/reset_IBUF
    SLICE_X63Y139        FDCE                                         f  CPU/xm_output/dffe_gen[2].dff/q_reg_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    19.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    20.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.064 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.040    23.105    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    23.205 r  q_reg_i_6/O
                         net (fo=1, routed)           0.511    23.716    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.807 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.496    25.303    CPU/xm_output/dffe_gen[2].dff/clk0
    SLICE_X63Y139        FDCE                                         r  CPU/xm_output/dffe_gen[2].dff/q_reg_rep__8/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[4].dff/q_reg_rep__11/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.242ns  (logic 1.477ns (11.151%)  route 11.766ns (88.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.303ns = ( 25.303 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1757, routed)       11.766    13.242    CPU/xm_output/dffe_gen[4].dff/reset_IBUF
    SLICE_X63Y139        FDCE                                         f  CPU/xm_output/dffe_gen[4].dff/q_reg_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    19.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    20.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.064 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.040    23.105    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    23.205 r  q_reg_i_6/O
                         net (fo=1, routed)           0.511    23.716    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.807 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.496    25.303    CPU/xm_output/dffe_gen[4].dff/clk0
    SLICE_X63Y139        FDCE                                         r  CPU/xm_output/dffe_gen[4].dff/q_reg_rep__11/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.211ns  (logic 1.477ns (11.177%)  route 11.734ns (88.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1757, routed)       11.734    13.211    VGA_display/Display/AR[0]
    SLICE_X48Y111        FDCE                                         f  VGA_display/Display/hPos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.494     2.558    VGA_display/Display/clk_out1
    SLICE_X48Y111        FDCE                                         r  VGA_display/Display/hPos_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.211ns  (logic 1.477ns (11.177%)  route 11.734ns (88.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1757, routed)       11.734    13.211    VGA_display/Display/AR[0]
    SLICE_X48Y111        FDCE                                         f  VGA_display/Display/hPos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.494     2.558    VGA_display/Display/clk_out1
    SLICE_X48Y111        FDCE                                         r  VGA_display/Display/hPos_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.211ns  (logic 1.477ns (11.177%)  route 11.734ns (88.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1757, routed)       11.734    13.211    VGA_display/Display/AR[0]
    SLICE_X48Y111        FDCE                                         f  VGA_display/Display/hPos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.494     2.558    VGA_display/Display/clk_out1
    SLICE_X48Y111        FDCE                                         r  VGA_display/Display/hPos_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            LED_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.256ns (46.046%)  route 0.300ns (53.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns = ( 20.952 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           0.300     0.555    BTNL_IBUF
    SLICE_X0Y76          FDRE                                         r  LED_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.862    20.952    clock25mhz
    SLICE_X0Y76          FDRE                                         r  LED_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[0].dff/q_reg_rep__17/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.269ns  (logic 0.244ns (19.263%)  route 1.025ns (80.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 22.362 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1757, routed)        1.025     1.269    CPU/xm_output/dffe_gen[0].dff/reset_IBUF
    SLICE_X15Y110        FDCE                                         f  CPU/xm_output/dffe_gen[0].dff/q_reg_rep__17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.840    22.362    CPU/xm_output/dffe_gen[0].dff/clk0
    SLICE_X15Y110        FDCE                                         r  CPU/xm_output/dffe_gen[0].dff/q_reg_rep__17/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[2].dff/q_reg_rep__17/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.269ns  (logic 0.244ns (19.263%)  route 1.025ns (80.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 22.362 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1757, routed)        1.025     1.269    CPU/xm_output/dffe_gen[2].dff/reset_IBUF
    SLICE_X15Y110        FDCE                                         f  CPU/xm_output/dffe_gen[2].dff/q_reg_rep__17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.840    22.362    CPU/xm_output/dffe_gen[2].dff/clk0
    SLICE_X15Y110        FDCE                                         r  CPU/xm_output/dffe_gen[2].dff/q_reg_rep__17/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[3].dff/q_reg_rep__15/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.269ns  (logic 0.244ns (19.263%)  route 1.025ns (80.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 22.362 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1757, routed)        1.025     1.269    CPU/xm_output/dffe_gen[3].dff/reset_IBUF
    SLICE_X15Y110        FDCE                                         f  CPU/xm_output/dffe_gen[3].dff/q_reg_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.840    22.362    CPU/xm_output/dffe_gen[3].dff/clk0
    SLICE_X15Y110        FDCE                                         r  CPU/xm_output/dffe_gen[3].dff/q_reg_rep__15/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[4].dff/q_reg_rep__15/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.244ns (17.352%)  route 1.164ns (82.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 22.358 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1757, routed)        1.164     1.409    CPU/xm_output/dffe_gen[4].dff/reset_IBUF
    SLICE_X31Y111        FDCE                                         f  CPU/xm_output/dffe_gen[4].dff/q_reg_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.836    22.358    CPU/xm_output/dffe_gen[4].dff/clk0
    SLICE_X31Y111        FDCE                                         r  CPU/xm_output/dffe_gen[4].dff/q_reg_rep__15/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[6].dff/q_reg_rep__15/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.244ns (17.352%)  route 1.164ns (82.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 22.358 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1757, routed)        1.164     1.409    CPU/xm_output/dffe_gen[6].dff/reset_IBUF
    SLICE_X31Y111        FDCE                                         f  CPU/xm_output/dffe_gen[6].dff/q_reg_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.836    22.358    CPU/xm_output/dffe_gen[6].dff/clk0
    SLICE_X31Y111        FDCE                                         r  CPU/xm_output/dffe_gen[6].dff/q_reg_rep__15/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[1].dff/q_reg_rep__30/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.244ns (17.078%)  route 1.187ns (82.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 22.352 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1757, routed)        1.187     1.431    CPU/xm_output/dffe_gen[1].dff/reset_IBUF
    SLICE_X15Y121        FDCE                                         f  CPU/xm_output/dffe_gen[1].dff/q_reg_rep__30/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.830    22.352    CPU/xm_output/dffe_gen[1].dff/clk0
    SLICE_X15Y121        FDCE                                         r  CPU/xm_output/dffe_gen[1].dff/q_reg_rep__30/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[4].dff/q_reg_rep__28/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.244ns (17.078%)  route 1.187ns (82.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 22.352 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1757, routed)        1.187     1.431    CPU/xm_output/dffe_gen[4].dff/reset_IBUF
    SLICE_X15Y121        FDCE                                         f  CPU/xm_output/dffe_gen[4].dff/q_reg_rep__28/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.830    22.352    CPU/xm_output/dffe_gen[4].dff/clk0
    SLICE_X15Y121        FDCE                                         r  CPU/xm_output/dffe_gen[4].dff/q_reg_rep__28/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.570ns  (logic 0.244ns (15.574%)  route 1.325ns (84.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 22.352 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1757, routed)        1.325     1.570    CPU/xm_output/dffe_gen[3].dff/reset_IBUF
    SLICE_X40Y115        FDCE                                         f  CPU/xm_output/dffe_gen[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.830    22.352    CPU/xm_output/dffe_gen[3].dff/clk0
    SLICE_X40Y115        FDCE                                         r  CPU/xm_output/dffe_gen[3].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[5].dff/q_reg_rep__30/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.570ns  (logic 0.244ns (15.574%)  route 1.325ns (84.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 22.352 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1757, routed)        1.325     1.570    CPU/xm_output/dffe_gen[5].dff/reset_IBUF
    SLICE_X40Y115        FDCE                                         f  CPU/xm_output/dffe_gen[5].dff/q_reg_rep__30/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.830    22.352    CPU/xm_output/dffe_gen[5].dff/clk0
    SLICE_X40Y115        FDCE                                         r  CPU/xm_output/dffe_gen[5].dff/q_reg_rep__30/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay          1791 Endpoints
Min Delay          1791 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[12].bit[7].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.407ns  (logic 1.477ns (11.014%)  route 11.930ns (88.986%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1757, routed)       11.930    13.407    RegisterFile/register[12].bit[7].dff/AR[0]
    SLICE_X15Y184        FDCE                                         f  RegisterFile/register[12].bit[7].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.679     2.744    RegisterFile/register[12].bit[7].dff/clk_out1
    SLICE_X15Y184        FDCE                                         r  RegisterFile/register[12].bit[7].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[26].bit[6].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.407ns  (logic 1.477ns (11.014%)  route 11.930ns (88.986%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1757, routed)       11.930    13.407    RegisterFile/register[26].bit[6].dff/AR[0]
    SLICE_X14Y184        FDCE                                         f  RegisterFile/register[26].bit[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.679     2.744    RegisterFile/register[26].bit[6].dff/clk_out1
    SLICE_X14Y184        FDCE                                         r  RegisterFile/register[26].bit[6].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[1].dff/q_reg_rep__32/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.345ns  (logic 1.477ns (11.065%)  route 11.868ns (88.935%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.303ns = ( 25.303 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1757, routed)       11.868    13.345    CPU/xm_output/dffe_gen[1].dff/reset_IBUF
    SLICE_X49Y112        FDCE                                         f  CPU/xm_output/dffe_gen[1].dff/q_reg_rep__32/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    19.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    20.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.064 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.040    23.105    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    23.205 r  q_reg_i_6/O
                         net (fo=1, routed)           0.511    23.716    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.807 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.496    25.303    CPU/xm_output/dffe_gen[1].dff/clk0
    SLICE_X49Y112        FDCE                                         r  CPU/xm_output/dffe_gen[1].dff/q_reg_rep__32/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[4].dff/q_reg_rep__30/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.345ns  (logic 1.477ns (11.065%)  route 11.868ns (88.935%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.303ns = ( 25.303 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1757, routed)       11.868    13.345    CPU/xm_output/dffe_gen[4].dff/reset_IBUF
    SLICE_X49Y112        FDCE                                         f  CPU/xm_output/dffe_gen[4].dff/q_reg_rep__30/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    19.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    20.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.064 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.040    23.105    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    23.205 r  q_reg_i_6/O
                         net (fo=1, routed)           0.511    23.716    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.807 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.496    25.303    CPU/xm_output/dffe_gen[4].dff/clk0
    SLICE_X49Y112        FDCE                                         r  CPU/xm_output/dffe_gen[4].dff/q_reg_rep__30/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[1].dff/q_reg_rep__8/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.242ns  (logic 1.477ns (11.151%)  route 11.766ns (88.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.303ns = ( 25.303 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1757, routed)       11.766    13.242    CPU/xm_output/dffe_gen[1].dff/reset_IBUF
    SLICE_X63Y139        FDCE                                         f  CPU/xm_output/dffe_gen[1].dff/q_reg_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    19.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    20.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.064 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.040    23.105    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    23.205 r  q_reg_i_6/O
                         net (fo=1, routed)           0.511    23.716    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.807 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.496    25.303    CPU/xm_output/dffe_gen[1].dff/clk0
    SLICE_X63Y139        FDCE                                         r  CPU/xm_output/dffe_gen[1].dff/q_reg_rep__8/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[2].dff/q_reg_rep__8/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.242ns  (logic 1.477ns (11.151%)  route 11.766ns (88.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.303ns = ( 25.303 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1757, routed)       11.766    13.242    CPU/xm_output/dffe_gen[2].dff/reset_IBUF
    SLICE_X63Y139        FDCE                                         f  CPU/xm_output/dffe_gen[2].dff/q_reg_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    19.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    20.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.064 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.040    23.105    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    23.205 r  q_reg_i_6/O
                         net (fo=1, routed)           0.511    23.716    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.807 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.496    25.303    CPU/xm_output/dffe_gen[2].dff/clk0
    SLICE_X63Y139        FDCE                                         r  CPU/xm_output/dffe_gen[2].dff/q_reg_rep__8/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[4].dff/q_reg_rep__11/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.242ns  (logic 1.477ns (11.151%)  route 11.766ns (88.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.303ns = ( 25.303 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1757, routed)       11.766    13.242    CPU/xm_output/dffe_gen[4].dff/reset_IBUF
    SLICE_X63Y139        FDCE                                         f  CPU/xm_output/dffe_gen[4].dff/q_reg_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    19.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    20.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.064 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        2.040    23.105    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    23.205 r  q_reg_i_6/O
                         net (fo=1, routed)           0.511    23.716    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.807 r  q_reg_i_2__63/O
                         net (fo=776, routed)         1.496    25.303    CPU/xm_output/dffe_gen[4].dff/clk0
    SLICE_X63Y139        FDCE                                         r  CPU/xm_output/dffe_gen[4].dff/q_reg_rep__11/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.211ns  (logic 1.477ns (11.177%)  route 11.734ns (88.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1757, routed)       11.734    13.211    VGA_display/Display/AR[0]
    SLICE_X48Y111        FDCE                                         f  VGA_display/Display/hPos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.494     2.558    VGA_display/Display/clk_out1
    SLICE_X48Y111        FDCE                                         r  VGA_display/Display/hPos_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.211ns  (logic 1.477ns (11.177%)  route 11.734ns (88.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1757, routed)       11.734    13.211    VGA_display/Display/AR[0]
    SLICE_X48Y111        FDCE                                         f  VGA_display/Display/hPos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.494     2.558    VGA_display/Display/clk_out1
    SLICE_X48Y111        FDCE                                         r  VGA_display/Display/hPos_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.211ns  (logic 1.477ns (11.177%)  route 11.734ns (88.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1757, routed)       11.734    13.211    VGA_display/Display/AR[0]
    SLICE_X48Y111        FDCE                                         f  VGA_display/Display/hPos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.494     2.558    VGA_display/Display/clk_out1
    SLICE_X48Y111        FDCE                                         r  VGA_display/Display/hPos_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            LED_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.256ns (46.046%)  route 0.300ns (53.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns = ( 20.952 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           0.300     0.555    BTNL_IBUF
    SLICE_X0Y76          FDRE                                         r  LED_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        0.862    20.952    clock25mhz
    SLICE_X0Y76          FDRE                                         r  LED_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[0].dff/q_reg_rep__17/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.269ns  (logic 0.244ns (19.263%)  route 1.025ns (80.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 22.362 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1757, routed)        1.025     1.269    CPU/xm_output/dffe_gen[0].dff/reset_IBUF
    SLICE_X15Y110        FDCE                                         f  CPU/xm_output/dffe_gen[0].dff/q_reg_rep__17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.840    22.362    CPU/xm_output/dffe_gen[0].dff/clk0
    SLICE_X15Y110        FDCE                                         r  CPU/xm_output/dffe_gen[0].dff/q_reg_rep__17/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[2].dff/q_reg_rep__17/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.269ns  (logic 0.244ns (19.263%)  route 1.025ns (80.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 22.362 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1757, routed)        1.025     1.269    CPU/xm_output/dffe_gen[2].dff/reset_IBUF
    SLICE_X15Y110        FDCE                                         f  CPU/xm_output/dffe_gen[2].dff/q_reg_rep__17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.840    22.362    CPU/xm_output/dffe_gen[2].dff/clk0
    SLICE_X15Y110        FDCE                                         r  CPU/xm_output/dffe_gen[2].dff/q_reg_rep__17/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[3].dff/q_reg_rep__15/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.269ns  (logic 0.244ns (19.263%)  route 1.025ns (80.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 22.362 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1757, routed)        1.025     1.269    CPU/xm_output/dffe_gen[3].dff/reset_IBUF
    SLICE_X15Y110        FDCE                                         f  CPU/xm_output/dffe_gen[3].dff/q_reg_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.840    22.362    CPU/xm_output/dffe_gen[3].dff/clk0
    SLICE_X15Y110        FDCE                                         r  CPU/xm_output/dffe_gen[3].dff/q_reg_rep__15/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[4].dff/q_reg_rep__15/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.244ns (17.352%)  route 1.164ns (82.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 22.358 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1757, routed)        1.164     1.409    CPU/xm_output/dffe_gen[4].dff/reset_IBUF
    SLICE_X31Y111        FDCE                                         f  CPU/xm_output/dffe_gen[4].dff/q_reg_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.836    22.358    CPU/xm_output/dffe_gen[4].dff/clk0
    SLICE_X31Y111        FDCE                                         r  CPU/xm_output/dffe_gen[4].dff/q_reg_rep__15/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[6].dff/q_reg_rep__15/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.244ns (17.352%)  route 1.164ns (82.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 22.358 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1757, routed)        1.164     1.409    CPU/xm_output/dffe_gen[6].dff/reset_IBUF
    SLICE_X31Y111        FDCE                                         f  CPU/xm_output/dffe_gen[6].dff/q_reg_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.836    22.358    CPU/xm_output/dffe_gen[6].dff/clk0
    SLICE_X31Y111        FDCE                                         r  CPU/xm_output/dffe_gen[6].dff/q_reg_rep__15/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[1].dff/q_reg_rep__30/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.244ns (17.078%)  route 1.187ns (82.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 22.352 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1757, routed)        1.187     1.431    CPU/xm_output/dffe_gen[1].dff/reset_IBUF
    SLICE_X15Y121        FDCE                                         f  CPU/xm_output/dffe_gen[1].dff/q_reg_rep__30/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.830    22.352    CPU/xm_output/dffe_gen[1].dff/clk0
    SLICE_X15Y121        FDCE                                         r  CPU/xm_output/dffe_gen[1].dff/q_reg_rep__30/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[4].dff/q_reg_rep__28/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.244ns (17.078%)  route 1.187ns (82.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 22.352 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1757, routed)        1.187     1.431    CPU/xm_output/dffe_gen[4].dff/reset_IBUF
    SLICE_X15Y121        FDCE                                         f  CPU/xm_output/dffe_gen[4].dff/q_reg_rep__28/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.830    22.352    CPU/xm_output/dffe_gen[4].dff/clk0
    SLICE_X15Y121        FDCE                                         r  CPU/xm_output/dffe_gen[4].dff/q_reg_rep__28/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.570ns  (logic 0.244ns (15.574%)  route 1.325ns (84.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 22.352 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1757, routed)        1.325     1.570    CPU/xm_output/dffe_gen[3].dff/reset_IBUF
    SLICE_X40Y115        FDCE                                         f  CPU/xm_output/dffe_gen[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.830    22.352    CPU/xm_output/dffe_gen[3].dff/clk0
    SLICE_X40Y115        FDCE                                         r  CPU/xm_output/dffe_gen[3].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/xm_output/dffe_gen[5].dff/q_reg_rep__30/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.570ns  (logic 0.244ns (15.574%)  route 1.325ns (84.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 22.352 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1757, routed)        1.325     1.570    CPU/xm_output/dffe_gen[5].dff/reset_IBUF
    SLICE_X40Y115        FDCE                                         f  CPU/xm_output/dffe_gen[5].dff/q_reg_rep__30/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=5845, routed)        1.110    21.200    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.256 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.494    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.523 r  q_reg_i_2__63/O
                         net (fo=776, routed)         0.830    22.352    CPU/xm_output/dffe_gen[5].dff/clk0
    SLICE_X40Y115        FDCE                                         r  CPU/xm_output/dffe_gen[5].dff/q_reg_rep__30/C





