- The JALR instruction ignores the lowest bit of the calculated target address.
- The JAL and JALR instructions will generate a misaligned instruction fetch exception if the target address is not aligned to a four-byte boundary.
- Loads with a destination of x0 must still raise any exceptions and action any other side effects even though the load value is discarded
- Trap for misaligned memory accesses
- For RV32I, SLLI, SRLI, and SRAI generate an illegal instruction exception if imm[5] != 0.


Resources:
    - RISC-V Tutorial: Spike & Proxy Kernel from Source to Hello World
        - https://www.youtube.com/watch?v=zZUtTplVHwE
    - riscv-isa-sim
        - https://github.com/riscv-software-src/riscv-isa-sim
    - riscv-pk
        - https://github.com/riscv-software-src/riscv-pk
    - QEMU RV32I Installation & Setup
        - https://www.youtube.com/watch?v=iWQRV-KJ7tQ&list=PL3by7evD3F53Dz2RiB47Ztp9l_piGVuus&index=9
    - Compiling Freestanding RISC-V Programs
        - https://www.youtube.com/watch?v=ODn7vnWOptM
    - Start PC dicussion in Spike
        - https://github.com/riscv-software-src/riscv-isa-sim/issues/192
    - Spike Documentation
        - https://github.com/poweihuang17/Documentation_Spike
    - Vivado Design Suite Tcl Command Reference Guide
        - https://docs.xilinx.com/v/u/2019.2-English/ug835-vivado-tcl-commands
    - Install Vivado on Ubuntu
        - https://danielmangum.com/posts/vivado-2020-x-ubuntu-20-04/
    - ELF Files Format
        - https://www.ics.uci.edu/~aburtsev/238P/hw/hw3-elf/hw3-elf.html
    - Running simulation in Vivado with TCL and Make
        - https://www.itsembedded.com/dhd/vivado_sim_1/
        - https://www.itsembedded.com/dhd/vivado_sim_3/
    - An Introduction to Assembly Language Programming in RISC-V
        - https://riscv-programming.org/book/riscv-book.html
    - How to exit Spike simulator Discussion:
        - https://github.com/riscv-software-src/riscv-isa-sim/issues/256
    - Imperas RISC-V Simulator
        - https://github.com/riscv-ovpsim/imperas-riscv-tests
        - https://github.com/riscv-ovpsim/imperas-riscv-tests/blob/v20220527/riscv-ovpsim/README.md
        - https://github.com/riscv-ovpsim/imperas-riscv-tests/blob/v20220527/riscv-ovpsim/doc/riscvOVPsim_User_Guide.pdf
