# running in compute_memlock/src/
read_verilog -formal -DFORMAL_MEMLOCK_CHECK -DFORMAL_INIT compute.v
prep -top marlann_compute
cutpoint marlann_compute_mul2

memory_nordff
async2sync
chformal -assume -early
chformal -live -fair -cover -remove
opt_clean
setundef -anyseq
opt -keepdc -fast
check
hierarchy -simcheck
write_ilang ../model/design.il
