<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="DynMap/DynMap_4HLS.cpp:53:22" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="DynMap/DynMap_4HLS.cpp:53:22" LoopName="VITIS_LOOP_53_1" ParentFunc="Dependency_Update_BypassMode_SrcTgt()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="DynMap/DynMap_4HLS.cpp:58:9" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID=".loopexit24.load.1" VarName="_ZL18dependency_forward" ParentFunc="Dependency_Update_BypassMode_SrcTgt()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="DynMap/DynMap_4HLS.cpp:91:9" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="bb25.load.0" VarName="_ZL19dependency_backward" ParentFunc="Dependency_Update_BypassMode_SrcTgt()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="DynMap/DynMap_4HLS.cpp:188:23" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="DynMap/DynMap_4HLS.cpp:188:23" LoopName="VITIS_LOOP_188_1" ParentFunc="BypassOptPlacement_Gen_Record()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="DynMap/DynMap_4HLS.cpp:255:31" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="DynMap/DynMap_4HLS.cpp:255:31" LoopName="VITIS_LOOP_255_5" ParentFunc="BypassOptPlacement_Gen_Record()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:319:27" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb6.load.2" VarName="_ZL12predecessors" LoopLoc="DynMap/DynMap_4HLS.cpp:319:27" LoopName="VITIS_LOOP_319_2" ParentFunc="RoutingAvailability_CheckPredecessor_and_Placement()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:319:27" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb6.load.3" VarName="_ZL24curOptPotentialPlacement" LoopLoc="DynMap/DynMap_4HLS.cpp:319:27" LoopName="VITIS_LOOP_319_2" ParentFunc="RoutingAvailability_CheckPredecessor_and_Placement()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:319:27" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb8.load.2" VarName="_ZL38placement_dynamic_dict_Opt2Tile_values" LoopLoc="DynMap/DynMap_4HLS.cpp:319:27" LoopName="VITIS_LOOP_319_2" ParentFunc="RoutingAvailability_CheckPredecessor_and_Placement()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:319:27" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb8.store.3" VarName="_ZL9predTile1" LoopLoc="DynMap/DynMap_4HLS.cpp:319:27" LoopName="VITIS_LOOP_319_2" ParentFunc="RoutingAvailability_CheckPredecessor_and_Placement()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:319:27" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="_Z28Calculate_CurToPred_Distancev.exit.load.2" VarName="_ZL7Tile2XY" LoopLoc="DynMap/DynMap_4HLS.cpp:319:27" LoopName="VITIS_LOOP_319_2" ParentFunc="RoutingAvailability_CheckPredecessor_and_Placement()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:319:27" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="_Z28Calculate_CurToPred_Distancev.exit.load.4" VarName="_ZL9predTile1" LoopLoc="DynMap/DynMap_4HLS.cpp:319:27" LoopName="VITIS_LOOP_319_2" ParentFunc="RoutingAvailability_CheckPredecessor_and_Placement()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:319:27" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="_Z28Calculate_CurToPred_Distancev.exit.load.7" VarName="_ZL7Tile2XY" LoopLoc="DynMap/DynMap_4HLS.cpp:319:27" LoopName="VITIS_LOOP_319_2" ParentFunc="RoutingAvailability_CheckPredecessor_and_Placement()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:319:27" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="_Z28Calculate_CurToPred_Distancev.exit.load.13" VarName="_ZL7Tile2XY" LoopLoc="DynMap/DynMap_4HLS.cpp:319:27" LoopName="VITIS_LOOP_319_2" ParentFunc="RoutingAvailability_CheckPredecessor_and_Placement()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:319:27" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="_Z28Calculate_CurToPred_Distancev.exit.load.16" VarName="_ZL7Tile2XY" LoopLoc="DynMap/DynMap_4HLS.cpp:319:27" LoopName="VITIS_LOOP_319_2" ParentFunc="RoutingAvailability_CheckPredecessor_and_Placement()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:319:27" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb12.store.2" VarName="bypassPreds" LoopLoc="DynMap/DynMap_4HLS.cpp:319:27" LoopName="VITIS_LOOP_319_2" ParentFunc="RoutingAvailability_CheckPredecessor_and_Placement()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="DynMap/DynMap_4HLS.cpp:48:25" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="_Z38DynamicPlacement_SrcTgtInit_BypassModecc.exit.i.store.2" VarName="_ZL19dependency_backward" ParentFunc="RoutingAvailability_CheckPredecessor_and_Placement()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="DynMap/DynMap_4HLS.cpp:46:61" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="bb29.store.0" VarName="_ZL18dependency_forward" ParentFunc="RoutingAvailability_CheckPredecessor_and_Placement()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="DynMap/DynMap_4HLS.cpp:47:29" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="bb30.store.0" VarName="_ZL18dependency_forward" ParentFunc="RoutingAvailability_CheckPredecessor_and_Placement()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="DynMap/DynMap_4HLS.cpp:536:32" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="DynMap/DynMap_4HLS.cpp:536:32" LoopName="VITIS_LOOP_536_13" ParentFunc="CurOptPotentialPlacement_List_BypassLess_Gen()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:438:31" msg_id="214-232" msg_severity="INFO" msg_body="Access surrTile is in the conditional branch" resolution="214-232" ID="bb5.load.8" VarName="_ZL7xy2Tile" LoopLoc="DynMap/DynMap_4HLS.cpp:438:31" LoopName="VITIS_LOOP_438_3" ParentFunc="CurOptPotentialPlacement_List_BypassLess_Gen()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:438:31" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb5.load.12" VarName="_ZL27CGRA_NumTiles_shapes_values" LoopLoc="DynMap/DynMap_4HLS.cpp:438:31" LoopName="VITIS_LOOP_438_3" ParentFunc="CurOptPotentialPlacement_List_BypassLess_Gen()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:438:31" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb11.store.3" VarName="potentialPlacement_AllPreds" LoopLoc="DynMap/DynMap_4HLS.cpp:438:31" LoopName="VITIS_LOOP_438_3" ParentFunc="CurOptPotentialPlacement_List_BypassLess_Gen()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:477:27" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID=".critedge.load.1" VarName="_ZL31curOptPotentialPlacement_wrAddr" LoopLoc="DynMap/DynMap_4HLS.cpp:477:27" LoopName="VITIS_LOOP_477_6" ParentFunc="CurOptPotentialPlacement_List_BypassLess_Gen()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:477:27" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID=".critedge.store.4" VarName="_ZL24curOptPotentialPlacement" LoopLoc="DynMap/DynMap_4HLS.cpp:477:27" LoopName="VITIS_LOOP_477_6" ParentFunc="CurOptPotentialPlacement_List_BypassLess_Gen()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:477:27" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID=".critedge.store.6" VarName="_ZL31curOptPotentialPlacement_wrAddr" LoopLoc="DynMap/DynMap_4HLS.cpp:477:27" LoopName="VITIS_LOOP_477_6" ParentFunc="CurOptPotentialPlacement_List_BypassLess_Gen()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:498:31" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb38.load.0" VarName="potentialPlacement_AllPreds" LoopLoc="DynMap/DynMap_4HLS.cpp:498:31" LoopName="VITIS_LOOP_498_9" ParentFunc="CurOptPotentialPlacement_List_BypassLess_Gen()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:498:31" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb38.store.3" VarName="intersection" LoopLoc="DynMap/DynMap_4HLS.cpp:498:31" LoopName="VITIS_LOOP_498_9" ParentFunc="CurOptPotentialPlacement_List_BypassLess_Gen()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:497:27" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID=".lr.ph77.load.0" VarName="potentialPlacement_AllPreds" LoopLoc="DynMap/DynMap_4HLS.cpp:497:27" LoopName="VITIS_LOOP_497_8" ParentFunc="CurOptPotentialPlacement_List_BypassLess_Gen()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:515:32" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID=".critedge104.load.1" VarName="_ZL31curOptPotentialPlacement_wrAddr" LoopLoc="DynMap/DynMap_4HLS.cpp:515:32" LoopName="VITIS_LOOP_515_11" ParentFunc="CurOptPotentialPlacement_List_BypassLess_Gen()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:515:32" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID=".critedge104.store.4" VarName="_ZL24curOptPotentialPlacement" LoopLoc="DynMap/DynMap_4HLS.cpp:515:32" LoopName="VITIS_LOOP_515_11" ParentFunc="CurOptPotentialPlacement_List_BypassLess_Gen()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:515:32" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID=".critedge104.store.6" VarName="_ZL31curOptPotentialPlacement_wrAddr" LoopLoc="DynMap/DynMap_4HLS.cpp:515:32" LoopName="VITIS_LOOP_515_11" ParentFunc="CurOptPotentialPlacement_List_BypassLess_Gen()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:562:36" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb69.store.2" VarName="_ZL24curOptPotentialPlacement" LoopLoc="DynMap/DynMap_4HLS.cpp:562:36" LoopName="VITIS_LOOP_562_14" ParentFunc="CurOptPotentialPlacement_List_BypassLess_Gen()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:574:32" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID=".critedge106.load.1" VarName="_ZL31curOptPotentialPlacement_wrAddr" LoopLoc="DynMap/DynMap_4HLS.cpp:574:32" LoopName="VITIS_LOOP_574_15" ParentFunc="CurOptPotentialPlacement_List_BypassLess_Gen()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:574:32" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID=".critedge106.store.4" VarName="_ZL24curOptPotentialPlacement" LoopLoc="DynMap/DynMap_4HLS.cpp:574:32" LoopName="VITIS_LOOP_574_15" ParentFunc="CurOptPotentialPlacement_List_BypassLess_Gen()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:574:32" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID=".critedge106.store.6" VarName="_ZL31curOptPotentialPlacement_wrAddr" LoopLoc="DynMap/DynMap_4HLS.cpp:574:32" LoopName="VITIS_LOOP_574_15" ParentFunc="CurOptPotentialPlacement_List_BypassLess_Gen()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="DynMap/DynMap_4HLS.cpp:611:31" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="DynMap/DynMap_4HLS.cpp:611:31" LoopName="VITIS_LOOP_611_4" ParentFunc="dynamic_placement_routing()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="DynMap/DynMap_4HLS.cpp:618:35" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="DynMap/DynMap_4HLS.cpp:618:35" LoopName="VITIS_LOOP_618_5" ParentFunc="dynamic_placement_routing()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="DynMap/DynMap_4HLS.cpp:377:23" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="DynMap/DynMap_4HLS.cpp:377:23" LoopName="VITIS_LOOP_377_1" ParentFunc="dynamic_placement_routing()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="DynMap/DynMap_4HLS.cpp:408:23" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="DynMap/DynMap_4HLS.cpp:408:23" LoopName="VITIS_LOOP_408_4" ParentFunc="dynamic_placement_routing()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="DynMap/DynMap_4HLS.cpp:596:23" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="DynMap/DynMap_4HLS.cpp:596:23" LoopName="VITIS_LOOP_596_1" ParentFunc="dynamic_placement_routing()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:398:23" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb45.load.0" VarName="_ZL31curOptPotentialPlacement_wrAddr" LoopLoc="DynMap/DynMap_4HLS.cpp:398:23" LoopName="VITIS_LOOP_398_3" ParentFunc="dynamic_placement_routing()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:398:23" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb45.store.3" VarName="_ZL24curOptPotentialPlacement" LoopLoc="DynMap/DynMap_4HLS.cpp:398:23" LoopName="VITIS_LOOP_398_3" ParentFunc="dynamic_placement_routing()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:398:23" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb45.store.5" VarName="_ZL31curOptPotentialPlacement_wrAddr" LoopLoc="DynMap/DynMap_4HLS.cpp:398:23" LoopName="VITIS_LOOP_398_3" ParentFunc="dynamic_placement_routing()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:726:28" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb37.store.1" VarName="_ZL29dependency_predecessor_values" LoopLoc="DynMap/DynMap_4HLS.cpp:726:28" LoopName="VITIS_LOOP_726_20" ParentFunc="Reset()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:726:28" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb36.store.1" VarName="_ZL29dependency_predecessor_values" LoopLoc="DynMap/DynMap_4HLS.cpp:726:28" LoopName="VITIS_LOOP_726_20" ParentFunc="Reset()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:738:28" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb44.store.1" VarName="_ZL27dependency_successor_values" LoopLoc="DynMap/DynMap_4HLS.cpp:738:28" LoopName="VITIS_LOOP_738_22" ParentFunc="Reset()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DynMap/DynMap_4HLS.cpp:738:28" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb43.store.1" VarName="_ZL27dependency_successor_values" LoopLoc="DynMap/DynMap_4HLS.cpp:738:28" LoopName="VITIS_LOOP_738_22" ParentFunc="Reset()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="DynMap/DynMap_4HLS.cpp:672:24" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="bb0.store.11" VarName="_ZL18dependency_forward" ParentFunc="Reset()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="DynMap/DynMap_4HLS.cpp:672:53" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="bb0.store.12" VarName="_ZL19dependency_backward" ParentFunc="Reset()"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="DynMap/DynMap_4HLS.cpp:783:20" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="DynMap/DynMap_4HLS.cpp:783:20" LoopName="VITIS_LOOP_783_1" ParentFunc="runOne(char)"/>
</VitisHLS:BurstInfo>

