// Seed: 892602444
module module_0;
  reg id_1;
  always #1 id_1 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd35
) (
    _id_1,
    id_2,
    id_3
);
  input wire id_3;
  output logic [7:0] id_2;
  output wire _id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always @(posedge 1) $unsigned(19);
  ;
  logic [-1 'b0 : id_1] id_4;
  assign id_2[-1] = id_3;
endmodule
module module_2 #(
    parameter id_3 = 32'd85
) (
    input supply1 id_0,
    input wire id_1
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire _id_3;
  wire [1 : id_3] id_4;
endmodule
