<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="fpgaproject">
		<CBX_INST_ENTRY INSTANCE_NAME="|fpgaproject|lpm_divide:Div1" CBX_FILE_NAME="lpm_divide_ivo.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpgaproject|lpm_divide:Mod0" CBX_FILE_NAME="lpm_divide_3po.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpgaproject|lpm_divide:Mod2" CBX_FILE_NAME="lpm_divide_3po.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpgaproject|lpm_divide:Div0" CBX_FILE_NAME="lpm_divide_gvo.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpgaproject|lpm_divide:Div2" CBX_FILE_NAME="lpm_divide_gvo.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpgaproject|lpm_divide:Mod1" CBX_FILE_NAME="lpm_divide_3po.tdf"/>
	</PROJECT>
</LOG_ROOT>
