{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1646122924562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1646122924562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 01 16:22:04 2022 " "Processing started: Tue Mar 01 16:22:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1646122924562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1646122924562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add4bit -c add4bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off add4bit -c add4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1646122924562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1646122924782 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â add4bit.v(11) " "Verilog HDL syntax error at add4bit.v(11) near text â" {  } { { "/add4bit/add4bit.v" "" { Text "/add4bit/add4bit.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1646122924814 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\";  expecting \")\" add4bit.v(11) " "Verilog HDL syntax error at add4bit.v(11) near text \"â\";  expecting \")\"" {  } { { "/add4bit/add4bit.v" "" { Text "/add4bit/add4bit.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1646122924814 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ add4bit.v(11) " "Verilog HDL syntax error at add4bit.v(11) near text €" {  } { { "/add4bit/add4bit.v" "" { Text "/add4bit/add4bit.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1646122924814 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "™ add4bit.v(11) " "Verilog HDL syntax error at add4bit.v(11) near text ™" {  } { { "/add4bit/add4bit.v" "" { Text "/add4bit/add4bit.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1646122924814 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "add4bit add4bit.v(1) " "Ignored design unit \"add4bit\" at add4bit.v(1) due to previous errors" {  } { { "/add4bit/add4bit.v" "" { Text "/add4bit/add4bit.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1646122924814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add4bit/add4bit.v 0 0 " "Found 0 design units, including 0 entities, in source file /add4bit/add4bit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1646122924815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add4bit/fa.v 1 1 " "Found 1 design units, including 1 entities, in source file /add4bit/fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "/add4bit/FA.v" "" { Text "/add4bit/FA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646122924816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1646122924816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add4bit/ha.v 1 1 " "Found 1 design units, including 1 entities, in source file /add4bit/ha.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_add " "Found entity 1: half_add" {  } { { "/add4bit/HA.v" "" { Text "/add4bit/HA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646122924817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1646122924817 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4576 " "Peak virtual memory: 4576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1646122924859 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 01 16:22:04 2022 " "Processing ended: Tue Mar 01 16:22:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1646122924859 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1646122924859 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1646122924859 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1646122924859 ""}
