$date
	Fri Jul 25 17:34:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ripple_carry_adder $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " carry_out $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % carry_in $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % carry_in $end
$var wire 4 ( sum [3:0] $end
$var wire 1 " carry_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b101 (
b10 '
b11 &
0%
b10 $
b11 #
0"
b101 !
$end
#10
b1111 !
b1111 (
b1000 $
b1000 '
b111 #
b111 &
#20
b0 !
b0 (
1"
1%
b110 $
b110 '
b1001 #
b1001 &
#30
b1110 !
b1110 (
0%
b1111 $
b1111 '
b1111 #
b1111 &
#40
