* TechReport
BLOCK: orange
METAL_FILL_POLYGON_HANDLING: FLOATING
SIMULTANEOUS_MULTI_CORNER: YES
CORNERS_FILE: /proj/dm/proj_test/work/felix_yuan/test/orange/run/v0130/script/rc_ext/orange.smc
SELECTED_CORNERS: cworst_m40c
MAPPING_FILE: /proj/dm/proj_test/LIB/tsmc/16FFC/TECHFILE/EDA/synopsys/starrc/1p11m_2xa1xd3xe2y2r_mim_ut-alrdl/1.0p1a/star_rcxt_11M.mapping
EXTRACTION: RC
TEMPERATURE_SENSITIVITY: NO
MODE: 400
REDUCTION: NO_EXTRA_LOOPS
COUPLE_TO_GROUND: NO
SHORT_PINS: NO
NUM_CORES: 4
DPT: YES
NDM_DATABASE: /proj/dm/proj_test/work/felix_yuan/test/orange/run/v0130/data/orange.icc2_route.nlib
NDM_SEARCH_PATH: /proj/dm/proj_test/LIB/tsmc/16FFC/TECHFILE/EDA/synopsys/icc/prtechfile/tn16clpr001s1/1_2a/N16FF_PRTF_Syn_1.2a/PR_tech/Synopsys/tech_only.ndm /proj/dm/proj_test/work/simonz/ndm_prepare/stdcell_ndm/tcbn16ffcllbwp16p90cpdulvtssgnp0p72vm40c_ccs.ndm
NETLIST_FILE: /proj/dm/proj_test/work/felix_yuan/test/orange/run/v0130/data/orange.starrc.spef
NETLIST_FORMAT: SPEF
NETLIST_LOGICAL_TYPE: VERILOG
NETLIST_INPUT_DRIVERS: YES
COUPLING_ABS_THRESHOLD: 3e-16
COUPLING_REL_THRESHOLD: 0.01

