// Seed: 3014749200
module module_0 ();
  always begin : LABEL_0
    @(id_1) $display(id_1 - 1);
  end
  assign module_1.id_0 = 0;
  assign id_2 = id_2;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input supply1 id_2
);
  assign id_1 = id_2 - 1;
  module_0 modCall_1 ();
  assign id_1 = id_2 / 1;
  wire id_4;
endmodule
module module_2 ();
  assign module_3.type_23 = 0;
  assign id_1 = id_1;
  id_2(
      1, id_1
  );
endmodule
module module_3 (
    input tri id_0,
    input uwire id_1,
    output logic id_2,
    input wand id_3,
    output uwire id_4,
    input tri1 id_5,
    input wor id_6,
    output tri0 id_7,
    input uwire id_8,
    input uwire id_9,
    input wire id_10,
    input wand id_11,
    input supply1 id_12,
    input supply1 id_13,
    input wire id_14
);
  module_2 modCall_1 ();
  always @(posedge 1'b0) id_2 <= 1'h0;
  assign id_7 = 1;
  id_16(
      .id_0(id_2),
      .id_1(1'b0),
      .id_2(id_2),
      .id_3(),
      .id_4(id_3),
      .id_5({id_12 & id_2, id_8, id_9}),
      .id_6(1'b0),
      .id_7(1),
      .id_8(1),
      .id_9(id_4)
  );
endmodule
