verilog_defaults -push
verilog_defaults -add -defer
read_verilog /home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v
read_verilog /home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v
verilog_defaults -pop
attrmap -tocase keep -imap keep="true" keep=1 -imap keep="false" keep=0 -remove keep=0
synth_ecp5   -json orangecrab.json -top orangecrab