INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic_2/TEST_systolic_2.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic_2/TEST_systolic_2.srcs/sources_1/new/MAC_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic_2/TEST_systolic_2.srcs/sim_1/new/tb_MAC_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAC_Array
WARNING: [VRFC 10-3824] variable 'col' must explicitly be declared as automatic or static [C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic_2/TEST_systolic_2.srcs/sim_1/new/tb_MAC_Array.sv:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic_2/TEST_systolic_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
