/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  reg [20:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire [27:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [23:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [12:0] celloutsig_0_31z;
  wire [17:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [25:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  reg [9:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[53:45] + in_data[56:48];
  assign celloutsig_1_10z = celloutsig_1_4z[11:3] + { celloutsig_1_1z[6:3], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_5z = { in_data[72:48], celloutsig_0_4z } + { celloutsig_0_1z[5:3], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_6z = { celloutsig_0_0z[5:0], celloutsig_0_4z } + { in_data[42:37], celloutsig_0_4z };
  assign celloutsig_0_12z = celloutsig_0_3z[17:8] + celloutsig_0_5z[23:14];
  assign celloutsig_0_18z = celloutsig_0_3z[9:7] + { celloutsig_0_8z[11:10], celloutsig_0_15z };
  assign celloutsig_0_27z = { celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_0z } + { celloutsig_0_20z[24:2], celloutsig_0_22z };
  assign celloutsig_0_31z = celloutsig_0_27z[19:7] + { celloutsig_0_5z[24:23], celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_19z };
  assign celloutsig_1_4z = { celloutsig_1_2z[7:4], celloutsig_1_1z, celloutsig_1_2z } + { in_data[174:173], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[182:173], celloutsig_1_3z, celloutsig_1_0z } + { celloutsig_1_2z[7], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_3z = { celloutsig_0_0z[3:0], celloutsig_0_0z, celloutsig_0_2z } / { 1'h1, in_data[63:59], celloutsig_0_1z };
  assign celloutsig_1_14z = { in_data[177:170], celloutsig_1_6z } / { 1'h1, celloutsig_1_4z[16:7] };
  assign celloutsig_0_11z = { celloutsig_0_3z[14:12], celloutsig_0_7z } / { 1'h1, celloutsig_0_8z[2:1], in_data[0] };
  assign celloutsig_0_1z = in_data[81:70] / { 1'h1, in_data[82:72] };
  assign celloutsig_0_30z = { celloutsig_0_10z[13:11], celloutsig_0_16z, celloutsig_0_7z } / { 1'h1, celloutsig_0_0z[4:1] };
  assign celloutsig_1_8z = ~^ { in_data[108], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_4z = ~^ celloutsig_0_1z[11:3];
  assign celloutsig_0_7z = ~^ celloutsig_0_1z[9:7];
  assign celloutsig_0_9z = ~^ { celloutsig_0_2z[1:0], celloutsig_0_4z };
  assign celloutsig_0_13z = ~^ in_data[70:67];
  assign celloutsig_0_14z = ~^ { celloutsig_0_6z[6:2], celloutsig_0_9z };
  assign celloutsig_0_15z = ~^ celloutsig_0_8z[8:4];
  assign celloutsig_0_16z = ~^ celloutsig_0_2z[3:0];
  assign celloutsig_0_19z = ~^ { celloutsig_0_2z[2:1], celloutsig_0_16z };
  assign celloutsig_1_0z = ~^ in_data[165:158];
  assign celloutsig_1_18z = ^ { celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_11z };
  assign celloutsig_0_21z = ^ { in_data[53:45], celloutsig_0_2z };
  assign celloutsig_0_22z = ^ { celloutsig_0_11z[1], celloutsig_0_21z, celloutsig_0_18z };
  assign celloutsig_1_3z = ^ { celloutsig_1_1z[5:3], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_4z[16:14] >> celloutsig_1_5z[10:8];
  assign celloutsig_1_11z = celloutsig_1_2z[5:0] >> { celloutsig_1_10z[4:0], celloutsig_1_8z };
  assign celloutsig_1_15z = celloutsig_1_5z[9:6] >> celloutsig_1_2z[6:3];
  assign celloutsig_1_19z = { celloutsig_1_5z[7:4], celloutsig_1_8z, celloutsig_1_0z } >> celloutsig_1_17z[7:2];
  assign celloutsig_0_8z = { in_data[15:11], celloutsig_0_2z, celloutsig_0_6z } >> { celloutsig_0_1z[8:6], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_20z = { celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_8z } >> { celloutsig_0_1z[11:8], celloutsig_0_10z, celloutsig_0_18z };
  assign celloutsig_0_2z = celloutsig_0_0z[7:3] >> celloutsig_0_0z[4:0];
  assign celloutsig_1_1z = { in_data[171:167], celloutsig_1_0z, celloutsig_1_0z } >> { in_data[154:151], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[158:152], celloutsig_1_0z } >> in_data[158:151];
  always_latch
    if (clkin_data[64]) celloutsig_1_17z = 10'h000;
    else if (!clkin_data[0]) celloutsig_1_17z = celloutsig_1_14z[9:0];
  always_latch
    if (clkin_data[32]) celloutsig_0_10z = 21'h000000;
    else if (!celloutsig_1_18z) celloutsig_0_10z = { celloutsig_0_3z[6:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign { out_data[128], out_data[101:96], out_data[36:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
