
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: B[0] (input port clocked by clk)
Endpoint: ZF (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 ^ input external delay
    12    0.030742    0.145606    0.098999    5.099000 ^ B[0] (in)
                                                         B[0] (net)
                      0.145606    0.000000    5.099000 ^ _68_/S0 (sky130_fd_sc_hd__mux4_2)
     1    0.004182    0.086941    0.517696    5.616695 v _68_/X (sky130_fd_sc_hd__mux4_2)
                                                         _27_ (net)
                      0.086941    0.000000    5.616695 v _69_/B2 (sky130_fd_sc_hd__a2bb2o_4)
     2    0.035682    0.074761    0.264198    5.880893 v _69_/X (sky130_fd_sc_hd__a2bb2o_4)
                                                         result[3] (net)
                      0.074761    0.000000    5.880893 v _82_/A (sky130_fd_sc_hd__or4_4)
     1    0.007788    0.091495    0.548229    6.429122 v _82_/X (sky130_fd_sc_hd__or4_4)
                                                         _37_ (net)
                      0.091495    0.000000    6.429122 v _83_/D (sky130_fd_sc_hd__nor4_4)
     1    0.033442    0.535663    0.403794    6.832916 ^ _83_/Y (sky130_fd_sc_hd__nor4_4)
                                                         ZF (net)
                      0.535663    0.000000    6.832916 ^ ZF (out)
                                              6.832916   data arrival time

                      0.000000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -6.832916   data arrival time
---------------------------------------------------------------------------------------------
                                             12.917083   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
B[0]                                     10     12     -2 (VIOLATED)
OP                                       10     12     -2 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 61 unannotated drivers.
 A[0]
 A[1]
 A[2]
 A[3]
 A[4]
 A[5]
 A[6]
 B[0]
 B[1]
 B[2]
 B[3]
 B[4]
 B[5]
 B[6]
 OP
 _38_/Y
 _39_/Y
 _40_/X
 _41_/X
 _42_/X
 _43_/Y
 _44_/X
 _45_/X
 _46_/X
 _47_/X
 _48_/X
 _49_/Y
 _50_/X
 _51_/X
 _52_/X
 _53_/X
 _54_/X
 _55_/Y
 _56_/X
 _57_/X
 _58_/X
 _59_/X
 _60_/X
 _61_/X
 _62_/Y
 _63_/X
 _64_/X
 _65_/X
 _66_/X
 _67_/X
 _68_/X
 _69_/X
 _70_/X
 _71_/X
 _72_/X
 _73_/X
 _74_/X
 _75_/X
 _76_/Y
 _77_/X
 _78_/X
 _79_/Y
 _80_/Y
 _81_/X
 _82_/X
 _83_/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 2
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
