
*** Running vivado
    with args -log lab9winter2019part2I2CuartIP_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source lab9winter2019part2I2CuartIP_wrapper.tcl -notrace

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source lab9winter2019part2I2CuartIP_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 98 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_processing_system7_0_0/lab9winter2019part2I2CuartIP_processing_system7_0_0.xdc] for cell 'lab9winter2019part2I2CuartIP_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_processing_system7_0_0/lab9winter2019part2I2CuartIP_processing_system7_0_0.xdc] for cell 'lab9winter2019part2I2CuartIP_i/processing_system7_0/inst'
Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_0_0/lab9winter2019part2I2CuartIP_axi_gpio_0_0_board.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_0_0/lab9winter2019part2I2CuartIP_axi_gpio_0_0_board.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_0/U0'
Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_0_0/lab9winter2019part2I2CuartIP_axi_gpio_0_0.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_0_0/lab9winter2019part2I2CuartIP_axi_gpio_0_0.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_0/U0'
Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_rst_processing_system7_0_100M_0/lab9winter2019part2I2CuartIP_rst_processing_system7_0_100M_0_board.xdc] for cell 'lab9winter2019part2I2CuartIP_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_rst_processing_system7_0_100M_0/lab9winter2019part2I2CuartIP_rst_processing_system7_0_100M_0_board.xdc] for cell 'lab9winter2019part2I2CuartIP_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_rst_processing_system7_0_100M_0/lab9winter2019part2I2CuartIP_rst_processing_system7_0_100M_0.xdc] for cell 'lab9winter2019part2I2CuartIP_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_rst_processing_system7_0_100M_0/lab9winter2019part2I2CuartIP_rst_processing_system7_0_100M_0.xdc] for cell 'lab9winter2019part2I2CuartIP_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_1_2/lab9winter2019part2I2CuartIP_axi_gpio_1_2_board.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_1_2/lab9winter2019part2I2CuartIP_axi_gpio_1_2_board.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_1/U0'
Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_1_2/lab9winter2019part2I2CuartIP_axi_gpio_1_2.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_1_2/lab9winter2019part2I2CuartIP_axi_gpio_1_2.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_1/U0'
Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_2_1/lab9winter2019part2I2CuartIP_axi_gpio_2_1_board.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_2_1/lab9winter2019part2I2CuartIP_axi_gpio_2_1_board.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_2/U0'
Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_2_1/lab9winter2019part2I2CuartIP_axi_gpio_2_1.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_2_1/lab9winter2019part2I2CuartIP_axi_gpio_2_1.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_2/U0'
Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_1_0/lab9winter2019part2I2CuartIP_axi_gpio_1_0_board.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_1_0/lab9winter2019part2I2CuartIP_axi_gpio_1_0_board.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_3/U0'
Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_1_0/lab9winter2019part2I2CuartIP_axi_gpio_1_0.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_1_0/lab9winter2019part2I2CuartIP_axi_gpio_1_0.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_3/U0'
Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_2_0/lab9winter2019part2I2CuartIP_axi_gpio_2_0_board.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_2_0/lab9winter2019part2I2CuartIP_axi_gpio_2_0_board.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_4/U0'
Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_2_0/lab9winter2019part2I2CuartIP_axi_gpio_2_0.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_2_0/lab9winter2019part2I2CuartIP_axi_gpio_2_0.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_4/U0'
Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_5_0/lab9winter2019part2I2CuartIP_axi_gpio_5_0_board.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_5/U0'
Finished Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_5_0/lab9winter2019part2I2CuartIP_axi_gpio_5_0_board.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_5/U0'
Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_5_0/lab9winter2019part2I2CuartIP_axi_gpio_5_0.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_5/U0'
Finished Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_5_0/lab9winter2019part2I2CuartIP_axi_gpio_5_0.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_5/U0'
Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_6_0/lab9winter2019part2I2CuartIP_axi_gpio_6_0_board.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_6/U0'
Finished Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_6_0/lab9winter2019part2I2CuartIP_axi_gpio_6_0_board.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_6/U0'
Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_6_0/lab9winter2019part2I2CuartIP_axi_gpio_6_0.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_6/U0'
Finished Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_6_0/lab9winter2019part2I2CuartIP_axi_gpio_6_0.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_6/U0'
Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_5_1/lab9winter2019part2I2CuartIP_axi_gpio_5_1_board.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_7/U0'
Finished Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_5_1/lab9winter2019part2I2CuartIP_axi_gpio_5_1_board.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_7/U0'
Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_5_1/lab9winter2019part2I2CuartIP_axi_gpio_5_1.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_7/U0'
Finished Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_5_1/lab9winter2019part2I2CuartIP_axi_gpio_5_1.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_7/U0'
Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_6_1/lab9winter2019part2I2CuartIP_axi_gpio_6_1_board.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_8/U0'
Finished Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_6_1/lab9winter2019part2I2CuartIP_axi_gpio_6_1_board.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_8/U0'
Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_6_1/lab9winter2019part2I2CuartIP_axi_gpio_6_1.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_8/U0'
Finished Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_6_1/lab9winter2019part2I2CuartIP_axi_gpio_6_1.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_8/U0'
Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_7_0/lab9winter2019part2I2CuartIP_axi_gpio_7_0_board.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_9/U0'
Finished Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_7_0/lab9winter2019part2I2CuartIP_axi_gpio_7_0_board.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_9/U0'
Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_7_0/lab9winter2019part2I2CuartIP_axi_gpio_7_0.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_9/U0'
Finished Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_7_0/lab9winter2019part2I2CuartIP_axi_gpio_7_0.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_9/U0'
Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_8_0/lab9winter2019part2I2CuartIP_axi_gpio_8_0_board.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_10/U0'
Finished Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_8_0/lab9winter2019part2I2CuartIP_axi_gpio_8_0_board.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_10/U0'
Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_8_0/lab9winter2019part2I2CuartIP_axi_gpio_8_0.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_10/U0'
Finished Parsing XDC File [c:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/ip/lab9winter2019part2I2CuartIP_axi_gpio_8_0/lab9winter2019part2I2CuartIP_axi_gpio_8_0.xdc] for cell 'lab9winter2019part2I2CuartIP_i/axi_gpio_10/U0'
Parsing XDC File [C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/constrs_1/new/lab9winter2019part2I2CuartIP.xdc]
WARNING: [Vivado 12-584] No ports matched 'iic_1_scl_io'. [C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/constrs_1/new/lab9winter2019part2I2CuartIP.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/constrs_1/new/lab9winter2019part2I2CuartIP.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_1_sda_io'. [C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/constrs_1/new/lab9winter2019part2I2CuartIP.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/constrs_1/new/lab9winter2019part2I2CuartIP.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_1_scl_io'. [C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/constrs_1/new/lab9winter2019part2I2CuartIP.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/constrs_1/new/lab9winter2019part2I2CuartIP.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_1_sda_io'. [C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/constrs_1/new/lab9winter2019part2I2CuartIP.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/constrs_1/new/lab9winter2019part2I2CuartIP.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/constrs_1/new/lab9winter2019part2I2CuartIP.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 472.910 ; gain = 277.875
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 477.523 ; gain = 1.547
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d186260c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.288 . Memory (MB): peak = 952.359 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 942 cells.
Phase 2 Constant Propagation | Checksum: 1f6ff8b6f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 952.359 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1369 unconnected nets.
INFO: [Opt 31-11] Eliminated 709 unconnected cells.
Phase 3 Sweep | Checksum: 29e368994

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 952.359 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 952.359 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 29e368994

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 952.359 ; gain = 0.000
Implement Debug Cores | Checksum: 1c56ff610
Logic Optimization | Checksum: 1c56ff610

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: 29e368994

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 952.359 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 952.359 ; gain = 479.449
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 952.359 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.runs/impl_1/lab9winter2019part2I2CuartIP_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1ad0cd448

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 952.359 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 952.359 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.009 . Memory (MB): peak = 952.359 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: c11228cb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.098 . Memory (MB): peak = 952.359 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: c11228cb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 968.664 ; gain = 16.305

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: c11228cb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 968.664 ; gain = 16.305

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: e40fe4dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 968.664 ; gain = 16.305
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f19f39e5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 968.664 ; gain = 16.305

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 28d17d329

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 968.664 ; gain = 16.305
Phase 2.2.1 Place Init Design | Checksum: 24c7afc03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 968.664 ; gain = 16.305
Phase 2.2 Build Placer Netlist Model | Checksum: 24c7afc03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 968.664 ; gain = 16.305

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 24c7afc03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 968.664 ; gain = 16.305
Phase 2.3 Constrain Clocks/Macros | Checksum: 24c7afc03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 968.664 ; gain = 16.305
Phase 2 Placer Initialization | Checksum: 24c7afc03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 968.664 ; gain = 16.305

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 23c39fa1b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 968.664 ; gain = 16.305

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 23c39fa1b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 968.664 ; gain = 16.305

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 10c0aa867

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 968.664 ; gain = 16.305

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 14a7aa4e9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 968.664 ; gain = 16.305

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 14a7aa4e9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 968.664 ; gain = 16.305

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1a4ecb9e0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 968.664 ; gain = 16.305

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1095bb111

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 968.664 ; gain = 16.305

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 109c93985

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 968.664 ; gain = 16.305
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 109c93985

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 968.664 ; gain = 16.305

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 109c93985

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 968.664 ; gain = 16.305

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 109c93985

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 968.664 ; gain = 16.305
Phase 4.6 Small Shape Detail Placement | Checksum: 109c93985

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 968.664 ; gain = 16.305

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 109c93985

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 968.664 ; gain = 16.305
Phase 4 Detail Placement | Checksum: 109c93985

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 968.664 ; gain = 16.305

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: c8c49a8d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 968.664 ; gain = 16.305

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: c8c49a8d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 968.664 ; gain = 16.305

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.098. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 122b6fbca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 968.664 ; gain = 16.305
Phase 5.2.2 Post Placement Optimization | Checksum: 122b6fbca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 968.664 ; gain = 16.305
Phase 5.2 Post Commit Optimization | Checksum: 122b6fbca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 968.664 ; gain = 16.305

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 122b6fbca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 968.664 ; gain = 16.305

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 122b6fbca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 968.664 ; gain = 16.305

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 122b6fbca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 968.664 ; gain = 16.305
Phase 5.5 Placer Reporting | Checksum: 122b6fbca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 968.664 ; gain = 16.305

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 18727bdec

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 968.664 ; gain = 16.305
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 18727bdec

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 968.664 ; gain = 16.305
Ending Placer Task | Checksum: 959bfaa9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 968.664 ; gain = 16.305
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 968.664 ; gain = 16.305
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.442 . Memory (MB): peak = 968.664 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 968.664 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.085 . Memory (MB): peak = 968.664 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 968.664 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13486f67f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1002.355 ; gain = 33.691

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13486f67f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1005.137 ; gain = 36.473

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13486f67f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1012.313 ; gain = 43.648
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 216daf06a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.734 ; gain = 52.070
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.065  | TNS=0.000  | WHS=-0.145 | THS=-40.448|

Phase 2 Router Initialization | Checksum: 182f13d14

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1020.734 ; gain = 52.070

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1072081c2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1020.734 ; gain = 52.070

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 310
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1006a837b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.734 ; gain = 52.070
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.301  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 97e02b1c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.734 ; gain = 52.070
Phase 4 Rip-up And Reroute | Checksum: 97e02b1c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.734 ; gain = 52.070

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: cfdc2c54

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.734 ; gain = 52.070
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.416  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: cfdc2c54

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.734 ; gain = 52.070

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: cfdc2c54

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.734 ; gain = 52.070
Phase 5 Delay and Skew Optimization | Checksum: cfdc2c54

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.734 ; gain = 52.070

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: bd830f75

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.734 ; gain = 52.070
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.416  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: be1d0eea

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.734 ; gain = 52.070

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.41427 %
  Global Horizontal Routing Utilization  = 1.82881 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: cfb4fcf1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.734 ; gain = 52.070

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: cfb4fcf1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.734 ; gain = 52.070

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1170d12aa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.734 ; gain = 52.070

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.416  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1170d12aa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.734 ; gain = 52.070
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.734 ; gain = 52.070

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1020.734 ; gain = 52.070
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.518 . Memory (MB): peak = 1020.734 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.runs/impl_1/lab9winter2019part2I2CuartIP_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab9winter2019part2I2CuartIP_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1364.492 ; gain = 329.145
INFO: [Common 17-206] Exiting Vivado at Tue Feb 18 17:37:34 2020...

*** Running vivado
    with args -log lab9winter2019part2I2CuartIP_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source lab9winter2019part2I2CuartIP_wrapper.tcl -notrace

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source lab9winter2019part2I2CuartIP_wrapper.tcl -notrace
Command: open_checkpoint lab9winter2019part2I2CuartIP_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 98 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.runs/impl_1/.Xil/Vivado-23972-DESKTOP-IJ212PT/dcp/lab9winter2019part2I2CuartIP_wrapper_early.xdc]
Finished Parsing XDC File [C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.runs/impl_1/.Xil/Vivado-23972-DESKTOP-IJ212PT/dcp/lab9winter2019part2I2CuartIP_wrapper_early.xdc]
Parsing XDC File [C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.runs/impl_1/.Xil/Vivado-23972-DESKTOP-IJ212PT/dcp/lab9winter2019part2I2CuartIP_wrapper.xdc]
Finished Parsing XDC File [C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.runs/impl_1/.Xil/Vivado-23972-DESKTOP-IJ212PT/dcp/lab9winter2019part2I2CuartIP_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.599 . Memory (MB): peak = 465.789 ; gain = 2.293
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.599 . Memory (MB): peak = 465.789 ; gain = 2.293
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1266856
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 465.789 ; gain = 275.719
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab9winter2019part2I2CuartIP_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 809.645 ; gain = 343.855
INFO: [Common 17-206] Exiting Vivado at Tue Feb 18 19:13:59 2020...
