FIRRTL version 1.2.0
circuit Soc :
  module Regfile : @[src/main/scala/pipeline/regfile/Regfile.scala 7:7]
    input clock : Clock @[src/main/scala/pipeline/regfile/Regfile.scala 7:7]
    input reset : UInt<1> @[src/main/scala/pipeline/regfile/Regfile.scala 7:7]
    input io_rChannel_1_in_en : UInt<1> @[src/main/scala/pipeline/regfile/Regfile.scala 8:14]
    input io_rChannel_1_in_addr : UInt<5> @[src/main/scala/pipeline/regfile/Regfile.scala 8:14]
    output io_rChannel_1_out : UInt<32> @[src/main/scala/pipeline/regfile/Regfile.scala 8:14]
    input io_rChannel_2_in_en : UInt<1> @[src/main/scala/pipeline/regfile/Regfile.scala 8:14]
    input io_rChannel_2_in_addr : UInt<5> @[src/main/scala/pipeline/regfile/Regfile.scala 8:14]
    output io_rChannel_2_out : UInt<32> @[src/main/scala/pipeline/regfile/Regfile.scala 8:14]
    input io_wChannel_en : UInt<1> @[src/main/scala/pipeline/regfile/Regfile.scala 8:14]
    input io_wChannel_addr : UInt<5> @[src/main/scala/pipeline/regfile/Regfile.scala 8:14]
    input io_wChannel_data : UInt<32> @[src/main/scala/pipeline/regfile/Regfile.scala 8:14]

    reg regs_0 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_0) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_1 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_1) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_2 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_2) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_3 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_3) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_4 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_4) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_5 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_5) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_6 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_6) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_7 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_7) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_8 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_8) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_9 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_9) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_10 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_10) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_11 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_11) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_12 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_12) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_13 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_13) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_14 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_14) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_15 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_15) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_16 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_16) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_17 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_17) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_18 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_18) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_19 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_19) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_20 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_20) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_21 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_21) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_22 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_22) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_23 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_23) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_24 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_24) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_25 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_25) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_26 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_26) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_27 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_27) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_28 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_28) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_29 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_29) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_30 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_30) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    reg regs_31 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_31) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21]
    node _T = eq(io_rChannel_1_in_addr, UInt<1>("h0")) @[src/main/scala/pipeline/regfile/Regfile.scala 14:33]
    node _T_1 = eq(io_rChannel_1_in_addr, io_wChannel_addr) @[src/main/scala/pipeline/regfile/Regfile.scala 17:29]
    node _T_2 = and(_T_1, io_wChannel_en) @[src/main/scala/pipeline/regfile/Regfile.scala 18:7]
    node _GEN_0 = validif(eq(UInt<1>("h0"), io_rChannel_1_in_addr), regs_0) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_1 = mux(eq(UInt<1>("h1"), io_rChannel_1_in_addr), regs_1, _GEN_0) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_2 = mux(eq(UInt<2>("h2"), io_rChannel_1_in_addr), regs_2, _GEN_1) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_3 = mux(eq(UInt<2>("h3"), io_rChannel_1_in_addr), regs_3, _GEN_2) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_4 = mux(eq(UInt<3>("h4"), io_rChannel_1_in_addr), regs_4, _GEN_3) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_5 = mux(eq(UInt<3>("h5"), io_rChannel_1_in_addr), regs_5, _GEN_4) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_6 = mux(eq(UInt<3>("h6"), io_rChannel_1_in_addr), regs_6, _GEN_5) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_7 = mux(eq(UInt<3>("h7"), io_rChannel_1_in_addr), regs_7, _GEN_6) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_8 = mux(eq(UInt<4>("h8"), io_rChannel_1_in_addr), regs_8, _GEN_7) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_9 = mux(eq(UInt<4>("h9"), io_rChannel_1_in_addr), regs_9, _GEN_8) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_10 = mux(eq(UInt<4>("ha"), io_rChannel_1_in_addr), regs_10, _GEN_9) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_11 = mux(eq(UInt<4>("hb"), io_rChannel_1_in_addr), regs_11, _GEN_10) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_12 = mux(eq(UInt<4>("hc"), io_rChannel_1_in_addr), regs_12, _GEN_11) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_13 = mux(eq(UInt<4>("hd"), io_rChannel_1_in_addr), regs_13, _GEN_12) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_14 = mux(eq(UInt<4>("he"), io_rChannel_1_in_addr), regs_14, _GEN_13) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_15 = mux(eq(UInt<4>("hf"), io_rChannel_1_in_addr), regs_15, _GEN_14) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_16 = mux(eq(UInt<5>("h10"), io_rChannel_1_in_addr), regs_16, _GEN_15) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_17 = mux(eq(UInt<5>("h11"), io_rChannel_1_in_addr), regs_17, _GEN_16) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_18 = mux(eq(UInt<5>("h12"), io_rChannel_1_in_addr), regs_18, _GEN_17) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_19 = mux(eq(UInt<5>("h13"), io_rChannel_1_in_addr), regs_19, _GEN_18) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_20 = mux(eq(UInt<5>("h14"), io_rChannel_1_in_addr), regs_20, _GEN_19) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_21 = mux(eq(UInt<5>("h15"), io_rChannel_1_in_addr), regs_21, _GEN_20) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_22 = mux(eq(UInt<5>("h16"), io_rChannel_1_in_addr), regs_22, _GEN_21) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_23 = mux(eq(UInt<5>("h17"), io_rChannel_1_in_addr), regs_23, _GEN_22) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_24 = mux(eq(UInt<5>("h18"), io_rChannel_1_in_addr), regs_24, _GEN_23) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_25 = mux(eq(UInt<5>("h19"), io_rChannel_1_in_addr), regs_25, _GEN_24) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), io_rChannel_1_in_addr), regs_26, _GEN_25) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), io_rChannel_1_in_addr), regs_27, _GEN_26) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), io_rChannel_1_in_addr), regs_28, _GEN_27) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), io_rChannel_1_in_addr), regs_29, _GEN_28) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), io_rChannel_1_in_addr), regs_30, _GEN_29) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _GEN_31 = mux(eq(UInt<5>("h1f"), io_rChannel_1_in_addr), regs_31, _GEN_30) @[src/main/scala/pipeline/regfile/Regfile.scala 22:{25,25}]
    node _regs_io_rChannel_1_in_addr = _GEN_31 @[src/main/scala/pipeline/regfile/Regfile.scala 22:25]
    node _GEN_32 = mux(_T_2, io_wChannel_data, _regs_io_rChannel_1_in_addr) @[src/main/scala/pipeline/regfile/Regfile.scala 19:7 20:25 22:25]
    node _GEN_33 = mux(_T, UInt<1>("h0"), _GEN_32) @[src/main/scala/pipeline/regfile/Regfile.scala 14:42 15:25]
    node _GEN_34 = mux(io_rChannel_1_in_en, _GEN_33, UInt<1>("h0")) @[src/main/scala/pipeline/regfile/Regfile.scala 13:30 9:21]
    node _T_3 = eq(io_rChannel_2_in_addr, UInt<1>("h0")) @[src/main/scala/pipeline/regfile/Regfile.scala 26:33]
    node _T_4 = eq(io_rChannel_2_in_addr, io_wChannel_addr) @[src/main/scala/pipeline/regfile/Regfile.scala 29:29]
    node _T_5 = and(_T_4, io_wChannel_en) @[src/main/scala/pipeline/regfile/Regfile.scala 30:9]
    node _GEN_35 = validif(eq(UInt<1>("h0"), io_rChannel_2_in_addr), regs_0) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_36 = mux(eq(UInt<1>("h1"), io_rChannel_2_in_addr), regs_1, _GEN_35) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_37 = mux(eq(UInt<2>("h2"), io_rChannel_2_in_addr), regs_2, _GEN_36) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_38 = mux(eq(UInt<2>("h3"), io_rChannel_2_in_addr), regs_3, _GEN_37) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_39 = mux(eq(UInt<3>("h4"), io_rChannel_2_in_addr), regs_4, _GEN_38) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_40 = mux(eq(UInt<3>("h5"), io_rChannel_2_in_addr), regs_5, _GEN_39) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_41 = mux(eq(UInt<3>("h6"), io_rChannel_2_in_addr), regs_6, _GEN_40) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_42 = mux(eq(UInt<3>("h7"), io_rChannel_2_in_addr), regs_7, _GEN_41) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_43 = mux(eq(UInt<4>("h8"), io_rChannel_2_in_addr), regs_8, _GEN_42) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_44 = mux(eq(UInt<4>("h9"), io_rChannel_2_in_addr), regs_9, _GEN_43) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_45 = mux(eq(UInt<4>("ha"), io_rChannel_2_in_addr), regs_10, _GEN_44) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_46 = mux(eq(UInt<4>("hb"), io_rChannel_2_in_addr), regs_11, _GEN_45) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_47 = mux(eq(UInt<4>("hc"), io_rChannel_2_in_addr), regs_12, _GEN_46) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_48 = mux(eq(UInt<4>("hd"), io_rChannel_2_in_addr), regs_13, _GEN_47) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_49 = mux(eq(UInt<4>("he"), io_rChannel_2_in_addr), regs_14, _GEN_48) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_50 = mux(eq(UInt<4>("hf"), io_rChannel_2_in_addr), regs_15, _GEN_49) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_51 = mux(eq(UInt<5>("h10"), io_rChannel_2_in_addr), regs_16, _GEN_50) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_52 = mux(eq(UInt<5>("h11"), io_rChannel_2_in_addr), regs_17, _GEN_51) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_53 = mux(eq(UInt<5>("h12"), io_rChannel_2_in_addr), regs_18, _GEN_52) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_54 = mux(eq(UInt<5>("h13"), io_rChannel_2_in_addr), regs_19, _GEN_53) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_55 = mux(eq(UInt<5>("h14"), io_rChannel_2_in_addr), regs_20, _GEN_54) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_56 = mux(eq(UInt<5>("h15"), io_rChannel_2_in_addr), regs_21, _GEN_55) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_57 = mux(eq(UInt<5>("h16"), io_rChannel_2_in_addr), regs_22, _GEN_56) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_58 = mux(eq(UInt<5>("h17"), io_rChannel_2_in_addr), regs_23, _GEN_57) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_59 = mux(eq(UInt<5>("h18"), io_rChannel_2_in_addr), regs_24, _GEN_58) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_60 = mux(eq(UInt<5>("h19"), io_rChannel_2_in_addr), regs_25, _GEN_59) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_61 = mux(eq(UInt<5>("h1a"), io_rChannel_2_in_addr), regs_26, _GEN_60) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_62 = mux(eq(UInt<5>("h1b"), io_rChannel_2_in_addr), regs_27, _GEN_61) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_63 = mux(eq(UInt<5>("h1c"), io_rChannel_2_in_addr), regs_28, _GEN_62) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_64 = mux(eq(UInt<5>("h1d"), io_rChannel_2_in_addr), regs_29, _GEN_63) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_65 = mux(eq(UInt<5>("h1e"), io_rChannel_2_in_addr), regs_30, _GEN_64) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _GEN_66 = mux(eq(UInt<5>("h1f"), io_rChannel_2_in_addr), regs_31, _GEN_65) @[src/main/scala/pipeline/regfile/Regfile.scala 34:{25,25}]
    node _regs_io_rChannel_2_in_addr = _GEN_66 @[src/main/scala/pipeline/regfile/Regfile.scala 34:25]
    node _GEN_67 = mux(_T_5, io_wChannel_data, _regs_io_rChannel_2_in_addr) @[src/main/scala/pipeline/regfile/Regfile.scala 31:7 32:25 34:25]
    node _GEN_68 = mux(_T_3, UInt<1>("h0"), _GEN_67) @[src/main/scala/pipeline/regfile/Regfile.scala 26:42 27:25]
    node _GEN_69 = mux(io_rChannel_2_in_en, _GEN_68, UInt<1>("h0")) @[src/main/scala/pipeline/regfile/Regfile.scala 10:21 25:30]
    node _regs_io_wChannel_addr = io_wChannel_data @[src/main/scala/pipeline/regfile/Regfile.scala 38:{28,28}]
    node _GEN_70 = mux(eq(UInt<1>("h0"), io_wChannel_addr), _regs_io_wChannel_addr, regs_0) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_71 = mux(eq(UInt<1>("h1"), io_wChannel_addr), _regs_io_wChannel_addr, regs_1) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_72 = mux(eq(UInt<2>("h2"), io_wChannel_addr), _regs_io_wChannel_addr, regs_2) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_73 = mux(eq(UInt<2>("h3"), io_wChannel_addr), _regs_io_wChannel_addr, regs_3) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_74 = mux(eq(UInt<3>("h4"), io_wChannel_addr), _regs_io_wChannel_addr, regs_4) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_75 = mux(eq(UInt<3>("h5"), io_wChannel_addr), _regs_io_wChannel_addr, regs_5) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_76 = mux(eq(UInt<3>("h6"), io_wChannel_addr), _regs_io_wChannel_addr, regs_6) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_77 = mux(eq(UInt<3>("h7"), io_wChannel_addr), _regs_io_wChannel_addr, regs_7) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_78 = mux(eq(UInt<4>("h8"), io_wChannel_addr), _regs_io_wChannel_addr, regs_8) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_79 = mux(eq(UInt<4>("h9"), io_wChannel_addr), _regs_io_wChannel_addr, regs_9) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_80 = mux(eq(UInt<4>("ha"), io_wChannel_addr), _regs_io_wChannel_addr, regs_10) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_81 = mux(eq(UInt<4>("hb"), io_wChannel_addr), _regs_io_wChannel_addr, regs_11) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_82 = mux(eq(UInt<4>("hc"), io_wChannel_addr), _regs_io_wChannel_addr, regs_12) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_83 = mux(eq(UInt<4>("hd"), io_wChannel_addr), _regs_io_wChannel_addr, regs_13) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_84 = mux(eq(UInt<4>("he"), io_wChannel_addr), _regs_io_wChannel_addr, regs_14) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_85 = mux(eq(UInt<4>("hf"), io_wChannel_addr), _regs_io_wChannel_addr, regs_15) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_86 = mux(eq(UInt<5>("h10"), io_wChannel_addr), _regs_io_wChannel_addr, regs_16) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_87 = mux(eq(UInt<5>("h11"), io_wChannel_addr), _regs_io_wChannel_addr, regs_17) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_88 = mux(eq(UInt<5>("h12"), io_wChannel_addr), _regs_io_wChannel_addr, regs_18) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_89 = mux(eq(UInt<5>("h13"), io_wChannel_addr), _regs_io_wChannel_addr, regs_19) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_90 = mux(eq(UInt<5>("h14"), io_wChannel_addr), _regs_io_wChannel_addr, regs_20) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_91 = mux(eq(UInt<5>("h15"), io_wChannel_addr), _regs_io_wChannel_addr, regs_21) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_92 = mux(eq(UInt<5>("h16"), io_wChannel_addr), _regs_io_wChannel_addr, regs_22) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_93 = mux(eq(UInt<5>("h17"), io_wChannel_addr), _regs_io_wChannel_addr, regs_23) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_94 = mux(eq(UInt<5>("h18"), io_wChannel_addr), _regs_io_wChannel_addr, regs_24) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_95 = mux(eq(UInt<5>("h19"), io_wChannel_addr), _regs_io_wChannel_addr, regs_25) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_96 = mux(eq(UInt<5>("h1a"), io_wChannel_addr), _regs_io_wChannel_addr, regs_26) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_97 = mux(eq(UInt<5>("h1b"), io_wChannel_addr), _regs_io_wChannel_addr, regs_27) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_98 = mux(eq(UInt<5>("h1c"), io_wChannel_addr), _regs_io_wChannel_addr, regs_28) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_99 = mux(eq(UInt<5>("h1d"), io_wChannel_addr), _regs_io_wChannel_addr, regs_29) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_100 = mux(eq(UInt<5>("h1e"), io_wChannel_addr), _regs_io_wChannel_addr, regs_30) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_101 = mux(eq(UInt<5>("h1f"), io_wChannel_addr), _regs_io_wChannel_addr, regs_31) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 38:{28,28}]
    node _GEN_102 = mux(io_wChannel_en, _GEN_70, regs_0) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_103 = mux(io_wChannel_en, _GEN_71, regs_1) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_104 = mux(io_wChannel_en, _GEN_72, regs_2) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_105 = mux(io_wChannel_en, _GEN_73, regs_3) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_106 = mux(io_wChannel_en, _GEN_74, regs_4) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_107 = mux(io_wChannel_en, _GEN_75, regs_5) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_108 = mux(io_wChannel_en, _GEN_76, regs_6) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_109 = mux(io_wChannel_en, _GEN_77, regs_7) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_110 = mux(io_wChannel_en, _GEN_78, regs_8) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_111 = mux(io_wChannel_en, _GEN_79, regs_9) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_112 = mux(io_wChannel_en, _GEN_80, regs_10) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_113 = mux(io_wChannel_en, _GEN_81, regs_11) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_114 = mux(io_wChannel_en, _GEN_82, regs_12) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_115 = mux(io_wChannel_en, _GEN_83, regs_13) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_116 = mux(io_wChannel_en, _GEN_84, regs_14) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_117 = mux(io_wChannel_en, _GEN_85, regs_15) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_118 = mux(io_wChannel_en, _GEN_86, regs_16) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_119 = mux(io_wChannel_en, _GEN_87, regs_17) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_120 = mux(io_wChannel_en, _GEN_88, regs_18) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_121 = mux(io_wChannel_en, _GEN_89, regs_19) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_122 = mux(io_wChannel_en, _GEN_90, regs_20) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_123 = mux(io_wChannel_en, _GEN_91, regs_21) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_124 = mux(io_wChannel_en, _GEN_92, regs_22) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_125 = mux(io_wChannel_en, _GEN_93, regs_23) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_126 = mux(io_wChannel_en, _GEN_94, regs_24) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_127 = mux(io_wChannel_en, _GEN_95, regs_25) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_128 = mux(io_wChannel_en, _GEN_96, regs_26) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_129 = mux(io_wChannel_en, _GEN_97, regs_27) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_130 = mux(io_wChannel_en, _GEN_98, regs_28) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_131 = mux(io_wChannel_en, _GEN_99, regs_29) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_132 = mux(io_wChannel_en, _GEN_100, regs_30) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _GEN_133 = mux(io_wChannel_en, _GEN_101, regs_31) @[src/main/scala/pipeline/regfile/Regfile.scala 11:21 37:25]
    node _regs_WIRE_0 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_1 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_2 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_3 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_4 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_5 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_6 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_7 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_8 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_9 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_10 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_11 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_12 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_13 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_14 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_15 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_16 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_17 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_18 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_19 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_20 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_21 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_22 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_23 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_24 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_25 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_26 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_27 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_28 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_29 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_30 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    node _regs_WIRE_31 = UInt<32>("h0") @[src/main/scala/pipeline/regfile/Regfile.scala 11:{29,29}]
    io_rChannel_1_out <= _GEN_34
    io_rChannel_2_out <= _GEN_69
    regs_0 <= mux(reset, _regs_WIRE_0, _GEN_102) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_1 <= mux(reset, _regs_WIRE_1, _GEN_103) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_2 <= mux(reset, _regs_WIRE_2, _GEN_104) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_3 <= mux(reset, _regs_WIRE_3, _GEN_105) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_4 <= mux(reset, _regs_WIRE_4, _GEN_106) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_5 <= mux(reset, _regs_WIRE_5, _GEN_107) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_6 <= mux(reset, _regs_WIRE_6, _GEN_108) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_7 <= mux(reset, _regs_WIRE_7, _GEN_109) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_8 <= mux(reset, _regs_WIRE_8, _GEN_110) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_9 <= mux(reset, _regs_WIRE_9, _GEN_111) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_10 <= mux(reset, _regs_WIRE_10, _GEN_112) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_11 <= mux(reset, _regs_WIRE_11, _GEN_113) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_12 <= mux(reset, _regs_WIRE_12, _GEN_114) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_13 <= mux(reset, _regs_WIRE_13, _GEN_115) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_14 <= mux(reset, _regs_WIRE_14, _GEN_116) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_15 <= mux(reset, _regs_WIRE_15, _GEN_117) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_16 <= mux(reset, _regs_WIRE_16, _GEN_118) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_17 <= mux(reset, _regs_WIRE_17, _GEN_119) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_18 <= mux(reset, _regs_WIRE_18, _GEN_120) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_19 <= mux(reset, _regs_WIRE_19, _GEN_121) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_20 <= mux(reset, _regs_WIRE_20, _GEN_122) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_21 <= mux(reset, _regs_WIRE_21, _GEN_123) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_22 <= mux(reset, _regs_WIRE_22, _GEN_124) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_23 <= mux(reset, _regs_WIRE_23, _GEN_125) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_24 <= mux(reset, _regs_WIRE_24, _GEN_126) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_25 <= mux(reset, _regs_WIRE_25, _GEN_127) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_26 <= mux(reset, _regs_WIRE_26, _GEN_128) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_27 <= mux(reset, _regs_WIRE_27, _GEN_129) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_28 <= mux(reset, _regs_WIRE_28, _GEN_130) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_29 <= mux(reset, _regs_WIRE_29, _GEN_131) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_30 <= mux(reset, _regs_WIRE_30, _GEN_132) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]
    regs_31 <= mux(reset, _regs_WIRE_31, _GEN_133) @[src/main/scala/pipeline/regfile/Regfile.scala 11:{21,21}]

  module FetchStage : @[src/main/scala/pipeline/fetch/FetchStage.scala 7:7]
    input clock : Clock @[src/main/scala/pipeline/fetch/FetchStage.scala 7:7]
    input reset : UInt<1> @[src/main/scala/pipeline/fetch/FetchStage.scala 7:7]
    input io_in_ack : UInt<1> @[src/main/scala/pipeline/fetch/FetchStage.scala 8:14]
    output io_out_req : UInt<1> @[src/main/scala/pipeline/fetch/FetchStage.scala 8:14]
    output io_out_bits_pc : UInt<32> @[src/main/scala/pipeline/fetch/FetchStage.scala 8:14]
    output io_out_bits_inst : UInt<32> @[src/main/scala/pipeline/fetch/FetchStage.scala 8:14]
    input io_aside_in_inst : UInt<32> @[src/main/scala/pipeline/fetch/FetchStage.scala 8:14]
    input io_aside_in_rrdy : UInt<1> @[src/main/scala/pipeline/fetch/FetchStage.scala 8:14]
    input io_aside_in_rvalid : UInt<1> @[src/main/scala/pipeline/fetch/FetchStage.scala 8:14]
    output io_aside_out_req : UInt<1> @[src/main/scala/pipeline/fetch/FetchStage.scala 8:14]
    output io_aside_out_pc : UInt<32> @[src/main/scala/pipeline/fetch/FetchStage.scala 8:14]
    input io_bCtrl_isMispredict : UInt<1> @[src/main/scala/pipeline/fetch/FetchStage.scala 8:14]
    input io_bCtrl_npc : UInt<32> @[src/main/scala/pipeline/fetch/FetchStage.scala 8:14]

    reg outReg_req : UInt<1>, clock with :
      reset => (UInt<1>("h0"), outReg_req) @[src/main/scala/pipeline/fetch/FetchStage.scala 12:23]
    reg outReg_bits_pc : UInt<32>, clock with :
      reset => (UInt<1>("h0"), outReg_bits_pc) @[src/main/scala/pipeline/fetch/FetchStage.scala 12:23]
    reg outReg_bits_inst : UInt<32>, clock with :
      reset => (UInt<1>("h0"), outReg_bits_inst) @[src/main/scala/pipeline/fetch/FetchStage.scala 12:23]
    reg stat : UInt<3>, clock with :
      reset => (UInt<1>("h0"), stat) @[src/main/scala/pipeline/fetch/FetchStage.scala 26:21]
    node _T = asUInt(UInt<1>("h0")) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19]
    node _T_1 = asUInt(stat) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19]
    node _T_2 = eq(_T, _T_1) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19]
    node _T_3 = asUInt(UInt<1>("h1")) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19]
    node _T_4 = asUInt(stat) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19]
    node _T_5 = eq(_T_3, _T_4) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19]
    node _GEN_0 = mux(io_aside_in_rrdy, UInt<2>("h2"), stat) @[src/main/scala/pipeline/fetch/FetchStage.scala 39:33 40:16 26:21]
    node io_aside_out_init_1_req = UInt<1>("h1") @[src/main/scala/pipeline/fetch/FetchUtils.scala 26:20 27:14]
    node io_aside_out_init_req = UInt<1>("h0") @[src/main/scala/pipeline/fetch/FetchUtils.scala 20:20 21:14]
    node _GEN_1 = mux(io_aside_in_rrdy, io_aside_out_init_1_req, io_aside_out_init_req) @[src/main/scala/pipeline/fetch/FetchStage.scala 39:33 41:24 9:16]
    node io_aside_out_init_1_pc = outReg_bits_pc @[src/main/scala/pipeline/fetch/FetchUtils.scala 26:20 28:13]
    node io_aside_out_init_pc = UInt<32>("h0") @[src/main/scala/pipeline/fetch/FetchUtils.scala 20:20 22:13]
    node _GEN_2 = mux(io_aside_in_rrdy, io_aside_out_init_1_pc, io_aside_out_init_pc) @[src/main/scala/pipeline/fetch/FetchStage.scala 39:33 41:24 9:16]
    node _T_6 = asUInt(UInt<2>("h2")) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19]
    node _T_7 = asUInt(stat) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19]
    node _T_8 = eq(_T_6, _T_7) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19]
    node _GEN_3 = mux(io_aside_in_rvalid, UInt<2>("h3"), stat) @[src/main/scala/pipeline/fetch/FetchStage.scala 45:35 46:16 26:21]
    node _GEN_4 = mux(io_aside_in_rvalid, io_aside_in_inst, outReg_bits_inst) @[src/main/scala/pipeline/fetch/FetchStage.scala 12:23 45:35 47:28]
    node _GEN_5 = mux(io_aside_in_rvalid, UInt<1>("h1"), outReg_req) @[src/main/scala/pipeline/fetch/FetchStage.scala 45:35 48:22 12:23]
    node _T_9 = asUInt(UInt<2>("h3")) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19]
    node _T_10 = asUInt(stat) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19]
    node _T_11 = eq(_T_9, _T_10) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19]
    node _GEN_6 = mux(io_in_ack, UInt<3>("h4"), stat) @[src/main/scala/pipeline/fetch/FetchStage.scala 52:26 53:16 26:21]
    node _GEN_7 = mux(io_in_ack, UInt<1>("h0"), outReg_req) @[src/main/scala/pipeline/fetch/FetchStage.scala 52:26 54:22 12:23]
    node _T_12 = asUInt(UInt<3>("h4")) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19]
    node _T_13 = asUInt(stat) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19]
    node _T_14 = eq(_T_12, _T_13) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19]
    node _outReg_bits_pc_T = add(outReg_bits_pc, UInt<3>("h4")) @[src/main/scala/pipeline/fetch/FetchStage.scala 60:42]
    node _outReg_bits_pc_T_1 = tail(_outReg_bits_pc_T, 1) @[src/main/scala/pipeline/fetch/FetchStage.scala 60:42]
    node _GEN_8 = mux(_T_14, UInt<1>("h1"), stat) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19 58:14 26:21]
    node _GEN_9 = mux(_T_14, _outReg_bits_pc_T_1, outReg_bits_pc) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19 12:23 60:24]
    node _GEN_10 = mux(_T_11, _GEN_6, _GEN_8) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19]
    node _GEN_11 = mux(_T_11, _GEN_7, outReg_req) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19 12:23]
    node _GEN_12 = mux(_T_11, outReg_bits_pc, _GEN_9) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19 12:23]
    node _GEN_13 = mux(_T_8, _GEN_3, _GEN_10) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19]
    node _GEN_14 = mux(_T_8, _GEN_4, outReg_bits_inst) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19 12:23]
    node _GEN_15 = mux(_T_8, _GEN_5, _GEN_11) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19]
    node _GEN_16 = mux(_T_8, outReg_bits_pc, _GEN_12) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19 12:23]
    node _GEN_17 = mux(_T_5, _GEN_0, _GEN_13) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19]
    node _GEN_18 = mux(_T_5, _GEN_1, io_aside_out_init_req) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19 9:16]
    node _GEN_19 = mux(_T_5, _GEN_2, io_aside_out_init_pc) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19 9:16]
    node _GEN_20 = mux(_T_5, outReg_bits_inst, _GEN_14) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19 12:23]
    node _GEN_21 = mux(_T_5, outReg_req, _GEN_15) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19 12:23]
    node _GEN_22 = mux(_T_5, outReg_bits_pc, _GEN_16) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19 12:23]
    node _GEN_23 = mux(_T_2, UInt<32>("h80000000"), _GEN_22) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19 35:24]
    node _GEN_24 = mux(_T_2, UInt<1>("h1"), _GEN_17) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19 36:14]
    node _GEN_25 = mux(_T_2, io_aside_out_init_req, _GEN_18) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19 9:16]
    node _GEN_26 = mux(_T_2, io_aside_out_init_pc, _GEN_19) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19 9:16]
    node _GEN_27 = mux(_T_2, outReg_bits_inst, _GEN_20) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19 12:23]
    node _GEN_28 = mux(_T_2, outReg_req, _GEN_21) @[src/main/scala/pipeline/fetch/FetchStage.scala 33:19 12:23]
    node _GEN_29 = mux(io_bCtrl_isMispredict, UInt<1>("h1"), _GEN_24) @[src/main/scala/pipeline/fetch/FetchStage.scala 28:31 29:10]
    node _GEN_30 = mux(io_bCtrl_isMispredict, UInt<1>("h0"), _GEN_28) @[src/main/scala/pipeline/fetch/FetchStage.scala 28:31 30:16]
    node _GEN_31 = mux(io_bCtrl_isMispredict, io_bCtrl_npc, _GEN_23) @[src/main/scala/pipeline/fetch/FetchStage.scala 28:31 31:20]
    node _GEN_32 = mux(io_bCtrl_isMispredict, io_aside_out_init_req, _GEN_25) @[src/main/scala/pipeline/fetch/FetchStage.scala 28:31 9:16]
    node _GEN_33 = mux(io_bCtrl_isMispredict, io_aside_out_init_pc, _GEN_26) @[src/main/scala/pipeline/fetch/FetchStage.scala 28:31 9:16]
    node _GEN_34 = mux(io_bCtrl_isMispredict, outReg_bits_inst, _GEN_27) @[src/main/scala/pipeline/fetch/FetchStage.scala 12:23 28:31]
    node io_out_init_req = UInt<1>("h0") @[src/main/scala/pipeline/fetch/FetchUtils.scala 6:20 7:14]
    node io_out_init_bits_pc = UInt<32>("h0") @[src/main/scala/pipeline/fetch/FetchUtils.scala 6:20 8:18]
    node io_out_init_bits_inst = UInt<32>("h0") @[src/main/scala/pipeline/fetch/FetchUtils.scala 6:20 9:20]
    node outReg_init_req = UInt<1>("h0") @[src/main/scala/pipeline/fetch/FetchUtils.scala 6:20 7:14]
    node outReg_init_bits_pc = UInt<32>("h0") @[src/main/scala/pipeline/fetch/FetchUtils.scala 6:20 8:18]
    node outReg_init_bits_inst = UInt<32>("h0") @[src/main/scala/pipeline/fetch/FetchUtils.scala 6:20 9:20]
    io_out_req <= outReg_req @[src/main/scala/pipeline/fetch/FetchStage.scala 13:10]
    io_out_bits_pc <= outReg_bits_pc @[src/main/scala/pipeline/fetch/FetchStage.scala 13:10]
    io_out_bits_inst <= outReg_bits_inst @[src/main/scala/pipeline/fetch/FetchStage.scala 13:10]
    io_aside_out_req <= _GEN_32
    io_aside_out_pc <= _GEN_33
    outReg_req <= mux(reset, outReg_init_req, _GEN_30) @[src/main/scala/pipeline/fetch/FetchStage.scala 12:{23,23}]
    outReg_bits_pc <= mux(reset, outReg_init_bits_pc, _GEN_31) @[src/main/scala/pipeline/fetch/FetchStage.scala 12:{23,23}]
    outReg_bits_inst <= mux(reset, outReg_init_bits_inst, _GEN_34) @[src/main/scala/pipeline/fetch/FetchStage.scala 12:{23,23}]
    stat <= mux(reset, UInt<1>("h0"), _GEN_29) @[src/main/scala/pipeline/fetch/FetchStage.scala 26:{21,21}]

  module Decoder_2RI12 : @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 6:7]
    input clock : Clock @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 6:7]
    input reset : UInt<1> @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 6:7]
    input io_in_pc : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    input io_in_inst : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_isMatched : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_exeOp_opType : UInt<4> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_exeOp_opFunc : UInt<3> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_hasImm : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_imm : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_1_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_1_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_2_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_2_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_data : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]

    node _opcode_T = bits(io_in_inst, 31, 22) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 7:38]
    node _imm12_T = bits(io_in_inst, 21, 10) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 8:37]
    node _rj_T = bits(io_in_inst, 9, 5) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 9:34]
    node _rd_T = bits(io_in_inst, 4, 0) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 10:34]
    node imm12 = _imm12_T @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 8:{26,26}]
    node _immSext_T = asSInt(imm12) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 14:20]
    node opcode = _opcode_T @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 7:{27,27}]
    node _T = eq(UInt<4>("ha"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18]
    node immSext = pad(_immSext_T, 32) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 12:21 14:11]
    node _io_out_bits_imm_T = asUInt(immSext) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 28:34]
    node _T_1 = eq(UInt<4>("h9"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18]
    node _io_out_bits_imm_T_1 = asUInt(immSext) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 34:34]
    node _T_2 = eq(UInt<4>("hd"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18]
    node _T_3 = eq(UInt<4>("he"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18]
    node _T_4 = eq(UInt<8>("ha0"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18]
    node _io_out_bits_imm_T_2 = asUInt(immSext) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 52:34]
    node _T_5 = eq(UInt<8>("ha2"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18]
    node _io_out_bits_imm_T_3 = asUInt(immSext) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 58:34]
    node _T_6 = eq(UInt<8>("ha4"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18]
    node _io_out_bits_imm_T_4 = asUInt(immSext) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 64:34]
    node _T_7 = eq(UInt<8>("ha6"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18]
    node _io_out_bits_imm_T_5 = asUInt(immSext) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 73:34]
    node _GEN_0 = mux(_T_7, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 70:24 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 8:20]
    node io_out_bits_init_exeOp_init_opType = UInt<4>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 14:20 16:17]
    node io_out_bits_init_exeOp_opType = io_out_bits_init_exeOp_init_opType @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 16:16]
    node _GEN_1 = mux(_T_7, UInt<3>("h7"), io_out_bits_init_exeOp_opType) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15 src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 71:32]
    node io_out_bits_init_exeOp_init_opFunc = UInt<3>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 14:20 15:17]
    node io_out_bits_init_exeOp_opFunc = io_out_bits_init_exeOp_init_opFunc @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 16:16]
    node _GEN_2 = mux(_T_7, UInt<1>("h1"), io_out_bits_init_exeOp_opFunc) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15 src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 72:32]
    node io_out_bits_init_imm = UInt<32>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 15:14]
    node _GEN_3 = mux(_T_7, _io_out_bits_imm_T_5, io_out_bits_init_imm) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15 src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 73:23]
    node _GEN_4 = mux(_T_7, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 18:24 74:28]
    node io_out_bits_init_reg_2_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 15:13]
    node io_out_bits_init_reg_2_en = io_out_bits_init_reg_2_init_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 12:16]
    node _GEN_5 = mux(_T_7, UInt<1>("h1"), io_out_bits_init_reg_2_en) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15 src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 75:28]
    node rd = _rd_T @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 10:{23,23}]
    node io_out_bits_init_reg_2_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 16:15]
    node io_out_bits_init_reg_2_addr = io_out_bits_init_reg_2_init_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 12:16]
    node _GEN_6 = mux(_T_7, rd, io_out_bits_init_reg_2_addr) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15 src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 76:30]
    node _GEN_7 = mux(_T_6, UInt<1>("h1"), _GEN_0) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 61:24]
    node _GEN_8 = mux(_T_6, UInt<3>("h7"), _GEN_1) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 62:32]
    node _GEN_9 = mux(_T_6, UInt<2>("h2"), _GEN_2) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 63:32]
    node _GEN_10 = mux(_T_6, _io_out_bits_imm_T_4, _GEN_3) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 64:23]
    node _GEN_11 = mux(_T_6, UInt<1>("h0"), _GEN_4) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 65:28]
    node _GEN_12 = mux(_T_6, UInt<1>("h1"), _GEN_5) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 66:28]
    node _GEN_13 = mux(_T_6, rd, _GEN_6) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 67:30]
    node _GEN_14 = mux(_T_5, UInt<1>("h1"), _GEN_7) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 55:24]
    node _GEN_15 = mux(_T_5, UInt<3>("h6"), _GEN_8) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 56:32]
    node _GEN_16 = mux(_T_5, UInt<1>("h1"), _GEN_9) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 57:32]
    node _GEN_17 = mux(_T_5, _io_out_bits_imm_T_3, _GEN_10) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 58:23]
    node _GEN_18 = mux(_T_5, UInt<1>("h1"), _GEN_11) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 18:24]
    node _GEN_19 = mux(_T_5, io_out_bits_init_reg_2_en, _GEN_12) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_20 = mux(_T_5, io_out_bits_init_reg_2_addr, _GEN_13) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_21 = mux(_T_4, UInt<1>("h1"), _GEN_14) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 49:24]
    node _GEN_22 = mux(_T_4, UInt<3>("h6"), _GEN_15) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 50:32]
    node _GEN_23 = mux(_T_4, UInt<2>("h2"), _GEN_16) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 51:32]
    node _GEN_24 = mux(_T_4, _io_out_bits_imm_T_2, _GEN_17) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 52:23]
    node _GEN_25 = mux(_T_4, UInt<1>("h1"), _GEN_18) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 18:24]
    node _GEN_26 = mux(_T_4, io_out_bits_init_reg_2_en, _GEN_19) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_27 = mux(_T_4, io_out_bits_init_reg_2_addr, _GEN_20) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_28 = mux(_T_3, UInt<1>("h1"), _GEN_21) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 43:24]
    node _GEN_29 = mux(_T_3, UInt<1>("h1"), _GEN_22) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 44:32]
    node _GEN_30 = mux(_T_3, UInt<1>("h1"), _GEN_23) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 45:32]
    node immZext = pad(imm12, 32) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 13:21 15:11]
    node _GEN_31 = mux(_T_3, immZext, _GEN_24) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 46:23]
    node _GEN_32 = mux(_T_3, UInt<1>("h1"), _GEN_25) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 18:24]
    node _GEN_33 = mux(_T_3, io_out_bits_init_reg_2_en, _GEN_26) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_34 = mux(_T_3, io_out_bits_init_reg_2_addr, _GEN_27) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_35 = mux(_T_2, UInt<1>("h1"), _GEN_28) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 37:24]
    node _GEN_36 = mux(_T_2, UInt<1>("h1"), _GEN_29) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 38:32]
    node _GEN_37 = mux(_T_2, UInt<2>("h3"), _GEN_30) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 39:32]
    node _GEN_38 = mux(_T_2, immZext, _GEN_31) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 40:23]
    node _GEN_39 = mux(_T_2, UInt<1>("h1"), _GEN_32) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 18:24]
    node _GEN_40 = mux(_T_2, io_out_bits_init_reg_2_en, _GEN_33) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_41 = mux(_T_2, io_out_bits_init_reg_2_addr, _GEN_34) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_42 = mux(_T_1, UInt<1>("h1"), _GEN_35) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 31:24]
    node _GEN_43 = mux(_T_1, UInt<2>("h3"), _GEN_36) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 32:32]
    node _GEN_44 = mux(_T_1, UInt<2>("h2"), _GEN_37) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 33:32]
    node _GEN_45 = mux(_T_1, _io_out_bits_imm_T_1, _GEN_38) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 34:23]
    node _GEN_46 = mux(_T_1, UInt<1>("h1"), _GEN_39) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 18:24]
    node _GEN_47 = mux(_T_1, io_out_bits_init_reg_2_en, _GEN_40) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_48 = mux(_T_1, io_out_bits_init_reg_2_addr, _GEN_41) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_49 = mux(_T, UInt<1>("h1"), _GEN_42) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 25:24]
    node _GEN_50 = mux(_T, UInt<2>("h3"), _GEN_43) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 26:32]
    node _GEN_51 = mux(_T, UInt<1>("h1"), _GEN_44) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 27:32]
    node _GEN_52 = mux(_T, _io_out_bits_imm_T, _GEN_45) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 28:23]
    node _GEN_53 = mux(_T, UInt<1>("h1"), _GEN_46) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 18:24]
    node _GEN_54 = mux(_T, io_out_bits_init_reg_2_en, _GEN_47) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_55 = mux(_T, io_out_bits_init_reg_2_addr, _GEN_48) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node io_out_bits_init_hasImm = UInt<1>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 14:17]
    node io_out_bits_init_reg_1_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 15:13]
    node io_out_bits_init_reg_1_en = io_out_bits_init_reg_1_init_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 11:16]
    node io_out_bits_init_reg_1_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 16:15]
    node io_out_bits_init_reg_1_addr = io_out_bits_init_reg_1_init_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 11:16]
    node io_out_bits_init_wCtrl_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 8:13]
    node io_out_bits_init_wCtrl_en = io_out_bits_init_wCtrl_init_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 13:16]
    node io_out_bits_init_wCtrl_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 9:15]
    node io_out_bits_init_wCtrl_addr = io_out_bits_init_wCtrl_init_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 13:16]
    node io_out_bits_init_wCtrl_init_data = UInt<32>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 10:15 7:20]
    node io_out_bits_init_wCtrl_data = io_out_bits_init_wCtrl_init_data @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 13:16]
    node rj = _rj_T @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 9:{23,23}]
    io_out_isMatched <= _GEN_49
    io_out_bits_exeOp_opType <= _GEN_50
    io_out_bits_exeOp_opFunc <= _GEN_51
    io_out_bits_hasImm <= UInt<1>("h1") @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 17:22]
    io_out_bits_imm <= _GEN_52
    io_out_bits_reg_1_en <= UInt<1>("h1") @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 20:23]
    io_out_bits_reg_1_addr <= rj @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 21:26]
    io_out_bits_reg_2_en <= _GEN_54
    io_out_bits_reg_2_addr <= _GEN_55
    io_out_bits_wCtrl_en <= _GEN_53
    io_out_bits_wCtrl_addr <= rd @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 19:25]
    io_out_bits_wCtrl_data <= io_out_bits_init_wCtrl_data @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]

  module Decoder_2RI16 : @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 6:7]
    input clock : Clock @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 6:7]
    input reset : UInt<1> @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 6:7]
    input io_in_pc : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    input io_in_inst : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_isMatched : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_exeOp_opType : UInt<4> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_exeOp_opFunc : UInt<3> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_hasImm : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_imm : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_1_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_1_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_2_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_2_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_data : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]

    node _opcode_T = bits(io_in_inst, 31, 26) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 7:38]
    node _rj_T = bits(io_in_inst, 9, 5) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 8:34]
    node _rd_T = bits(io_in_inst, 4, 0) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 9:34]
    node _imm16_T = bits(io_in_inst, 25, 10) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 10:37]
    node rj = _rj_T @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 8:{23,23}]
    node rd = _rd_T @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 9:{23,23}]
    node _imm26_T = cat(rj, rd) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 11:30]
    node _imm26_T_1 = bits(io_in_inst, 25, 10) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 11:49]
    node _imm26_T_2 = cat(_imm26_T, _imm26_T_1) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 11:36]
    node opcode = _opcode_T @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 7:{27,27}]
    node _T = eq(UInt<5>("h13"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19]
    node imm16 = _imm16_T @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 10:{26,26}]
    node _immSext_T = asSInt(imm16) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 25:24]
    node _immSext_T_1 = shl(_immSext_T, 2) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 25:31]
    node _T_1 = eq(UInt<5>("h16"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19]
    node _immSext_T_2 = asSInt(imm16) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 34:24]
    node _immSext_T_3 = shl(_immSext_T_2, 2) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 34:31]
    node _T_2 = eq(UInt<5>("h19"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19]
    node _immSext_T_4 = asSInt(imm16) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 40:24]
    node _immSext_T_5 = shl(_immSext_T_4, 2) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 40:31]
    node _T_3 = eq(UInt<5>("h17"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19]
    node _immSext_T_6 = asSInt(imm16) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 46:24]
    node _immSext_T_7 = shl(_immSext_T_6, 2) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 46:31]
    node _T_4 = eq(UInt<5>("h15"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19]
    node imm26 = _imm26_T_2 @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 11:{26,26}]
    node _immSext_T_8 = asSInt(imm26) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 55:24]
    node _immSext_T_9 = shl(_immSext_T_8, 2) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 55:31]
    node _T_5 = eq(UInt<5>("h14"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19]
    node _immSext_T_10 = asSInt(imm26) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 61:24]
    node _immSext_T_11 = shl(_immSext_T_10, 2) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 61:31]
    node _GEN_3 = mux(_T_5, _immSext_T_11, asSInt(UInt<32>("h0"))) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 61:15 12:28]
    node _GEN_10 = mux(_T_4, _immSext_T_9, _GEN_3) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 55:15]
    node _GEN_14 = mux(_T_3, _immSext_T_7, _GEN_10) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 46:15]
    node _GEN_21 = mux(_T_2, _immSext_T_5, _GEN_14) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 40:15]
    node _GEN_28 = mux(_T_1, _immSext_T_3, _GEN_21) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 34:15]
    node _GEN_35 = mux(_T, _immSext_T_1, _GEN_28) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 25:15]
    node immSext = _GEN_35 @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 12:28]
    node _io_out_bits_imm_T = asUInt(immSext) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 15:30]
    node _io_out_bits_wCtrl_data_T = add(io_in_pc, UInt<3>("h4")) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 28:42]
    node _io_out_bits_wCtrl_data_T_1 = tail(_io_out_bits_wCtrl_data_T, 1) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 28:42]
    node _io_out_bits_wCtrl_data_T_2 = add(io_in_pc, UInt<3>("h4")) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 54:42]
    node _io_out_bits_wCtrl_data_T_3 = tail(_io_out_bits_wCtrl_data_T_2, 1) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 54:42]
    node _GEN_0 = mux(_T_5, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 58:24 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 8:20]
    node io_out_bits_init_exeOp_init_opType = UInt<4>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 14:20 16:17]
    node io_out_bits_init_exeOp_opType = io_out_bits_init_exeOp_init_opType @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 16:16]
    node _GEN_1 = mux(_T_5, UInt<3>("h4"), io_out_bits_init_exeOp_opType) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 59:32 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node io_out_bits_init_exeOp_init_opFunc = UInt<3>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 14:20 15:17]
    node io_out_bits_init_exeOp_opFunc = io_out_bits_init_exeOp_init_opFunc @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 16:16]
    node _GEN_2 = mux(_T_5, UInt<3>("h4"), io_out_bits_init_exeOp_opFunc) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 60:32 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_4 = mux(_T_4, UInt<1>("h1"), _GEN_0) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 49:24]
    node _GEN_5 = mux(_T_4, UInt<3>("h4"), _GEN_1) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 50:32]
    node _GEN_6 = mux(_T_4, UInt<3>("h5"), _GEN_2) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 51:32]
    node io_out_bits_init_wCtrl_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 8:13]
    node io_out_bits_init_wCtrl_en = io_out_bits_init_wCtrl_init_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 13:16]
    node _GEN_7 = mux(_T_4, UInt<1>("h1"), io_out_bits_init_wCtrl_en) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 52:28 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node io_out_bits_init_wCtrl_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 9:15]
    node io_out_bits_init_wCtrl_addr = io_out_bits_init_wCtrl_init_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 13:16]
    node _GEN_8 = mux(_T_4, UInt<1>("h1"), io_out_bits_init_wCtrl_addr) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 53:30 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node io_out_bits_init_wCtrl_init_data = UInt<32>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 10:15 7:20]
    node io_out_bits_init_wCtrl_data = io_out_bits_init_wCtrl_init_data @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 13:16]
    node _GEN_9 = mux(_T_4, _io_out_bits_wCtrl_data_T_3, io_out_bits_init_wCtrl_data) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 54:30 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_11 = mux(_T_3, UInt<1>("h1"), _GEN_4) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 43:24]
    node _GEN_12 = mux(_T_3, UInt<3>("h4"), _GEN_5) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 44:32]
    node _GEN_13 = mux(_T_3, UInt<1>("h1"), _GEN_6) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 45:32]
    node _GEN_15 = mux(_T_3, io_out_bits_init_wCtrl_en, _GEN_7) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_16 = mux(_T_3, io_out_bits_init_wCtrl_addr, _GEN_8) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_17 = mux(_T_3, io_out_bits_init_wCtrl_data, _GEN_9) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_18 = mux(_T_2, UInt<1>("h1"), _GEN_11) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 37:24]
    node _GEN_19 = mux(_T_2, UInt<3>("h4"), _GEN_12) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 38:32]
    node _GEN_20 = mux(_T_2, UInt<2>("h3"), _GEN_13) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 39:32]
    node _GEN_22 = mux(_T_2, io_out_bits_init_wCtrl_en, _GEN_15) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_23 = mux(_T_2, io_out_bits_init_wCtrl_addr, _GEN_16) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_24 = mux(_T_2, io_out_bits_init_wCtrl_data, _GEN_17) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_25 = mux(_T_1, UInt<1>("h1"), _GEN_18) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 31:24]
    node _GEN_26 = mux(_T_1, UInt<3>("h4"), _GEN_19) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 32:32]
    node _GEN_27 = mux(_T_1, UInt<2>("h2"), _GEN_20) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 33:32]
    node _GEN_29 = mux(_T_1, io_out_bits_init_wCtrl_en, _GEN_22) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_30 = mux(_T_1, io_out_bits_init_wCtrl_addr, _GEN_23) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_31 = mux(_T_1, io_out_bits_init_wCtrl_data, _GEN_24) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_32 = mux(_T, UInt<1>("h1"), _GEN_25) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 22:24]
    node _GEN_33 = mux(_T, UInt<3>("h5"), _GEN_26) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 23:32]
    node _GEN_34 = mux(_T, UInt<1>("h1"), _GEN_27) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 24:32]
    node _GEN_36 = mux(_T, UInt<1>("h1"), _GEN_29) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 26:28]
    node _GEN_37 = mux(_T, rd, _GEN_30) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 27:30]
    node _GEN_38 = mux(_T, _io_out_bits_wCtrl_data_T_1, _GEN_31) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 28:30]
    node io_out_bits_init_hasImm = UInt<1>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 14:17]
    node io_out_bits_init_imm = UInt<32>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 15:14]
    node io_out_bits_init_reg_1_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 15:13]
    node io_out_bits_init_reg_1_en = io_out_bits_init_reg_1_init_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 11:16]
    node io_out_bits_init_reg_1_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 16:15]
    node io_out_bits_init_reg_1_addr = io_out_bits_init_reg_1_init_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 11:16]
    node io_out_bits_init_reg_2_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 15:13]
    node io_out_bits_init_reg_2_en = io_out_bits_init_reg_2_init_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 12:16]
    node io_out_bits_init_reg_2_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 16:15]
    node io_out_bits_init_reg_2_addr = io_out_bits_init_reg_2_init_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 12:16]
    io_out_isMatched <= _GEN_32
    io_out_bits_exeOp_opType <= _GEN_33
    io_out_bits_exeOp_opFunc <= _GEN_34
    io_out_bits_hasImm <= UInt<1>("h1") @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 14:22]
    io_out_bits_imm <= _io_out_bits_imm_T @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 15:19]
    io_out_bits_reg_1_en <= UInt<1>("h1") @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 16:24]
    io_out_bits_reg_1_addr <= rj @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 17:26]
    io_out_bits_reg_2_en <= UInt<1>("h1") @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 18:24]
    io_out_bits_reg_2_addr <= rd @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 19:26]
    io_out_bits_wCtrl_en <= _GEN_36
    io_out_bits_wCtrl_addr <= _GEN_37
    io_out_bits_wCtrl_data <= _GEN_38

  module Decoder_3R : @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 7:7]
    input clock : Clock @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 7:7]
    input reset : UInt<1> @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 7:7]
    input io_in_pc : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    input io_in_inst : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_isMatched : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_exeOp_opType : UInt<4> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_exeOp_opFunc : UInt<3> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_hasImm : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_imm : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_1_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_1_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_2_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_2_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_data : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]

    node _opcode_T = bits(io_in_inst, 31, 15) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 8:43]
    node _rk_T = bits(io_in_inst, 14, 10) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 9:43]
    node _rj_T = bits(io_in_inst, 9, 5) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 10:43]
    node _rd_T = bits(io_in_inst, 4, 0) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 11:43]
    node _imm5_T = bits(io_in_inst, 14, 10) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 12:36]
    node opcode = _opcode_T @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 8:{32,32}]
    node _T = eq(UInt<6>("h20"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19]
    node _T_1 = eq(UInt<6>("h22"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19]
    node _T_2 = eq(UInt<6>("h38"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19]
    node _T_3 = eq(UInt<6>("h29"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19]
    node _T_4 = eq(UInt<6>("h2a"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19]
    node _T_5 = eq(UInt<6>("h2b"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19]
    node _T_6 = eq(UInt<6>("h2f"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19]
    node _T_7 = eq(UInt<8>("h81"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19]
    node _T_8 = eq(UInt<8>("h89"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19]
    node _GEN_0 = mux(_T_8, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 65:24 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 8:20]
    node io_out_bits_init_exeOp_init_opType = UInt<4>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 14:20 16:17]
    node io_out_bits_init_exeOp_opType = io_out_bits_init_exeOp_init_opType @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 16:16]
    node _GEN_1 = mux(_T_8, UInt<2>("h2"), io_out_bits_init_exeOp_opType) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 66:32 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node io_out_bits_init_exeOp_init_opFunc = UInt<3>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 14:20 15:17]
    node io_out_bits_init_exeOp_opFunc = io_out_bits_init_exeOp_init_opFunc @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 16:16]
    node _GEN_2 = mux(_T_8, UInt<1>("h1"), io_out_bits_init_exeOp_opFunc) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 67:32 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node io_out_bits_init_hasImm = UInt<1>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 14:17]
    node _GEN_3 = mux(_T_8, UInt<1>("h1"), io_out_bits_init_hasImm) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 68:26 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node imm5 = _imm5_T @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 12:{25,25}]
    node io_out_bits_init_imm = UInt<32>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 15:14]
    node _GEN_4 = mux(_T_8, imm5, io_out_bits_init_imm) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 69:23 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_5 = mux(_T_7, UInt<1>("h1"), _GEN_0) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 58:24]
    node _GEN_6 = mux(_T_7, UInt<2>("h2"), _GEN_1) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 59:32]
    node _GEN_7 = mux(_T_7, UInt<2>("h2"), _GEN_2) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 60:32]
    node _GEN_8 = mux(_T_7, UInt<1>("h1"), _GEN_3) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 61:26]
    node _GEN_9 = mux(_T_7, imm5, _GEN_4) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 62:23]
    node _GEN_10 = mux(_T_6, UInt<1>("h1"), _GEN_5) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 53:24]
    node _GEN_11 = mux(_T_6, UInt<2>("h2"), _GEN_6) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 54:32]
    node _GEN_12 = mux(_T_6, UInt<1>("h1"), _GEN_7) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 55:32]
    node _GEN_13 = mux(_T_6, io_out_bits_init_hasImm, _GEN_8) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_14 = mux(_T_6, io_out_bits_init_imm, _GEN_9) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_15 = mux(_T_5, UInt<1>("h1"), _GEN_10) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 48:24]
    node _GEN_16 = mux(_T_5, UInt<1>("h1"), _GEN_11) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 49:32]
    node _GEN_17 = mux(_T_5, UInt<2>("h2"), _GEN_12) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 50:32]
    node _GEN_18 = mux(_T_5, io_out_bits_init_hasImm, _GEN_13) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_19 = mux(_T_5, io_out_bits_init_imm, _GEN_14) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_20 = mux(_T_4, UInt<1>("h1"), _GEN_15) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 43:24]
    node _GEN_21 = mux(_T_4, UInt<1>("h1"), _GEN_16) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 44:32]
    node _GEN_22 = mux(_T_4, UInt<1>("h1"), _GEN_17) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 45:32]
    node _GEN_23 = mux(_T_4, io_out_bits_init_hasImm, _GEN_18) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_24 = mux(_T_4, io_out_bits_init_imm, _GEN_19) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_25 = mux(_T_3, UInt<1>("h1"), _GEN_20) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 38:24]
    node _GEN_26 = mux(_T_3, UInt<1>("h1"), _GEN_21) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 39:32]
    node _GEN_27 = mux(_T_3, UInt<2>("h3"), _GEN_22) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 40:32]
    node _GEN_28 = mux(_T_3, io_out_bits_init_hasImm, _GEN_23) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_29 = mux(_T_3, io_out_bits_init_imm, _GEN_24) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_30 = mux(_T_2, UInt<1>("h1"), _GEN_25) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 33:24]
    node _GEN_31 = mux(_T_2, UInt<2>("h3"), _GEN_26) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 34:32]
    node _GEN_32 = mux(_T_2, UInt<3>("h4"), _GEN_27) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 35:32]
    node _GEN_33 = mux(_T_2, io_out_bits_init_hasImm, _GEN_28) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_34 = mux(_T_2, io_out_bits_init_imm, _GEN_29) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_35 = mux(_T_1, UInt<1>("h1"), _GEN_30) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 28:24]
    node _GEN_36 = mux(_T_1, UInt<2>("h3"), _GEN_31) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 29:32]
    node _GEN_37 = mux(_T_1, UInt<2>("h3"), _GEN_32) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 30:32]
    node _GEN_38 = mux(_T_1, io_out_bits_init_hasImm, _GEN_33) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_39 = mux(_T_1, io_out_bits_init_imm, _GEN_34) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_40 = mux(_T, UInt<1>("h1"), _GEN_35) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 23:24]
    node _GEN_41 = mux(_T, UInt<2>("h3"), _GEN_36) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 24:32]
    node _GEN_42 = mux(_T, UInt<1>("h1"), _GEN_37) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 25:32]
    node _GEN_43 = mux(_T, io_out_bits_init_hasImm, _GEN_38) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_44 = mux(_T, io_out_bits_init_imm, _GEN_39) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node io_out_bits_init_reg_1_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 15:13]
    node io_out_bits_init_reg_1_en = io_out_bits_init_reg_1_init_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 11:16]
    node io_out_bits_init_reg_1_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 16:15]
    node io_out_bits_init_reg_1_addr = io_out_bits_init_reg_1_init_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 11:16]
    node io_out_bits_init_reg_2_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 15:13]
    node io_out_bits_init_reg_2_en = io_out_bits_init_reg_2_init_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 12:16]
    node io_out_bits_init_reg_2_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 16:15]
    node io_out_bits_init_reg_2_addr = io_out_bits_init_reg_2_init_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 12:16]
    node io_out_bits_init_wCtrl_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 8:13]
    node io_out_bits_init_wCtrl_en = io_out_bits_init_wCtrl_init_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 13:16]
    node io_out_bits_init_wCtrl_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 9:15]
    node io_out_bits_init_wCtrl_addr = io_out_bits_init_wCtrl_init_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 13:16]
    node io_out_bits_init_wCtrl_init_data = UInt<32>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 10:15 7:20]
    node io_out_bits_init_wCtrl_data = io_out_bits_init_wCtrl_init_data @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 13:16]
    node rk = _rk_T @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 9:{32,32}]
    node rj = _rj_T @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 10:{32,32}]
    node rd = _rd_T @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 11:{32,32}]
    io_out_isMatched <= _GEN_40
    io_out_bits_exeOp_opType <= _GEN_41
    io_out_bits_exeOp_opFunc <= _GEN_42
    io_out_bits_hasImm <= _GEN_43
    io_out_bits_imm <= _GEN_44
    io_out_bits_reg_1_en <= UInt<1>("h1") @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 16:24]
    io_out_bits_reg_1_addr <= rj @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 18:26]
    io_out_bits_reg_2_en <= UInt<1>("h1") @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 17:24]
    io_out_bits_reg_2_addr <= rk @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 19:26]
    io_out_bits_wCtrl_en <= UInt<1>("h1") @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 14:24]
    io_out_bits_wCtrl_addr <= rd @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 15:26]
    io_out_bits_wCtrl_data <= io_out_bits_init_wCtrl_data @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]

  module Decoder_Special : @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 6:7]
    input clock : Clock @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 6:7]
    input reset : UInt<1> @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 6:7]
    input io_in_pc : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    input io_in_inst : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_isMatched : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_exeOp_opType : UInt<4> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_exeOp_opFunc : UInt<3> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_hasImm : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_imm : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_1_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_1_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_2_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_2_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_data : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]

    node _opcode_T = bits(io_in_inst, 31, 25) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 7:43]
    node _imm_T = bits(io_in_inst, 24, 5) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 8:43]
    node _rd_T = bits(io_in_inst, 4, 0) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 9:43]
    node imm = _imm_T @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 8:{32,32}]
    node _imm12I_T = cat(imm, UInt<12>("h0")) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 10:32]
    node opcode = _opcode_T @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 7:{32,32}]
    node _T = eq(UInt<4>("ha"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 18:19]
    node _T_1 = eq(UInt<4>("he"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 18:19]
    node imm12I = _imm12I_T @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 10:{27,27}]
    node _io_out_bits_imm_T = add(imm12I, io_in_pc) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 29:33]
    node _io_out_bits_imm_T_1 = tail(_io_out_bits_imm_T, 1) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 29:33]
    node _GEN_0 = mux(_T_1, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 18:19 26:24 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 8:20]
    node io_out_bits_init_exeOp_init_opType = UInt<4>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 14:20 16:17]
    node io_out_bits_init_exeOp_opType = io_out_bits_init_exeOp_init_opType @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 16:16]
    node _GEN_1 = mux(_T_1, UInt<2>("h3"), io_out_bits_init_exeOp_opType) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 18:19 27:32 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node io_out_bits_init_exeOp_init_opFunc = UInt<3>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 14:20 15:17]
    node io_out_bits_init_exeOp_opFunc = io_out_bits_init_exeOp_init_opFunc @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 16:16]
    node _GEN_2 = mux(_T_1, UInt<1>("h1"), io_out_bits_init_exeOp_opFunc) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 18:19 28:32 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node io_out_bits_init_imm = UInt<32>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 15:14]
    node _GEN_3 = mux(_T_1, _io_out_bits_imm_T_1, io_out_bits_init_imm) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 18:19 29:23 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_4 = mux(_T, UInt<1>("h1"), _GEN_0) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 18:19 20:24]
    node _GEN_5 = mux(_T, UInt<2>("h3"), _GEN_1) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 18:19 21:32]
    node _GEN_6 = mux(_T, UInt<1>("h1"), _GEN_2) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 18:19 22:32]
    node _GEN_7 = mux(_T, imm12I, _GEN_3) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 18:19 23:23]
    node io_out_bits_init_hasImm = UInt<1>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 14:17]
    node io_out_bits_init_reg_1_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 15:13]
    node io_out_bits_init_reg_1_en = io_out_bits_init_reg_1_init_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 11:16]
    node io_out_bits_init_reg_1_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 16:15]
    node io_out_bits_init_reg_1_addr = io_out_bits_init_reg_1_init_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 11:16]
    node io_out_bits_init_reg_2_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 15:13]
    node io_out_bits_init_reg_2_en = io_out_bits_init_reg_2_init_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 12:16]
    node io_out_bits_init_reg_2_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 16:15]
    node io_out_bits_init_reg_2_addr = io_out_bits_init_reg_2_init_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 12:16]
    node io_out_bits_init_wCtrl_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 8:13]
    node io_out_bits_init_wCtrl_en = io_out_bits_init_wCtrl_init_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 13:16]
    node io_out_bits_init_wCtrl_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 9:15]
    node io_out_bits_init_wCtrl_addr = io_out_bits_init_wCtrl_init_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 13:16]
    node io_out_bits_init_wCtrl_init_data = UInt<32>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 10:15 7:20]
    node io_out_bits_init_wCtrl_data = io_out_bits_init_wCtrl_init_data @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 13:16]
    node rd = _rd_T @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 9:{32,32}]
    io_out_isMatched <= _GEN_4
    io_out_bits_exeOp_opType <= _GEN_5
    io_out_bits_exeOp_opFunc <= _GEN_6
    io_out_bits_hasImm <= UInt<1>("h1") @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 15:22]
    io_out_bits_imm <= _GEN_7
    io_out_bits_reg_1_en <= UInt<1>("h1") @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 16:24]
    io_out_bits_reg_1_addr <= UInt<5>("h0") @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 17:26]
    io_out_bits_reg_2_en <= io_out_bits_init_reg_2_en @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    io_out_bits_reg_2_addr <= io_out_bits_init_reg_2_addr @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    io_out_bits_wCtrl_en <= UInt<1>("h1") @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 12:24]
    io_out_bits_wCtrl_addr <= rd @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 13:26]
    io_out_bits_wCtrl_data <= io_out_bits_init_wCtrl_data @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]

  module MultiMux1 : @[src/main/scala/helper/MultiMux1.scala 13:7]
    input clock : Clock @[src/main/scala/helper/MultiMux1.scala 13:7]
    input reset : UInt<1> @[src/main/scala/helper/MultiMux1.scala 13:7]
    input io_inputs_0_valid : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_0_bits_exeOp_opType : UInt<4> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_0_bits_exeOp_opFunc : UInt<3> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_0_bits_hasImm : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_0_bits_imm : UInt<32> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_0_bits_reg_1_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_0_bits_reg_1_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_0_bits_reg_2_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_0_bits_reg_2_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_0_bits_wCtrl_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_0_bits_wCtrl_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_0_bits_wCtrl_data : UInt<32> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_1_valid : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_1_bits_exeOp_opType : UInt<4> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_1_bits_exeOp_opFunc : UInt<3> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_1_bits_hasImm : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_1_bits_imm : UInt<32> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_1_bits_reg_1_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_1_bits_reg_1_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_1_bits_reg_2_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_1_bits_reg_2_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_1_bits_wCtrl_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_1_bits_wCtrl_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_1_bits_wCtrl_data : UInt<32> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_2_valid : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_2_bits_exeOp_opType : UInt<4> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_2_bits_exeOp_opFunc : UInt<3> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_2_bits_hasImm : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_2_bits_imm : UInt<32> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_2_bits_reg_1_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_2_bits_reg_1_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_2_bits_reg_2_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_2_bits_reg_2_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_2_bits_wCtrl_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_2_bits_wCtrl_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_2_bits_wCtrl_data : UInt<32> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_3_valid : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_3_bits_exeOp_opType : UInt<4> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_3_bits_exeOp_opFunc : UInt<3> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_3_bits_hasImm : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_3_bits_imm : UInt<32> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_3_bits_reg_1_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_3_bits_reg_1_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_3_bits_reg_2_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_3_bits_reg_2_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_3_bits_wCtrl_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_3_bits_wCtrl_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_3_bits_wCtrl_data : UInt<32> @[src/main/scala/helper/MultiMux1.scala 14:14]
    output io_output_valid : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    output io_output_bits_exeOp_opType : UInt<4> @[src/main/scala/helper/MultiMux1.scala 14:14]
    output io_output_bits_exeOp_opFunc : UInt<3> @[src/main/scala/helper/MultiMux1.scala 14:14]
    output io_output_bits_hasImm : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    output io_output_bits_imm : UInt<32> @[src/main/scala/helper/MultiMux1.scala 14:14]
    output io_output_bits_reg_1_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    output io_output_bits_reg_1_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    output io_output_bits_reg_2_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    output io_output_bits_reg_2_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    output io_output_bits_wCtrl_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    output io_output_bits_wCtrl_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    output io_output_bits_wCtrl_data : UInt<32> @[src/main/scala/helper/MultiMux1.scala 14:14]

    node _io_output_valid_T = or(io_inputs_0_valid, io_inputs_1_valid) @[src/main/scala/helper/MultiMux1.scala 19:54]
    node _io_output_valid_T_1 = or(_io_output_valid_T, io_inputs_2_valid) @[src/main/scala/helper/MultiMux1.scala 19:54]
    node _io_output_valid_T_2 = or(_io_output_valid_T_1, io_inputs_3_valid) @[src/main/scala/helper/MultiMux1.scala 19:54]
    node _flatten_0_WIRE_exeOp_opType = UInt<4>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_0_T_exeOp_opType = mux(io_inputs_0_valid, io_inputs_0_bits_exeOp_opType, _flatten_0_WIRE_exeOp_opType) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_0_WIRE_exeOp_opFunc = UInt<3>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_0_T_exeOp_opFunc = mux(io_inputs_0_valid, io_inputs_0_bits_exeOp_opFunc, _flatten_0_WIRE_exeOp_opFunc) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_0_WIRE_hasImm = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_0_T_hasImm = mux(io_inputs_0_valid, io_inputs_0_bits_hasImm, _flatten_0_WIRE_hasImm) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_0_WIRE_imm = UInt<32>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_0_T_imm = mux(io_inputs_0_valid, io_inputs_0_bits_imm, _flatten_0_WIRE_imm) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_0_WIRE_reg_1_en = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_0_T_reg_1_en = mux(io_inputs_0_valid, io_inputs_0_bits_reg_1_en, _flatten_0_WIRE_reg_1_en) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_0_WIRE_reg_1_addr = UInt<5>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_0_T_reg_1_addr = mux(io_inputs_0_valid, io_inputs_0_bits_reg_1_addr, _flatten_0_WIRE_reg_1_addr) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_0_WIRE_reg_2_en = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_0_T_reg_2_en = mux(io_inputs_0_valid, io_inputs_0_bits_reg_2_en, _flatten_0_WIRE_reg_2_en) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_0_WIRE_reg_2_addr = UInt<5>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_0_T_reg_2_addr = mux(io_inputs_0_valid, io_inputs_0_bits_reg_2_addr, _flatten_0_WIRE_reg_2_addr) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_0_WIRE_wCtrl_en = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_0_T_wCtrl_en = mux(io_inputs_0_valid, io_inputs_0_bits_wCtrl_en, _flatten_0_WIRE_wCtrl_en) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_0_WIRE_wCtrl_addr = UInt<5>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_0_T_wCtrl_addr = mux(io_inputs_0_valid, io_inputs_0_bits_wCtrl_addr, _flatten_0_WIRE_wCtrl_addr) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_0_WIRE_wCtrl_data = UInt<32>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_0_T_wCtrl_data = mux(io_inputs_0_valid, io_inputs_0_bits_wCtrl_data, _flatten_0_WIRE_wCtrl_data) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_1_WIRE_exeOp_opType = UInt<4>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_1_T_exeOp_opType = mux(io_inputs_1_valid, io_inputs_1_bits_exeOp_opType, _flatten_1_WIRE_exeOp_opType) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_1_WIRE_exeOp_opFunc = UInt<3>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_1_T_exeOp_opFunc = mux(io_inputs_1_valid, io_inputs_1_bits_exeOp_opFunc, _flatten_1_WIRE_exeOp_opFunc) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_1_WIRE_hasImm = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_1_T_hasImm = mux(io_inputs_1_valid, io_inputs_1_bits_hasImm, _flatten_1_WIRE_hasImm) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_1_WIRE_imm = UInt<32>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_1_T_imm = mux(io_inputs_1_valid, io_inputs_1_bits_imm, _flatten_1_WIRE_imm) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_1_WIRE_reg_1_en = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_1_T_reg_1_en = mux(io_inputs_1_valid, io_inputs_1_bits_reg_1_en, _flatten_1_WIRE_reg_1_en) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_1_WIRE_reg_1_addr = UInt<5>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_1_T_reg_1_addr = mux(io_inputs_1_valid, io_inputs_1_bits_reg_1_addr, _flatten_1_WIRE_reg_1_addr) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_1_WIRE_reg_2_en = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_1_T_reg_2_en = mux(io_inputs_1_valid, io_inputs_1_bits_reg_2_en, _flatten_1_WIRE_reg_2_en) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_1_WIRE_reg_2_addr = UInt<5>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_1_T_reg_2_addr = mux(io_inputs_1_valid, io_inputs_1_bits_reg_2_addr, _flatten_1_WIRE_reg_2_addr) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_1_WIRE_wCtrl_en = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_1_T_wCtrl_en = mux(io_inputs_1_valid, io_inputs_1_bits_wCtrl_en, _flatten_1_WIRE_wCtrl_en) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_1_WIRE_wCtrl_addr = UInt<5>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_1_T_wCtrl_addr = mux(io_inputs_1_valid, io_inputs_1_bits_wCtrl_addr, _flatten_1_WIRE_wCtrl_addr) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_1_WIRE_wCtrl_data = UInt<32>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_1_T_wCtrl_data = mux(io_inputs_1_valid, io_inputs_1_bits_wCtrl_data, _flatten_1_WIRE_wCtrl_data) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_2_WIRE_exeOp_opType = UInt<4>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_2_T_exeOp_opType = mux(io_inputs_2_valid, io_inputs_2_bits_exeOp_opType, _flatten_2_WIRE_exeOp_opType) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_2_WIRE_exeOp_opFunc = UInt<3>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_2_T_exeOp_opFunc = mux(io_inputs_2_valid, io_inputs_2_bits_exeOp_opFunc, _flatten_2_WIRE_exeOp_opFunc) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_2_WIRE_hasImm = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_2_T_hasImm = mux(io_inputs_2_valid, io_inputs_2_bits_hasImm, _flatten_2_WIRE_hasImm) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_2_WIRE_imm = UInt<32>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_2_T_imm = mux(io_inputs_2_valid, io_inputs_2_bits_imm, _flatten_2_WIRE_imm) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_2_WIRE_reg_1_en = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_2_T_reg_1_en = mux(io_inputs_2_valid, io_inputs_2_bits_reg_1_en, _flatten_2_WIRE_reg_1_en) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_2_WIRE_reg_1_addr = UInt<5>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_2_T_reg_1_addr = mux(io_inputs_2_valid, io_inputs_2_bits_reg_1_addr, _flatten_2_WIRE_reg_1_addr) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_2_WIRE_reg_2_en = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_2_T_reg_2_en = mux(io_inputs_2_valid, io_inputs_2_bits_reg_2_en, _flatten_2_WIRE_reg_2_en) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_2_WIRE_reg_2_addr = UInt<5>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_2_T_reg_2_addr = mux(io_inputs_2_valid, io_inputs_2_bits_reg_2_addr, _flatten_2_WIRE_reg_2_addr) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_2_WIRE_wCtrl_en = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_2_T_wCtrl_en = mux(io_inputs_2_valid, io_inputs_2_bits_wCtrl_en, _flatten_2_WIRE_wCtrl_en) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_2_WIRE_wCtrl_addr = UInt<5>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_2_T_wCtrl_addr = mux(io_inputs_2_valid, io_inputs_2_bits_wCtrl_addr, _flatten_2_WIRE_wCtrl_addr) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_2_WIRE_wCtrl_data = UInt<32>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_2_T_wCtrl_data = mux(io_inputs_2_valid, io_inputs_2_bits_wCtrl_data, _flatten_2_WIRE_wCtrl_data) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_3_WIRE_exeOp_opType = UInt<4>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_3_T_exeOp_opType = mux(io_inputs_3_valid, io_inputs_3_bits_exeOp_opType, _flatten_3_WIRE_exeOp_opType) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_3_WIRE_exeOp_opFunc = UInt<3>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_3_T_exeOp_opFunc = mux(io_inputs_3_valid, io_inputs_3_bits_exeOp_opFunc, _flatten_3_WIRE_exeOp_opFunc) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_3_WIRE_hasImm = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_3_T_hasImm = mux(io_inputs_3_valid, io_inputs_3_bits_hasImm, _flatten_3_WIRE_hasImm) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_3_WIRE_imm = UInt<32>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_3_T_imm = mux(io_inputs_3_valid, io_inputs_3_bits_imm, _flatten_3_WIRE_imm) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_3_WIRE_reg_1_en = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_3_T_reg_1_en = mux(io_inputs_3_valid, io_inputs_3_bits_reg_1_en, _flatten_3_WIRE_reg_1_en) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_3_WIRE_reg_1_addr = UInt<5>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_3_T_reg_1_addr = mux(io_inputs_3_valid, io_inputs_3_bits_reg_1_addr, _flatten_3_WIRE_reg_1_addr) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_3_WIRE_reg_2_en = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_3_T_reg_2_en = mux(io_inputs_3_valid, io_inputs_3_bits_reg_2_en, _flatten_3_WIRE_reg_2_en) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_3_WIRE_reg_2_addr = UInt<5>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_3_T_reg_2_addr = mux(io_inputs_3_valid, io_inputs_3_bits_reg_2_addr, _flatten_3_WIRE_reg_2_addr) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_3_WIRE_wCtrl_en = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_3_T_wCtrl_en = mux(io_inputs_3_valid, io_inputs_3_bits_wCtrl_en, _flatten_3_WIRE_wCtrl_en) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_3_WIRE_wCtrl_addr = UInt<5>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_3_T_wCtrl_addr = mux(io_inputs_3_valid, io_inputs_3_bits_wCtrl_addr, _flatten_3_WIRE_wCtrl_addr) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_3_WIRE_wCtrl_data = UInt<32>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{78,78}]
    node _flatten_3_T_wCtrl_data = mux(io_inputs_3_valid, io_inputs_3_bits_wCtrl_data, _flatten_3_WIRE_wCtrl_data) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node flatten_0_wCtrl_en = _flatten_0_T_wCtrl_en @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_0_wCtrl_addr = _flatten_0_T_wCtrl_addr @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node io_output_bits_qual1_hi = cat(flatten_0_wCtrl_en, flatten_0_wCtrl_addr) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_0_wCtrl_data = _flatten_0_T_wCtrl_data @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T = cat(io_output_bits_qual1_hi, flatten_0_wCtrl_data) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_0_reg_2_en = _flatten_0_T_reg_2_en @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_0_reg_2_addr = _flatten_0_T_reg_2_addr @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_1 = cat(flatten_0_reg_2_en, flatten_0_reg_2_addr) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_0_reg_1_en = _flatten_0_T_reg_1_en @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_0_reg_1_addr = _flatten_0_T_reg_1_addr @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_2 = cat(flatten_0_reg_1_en, flatten_0_reg_1_addr) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_0_exeOp_opType = _flatten_0_T_exeOp_opType @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_0_exeOp_opFunc = _flatten_0_T_exeOp_opFunc @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_3 = cat(flatten_0_exeOp_opType, flatten_0_exeOp_opFunc) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node io_output_bits_qual1_lo_hi = cat(_io_output_bits_qual1_T_2, _io_output_bits_qual1_T_1) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node io_output_bits_qual1_lo = cat(io_output_bits_qual1_lo_hi, _io_output_bits_qual1_T) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_0_hasImm = _flatten_0_T_hasImm @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node io_output_bits_qual1_hi_hi = cat(_io_output_bits_qual1_T_3, flatten_0_hasImm) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_0_imm = _flatten_0_T_imm @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node io_output_bits_qual1_hi_1 = cat(io_output_bits_qual1_hi_hi, flatten_0_imm) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node _io_output_bits_qual1_T_4 = cat(io_output_bits_qual1_hi_1, io_output_bits_qual1_lo) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_1_wCtrl_en = _flatten_1_T_wCtrl_en @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_1_wCtrl_addr = _flatten_1_T_wCtrl_addr @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node io_output_bits_qual1_hi_2 = cat(flatten_1_wCtrl_en, flatten_1_wCtrl_addr) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_1_wCtrl_data = _flatten_1_T_wCtrl_data @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_5 = cat(io_output_bits_qual1_hi_2, flatten_1_wCtrl_data) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_1_reg_2_en = _flatten_1_T_reg_2_en @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_1_reg_2_addr = _flatten_1_T_reg_2_addr @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_6 = cat(flatten_1_reg_2_en, flatten_1_reg_2_addr) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_1_reg_1_en = _flatten_1_T_reg_1_en @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_1_reg_1_addr = _flatten_1_T_reg_1_addr @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_7 = cat(flatten_1_reg_1_en, flatten_1_reg_1_addr) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_1_exeOp_opType = _flatten_1_T_exeOp_opType @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_1_exeOp_opFunc = _flatten_1_T_exeOp_opFunc @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_8 = cat(flatten_1_exeOp_opType, flatten_1_exeOp_opFunc) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node io_output_bits_qual1_lo_hi_1 = cat(_io_output_bits_qual1_T_7, _io_output_bits_qual1_T_6) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node io_output_bits_qual1_lo_1 = cat(io_output_bits_qual1_lo_hi_1, _io_output_bits_qual1_T_5) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_1_hasImm = _flatten_1_T_hasImm @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node io_output_bits_qual1_hi_hi_1 = cat(_io_output_bits_qual1_T_8, flatten_1_hasImm) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_1_imm = _flatten_1_T_imm @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node io_output_bits_qual1_hi_3 = cat(io_output_bits_qual1_hi_hi_1, flatten_1_imm) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node _io_output_bits_qual1_T_9 = cat(io_output_bits_qual1_hi_3, io_output_bits_qual1_lo_1) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_2_wCtrl_en = _flatten_2_T_wCtrl_en @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_2_wCtrl_addr = _flatten_2_T_wCtrl_addr @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node io_output_bits_qual1_hi_4 = cat(flatten_2_wCtrl_en, flatten_2_wCtrl_addr) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_2_wCtrl_data = _flatten_2_T_wCtrl_data @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_10 = cat(io_output_bits_qual1_hi_4, flatten_2_wCtrl_data) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_2_reg_2_en = _flatten_2_T_reg_2_en @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_2_reg_2_addr = _flatten_2_T_reg_2_addr @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_11 = cat(flatten_2_reg_2_en, flatten_2_reg_2_addr) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_2_reg_1_en = _flatten_2_T_reg_1_en @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_2_reg_1_addr = _flatten_2_T_reg_1_addr @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_12 = cat(flatten_2_reg_1_en, flatten_2_reg_1_addr) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_2_exeOp_opType = _flatten_2_T_exeOp_opType @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_2_exeOp_opFunc = _flatten_2_T_exeOp_opFunc @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_13 = cat(flatten_2_exeOp_opType, flatten_2_exeOp_opFunc) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node io_output_bits_qual1_lo_hi_2 = cat(_io_output_bits_qual1_T_12, _io_output_bits_qual1_T_11) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node io_output_bits_qual1_lo_2 = cat(io_output_bits_qual1_lo_hi_2, _io_output_bits_qual1_T_10) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_2_hasImm = _flatten_2_T_hasImm @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node io_output_bits_qual1_hi_hi_2 = cat(_io_output_bits_qual1_T_13, flatten_2_hasImm) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_2_imm = _flatten_2_T_imm @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node io_output_bits_qual1_hi_5 = cat(io_output_bits_qual1_hi_hi_2, flatten_2_imm) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node _io_output_bits_qual1_T_14 = cat(io_output_bits_qual1_hi_5, io_output_bits_qual1_lo_2) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_3_wCtrl_en = _flatten_3_T_wCtrl_en @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_3_wCtrl_addr = _flatten_3_T_wCtrl_addr @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node io_output_bits_qual1_hi_6 = cat(flatten_3_wCtrl_en, flatten_3_wCtrl_addr) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_3_wCtrl_data = _flatten_3_T_wCtrl_data @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_15 = cat(io_output_bits_qual1_hi_6, flatten_3_wCtrl_data) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_3_reg_2_en = _flatten_3_T_reg_2_en @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_3_reg_2_addr = _flatten_3_T_reg_2_addr @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_16 = cat(flatten_3_reg_2_en, flatten_3_reg_2_addr) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_3_reg_1_en = _flatten_3_T_reg_1_en @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_3_reg_1_addr = _flatten_3_T_reg_1_addr @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_17 = cat(flatten_3_reg_1_en, flatten_3_reg_1_addr) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_3_exeOp_opType = _flatten_3_T_exeOp_opType @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_3_exeOp_opFunc = _flatten_3_T_exeOp_opFunc @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_18 = cat(flatten_3_exeOp_opType, flatten_3_exeOp_opFunc) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node io_output_bits_qual1_lo_hi_3 = cat(_io_output_bits_qual1_T_17, _io_output_bits_qual1_T_16) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node io_output_bits_qual1_lo_3 = cat(io_output_bits_qual1_lo_hi_3, _io_output_bits_qual1_T_15) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_3_hasImm = _flatten_3_T_hasImm @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node io_output_bits_qual1_hi_hi_3 = cat(_io_output_bits_qual1_T_18, flatten_3_hasImm) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_3_imm = _flatten_3_T_imm @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node io_output_bits_qual1_hi_7 = cat(io_output_bits_qual1_hi_hi_3, flatten_3_imm) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node _io_output_bits_qual1_T_19 = cat(io_output_bits_qual1_hi_7, io_output_bits_qual1_lo_3) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node io_output_bits_qual1_0 = _io_output_bits_qual1_T_4 @[src/main/scala/helper/MultiMux1.scala 26:{28,28}]
    node io_output_bits_qual1_1 = _io_output_bits_qual1_T_9 @[src/main/scala/helper/MultiMux1.scala 26:{28,28}]
    node _io_output_bits_T = or(io_output_bits_qual1_0, io_output_bits_qual1_1) @[src/main/scala/helper/MultiMux1.scala 26:65]
    node io_output_bits_qual1_2 = _io_output_bits_qual1_T_14 @[src/main/scala/helper/MultiMux1.scala 26:{28,28}]
    node io_output_bits_qual1_3 = _io_output_bits_qual1_T_19 @[src/main/scala/helper/MultiMux1.scala 26:{28,28}]
    node _io_output_bits_T_1 = or(io_output_bits_qual1_2, io_output_bits_qual1_3) @[src/main/scala/helper/MultiMux1.scala 26:65]
    node _io_output_bits_T_2 = or(_io_output_bits_T, _io_output_bits_T_1) @[src/main/scala/helper/MultiMux1.scala 26:65]
    node _io_output_bits_WIRE_1 = _io_output_bits_T_2 @[src/main/scala/helper/MultiMux1.scala 26:{78,78}]
    node _io_output_bits_T_3 = bits(_io_output_bits_WIRE_1, 31, 0) @[src/main/scala/helper/MultiMux1.scala 26:78]
    node _io_output_bits_T_4 = bits(_io_output_bits_WIRE_1, 36, 32) @[src/main/scala/helper/MultiMux1.scala 26:78]
    node _io_output_bits_T_5 = bits(_io_output_bits_WIRE_1, 37, 37) @[src/main/scala/helper/MultiMux1.scala 26:78]
    node _io_output_bits_T_6 = bits(_io_output_bits_WIRE_1, 42, 38) @[src/main/scala/helper/MultiMux1.scala 26:78]
    node _io_output_bits_T_7 = bits(_io_output_bits_WIRE_1, 43, 43) @[src/main/scala/helper/MultiMux1.scala 26:78]
    node _io_output_bits_T_8 = bits(_io_output_bits_WIRE_1, 48, 44) @[src/main/scala/helper/MultiMux1.scala 26:78]
    node _io_output_bits_T_9 = bits(_io_output_bits_WIRE_1, 49, 49) @[src/main/scala/helper/MultiMux1.scala 26:78]
    node _io_output_bits_T_10 = bits(_io_output_bits_WIRE_1, 81, 50) @[src/main/scala/helper/MultiMux1.scala 26:78]
    node _io_output_bits_T_11 = bits(_io_output_bits_WIRE_1, 82, 82) @[src/main/scala/helper/MultiMux1.scala 26:78]
    node _io_output_bits_T_12 = bits(_io_output_bits_WIRE_1, 85, 83) @[src/main/scala/helper/MultiMux1.scala 26:78]
    node _io_output_bits_T_13 = bits(_io_output_bits_WIRE_1, 89, 86) @[src/main/scala/helper/MultiMux1.scala 26:78]
    node _io_output_bits_WIRE_exeOp_opType = _io_output_bits_T_13 @[src/main/scala/helper/MultiMux1.scala 26:{78,78}]
    node _io_output_bits_WIRE_exeOp_opFunc = _io_output_bits_T_12 @[src/main/scala/helper/MultiMux1.scala 26:{78,78}]
    node _io_output_bits_WIRE_hasImm = _io_output_bits_T_11 @[src/main/scala/helper/MultiMux1.scala 26:{78,78}]
    node _io_output_bits_WIRE_imm = _io_output_bits_T_10 @[src/main/scala/helper/MultiMux1.scala 26:{78,78}]
    node _io_output_bits_WIRE_reg_1_en = _io_output_bits_T_9 @[src/main/scala/helper/MultiMux1.scala 26:{78,78}]
    node _io_output_bits_WIRE_reg_1_addr = _io_output_bits_T_8 @[src/main/scala/helper/MultiMux1.scala 26:{78,78}]
    node _io_output_bits_WIRE_reg_2_en = _io_output_bits_T_7 @[src/main/scala/helper/MultiMux1.scala 26:{78,78}]
    node _io_output_bits_WIRE_reg_2_addr = _io_output_bits_T_6 @[src/main/scala/helper/MultiMux1.scala 26:{78,78}]
    node _io_output_bits_WIRE_wCtrl_en = _io_output_bits_T_5 @[src/main/scala/helper/MultiMux1.scala 26:{78,78}]
    node _io_output_bits_WIRE_wCtrl_addr = _io_output_bits_T_4 @[src/main/scala/helper/MultiMux1.scala 26:{78,78}]
    node _io_output_bits_WIRE_wCtrl_data = _io_output_bits_T_3 @[src/main/scala/helper/MultiMux1.scala 26:{78,78}]
    io_output_valid <= _io_output_valid_T_2 @[src/main/scala/helper/MultiMux1.scala 19:19]
    io_output_bits_exeOp_opType <= _io_output_bits_WIRE_exeOp_opType @[src/main/scala/helper/MultiMux1.scala 26:18]
    io_output_bits_exeOp_opFunc <= _io_output_bits_WIRE_exeOp_opFunc @[src/main/scala/helper/MultiMux1.scala 26:18]
    io_output_bits_hasImm <= _io_output_bits_WIRE_hasImm @[src/main/scala/helper/MultiMux1.scala 26:18]
    io_output_bits_imm <= _io_output_bits_WIRE_imm @[src/main/scala/helper/MultiMux1.scala 26:18]
    io_output_bits_reg_1_en <= _io_output_bits_WIRE_reg_1_en @[src/main/scala/helper/MultiMux1.scala 26:18]
    io_output_bits_reg_1_addr <= _io_output_bits_WIRE_reg_1_addr @[src/main/scala/helper/MultiMux1.scala 26:18]
    io_output_bits_reg_2_en <= _io_output_bits_WIRE_reg_2_en @[src/main/scala/helper/MultiMux1.scala 26:18]
    io_output_bits_reg_2_addr <= _io_output_bits_WIRE_reg_2_addr @[src/main/scala/helper/MultiMux1.scala 26:18]
    io_output_bits_wCtrl_en <= _io_output_bits_WIRE_wCtrl_en @[src/main/scala/helper/MultiMux1.scala 26:18]
    io_output_bits_wCtrl_addr <= _io_output_bits_WIRE_wCtrl_addr @[src/main/scala/helper/MultiMux1.scala 26:18]
    io_output_bits_wCtrl_data <= _io_output_bits_WIRE_wCtrl_data @[src/main/scala/helper/MultiMux1.scala 26:18]

  module Du : @[src/main/scala/pipeline/decode/Du.scala 6:7]
    input clock : Clock @[src/main/scala/pipeline/decode/Du.scala 6:7]
    input reset : UInt<1> @[src/main/scala/pipeline/decode/Du.scala 6:7]
    input io_in_pc : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    input io_in_inst : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_isMatched : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_exeOp_opType : UInt<4> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_exeOp_opFunc : UInt<3> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_hasImm : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_imm : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_1_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_1_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_2_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_2_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_data : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]

    inst decoders_0 of Decoder_2RI12 @[src/main/scala/pipeline/decode/Du.scala 9:15]
    inst decoders_1 of Decoder_2RI16 @[src/main/scala/pipeline/decode/Du.scala 10:15]
    inst decoders_2 of Decoder_3R @[src/main/scala/pipeline/decode/Du.scala 11:15]
    inst decoders_3 of Decoder_Special @[src/main/scala/pipeline/decode/Du.scala 12:15]
    inst dMux of MultiMux1 @[src/main/scala/pipeline/decode/Du.scala 15:20]
    node io_out_bits_init_exeOp_init_opType = UInt<4>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 14:20 16:17]
    node io_out_bits_init_exeOp_opType = io_out_bits_init_exeOp_init_opType @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 16:16]
    node io_out_bits_init_exeOp_init_opFunc = UInt<3>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 14:20 15:17]
    node io_out_bits_init_exeOp_opFunc = io_out_bits_init_exeOp_init_opFunc @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 16:16]
    node io_out_bits_init_hasImm = UInt<1>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 14:17]
    node io_out_bits_init_imm = UInt<32>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 15:14]
    node io_out_bits_init_reg_1_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 15:13]
    node io_out_bits_init_reg_1_en = io_out_bits_init_reg_1_init_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 11:16]
    node io_out_bits_init_reg_1_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 16:15]
    node io_out_bits_init_reg_1_addr = io_out_bits_init_reg_1_init_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 11:16]
    node io_out_bits_init_reg_2_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 15:13]
    node io_out_bits_init_reg_2_en = io_out_bits_init_reg_2_init_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 12:16]
    node io_out_bits_init_reg_2_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 16:15]
    node io_out_bits_init_reg_2_addr = io_out_bits_init_reg_2_init_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 12:16]
    node io_out_bits_init_wCtrl_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 8:13]
    node io_out_bits_init_wCtrl_en = io_out_bits_init_wCtrl_init_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 13:16]
    node io_out_bits_init_wCtrl_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 9:15]
    node io_out_bits_init_wCtrl_addr = io_out_bits_init_wCtrl_init_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 13:16]
    node io_out_bits_init_wCtrl_init_data = UInt<32>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 10:15 7:20]
    node io_out_bits_init_wCtrl_data = io_out_bits_init_wCtrl_init_data @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:20 13:16]
    io_out_isMatched <= dMux.io_output_valid @[src/main/scala/pipeline/decode/Du.scala 21:20]
    io_out_bits_exeOp_opType <= dMux.io_output_bits_exeOp_opType @[src/main/scala/pipeline/decode/Du.scala 22:15]
    io_out_bits_exeOp_opFunc <= dMux.io_output_bits_exeOp_opFunc @[src/main/scala/pipeline/decode/Du.scala 22:15]
    io_out_bits_hasImm <= dMux.io_output_bits_hasImm @[src/main/scala/pipeline/decode/Du.scala 22:15]
    io_out_bits_imm <= dMux.io_output_bits_imm @[src/main/scala/pipeline/decode/Du.scala 22:15]
    io_out_bits_reg_1_en <= dMux.io_output_bits_reg_1_en @[src/main/scala/pipeline/decode/Du.scala 22:15]
    io_out_bits_reg_1_addr <= dMux.io_output_bits_reg_1_addr @[src/main/scala/pipeline/decode/Du.scala 22:15]
    io_out_bits_reg_2_en <= dMux.io_output_bits_reg_2_en @[src/main/scala/pipeline/decode/Du.scala 22:15]
    io_out_bits_reg_2_addr <= dMux.io_output_bits_reg_2_addr @[src/main/scala/pipeline/decode/Du.scala 22:15]
    io_out_bits_wCtrl_en <= dMux.io_output_bits_wCtrl_en @[src/main/scala/pipeline/decode/Du.scala 22:15]
    io_out_bits_wCtrl_addr <= dMux.io_output_bits_wCtrl_addr @[src/main/scala/pipeline/decode/Du.scala 22:15]
    io_out_bits_wCtrl_data <= dMux.io_output_bits_wCtrl_data @[src/main/scala/pipeline/decode/Du.scala 22:15]
    decoders_0.clock <= clock
    decoders_0.reset <= reset
    decoders_0.io_in_pc <= io_in_pc @[src/main/scala/pipeline/decode/Du.scala 14:28]
    decoders_0.io_in_inst <= io_in_inst @[src/main/scala/pipeline/decode/Du.scala 14:28]
    decoders_1.clock <= clock
    decoders_1.reset <= reset
    decoders_1.io_in_pc <= io_in_pc @[src/main/scala/pipeline/decode/Du.scala 14:28]
    decoders_1.io_in_inst <= io_in_inst @[src/main/scala/pipeline/decode/Du.scala 14:28]
    decoders_2.clock <= clock
    decoders_2.reset <= reset
    decoders_2.io_in_pc <= io_in_pc @[src/main/scala/pipeline/decode/Du.scala 14:28]
    decoders_2.io_in_inst <= io_in_inst @[src/main/scala/pipeline/decode/Du.scala 14:28]
    decoders_3.clock <= clock
    decoders_3.reset <= reset
    decoders_3.io_in_pc <= io_in_pc @[src/main/scala/pipeline/decode/Du.scala 14:28]
    decoders_3.io_in_inst <= io_in_inst @[src/main/scala/pipeline/decode/Du.scala 14:28]
    dMux.clock <= clock
    dMux.reset <= reset
    dMux.io_inputs_0_valid <= decoders_0.io_out_isMatched @[src/main/scala/pipeline/decode/Du.scala 18:17]
    dMux.io_inputs_0_bits_exeOp_opType <= decoders_0.io_out_bits_exeOp_opType @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_0_bits_exeOp_opFunc <= decoders_0.io_out_bits_exeOp_opFunc @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_0_bits_hasImm <= decoders_0.io_out_bits_hasImm @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_0_bits_imm <= decoders_0.io_out_bits_imm @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_0_bits_reg_1_en <= decoders_0.io_out_bits_reg_1_en @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_0_bits_reg_1_addr <= decoders_0.io_out_bits_reg_1_addr @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_0_bits_reg_2_en <= decoders_0.io_out_bits_reg_2_en @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_0_bits_reg_2_addr <= decoders_0.io_out_bits_reg_2_addr @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_0_bits_wCtrl_en <= decoders_0.io_out_bits_wCtrl_en @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_0_bits_wCtrl_addr <= decoders_0.io_out_bits_wCtrl_addr @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_0_bits_wCtrl_data <= decoders_0.io_out_bits_wCtrl_data @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_1_valid <= decoders_1.io_out_isMatched @[src/main/scala/pipeline/decode/Du.scala 18:17]
    dMux.io_inputs_1_bits_exeOp_opType <= decoders_1.io_out_bits_exeOp_opType @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_1_bits_exeOp_opFunc <= decoders_1.io_out_bits_exeOp_opFunc @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_1_bits_hasImm <= decoders_1.io_out_bits_hasImm @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_1_bits_imm <= decoders_1.io_out_bits_imm @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_1_bits_reg_1_en <= decoders_1.io_out_bits_reg_1_en @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_1_bits_reg_1_addr <= decoders_1.io_out_bits_reg_1_addr @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_1_bits_reg_2_en <= decoders_1.io_out_bits_reg_2_en @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_1_bits_reg_2_addr <= decoders_1.io_out_bits_reg_2_addr @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_1_bits_wCtrl_en <= decoders_1.io_out_bits_wCtrl_en @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_1_bits_wCtrl_addr <= decoders_1.io_out_bits_wCtrl_addr @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_1_bits_wCtrl_data <= decoders_1.io_out_bits_wCtrl_data @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_2_valid <= decoders_2.io_out_isMatched @[src/main/scala/pipeline/decode/Du.scala 18:17]
    dMux.io_inputs_2_bits_exeOp_opType <= decoders_2.io_out_bits_exeOp_opType @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_2_bits_exeOp_opFunc <= decoders_2.io_out_bits_exeOp_opFunc @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_2_bits_hasImm <= decoders_2.io_out_bits_hasImm @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_2_bits_imm <= decoders_2.io_out_bits_imm @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_2_bits_reg_1_en <= decoders_2.io_out_bits_reg_1_en @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_2_bits_reg_1_addr <= decoders_2.io_out_bits_reg_1_addr @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_2_bits_reg_2_en <= decoders_2.io_out_bits_reg_2_en @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_2_bits_reg_2_addr <= decoders_2.io_out_bits_reg_2_addr @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_2_bits_wCtrl_en <= decoders_2.io_out_bits_wCtrl_en @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_2_bits_wCtrl_addr <= decoders_2.io_out_bits_wCtrl_addr @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_2_bits_wCtrl_data <= decoders_2.io_out_bits_wCtrl_data @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_3_valid <= decoders_3.io_out_isMatched @[src/main/scala/pipeline/decode/Du.scala 18:17]
    dMux.io_inputs_3_bits_exeOp_opType <= decoders_3.io_out_bits_exeOp_opType @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_3_bits_exeOp_opFunc <= decoders_3.io_out_bits_exeOp_opFunc @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_3_bits_hasImm <= decoders_3.io_out_bits_hasImm @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_3_bits_imm <= decoders_3.io_out_bits_imm @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_3_bits_reg_1_en <= decoders_3.io_out_bits_reg_1_en @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_3_bits_reg_1_addr <= decoders_3.io_out_bits_reg_1_addr @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_3_bits_reg_2_en <= decoders_3.io_out_bits_reg_2_en @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_3_bits_reg_2_addr <= decoders_3.io_out_bits_reg_2_addr @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_3_bits_wCtrl_en <= decoders_3.io_out_bits_wCtrl_en @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_3_bits_wCtrl_addr <= decoders_3.io_out_bits_wCtrl_addr @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_3_bits_wCtrl_data <= decoders_3.io_out_bits_wCtrl_data @[src/main/scala/pipeline/decode/Du.scala 19:16]

  module DecodeStage : @[src/main/scala/pipeline/decode/DecodeStage.scala 7:7]
    input clock : Clock @[src/main/scala/pipeline/decode/DecodeStage.scala 7:7]
    input reset : UInt<1> @[src/main/scala/pipeline/decode/DecodeStage.scala 7:7]
    input io_in_fetch_req : UInt<1> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    input io_in_fetch_bits_pc : UInt<32> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    input io_in_fetch_bits_inst : UInt<32> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    input io_in_ack : UInt<1> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    output io_out_decode_bits_exeOp_opType : UInt<4> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    output io_out_decode_bits_exeOp_opFunc : UInt<3> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    output io_out_decode_bits_wCtrl_en : UInt<1> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    output io_out_decode_bits_wCtrl_addr : UInt<5> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    output io_out_decode_bits_wCtrl_data : UInt<32> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    output io_out_decode_bits_operands_hasImm : UInt<1> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    output io_out_decode_bits_operands_imm : UInt<32> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    output io_out_decode_bits_operands_regData_1 : UInt<32> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    output io_out_decode_bits_operands_regData_2 : UInt<32> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    output io_out_decode_readInfo_reg_1_en : UInt<1> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    output io_out_decode_readInfo_reg_1_addr : UInt<5> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    output io_out_decode_readInfo_reg_2_en : UInt<1> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    output io_out_decode_readInfo_reg_2_addr : UInt<5> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    output io_out_decode_fetchInfo_pc : UInt<32> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    output io_out_decode_fetchInfo_inst : UInt<32> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    output io_out_decode_req : UInt<1> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    output io_out_ack : UInt<1> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    input io_aside_in_regLeft : UInt<32> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    input io_aside_in_regRight : UInt<32> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    output io_aside_out_reg_1_en : UInt<1> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    output io_aside_out_reg_1_addr : UInt<5> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    output io_aside_out_reg_2_en : UInt<1> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    output io_aside_out_reg_2_addr : UInt<5> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    input io_bCtrl_isMispredict : UInt<1> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]
    input io_bCtrl_npc : UInt<32> @[src/main/scala/pipeline/decode/DecodeStage.scala 8:14]

    inst du of Du @[src/main/scala/pipeline/decode/DecodeStage.scala 16:18]
    reg asideOut_reg_1_en : UInt<1>, clock with :
      reset => (UInt<1>("h0"), asideOut_reg_1_en) @[src/main/scala/pipeline/decode/DecodeStage.scala 11:25]
    reg asideOut_reg_1_addr : UInt<5>, clock with :
      reset => (UInt<1>("h0"), asideOut_reg_1_addr) @[src/main/scala/pipeline/decode/DecodeStage.scala 11:25]
    reg asideOut_reg_2_en : UInt<1>, clock with :
      reset => (UInt<1>("h0"), asideOut_reg_2_en) @[src/main/scala/pipeline/decode/DecodeStage.scala 11:25]
    reg asideOut_reg_2_addr : UInt<5>, clock with :
      reset => (UInt<1>("h0"), asideOut_reg_2_addr) @[src/main/scala/pipeline/decode/DecodeStage.scala 11:25]
    reg decodeOut_bits_exeOp_opType : UInt<4>, clock with :
      reset => (UInt<1>("h0"), decodeOut_bits_exeOp_opType) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:26]
    reg decodeOut_bits_exeOp_opFunc : UInt<3>, clock with :
      reset => (UInt<1>("h0"), decodeOut_bits_exeOp_opFunc) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:26]
    reg decodeOut_bits_wCtrl_en : UInt<1>, clock with :
      reset => (UInt<1>("h0"), decodeOut_bits_wCtrl_en) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:26]
    reg decodeOut_bits_wCtrl_addr : UInt<5>, clock with :
      reset => (UInt<1>("h0"), decodeOut_bits_wCtrl_addr) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:26]
    reg decodeOut_bits_wCtrl_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), decodeOut_bits_wCtrl_data) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:26]
    reg decodeOut_bits_operands_hasImm : UInt<1>, clock with :
      reset => (UInt<1>("h0"), decodeOut_bits_operands_hasImm) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:26]
    reg decodeOut_bits_operands_imm : UInt<32>, clock with :
      reset => (UInt<1>("h0"), decodeOut_bits_operands_imm) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:26]
    reg decodeOut_bits_operands_regData_1 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), decodeOut_bits_operands_regData_1) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:26]
    reg decodeOut_bits_operands_regData_2 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), decodeOut_bits_operands_regData_2) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:26]
    reg decodeOut_readInfo_reg_1_en : UInt<1>, clock with :
      reset => (UInt<1>("h0"), decodeOut_readInfo_reg_1_en) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:26]
    reg decodeOut_readInfo_reg_1_addr : UInt<5>, clock with :
      reset => (UInt<1>("h0"), decodeOut_readInfo_reg_1_addr) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:26]
    reg decodeOut_readInfo_reg_2_en : UInt<1>, clock with :
      reset => (UInt<1>("h0"), decodeOut_readInfo_reg_2_en) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:26]
    reg decodeOut_readInfo_reg_2_addr : UInt<5>, clock with :
      reset => (UInt<1>("h0"), decodeOut_readInfo_reg_2_addr) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:26]
    reg decodeOut_fetchInfo_pc : UInt<32>, clock with :
      reset => (UInt<1>("h0"), decodeOut_fetchInfo_pc) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:26]
    reg decodeOut_fetchInfo_inst : UInt<32>, clock with :
      reset => (UInt<1>("h0"), decodeOut_fetchInfo_inst) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:26]
    reg decodeOut_req : UInt<1>, clock with :
      reset => (UInt<1>("h0"), decodeOut_req) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:26]
    reg srcInfo_pc : UInt<32>, clock with :
      reset => (UInt<1>("h0"), srcInfo_pc) @[src/main/scala/pipeline/decode/DecodeStage.scala 17:24]
    reg srcInfo_inst : UInt<32>, clock with :
      reset => (UInt<1>("h0"), srcInfo_inst) @[src/main/scala/pipeline/decode/DecodeStage.scala 17:24]
    reg stat : UInt<2>, clock with :
      reset => (UInt<1>("h0"), stat) @[src/main/scala/pipeline/decode/DecodeStage.scala 31:21]
    node _T = asUInt(UInt<1>("h0")) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18]
    node _T_1 = asUInt(stat) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18]
    node _T_2 = eq(_T, _T_1) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18]
    node _GEN_0 = mux(io_in_fetch_req, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/pipeline/decode/DecodeStage.scala 39:32 41:16 46:16]
    node srcInfo_init_1_pc = UInt<32>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 32:20 33:13]
    node _GEN_1 = mux(io_in_fetch_req, io_in_fetch_bits_pc, srcInfo_init_1_pc) @[src/main/scala/pipeline/decode/DecodeStage.scala 39:32 42:19 47:19]
    node srcInfo_init_1_inst = UInt<32>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 32:20 34:15]
    node _GEN_2 = mux(io_in_fetch_req, io_in_fetch_bits_inst, srcInfo_init_1_inst) @[src/main/scala/pipeline/decode/DecodeStage.scala 39:32 42:19 47:19]
    node _T_3 = asUInt(UInt<1>("h1")) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18]
    node _T_4 = asUInt(stat) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18]
    node _T_5 = eq(_T_3, _T_4) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18]
    node _GEN_3 = mux(du.io_out_isMatched, du.io_out_bits_reg_1_en, asideOut_reg_1_en) @[src/main/scala/pipeline/decode/DecodeStage.scala 11:25 54:36 55:26]
    node _GEN_4 = mux(du.io_out_isMatched, du.io_out_bits_reg_1_addr, asideOut_reg_1_addr) @[src/main/scala/pipeline/decode/DecodeStage.scala 11:25 54:36 55:26]
    node _GEN_5 = mux(du.io_out_isMatched, du.io_out_bits_reg_2_en, asideOut_reg_2_en) @[src/main/scala/pipeline/decode/DecodeStage.scala 11:25 54:36 56:26]
    node _GEN_6 = mux(du.io_out_isMatched, du.io_out_bits_reg_2_addr, asideOut_reg_2_addr) @[src/main/scala/pipeline/decode/DecodeStage.scala 11:25 54:36 56:26]
    node _T_6 = asUInt(UInt<2>("h2")) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18]
    node _T_7 = asUInt(stat) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18]
    node _T_8 = eq(_T_6, _T_7) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18]
    node _T_9 = asUInt(UInt<2>("h3")) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18]
    node _T_10 = asUInt(stat) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18]
    node _T_11 = eq(_T_9, _T_10) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18]
    node _GEN_7 = mux(io_in_ack, UInt<1>("h0"), stat) @[src/main/scala/pipeline/decode/DecodeStage.scala 76:26 77:16 31:21]
    node decodeOut_init_bits_init_exeOp_init_2_opType = UInt<4>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 14:20 16:17]
    node decodeOut_init_bits_init_2_exeOp_opType = decodeOut_init_bits_init_exeOp_init_2_opType @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 21:16]
    node decodeOut_init_2_bits_exeOp_opType = decodeOut_init_bits_init_2_exeOp_opType @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node _GEN_8 = mux(io_in_ack, decodeOut_init_2_bits_exeOp_opType, decodeOut_bits_exeOp_opType) @[src/main/scala/pipeline/decode/DecodeStage.scala 76:26 78:21 13:26]
    node decodeOut_init_bits_init_exeOp_init_2_opFunc = UInt<3>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 14:20 15:17]
    node decodeOut_init_bits_init_2_exeOp_opFunc = decodeOut_init_bits_init_exeOp_init_2_opFunc @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 21:16]
    node decodeOut_init_2_bits_exeOp_opFunc = decodeOut_init_bits_init_2_exeOp_opFunc @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node _GEN_9 = mux(io_in_ack, decodeOut_init_2_bits_exeOp_opFunc, decodeOut_bits_exeOp_opFunc) @[src/main/scala/pipeline/decode/DecodeStage.scala 76:26 78:21 13:26]
    node decodeOut_init_bits_init_wCtrl_init_2_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 8:13]
    node decodeOut_init_bits_init_2_wCtrl_en = decodeOut_init_bits_init_wCtrl_init_2_en @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 26:16]
    node decodeOut_init_2_bits_wCtrl_en = decodeOut_init_bits_init_2_wCtrl_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node _GEN_10 = mux(io_in_ack, decodeOut_init_2_bits_wCtrl_en, decodeOut_bits_wCtrl_en) @[src/main/scala/pipeline/decode/DecodeStage.scala 76:26 78:21 13:26]
    node decodeOut_init_bits_init_wCtrl_init_2_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 9:15]
    node decodeOut_init_bits_init_2_wCtrl_addr = decodeOut_init_bits_init_wCtrl_init_2_addr @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 26:16]
    node decodeOut_init_2_bits_wCtrl_addr = decodeOut_init_bits_init_2_wCtrl_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node _GEN_11 = mux(io_in_ack, decodeOut_init_2_bits_wCtrl_addr, decodeOut_bits_wCtrl_addr) @[src/main/scala/pipeline/decode/DecodeStage.scala 76:26 78:21 13:26]
    node decodeOut_init_bits_init_wCtrl_init_2_data = UInt<32>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 10:15 7:20]
    node decodeOut_init_bits_init_2_wCtrl_data = decodeOut_init_bits_init_wCtrl_init_2_data @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 26:16]
    node decodeOut_init_2_bits_wCtrl_data = decodeOut_init_bits_init_2_wCtrl_data @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node _GEN_12 = mux(io_in_ack, decodeOut_init_2_bits_wCtrl_data, decodeOut_bits_wCtrl_data) @[src/main/scala/pipeline/decode/DecodeStage.scala 76:26 78:21 13:26]
    node decodeOut_init_bits_init_2_operands_hasImm = UInt<1>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 23:26]
    node decodeOut_init_2_bits_operands_hasImm = decodeOut_init_bits_init_2_operands_hasImm @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node _GEN_13 = mux(io_in_ack, decodeOut_init_2_bits_operands_hasImm, decodeOut_bits_operands_hasImm) @[src/main/scala/pipeline/decode/DecodeStage.scala 76:26 78:21 13:26]
    node decodeOut_init_bits_init_2_operands_imm = UInt<32>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 22:23]
    node decodeOut_init_2_bits_operands_imm = decodeOut_init_bits_init_2_operands_imm @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node _GEN_14 = mux(io_in_ack, decodeOut_init_2_bits_operands_imm, decodeOut_bits_operands_imm) @[src/main/scala/pipeline/decode/DecodeStage.scala 76:26 78:21 13:26]
    node decodeOut_init_bits_init_2_operands_regData_1 = UInt<32>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 24:29]
    node decodeOut_init_2_bits_operands_regData_1 = decodeOut_init_bits_init_2_operands_regData_1 @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node _GEN_15 = mux(io_in_ack, decodeOut_init_2_bits_operands_regData_1, decodeOut_bits_operands_regData_1) @[src/main/scala/pipeline/decode/DecodeStage.scala 76:26 78:21 13:26]
    node decodeOut_init_bits_init_2_operands_regData_2 = UInt<32>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 25:29]
    node decodeOut_init_2_bits_operands_regData_2 = decodeOut_init_bits_init_2_operands_regData_2 @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node _GEN_16 = mux(io_in_ack, decodeOut_init_2_bits_operands_regData_2, decodeOut_bits_operands_regData_2) @[src/main/scala/pipeline/decode/DecodeStage.scala 76:26 78:21 13:26]
    node decodeOut_init_readInfo_reg_1_init_2_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 15:13]
    node decodeOut_init_2_readInfo_reg_1_en = decodeOut_init_readInfo_reg_1_init_2_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 42:25]
    node _GEN_17 = mux(io_in_ack, decodeOut_init_2_readInfo_reg_1_en, decodeOut_readInfo_reg_1_en) @[src/main/scala/pipeline/decode/DecodeStage.scala 76:26 78:21 13:26]
    node decodeOut_init_readInfo_reg_1_init_2_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 16:15]
    node decodeOut_init_2_readInfo_reg_1_addr = decodeOut_init_readInfo_reg_1_init_2_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 42:25]
    node _GEN_18 = mux(io_in_ack, decodeOut_init_2_readInfo_reg_1_addr, decodeOut_readInfo_reg_1_addr) @[src/main/scala/pipeline/decode/DecodeStage.scala 76:26 78:21 13:26]
    node decodeOut_init_readInfo_reg_2_init_2_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 15:13]
    node decodeOut_init_2_readInfo_reg_2_en = decodeOut_init_readInfo_reg_2_init_2_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 43:25]
    node _GEN_19 = mux(io_in_ack, decodeOut_init_2_readInfo_reg_2_en, decodeOut_readInfo_reg_2_en) @[src/main/scala/pipeline/decode/DecodeStage.scala 76:26 78:21 13:26]
    node decodeOut_init_readInfo_reg_2_init_2_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 16:15]
    node decodeOut_init_2_readInfo_reg_2_addr = decodeOut_init_readInfo_reg_2_init_2_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 43:25]
    node _GEN_20 = mux(io_in_ack, decodeOut_init_2_readInfo_reg_2_addr, decodeOut_readInfo_reg_2_addr) @[src/main/scala/pipeline/decode/DecodeStage.scala 76:26 78:21 13:26]
    node decodeOut_init_fetchInfo_init_2_pc = UInt<32>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 32:20 33:13]
    node decodeOut_init_2_fetchInfo_pc = decodeOut_init_fetchInfo_init_2_pc @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 41:20]
    node _GEN_21 = mux(io_in_ack, decodeOut_init_2_fetchInfo_pc, decodeOut_fetchInfo_pc) @[src/main/scala/pipeline/decode/DecodeStage.scala 76:26 78:21 13:26]
    node decodeOut_init_fetchInfo_init_2_inst = UInt<32>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 32:20 34:15]
    node decodeOut_init_2_fetchInfo_inst = decodeOut_init_fetchInfo_init_2_inst @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 41:20]
    node _GEN_22 = mux(io_in_ack, decodeOut_init_2_fetchInfo_inst, decodeOut_fetchInfo_inst) @[src/main/scala/pipeline/decode/DecodeStage.scala 76:26 78:21 13:26]
    node decodeOut_init_2_req = UInt<1>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 40:14]
    node _GEN_23 = mux(io_in_ack, decodeOut_init_2_req, decodeOut_req) @[src/main/scala/pipeline/decode/DecodeStage.scala 76:26 78:21 13:26]
    node _GEN_24 = mux(_T_11, _GEN_7, stat) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 31:21]
    node _GEN_25 = mux(_T_11, _GEN_8, decodeOut_bits_exeOp_opType) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_26 = mux(_T_11, _GEN_9, decodeOut_bits_exeOp_opFunc) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_27 = mux(_T_11, _GEN_10, decodeOut_bits_wCtrl_en) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_28 = mux(_T_11, _GEN_11, decodeOut_bits_wCtrl_addr) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_29 = mux(_T_11, _GEN_12, decodeOut_bits_wCtrl_data) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_30 = mux(_T_11, _GEN_13, decodeOut_bits_operands_hasImm) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_31 = mux(_T_11, _GEN_14, decodeOut_bits_operands_imm) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_32 = mux(_T_11, _GEN_15, decodeOut_bits_operands_regData_1) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_33 = mux(_T_11, _GEN_16, decodeOut_bits_operands_regData_2) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_34 = mux(_T_11, _GEN_17, decodeOut_readInfo_reg_1_en) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_35 = mux(_T_11, _GEN_18, decodeOut_readInfo_reg_1_addr) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_36 = mux(_T_11, _GEN_19, decodeOut_readInfo_reg_2_en) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_37 = mux(_T_11, _GEN_20, decodeOut_readInfo_reg_2_addr) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_38 = mux(_T_11, _GEN_21, decodeOut_fetchInfo_pc) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_39 = mux(_T_11, _GEN_22, decodeOut_fetchInfo_inst) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_40 = mux(_T_11, _GEN_23, decodeOut_req) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_41 = mux(_T_8, UInt<2>("h3"), _GEN_24) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 60:14]
    node _GEN_42 = mux(_T_8, UInt<1>("h1"), _GEN_40) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 63:25]
    node _GEN_43 = mux(_T_8, du.io_out_bits_exeOp_opType, _GEN_25) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 64:32]
    node _GEN_44 = mux(_T_8, du.io_out_bits_exeOp_opFunc, _GEN_26) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 64:32]
    node _GEN_45 = mux(_T_8, du.io_out_bits_wCtrl_en, _GEN_27) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 65:32]
    node _GEN_46 = mux(_T_8, du.io_out_bits_wCtrl_addr, _GEN_28) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 65:32]
    node _GEN_47 = mux(_T_8, du.io_out_bits_wCtrl_data, _GEN_29) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 65:32]
    node _GEN_48 = mux(_T_8, du.io_out_bits_hasImm, _GEN_30) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 66:42]
    node _GEN_49 = mux(_T_8, du.io_out_bits_imm, _GEN_31) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 67:39]
    node _GEN_50 = mux(_T_8, io_aside_in_regLeft, _GEN_32) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 68:45]
    node _GEN_51 = mux(_T_8, io_aside_in_regRight, _GEN_33) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 69:45]
    node _GEN_52 = mux(_T_8, srcInfo_pc, _GEN_38) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 70:31]
    node _GEN_53 = mux(_T_8, srcInfo_inst, _GEN_39) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 70:31]
    node _GEN_54 = mux(_T_8, du.io_out_bits_reg_1_en, _GEN_34) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 71:36]
    node _GEN_55 = mux(_T_8, du.io_out_bits_reg_1_addr, _GEN_35) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 71:36]
    node _GEN_56 = mux(_T_8, du.io_out_bits_reg_2_en, _GEN_36) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 72:36]
    node _GEN_57 = mux(_T_8, du.io_out_bits_reg_2_addr, _GEN_37) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 72:36]
    node _GEN_58 = mux(_T_5, UInt<2>("h2"), _GEN_41) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 52:14]
    node _GEN_59 = mux(_T_5, _GEN_3, asideOut_reg_1_en) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 11:25]
    node _GEN_60 = mux(_T_5, _GEN_4, asideOut_reg_1_addr) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 11:25]
    node _GEN_61 = mux(_T_5, _GEN_5, asideOut_reg_2_en) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 11:25]
    node _GEN_62 = mux(_T_5, _GEN_6, asideOut_reg_2_addr) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 11:25]
    node _GEN_63 = mux(_T_5, decodeOut_req, _GEN_42) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_64 = mux(_T_5, decodeOut_bits_exeOp_opType, _GEN_43) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_65 = mux(_T_5, decodeOut_bits_exeOp_opFunc, _GEN_44) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_66 = mux(_T_5, decodeOut_bits_wCtrl_en, _GEN_45) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_67 = mux(_T_5, decodeOut_bits_wCtrl_addr, _GEN_46) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_68 = mux(_T_5, decodeOut_bits_wCtrl_data, _GEN_47) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_69 = mux(_T_5, decodeOut_bits_operands_hasImm, _GEN_48) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_70 = mux(_T_5, decodeOut_bits_operands_imm, _GEN_49) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_71 = mux(_T_5, decodeOut_bits_operands_regData_1, _GEN_50) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_72 = mux(_T_5, decodeOut_bits_operands_regData_2, _GEN_51) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_73 = mux(_T_5, decodeOut_fetchInfo_pc, _GEN_52) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_74 = mux(_T_5, decodeOut_fetchInfo_inst, _GEN_53) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_75 = mux(_T_5, decodeOut_readInfo_reg_1_en, _GEN_54) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_76 = mux(_T_5, decodeOut_readInfo_reg_1_addr, _GEN_55) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_77 = mux(_T_5, decodeOut_readInfo_reg_2_en, _GEN_56) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_78 = mux(_T_5, decodeOut_readInfo_reg_2_addr, _GEN_57) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_79 = mux(_T_2, _GEN_0, _GEN_58) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18]
    node _GEN_80 = mux(_T_2, _GEN_1, srcInfo_pc) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 17:24]
    node _GEN_81 = mux(_T_2, _GEN_2, srcInfo_inst) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 17:24]
    node _GEN_82 = mux(_T_2, _GEN_0, UInt<1>("h0")) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 9:14]
    node _GEN_83 = mux(_T_2, asideOut_reg_1_en, _GEN_59) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 11:25]
    node _GEN_84 = mux(_T_2, asideOut_reg_1_addr, _GEN_60) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 11:25]
    node _GEN_85 = mux(_T_2, asideOut_reg_2_en, _GEN_61) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 11:25]
    node _GEN_86 = mux(_T_2, asideOut_reg_2_addr, _GEN_62) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 11:25]
    node _GEN_87 = mux(_T_2, decodeOut_req, _GEN_63) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_88 = mux(_T_2, decodeOut_bits_exeOp_opType, _GEN_64) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_89 = mux(_T_2, decodeOut_bits_exeOp_opFunc, _GEN_65) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_90 = mux(_T_2, decodeOut_bits_wCtrl_en, _GEN_66) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_91 = mux(_T_2, decodeOut_bits_wCtrl_addr, _GEN_67) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_92 = mux(_T_2, decodeOut_bits_wCtrl_data, _GEN_68) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_93 = mux(_T_2, decodeOut_bits_operands_hasImm, _GEN_69) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_94 = mux(_T_2, decodeOut_bits_operands_imm, _GEN_70) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_95 = mux(_T_2, decodeOut_bits_operands_regData_1, _GEN_71) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_96 = mux(_T_2, decodeOut_bits_operands_regData_2, _GEN_72) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_97 = mux(_T_2, decodeOut_fetchInfo_pc, _GEN_73) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_98 = mux(_T_2, decodeOut_fetchInfo_inst, _GEN_74) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_99 = mux(_T_2, decodeOut_readInfo_reg_1_en, _GEN_75) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_100 = mux(_T_2, decodeOut_readInfo_reg_1_addr, _GEN_76) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_101 = mux(_T_2, decodeOut_readInfo_reg_2_en, _GEN_77) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_102 = mux(_T_2, decodeOut_readInfo_reg_2_addr, _GEN_78) @[src/main/scala/pipeline/decode/DecodeStage.scala 37:18 13:26]
    node _GEN_103 = mux(io_bCtrl_isMispredict, UInt<1>("h0"), _GEN_79) @[src/main/scala/pipeline/decode/DecodeStage.scala 32:32 33:10]
    node decodeOut_init_bits_init_exeOp_init_1_opType = UInt<4>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 14:20 16:17]
    node decodeOut_init_bits_init_1_exeOp_opType = decodeOut_init_bits_init_exeOp_init_1_opType @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 21:16]
    node decodeOut_init_1_bits_exeOp_opType = decodeOut_init_bits_init_1_exeOp_opType @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node _GEN_104 = mux(io_bCtrl_isMispredict, decodeOut_init_1_bits_exeOp_opType, _GEN_88) @[src/main/scala/pipeline/decode/DecodeStage.scala 32:32 34:15]
    node decodeOut_init_bits_init_exeOp_init_1_opFunc = UInt<3>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 14:20 15:17]
    node decodeOut_init_bits_init_1_exeOp_opFunc = decodeOut_init_bits_init_exeOp_init_1_opFunc @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 21:16]
    node decodeOut_init_1_bits_exeOp_opFunc = decodeOut_init_bits_init_1_exeOp_opFunc @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node _GEN_105 = mux(io_bCtrl_isMispredict, decodeOut_init_1_bits_exeOp_opFunc, _GEN_89) @[src/main/scala/pipeline/decode/DecodeStage.scala 32:32 34:15]
    node decodeOut_init_bits_init_wCtrl_init_1_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 8:13]
    node decodeOut_init_bits_init_1_wCtrl_en = decodeOut_init_bits_init_wCtrl_init_1_en @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 26:16]
    node decodeOut_init_1_bits_wCtrl_en = decodeOut_init_bits_init_1_wCtrl_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node _GEN_106 = mux(io_bCtrl_isMispredict, decodeOut_init_1_bits_wCtrl_en, _GEN_90) @[src/main/scala/pipeline/decode/DecodeStage.scala 32:32 34:15]
    node decodeOut_init_bits_init_wCtrl_init_1_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 9:15]
    node decodeOut_init_bits_init_1_wCtrl_addr = decodeOut_init_bits_init_wCtrl_init_1_addr @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 26:16]
    node decodeOut_init_1_bits_wCtrl_addr = decodeOut_init_bits_init_1_wCtrl_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node _GEN_107 = mux(io_bCtrl_isMispredict, decodeOut_init_1_bits_wCtrl_addr, _GEN_91) @[src/main/scala/pipeline/decode/DecodeStage.scala 32:32 34:15]
    node decodeOut_init_bits_init_wCtrl_init_1_data = UInt<32>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 10:15 7:20]
    node decodeOut_init_bits_init_1_wCtrl_data = decodeOut_init_bits_init_wCtrl_init_1_data @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 26:16]
    node decodeOut_init_1_bits_wCtrl_data = decodeOut_init_bits_init_1_wCtrl_data @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node _GEN_108 = mux(io_bCtrl_isMispredict, decodeOut_init_1_bits_wCtrl_data, _GEN_92) @[src/main/scala/pipeline/decode/DecodeStage.scala 32:32 34:15]
    node decodeOut_init_bits_init_1_operands_hasImm = UInt<1>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 23:26]
    node decodeOut_init_1_bits_operands_hasImm = decodeOut_init_bits_init_1_operands_hasImm @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node _GEN_109 = mux(io_bCtrl_isMispredict, decodeOut_init_1_bits_operands_hasImm, _GEN_93) @[src/main/scala/pipeline/decode/DecodeStage.scala 32:32 34:15]
    node decodeOut_init_bits_init_1_operands_imm = UInt<32>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 22:23]
    node decodeOut_init_1_bits_operands_imm = decodeOut_init_bits_init_1_operands_imm @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node _GEN_110 = mux(io_bCtrl_isMispredict, decodeOut_init_1_bits_operands_imm, _GEN_94) @[src/main/scala/pipeline/decode/DecodeStage.scala 32:32 34:15]
    node decodeOut_init_bits_init_1_operands_regData_1 = UInt<32>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 24:29]
    node decodeOut_init_1_bits_operands_regData_1 = decodeOut_init_bits_init_1_operands_regData_1 @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node _GEN_111 = mux(io_bCtrl_isMispredict, decodeOut_init_1_bits_operands_regData_1, _GEN_95) @[src/main/scala/pipeline/decode/DecodeStage.scala 32:32 34:15]
    node decodeOut_init_bits_init_1_operands_regData_2 = UInt<32>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 25:29]
    node decodeOut_init_1_bits_operands_regData_2 = decodeOut_init_bits_init_1_operands_regData_2 @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node _GEN_112 = mux(io_bCtrl_isMispredict, decodeOut_init_1_bits_operands_regData_2, _GEN_96) @[src/main/scala/pipeline/decode/DecodeStage.scala 32:32 34:15]
    node decodeOut_init_readInfo_reg_1_init_1_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 15:13]
    node decodeOut_init_1_readInfo_reg_1_en = decodeOut_init_readInfo_reg_1_init_1_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 42:25]
    node _GEN_113 = mux(io_bCtrl_isMispredict, decodeOut_init_1_readInfo_reg_1_en, _GEN_99) @[src/main/scala/pipeline/decode/DecodeStage.scala 32:32 34:15]
    node decodeOut_init_readInfo_reg_1_init_1_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 16:15]
    node decodeOut_init_1_readInfo_reg_1_addr = decodeOut_init_readInfo_reg_1_init_1_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 42:25]
    node _GEN_114 = mux(io_bCtrl_isMispredict, decodeOut_init_1_readInfo_reg_1_addr, _GEN_100) @[src/main/scala/pipeline/decode/DecodeStage.scala 32:32 34:15]
    node decodeOut_init_readInfo_reg_2_init_1_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 15:13]
    node decodeOut_init_1_readInfo_reg_2_en = decodeOut_init_readInfo_reg_2_init_1_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 43:25]
    node _GEN_115 = mux(io_bCtrl_isMispredict, decodeOut_init_1_readInfo_reg_2_en, _GEN_101) @[src/main/scala/pipeline/decode/DecodeStage.scala 32:32 34:15]
    node decodeOut_init_readInfo_reg_2_init_1_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 16:15]
    node decodeOut_init_1_readInfo_reg_2_addr = decodeOut_init_readInfo_reg_2_init_1_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 43:25]
    node _GEN_116 = mux(io_bCtrl_isMispredict, decodeOut_init_1_readInfo_reg_2_addr, _GEN_102) @[src/main/scala/pipeline/decode/DecodeStage.scala 32:32 34:15]
    node decodeOut_init_fetchInfo_init_1_pc = UInt<32>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 32:20 33:13]
    node decodeOut_init_1_fetchInfo_pc = decodeOut_init_fetchInfo_init_1_pc @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 41:20]
    node _GEN_117 = mux(io_bCtrl_isMispredict, decodeOut_init_1_fetchInfo_pc, _GEN_97) @[src/main/scala/pipeline/decode/DecodeStage.scala 32:32 34:15]
    node decodeOut_init_fetchInfo_init_1_inst = UInt<32>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 32:20 34:15]
    node decodeOut_init_1_fetchInfo_inst = decodeOut_init_fetchInfo_init_1_inst @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 41:20]
    node _GEN_118 = mux(io_bCtrl_isMispredict, decodeOut_init_1_fetchInfo_inst, _GEN_98) @[src/main/scala/pipeline/decode/DecodeStage.scala 32:32 34:15]
    node decodeOut_init_1_req = UInt<1>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 40:14]
    node _GEN_119 = mux(io_bCtrl_isMispredict, decodeOut_init_1_req, _GEN_87) @[src/main/scala/pipeline/decode/DecodeStage.scala 32:32 34:15]
    node asideOut_init_reg_1_init_1_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 15:13]
    node asideOut_init_1_reg_1_en = asideOut_init_reg_1_init_1_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 26:20 27:16]
    node _GEN_120 = mux(io_bCtrl_isMispredict, asideOut_init_1_reg_1_en, _GEN_83) @[src/main/scala/pipeline/decode/DecodeStage.scala 32:32 35:14]
    node asideOut_init_reg_1_init_1_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 16:15]
    node asideOut_init_1_reg_1_addr = asideOut_init_reg_1_init_1_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 26:20 27:16]
    node _GEN_121 = mux(io_bCtrl_isMispredict, asideOut_init_1_reg_1_addr, _GEN_84) @[src/main/scala/pipeline/decode/DecodeStage.scala 32:32 35:14]
    node asideOut_init_reg_2_init_1_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 15:13]
    node asideOut_init_1_reg_2_en = asideOut_init_reg_2_init_1_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 26:20 28:16]
    node _GEN_122 = mux(io_bCtrl_isMispredict, asideOut_init_1_reg_2_en, _GEN_85) @[src/main/scala/pipeline/decode/DecodeStage.scala 32:32 35:14]
    node asideOut_init_reg_2_init_1_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 16:15]
    node asideOut_init_1_reg_2_addr = asideOut_init_reg_2_init_1_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 26:20 28:16]
    node _GEN_123 = mux(io_bCtrl_isMispredict, asideOut_init_1_reg_2_addr, _GEN_86) @[src/main/scala/pipeline/decode/DecodeStage.scala 32:32 35:14]
    node _GEN_124 = mux(io_bCtrl_isMispredict, srcInfo_pc, _GEN_80) @[src/main/scala/pipeline/decode/DecodeStage.scala 17:24 32:32]
    node _GEN_125 = mux(io_bCtrl_isMispredict, srcInfo_inst, _GEN_81) @[src/main/scala/pipeline/decode/DecodeStage.scala 17:24 32:32]
    node _GEN_126 = mux(io_bCtrl_isMispredict, UInt<1>("h0"), _GEN_82) @[src/main/scala/pipeline/decode/DecodeStage.scala 32:32 9:14]
    node io_out_decode_init_bits_init_exeOp_init_opType = UInt<4>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 14:20 16:17]
    node io_out_decode_init_bits_init_exeOp_opType = io_out_decode_init_bits_init_exeOp_init_opType @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 21:16]
    node io_out_decode_init_bits_exeOp_opType = io_out_decode_init_bits_init_exeOp_opType @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node io_out_decode_init_bits_init_exeOp_init_opFunc = UInt<3>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 14:20 15:17]
    node io_out_decode_init_bits_init_exeOp_opFunc = io_out_decode_init_bits_init_exeOp_init_opFunc @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 21:16]
    node io_out_decode_init_bits_exeOp_opFunc = io_out_decode_init_bits_init_exeOp_opFunc @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node io_out_decode_init_bits_init_wCtrl_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 8:13]
    node io_out_decode_init_bits_init_wCtrl_en = io_out_decode_init_bits_init_wCtrl_init_en @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 26:16]
    node io_out_decode_init_bits_wCtrl_en = io_out_decode_init_bits_init_wCtrl_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node io_out_decode_init_bits_init_wCtrl_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 9:15]
    node io_out_decode_init_bits_init_wCtrl_addr = io_out_decode_init_bits_init_wCtrl_init_addr @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 26:16]
    node io_out_decode_init_bits_wCtrl_addr = io_out_decode_init_bits_init_wCtrl_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node io_out_decode_init_bits_init_wCtrl_init_data = UInt<32>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 10:15 7:20]
    node io_out_decode_init_bits_init_wCtrl_data = io_out_decode_init_bits_init_wCtrl_init_data @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 26:16]
    node io_out_decode_init_bits_wCtrl_data = io_out_decode_init_bits_init_wCtrl_data @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node io_out_decode_init_bits_init_operands_hasImm = UInt<1>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 23:26]
    node io_out_decode_init_bits_operands_hasImm = io_out_decode_init_bits_init_operands_hasImm @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node io_out_decode_init_bits_init_operands_imm = UInt<32>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 22:23]
    node io_out_decode_init_bits_operands_imm = io_out_decode_init_bits_init_operands_imm @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node io_out_decode_init_bits_init_operands_regData_1 = UInt<32>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 24:29]
    node io_out_decode_init_bits_operands_regData_1 = io_out_decode_init_bits_init_operands_regData_1 @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node io_out_decode_init_bits_init_operands_regData_2 = UInt<32>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 25:29]
    node io_out_decode_init_bits_operands_regData_2 = io_out_decode_init_bits_init_operands_regData_2 @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node io_out_decode_init_readInfo_reg_1_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 15:13]
    node io_out_decode_init_readInfo_reg_1_en = io_out_decode_init_readInfo_reg_1_init_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 42:25]
    node io_out_decode_init_readInfo_reg_1_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 16:15]
    node io_out_decode_init_readInfo_reg_1_addr = io_out_decode_init_readInfo_reg_1_init_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 42:25]
    node io_out_decode_init_readInfo_reg_2_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 15:13]
    node io_out_decode_init_readInfo_reg_2_en = io_out_decode_init_readInfo_reg_2_init_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 43:25]
    node io_out_decode_init_readInfo_reg_2_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 16:15]
    node io_out_decode_init_readInfo_reg_2_addr = io_out_decode_init_readInfo_reg_2_init_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 43:25]
    node io_out_decode_init_fetchInfo_init_pc = UInt<32>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 32:20 33:13]
    node io_out_decode_init_fetchInfo_pc = io_out_decode_init_fetchInfo_init_pc @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 41:20]
    node io_out_decode_init_fetchInfo_init_inst = UInt<32>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 32:20 34:15]
    node io_out_decode_init_fetchInfo_inst = io_out_decode_init_fetchInfo_init_inst @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 41:20]
    node io_out_decode_init_req = UInt<1>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 40:14]
    node asideOut_init_reg_1_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 15:13]
    node asideOut_init_reg_1_en = asideOut_init_reg_1_init_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 26:20 27:16]
    node asideOut_init_reg_1_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 16:15]
    node asideOut_init_reg_1_addr = asideOut_init_reg_1_init_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 26:20 27:16]
    node asideOut_init_reg_2_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 15:13]
    node asideOut_init_reg_2_en = asideOut_init_reg_2_init_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 26:20 28:16]
    node asideOut_init_reg_2_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 16:15]
    node asideOut_init_reg_2_addr = asideOut_init_reg_2_init_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 26:20 28:16]
    node decodeOut_init_bits_init_exeOp_init_opType = UInt<4>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 14:20 16:17]
    node decodeOut_init_bits_init_exeOp_opType = decodeOut_init_bits_init_exeOp_init_opType @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 21:16]
    node decodeOut_init_bits_exeOp_opType = decodeOut_init_bits_init_exeOp_opType @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node decodeOut_init_bits_init_exeOp_init_opFunc = UInt<3>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 14:20 15:17]
    node decodeOut_init_bits_init_exeOp_opFunc = decodeOut_init_bits_init_exeOp_init_opFunc @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 21:16]
    node decodeOut_init_bits_exeOp_opFunc = decodeOut_init_bits_init_exeOp_opFunc @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node decodeOut_init_bits_init_wCtrl_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 8:13]
    node decodeOut_init_bits_init_wCtrl_en = decodeOut_init_bits_init_wCtrl_init_en @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 26:16]
    node decodeOut_init_bits_wCtrl_en = decodeOut_init_bits_init_wCtrl_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node decodeOut_init_bits_init_wCtrl_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 9:15]
    node decodeOut_init_bits_init_wCtrl_addr = decodeOut_init_bits_init_wCtrl_init_addr @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 26:16]
    node decodeOut_init_bits_wCtrl_addr = decodeOut_init_bits_init_wCtrl_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node decodeOut_init_bits_init_wCtrl_init_data = UInt<32>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 10:15 7:20]
    node decodeOut_init_bits_init_wCtrl_data = decodeOut_init_bits_init_wCtrl_init_data @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 26:16]
    node decodeOut_init_bits_wCtrl_data = decodeOut_init_bits_init_wCtrl_data @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node decodeOut_init_bits_init_operands_hasImm = UInt<1>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 23:26]
    node decodeOut_init_bits_operands_hasImm = decodeOut_init_bits_init_operands_hasImm @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node decodeOut_init_bits_init_operands_imm = UInt<32>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 22:23]
    node decodeOut_init_bits_operands_imm = decodeOut_init_bits_init_operands_imm @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node decodeOut_init_bits_init_operands_regData_1 = UInt<32>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 24:29]
    node decodeOut_init_bits_operands_regData_1 = decodeOut_init_bits_init_operands_regData_1 @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node decodeOut_init_bits_init_operands_regData_2 = UInt<32>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 25:29]
    node decodeOut_init_bits_operands_regData_2 = decodeOut_init_bits_init_operands_regData_2 @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 39:15]
    node decodeOut_init_readInfo_reg_1_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 15:13]
    node decodeOut_init_readInfo_reg_1_en = decodeOut_init_readInfo_reg_1_init_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 42:25]
    node decodeOut_init_readInfo_reg_1_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 16:15]
    node decodeOut_init_readInfo_reg_1_addr = decodeOut_init_readInfo_reg_1_init_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 42:25]
    node decodeOut_init_readInfo_reg_2_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 15:13]
    node decodeOut_init_readInfo_reg_2_en = decodeOut_init_readInfo_reg_2_init_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 43:25]
    node decodeOut_init_readInfo_reg_2_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:20 16:15]
    node decodeOut_init_readInfo_reg_2_addr = decodeOut_init_readInfo_reg_2_init_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 43:25]
    node decodeOut_init_fetchInfo_init_pc = UInt<32>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 32:20 33:13]
    node decodeOut_init_fetchInfo_pc = decodeOut_init_fetchInfo_init_pc @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 41:20]
    node decodeOut_init_fetchInfo_init_inst = UInt<32>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 32:20 34:15]
    node decodeOut_init_fetchInfo_inst = decodeOut_init_fetchInfo_init_inst @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 41:20]
    node decodeOut_init_req = UInt<1>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 38:20 40:14]
    node srcInfo_init_pc = UInt<32>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 32:20 33:13]
    node srcInfo_init_inst = UInt<32>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 32:20 34:15]
    io_out_decode_bits_exeOp_opType <= decodeOut_bits_exeOp_opType @[src/main/scala/pipeline/decode/DecodeStage.scala 14:17]
    io_out_decode_bits_exeOp_opFunc <= decodeOut_bits_exeOp_opFunc @[src/main/scala/pipeline/decode/DecodeStage.scala 14:17]
    io_out_decode_bits_wCtrl_en <= decodeOut_bits_wCtrl_en @[src/main/scala/pipeline/decode/DecodeStage.scala 14:17]
    io_out_decode_bits_wCtrl_addr <= decodeOut_bits_wCtrl_addr @[src/main/scala/pipeline/decode/DecodeStage.scala 14:17]
    io_out_decode_bits_wCtrl_data <= decodeOut_bits_wCtrl_data @[src/main/scala/pipeline/decode/DecodeStage.scala 14:17]
    io_out_decode_bits_operands_hasImm <= decodeOut_bits_operands_hasImm @[src/main/scala/pipeline/decode/DecodeStage.scala 14:17]
    io_out_decode_bits_operands_imm <= decodeOut_bits_operands_imm @[src/main/scala/pipeline/decode/DecodeStage.scala 14:17]
    io_out_decode_bits_operands_regData_1 <= decodeOut_bits_operands_regData_1 @[src/main/scala/pipeline/decode/DecodeStage.scala 14:17]
    io_out_decode_bits_operands_regData_2 <= decodeOut_bits_operands_regData_2 @[src/main/scala/pipeline/decode/DecodeStage.scala 14:17]
    io_out_decode_readInfo_reg_1_en <= decodeOut_readInfo_reg_1_en @[src/main/scala/pipeline/decode/DecodeStage.scala 14:17]
    io_out_decode_readInfo_reg_1_addr <= decodeOut_readInfo_reg_1_addr @[src/main/scala/pipeline/decode/DecodeStage.scala 14:17]
    io_out_decode_readInfo_reg_2_en <= decodeOut_readInfo_reg_2_en @[src/main/scala/pipeline/decode/DecodeStage.scala 14:17]
    io_out_decode_readInfo_reg_2_addr <= decodeOut_readInfo_reg_2_addr @[src/main/scala/pipeline/decode/DecodeStage.scala 14:17]
    io_out_decode_fetchInfo_pc <= decodeOut_fetchInfo_pc @[src/main/scala/pipeline/decode/DecodeStage.scala 14:17]
    io_out_decode_fetchInfo_inst <= decodeOut_fetchInfo_inst @[src/main/scala/pipeline/decode/DecodeStage.scala 14:17]
    io_out_decode_req <= decodeOut_req @[src/main/scala/pipeline/decode/DecodeStage.scala 14:17]
    io_out_ack <= _GEN_126
    io_aside_out_reg_1_en <= asideOut_reg_1_en @[src/main/scala/pipeline/decode/DecodeStage.scala 12:16]
    io_aside_out_reg_1_addr <= asideOut_reg_1_addr @[src/main/scala/pipeline/decode/DecodeStage.scala 12:16]
    io_aside_out_reg_2_en <= asideOut_reg_2_en @[src/main/scala/pipeline/decode/DecodeStage.scala 12:16]
    io_aside_out_reg_2_addr <= asideOut_reg_2_addr @[src/main/scala/pipeline/decode/DecodeStage.scala 12:16]
    asideOut_reg_1_en <= mux(reset, asideOut_init_reg_1_en, _GEN_120) @[src/main/scala/pipeline/decode/DecodeStage.scala 11:{25,25}]
    asideOut_reg_1_addr <= mux(reset, asideOut_init_reg_1_addr, _GEN_121) @[src/main/scala/pipeline/decode/DecodeStage.scala 11:{25,25}]
    asideOut_reg_2_en <= mux(reset, asideOut_init_reg_2_en, _GEN_122) @[src/main/scala/pipeline/decode/DecodeStage.scala 11:{25,25}]
    asideOut_reg_2_addr <= mux(reset, asideOut_init_reg_2_addr, _GEN_123) @[src/main/scala/pipeline/decode/DecodeStage.scala 11:{25,25}]
    decodeOut_bits_exeOp_opType <= mux(reset, decodeOut_init_bits_exeOp_opType, _GEN_104) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:{26,26}]
    decodeOut_bits_exeOp_opFunc <= mux(reset, decodeOut_init_bits_exeOp_opFunc, _GEN_105) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:{26,26}]
    decodeOut_bits_wCtrl_en <= mux(reset, decodeOut_init_bits_wCtrl_en, _GEN_106) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:{26,26}]
    decodeOut_bits_wCtrl_addr <= mux(reset, decodeOut_init_bits_wCtrl_addr, _GEN_107) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:{26,26}]
    decodeOut_bits_wCtrl_data <= mux(reset, decodeOut_init_bits_wCtrl_data, _GEN_108) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:{26,26}]
    decodeOut_bits_operands_hasImm <= mux(reset, decodeOut_init_bits_operands_hasImm, _GEN_109) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:{26,26}]
    decodeOut_bits_operands_imm <= mux(reset, decodeOut_init_bits_operands_imm, _GEN_110) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:{26,26}]
    decodeOut_bits_operands_regData_1 <= mux(reset, decodeOut_init_bits_operands_regData_1, _GEN_111) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:{26,26}]
    decodeOut_bits_operands_regData_2 <= mux(reset, decodeOut_init_bits_operands_regData_2, _GEN_112) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:{26,26}]
    decodeOut_readInfo_reg_1_en <= mux(reset, decodeOut_init_readInfo_reg_1_en, _GEN_113) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:{26,26}]
    decodeOut_readInfo_reg_1_addr <= mux(reset, decodeOut_init_readInfo_reg_1_addr, _GEN_114) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:{26,26}]
    decodeOut_readInfo_reg_2_en <= mux(reset, decodeOut_init_readInfo_reg_2_en, _GEN_115) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:{26,26}]
    decodeOut_readInfo_reg_2_addr <= mux(reset, decodeOut_init_readInfo_reg_2_addr, _GEN_116) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:{26,26}]
    decodeOut_fetchInfo_pc <= mux(reset, decodeOut_init_fetchInfo_pc, _GEN_117) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:{26,26}]
    decodeOut_fetchInfo_inst <= mux(reset, decodeOut_init_fetchInfo_inst, _GEN_118) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:{26,26}]
    decodeOut_req <= mux(reset, decodeOut_init_req, _GEN_119) @[src/main/scala/pipeline/decode/DecodeStage.scala 13:{26,26}]
    du.clock <= clock
    du.reset <= reset
    du.io_in_pc <= srcInfo_pc @[src/main/scala/pipeline/decode/DecodeStage.scala 18:12]
    du.io_in_inst <= srcInfo_inst @[src/main/scala/pipeline/decode/DecodeStage.scala 18:12]
    srcInfo_pc <= mux(reset, srcInfo_init_pc, _GEN_124) @[src/main/scala/pipeline/decode/DecodeStage.scala 17:{24,24}]
    srcInfo_inst <= mux(reset, srcInfo_init_inst, _GEN_125) @[src/main/scala/pipeline/decode/DecodeStage.scala 17:{24,24}]
    stat <= mux(reset, UInt<1>("h0"), _GEN_103) @[src/main/scala/pipeline/decode/DecodeStage.scala 31:{21,21}]

  module Alu : @[src/main/scala/pipeline/exe/Alu.scala 8:7]
    input clock : Clock @[src/main/scala/pipeline/exe/Alu.scala 8:7]
    input reset : UInt<1> @[src/main/scala/pipeline/exe/Alu.scala 8:7]
    input io_in_op_opType : UInt<4> @[src/main/scala/pipeline/exe/Alu.scala 9:14]
    input io_in_op_opFunc : UInt<3> @[src/main/scala/pipeline/exe/Alu.scala 9:14]
    input io_in_operand_left : UInt<32> @[src/main/scala/pipeline/exe/Alu.scala 9:14]
    input io_in_operand_right : UInt<32> @[src/main/scala/pipeline/exe/Alu.scala 9:14]
    output io_out_res : UInt<32> @[src/main/scala/pipeline/exe/Alu.scala 9:14]

    node _T = eq(UInt<1>("h0"), io_in_op_opType) @[src/main/scala/pipeline/exe/Alu.scala 15:28]
    node _T_1 = eq(UInt<2>("h3"), io_in_op_opType) @[src/main/scala/pipeline/exe/Alu.scala 15:28]
    node _T_2 = eq(UInt<1>("h0"), io_in_op_opFunc) @[src/main/scala/pipeline/exe/Alu.scala 20:32]
    node _T_3 = eq(UInt<1>("h1"), io_in_op_opFunc) @[src/main/scala/pipeline/exe/Alu.scala 20:32]
    node left = io_in_operand_left @[src/main/scala/pipeline/exe/Alu.scala 10:{25,25}]
    node _res_T = asSInt(left) @[src/main/scala/pipeline/exe/Alu.scala 25:24]
    node right = io_in_operand_right @[src/main/scala/pipeline/exe/Alu.scala 11:{26,26}]
    node _res_T_1 = asSInt(right) @[src/main/scala/pipeline/exe/Alu.scala 25:39]
    node _res_T_2 = add(_res_T, _res_T_1) @[src/main/scala/pipeline/exe/Alu.scala 25:31]
    node _res_T_3 = tail(_res_T_2, 1) @[src/main/scala/pipeline/exe/Alu.scala 25:31]
    node _res_T_4 = asSInt(_res_T_3) @[src/main/scala/pipeline/exe/Alu.scala 25:31]
    node _res_T_5 = asUInt(_res_T_4) @[src/main/scala/pipeline/exe/Alu.scala 25:47]
    node _T_4 = eq(UInt<2>("h2"), io_in_op_opFunc) @[src/main/scala/pipeline/exe/Alu.scala 20:32]
    node _res_T_6 = lt(left, right) @[src/main/scala/pipeline/exe/Alu.scala 28:37]
    node _res_T_7 = cat(UInt<31>("h0"), _res_T_6) @[src/main/scala/pipeline/exe/Alu.scala 28:28]
    node _T_5 = eq(UInt<2>("h3"), io_in_op_opFunc) @[src/main/scala/pipeline/exe/Alu.scala 20:32]
    node _res_T_8 = asSInt(left) @[src/main/scala/pipeline/exe/Alu.scala 31:24]
    node _res_T_9 = asSInt(right) @[src/main/scala/pipeline/exe/Alu.scala 31:39]
    node _res_T_10 = sub(_res_T_8, _res_T_9) @[src/main/scala/pipeline/exe/Alu.scala 31:31]
    node _res_T_11 = tail(_res_T_10, 1) @[src/main/scala/pipeline/exe/Alu.scala 31:31]
    node _res_T_12 = asSInt(_res_T_11) @[src/main/scala/pipeline/exe/Alu.scala 31:31]
    node _res_T_13 = asUInt(_res_T_12) @[src/main/scala/pipeline/exe/Alu.scala 31:47]
    node _T_6 = eq(UInt<3>("h4"), io_in_op_opFunc) @[src/main/scala/pipeline/exe/Alu.scala 20:32]
    node _res_T_14 = asSInt(left) @[src/main/scala/pipeline/exe/Alu.scala 34:24]
    node _res_T_15 = asSInt(right) @[src/main/scala/pipeline/exe/Alu.scala 34:39]
    node _res_T_16 = mul(_res_T_14, _res_T_15) @[src/main/scala/pipeline/exe/Alu.scala 34:31]
    node _res_T_17 = bits(_res_T_16, 31, 0) @[src/main/scala/pipeline/exe/Alu.scala 34:46]
    node _GEN_0 = mux(_T_6, _res_T_17, UInt<1>("h0")) @[src/main/scala/pipeline/exe/Alu.scala 20:32 34:15 13:7]
    node _GEN_1 = mux(_T_5, _res_T_13, _GEN_0) @[src/main/scala/pipeline/exe/Alu.scala 20:32 31:15]
    node _GEN_2 = mux(_T_4, _res_T_7, _GEN_1) @[src/main/scala/pipeline/exe/Alu.scala 20:32 28:15]
    node _GEN_3 = mux(_T_3, _res_T_5, _GEN_2) @[src/main/scala/pipeline/exe/Alu.scala 20:32 25:15]
    node _GEN_4 = mux(_T_2, UInt<1>("h0"), _GEN_3) @[src/main/scala/pipeline/exe/Alu.scala 20:32 22:15]
    node _T_7 = eq(UInt<1>("h1"), io_in_op_opType) @[src/main/scala/pipeline/exe/Alu.scala 15:28]
    node _T_8 = eq(UInt<1>("h0"), io_in_op_opFunc) @[src/main/scala/pipeline/exe/Alu.scala 39:32]
    node _T_9 = eq(UInt<1>("h1"), io_in_op_opFunc) @[src/main/scala/pipeline/exe/Alu.scala 39:32]
    node _res_T_18 = or(left, right) @[src/main/scala/pipeline/exe/Alu.scala 44:23]
    node _T_10 = eq(UInt<2>("h3"), io_in_op_opFunc) @[src/main/scala/pipeline/exe/Alu.scala 39:32]
    node _res_T_19 = and(left, right) @[src/main/scala/pipeline/exe/Alu.scala 47:23]
    node _T_11 = eq(UInt<2>("h2"), io_in_op_opFunc) @[src/main/scala/pipeline/exe/Alu.scala 39:32]
    node _res_T_20 = xor(left, right) @[src/main/scala/pipeline/exe/Alu.scala 50:23]
    node _GEN_5 = mux(_T_11, _res_T_20, UInt<1>("h0")) @[src/main/scala/pipeline/exe/Alu.scala 39:32 50:15 13:7]
    node _GEN_6 = mux(_T_10, _res_T_19, _GEN_5) @[src/main/scala/pipeline/exe/Alu.scala 39:32 47:15]
    node _GEN_7 = mux(_T_9, _res_T_18, _GEN_6) @[src/main/scala/pipeline/exe/Alu.scala 39:32 44:15]
    node _GEN_8 = mux(_T_8, UInt<1>("h0"), _GEN_7) @[src/main/scala/pipeline/exe/Alu.scala 39:32 41:15]
    node _T_12 = eq(UInt<2>("h2"), io_in_op_opType) @[src/main/scala/pipeline/exe/Alu.scala 15:28]
    node _T_13 = eq(UInt<1>("h0"), io_in_op_opFunc) @[src/main/scala/pipeline/exe/Alu.scala 55:32]
    node _T_14 = eq(UInt<2>("h2"), io_in_op_opFunc) @[src/main/scala/pipeline/exe/Alu.scala 55:32]
    node _res_T_21 = bits(right, 4, 0) @[src/main/scala/pipeline/exe/Alu.scala 60:31]
    node _res_T_22 = dshl(left, _res_T_21) @[src/main/scala/pipeline/exe/Alu.scala 60:23]
    node _T_15 = eq(UInt<1>("h1"), io_in_op_opFunc) @[src/main/scala/pipeline/exe/Alu.scala 55:32]
    node _res_T_23 = bits(right, 4, 0) @[src/main/scala/pipeline/exe/Alu.scala 63:31]
    node _res_T_24 = dshr(left, _res_T_23) @[src/main/scala/pipeline/exe/Alu.scala 63:23]
    node _GEN_9 = mux(_T_15, _res_T_24, UInt<1>("h0")) @[src/main/scala/pipeline/exe/Alu.scala 55:32 63:15 13:7]
    node _GEN_10 = mux(_T_14, _res_T_22, _GEN_9) @[src/main/scala/pipeline/exe/Alu.scala 55:32 60:15]
    node _GEN_11 = mux(_T_13, UInt<1>("h0"), _GEN_10) @[src/main/scala/pipeline/exe/Alu.scala 55:32 57:15]
    node _T_16 = eq(UInt<3>("h6"), io_in_op_opType) @[src/main/scala/pipeline/exe/Alu.scala 15:28]
    node _T_17 = eq(UInt<3>("h7"), io_in_op_opType) @[src/main/scala/pipeline/exe/Alu.scala 15:28]
    node _T_18 = or(_T_16, _T_17) @[src/main/scala/pipeline/exe/Alu.scala 15:28]
    node _res_T_25 = asSInt(left) @[src/main/scala/pipeline/exe/Alu.scala 68:20]
    node _res_T_26 = asSInt(right) @[src/main/scala/pipeline/exe/Alu.scala 68:35]
    node _res_T_27 = add(_res_T_25, _res_T_26) @[src/main/scala/pipeline/exe/Alu.scala 68:27]
    node _res_T_28 = tail(_res_T_27, 1) @[src/main/scala/pipeline/exe/Alu.scala 68:27]
    node _res_T_29 = asSInt(_res_T_28) @[src/main/scala/pipeline/exe/Alu.scala 68:27]
    node _res_T_30 = asUInt(_res_T_29) @[src/main/scala/pipeline/exe/Alu.scala 68:43]
    node _GEN_12 = mux(_T_18, _res_T_30, UInt<1>("h0")) @[src/main/scala/pipeline/exe/Alu.scala 15:28 68:11 13:7]
    node _GEN_13 = mux(_T_12, _GEN_11, _GEN_12) @[src/main/scala/pipeline/exe/Alu.scala 15:28]
    node _GEN_14 = mux(_T_7, _GEN_8, _GEN_13) @[src/main/scala/pipeline/exe/Alu.scala 15:28]
    node _GEN_15 = mux(_T_1, _GEN_4, _GEN_14) @[src/main/scala/pipeline/exe/Alu.scala 15:28]
    node _GEN_16 = mux(_T, UInt<1>("h0"), _GEN_15) @[src/main/scala/pipeline/exe/Alu.scala 15:28 17:11]
    node res = bits(_GEN_16, 31, 0) @[src/main/scala/pipeline/exe/Alu.scala 12:17]
    io_out_res <= res @[src/main/scala/pipeline/exe/Alu.scala 14:14]

  module ExeStage : @[src/main/scala/pipeline/exe/ExeStage.scala 10:7]
    input clock : Clock @[src/main/scala/pipeline/exe/ExeStage.scala 10:7]
    input reset : UInt<1> @[src/main/scala/pipeline/exe/ExeStage.scala 10:7]
    input io_in_decode_bits_exeOp_opType : UInt<4> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    input io_in_decode_bits_exeOp_opFunc : UInt<3> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    input io_in_decode_bits_wCtrl_en : UInt<1> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    input io_in_decode_bits_wCtrl_addr : UInt<5> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    input io_in_decode_bits_wCtrl_data : UInt<32> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    input io_in_decode_bits_operands_hasImm : UInt<1> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    input io_in_decode_bits_operands_imm : UInt<32> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    input io_in_decode_bits_operands_regData_1 : UInt<32> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    input io_in_decode_bits_operands_regData_2 : UInt<32> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    input io_in_decode_readInfo_reg_1_en : UInt<1> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    input io_in_decode_readInfo_reg_1_addr : UInt<5> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    input io_in_decode_readInfo_reg_2_en : UInt<1> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    input io_in_decode_readInfo_reg_2_addr : UInt<5> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    input io_in_decode_fetchInfo_pc : UInt<32> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    input io_in_decode_fetchInfo_inst : UInt<32> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    input io_in_decode_req : UInt<1> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    output io_out_ack : UInt<1> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    output io_out_exe_bits_en : UInt<1> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    output io_out_exe_bits_addr : UInt<5> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    output io_out_exe_bits_data : UInt<32> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    input io_aside_in_rdata : UInt<32> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    input io_aside_in_rrdy : UInt<1> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    input io_aside_in_rvalid : UInt<1> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    input io_aside_in_wrdy : UInt<1> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    input io_aside_in_wdone : UInt<1> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    output io_aside_out_rreq : UInt<1> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    output io_aside_out_wreq : UInt<1> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    output io_aside_out_byteSelN : UInt<4> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    output io_aside_out_addr : UInt<32> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    output io_aside_out_wdata : UInt<32> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    output io_bCtrl_isMispredict : UInt<1> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]
    output io_bCtrl_npc : UInt<32> @[src/main/scala/pipeline/exe/ExeStage.scala 11:14]

    inst alu of Alu @[src/main/scala/pipeline/exe/ExeStage.scala 29:19]
    reg outReg_bits_en : UInt<1>, clock with :
      reset => (UInt<1>("h0"), outReg_bits_en) @[src/main/scala/pipeline/exe/ExeStage.scala 17:31]
    reg outReg_bits_addr : UInt<5>, clock with :
      reset => (UInt<1>("h0"), outReg_bits_addr) @[src/main/scala/pipeline/exe/ExeStage.scala 17:31]
    reg outReg_bits_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), outReg_bits_data) @[src/main/scala/pipeline/exe/ExeStage.scala 17:31]
    reg bCtrlOutReg_isMispredict : UInt<1>, clock with :
      reset => (UInt<1>("h0"), bCtrlOutReg_isMispredict) @[src/main/scala/pipeline/exe/ExeStage.scala 19:43]
    reg bCtrlOutReg_npc : UInt<32>, clock with :
      reset => (UInt<1>("h0"), bCtrlOutReg_npc) @[src/main/scala/pipeline/exe/ExeStage.scala 19:43]
    reg srcInfo_exeOp_opType : UInt<4>, clock with :
      reset => (UInt<1>("h0"), srcInfo_exeOp_opType) @[src/main/scala/pipeline/exe/ExeStage.scala 22:24]
    reg srcInfo_exeOp_opFunc : UInt<3>, clock with :
      reset => (UInt<1>("h0"), srcInfo_exeOp_opFunc) @[src/main/scala/pipeline/exe/ExeStage.scala 22:24]
    reg srcInfo_wCtrl_en : UInt<1>, clock with :
      reset => (UInt<1>("h0"), srcInfo_wCtrl_en) @[src/main/scala/pipeline/exe/ExeStage.scala 22:24]
    reg srcInfo_wCtrl_addr : UInt<5>, clock with :
      reset => (UInt<1>("h0"), srcInfo_wCtrl_addr) @[src/main/scala/pipeline/exe/ExeStage.scala 22:24]
    reg srcInfo_wCtrl_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), srcInfo_wCtrl_data) @[src/main/scala/pipeline/exe/ExeStage.scala 22:24]
    reg srcInfo_operands_hasImm : UInt<1>, clock with :
      reset => (UInt<1>("h0"), srcInfo_operands_hasImm) @[src/main/scala/pipeline/exe/ExeStage.scala 22:24]
    reg srcInfo_operands_imm : UInt<32>, clock with :
      reset => (UInt<1>("h0"), srcInfo_operands_imm) @[src/main/scala/pipeline/exe/ExeStage.scala 22:24]
    reg srcInfo_operands_regData_1 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), srcInfo_operands_regData_1) @[src/main/scala/pipeline/exe/ExeStage.scala 22:24]
    reg srcInfo_operands_regData_2 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), srcInfo_operands_regData_2) @[src/main/scala/pipeline/exe/ExeStage.scala 22:24]
    reg fetchInfo_pc : UInt<32>, clock with :
      reset => (UInt<1>("h0"), fetchInfo_pc) @[src/main/scala/pipeline/exe/ExeStage.scala 23:26]
    reg fetchInfo_inst : UInt<32>, clock with :
      reset => (UInt<1>("h0"), fetchInfo_inst) @[src/main/scala/pipeline/exe/ExeStage.scala 23:26]
    reg preLoad : UInt<1>, clock with :
      reset => (UInt<1>("h0"), preLoad) @[src/main/scala/pipeline/exe/ExeStage.scala 25:24]
    reg preLoadAddr : UInt<5>, clock with :
      reset => (UInt<1>("h0"), preLoadAddr) @[src/main/scala/pipeline/exe/ExeStage.scala 26:28]
    reg preLoadData : UInt<32>, clock with :
      reset => (UInt<1>("h0"), preLoadData) @[src/main/scala/pipeline/exe/ExeStage.scala 27:28]
    node _GEN_0 = mux(srcInfo_operands_hasImm, srcInfo_operands_imm, srcInfo_operands_regData_2) @[src/main/scala/pipeline/exe/ExeStage.scala 32:34 33:29 35:29]
    reg stat : UInt<3>, clock with :
      reset => (UInt<1>("h0"), stat) @[src/main/scala/pipeline/exe/ExeStage.scala 41:21]
    node _T = asUInt(UInt<1>("h0")) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _T_1 = asUInt(stat) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _T_2 = eq(_T, _T_1) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _T_3 = eq(UInt<3>("h4"), io_in_decode_bits_exeOp_opType) @[src/main/scala/pipeline/exe/ExeStage.scala 45:49]
    node _T_4 = eq(UInt<3>("h5"), io_in_decode_bits_exeOp_opType) @[src/main/scala/pipeline/exe/ExeStage.scala 45:49]
    node _T_5 = or(_T_3, _T_4) @[src/main/scala/pipeline/exe/ExeStage.scala 45:49]
    node _T_6 = eq(UInt<3>("h6"), io_in_decode_bits_exeOp_opType) @[src/main/scala/pipeline/exe/ExeStage.scala 45:49]
    node _T_7 = eq(UInt<3>("h7"), io_in_decode_bits_exeOp_opType) @[src/main/scala/pipeline/exe/ExeStage.scala 45:49]
    node _T_8 = eq(UInt<1>("h1"), io_in_decode_bits_exeOp_opType) @[src/main/scala/pipeline/exe/ExeStage.scala 45:49]
    node _T_9 = eq(UInt<2>("h3"), io_in_decode_bits_exeOp_opType) @[src/main/scala/pipeline/exe/ExeStage.scala 45:49]
    node _T_10 = eq(UInt<2>("h2"), io_in_decode_bits_exeOp_opType) @[src/main/scala/pipeline/exe/ExeStage.scala 45:49]
    node _T_11 = or(_T_8, _T_9) @[src/main/scala/pipeline/exe/ExeStage.scala 45:49]
    node _T_12 = or(_T_11, _T_10) @[src/main/scala/pipeline/exe/ExeStage.scala 45:49]
    node _GEN_1 = mux(_T_12, UInt<1>("h1"), stat) @[src/main/scala/pipeline/exe/ExeStage.scala 45:49 59:18 41:21]
    node _GEN_2 = mux(_T_12, UInt<1>("h0"), preLoad) @[src/main/scala/pipeline/exe/ExeStage.scala 45:49 60:21 25:24]
    node _GEN_3 = mux(_T_7, UInt<3>("h5"), _GEN_1) @[src/main/scala/pipeline/exe/ExeStage.scala 45:49 55:18]
    node _GEN_4 = mux(_T_7, UInt<1>("h0"), _GEN_2) @[src/main/scala/pipeline/exe/ExeStage.scala 45:49 56:21]
    node _GEN_5 = mux(_T_6, UInt<2>("h3"), _GEN_3) @[src/main/scala/pipeline/exe/ExeStage.scala 45:49 51:18]
    node _GEN_6 = mux(_T_6, UInt<1>("h1"), _GEN_4) @[src/main/scala/pipeline/exe/ExeStage.scala 45:49 52:21]
    node _GEN_7 = mux(_T_5, UInt<2>("h2"), _GEN_5) @[src/main/scala/pipeline/exe/ExeStage.scala 45:49 47:18]
    node _GEN_8 = mux(_T_5, UInt<1>("h0"), _GEN_6) @[src/main/scala/pipeline/exe/ExeStage.scala 45:49 48:21]
    node _T_13 = eq(preLoadAddr, io_in_decode_readInfo_reg_1_addr) @[src/main/scala/pipeline/exe/ExeStage.scala 65:37]
    node _T_14 = and(preLoad, _T_13) @[src/main/scala/pipeline/exe/ExeStage.scala 65:22]
    node _GEN_9 = mux(_T_14, preLoadData, io_in_decode_bits_operands_regData_1) @[src/main/scala/pipeline/exe/ExeStage.scala 64:17 65:75 66:38]
    node _T_15 = eq(preLoadAddr, io_in_decode_readInfo_reg_2_addr) @[src/main/scala/pipeline/exe/ExeStage.scala 68:37]
    node _T_16 = and(preLoad, _T_15) @[src/main/scala/pipeline/exe/ExeStage.scala 68:22]
    node _GEN_10 = mux(_T_16, preLoadData, io_in_decode_bits_operands_regData_2) @[src/main/scala/pipeline/exe/ExeStage.scala 64:17 68:75 69:38]
    node _GEN_11 = mux(io_in_decode_req, _GEN_7, stat) @[src/main/scala/pipeline/exe/ExeStage.scala 41:21 44:31]
    node _GEN_12 = mux(io_in_decode_req, _GEN_8, preLoad) @[src/main/scala/pipeline/exe/ExeStage.scala 25:24 44:31]
    node _GEN_13 = mux(io_in_decode_req, io_in_decode_bits_exeOp_opType, srcInfo_exeOp_opType) @[src/main/scala/pipeline/exe/ExeStage.scala 44:31 64:17 22:24]
    node _GEN_14 = mux(io_in_decode_req, io_in_decode_bits_exeOp_opFunc, srcInfo_exeOp_opFunc) @[src/main/scala/pipeline/exe/ExeStage.scala 44:31 64:17 22:24]
    node _GEN_15 = mux(io_in_decode_req, io_in_decode_bits_wCtrl_en, srcInfo_wCtrl_en) @[src/main/scala/pipeline/exe/ExeStage.scala 44:31 64:17 22:24]
    node _GEN_16 = mux(io_in_decode_req, io_in_decode_bits_wCtrl_addr, srcInfo_wCtrl_addr) @[src/main/scala/pipeline/exe/ExeStage.scala 44:31 64:17 22:24]
    node _GEN_17 = mux(io_in_decode_req, io_in_decode_bits_wCtrl_data, srcInfo_wCtrl_data) @[src/main/scala/pipeline/exe/ExeStage.scala 44:31 64:17 22:24]
    node _GEN_18 = mux(io_in_decode_req, io_in_decode_bits_operands_hasImm, srcInfo_operands_hasImm) @[src/main/scala/pipeline/exe/ExeStage.scala 44:31 64:17 22:24]
    node _GEN_19 = mux(io_in_decode_req, io_in_decode_bits_operands_imm, srcInfo_operands_imm) @[src/main/scala/pipeline/exe/ExeStage.scala 44:31 64:17 22:24]
    node _GEN_20 = mux(io_in_decode_req, _GEN_9, srcInfo_operands_regData_1) @[src/main/scala/pipeline/exe/ExeStage.scala 22:24 44:31]
    node _GEN_21 = mux(io_in_decode_req, _GEN_10, srcInfo_operands_regData_2) @[src/main/scala/pipeline/exe/ExeStage.scala 22:24 44:31]
    node _GEN_22 = mux(io_in_decode_req, io_in_decode_fetchInfo_pc, fetchInfo_pc) @[src/main/scala/pipeline/exe/ExeStage.scala 44:31 71:19 23:26]
    node _GEN_23 = mux(io_in_decode_req, io_in_decode_fetchInfo_inst, fetchInfo_inst) @[src/main/scala/pipeline/exe/ExeStage.scala 44:31 71:19 23:26]
    node _GEN_24 = mux(io_in_decode_req, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/pipeline/exe/ExeStage.scala 44:31 72:20 74:20]
    node _T_17 = asUInt(UInt<1>("h1")) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _T_18 = asUInt(stat) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _T_19 = eq(_T_17, _T_18) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _T_20 = asUInt(UInt<2>("h2")) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _T_21 = asUInt(stat) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _T_22 = eq(_T_20, _T_21) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _T_23 = eq(UInt<3>("h4"), srcInfo_exeOp_opType) @[src/main/scala/pipeline/exe/ExeStage.scala 86:37]
    node _T_24 = eq(UInt<1>("h1"), srcInfo_exeOp_opFunc) @[src/main/scala/pipeline/exe/ExeStage.scala 88:40]
    node _T_25 = asSInt(srcInfo_operands_regData_1) @[src/main/scala/pipeline/exe/ExeStage.scala 90:48]
    node _T_26 = asSInt(srcInfo_operands_regData_2) @[src/main/scala/pipeline/exe/ExeStage.scala 90:86]
    node _T_27 = neq(_T_25, _T_26) @[src/main/scala/pipeline/exe/ExeStage.scala 90:55]
    node _bCtrlOutReg_npc_T = asSInt(fetchInfo_pc) @[src/main/scala/pipeline/exe/ExeStage.scala 92:50]
    node _bCtrlOutReg_npc_T_1 = asSInt(srcInfo_operands_imm) @[src/main/scala/pipeline/exe/ExeStage.scala 92:80]
    node _bCtrlOutReg_npc_T_2 = add(_bCtrlOutReg_npc_T, _bCtrlOutReg_npc_T_1) @[src/main/scala/pipeline/exe/ExeStage.scala 92:57]
    node _bCtrlOutReg_npc_T_3 = tail(_bCtrlOutReg_npc_T_2, 1) @[src/main/scala/pipeline/exe/ExeStage.scala 92:57]
    node _bCtrlOutReg_npc_T_4 = asSInt(_bCtrlOutReg_npc_T_3) @[src/main/scala/pipeline/exe/ExeStage.scala 92:57]
    node _bCtrlOutReg_npc_T_5 = asUInt(_bCtrlOutReg_npc_T_4) @[src/main/scala/pipeline/exe/ExeStage.scala 92:88]
    node _GEN_25 = mux(_T_27, UInt<1>("h1"), bCtrlOutReg_isMispredict) @[src/main/scala/pipeline/exe/ExeStage.scala 90:94 91:42 19:43]
    node _GEN_26 = mux(_T_27, _bCtrlOutReg_npc_T_5, bCtrlOutReg_npc) @[src/main/scala/pipeline/exe/ExeStage.scala 90:94 92:33 19:43]
    node _T_28 = eq(UInt<2>("h2"), srcInfo_exeOp_opFunc) @[src/main/scala/pipeline/exe/ExeStage.scala 88:40]
    node _T_29 = asSInt(srcInfo_operands_regData_1) @[src/main/scala/pipeline/exe/ExeStage.scala 96:48]
    node _T_30 = asSInt(srcInfo_operands_regData_2) @[src/main/scala/pipeline/exe/ExeStage.scala 96:86]
    node _T_31 = eq(_T_29, _T_30) @[src/main/scala/pipeline/exe/ExeStage.scala 96:55]
    node _bCtrlOutReg_npc_T_6 = asSInt(fetchInfo_pc) @[src/main/scala/pipeline/exe/ExeStage.scala 98:50]
    node _bCtrlOutReg_npc_T_7 = asSInt(srcInfo_operands_imm) @[src/main/scala/pipeline/exe/ExeStage.scala 98:80]
    node _bCtrlOutReg_npc_T_8 = add(_bCtrlOutReg_npc_T_6, _bCtrlOutReg_npc_T_7) @[src/main/scala/pipeline/exe/ExeStage.scala 98:57]
    node _bCtrlOutReg_npc_T_9 = tail(_bCtrlOutReg_npc_T_8, 1) @[src/main/scala/pipeline/exe/ExeStage.scala 98:57]
    node _bCtrlOutReg_npc_T_10 = asSInt(_bCtrlOutReg_npc_T_9) @[src/main/scala/pipeline/exe/ExeStage.scala 98:57]
    node _bCtrlOutReg_npc_T_11 = asUInt(_bCtrlOutReg_npc_T_10) @[src/main/scala/pipeline/exe/ExeStage.scala 98:88]
    node _GEN_27 = mux(_T_31, UInt<1>("h1"), bCtrlOutReg_isMispredict) @[src/main/scala/pipeline/exe/ExeStage.scala 96:94 97:42 19:43]
    node _GEN_28 = mux(_T_31, _bCtrlOutReg_npc_T_11, bCtrlOutReg_npc) @[src/main/scala/pipeline/exe/ExeStage.scala 96:94 98:33 19:43]
    node _T_32 = eq(UInt<2>("h3"), srcInfo_exeOp_opFunc) @[src/main/scala/pipeline/exe/ExeStage.scala 88:40]
    node _T_33 = asSInt(srcInfo_operands_regData_1) @[src/main/scala/pipeline/exe/ExeStage.scala 102:48]
    node _T_34 = asSInt(srcInfo_operands_regData_2) @[src/main/scala/pipeline/exe/ExeStage.scala 102:85]
    node _T_35 = geq(_T_33, _T_34) @[src/main/scala/pipeline/exe/ExeStage.scala 102:55]
    node _bCtrlOutReg_npc_T_12 = asSInt(fetchInfo_pc) @[src/main/scala/pipeline/exe/ExeStage.scala 104:50]
    node _bCtrlOutReg_npc_T_13 = asSInt(srcInfo_operands_imm) @[src/main/scala/pipeline/exe/ExeStage.scala 104:80]
    node _bCtrlOutReg_npc_T_14 = add(_bCtrlOutReg_npc_T_12, _bCtrlOutReg_npc_T_13) @[src/main/scala/pipeline/exe/ExeStage.scala 104:57]
    node _bCtrlOutReg_npc_T_15 = tail(_bCtrlOutReg_npc_T_14, 1) @[src/main/scala/pipeline/exe/ExeStage.scala 104:57]
    node _bCtrlOutReg_npc_T_16 = asSInt(_bCtrlOutReg_npc_T_15) @[src/main/scala/pipeline/exe/ExeStage.scala 104:57]
    node _bCtrlOutReg_npc_T_17 = asUInt(_bCtrlOutReg_npc_T_16) @[src/main/scala/pipeline/exe/ExeStage.scala 104:88]
    node _GEN_29 = mux(_T_35, UInt<1>("h1"), bCtrlOutReg_isMispredict) @[src/main/scala/pipeline/exe/ExeStage.scala 102:93 103:42 19:43]
    node _GEN_30 = mux(_T_35, _bCtrlOutReg_npc_T_17, bCtrlOutReg_npc) @[src/main/scala/pipeline/exe/ExeStage.scala 102:93 104:33 19:43]
    node _T_36 = eq(UInt<3>("h4"), srcInfo_exeOp_opFunc) @[src/main/scala/pipeline/exe/ExeStage.scala 88:40]
    node _bCtrlOutReg_npc_T_18 = asSInt(fetchInfo_pc) @[src/main/scala/pipeline/exe/ExeStage.scala 109:48]
    node _bCtrlOutReg_npc_T_19 = asSInt(srcInfo_operands_imm) @[src/main/scala/pipeline/exe/ExeStage.scala 109:78]
    node _bCtrlOutReg_npc_T_20 = add(_bCtrlOutReg_npc_T_18, _bCtrlOutReg_npc_T_19) @[src/main/scala/pipeline/exe/ExeStage.scala 109:55]
    node _bCtrlOutReg_npc_T_21 = tail(_bCtrlOutReg_npc_T_20, 1) @[src/main/scala/pipeline/exe/ExeStage.scala 109:55]
    node _bCtrlOutReg_npc_T_22 = asSInt(_bCtrlOutReg_npc_T_21) @[src/main/scala/pipeline/exe/ExeStage.scala 109:55]
    node _bCtrlOutReg_npc_T_23 = asUInt(_bCtrlOutReg_npc_T_22) @[src/main/scala/pipeline/exe/ExeStage.scala 109:86]
    node _T_37 = eq(UInt<3>("h5"), srcInfo_exeOp_opFunc) @[src/main/scala/pipeline/exe/ExeStage.scala 88:40]
    node _bCtrlOutReg_npc_T_24 = asSInt(fetchInfo_pc) @[src/main/scala/pipeline/exe/ExeStage.scala 113:48]
    node _bCtrlOutReg_npc_T_25 = asSInt(srcInfo_operands_imm) @[src/main/scala/pipeline/exe/ExeStage.scala 113:78]
    node _bCtrlOutReg_npc_T_26 = add(_bCtrlOutReg_npc_T_24, _bCtrlOutReg_npc_T_25) @[src/main/scala/pipeline/exe/ExeStage.scala 113:55]
    node _bCtrlOutReg_npc_T_27 = tail(_bCtrlOutReg_npc_T_26, 1) @[src/main/scala/pipeline/exe/ExeStage.scala 113:55]
    node _bCtrlOutReg_npc_T_28 = asSInt(_bCtrlOutReg_npc_T_27) @[src/main/scala/pipeline/exe/ExeStage.scala 113:55]
    node _bCtrlOutReg_npc_T_29 = asUInt(_bCtrlOutReg_npc_T_28) @[src/main/scala/pipeline/exe/ExeStage.scala 113:86]
    node _GEN_31 = mux(_T_37, UInt<1>("h1"), bCtrlOutReg_isMispredict) @[src/main/scala/pipeline/exe/ExeStage.scala 112:40 88:40 19:43]
    node _GEN_32 = mux(_T_37, _bCtrlOutReg_npc_T_29, bCtrlOutReg_npc) @[src/main/scala/pipeline/exe/ExeStage.scala 113:31 88:40 19:43]
    node _GEN_33 = mux(_T_36, UInt<1>("h1"), _GEN_31) @[src/main/scala/pipeline/exe/ExeStage.scala 108:40 88:40]
    node _GEN_34 = mux(_T_36, _bCtrlOutReg_npc_T_23, _GEN_32) @[src/main/scala/pipeline/exe/ExeStage.scala 109:31 88:40]
    node _GEN_35 = mux(_T_32, _GEN_29, _GEN_33) @[src/main/scala/pipeline/exe/ExeStage.scala 88:40]
    node _GEN_36 = mux(_T_32, _GEN_30, _GEN_34) @[src/main/scala/pipeline/exe/ExeStage.scala 88:40]
    node _GEN_37 = mux(_T_28, _GEN_27, _GEN_35) @[src/main/scala/pipeline/exe/ExeStage.scala 88:40]
    node _GEN_38 = mux(_T_28, _GEN_28, _GEN_36) @[src/main/scala/pipeline/exe/ExeStage.scala 88:40]
    node _GEN_39 = mux(_T_24, _GEN_25, _GEN_37) @[src/main/scala/pipeline/exe/ExeStage.scala 88:40]
    node _GEN_40 = mux(_T_24, _GEN_26, _GEN_38) @[src/main/scala/pipeline/exe/ExeStage.scala 88:40]
    node _T_38 = eq(UInt<3>("h5"), srcInfo_exeOp_opType) @[src/main/scala/pipeline/exe/ExeStage.scala 86:37]
    node _T_39 = eq(UInt<1>("h1"), srcInfo_exeOp_opFunc) @[src/main/scala/pipeline/exe/ExeStage.scala 118:40]
    node _bCtrlOutReg_npc_T_30 = asSInt(fetchInfo_pc) @[src/main/scala/pipeline/exe/ExeStage.scala 121:48]
    node _bCtrlOutReg_npc_T_31 = asSInt(srcInfo_operands_imm) @[src/main/scala/pipeline/exe/ExeStage.scala 121:78]
    node _bCtrlOutReg_npc_T_32 = add(_bCtrlOutReg_npc_T_30, _bCtrlOutReg_npc_T_31) @[src/main/scala/pipeline/exe/ExeStage.scala 121:55]
    node _bCtrlOutReg_npc_T_33 = tail(_bCtrlOutReg_npc_T_32, 1) @[src/main/scala/pipeline/exe/ExeStage.scala 121:55]
    node _bCtrlOutReg_npc_T_34 = asSInt(_bCtrlOutReg_npc_T_33) @[src/main/scala/pipeline/exe/ExeStage.scala 121:55]
    node _bCtrlOutReg_npc_T_35 = asUInt(_bCtrlOutReg_npc_T_34) @[src/main/scala/pipeline/exe/ExeStage.scala 121:86]
    node _GEN_41 = mux(_T_39, UInt<1>("h1"), bCtrlOutReg_isMispredict) @[src/main/scala/pipeline/exe/ExeStage.scala 118:40 120:40 19:43]
    node _GEN_42 = mux(_T_39, _bCtrlOutReg_npc_T_35, bCtrlOutReg_npc) @[src/main/scala/pipeline/exe/ExeStage.scala 118:40 121:31 19:43]
    node _GEN_43 = mux(_T_38, _GEN_41, bCtrlOutReg_isMispredict) @[src/main/scala/pipeline/exe/ExeStage.scala 86:37 19:43]
    node _GEN_44 = mux(_T_38, _GEN_42, bCtrlOutReg_npc) @[src/main/scala/pipeline/exe/ExeStage.scala 86:37 19:43]
    node _GEN_45 = mux(_T_23, _GEN_39, _GEN_43) @[src/main/scala/pipeline/exe/ExeStage.scala 86:37]
    node _GEN_46 = mux(_T_23, _GEN_40, _GEN_44) @[src/main/scala/pipeline/exe/ExeStage.scala 86:37]
    node _T_40 = asUInt(UInt<2>("h3")) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _T_41 = asUInt(stat) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _T_42 = eq(_T_40, _T_41) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _T_43 = eq(srcInfo_exeOp_opFunc, UInt<2>("h2")) @[src/main/scala/pipeline/exe/ExeStage.scala 129:36]
    node _T_44 = bits(alu.io_out_res, 1, 0) @[src/main/scala/pipeline/exe/ExeStage.scala 130:32]
    node _T_45 = eq(UInt<1>("h0"), _T_44) @[src/main/scala/pipeline/exe/ExeStage.scala 130:39]
    node _T_46 = eq(UInt<1>("h1"), _T_44) @[src/main/scala/pipeline/exe/ExeStage.scala 130:39]
    node _T_47 = eq(UInt<2>("h2"), _T_44) @[src/main/scala/pipeline/exe/ExeStage.scala 130:39]
    node _T_48 = eq(UInt<2>("h3"), _T_44) @[src/main/scala/pipeline/exe/ExeStage.scala 130:39]
    node io_aside_out_init_byteSelN = UInt<4>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 44:20 49:19]
    node _GEN_47 = mux(_T_48, UInt<3>("h7"), io_aside_out_init_byteSelN) @[src/main/scala/pipeline/exe/ExeStage.scala 130:39 14:16 141:37]
    node _GEN_48 = mux(_T_47, UInt<4>("hb"), _GEN_47) @[src/main/scala/pipeline/exe/ExeStage.scala 130:39 138:37]
    node _GEN_49 = mux(_T_46, UInt<4>("hd"), _GEN_48) @[src/main/scala/pipeline/exe/ExeStage.scala 130:39 135:37]
    node _GEN_50 = mux(_T_45, UInt<4>("he"), _GEN_49) @[src/main/scala/pipeline/exe/ExeStage.scala 130:39 132:37]
    node _GEN_51 = mux(_T_43, _GEN_50, io_aside_out_init_byteSelN) @[src/main/scala/pipeline/exe/ExeStage.scala 129:51 14:16]
    node _GEN_52 = mux(io_aside_in_rrdy, _GEN_51, io_aside_out_init_byteSelN) @[src/main/scala/pipeline/exe/ExeStage.scala 128:31 14:16]
    node io_aside_out_init_rreq = UInt<1>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 44:20 47:15]
    node _GEN_53 = mux(io_aside_in_rrdy, UInt<1>("h1"), io_aside_out_init_rreq) @[src/main/scala/pipeline/exe/ExeStage.scala 128:31 14:16 145:27]
    node io_aside_out_init_addr = UInt<32>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 44:20 45:15]
    node _GEN_54 = mux(io_aside_in_rrdy, alu.io_out_res, io_aside_out_init_addr) @[src/main/scala/pipeline/exe/ExeStage.scala 128:31 14:16 146:27]
    node _GEN_55 = mux(io_aside_in_rrdy, UInt<3>("h4"), stat) @[src/main/scala/pipeline/exe/ExeStage.scala 128:31 147:14 41:21]
    node _T_49 = asUInt(UInt<3>("h4")) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _T_50 = asUInt(stat) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _T_51 = eq(_T_49, _T_50) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _GEN_56 = mux(io_aside_in_rvalid, UInt<3>("h7"), stat) @[src/main/scala/pipeline/exe/ExeStage.scala 152:33 153:14 41:21]
    node _GEN_57 = mux(io_aside_in_rvalid, srcInfo_wCtrl_en, outReg_bits_en) @[src/main/scala/pipeline/exe/ExeStage.scala 152:33 154:24 17:31]
    node _GEN_58 = mux(io_aside_in_rvalid, srcInfo_wCtrl_addr, outReg_bits_addr) @[src/main/scala/pipeline/exe/ExeStage.scala 152:33 155:26 17:31]
    node _GEN_59 = mux(io_aside_in_rvalid, io_aside_in_rdata, outReg_bits_data) @[src/main/scala/pipeline/exe/ExeStage.scala 152:33 156:26 17:31]
    node _GEN_60 = mux(io_aside_in_rvalid, srcInfo_wCtrl_addr, preLoadAddr) @[src/main/scala/pipeline/exe/ExeStage.scala 152:33 157:21 26:28]
    node _GEN_61 = mux(io_aside_in_rvalid, io_aside_in_rdata, preLoadData) @[src/main/scala/pipeline/exe/ExeStage.scala 152:33 158:21 27:28]
    node _T_52 = asUInt(UInt<3>("h5")) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _T_53 = asUInt(stat) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _T_54 = eq(_T_52, _T_53) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _T_55 = eq(srcInfo_exeOp_opFunc, UInt<2>("h2")) @[src/main/scala/pipeline/exe/ExeStage.scala 163:36]
    node _T_56 = bits(alu.io_out_res, 1, 0) @[src/main/scala/pipeline/exe/ExeStage.scala 164:32]
    node _T_57 = eq(UInt<1>("h0"), _T_56) @[src/main/scala/pipeline/exe/ExeStage.scala 164:39]
    node _T_58 = eq(UInt<1>("h1"), _T_56) @[src/main/scala/pipeline/exe/ExeStage.scala 164:39]
    node _T_59 = eq(UInt<2>("h2"), _T_56) @[src/main/scala/pipeline/exe/ExeStage.scala 164:39]
    node _T_60 = eq(UInt<2>("h3"), _T_56) @[src/main/scala/pipeline/exe/ExeStage.scala 164:39]
    node _GEN_62 = mux(_T_60, UInt<3>("h7"), io_aside_out_init_byteSelN) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 164:39 175:37]
    node _GEN_63 = mux(_T_59, UInt<4>("hb"), _GEN_62) @[src/main/scala/pipeline/exe/ExeStage.scala 164:39 172:37]
    node _GEN_64 = mux(_T_58, UInt<4>("hd"), _GEN_63) @[src/main/scala/pipeline/exe/ExeStage.scala 164:39 169:37]
    node _GEN_65 = mux(_T_57, UInt<4>("he"), _GEN_64) @[src/main/scala/pipeline/exe/ExeStage.scala 164:39 166:37]
    node _GEN_66 = mux(_T_55, _GEN_65, io_aside_out_init_byteSelN) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 163:52]
    node _GEN_67 = mux(io_aside_in_wrdy, _GEN_66, io_aside_out_init_byteSelN) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 162:31]
    node io_aside_out_init_wreq = UInt<1>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 44:20 48:15]
    node _GEN_68 = mux(io_aside_in_wrdy, UInt<1>("h1"), io_aside_out_init_wreq) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 162:31 179:27]
    node _GEN_69 = mux(io_aside_in_wrdy, alu.io_out_res, io_aside_out_init_addr) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 162:31 180:27]
    node io_aside_out_init_wdata = UInt<32>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 44:20 46:16]
    node _GEN_70 = mux(io_aside_in_wrdy, srcInfo_operands_regData_2, io_aside_out_init_wdata) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 162:31 181:28]
    node _GEN_71 = mux(io_aside_in_wrdy, UInt<3>("h6"), stat) @[src/main/scala/pipeline/exe/ExeStage.scala 162:31 182:14 41:21]
    node _T_61 = asUInt(UInt<3>("h6")) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _T_62 = asUInt(stat) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _T_63 = eq(_T_61, _T_62) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _GEN_72 = mux(io_aside_in_wdone, UInt<3>("h7"), stat) @[src/main/scala/pipeline/exe/ExeStage.scala 187:32 188:14 41:21]
    node _GEN_73 = mux(io_aside_in_wdone, srcInfo_wCtrl_en, outReg_bits_en) @[src/main/scala/pipeline/exe/ExeStage.scala 187:32 189:24 17:31]
    node _GEN_74 = mux(io_aside_in_wdone, srcInfo_wCtrl_addr, outReg_bits_addr) @[src/main/scala/pipeline/exe/ExeStage.scala 187:32 190:26 17:31]
    node _GEN_75 = mux(io_aside_in_wdone, srcInfo_wCtrl_data, outReg_bits_data) @[src/main/scala/pipeline/exe/ExeStage.scala 187:32 191:26 17:31]
    node _T_64 = asUInt(UInt<3>("h7")) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _T_65 = asUInt(stat) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _T_66 = eq(_T_64, _T_65) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _GEN_76 = mux(_T_66, UInt<1>("h0"), stat) @[src/main/scala/pipeline/exe/ExeStage.scala 195:12 42:16 41:21]
    node outReg_init_bits_init_1_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 8:13]
    node outReg_init_1_bits_en = outReg_init_bits_init_1_en @[src/main/scala/pipeline/exe/ExeUtils.scala 30:20 31:15]
    node _GEN_77 = mux(_T_66, outReg_init_1_bits_en, outReg_bits_en) @[src/main/scala/pipeline/exe/ExeStage.scala 196:14 42:16 17:31]
    node outReg_init_bits_init_1_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 9:15]
    node outReg_init_1_bits_addr = outReg_init_bits_init_1_addr @[src/main/scala/pipeline/exe/ExeUtils.scala 30:20 31:15]
    node _GEN_78 = mux(_T_66, outReg_init_1_bits_addr, outReg_bits_addr) @[src/main/scala/pipeline/exe/ExeStage.scala 196:14 42:16 17:31]
    node outReg_init_bits_init_1_data = UInt<32>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 10:15 7:20]
    node outReg_init_1_bits_data = outReg_init_bits_init_1_data @[src/main/scala/pipeline/exe/ExeUtils.scala 30:20 31:15]
    node _GEN_79 = mux(_T_66, outReg_init_1_bits_data, outReg_bits_data) @[src/main/scala/pipeline/exe/ExeStage.scala 196:14 42:16 17:31]
    node bCtrlOutReg_init_1_isMispredict = UInt<1>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 53:20 54:23]
    node _GEN_80 = mux(_T_66, bCtrlOutReg_init_1_isMispredict, bCtrlOutReg_isMispredict) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 197:19 19:43]
    node bCtrlOutReg_init_1_npc = UInt<32>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 53:20 55:14]
    node _GEN_81 = mux(_T_66, bCtrlOutReg_init_1_npc, bCtrlOutReg_npc) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 197:19 19:43]
    node _GEN_82 = mux(_T_63, UInt<1>("h0"), io_aside_out_init_wreq) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16 186:25]
    node _GEN_83 = mux(_T_63, _GEN_72, _GEN_76) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _GEN_84 = mux(_T_63, _GEN_73, _GEN_77) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _GEN_85 = mux(_T_63, _GEN_74, _GEN_78) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _GEN_86 = mux(_T_63, _GEN_75, _GEN_79) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _GEN_87 = mux(_T_63, bCtrlOutReg_isMispredict, _GEN_80) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 19:43]
    node _GEN_88 = mux(_T_63, bCtrlOutReg_npc, _GEN_81) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 19:43]
    node _GEN_89 = mux(_T_54, _GEN_67, io_aside_out_init_byteSelN) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16]
    node _GEN_90 = mux(_T_54, _GEN_68, _GEN_82) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _GEN_91 = mux(_T_54, _GEN_69, io_aside_out_init_addr) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16]
    node _GEN_92 = mux(_T_54, _GEN_70, io_aside_out_init_wdata) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16]
    node _GEN_93 = mux(_T_54, _GEN_71, _GEN_83) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _GEN_94 = mux(_T_54, outReg_bits_en, _GEN_84) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 17:31]
    node _GEN_95 = mux(_T_54, outReg_bits_addr, _GEN_85) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 17:31]
    node _GEN_96 = mux(_T_54, outReg_bits_data, _GEN_86) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 17:31]
    node _GEN_97 = mux(_T_54, bCtrlOutReg_isMispredict, _GEN_87) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 19:43]
    node _GEN_98 = mux(_T_54, bCtrlOutReg_npc, _GEN_88) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 19:43]
    node _GEN_99 = mux(_T_51, UInt<1>("h0"), io_aside_out_init_rreq) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16 151:25]
    node _GEN_100 = mux(_T_51, _GEN_56, _GEN_93) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _GEN_101 = mux(_T_51, _GEN_57, _GEN_94) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _GEN_102 = mux(_T_51, _GEN_58, _GEN_95) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _GEN_103 = mux(_T_51, _GEN_59, _GEN_96) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _GEN_104 = mux(_T_51, _GEN_60, preLoadAddr) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 26:28]
    node _GEN_105 = mux(_T_51, _GEN_61, preLoadData) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 27:28]
    node _GEN_106 = mux(_T_51, io_aside_out_init_byteSelN, _GEN_89) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16]
    node _GEN_107 = mux(_T_51, io_aside_out_init_wreq, _GEN_90) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16]
    node _GEN_108 = mux(_T_51, io_aside_out_init_addr, _GEN_91) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16]
    node _GEN_109 = mux(_T_51, io_aside_out_init_wdata, _GEN_92) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16]
    node _GEN_110 = mux(_T_51, bCtrlOutReg_isMispredict, _GEN_97) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 19:43]
    node _GEN_111 = mux(_T_51, bCtrlOutReg_npc, _GEN_98) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 19:43]
    node _GEN_112 = mux(_T_42, _GEN_52, _GEN_106) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _GEN_113 = mux(_T_42, _GEN_53, _GEN_99) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _GEN_114 = mux(_T_42, _GEN_54, _GEN_108) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _GEN_115 = mux(_T_42, _GEN_55, _GEN_100) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _GEN_116 = mux(_T_42, outReg_bits_en, _GEN_101) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 17:31]
    node _GEN_117 = mux(_T_42, outReg_bits_addr, _GEN_102) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 17:31]
    node _GEN_118 = mux(_T_42, outReg_bits_data, _GEN_103) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 17:31]
    node _GEN_119 = mux(_T_42, preLoadAddr, _GEN_104) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 26:28]
    node _GEN_120 = mux(_T_42, preLoadData, _GEN_105) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 27:28]
    node _GEN_121 = mux(_T_42, io_aside_out_init_wreq, _GEN_107) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16]
    node _GEN_122 = mux(_T_42, io_aside_out_init_wdata, _GEN_109) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16]
    node _GEN_123 = mux(_T_42, bCtrlOutReg_isMispredict, _GEN_110) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 19:43]
    node _GEN_124 = mux(_T_42, bCtrlOutReg_npc, _GEN_111) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 19:43]
    node _GEN_125 = mux(_T_22, UInt<3>("h7"), _GEN_115) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 84:12]
    node _GEN_126 = mux(_T_22, srcInfo_wCtrl_en, _GEN_116) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 85:19]
    node _GEN_127 = mux(_T_22, srcInfo_wCtrl_addr, _GEN_117) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 85:19]
    node _GEN_128 = mux(_T_22, srcInfo_wCtrl_data, _GEN_118) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 85:19]
    node _GEN_129 = mux(_T_22, _GEN_45, _GEN_123) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _GEN_130 = mux(_T_22, _GEN_46, _GEN_124) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _GEN_131 = mux(_T_22, io_aside_out_init_byteSelN, _GEN_112) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16]
    node _GEN_132 = mux(_T_22, io_aside_out_init_rreq, _GEN_113) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16]
    node _GEN_133 = mux(_T_22, io_aside_out_init_addr, _GEN_114) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16]
    node _GEN_134 = mux(_T_22, preLoadAddr, _GEN_119) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 26:28]
    node _GEN_135 = mux(_T_22, preLoadData, _GEN_120) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 27:28]
    node _GEN_136 = mux(_T_22, io_aside_out_init_wreq, _GEN_121) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16]
    node _GEN_137 = mux(_T_22, io_aside_out_init_wdata, _GEN_122) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16]
    node _GEN_138 = mux(_T_19, UInt<3>("h7"), _GEN_125) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 78:14]
    node _GEN_139 = mux(_T_19, srcInfo_wCtrl_en, _GEN_126) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 79:24]
    node _GEN_140 = mux(_T_19, srcInfo_wCtrl_addr, _GEN_127) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 80:26]
    node _GEN_141 = mux(_T_19, alu.io_out_res, _GEN_128) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 81:26]
    node _GEN_142 = mux(_T_19, bCtrlOutReg_isMispredict, _GEN_129) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 19:43]
    node _GEN_143 = mux(_T_19, bCtrlOutReg_npc, _GEN_130) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 19:43]
    node _GEN_144 = mux(_T_19, io_aside_out_init_byteSelN, _GEN_131) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16]
    node _GEN_145 = mux(_T_19, io_aside_out_init_rreq, _GEN_132) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16]
    node _GEN_146 = mux(_T_19, io_aside_out_init_addr, _GEN_133) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16]
    node _GEN_147 = mux(_T_19, preLoadAddr, _GEN_134) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 26:28]
    node _GEN_148 = mux(_T_19, preLoadData, _GEN_135) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 27:28]
    node _GEN_149 = mux(_T_19, io_aside_out_init_wreq, _GEN_136) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16]
    node _GEN_150 = mux(_T_19, io_aside_out_init_wdata, _GEN_137) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16]
    node _GEN_151 = mux(_T_2, _GEN_11, _GEN_138) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16]
    node _GEN_152 = mux(_T_2, _GEN_12, preLoad) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 25:24]
    node _GEN_153 = mux(_T_2, _GEN_13, srcInfo_exeOp_opType) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 22:24]
    node _GEN_154 = mux(_T_2, _GEN_14, srcInfo_exeOp_opFunc) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 22:24]
    node _GEN_155 = mux(_T_2, _GEN_15, srcInfo_wCtrl_en) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 22:24]
    node _GEN_156 = mux(_T_2, _GEN_16, srcInfo_wCtrl_addr) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 22:24]
    node _GEN_157 = mux(_T_2, _GEN_17, srcInfo_wCtrl_data) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 22:24]
    node _GEN_158 = mux(_T_2, _GEN_18, srcInfo_operands_hasImm) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 22:24]
    node _GEN_159 = mux(_T_2, _GEN_19, srcInfo_operands_imm) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 22:24]
    node _GEN_160 = mux(_T_2, _GEN_20, srcInfo_operands_regData_1) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 22:24]
    node _GEN_161 = mux(_T_2, _GEN_21, srcInfo_operands_regData_2) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 22:24]
    node _GEN_162 = mux(_T_2, _GEN_22, fetchInfo_pc) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 23:26]
    node _GEN_163 = mux(_T_2, _GEN_23, fetchInfo_inst) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 23:26]
    node _GEN_164 = mux(_T_2, _GEN_24, UInt<1>("h0")) @[src/main/scala/pipeline/exe/ExeStage.scala 12:14 42:16]
    node _GEN_165 = mux(_T_2, outReg_bits_en, _GEN_139) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 17:31]
    node _GEN_166 = mux(_T_2, outReg_bits_addr, _GEN_140) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 17:31]
    node _GEN_167 = mux(_T_2, outReg_bits_data, _GEN_141) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 17:31]
    node _GEN_168 = mux(_T_2, bCtrlOutReg_isMispredict, _GEN_142) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 19:43]
    node _GEN_169 = mux(_T_2, bCtrlOutReg_npc, _GEN_143) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 19:43]
    node _GEN_170 = mux(_T_2, io_aside_out_init_byteSelN, _GEN_144) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16]
    node _GEN_171 = mux(_T_2, io_aside_out_init_rreq, _GEN_145) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16]
    node _GEN_172 = mux(_T_2, io_aside_out_init_addr, _GEN_146) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16]
    node _GEN_173 = mux(_T_2, preLoadAddr, _GEN_147) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 26:28]
    node _GEN_174 = mux(_T_2, preLoadData, _GEN_148) @[src/main/scala/pipeline/exe/ExeStage.scala 42:16 27:28]
    node _GEN_175 = mux(_T_2, io_aside_out_init_wreq, _GEN_149) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16]
    node _GEN_176 = mux(_T_2, io_aside_out_init_wdata, _GEN_150) @[src/main/scala/pipeline/exe/ExeStage.scala 14:16 42:16]
    node io_out_exe_init_bits_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 8:13]
    node io_out_exe_init_bits_en = io_out_exe_init_bits_init_en @[src/main/scala/pipeline/exe/ExeUtils.scala 30:20 31:15]
    node io_out_exe_init_bits_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 9:15]
    node io_out_exe_init_bits_addr = io_out_exe_init_bits_init_addr @[src/main/scala/pipeline/exe/ExeUtils.scala 30:20 31:15]
    node io_out_exe_init_bits_init_data = UInt<32>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 10:15 7:20]
    node io_out_exe_init_bits_data = io_out_exe_init_bits_init_data @[src/main/scala/pipeline/exe/ExeUtils.scala 30:20 31:15]
    node io_bCtrl_init_isMispredict = UInt<1>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 53:20 54:23]
    node io_bCtrl_init_npc = UInt<32>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 53:20 55:14]
    node outReg_init_bits_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 8:13]
    node outReg_init_bits_en = outReg_init_bits_init_en @[src/main/scala/pipeline/exe/ExeUtils.scala 30:20 31:15]
    node outReg_init_bits_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 9:15]
    node outReg_init_bits_addr = outReg_init_bits_init_addr @[src/main/scala/pipeline/exe/ExeUtils.scala 30:20 31:15]
    node outReg_init_bits_init_data = UInt<32>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 10:15 7:20]
    node outReg_init_bits_data = outReg_init_bits_init_data @[src/main/scala/pipeline/exe/ExeUtils.scala 30:20 31:15]
    node bCtrlOutReg_init_isMispredict = UInt<1>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 53:20 54:23]
    node bCtrlOutReg_init_npc = UInt<32>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 53:20 55:14]
    node srcInfo_init_exeOp_init_opType = UInt<4>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 14:20 16:17]
    node srcInfo_init_exeOp_opType = srcInfo_init_exeOp_init_opType @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 21:16]
    node srcInfo_init_exeOp_init_opFunc = UInt<3>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 14:20 15:17]
    node srcInfo_init_exeOp_opFunc = srcInfo_init_exeOp_init_opFunc @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 21:16]
    node srcInfo_init_wCtrl_init_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 8:13]
    node srcInfo_init_wCtrl_en = srcInfo_init_wCtrl_init_en @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 26:16]
    node srcInfo_init_wCtrl_init_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:20 9:15]
    node srcInfo_init_wCtrl_addr = srcInfo_init_wCtrl_init_addr @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 26:16]
    node srcInfo_init_wCtrl_init_data = UInt<32>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 10:15 7:20]
    node srcInfo_init_wCtrl_data = srcInfo_init_wCtrl_init_data @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 26:16]
    node srcInfo_init_operands_hasImm = UInt<1>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 23:26]
    node srcInfo_init_operands_imm = UInt<32>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 22:23]
    node srcInfo_init_operands_regData_1 = UInt<32>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 24:29]
    node srcInfo_init_operands_regData_2 = UInt<32>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 20:20 25:29]
    node fetchInfo_init_pc = UInt<32>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 32:20 33:13]
    node fetchInfo_init_inst = UInt<32>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 32:20 34:15]
    io_out_ack <= _GEN_164
    io_out_exe_bits_en <= outReg_bits_en @[src/main/scala/pipeline/exe/ExeStage.scala 18:14]
    io_out_exe_bits_addr <= outReg_bits_addr @[src/main/scala/pipeline/exe/ExeStage.scala 18:14]
    io_out_exe_bits_data <= outReg_bits_data @[src/main/scala/pipeline/exe/ExeStage.scala 18:14]
    io_aside_out_rreq <= _GEN_171
    io_aside_out_wreq <= _GEN_175
    io_aside_out_byteSelN <= _GEN_170
    io_aside_out_addr <= _GEN_172
    io_aside_out_wdata <= _GEN_176
    io_bCtrl_isMispredict <= bCtrlOutReg_isMispredict @[src/main/scala/pipeline/exe/ExeStage.scala 20:12]
    io_bCtrl_npc <= bCtrlOutReg_npc @[src/main/scala/pipeline/exe/ExeStage.scala 20:12]
    outReg_bits_en <= mux(reset, outReg_init_bits_en, _GEN_165) @[src/main/scala/pipeline/exe/ExeStage.scala 17:{31,31}]
    outReg_bits_addr <= mux(reset, outReg_init_bits_addr, _GEN_166) @[src/main/scala/pipeline/exe/ExeStage.scala 17:{31,31}]
    outReg_bits_data <= mux(reset, outReg_init_bits_data, _GEN_167) @[src/main/scala/pipeline/exe/ExeStage.scala 17:{31,31}]
    bCtrlOutReg_isMispredict <= mux(reset, bCtrlOutReg_init_isMispredict, _GEN_168) @[src/main/scala/pipeline/exe/ExeStage.scala 19:{43,43}]
    bCtrlOutReg_npc <= mux(reset, bCtrlOutReg_init_npc, _GEN_169) @[src/main/scala/pipeline/exe/ExeStage.scala 19:{43,43}]
    srcInfo_exeOp_opType <= mux(reset, srcInfo_init_exeOp_opType, _GEN_153) @[src/main/scala/pipeline/exe/ExeStage.scala 22:{24,24}]
    srcInfo_exeOp_opFunc <= mux(reset, srcInfo_init_exeOp_opFunc, _GEN_154) @[src/main/scala/pipeline/exe/ExeStage.scala 22:{24,24}]
    srcInfo_wCtrl_en <= mux(reset, srcInfo_init_wCtrl_en, _GEN_155) @[src/main/scala/pipeline/exe/ExeStage.scala 22:{24,24}]
    srcInfo_wCtrl_addr <= mux(reset, srcInfo_init_wCtrl_addr, _GEN_156) @[src/main/scala/pipeline/exe/ExeStage.scala 22:{24,24}]
    srcInfo_wCtrl_data <= mux(reset, srcInfo_init_wCtrl_data, _GEN_157) @[src/main/scala/pipeline/exe/ExeStage.scala 22:{24,24}]
    srcInfo_operands_hasImm <= mux(reset, srcInfo_init_operands_hasImm, _GEN_158) @[src/main/scala/pipeline/exe/ExeStage.scala 22:{24,24}]
    srcInfo_operands_imm <= mux(reset, srcInfo_init_operands_imm, _GEN_159) @[src/main/scala/pipeline/exe/ExeStage.scala 22:{24,24}]
    srcInfo_operands_regData_1 <= mux(reset, srcInfo_init_operands_regData_1, _GEN_160) @[src/main/scala/pipeline/exe/ExeStage.scala 22:{24,24}]
    srcInfo_operands_regData_2 <= mux(reset, srcInfo_init_operands_regData_2, _GEN_161) @[src/main/scala/pipeline/exe/ExeStage.scala 22:{24,24}]
    fetchInfo_pc <= mux(reset, fetchInfo_init_pc, _GEN_162) @[src/main/scala/pipeline/exe/ExeStage.scala 23:{26,26}]
    fetchInfo_inst <= mux(reset, fetchInfo_init_inst, _GEN_163) @[src/main/scala/pipeline/exe/ExeStage.scala 23:{26,26}]
    preLoad <= mux(reset, UInt<1>("h0"), _GEN_152) @[src/main/scala/pipeline/exe/ExeStage.scala 25:{24,24}]
    preLoadAddr <= mux(reset, UInt<5>("h0"), _GEN_173) @[src/main/scala/pipeline/exe/ExeStage.scala 26:{28,28}]
    preLoadData <= mux(reset, UInt<32>("h0"), _GEN_174) @[src/main/scala/pipeline/exe/ExeStage.scala 27:{28,28}]
    alu.clock <= clock
    alu.reset <= reset
    alu.io_in_op_opType <= srcInfo_exeOp_opType @[src/main/scala/pipeline/exe/ExeStage.scala 30:16]
    alu.io_in_op_opFunc <= srcInfo_exeOp_opFunc @[src/main/scala/pipeline/exe/ExeStage.scala 30:16]
    alu.io_in_operand_left <= srcInfo_operands_regData_1 @[src/main/scala/pipeline/exe/ExeStage.scala 31:26]
    alu.io_in_operand_right <= _GEN_0
    stat <= mux(reset, UInt<1>("h0"), _GEN_151) @[src/main/scala/pipeline/exe/ExeStage.scala 41:{21,21}]

  extmodule async_transmitter : @[src/main/scala/bus/uart/async_transmitter.scala 5:7]
    input clk : Clock
    input TxD_start : UInt<1>
    input TxD_data : UInt<8>
    output TxD : UInt<1>
    output TxD_busy : UInt<1>
    defname = async_transmitter

  extmodule async_receiver : @[src/main/scala/bus/uart/async_receiver.scala 6:7]
    input clk : Clock
    input RxD : UInt<1>
    output RxD_data_ready : UInt<1>
    input RxD_clear : UInt<1>
    output RxD_data : UInt<8>
    defname = async_receiver

  module BetaBus : @[src/main/scala/bus/BetaBus.scala 17:7]
    input clock : Clock @[src/main/scala/bus/BetaBus.scala 17:7]
    input reset : UInt<1> @[src/main/scala/bus/BetaBus.scala 17:7]
    input io_instChannel_req_req : UInt<1> @[src/main/scala/bus/BetaBus.scala 18:14]
    input io_instChannel_req_pc : UInt<32> @[src/main/scala/bus/BetaBus.scala 18:14]
    output io_instChannel_rspns_inst : UInt<32> @[src/main/scala/bus/BetaBus.scala 18:14]
    output io_instChannel_rspns_rrdy : UInt<1> @[src/main/scala/bus/BetaBus.scala 18:14]
    output io_instChannel_rspns_rvalid : UInt<1> @[src/main/scala/bus/BetaBus.scala 18:14]
    input io_dataChannel_req_rreq : UInt<1> @[src/main/scala/bus/BetaBus.scala 18:14]
    input io_dataChannel_req_wreq : UInt<1> @[src/main/scala/bus/BetaBus.scala 18:14]
    input io_dataChannel_req_byteSelN : UInt<4> @[src/main/scala/bus/BetaBus.scala 18:14]
    input io_dataChannel_req_addr : UInt<32> @[src/main/scala/bus/BetaBus.scala 18:14]
    input io_dataChannel_req_wdata : UInt<32> @[src/main/scala/bus/BetaBus.scala 18:14]
    output io_dataChannel_rspns_rdata : UInt<32> @[src/main/scala/bus/BetaBus.scala 18:14]
    output io_dataChannel_rspns_rrdy : UInt<1> @[src/main/scala/bus/BetaBus.scala 18:14]
    output io_dataChannel_rspns_rvalid : UInt<1> @[src/main/scala/bus/BetaBus.scala 18:14]
    output io_dataChannel_rspns_wrdy : UInt<1> @[src/main/scala/bus/BetaBus.scala 18:14]
    output io_dataChannel_rspns_wdone : UInt<1> @[src/main/scala/bus/BetaBus.scala 18:14]
    input io_baseRam_rspns_rData : UInt<32> @[src/main/scala/bus/BetaBus.scala 18:14]
    output io_baseRam_req_wData : UInt<32> @[src/main/scala/bus/BetaBus.scala 18:14]
    output io_baseRam_req_addr : UInt<20> @[src/main/scala/bus/BetaBus.scala 18:14]
    output io_baseRam_req_byteSelN : UInt<4> @[src/main/scala/bus/BetaBus.scala 18:14]
    output io_baseRam_req_ce : UInt<1> @[src/main/scala/bus/BetaBus.scala 18:14]
    output io_baseRam_req_oe : UInt<1> @[src/main/scala/bus/BetaBus.scala 18:14]
    output io_baseRam_req_we : UInt<1> @[src/main/scala/bus/BetaBus.scala 18:14]
    input io_extRam_rspns_rData : UInt<32> @[src/main/scala/bus/BetaBus.scala 18:14]
    output io_extRam_req_wData : UInt<32> @[src/main/scala/bus/BetaBus.scala 18:14]
    output io_extRam_req_addr : UInt<20> @[src/main/scala/bus/BetaBus.scala 18:14]
    output io_extRam_req_byteSelN : UInt<4> @[src/main/scala/bus/BetaBus.scala 18:14]
    output io_extRam_req_ce : UInt<1> @[src/main/scala/bus/BetaBus.scala 18:14]
    output io_extRam_req_oe : UInt<1> @[src/main/scala/bus/BetaBus.scala 18:14]
    output io_extRam_req_we : UInt<1> @[src/main/scala/bus/BetaBus.scala 18:14]
    output io_uart_txd : UInt<1> @[src/main/scala/bus/BetaBus.scala 18:14]
    input io_uart_rxd : UInt<1> @[src/main/scala/bus/BetaBus.scala 18:14]

    inst uartTransmitter of async_transmitter @[src/main/scala/bus/BetaBus.scala 27:31]
    inst uartReceiver of async_receiver @[src/main/scala/bus/BetaBus.scala 28:28]
    node _uStatus_T = not(uartTransmitter.TxD_busy) @[src/main/scala/bus/BetaBus.scala 36:48]
    node _uStatus_T_1 = cat(uartReceiver.RxD_data_ready, _uStatus_T) @[src/main/scala/bus/BetaBus.scala 36:45]
    reg instReg_inst : UInt<32>, clock with :
      reset => (UInt<1>("h0"), instReg_inst) @[src/main/scala/bus/BetaBus.scala 49:24]
    reg instReg_rrdy : UInt<1>, clock with :
      reset => (UInt<1>("h0"), instReg_rrdy) @[src/main/scala/bus/BetaBus.scala 49:24]
    reg instReg_rvalid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), instReg_rvalid) @[src/main/scala/bus/BetaBus.scala 49:24]
    reg dataReg_rdata : UInt<32>, clock with :
      reset => (UInt<1>("h0"), dataReg_rdata) @[src/main/scala/bus/BetaBus.scala 50:24]
    reg dataReg_rrdy : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataReg_rrdy) @[src/main/scala/bus/BetaBus.scala 50:24]
    reg dataReg_rvalid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataReg_rvalid) @[src/main/scala/bus/BetaBus.scala 50:24]
    reg dataReg_wrdy : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataReg_wrdy) @[src/main/scala/bus/BetaBus.scala 50:24]
    reg dataReg_wdone : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataReg_wdone) @[src/main/scala/bus/BetaBus.scala 50:24]
    reg boutReg_wData : UInt<32>, clock with :
      reset => (UInt<1>("h0"), boutReg_wData) @[src/main/scala/bus/BetaBus.scala 56:24]
    reg boutReg_addr : UInt<20>, clock with :
      reset => (UInt<1>("h0"), boutReg_addr) @[src/main/scala/bus/BetaBus.scala 56:24]
    reg boutReg_byteSelN : UInt<4>, clock with :
      reset => (UInt<1>("h0"), boutReg_byteSelN) @[src/main/scala/bus/BetaBus.scala 56:24]
    reg boutReg_ce : UInt<1>, clock with :
      reset => (UInt<1>("h0"), boutReg_ce) @[src/main/scala/bus/BetaBus.scala 56:24]
    reg boutReg_oe : UInt<1>, clock with :
      reset => (UInt<1>("h0"), boutReg_oe) @[src/main/scala/bus/BetaBus.scala 56:24]
    reg boutReg_we : UInt<1>, clock with :
      reset => (UInt<1>("h0"), boutReg_we) @[src/main/scala/bus/BetaBus.scala 56:24]
    reg eoutReg_wData : UInt<32>, clock with :
      reset => (UInt<1>("h0"), eoutReg_wData) @[src/main/scala/bus/BetaBus.scala 57:24]
    reg eoutReg_addr : UInt<20>, clock with :
      reset => (UInt<1>("h0"), eoutReg_addr) @[src/main/scala/bus/BetaBus.scala 57:24]
    reg eoutReg_byteSelN : UInt<4>, clock with :
      reset => (UInt<1>("h0"), eoutReg_byteSelN) @[src/main/scala/bus/BetaBus.scala 57:24]
    reg eoutReg_ce : UInt<1>, clock with :
      reset => (UInt<1>("h0"), eoutReg_ce) @[src/main/scala/bus/BetaBus.scala 57:24]
    reg eoutReg_oe : UInt<1>, clock with :
      reset => (UInt<1>("h0"), eoutReg_oe) @[src/main/scala/bus/BetaBus.scala 57:24]
    reg eoutReg_we : UInt<1>, clock with :
      reset => (UInt<1>("h0"), eoutReg_we) @[src/main/scala/bus/BetaBus.scala 57:24]
    node _dataHasReq_T = or(io_dataChannel_req_rreq, io_dataChannel_req_wreq) @[src/main/scala/bus/BetaBus.scala 62:56]
    reg istat : UInt<2>, clock with :
      reset => (UInt<1>("h0"), istat) @[src/main/scala/bus/BetaBus.scala 71:22]
    reg instReqBuf_req : UInt<1>, clock with :
      reset => (UInt<1>("h0"), instReqBuf_req) @[src/main/scala/bus/BetaBus.scala 72:27]
    reg instReqBuf_pc : UInt<32>, clock with :
      reset => (UInt<1>("h0"), instReqBuf_pc) @[src/main/scala/bus/BetaBus.scala 72:27]
    node _instReg_rrdy_T = eq(istat, UInt<1>("h0")) @[src/main/scala/bus/BetaBus.scala 73:25]
    reg dstat : UInt<4>, clock with :
      reset => (UInt<1>("h0"), dstat) @[src/main/scala/bus/BetaBus.scala 89:22]
    reg dataReqBuf_rreq : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataReqBuf_rreq) @[src/main/scala/bus/BetaBus.scala 90:27]
    reg dataReqBuf_wreq : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataReqBuf_wreq) @[src/main/scala/bus/BetaBus.scala 90:27]
    reg dataReqBuf_byteSelN : UInt<4>, clock with :
      reset => (UInt<1>("h0"), dataReqBuf_byteSelN) @[src/main/scala/bus/BetaBus.scala 90:27]
    reg dataReqBuf_addr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), dataReqBuf_addr) @[src/main/scala/bus/BetaBus.scala 90:27]
    reg dataReqBuf_wdata : UInt<32>, clock with :
      reset => (UInt<1>("h0"), dataReqBuf_wdata) @[src/main/scala/bus/BetaBus.scala 90:27]
    node _dataReg_rrdy_T = eq(dstat, UInt<1>("h0")) @[src/main/scala/bus/BetaBus.scala 91:25]
    node _dataReg_wrdy_T = eq(dstat, UInt<1>("h0")) @[src/main/scala/bus/BetaBus.scala 92:25]
    node _baseRamBusy_T = eq(istat, UInt<2>("h2")) @[src/main/scala/bus/BetaBus.scala 96:24]
    node _baseRamBusy_T_1 = eq(dstat, UInt<2>("h3")) @[src/main/scala/bus/BetaBus.scala 96:45]
    node _baseRamBusy_T_2 = or(_baseRamBusy_T, _baseRamBusy_T_1) @[src/main/scala/bus/BetaBus.scala 96:36]
    node _baseRamBusy_T_3 = eq(dstat, UInt<3>("h4")) @[src/main/scala/bus/BetaBus.scala 96:66]
    node _baseRamBusy_T_4 = or(_baseRamBusy_T_2, _baseRamBusy_T_3) @[src/main/scala/bus/BetaBus.scala 96:57]
    node _extRamBusy_T = eq(dstat, UInt<3>("h5")) @[src/main/scala/bus/BetaBus.scala 97:23]
    node _extRamBusy_T_1 = eq(dstat, UInt<3>("h6")) @[src/main/scala/bus/BetaBus.scala 97:44]
    node _extRamBusy_T_2 = or(_extRamBusy_T, _extRamBusy_T_1) @[src/main/scala/bus/BetaBus.scala 97:35]
    node _T = asUInt(UInt<1>("h0")) @[src/main/scala/bus/BetaBus.scala 100:17]
    node _T_1 = asUInt(istat) @[src/main/scala/bus/BetaBus.scala 100:17]
    node _T_2 = eq(_T, _T_1) @[src/main/scala/bus/BetaBus.scala 100:17]
    node _T_3 = bits(io_dataChannel_req_addr, 31, 22) @[src/main/scala/bus/BetaBus.scala 105:51]
    node _T_4 = eq(_T_3, UInt<10>("h200")) @[src/main/scala/bus/BetaBus.scala 105:59]
    node dataHasReq = _dataHasReq_T @[src/main/scala/bus/BetaBus.scala 62:{31,31}]
    node _T_5 = and(dataHasReq, _T_4) @[src/main/scala/bus/BetaBus.scala 105:25]
    node _boutReg_T = bits(io_instChannel_req_pc, 21, 2) @[src/main/scala/bus/BetaBus.scala 111:56]
    node baseRamBusy = _baseRamBusy_T_4 @[src/main/scala/bus/BetaBus.scala 94:25 96:15]
    node _GEN_0 = mux(baseRamBusy, UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/bus/BetaBus.scala 107:34 108:17 110:17]
    node boutReg_sig_wData = UInt<32>("h0") @[src/main/scala/bus/sram/SramUtils.scala 18:19 24:15]
    node _GEN_1 = mux(baseRamBusy, boutReg_wData, boutReg_sig_wData) @[src/main/scala/bus/BetaBus.scala 107:34 111:19 56:24]
    node boutReg_sig_addr = _boutReg_T @[src/main/scala/bus/sram/SramUtils.scala 18:19 23:14]
    node _GEN_2 = mux(baseRamBusy, boutReg_addr, boutReg_sig_addr) @[src/main/scala/bus/BetaBus.scala 107:34 111:19 56:24]
    node boutReg_sig_byteSelN = UInt<4>("h0") @[src/main/scala/bus/sram/SramUtils.scala 18:19 22:18]
    node _GEN_3 = mux(baseRamBusy, boutReg_byteSelN, boutReg_sig_byteSelN) @[src/main/scala/bus/BetaBus.scala 107:34 111:19 56:24]
    node boutReg_sig_ce = UInt<1>("h0") @[src/main/scala/bus/sram/SramUtils.scala 18:19 19:12]
    node _GEN_4 = mux(baseRamBusy, boutReg_ce, boutReg_sig_ce) @[src/main/scala/bus/BetaBus.scala 107:34 111:19 56:24]
    node boutReg_sig_oe = UInt<1>("h0") @[src/main/scala/bus/sram/SramUtils.scala 18:19 20:12]
    node _GEN_5 = mux(baseRamBusy, boutReg_oe, boutReg_sig_oe) @[src/main/scala/bus/BetaBus.scala 107:34 111:19 56:24]
    node boutReg_sig_we = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 18:19 21:12]
    node _GEN_6 = mux(baseRamBusy, boutReg_we, boutReg_sig_we) @[src/main/scala/bus/BetaBus.scala 107:34 111:19 56:24]
    node _GEN_7 = mux(_T_5, UInt<1>("h1"), _GEN_0) @[src/main/scala/bus/BetaBus.scala 105:89 106:17]
    node _GEN_8 = mux(_T_5, boutReg_wData, _GEN_1) @[src/main/scala/bus/BetaBus.scala 105:89 56:24]
    node _GEN_9 = mux(_T_5, boutReg_addr, _GEN_2) @[src/main/scala/bus/BetaBus.scala 105:89 56:24]
    node _GEN_10 = mux(_T_5, boutReg_byteSelN, _GEN_3) @[src/main/scala/bus/BetaBus.scala 105:89 56:24]
    node _GEN_11 = mux(_T_5, boutReg_ce, _GEN_4) @[src/main/scala/bus/BetaBus.scala 105:89 56:24]
    node _GEN_12 = mux(_T_5, boutReg_oe, _GEN_5) @[src/main/scala/bus/BetaBus.scala 105:89 56:24]
    node _GEN_13 = mux(_T_5, boutReg_we, _GEN_6) @[src/main/scala/bus/BetaBus.scala 105:89 56:24]
    node instHasReq = io_instChannel_req_req @[src/main/scala/bus/BetaBus.scala 61:{31,31}]
    node _GEN_14 = mux(instHasReq, io_instChannel_req_req, instReqBuf_req) @[src/main/scala/bus/BetaBus.scala 102:24 104:20 72:27]
    node _GEN_15 = mux(instHasReq, io_instChannel_req_pc, instReqBuf_pc) @[src/main/scala/bus/BetaBus.scala 102:24 104:20 72:27]
    node _GEN_16 = mux(instHasReq, _GEN_7, istat) @[src/main/scala/bus/BetaBus.scala 102:24 71:22]
    node _GEN_17 = mux(instHasReq, _GEN_8, boutReg_wData) @[src/main/scala/bus/BetaBus.scala 102:24 56:24]
    node _GEN_18 = mux(instHasReq, _GEN_9, boutReg_addr) @[src/main/scala/bus/BetaBus.scala 102:24 56:24]
    node _GEN_19 = mux(instHasReq, _GEN_10, boutReg_byteSelN) @[src/main/scala/bus/BetaBus.scala 102:24 56:24]
    node _GEN_20 = mux(instHasReq, _GEN_11, boutReg_ce) @[src/main/scala/bus/BetaBus.scala 102:24 56:24]
    node _GEN_21 = mux(instHasReq, _GEN_12, boutReg_oe) @[src/main/scala/bus/BetaBus.scala 102:24 56:24]
    node _GEN_22 = mux(instHasReq, _GEN_13, boutReg_we) @[src/main/scala/bus/BetaBus.scala 102:24 56:24]
    node _T_6 = asUInt(UInt<1>("h1")) @[src/main/scala/bus/BetaBus.scala 100:17]
    node _T_7 = asUInt(istat) @[src/main/scala/bus/BetaBus.scala 100:17]
    node _T_8 = eq(_T_6, _T_7) @[src/main/scala/bus/BetaBus.scala 100:17]
    node _T_9 = eq(baseRamBusy, UInt<1>("h0")) @[src/main/scala/bus/BetaBus.scala 117:12]
    node _boutReg_T_1 = bits(instReqBuf_pc, 21, 2) @[src/main/scala/bus/BetaBus.scala 119:46]
    node _GEN_23 = mux(_T_9, UInt<2>("h2"), istat) @[src/main/scala/bus/BetaBus.scala 117:26 118:15 71:22]
    node boutReg_sig_1_wData = UInt<32>("h0") @[src/main/scala/bus/sram/SramUtils.scala 18:19 24:15]
    node _GEN_24 = mux(_T_9, boutReg_sig_1_wData, boutReg_wData) @[src/main/scala/bus/BetaBus.scala 117:26 119:17 56:24]
    node boutReg_sig_1_addr = _boutReg_T_1 @[src/main/scala/bus/sram/SramUtils.scala 18:19 23:14]
    node _GEN_25 = mux(_T_9, boutReg_sig_1_addr, boutReg_addr) @[src/main/scala/bus/BetaBus.scala 117:26 119:17 56:24]
    node boutReg_sig_1_byteSelN = UInt<4>("h0") @[src/main/scala/bus/sram/SramUtils.scala 18:19 22:18]
    node _GEN_26 = mux(_T_9, boutReg_sig_1_byteSelN, boutReg_byteSelN) @[src/main/scala/bus/BetaBus.scala 117:26 119:17 56:24]
    node boutReg_sig_1_ce = UInt<1>("h0") @[src/main/scala/bus/sram/SramUtils.scala 18:19 19:12]
    node _GEN_27 = mux(_T_9, boutReg_sig_1_ce, boutReg_ce) @[src/main/scala/bus/BetaBus.scala 117:26 119:17 56:24]
    node boutReg_sig_1_oe = UInt<1>("h0") @[src/main/scala/bus/sram/SramUtils.scala 18:19 20:12]
    node _GEN_28 = mux(_T_9, boutReg_sig_1_oe, boutReg_oe) @[src/main/scala/bus/BetaBus.scala 117:26 119:17 56:24]
    node boutReg_sig_1_we = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 18:19 21:12]
    node _GEN_29 = mux(_T_9, boutReg_sig_1_we, boutReg_we) @[src/main/scala/bus/BetaBus.scala 117:26 119:17 56:24]
    node _T_10 = asUInt(UInt<2>("h2")) @[src/main/scala/bus/BetaBus.scala 100:17]
    node _T_11 = asUInt(istat) @[src/main/scala/bus/BetaBus.scala 100:17]
    node _T_12 = eq(_T_10, _T_11) @[src/main/scala/bus/BetaBus.scala 100:17]
    node _GEN_30 = mux(_T_12, UInt<1>("h0"), istat) @[src/main/scala/bus/BetaBus.scala 100:17 124:13 71:22]
    node _GEN_31 = mux(_T_12, UInt<1>("h1"), instReg_rvalid) @[src/main/scala/bus/BetaBus.scala 100:17 125:22 49:24]
    node _GEN_32 = mux(_T_12, io_baseRam_rspns_rData, instReg_inst) @[src/main/scala/bus/BetaBus.scala 100:17 126:20 49:24]
    node _GEN_33 = mux(_T_8, _GEN_23, _GEN_30) @[src/main/scala/bus/BetaBus.scala 100:17]
    node _GEN_34 = mux(_T_8, _GEN_24, boutReg_wData) @[src/main/scala/bus/BetaBus.scala 100:17 56:24]
    node _GEN_35 = mux(_T_8, _GEN_25, boutReg_addr) @[src/main/scala/bus/BetaBus.scala 100:17 56:24]
    node _GEN_36 = mux(_T_8, _GEN_26, boutReg_byteSelN) @[src/main/scala/bus/BetaBus.scala 100:17 56:24]
    node _GEN_37 = mux(_T_8, _GEN_27, boutReg_ce) @[src/main/scala/bus/BetaBus.scala 100:17 56:24]
    node _GEN_38 = mux(_T_8, _GEN_28, boutReg_oe) @[src/main/scala/bus/BetaBus.scala 100:17 56:24]
    node _GEN_39 = mux(_T_8, _GEN_29, boutReg_we) @[src/main/scala/bus/BetaBus.scala 100:17 56:24]
    node _GEN_40 = mux(_T_8, instReg_rvalid, _GEN_31) @[src/main/scala/bus/BetaBus.scala 100:17 49:24]
    node _GEN_41 = mux(_T_8, instReg_inst, _GEN_32) @[src/main/scala/bus/BetaBus.scala 100:17 49:24]
    node _GEN_42 = mux(_T_2, _GEN_14, instReqBuf_req) @[src/main/scala/bus/BetaBus.scala 100:17 72:27]
    node _GEN_43 = mux(_T_2, _GEN_15, instReqBuf_pc) @[src/main/scala/bus/BetaBus.scala 100:17 72:27]
    node _GEN_44 = mux(_T_2, _GEN_16, _GEN_33) @[src/main/scala/bus/BetaBus.scala 100:17]
    node _GEN_45 = mux(_T_2, _GEN_17, _GEN_34) @[src/main/scala/bus/BetaBus.scala 100:17]
    node _GEN_46 = mux(_T_2, _GEN_18, _GEN_35) @[src/main/scala/bus/BetaBus.scala 100:17]
    node _GEN_47 = mux(_T_2, _GEN_19, _GEN_36) @[src/main/scala/bus/BetaBus.scala 100:17]
    node _GEN_48 = mux(_T_2, _GEN_20, _GEN_37) @[src/main/scala/bus/BetaBus.scala 100:17]
    node _GEN_49 = mux(_T_2, _GEN_21, _GEN_38) @[src/main/scala/bus/BetaBus.scala 100:17]
    node _GEN_50 = mux(_T_2, _GEN_22, _GEN_39) @[src/main/scala/bus/BetaBus.scala 100:17]
    node _GEN_51 = mux(_T_2, UInt<1>("h0"), _GEN_40) @[src/main/scala/bus/BetaBus.scala 100:17 114:22]
    node _GEN_52 = mux(_T_2, instReg_inst, _GEN_41) @[src/main/scala/bus/BetaBus.scala 100:17 49:24]
    node _T_13 = asUInt(UInt<1>("h0")) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_14 = asUInt(dstat) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_15 = eq(_T_13, _T_14) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_16 = eq(io_dataChannel_req_addr, UInt<32>("hbfd003fc")) @[src/main/scala/bus/BetaBus.scala 138:38]
    node _GEN_53 = mux(_T_16, UInt<3>("h7"), dstat) @[src/main/scala/bus/BetaBus.scala 138:67 139:17 89:22]
    node _T_17 = eq(io_dataChannel_req_addr, UInt<32>("hbfd003f8")) @[src/main/scala/bus/BetaBus.scala 141:38]
    node _GEN_54 = mux(io_dataChannel_req_rreq, UInt<4>("h8"), _GEN_53) @[src/main/scala/bus/BetaBus.scala 142:41 143:19]
    node _GEN_55 = mux(io_dataChannel_req_wreq, UInt<4>("h9"), _GEN_54) @[src/main/scala/bus/BetaBus.scala 145:41 146:19]
    node _GEN_56 = mux(_T_17, _GEN_55, _GEN_53) @[src/main/scala/bus/BetaBus.scala 141:65]
    node _T_18 = bits(io_dataChannel_req_addr, 31, 22) @[src/main/scala/bus/BetaBus.scala 149:37]
    node _T_19 = eq(_T_18, UInt<10>("h200")) @[src/main/scala/bus/BetaBus.scala 149:45]
    node _boutReg_T_2 = bits(io_dataChannel_req_addr, 21, 2) @[src/main/scala/bus/BetaBus.scala 155:58]
    node _GEN_57 = mux(io_dataChannel_req_rreq, UInt<2>("h3"), _GEN_56) @[src/main/scala/bus/BetaBus.scala 153:43 154:21]
    node boutReg_sig_2_wData = UInt<32>("h0") @[src/main/scala/bus/sram/SramUtils.scala 29:19 35:15]
    node _GEN_58 = mux(io_dataChannel_req_rreq, boutReg_sig_2_wData, _GEN_45) @[src/main/scala/bus/BetaBus.scala 153:43 155:23]
    node boutReg_sig_2_addr = _boutReg_T_2 @[src/main/scala/bus/sram/SramUtils.scala 29:19 34:14]
    node _GEN_59 = mux(io_dataChannel_req_rreq, boutReg_sig_2_addr, _GEN_46) @[src/main/scala/bus/BetaBus.scala 153:43 155:23]
    node boutReg_sig_2_byteSelN = io_dataChannel_req_byteSelN @[src/main/scala/bus/sram/SramUtils.scala 29:19 33:18]
    node _GEN_60 = mux(io_dataChannel_req_rreq, boutReg_sig_2_byteSelN, _GEN_47) @[src/main/scala/bus/BetaBus.scala 153:43 155:23]
    node boutReg_sig_2_ce = UInt<1>("h0") @[src/main/scala/bus/sram/SramUtils.scala 29:19 30:12]
    node _GEN_61 = mux(io_dataChannel_req_rreq, boutReg_sig_2_ce, _GEN_48) @[src/main/scala/bus/BetaBus.scala 153:43 155:23]
    node boutReg_sig_2_oe = UInt<1>("h0") @[src/main/scala/bus/sram/SramUtils.scala 29:19 31:12]
    node _GEN_62 = mux(io_dataChannel_req_rreq, boutReg_sig_2_oe, _GEN_49) @[src/main/scala/bus/BetaBus.scala 153:43 155:23]
    node boutReg_sig_2_we = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 29:19 32:12]
    node _GEN_63 = mux(io_dataChannel_req_rreq, boutReg_sig_2_we, _GEN_50) @[src/main/scala/bus/BetaBus.scala 153:43 155:23]
    node _boutReg_T_3 = bits(io_dataChannel_req_addr, 21, 2) @[src/main/scala/bus/BetaBus.scala 160:40]
    node _GEN_64 = mux(io_dataChannel_req_wreq, UInt<3>("h4"), _GEN_57) @[src/main/scala/bus/BetaBus.scala 157:43 158:21]
    node boutReg_sig_3_wData = io_dataChannel_req_wdata @[src/main/scala/bus/sram/SramUtils.scala 40:19 46:15]
    node _GEN_65 = mux(io_dataChannel_req_wreq, boutReg_sig_3_wData, _GEN_58) @[src/main/scala/bus/BetaBus.scala 157:43 159:23]
    node boutReg_sig_3_addr = _boutReg_T_3 @[src/main/scala/bus/sram/SramUtils.scala 40:19 45:14]
    node _GEN_66 = mux(io_dataChannel_req_wreq, boutReg_sig_3_addr, _GEN_59) @[src/main/scala/bus/BetaBus.scala 157:43 159:23]
    node boutReg_sig_3_byteSelN = io_dataChannel_req_byteSelN @[src/main/scala/bus/sram/SramUtils.scala 40:19 44:18]
    node _GEN_67 = mux(io_dataChannel_req_wreq, boutReg_sig_3_byteSelN, _GEN_60) @[src/main/scala/bus/BetaBus.scala 157:43 159:23]
    node boutReg_sig_3_ce = UInt<1>("h0") @[src/main/scala/bus/sram/SramUtils.scala 40:19 41:12]
    node _GEN_68 = mux(io_dataChannel_req_wreq, boutReg_sig_3_ce, _GEN_61) @[src/main/scala/bus/BetaBus.scala 157:43 159:23]
    node boutReg_sig_3_oe = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 40:19 42:12]
    node _GEN_69 = mux(io_dataChannel_req_wreq, boutReg_sig_3_oe, _GEN_62) @[src/main/scala/bus/BetaBus.scala 157:43 159:23]
    node boutReg_sig_3_we = UInt<1>("h0") @[src/main/scala/bus/sram/SramUtils.scala 40:19 43:12]
    node _GEN_70 = mux(io_dataChannel_req_wreq, boutReg_sig_3_we, _GEN_63) @[src/main/scala/bus/BetaBus.scala 157:43 159:23]
    node _GEN_71 = mux(baseRamBusy, UInt<1>("h1"), _GEN_64) @[src/main/scala/bus/BetaBus.scala 150:29 151:19]
    node _GEN_72 = mux(baseRamBusy, _GEN_45, _GEN_65) @[src/main/scala/bus/BetaBus.scala 150:29]
    node _GEN_73 = mux(baseRamBusy, _GEN_46, _GEN_66) @[src/main/scala/bus/BetaBus.scala 150:29]
    node _GEN_74 = mux(baseRamBusy, _GEN_47, _GEN_67) @[src/main/scala/bus/BetaBus.scala 150:29]
    node _GEN_75 = mux(baseRamBusy, _GEN_48, _GEN_68) @[src/main/scala/bus/BetaBus.scala 150:29]
    node _GEN_76 = mux(baseRamBusy, _GEN_49, _GEN_69) @[src/main/scala/bus/BetaBus.scala 150:29]
    node _GEN_77 = mux(baseRamBusy, _GEN_50, _GEN_70) @[src/main/scala/bus/BetaBus.scala 150:29]
    node _GEN_78 = mux(_T_19, _GEN_71, _GEN_56) @[src/main/scala/bus/BetaBus.scala 149:75]
    node _GEN_79 = mux(_T_19, _GEN_72, _GEN_45) @[src/main/scala/bus/BetaBus.scala 149:75]
    node _GEN_80 = mux(_T_19, _GEN_73, _GEN_46) @[src/main/scala/bus/BetaBus.scala 149:75]
    node _GEN_81 = mux(_T_19, _GEN_74, _GEN_47) @[src/main/scala/bus/BetaBus.scala 149:75]
    node _GEN_82 = mux(_T_19, _GEN_75, _GEN_48) @[src/main/scala/bus/BetaBus.scala 149:75]
    node _GEN_83 = mux(_T_19, _GEN_76, _GEN_49) @[src/main/scala/bus/BetaBus.scala 149:75]
    node _GEN_84 = mux(_T_19, _GEN_77, _GEN_50) @[src/main/scala/bus/BetaBus.scala 149:75]
    node _T_20 = bits(io_dataChannel_req_addr, 31, 22) @[src/main/scala/bus/BetaBus.scala 167:37]
    node _T_21 = eq(_T_20, UInt<10>("h201")) @[src/main/scala/bus/BetaBus.scala 167:45]
    node _eoutReg_T = bits(io_dataChannel_req_addr, 21, 2) @[src/main/scala/bus/BetaBus.scala 173:58]
    node _GEN_85 = mux(io_dataChannel_req_rreq, UInt<3>("h5"), _GEN_78) @[src/main/scala/bus/BetaBus.scala 171:43 172:21]
    node eoutReg_sig_wData = UInt<32>("h0") @[src/main/scala/bus/sram/SramUtils.scala 29:19 35:15]
    node _GEN_86 = mux(io_dataChannel_req_rreq, eoutReg_sig_wData, eoutReg_wData) @[src/main/scala/bus/BetaBus.scala 171:43 173:23 57:24]
    node eoutReg_sig_addr = _eoutReg_T @[src/main/scala/bus/sram/SramUtils.scala 29:19 34:14]
    node _GEN_87 = mux(io_dataChannel_req_rreq, eoutReg_sig_addr, eoutReg_addr) @[src/main/scala/bus/BetaBus.scala 171:43 173:23 57:24]
    node eoutReg_sig_byteSelN = io_dataChannel_req_byteSelN @[src/main/scala/bus/sram/SramUtils.scala 29:19 33:18]
    node _GEN_88 = mux(io_dataChannel_req_rreq, eoutReg_sig_byteSelN, eoutReg_byteSelN) @[src/main/scala/bus/BetaBus.scala 171:43 173:23 57:24]
    node eoutReg_sig_ce = UInt<1>("h0") @[src/main/scala/bus/sram/SramUtils.scala 29:19 30:12]
    node _GEN_89 = mux(io_dataChannel_req_rreq, eoutReg_sig_ce, eoutReg_ce) @[src/main/scala/bus/BetaBus.scala 171:43 173:23 57:24]
    node eoutReg_sig_oe = UInt<1>("h0") @[src/main/scala/bus/sram/SramUtils.scala 29:19 31:12]
    node _GEN_90 = mux(io_dataChannel_req_rreq, eoutReg_sig_oe, eoutReg_oe) @[src/main/scala/bus/BetaBus.scala 171:43 173:23 57:24]
    node eoutReg_sig_we = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 29:19 32:12]
    node _GEN_91 = mux(io_dataChannel_req_rreq, eoutReg_sig_we, eoutReg_we) @[src/main/scala/bus/BetaBus.scala 171:43 173:23 57:24]
    node _eoutReg_T_1 = bits(io_dataChannel_req_addr, 21, 2) @[src/main/scala/bus/BetaBus.scala 178:40]
    node _GEN_92 = mux(io_dataChannel_req_wreq, UInt<3>("h6"), _GEN_85) @[src/main/scala/bus/BetaBus.scala 175:43 176:21]
    node eoutReg_sig_1_wData = io_dataChannel_req_wdata @[src/main/scala/bus/sram/SramUtils.scala 40:19 46:15]
    node _GEN_93 = mux(io_dataChannel_req_wreq, eoutReg_sig_1_wData, _GEN_86) @[src/main/scala/bus/BetaBus.scala 175:43 177:23]
    node eoutReg_sig_1_addr = _eoutReg_T_1 @[src/main/scala/bus/sram/SramUtils.scala 40:19 45:14]
    node _GEN_94 = mux(io_dataChannel_req_wreq, eoutReg_sig_1_addr, _GEN_87) @[src/main/scala/bus/BetaBus.scala 175:43 177:23]
    node eoutReg_sig_1_byteSelN = io_dataChannel_req_byteSelN @[src/main/scala/bus/sram/SramUtils.scala 40:19 44:18]
    node _GEN_95 = mux(io_dataChannel_req_wreq, eoutReg_sig_1_byteSelN, _GEN_88) @[src/main/scala/bus/BetaBus.scala 175:43 177:23]
    node eoutReg_sig_1_ce = UInt<1>("h0") @[src/main/scala/bus/sram/SramUtils.scala 40:19 41:12]
    node _GEN_96 = mux(io_dataChannel_req_wreq, eoutReg_sig_1_ce, _GEN_89) @[src/main/scala/bus/BetaBus.scala 175:43 177:23]
    node eoutReg_sig_1_oe = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 40:19 42:12]
    node _GEN_97 = mux(io_dataChannel_req_wreq, eoutReg_sig_1_oe, _GEN_90) @[src/main/scala/bus/BetaBus.scala 175:43 177:23]
    node eoutReg_sig_1_we = UInt<1>("h0") @[src/main/scala/bus/sram/SramUtils.scala 40:19 43:12]
    node _GEN_98 = mux(io_dataChannel_req_wreq, eoutReg_sig_1_we, _GEN_91) @[src/main/scala/bus/BetaBus.scala 175:43 177:23]
    node extRamBusy = _extRamBusy_T_2 @[src/main/scala/bus/BetaBus.scala 95:24 97:14]
    node _GEN_99 = mux(extRamBusy, UInt<2>("h2"), _GEN_92) @[src/main/scala/bus/BetaBus.scala 168:28 169:19]
    node _GEN_100 = mux(extRamBusy, eoutReg_wData, _GEN_93) @[src/main/scala/bus/BetaBus.scala 168:28 57:24]
    node _GEN_101 = mux(extRamBusy, eoutReg_addr, _GEN_94) @[src/main/scala/bus/BetaBus.scala 168:28 57:24]
    node _GEN_102 = mux(extRamBusy, eoutReg_byteSelN, _GEN_95) @[src/main/scala/bus/BetaBus.scala 168:28 57:24]
    node _GEN_103 = mux(extRamBusy, eoutReg_ce, _GEN_96) @[src/main/scala/bus/BetaBus.scala 168:28 57:24]
    node _GEN_104 = mux(extRamBusy, eoutReg_oe, _GEN_97) @[src/main/scala/bus/BetaBus.scala 168:28 57:24]
    node _GEN_105 = mux(extRamBusy, eoutReg_we, _GEN_98) @[src/main/scala/bus/BetaBus.scala 168:28 57:24]
    node _GEN_106 = mux(_T_21, _GEN_99, _GEN_78) @[src/main/scala/bus/BetaBus.scala 167:74]
    node _GEN_107 = mux(_T_21, _GEN_100, eoutReg_wData) @[src/main/scala/bus/BetaBus.scala 167:74 57:24]
    node _GEN_108 = mux(_T_21, _GEN_101, eoutReg_addr) @[src/main/scala/bus/BetaBus.scala 167:74 57:24]
    node _GEN_109 = mux(_T_21, _GEN_102, eoutReg_byteSelN) @[src/main/scala/bus/BetaBus.scala 167:74 57:24]
    node _GEN_110 = mux(_T_21, _GEN_103, eoutReg_ce) @[src/main/scala/bus/BetaBus.scala 167:74 57:24]
    node _GEN_111 = mux(_T_21, _GEN_104, eoutReg_oe) @[src/main/scala/bus/BetaBus.scala 167:74 57:24]
    node _GEN_112 = mux(_T_21, _GEN_105, eoutReg_we) @[src/main/scala/bus/BetaBus.scala 167:74 57:24]
    node _GEN_113 = mux(dataHasReq, io_dataChannel_req_rreq, dataReqBuf_rreq) @[src/main/scala/bus/BetaBus.scala 136:24 137:20 90:27]
    node _GEN_114 = mux(dataHasReq, io_dataChannel_req_wreq, dataReqBuf_wreq) @[src/main/scala/bus/BetaBus.scala 136:24 137:20 90:27]
    node _GEN_115 = mux(dataHasReq, io_dataChannel_req_byteSelN, dataReqBuf_byteSelN) @[src/main/scala/bus/BetaBus.scala 136:24 137:20 90:27]
    node _GEN_116 = mux(dataHasReq, io_dataChannel_req_addr, dataReqBuf_addr) @[src/main/scala/bus/BetaBus.scala 136:24 137:20 90:27]
    node _GEN_117 = mux(dataHasReq, io_dataChannel_req_wdata, dataReqBuf_wdata) @[src/main/scala/bus/BetaBus.scala 136:24 137:20 90:27]
    node _GEN_118 = mux(dataHasReq, _GEN_106, dstat) @[src/main/scala/bus/BetaBus.scala 136:24 89:22]
    node _GEN_119 = mux(dataHasReq, _GEN_79, _GEN_45) @[src/main/scala/bus/BetaBus.scala 136:24]
    node _GEN_120 = mux(dataHasReq, _GEN_80, _GEN_46) @[src/main/scala/bus/BetaBus.scala 136:24]
    node _GEN_121 = mux(dataHasReq, _GEN_81, _GEN_47) @[src/main/scala/bus/BetaBus.scala 136:24]
    node _GEN_122 = mux(dataHasReq, _GEN_82, _GEN_48) @[src/main/scala/bus/BetaBus.scala 136:24]
    node _GEN_123 = mux(dataHasReq, _GEN_83, _GEN_49) @[src/main/scala/bus/BetaBus.scala 136:24]
    node _GEN_124 = mux(dataHasReq, _GEN_84, _GEN_50) @[src/main/scala/bus/BetaBus.scala 136:24]
    node _GEN_125 = mux(dataHasReq, _GEN_107, eoutReg_wData) @[src/main/scala/bus/BetaBus.scala 136:24 57:24]
    node _GEN_126 = mux(dataHasReq, _GEN_108, eoutReg_addr) @[src/main/scala/bus/BetaBus.scala 136:24 57:24]
    node _GEN_127 = mux(dataHasReq, _GEN_109, eoutReg_byteSelN) @[src/main/scala/bus/BetaBus.scala 136:24 57:24]
    node _GEN_128 = mux(dataHasReq, _GEN_110, eoutReg_ce) @[src/main/scala/bus/BetaBus.scala 136:24 57:24]
    node _GEN_129 = mux(dataHasReq, _GEN_111, eoutReg_oe) @[src/main/scala/bus/BetaBus.scala 136:24 57:24]
    node _GEN_130 = mux(dataHasReq, _GEN_112, eoutReg_we) @[src/main/scala/bus/BetaBus.scala 136:24 57:24]
    node _T_22 = asUInt(UInt<1>("h1")) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_23 = asUInt(dstat) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_24 = eq(_T_22, _T_23) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_25 = eq(baseRamBusy, UInt<1>("h0")) @[src/main/scala/bus/BetaBus.scala 188:12]
    node _boutReg_T_4 = bits(dataReqBuf_addr, 21, 2) @[src/main/scala/bus/BetaBus.scala 191:46]
    node _GEN_131 = mux(dataReqBuf_rreq, UInt<2>("h3"), dstat) @[src/main/scala/bus/BetaBus.scala 189:31 190:17 89:22]
    node boutReg_sig_4_wData = UInt<32>("h0") @[src/main/scala/bus/sram/SramUtils.scala 29:19 35:15]
    node _GEN_132 = mux(dataReqBuf_rreq, boutReg_sig_4_wData, _GEN_45) @[src/main/scala/bus/BetaBus.scala 189:31 191:19]
    node boutReg_sig_4_addr = _boutReg_T_4 @[src/main/scala/bus/sram/SramUtils.scala 29:19 34:14]
    node _GEN_133 = mux(dataReqBuf_rreq, boutReg_sig_4_addr, _GEN_46) @[src/main/scala/bus/BetaBus.scala 189:31 191:19]
    node boutReg_sig_4_byteSelN = dataReqBuf_byteSelN @[src/main/scala/bus/sram/SramUtils.scala 29:19 33:18]
    node _GEN_134 = mux(dataReqBuf_rreq, boutReg_sig_4_byteSelN, _GEN_47) @[src/main/scala/bus/BetaBus.scala 189:31 191:19]
    node boutReg_sig_4_ce = UInt<1>("h0") @[src/main/scala/bus/sram/SramUtils.scala 29:19 30:12]
    node _GEN_135 = mux(dataReqBuf_rreq, boutReg_sig_4_ce, _GEN_48) @[src/main/scala/bus/BetaBus.scala 189:31 191:19]
    node boutReg_sig_4_oe = UInt<1>("h0") @[src/main/scala/bus/sram/SramUtils.scala 29:19 31:12]
    node _GEN_136 = mux(dataReqBuf_rreq, boutReg_sig_4_oe, _GEN_49) @[src/main/scala/bus/BetaBus.scala 189:31 191:19]
    node boutReg_sig_4_we = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 29:19 32:12]
    node _GEN_137 = mux(dataReqBuf_rreq, boutReg_sig_4_we, _GEN_50) @[src/main/scala/bus/BetaBus.scala 189:31 191:19]
    node _boutReg_T_5 = bits(dataReqBuf_addr, 21, 2) @[src/main/scala/bus/BetaBus.scala 196:28]
    node _GEN_138 = mux(dataReqBuf_wreq, UInt<3>("h4"), _GEN_131) @[src/main/scala/bus/BetaBus.scala 193:31 194:17]
    node boutReg_sig_5_wData = dataReqBuf_wdata @[src/main/scala/bus/sram/SramUtils.scala 40:19 46:15]
    node _GEN_139 = mux(dataReqBuf_wreq, boutReg_sig_5_wData, _GEN_132) @[src/main/scala/bus/BetaBus.scala 193:31 195:19]
    node boutReg_sig_5_addr = _boutReg_T_5 @[src/main/scala/bus/sram/SramUtils.scala 40:19 45:14]
    node _GEN_140 = mux(dataReqBuf_wreq, boutReg_sig_5_addr, _GEN_133) @[src/main/scala/bus/BetaBus.scala 193:31 195:19]
    node boutReg_sig_5_byteSelN = dataReqBuf_byteSelN @[src/main/scala/bus/sram/SramUtils.scala 40:19 44:18]
    node _GEN_141 = mux(dataReqBuf_wreq, boutReg_sig_5_byteSelN, _GEN_134) @[src/main/scala/bus/BetaBus.scala 193:31 195:19]
    node boutReg_sig_5_ce = UInt<1>("h0") @[src/main/scala/bus/sram/SramUtils.scala 40:19 41:12]
    node _GEN_142 = mux(dataReqBuf_wreq, boutReg_sig_5_ce, _GEN_135) @[src/main/scala/bus/BetaBus.scala 193:31 195:19]
    node boutReg_sig_5_oe = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 40:19 42:12]
    node _GEN_143 = mux(dataReqBuf_wreq, boutReg_sig_5_oe, _GEN_136) @[src/main/scala/bus/BetaBus.scala 193:31 195:19]
    node boutReg_sig_5_we = UInt<1>("h0") @[src/main/scala/bus/sram/SramUtils.scala 40:19 43:12]
    node _GEN_144 = mux(dataReqBuf_wreq, boutReg_sig_5_we, _GEN_137) @[src/main/scala/bus/BetaBus.scala 193:31 195:19]
    node _GEN_145 = mux(_T_25, _GEN_138, dstat) @[src/main/scala/bus/BetaBus.scala 188:25 89:22]
    node _GEN_146 = mux(_T_25, _GEN_139, _GEN_45) @[src/main/scala/bus/BetaBus.scala 188:25]
    node _GEN_147 = mux(_T_25, _GEN_140, _GEN_46) @[src/main/scala/bus/BetaBus.scala 188:25]
    node _GEN_148 = mux(_T_25, _GEN_141, _GEN_47) @[src/main/scala/bus/BetaBus.scala 188:25]
    node _GEN_149 = mux(_T_25, _GEN_142, _GEN_48) @[src/main/scala/bus/BetaBus.scala 188:25]
    node _GEN_150 = mux(_T_25, _GEN_143, _GEN_49) @[src/main/scala/bus/BetaBus.scala 188:25]
    node _GEN_151 = mux(_T_25, _GEN_144, _GEN_50) @[src/main/scala/bus/BetaBus.scala 188:25]
    node _T_26 = asUInt(UInt<2>("h3")) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_27 = asUInt(dstat) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_28 = eq(_T_26, _T_27) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_29 = eq(UInt<3>("h7"), dataReqBuf_byteSelN) @[src/main/scala/bus/BetaBus.scala 206:35]
    node _dataReg_rdata_T = bits(io_baseRam_rspns_rData, 31, 24) @[src/main/scala/bus/BetaBus.scala 208:63]
    node _dataReg_rdata_T_1 = cat(UInt<24>("h0"), _dataReg_rdata_T) @[src/main/scala/bus/BetaBus.scala 208:38]
    node _T_30 = eq(UInt<4>("hb"), dataReqBuf_byteSelN) @[src/main/scala/bus/BetaBus.scala 206:35]
    node _dataReg_rdata_T_2 = bits(io_baseRam_rspns_rData, 23, 16) @[src/main/scala/bus/BetaBus.scala 211:63]
    node _dataReg_rdata_T_3 = cat(UInt<24>("h0"), _dataReg_rdata_T_2) @[src/main/scala/bus/BetaBus.scala 211:38]
    node _T_31 = eq(UInt<4>("hd"), dataReqBuf_byteSelN) @[src/main/scala/bus/BetaBus.scala 206:35]
    node _dataReg_rdata_T_4 = bits(io_baseRam_rspns_rData, 15, 8) @[src/main/scala/bus/BetaBus.scala 214:63]
    node _dataReg_rdata_T_5 = cat(UInt<24>("h0"), _dataReg_rdata_T_4) @[src/main/scala/bus/BetaBus.scala 214:38]
    node _T_32 = eq(UInt<4>("he"), dataReqBuf_byteSelN) @[src/main/scala/bus/BetaBus.scala 206:35]
    node _dataReg_rdata_T_6 = bits(io_baseRam_rspns_rData, 7, 0) @[src/main/scala/bus/BetaBus.scala 217:63]
    node _dataReg_rdata_T_7 = cat(UInt<24>("h0"), _dataReg_rdata_T_6) @[src/main/scala/bus/BetaBus.scala 217:38]
    node _T_33 = eq(UInt<1>("h0"), dataReqBuf_byteSelN) @[src/main/scala/bus/BetaBus.scala 206:35]
    node _GEN_152 = mux(_T_33, io_baseRam_rspns_rData, dataReg_rdata) @[src/main/scala/bus/BetaBus.scala 206:35 220:25 50:24]
    node _GEN_153 = mux(_T_32, _dataReg_rdata_T_7, _GEN_152) @[src/main/scala/bus/BetaBus.scala 206:35 217:25]
    node _GEN_154 = mux(_T_31, _dataReg_rdata_T_5, _GEN_153) @[src/main/scala/bus/BetaBus.scala 206:35 214:25]
    node _GEN_155 = mux(_T_30, _dataReg_rdata_T_3, _GEN_154) @[src/main/scala/bus/BetaBus.scala 206:35 211:25]
    node _GEN_156 = mux(_T_29, _dataReg_rdata_T_1, _GEN_155) @[src/main/scala/bus/BetaBus.scala 206:35 208:25]
    node _T_34 = asUInt(UInt<3>("h4")) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_35 = asUInt(dstat) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_36 = eq(_T_34, _T_35) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_37 = asUInt(UInt<2>("h2")) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_38 = asUInt(dstat) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_39 = eq(_T_37, _T_38) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_40 = eq(extRamBusy, UInt<1>("h0")) @[src/main/scala/bus/BetaBus.scala 229:12]
    node _eoutReg_T_2 = bits(dataReqBuf_addr, 21, 2) @[src/main/scala/bus/BetaBus.scala 232:46]
    node _GEN_157 = mux(dataReqBuf_rreq, UInt<3>("h5"), dstat) @[src/main/scala/bus/BetaBus.scala 230:31 231:17 89:22]
    node eoutReg_sig_2_wData = UInt<32>("h0") @[src/main/scala/bus/sram/SramUtils.scala 29:19 35:15]
    node _GEN_158 = mux(dataReqBuf_rreq, eoutReg_sig_2_wData, eoutReg_wData) @[src/main/scala/bus/BetaBus.scala 230:31 232:19 57:24]
    node eoutReg_sig_2_addr = _eoutReg_T_2 @[src/main/scala/bus/sram/SramUtils.scala 29:19 34:14]
    node _GEN_159 = mux(dataReqBuf_rreq, eoutReg_sig_2_addr, eoutReg_addr) @[src/main/scala/bus/BetaBus.scala 230:31 232:19 57:24]
    node eoutReg_sig_2_byteSelN = dataReqBuf_byteSelN @[src/main/scala/bus/sram/SramUtils.scala 29:19 33:18]
    node _GEN_160 = mux(dataReqBuf_rreq, eoutReg_sig_2_byteSelN, eoutReg_byteSelN) @[src/main/scala/bus/BetaBus.scala 230:31 232:19 57:24]
    node eoutReg_sig_2_ce = UInt<1>("h0") @[src/main/scala/bus/sram/SramUtils.scala 29:19 30:12]
    node _GEN_161 = mux(dataReqBuf_rreq, eoutReg_sig_2_ce, eoutReg_ce) @[src/main/scala/bus/BetaBus.scala 230:31 232:19 57:24]
    node eoutReg_sig_2_oe = UInt<1>("h0") @[src/main/scala/bus/sram/SramUtils.scala 29:19 31:12]
    node _GEN_162 = mux(dataReqBuf_rreq, eoutReg_sig_2_oe, eoutReg_oe) @[src/main/scala/bus/BetaBus.scala 230:31 232:19 57:24]
    node eoutReg_sig_2_we = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 29:19 32:12]
    node _GEN_163 = mux(dataReqBuf_rreq, eoutReg_sig_2_we, eoutReg_we) @[src/main/scala/bus/BetaBus.scala 230:31 232:19 57:24]
    node _eoutReg_T_3 = bits(dataReqBuf_addr, 21, 2) @[src/main/scala/bus/BetaBus.scala 237:28]
    node _GEN_164 = mux(dataReqBuf_wreq, UInt<3>("h6"), _GEN_157) @[src/main/scala/bus/BetaBus.scala 234:31 235:17]
    node eoutReg_sig_3_wData = dataReqBuf_wdata @[src/main/scala/bus/sram/SramUtils.scala 40:19 46:15]
    node _GEN_165 = mux(dataReqBuf_wreq, eoutReg_sig_3_wData, _GEN_158) @[src/main/scala/bus/BetaBus.scala 234:31 236:19]
    node eoutReg_sig_3_addr = _eoutReg_T_3 @[src/main/scala/bus/sram/SramUtils.scala 40:19 45:14]
    node _GEN_166 = mux(dataReqBuf_wreq, eoutReg_sig_3_addr, _GEN_159) @[src/main/scala/bus/BetaBus.scala 234:31 236:19]
    node eoutReg_sig_3_byteSelN = dataReqBuf_byteSelN @[src/main/scala/bus/sram/SramUtils.scala 40:19 44:18]
    node _GEN_167 = mux(dataReqBuf_wreq, eoutReg_sig_3_byteSelN, _GEN_160) @[src/main/scala/bus/BetaBus.scala 234:31 236:19]
    node eoutReg_sig_3_ce = UInt<1>("h0") @[src/main/scala/bus/sram/SramUtils.scala 40:19 41:12]
    node _GEN_168 = mux(dataReqBuf_wreq, eoutReg_sig_3_ce, _GEN_161) @[src/main/scala/bus/BetaBus.scala 234:31 236:19]
    node eoutReg_sig_3_oe = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 40:19 42:12]
    node _GEN_169 = mux(dataReqBuf_wreq, eoutReg_sig_3_oe, _GEN_162) @[src/main/scala/bus/BetaBus.scala 234:31 236:19]
    node eoutReg_sig_3_we = UInt<1>("h0") @[src/main/scala/bus/sram/SramUtils.scala 40:19 43:12]
    node _GEN_170 = mux(dataReqBuf_wreq, eoutReg_sig_3_we, _GEN_163) @[src/main/scala/bus/BetaBus.scala 234:31 236:19]
    node _GEN_171 = mux(_T_40, _GEN_164, dstat) @[src/main/scala/bus/BetaBus.scala 229:24 89:22]
    node _GEN_172 = mux(_T_40, _GEN_165, eoutReg_wData) @[src/main/scala/bus/BetaBus.scala 229:24 57:24]
    node _GEN_173 = mux(_T_40, _GEN_166, eoutReg_addr) @[src/main/scala/bus/BetaBus.scala 229:24 57:24]
    node _GEN_174 = mux(_T_40, _GEN_167, eoutReg_byteSelN) @[src/main/scala/bus/BetaBus.scala 229:24 57:24]
    node _GEN_175 = mux(_T_40, _GEN_168, eoutReg_ce) @[src/main/scala/bus/BetaBus.scala 229:24 57:24]
    node _GEN_176 = mux(_T_40, _GEN_169, eoutReg_oe) @[src/main/scala/bus/BetaBus.scala 229:24 57:24]
    node _GEN_177 = mux(_T_40, _GEN_170, eoutReg_we) @[src/main/scala/bus/BetaBus.scala 229:24 57:24]
    node _T_41 = asUInt(UInt<3>("h5")) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_42 = asUInt(dstat) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_43 = eq(_T_41, _T_42) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_44 = eq(UInt<3>("h7"), dataReqBuf_byteSelN) @[src/main/scala/bus/BetaBus.scala 247:35]
    node _dataReg_rdata_T_8 = bits(io_extRam_rspns_rData, 31, 24) @[src/main/scala/bus/BetaBus.scala 249:62]
    node _dataReg_rdata_T_9 = cat(UInt<24>("h0"), _dataReg_rdata_T_8) @[src/main/scala/bus/BetaBus.scala 249:38]
    node _T_45 = eq(UInt<4>("hb"), dataReqBuf_byteSelN) @[src/main/scala/bus/BetaBus.scala 247:35]
    node _dataReg_rdata_T_10 = bits(io_extRam_rspns_rData, 23, 16) @[src/main/scala/bus/BetaBus.scala 252:62]
    node _dataReg_rdata_T_11 = cat(UInt<24>("h0"), _dataReg_rdata_T_10) @[src/main/scala/bus/BetaBus.scala 252:38]
    node _T_46 = eq(UInt<4>("hd"), dataReqBuf_byteSelN) @[src/main/scala/bus/BetaBus.scala 247:35]
    node _dataReg_rdata_T_12 = bits(io_extRam_rspns_rData, 15, 8) @[src/main/scala/bus/BetaBus.scala 255:62]
    node _dataReg_rdata_T_13 = cat(UInt<24>("h0"), _dataReg_rdata_T_12) @[src/main/scala/bus/BetaBus.scala 255:38]
    node _T_47 = eq(UInt<4>("he"), dataReqBuf_byteSelN) @[src/main/scala/bus/BetaBus.scala 247:35]
    node _dataReg_rdata_T_14 = bits(io_extRam_rspns_rData, 7, 0) @[src/main/scala/bus/BetaBus.scala 258:62]
    node _dataReg_rdata_T_15 = cat(UInt<24>("h0"), _dataReg_rdata_T_14) @[src/main/scala/bus/BetaBus.scala 258:38]
    node _T_48 = eq(UInt<1>("h0"), dataReqBuf_byteSelN) @[src/main/scala/bus/BetaBus.scala 247:35]
    node _GEN_178 = mux(_T_48, io_extRam_rspns_rData, dataReg_rdata) @[src/main/scala/bus/BetaBus.scala 247:35 261:25 50:24]
    node _GEN_179 = mux(_T_47, _dataReg_rdata_T_15, _GEN_178) @[src/main/scala/bus/BetaBus.scala 247:35 258:25]
    node _GEN_180 = mux(_T_46, _dataReg_rdata_T_13, _GEN_179) @[src/main/scala/bus/BetaBus.scala 247:35 255:25]
    node _GEN_181 = mux(_T_45, _dataReg_rdata_T_11, _GEN_180) @[src/main/scala/bus/BetaBus.scala 247:35 252:25]
    node _GEN_182 = mux(_T_44, _dataReg_rdata_T_9, _GEN_181) @[src/main/scala/bus/BetaBus.scala 247:35 249:25]
    node _T_49 = asUInt(UInt<3>("h6")) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_50 = asUInt(dstat) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_51 = eq(_T_49, _T_50) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_52 = asUInt(UInt<3>("h7")) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_53 = asUInt(dstat) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_54 = eq(_T_52, _T_53) @[src/main/scala/bus/BetaBus.scala 130:17]
    node uStatus = _uStatus_T_1 @[src/main/scala/bus/BetaBus.scala 32:21 36:11]
    node _dataReg_rdata_T_16 = cat(UInt<30>("h0"), uStatus) @[src/main/scala/bus/BetaBus.scala 272:34]
    node _T_55 = asUInt(UInt<4>("h8")) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_56 = asUInt(dstat) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_57 = eq(_T_55, _T_56) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _dataReg_rdata_T_17 = cat(UInt<24>("h0"), uartReceiver.RxD_data) @[src/main/scala/bus/BetaBus.scala 277:34]
    node _T_58 = asUInt(UInt<4>("h9")) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_59 = asUInt(dstat) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _T_60 = eq(_T_58, _T_59) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _tData_T = bits(dataReqBuf_wdata, 7, 0) @[src/main/scala/bus/BetaBus.scala 284:32]
    node _GEN_183 = mux(_T_60, UInt<1>("h0"), dstat) @[src/main/scala/bus/BetaBus.scala 130:17 281:13 89:22]
    node _GEN_184 = mux(_T_60, UInt<1>("h1"), dataReg_wdone) @[src/main/scala/bus/BetaBus.scala 130:17 282:21 50:24]
    node _GEN_185 = mux(_T_60, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/bus/BetaBus.scala 130:17 283:14 34:10]
    node _GEN_186 = mux(_T_60, _tData_T, UInt<1>("h0")) @[src/main/scala/bus/BetaBus.scala 130:17 284:13 33:9]
    node _GEN_187 = mux(_T_57, UInt<1>("h0"), _GEN_183) @[src/main/scala/bus/BetaBus.scala 130:17 275:13]
    node _GEN_188 = mux(_T_57, UInt<1>("h1"), dataReg_rvalid) @[src/main/scala/bus/BetaBus.scala 130:17 276:22 50:24]
    node _GEN_189 = mux(_T_57, _dataReg_rdata_T_17, dataReg_rdata) @[src/main/scala/bus/BetaBus.scala 130:17 277:21 50:24]
    node _GEN_190 = mux(_T_57, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/bus/BetaBus.scala 130:17 278:14 35:10]
    node _GEN_191 = mux(_T_57, dataReg_wdone, _GEN_184) @[src/main/scala/bus/BetaBus.scala 130:17 50:24]
    node _GEN_192 = mux(_T_57, UInt<1>("h0"), _GEN_185) @[src/main/scala/bus/BetaBus.scala 130:17 34:10]
    node _GEN_193 = mux(_T_57, UInt<1>("h0"), _GEN_186) @[src/main/scala/bus/BetaBus.scala 130:17 33:9]
    node _GEN_194 = mux(_T_54, UInt<1>("h0"), _GEN_187) @[src/main/scala/bus/BetaBus.scala 130:17 270:13]
    node _GEN_195 = mux(_T_54, UInt<1>("h1"), _GEN_188) @[src/main/scala/bus/BetaBus.scala 130:17 271:22]
    node _GEN_196 = mux(_T_54, _dataReg_rdata_T_16, _GEN_189) @[src/main/scala/bus/BetaBus.scala 130:17 272:21]
    node _GEN_197 = mux(_T_54, UInt<1>("h0"), _GEN_190) @[src/main/scala/bus/BetaBus.scala 130:17 35:10]
    node _GEN_198 = mux(_T_54, dataReg_wdone, _GEN_191) @[src/main/scala/bus/BetaBus.scala 130:17 50:24]
    node _GEN_199 = mux(_T_54, UInt<1>("h0"), _GEN_192) @[src/main/scala/bus/BetaBus.scala 130:17 34:10]
    node _GEN_200 = mux(_T_54, UInt<1>("h0"), _GEN_193) @[src/main/scala/bus/BetaBus.scala 130:17 33:9]
    node _GEN_201 = mux(_T_51, UInt<1>("h0"), _GEN_194) @[src/main/scala/bus/BetaBus.scala 130:17 266:13]
    node _GEN_202 = mux(_T_51, UInt<1>("h1"), _GEN_198) @[src/main/scala/bus/BetaBus.scala 130:17 267:21]
    node _GEN_203 = mux(_T_51, dataReg_rvalid, _GEN_195) @[src/main/scala/bus/BetaBus.scala 130:17 50:24]
    node _GEN_204 = mux(_T_51, dataReg_rdata, _GEN_196) @[src/main/scala/bus/BetaBus.scala 130:17 50:24]
    node _GEN_205 = mux(_T_51, UInt<1>("h0"), _GEN_197) @[src/main/scala/bus/BetaBus.scala 130:17 35:10]
    node _GEN_206 = mux(_T_51, UInt<1>("h0"), _GEN_199) @[src/main/scala/bus/BetaBus.scala 130:17 34:10]
    node _GEN_207 = mux(_T_51, UInt<1>("h0"), _GEN_200) @[src/main/scala/bus/BetaBus.scala 130:17 33:9]
    node _GEN_208 = mux(_T_43, UInt<1>("h0"), _GEN_201) @[src/main/scala/bus/BetaBus.scala 130:17 245:13]
    node _GEN_209 = mux(_T_43, UInt<1>("h1"), _GEN_203) @[src/main/scala/bus/BetaBus.scala 130:17 246:22]
    node _GEN_210 = mux(_T_43, _GEN_182, _GEN_204) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _GEN_211 = mux(_T_43, dataReg_wdone, _GEN_202) @[src/main/scala/bus/BetaBus.scala 130:17 50:24]
    node _GEN_212 = mux(_T_43, UInt<1>("h0"), _GEN_205) @[src/main/scala/bus/BetaBus.scala 130:17 35:10]
    node _GEN_213 = mux(_T_43, UInt<1>("h0"), _GEN_206) @[src/main/scala/bus/BetaBus.scala 130:17 34:10]
    node _GEN_214 = mux(_T_43, UInt<1>("h0"), _GEN_207) @[src/main/scala/bus/BetaBus.scala 130:17 33:9]
    node _GEN_215 = mux(_T_39, _GEN_171, _GEN_208) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _GEN_216 = mux(_T_39, _GEN_172, eoutReg_wData) @[src/main/scala/bus/BetaBus.scala 130:17 57:24]
    node _GEN_217 = mux(_T_39, _GEN_173, eoutReg_addr) @[src/main/scala/bus/BetaBus.scala 130:17 57:24]
    node _GEN_218 = mux(_T_39, _GEN_174, eoutReg_byteSelN) @[src/main/scala/bus/BetaBus.scala 130:17 57:24]
    node _GEN_219 = mux(_T_39, _GEN_175, eoutReg_ce) @[src/main/scala/bus/BetaBus.scala 130:17 57:24]
    node _GEN_220 = mux(_T_39, _GEN_176, eoutReg_oe) @[src/main/scala/bus/BetaBus.scala 130:17 57:24]
    node _GEN_221 = mux(_T_39, _GEN_177, eoutReg_we) @[src/main/scala/bus/BetaBus.scala 130:17 57:24]
    node _GEN_222 = mux(_T_39, dataReg_rvalid, _GEN_209) @[src/main/scala/bus/BetaBus.scala 130:17 50:24]
    node _GEN_223 = mux(_T_39, dataReg_rdata, _GEN_210) @[src/main/scala/bus/BetaBus.scala 130:17 50:24]
    node _GEN_224 = mux(_T_39, dataReg_wdone, _GEN_211) @[src/main/scala/bus/BetaBus.scala 130:17 50:24]
    node _GEN_225 = mux(_T_39, UInt<1>("h0"), _GEN_212) @[src/main/scala/bus/BetaBus.scala 130:17 35:10]
    node _GEN_226 = mux(_T_39, UInt<1>("h0"), _GEN_213) @[src/main/scala/bus/BetaBus.scala 130:17 34:10]
    node _GEN_227 = mux(_T_39, UInt<1>("h0"), _GEN_214) @[src/main/scala/bus/BetaBus.scala 130:17 33:9]
    node _GEN_228 = mux(_T_36, UInt<1>("h0"), _GEN_215) @[src/main/scala/bus/BetaBus.scala 130:17 225:13]
    node _GEN_229 = mux(_T_36, UInt<1>("h1"), _GEN_224) @[src/main/scala/bus/BetaBus.scala 130:17 226:21]
    node _GEN_230 = mux(_T_36, eoutReg_wData, _GEN_216) @[src/main/scala/bus/BetaBus.scala 130:17 57:24]
    node _GEN_231 = mux(_T_36, eoutReg_addr, _GEN_217) @[src/main/scala/bus/BetaBus.scala 130:17 57:24]
    node _GEN_232 = mux(_T_36, eoutReg_byteSelN, _GEN_218) @[src/main/scala/bus/BetaBus.scala 130:17 57:24]
    node _GEN_233 = mux(_T_36, eoutReg_ce, _GEN_219) @[src/main/scala/bus/BetaBus.scala 130:17 57:24]
    node _GEN_234 = mux(_T_36, eoutReg_oe, _GEN_220) @[src/main/scala/bus/BetaBus.scala 130:17 57:24]
    node _GEN_235 = mux(_T_36, eoutReg_we, _GEN_221) @[src/main/scala/bus/BetaBus.scala 130:17 57:24]
    node _GEN_236 = mux(_T_36, dataReg_rvalid, _GEN_222) @[src/main/scala/bus/BetaBus.scala 130:17 50:24]
    node _GEN_237 = mux(_T_36, dataReg_rdata, _GEN_223) @[src/main/scala/bus/BetaBus.scala 130:17 50:24]
    node _GEN_238 = mux(_T_36, UInt<1>("h0"), _GEN_225) @[src/main/scala/bus/BetaBus.scala 130:17 35:10]
    node _GEN_239 = mux(_T_36, UInt<1>("h0"), _GEN_226) @[src/main/scala/bus/BetaBus.scala 130:17 34:10]
    node _GEN_240 = mux(_T_36, UInt<1>("h0"), _GEN_227) @[src/main/scala/bus/BetaBus.scala 130:17 33:9]
    node _GEN_241 = mux(_T_28, UInt<1>("h0"), _GEN_228) @[src/main/scala/bus/BetaBus.scala 130:17 204:13]
    node _GEN_242 = mux(_T_28, UInt<1>("h1"), _GEN_236) @[src/main/scala/bus/BetaBus.scala 130:17 205:22]
    node _GEN_243 = mux(_T_28, _GEN_156, _GEN_237) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _GEN_244 = mux(_T_28, dataReg_wdone, _GEN_229) @[src/main/scala/bus/BetaBus.scala 130:17 50:24]
    node _GEN_245 = mux(_T_28, eoutReg_wData, _GEN_230) @[src/main/scala/bus/BetaBus.scala 130:17 57:24]
    node _GEN_246 = mux(_T_28, eoutReg_addr, _GEN_231) @[src/main/scala/bus/BetaBus.scala 130:17 57:24]
    node _GEN_247 = mux(_T_28, eoutReg_byteSelN, _GEN_232) @[src/main/scala/bus/BetaBus.scala 130:17 57:24]
    node _GEN_248 = mux(_T_28, eoutReg_ce, _GEN_233) @[src/main/scala/bus/BetaBus.scala 130:17 57:24]
    node _GEN_249 = mux(_T_28, eoutReg_oe, _GEN_234) @[src/main/scala/bus/BetaBus.scala 130:17 57:24]
    node _GEN_250 = mux(_T_28, eoutReg_we, _GEN_235) @[src/main/scala/bus/BetaBus.scala 130:17 57:24]
    node _GEN_251 = mux(_T_28, UInt<1>("h0"), _GEN_238) @[src/main/scala/bus/BetaBus.scala 130:17 35:10]
    node _GEN_252 = mux(_T_28, UInt<1>("h0"), _GEN_239) @[src/main/scala/bus/BetaBus.scala 130:17 34:10]
    node _GEN_253 = mux(_T_28, UInt<1>("h0"), _GEN_240) @[src/main/scala/bus/BetaBus.scala 130:17 33:9]
    node _GEN_254 = mux(_T_24, _GEN_145, _GEN_241) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _GEN_255 = mux(_T_24, _GEN_146, _GEN_45) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _GEN_256 = mux(_T_24, _GEN_147, _GEN_46) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _GEN_257 = mux(_T_24, _GEN_148, _GEN_47) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _GEN_258 = mux(_T_24, _GEN_149, _GEN_48) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _GEN_259 = mux(_T_24, _GEN_150, _GEN_49) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _GEN_260 = mux(_T_24, _GEN_151, _GEN_50) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _GEN_261 = mux(_T_24, dataReg_rvalid, _GEN_242) @[src/main/scala/bus/BetaBus.scala 130:17 50:24]
    node _GEN_262 = mux(_T_24, dataReg_rdata, _GEN_243) @[src/main/scala/bus/BetaBus.scala 130:17 50:24]
    node _GEN_263 = mux(_T_24, dataReg_wdone, _GEN_244) @[src/main/scala/bus/BetaBus.scala 130:17 50:24]
    node _GEN_264 = mux(_T_24, eoutReg_wData, _GEN_245) @[src/main/scala/bus/BetaBus.scala 130:17 57:24]
    node _GEN_265 = mux(_T_24, eoutReg_addr, _GEN_246) @[src/main/scala/bus/BetaBus.scala 130:17 57:24]
    node _GEN_266 = mux(_T_24, eoutReg_byteSelN, _GEN_247) @[src/main/scala/bus/BetaBus.scala 130:17 57:24]
    node _GEN_267 = mux(_T_24, eoutReg_ce, _GEN_248) @[src/main/scala/bus/BetaBus.scala 130:17 57:24]
    node _GEN_268 = mux(_T_24, eoutReg_oe, _GEN_249) @[src/main/scala/bus/BetaBus.scala 130:17 57:24]
    node _GEN_269 = mux(_T_24, eoutReg_we, _GEN_250) @[src/main/scala/bus/BetaBus.scala 130:17 57:24]
    node _GEN_270 = mux(_T_24, UInt<1>("h0"), _GEN_251) @[src/main/scala/bus/BetaBus.scala 130:17 35:10]
    node _GEN_271 = mux(_T_24, UInt<1>("h0"), _GEN_252) @[src/main/scala/bus/BetaBus.scala 130:17 34:10]
    node _GEN_272 = mux(_T_24, UInt<1>("h0"), _GEN_253) @[src/main/scala/bus/BetaBus.scala 130:17 33:9]
    node _GEN_273 = mux(_T_15, UInt<1>("h0"), _GEN_261) @[src/main/scala/bus/BetaBus.scala 130:17 132:22]
    node _GEN_274 = mux(_T_15, UInt<1>("h0"), _GEN_263) @[src/main/scala/bus/BetaBus.scala 130:17 133:21]
    node _GEN_275 = mux(_T_15, UInt<1>("h0"), _GEN_270) @[src/main/scala/bus/BetaBus.scala 130:17 134:14]
    node _GEN_276 = mux(_T_15, UInt<1>("h0"), _GEN_271) @[src/main/scala/bus/BetaBus.scala 130:17 135:14]
    node _GEN_277 = mux(_T_15, _GEN_113, dataReqBuf_rreq) @[src/main/scala/bus/BetaBus.scala 130:17 90:27]
    node _GEN_278 = mux(_T_15, _GEN_114, dataReqBuf_wreq) @[src/main/scala/bus/BetaBus.scala 130:17 90:27]
    node _GEN_279 = mux(_T_15, _GEN_115, dataReqBuf_byteSelN) @[src/main/scala/bus/BetaBus.scala 130:17 90:27]
    node _GEN_280 = mux(_T_15, _GEN_116, dataReqBuf_addr) @[src/main/scala/bus/BetaBus.scala 130:17 90:27]
    node _GEN_281 = mux(_T_15, _GEN_117, dataReqBuf_wdata) @[src/main/scala/bus/BetaBus.scala 130:17 90:27]
    node _GEN_282 = mux(_T_15, _GEN_118, _GEN_254) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _GEN_283 = mux(_T_15, _GEN_119, _GEN_255) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _GEN_284 = mux(_T_15, _GEN_120, _GEN_256) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _GEN_285 = mux(_T_15, _GEN_121, _GEN_257) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _GEN_286 = mux(_T_15, _GEN_122, _GEN_258) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _GEN_287 = mux(_T_15, _GEN_123, _GEN_259) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _GEN_288 = mux(_T_15, _GEN_124, _GEN_260) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _GEN_289 = mux(_T_15, _GEN_125, _GEN_264) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _GEN_290 = mux(_T_15, _GEN_126, _GEN_265) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _GEN_291 = mux(_T_15, _GEN_127, _GEN_266) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _GEN_292 = mux(_T_15, _GEN_128, _GEN_267) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _GEN_293 = mux(_T_15, _GEN_129, _GEN_268) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _GEN_294 = mux(_T_15, _GEN_130, _GEN_269) @[src/main/scala/bus/BetaBus.scala 130:17]
    node _GEN_295 = mux(_T_15, dataReg_rdata, _GEN_262) @[src/main/scala/bus/BetaBus.scala 130:17 50:24]
    node _GEN_296 = mux(_T_15, UInt<1>("h0"), _GEN_272) @[src/main/scala/bus/BetaBus.scala 130:17 33:9]
    node tData = _GEN_296 @[src/main/scala/bus/BetaBus.scala 29:19]
    node tStart = _GEN_276 @[src/main/scala/bus/BetaBus.scala 30:20]
    node rClear = _GEN_275 @[src/main/scala/bus/BetaBus.scala 31:20]
    node io_instChannel_rspns_init_inst = UInt<32>("h0") @[src/main/scala/pipeline/fetch/FetchUtils.scala 13:20 14:15]
    node io_instChannel_rspns_init_rrdy = UInt<1>("h0") @[src/main/scala/pipeline/fetch/FetchUtils.scala 13:20 15:15]
    node io_instChannel_rspns_init_rvalid = UInt<1>("h0") @[src/main/scala/pipeline/fetch/FetchUtils.scala 13:20 16:17]
    node io_dataChannel_rspns_init_rdata = UInt<32>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 35:20 38:16]
    node io_dataChannel_rspns_init_rrdy = UInt<1>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 35:20 37:15]
    node io_dataChannel_rspns_init_rvalid = UInt<1>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 35:20 36:17]
    node io_dataChannel_rspns_init_wrdy = UInt<1>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 35:20 40:15]
    node io_dataChannel_rspns_init_wdone = UInt<1>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 35:20 39:16]
    node instReg_init_inst = UInt<32>("h0") @[src/main/scala/pipeline/fetch/FetchUtils.scala 13:20 14:15]
    node instReg_init_rrdy = UInt<1>("h0") @[src/main/scala/pipeline/fetch/FetchUtils.scala 13:20 15:15]
    node instReg_init_rvalid = UInt<1>("h0") @[src/main/scala/pipeline/fetch/FetchUtils.scala 13:20 16:17]
    node dataReg_init_rdata = UInt<32>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 35:20 38:16]
    node dataReg_init_rrdy = UInt<1>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 35:20 37:15]
    node dataReg_init_rvalid = UInt<1>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 35:20 36:17]
    node dataReg_init_wrdy = UInt<1>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 35:20 40:15]
    node dataReg_init_wdone = UInt<1>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 35:20 39:16]
    node io_baseRam_req_init_wData = UInt<32>("h0") @[src/main/scala/bus/sram/SramUtils.scala 13:16 7:20]
    node io_baseRam_req_init_addr = UInt<20>("h0") @[src/main/scala/bus/sram/SramUtils.scala 12:15 7:20]
    node io_baseRam_req_init_byteSelN = UInt<4>("hf") @[src/main/scala/bus/sram/SramUtils.scala 11:19 7:20]
    node io_baseRam_req_init_ce = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 7:20 8:13]
    node io_baseRam_req_init_oe = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 7:20 9:13]
    node io_baseRam_req_init_we = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 10:13 7:20]
    node io_extRam_req_init_wData = UInt<32>("h0") @[src/main/scala/bus/sram/SramUtils.scala 13:16 7:20]
    node io_extRam_req_init_addr = UInt<20>("h0") @[src/main/scala/bus/sram/SramUtils.scala 12:15 7:20]
    node io_extRam_req_init_byteSelN = UInt<4>("hf") @[src/main/scala/bus/sram/SramUtils.scala 11:19 7:20]
    node io_extRam_req_init_ce = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 7:20 8:13]
    node io_extRam_req_init_oe = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 7:20 9:13]
    node io_extRam_req_init_we = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 10:13 7:20]
    node boutReg_init_wData = UInt<32>("h0") @[src/main/scala/bus/sram/SramUtils.scala 13:16 7:20]
    node boutReg_init_addr = UInt<20>("h0") @[src/main/scala/bus/sram/SramUtils.scala 12:15 7:20]
    node boutReg_init_byteSelN = UInt<4>("hf") @[src/main/scala/bus/sram/SramUtils.scala 11:19 7:20]
    node boutReg_init_ce = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 7:20 8:13]
    node boutReg_init_oe = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 7:20 9:13]
    node boutReg_init_we = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 10:13 7:20]
    node eoutReg_init_wData = UInt<32>("h0") @[src/main/scala/bus/sram/SramUtils.scala 13:16 7:20]
    node eoutReg_init_addr = UInt<20>("h0") @[src/main/scala/bus/sram/SramUtils.scala 12:15 7:20]
    node eoutReg_init_byteSelN = UInt<4>("hf") @[src/main/scala/bus/sram/SramUtils.scala 11:19 7:20]
    node eoutReg_init_ce = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 7:20 8:13]
    node eoutReg_init_oe = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 7:20 9:13]
    node eoutReg_init_we = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 10:13 7:20]
    node instReqBuf_init_req = UInt<1>("h0") @[src/main/scala/pipeline/fetch/FetchUtils.scala 20:20 21:14]
    node instReqBuf_init_pc = UInt<32>("h0") @[src/main/scala/pipeline/fetch/FetchUtils.scala 20:20 22:13]
    node dataReqBuf_init_rreq = UInt<1>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 44:20 47:15]
    node dataReqBuf_init_wreq = UInt<1>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 44:20 48:15]
    node dataReqBuf_init_byteSelN = UInt<4>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 44:20 49:19]
    node dataReqBuf_init_addr = UInt<32>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 44:20 45:15]
    node dataReqBuf_init_wdata = UInt<32>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 44:20 46:16]
    io_instChannel_rspns_inst <= instReg_inst @[src/main/scala/bus/BetaBus.scala 51:24]
    io_instChannel_rspns_rrdy <= instReg_rrdy @[src/main/scala/bus/BetaBus.scala 51:24]
    io_instChannel_rspns_rvalid <= instReg_rvalid @[src/main/scala/bus/BetaBus.scala 51:24]
    io_dataChannel_rspns_rdata <= dataReg_rdata @[src/main/scala/bus/BetaBus.scala 52:24]
    io_dataChannel_rspns_rrdy <= dataReg_rrdy @[src/main/scala/bus/BetaBus.scala 52:24]
    io_dataChannel_rspns_rvalid <= dataReg_rvalid @[src/main/scala/bus/BetaBus.scala 52:24]
    io_dataChannel_rspns_wrdy <= dataReg_wrdy @[src/main/scala/bus/BetaBus.scala 52:24]
    io_dataChannel_rspns_wdone <= dataReg_wdone @[src/main/scala/bus/BetaBus.scala 52:24]
    io_baseRam_req_wData <= boutReg_wData @[src/main/scala/bus/BetaBus.scala 58:18]
    io_baseRam_req_addr <= boutReg_addr @[src/main/scala/bus/BetaBus.scala 58:18]
    io_baseRam_req_byteSelN <= boutReg_byteSelN @[src/main/scala/bus/BetaBus.scala 58:18]
    io_baseRam_req_ce <= boutReg_ce @[src/main/scala/bus/BetaBus.scala 58:18]
    io_baseRam_req_oe <= boutReg_oe @[src/main/scala/bus/BetaBus.scala 58:18]
    io_baseRam_req_we <= boutReg_we @[src/main/scala/bus/BetaBus.scala 58:18]
    io_extRam_req_wData <= eoutReg_wData @[src/main/scala/bus/BetaBus.scala 59:17]
    io_extRam_req_addr <= eoutReg_addr @[src/main/scala/bus/BetaBus.scala 59:17]
    io_extRam_req_byteSelN <= eoutReg_byteSelN @[src/main/scala/bus/BetaBus.scala 59:17]
    io_extRam_req_ce <= eoutReg_ce @[src/main/scala/bus/BetaBus.scala 59:17]
    io_extRam_req_oe <= eoutReg_oe @[src/main/scala/bus/BetaBus.scala 59:17]
    io_extRam_req_we <= eoutReg_we @[src/main/scala/bus/BetaBus.scala 59:17]
    io_uart_txd <= uartTransmitter.TxD @[src/main/scala/bus/BetaBus.scala 39:15]
    uartTransmitter.clk <= clock @[src/main/scala/bus/BetaBus.scala 38:26]
    uartTransmitter.TxD_start <= tStart @[src/main/scala/bus/BetaBus.scala 41:32]
    uartTransmitter.TxD_data <= tData @[src/main/scala/bus/BetaBus.scala 40:31]
    uartReceiver.clk <= clock @[src/main/scala/bus/BetaBus.scala 43:23]
    uartReceiver.RxD <= io_uart_rxd @[src/main/scala/bus/BetaBus.scala 44:23]
    uartReceiver.RxD_clear <= rClear @[src/main/scala/bus/BetaBus.scala 45:29]
    instReg_inst <= mux(reset, instReg_init_inst, _GEN_52) @[src/main/scala/bus/BetaBus.scala 49:{24,24}]
    instReg_rrdy <= mux(reset, instReg_init_rrdy, _instReg_rrdy_T) @[src/main/scala/bus/BetaBus.scala 49:{24,24} 73:16]
    instReg_rvalid <= mux(reset, instReg_init_rvalid, _GEN_51) @[src/main/scala/bus/BetaBus.scala 49:{24,24}]
    dataReg_rdata <= mux(reset, dataReg_init_rdata, _GEN_295) @[src/main/scala/bus/BetaBus.scala 50:{24,24}]
    dataReg_rrdy <= mux(reset, dataReg_init_rrdy, _dataReg_rrdy_T) @[src/main/scala/bus/BetaBus.scala 50:{24,24} 91:16]
    dataReg_rvalid <= mux(reset, dataReg_init_rvalid, _GEN_273) @[src/main/scala/bus/BetaBus.scala 50:{24,24}]
    dataReg_wrdy <= mux(reset, dataReg_init_wrdy, _dataReg_wrdy_T) @[src/main/scala/bus/BetaBus.scala 50:{24,24} 92:16]
    dataReg_wdone <= mux(reset, dataReg_init_wdone, _GEN_274) @[src/main/scala/bus/BetaBus.scala 50:{24,24}]
    boutReg_wData <= mux(reset, boutReg_init_wData, _GEN_283) @[src/main/scala/bus/BetaBus.scala 56:{24,24}]
    boutReg_addr <= mux(reset, boutReg_init_addr, _GEN_284) @[src/main/scala/bus/BetaBus.scala 56:{24,24}]
    boutReg_byteSelN <= mux(reset, boutReg_init_byteSelN, _GEN_285) @[src/main/scala/bus/BetaBus.scala 56:{24,24}]
    boutReg_ce <= mux(reset, boutReg_init_ce, _GEN_286) @[src/main/scala/bus/BetaBus.scala 56:{24,24}]
    boutReg_oe <= mux(reset, boutReg_init_oe, _GEN_287) @[src/main/scala/bus/BetaBus.scala 56:{24,24}]
    boutReg_we <= mux(reset, boutReg_init_we, _GEN_288) @[src/main/scala/bus/BetaBus.scala 56:{24,24}]
    eoutReg_wData <= mux(reset, eoutReg_init_wData, _GEN_289) @[src/main/scala/bus/BetaBus.scala 57:{24,24}]
    eoutReg_addr <= mux(reset, eoutReg_init_addr, _GEN_290) @[src/main/scala/bus/BetaBus.scala 57:{24,24}]
    eoutReg_byteSelN <= mux(reset, eoutReg_init_byteSelN, _GEN_291) @[src/main/scala/bus/BetaBus.scala 57:{24,24}]
    eoutReg_ce <= mux(reset, eoutReg_init_ce, _GEN_292) @[src/main/scala/bus/BetaBus.scala 57:{24,24}]
    eoutReg_oe <= mux(reset, eoutReg_init_oe, _GEN_293) @[src/main/scala/bus/BetaBus.scala 57:{24,24}]
    eoutReg_we <= mux(reset, eoutReg_init_we, _GEN_294) @[src/main/scala/bus/BetaBus.scala 57:{24,24}]
    istat <= mux(reset, UInt<1>("h0"), _GEN_44) @[src/main/scala/bus/BetaBus.scala 71:{22,22}]
    instReqBuf_req <= mux(reset, instReqBuf_init_req, _GEN_42) @[src/main/scala/bus/BetaBus.scala 72:{27,27}]
    instReqBuf_pc <= mux(reset, instReqBuf_init_pc, _GEN_43) @[src/main/scala/bus/BetaBus.scala 72:{27,27}]
    dstat <= mux(reset, UInt<1>("h0"), _GEN_282) @[src/main/scala/bus/BetaBus.scala 89:{22,22}]
    dataReqBuf_rreq <= mux(reset, dataReqBuf_init_rreq, _GEN_277) @[src/main/scala/bus/BetaBus.scala 90:{27,27}]
    dataReqBuf_wreq <= mux(reset, dataReqBuf_init_wreq, _GEN_278) @[src/main/scala/bus/BetaBus.scala 90:{27,27}]
    dataReqBuf_byteSelN <= mux(reset, dataReqBuf_init_byteSelN, _GEN_279) @[src/main/scala/bus/BetaBus.scala 90:{27,27}]
    dataReqBuf_addr <= mux(reset, dataReqBuf_init_addr, _GEN_280) @[src/main/scala/bus/BetaBus.scala 90:{27,27}]
    dataReqBuf_wdata <= mux(reset, dataReqBuf_init_wdata, _GEN_281) @[src/main/scala/bus/BetaBus.scala 90:{27,27}]

  module AlphaCpu : @[src/main/scala/elaborate/AlphaCpu.scala 12:7]
    input clock : Clock @[src/main/scala/elaborate/AlphaCpu.scala 12:7]
    input reset : UInt<1> @[src/main/scala/elaborate/AlphaCpu.scala 12:7]
    output io_baseSram_req_wData : UInt<32> @[src/main/scala/elaborate/AlphaCpu.scala 13:14]
    output io_baseSram_req_addr : UInt<20> @[src/main/scala/elaborate/AlphaCpu.scala 13:14]
    output io_baseSram_req_byteSelN : UInt<4> @[src/main/scala/elaborate/AlphaCpu.scala 13:14]
    output io_baseSram_req_ce : UInt<1> @[src/main/scala/elaborate/AlphaCpu.scala 13:14]
    output io_baseSram_req_oe : UInt<1> @[src/main/scala/elaborate/AlphaCpu.scala 13:14]
    output io_baseSram_req_we : UInt<1> @[src/main/scala/elaborate/AlphaCpu.scala 13:14]
    input io_baseSram_rspns_rData : UInt<32> @[src/main/scala/elaborate/AlphaCpu.scala 13:14]
    output io_extSram_req_wData : UInt<32> @[src/main/scala/elaborate/AlphaCpu.scala 13:14]
    output io_extSram_req_addr : UInt<20> @[src/main/scala/elaborate/AlphaCpu.scala 13:14]
    output io_extSram_req_byteSelN : UInt<4> @[src/main/scala/elaborate/AlphaCpu.scala 13:14]
    output io_extSram_req_ce : UInt<1> @[src/main/scala/elaborate/AlphaCpu.scala 13:14]
    output io_extSram_req_oe : UInt<1> @[src/main/scala/elaborate/AlphaCpu.scala 13:14]
    output io_extSram_req_we : UInt<1> @[src/main/scala/elaborate/AlphaCpu.scala 13:14]
    input io_extSram_rspns_rData : UInt<32> @[src/main/scala/elaborate/AlphaCpu.scala 13:14]
    output io_uart_txd : UInt<1> @[src/main/scala/elaborate/AlphaCpu.scala 13:14]
    input io_uart_rxd : UInt<1> @[src/main/scala/elaborate/AlphaCpu.scala 13:14]

    inst regfile of Regfile @[src/main/scala/elaborate/AlphaCpu.scala 27:23]
    inst fetch of FetchStage @[src/main/scala/elaborate/AlphaCpu.scala 28:21]
    inst decode of DecodeStage @[src/main/scala/elaborate/AlphaCpu.scala 29:22]
    inst exe of ExeStage @[src/main/scala/elaborate/AlphaCpu.scala 30:19]
    inst bus of BetaBus @[src/main/scala/elaborate/AlphaCpu.scala 31:19]
    io_baseSram_req_wData <= bus.io_baseRam_req_wData @[src/main/scala/elaborate/AlphaCpu.scala 35:19]
    io_baseSram_req_addr <= bus.io_baseRam_req_addr @[src/main/scala/elaborate/AlphaCpu.scala 35:19]
    io_baseSram_req_byteSelN <= bus.io_baseRam_req_byteSelN @[src/main/scala/elaborate/AlphaCpu.scala 35:19]
    io_baseSram_req_ce <= bus.io_baseRam_req_ce @[src/main/scala/elaborate/AlphaCpu.scala 35:19]
    io_baseSram_req_oe <= bus.io_baseRam_req_oe @[src/main/scala/elaborate/AlphaCpu.scala 35:19]
    io_baseSram_req_we <= bus.io_baseRam_req_we @[src/main/scala/elaborate/AlphaCpu.scala 35:19]
    io_extSram_req_wData <= bus.io_extRam_req_wData @[src/main/scala/elaborate/AlphaCpu.scala 36:18]
    io_extSram_req_addr <= bus.io_extRam_req_addr @[src/main/scala/elaborate/AlphaCpu.scala 36:18]
    io_extSram_req_byteSelN <= bus.io_extRam_req_byteSelN @[src/main/scala/elaborate/AlphaCpu.scala 36:18]
    io_extSram_req_ce <= bus.io_extRam_req_ce @[src/main/scala/elaborate/AlphaCpu.scala 36:18]
    io_extSram_req_oe <= bus.io_extRam_req_oe @[src/main/scala/elaborate/AlphaCpu.scala 36:18]
    io_extSram_req_we <= bus.io_extRam_req_we @[src/main/scala/elaborate/AlphaCpu.scala 36:18]
    io_uart_txd <= bus.io_uart_txd @[src/main/scala/elaborate/AlphaCpu.scala 38:15]
    regfile.clock <= clock
    regfile.reset <= reset
    regfile.io_rChannel_1_in_en <= decode.io_aside_out_reg_1_en @[src/main/scala/elaborate/AlphaCpu.scala 46:28]
    regfile.io_rChannel_1_in_addr <= decode.io_aside_out_reg_1_addr @[src/main/scala/elaborate/AlphaCpu.scala 46:28]
    regfile.io_rChannel_2_in_en <= decode.io_aside_out_reg_2_en @[src/main/scala/elaborate/AlphaCpu.scala 47:28]
    regfile.io_rChannel_2_in_addr <= decode.io_aside_out_reg_2_addr @[src/main/scala/elaborate/AlphaCpu.scala 47:28]
    regfile.io_wChannel_en <= exe.io_out_exe_bits_en @[src/main/scala/elaborate/AlphaCpu.scala 50:23]
    regfile.io_wChannel_addr <= exe.io_out_exe_bits_addr @[src/main/scala/elaborate/AlphaCpu.scala 50:23]
    regfile.io_wChannel_data <= exe.io_out_exe_bits_data @[src/main/scala/elaborate/AlphaCpu.scala 50:23]
    fetch.clock <= clock
    fetch.reset <= reset
    fetch.io_in_ack <= decode.io_out_ack @[src/main/scala/elaborate/AlphaCpu.scala 52:19]
    fetch.io_aside_in_inst <= bus.io_instChannel_rspns_inst @[src/main/scala/elaborate/AlphaCpu.scala 40:21]
    fetch.io_aside_in_rrdy <= bus.io_instChannel_rspns_rrdy @[src/main/scala/elaborate/AlphaCpu.scala 40:21]
    fetch.io_aside_in_rvalid <= bus.io_instChannel_rspns_rvalid @[src/main/scala/elaborate/AlphaCpu.scala 40:21]
    fetch.io_bCtrl_isMispredict <= exe.io_bCtrl_isMispredict @[src/main/scala/elaborate/AlphaCpu.scala 57:18]
    fetch.io_bCtrl_npc <= exe.io_bCtrl_npc @[src/main/scala/elaborate/AlphaCpu.scala 57:18]
    decode.clock <= clock
    decode.reset <= reset
    decode.io_in_fetch_req <= fetch.io_out_req @[src/main/scala/elaborate/AlphaCpu.scala 53:16]
    decode.io_in_fetch_bits_pc <= fetch.io_out_bits_pc @[src/main/scala/elaborate/AlphaCpu.scala 53:16]
    decode.io_in_fetch_bits_inst <= fetch.io_out_bits_inst @[src/main/scala/elaborate/AlphaCpu.scala 53:16]
    decode.io_in_ack <= exe.io_out_ack @[src/main/scala/elaborate/AlphaCpu.scala 54:20]
    decode.io_aside_in_regLeft <= regfile.io_rChannel_1_out @[src/main/scala/elaborate/AlphaCpu.scala 48:29]
    decode.io_aside_in_regRight <= regfile.io_rChannel_2_out @[src/main/scala/elaborate/AlphaCpu.scala 49:29]
    decode.io_bCtrl_isMispredict <= exe.io_bCtrl_isMispredict @[src/main/scala/elaborate/AlphaCpu.scala 58:19]
    decode.io_bCtrl_npc <= exe.io_bCtrl_npc @[src/main/scala/elaborate/AlphaCpu.scala 58:19]
    exe.clock <= clock
    exe.reset <= reset
    exe.io_in_decode_bits_exeOp_opType <= decode.io_out_decode_bits_exeOp_opType @[src/main/scala/elaborate/AlphaCpu.scala 55:24]
    exe.io_in_decode_bits_exeOp_opFunc <= decode.io_out_decode_bits_exeOp_opFunc @[src/main/scala/elaborate/AlphaCpu.scala 55:24]
    exe.io_in_decode_bits_wCtrl_en <= decode.io_out_decode_bits_wCtrl_en @[src/main/scala/elaborate/AlphaCpu.scala 55:24]
    exe.io_in_decode_bits_wCtrl_addr <= decode.io_out_decode_bits_wCtrl_addr @[src/main/scala/elaborate/AlphaCpu.scala 55:24]
    exe.io_in_decode_bits_wCtrl_data <= decode.io_out_decode_bits_wCtrl_data @[src/main/scala/elaborate/AlphaCpu.scala 55:24]
    exe.io_in_decode_bits_operands_hasImm <= decode.io_out_decode_bits_operands_hasImm @[src/main/scala/elaborate/AlphaCpu.scala 55:24]
    exe.io_in_decode_bits_operands_imm <= decode.io_out_decode_bits_operands_imm @[src/main/scala/elaborate/AlphaCpu.scala 55:24]
    exe.io_in_decode_bits_operands_regData_1 <= decode.io_out_decode_bits_operands_regData_1 @[src/main/scala/elaborate/AlphaCpu.scala 55:24]
    exe.io_in_decode_bits_operands_regData_2 <= decode.io_out_decode_bits_operands_regData_2 @[src/main/scala/elaborate/AlphaCpu.scala 55:24]
    exe.io_in_decode_readInfo_reg_1_en <= decode.io_out_decode_readInfo_reg_1_en @[src/main/scala/elaborate/AlphaCpu.scala 55:24]
    exe.io_in_decode_readInfo_reg_1_addr <= decode.io_out_decode_readInfo_reg_1_addr @[src/main/scala/elaborate/AlphaCpu.scala 55:24]
    exe.io_in_decode_readInfo_reg_2_en <= decode.io_out_decode_readInfo_reg_2_en @[src/main/scala/elaborate/AlphaCpu.scala 55:24]
    exe.io_in_decode_readInfo_reg_2_addr <= decode.io_out_decode_readInfo_reg_2_addr @[src/main/scala/elaborate/AlphaCpu.scala 55:24]
    exe.io_in_decode_fetchInfo_pc <= decode.io_out_decode_fetchInfo_pc @[src/main/scala/elaborate/AlphaCpu.scala 55:24]
    exe.io_in_decode_fetchInfo_inst <= decode.io_out_decode_fetchInfo_inst @[src/main/scala/elaborate/AlphaCpu.scala 55:24]
    exe.io_in_decode_req <= decode.io_out_decode_req @[src/main/scala/elaborate/AlphaCpu.scala 55:24]
    exe.io_aside_in_rdata <= bus.io_dataChannel_rspns_rdata @[src/main/scala/elaborate/AlphaCpu.scala 42:19]
    exe.io_aside_in_rrdy <= bus.io_dataChannel_rspns_rrdy @[src/main/scala/elaborate/AlphaCpu.scala 42:19]
    exe.io_aside_in_rvalid <= bus.io_dataChannel_rspns_rvalid @[src/main/scala/elaborate/AlphaCpu.scala 42:19]
    exe.io_aside_in_wrdy <= bus.io_dataChannel_rspns_wrdy @[src/main/scala/elaborate/AlphaCpu.scala 42:19]
    exe.io_aside_in_wdone <= bus.io_dataChannel_rspns_wdone @[src/main/scala/elaborate/AlphaCpu.scala 42:19]
    bus.clock <= clock
    bus.reset <= reset
    bus.io_instChannel_req_req <= fetch.io_aside_out_req @[src/main/scala/elaborate/AlphaCpu.scala 41:22]
    bus.io_instChannel_req_pc <= fetch.io_aside_out_pc @[src/main/scala/elaborate/AlphaCpu.scala 41:22]
    bus.io_dataChannel_req_rreq <= exe.io_aside_out_rreq @[src/main/scala/elaborate/AlphaCpu.scala 43:20]
    bus.io_dataChannel_req_wreq <= exe.io_aside_out_wreq @[src/main/scala/elaborate/AlphaCpu.scala 43:20]
    bus.io_dataChannel_req_byteSelN <= exe.io_aside_out_byteSelN @[src/main/scala/elaborate/AlphaCpu.scala 43:20]
    bus.io_dataChannel_req_addr <= exe.io_aside_out_addr @[src/main/scala/elaborate/AlphaCpu.scala 43:20]
    bus.io_dataChannel_req_wdata <= exe.io_aside_out_wdata @[src/main/scala/elaborate/AlphaCpu.scala 43:20]
    bus.io_baseRam_rspns_rData <= io_baseSram_rspns_rData @[src/main/scala/elaborate/AlphaCpu.scala 33:24]
    bus.io_extRam_rspns_rData <= io_extSram_rspns_rData @[src/main/scala/elaborate/AlphaCpu.scala 34:23]
    bus.io_uart_rxd <= io_uart_rxd @[src/main/scala/elaborate/AlphaCpu.scala 37:19]

  module BaseSram : @[src/main/scala/bus/sram/BaseSram.scala 3:7]
    input clock : Clock @[src/main/scala/bus/sram/BaseSram.scala 3:7]
    input reset : UInt<1> @[src/main/scala/bus/sram/BaseSram.scala 3:7]
    input io_in_wData : UInt<32> @[src/main/scala/bus/sram/SramSim.scala 7:14]
    input io_in_addr : UInt<20> @[src/main/scala/bus/sram/SramSim.scala 7:14]
    input io_in_byteSelN : UInt<4> @[src/main/scala/bus/sram/SramSim.scala 7:14]
    input io_in_ce : UInt<1> @[src/main/scala/bus/sram/SramSim.scala 7:14]
    input io_in_oe : UInt<1> @[src/main/scala/bus/sram/SramSim.scala 7:14]
    input io_in_we : UInt<1> @[src/main/scala/bus/sram/SramSim.scala 7:14]
    output io_out_rData : UInt<32> @[src/main/scala/bus/sram/SramSim.scala 7:14]

    mem mem : @[src/main/scala/bus/sram/SramSim.scala 8:16]
      data-type => UInt<32>
      depth => 1048576
      read-latency => 0
      write-latency => 1
      reader => io_out_rData_MPORT
      writer => MPORT
      read-under-write => undefined
    node _T = eq(io_in_ce, UInt<1>("h0")) @[src/main/scala/bus/sram/SramSim.scala 10:18]
    node _T_1 = eq(io_in_we, UInt<1>("h0")) @[src/main/scala/bus/sram/SramSim.scala 11:20]
    node _T_2 = eq(io_in_oe, UInt<1>("h0")) @[src/main/scala/bus/sram/SramSim.scala 14:22]
    node _GEN_0 = validif(_T_2, io_in_addr) @[src/main/scala/bus/sram/SramSim.scala 14:36 15:33]
    node _GEN_1 = validif(_T_2, clock) @[src/main/scala/bus/sram/SramSim.scala 14:36 15:33]
    node _GEN_2 = mux(_T_2, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/bus/sram/SramSim.scala 14:36 15:33 8:16]
    node _GEN_3 = mux(_T_2, mem.io_out_rData_MPORT.data, UInt<1>("h0")) @[src/main/scala/bus/sram/SramSim.scala 14:36 15:22 9:16]
    node _GEN_4 = validif(_T_1, io_in_addr) @[src/main/scala/bus/sram/SramSim.scala 11:34 12:16]
    node _GEN_5 = validif(_T_1, clock) @[src/main/scala/bus/sram/SramSim.scala 11:34 12:16]
    node _GEN_6 = mux(_T_1, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/bus/sram/SramSim.scala 11:34 12:16 8:16]
    node _GEN_7 = validif(_T_1, UInt<1>("h1")) @[src/main/scala/bus/sram/SramSim.scala 11:34 12:16]
    node _GEN_8 = validif(_T_1, io_in_wData) @[src/main/scala/bus/sram/SramSim.scala 11:34 12:16]
    node _GEN_9 = validif(eq(_T_1, UInt<1>("h0")), _GEN_0) @[src/main/scala/bus/sram/SramSim.scala 11:34]
    node _GEN_10 = validif(eq(_T_1, UInt<1>("h0")), _GEN_1) @[src/main/scala/bus/sram/SramSim.scala 11:34]
    node _GEN_11 = mux(_T_1, UInt<1>("h0"), _GEN_2) @[src/main/scala/bus/sram/SramSim.scala 11:34 8:16]
    node _GEN_12 = mux(_T_1, UInt<1>("h0"), _GEN_3) @[src/main/scala/bus/sram/SramSim.scala 11:34 9:16]
    node _GEN_13 = validif(_T, _GEN_4) @[src/main/scala/bus/sram/SramSim.scala 10:32]
    node _GEN_14 = validif(_T, _GEN_5) @[src/main/scala/bus/sram/SramSim.scala 10:32]
    node _GEN_15 = mux(_T, _GEN_6, UInt<1>("h0")) @[src/main/scala/bus/sram/SramSim.scala 10:32 8:16]
    node _GEN_16 = validif(_T, _GEN_7) @[src/main/scala/bus/sram/SramSim.scala 10:32]
    node _GEN_17 = validif(_T, _GEN_8) @[src/main/scala/bus/sram/SramSim.scala 10:32]
    node _GEN_18 = validif(_T, _GEN_9) @[src/main/scala/bus/sram/SramSim.scala 10:32]
    node _GEN_19 = validif(_T, _GEN_10) @[src/main/scala/bus/sram/SramSim.scala 10:32]
    node _GEN_20 = mux(_T, _GEN_11, UInt<1>("h0")) @[src/main/scala/bus/sram/SramSim.scala 10:32 8:16]
    node _GEN_21 = mux(_T, _GEN_12, UInt<1>("h0")) @[src/main/scala/bus/sram/SramSim.scala 10:32 9:16]
    io_out_rData <= _GEN_21
    mem.io_out_rData_MPORT.addr <= _GEN_18
    mem.io_out_rData_MPORT.en <= _GEN_20
    mem.io_out_rData_MPORT.clk <= _GEN_19
    mem.MPORT.addr <= _GEN_13
    mem.MPORT.en <= _GEN_15
    mem.MPORT.clk <= _GEN_14
    mem.MPORT.data <= _GEN_17
    mem.MPORT.mask <= _GEN_16

  module Soc : @[src/main/scala/elaborate/Soc.scala 7:7]
    input clock : Clock @[src/main/scala/elaborate/Soc.scala 7:7]
    input reset : UInt<1> @[src/main/scala/elaborate/Soc.scala 7:7]
    output io_baseSram_req_wData : UInt<32> @[src/main/scala/elaborate/Soc.scala 8:14]
    output io_baseSram_req_addr : UInt<20> @[src/main/scala/elaborate/Soc.scala 8:14]
    output io_baseSram_req_byteSelN : UInt<4> @[src/main/scala/elaborate/Soc.scala 8:14]
    output io_baseSram_req_ce : UInt<1> @[src/main/scala/elaborate/Soc.scala 8:14]
    output io_baseSram_req_oe : UInt<1> @[src/main/scala/elaborate/Soc.scala 8:14]
    output io_baseSram_req_we : UInt<1> @[src/main/scala/elaborate/Soc.scala 8:14]
    output io_baseSram_rspns_rData : UInt<32> @[src/main/scala/elaborate/Soc.scala 8:14]
    output io_extSram_req_wData : UInt<32> @[src/main/scala/elaborate/Soc.scala 8:14]
    output io_extSram_req_addr : UInt<20> @[src/main/scala/elaborate/Soc.scala 8:14]
    output io_extSram_req_byteSelN : UInt<4> @[src/main/scala/elaborate/Soc.scala 8:14]
    output io_extSram_req_ce : UInt<1> @[src/main/scala/elaborate/Soc.scala 8:14]
    output io_extSram_req_oe : UInt<1> @[src/main/scala/elaborate/Soc.scala 8:14]
    output io_extSram_req_we : UInt<1> @[src/main/scala/elaborate/Soc.scala 8:14]
    output io_extSram_rspns_rData : UInt<32> @[src/main/scala/elaborate/Soc.scala 8:14]

    inst cpu of AlphaCpu @[src/main/scala/elaborate/Soc.scala 18:19]
    inst baseRam of BaseSram @[src/main/scala/elaborate/Soc.scala 19:23]
    inst extRam of BaseSram @[src/main/scala/elaborate/Soc.scala 20:22]
    io_baseSram_req_wData <= cpu.io_baseSram_req_wData @[src/main/scala/elaborate/Soc.scala 31:19]
    io_baseSram_req_addr <= cpu.io_baseSram_req_addr @[src/main/scala/elaborate/Soc.scala 31:19]
    io_baseSram_req_byteSelN <= cpu.io_baseSram_req_byteSelN @[src/main/scala/elaborate/Soc.scala 31:19]
    io_baseSram_req_ce <= cpu.io_baseSram_req_ce @[src/main/scala/elaborate/Soc.scala 31:19]
    io_baseSram_req_oe <= cpu.io_baseSram_req_oe @[src/main/scala/elaborate/Soc.scala 31:19]
    io_baseSram_req_we <= cpu.io_baseSram_req_we @[src/main/scala/elaborate/Soc.scala 31:19]
    io_baseSram_rspns_rData <= baseRam.io_out_rData @[src/main/scala/elaborate/Soc.scala 32:21]
    io_extSram_req_wData <= cpu.io_extSram_req_wData @[src/main/scala/elaborate/Soc.scala 33:18]
    io_extSram_req_addr <= cpu.io_extSram_req_addr @[src/main/scala/elaborate/Soc.scala 33:18]
    io_extSram_req_byteSelN <= cpu.io_extSram_req_byteSelN @[src/main/scala/elaborate/Soc.scala 33:18]
    io_extSram_req_ce <= cpu.io_extSram_req_ce @[src/main/scala/elaborate/Soc.scala 33:18]
    io_extSram_req_oe <= cpu.io_extSram_req_oe @[src/main/scala/elaborate/Soc.scala 33:18]
    io_extSram_req_we <= cpu.io_extSram_req_we @[src/main/scala/elaborate/Soc.scala 33:18]
    io_extSram_rspns_rData <= extRam.io_out_rData @[src/main/scala/elaborate/Soc.scala 34:20]
    cpu.clock <= clock
    cpu.reset <= reset
    cpu.io_baseSram_rspns_rData <= baseRam.io_out_rData @[src/main/scala/elaborate/Soc.scala 23:25]
    cpu.io_extSram_rspns_rData <= extRam.io_out_rData @[src/main/scala/elaborate/Soc.scala 25:24]
    cpu.io_uart_rxd is invalid
    baseRam.clock <= clock
    baseRam.reset <= reset
    baseRam.io_in_wData <= cpu.io_baseSram_req_wData @[src/main/scala/elaborate/Soc.scala 22:23]
    baseRam.io_in_addr <= cpu.io_baseSram_req_addr @[src/main/scala/elaborate/Soc.scala 22:23]
    baseRam.io_in_byteSelN <= cpu.io_baseSram_req_byteSelN @[src/main/scala/elaborate/Soc.scala 22:23]
    baseRam.io_in_ce <= cpu.io_baseSram_req_ce @[src/main/scala/elaborate/Soc.scala 22:23]
    baseRam.io_in_oe <= cpu.io_baseSram_req_oe @[src/main/scala/elaborate/Soc.scala 22:23]
    baseRam.io_in_we <= cpu.io_baseSram_req_we @[src/main/scala/elaborate/Soc.scala 22:23]
    extRam.clock <= clock
    extRam.reset <= reset
    extRam.io_in_wData <= cpu.io_extSram_req_wData @[src/main/scala/elaborate/Soc.scala 24:22]
    extRam.io_in_addr <= cpu.io_extSram_req_addr @[src/main/scala/elaborate/Soc.scala 24:22]
    extRam.io_in_byteSelN <= cpu.io_extSram_req_byteSelN @[src/main/scala/elaborate/Soc.scala 24:22]
    extRam.io_in_ce <= cpu.io_extSram_req_ce @[src/main/scala/elaborate/Soc.scala 24:22]
    extRam.io_in_oe <= cpu.io_extSram_req_oe @[src/main/scala/elaborate/Soc.scala 24:22]
    extRam.io_in_we <= cpu.io_extSram_req_we @[src/main/scala/elaborate/Soc.scala 24:22]
