
---------- Begin Simulation Statistics ----------
simSeconds                                   0.005375                       # Number of seconds simulated (Second)
simTicks                                   5374810000                       # Number of ticks simulated (Tick)
finalTick                                  5374810000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    135.50                       # Real time elapsed on the host (Second)
hostTickRate                                 39666083                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1198760                       # Number of bytes of host memory used (Byte)
simInsts                                     19928450                       # Number of instructions simulated (Count)
simOps                                       35336477                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   147072                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     260783                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         10749621                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        35863015                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       38                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       35720587                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1302                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               526570                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            610978                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            10649891                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.354080                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.943348                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    796264      7.48%      7.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1227494     11.53%     19.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    916289      8.60%     27.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3406310     31.98%     59.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1731258     16.26%     75.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1101908     10.35%     86.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    734122      6.89%     93.09% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    287687      2.70%     95.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    448559      4.21%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              10649891                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  576881     95.22%     95.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     95.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     95.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     95.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     95.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     95.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     95.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     95.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     95.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     95.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     95.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     95.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     95.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                   1019      0.17%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     31      0.01%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     5      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     95.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  18616      3.07%     98.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  2423      0.40%     98.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1975      0.33%     99.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             4903      0.81%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       594211      1.66%      1.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      20324294     56.90%     58.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       517545      1.45%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         54226      0.15%     60.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      1517346      4.25%     64.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     64.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           32      0.00%     64.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     64.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     64.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     64.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     64.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          464      0.00%     64.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        19184      0.05%     64.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     64.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        11136      0.03%     64.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        25010      0.07%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          334      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       508519      1.42%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      5993746     16.78%     82.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3074842      8.61%     91.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2047184      5.73%     97.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1032506      2.89%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       35720587                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.322962                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              605853                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.016961                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 72350138                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                31203551                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        30502396                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  10348082                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  5186582                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          5160442                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    30554235                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      5177994                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          35688059                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       8036453                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     32528                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           12139888                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3313180                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      4103435                       # Number of stores executed (Count)
system.cpu.numRate                           3.319936                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             894                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           99730                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    19928450                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      35336477                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.539411                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.539411                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.853875                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.853875                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   55759565                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  24158380                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     2181076                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    3611037                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    10404426                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    5890518                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  18230632                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       18                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        8057663                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4113098                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2573877                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       611741                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 3381428                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1646129                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             14900                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1382127                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1377935                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.996967                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  572652                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                992                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          531249                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             529758                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1491                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          313                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          494344                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             13741                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     10578210                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.340497                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.113963                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         2853033     26.97%     26.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          804200      7.60%     34.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1876084     17.74%     52.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1257675     11.89%     64.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          603953      5.71%     69.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           97941      0.93%     70.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           65521      0.62%     71.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          449983      4.25%     75.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2569820     24.29%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     10578210                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             19928450                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               35336477                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    12069539                       # Number of memory references committed (Count)
system.cpu.commit.loads                       7978510                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3283692                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                    5154398                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    32657360                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                563369                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       589130      1.67%      1.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     20030633     56.69%     58.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       516165      1.46%     59.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        53994      0.15%     59.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      1513865      4.28%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          326      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        18662      0.05%     64.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     64.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        10720      0.03%     64.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        24821      0.07%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           90      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       508494      1.44%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      5941599     16.81%     82.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      3058838      8.66%     91.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2036911      5.76%     97.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1032191      2.92%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     35336477                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2569820                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        7872443                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           7872443                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       7872443                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          7872443                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        29557                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           29557                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        29557                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          29557                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1570202499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1570202499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1570202499                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1570202499                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      7902000                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       7902000                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      7902000                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      7902000                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.003740                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.003740                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.003740                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.003740                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 53124.555909                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 53124.555909                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 53124.555909                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 53124.555909                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        17354                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          345                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      50.301449                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         6267                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              6267                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        20562                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         20562                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        20562                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        20562                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         8995                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         8995                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         8995                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         8995                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    584675499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    584675499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    584675499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    584675499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001138                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001138                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001138                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001138                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 65000.055475                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 65000.055475                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 65000.055475                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 65000.055475                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                   8483                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      3784105                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         3784105                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        26866                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         26866                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1433443500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1433443500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      3810971                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      3810971                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.007050                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.007050                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 53355.300380                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 53355.300380                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        19580                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        19580                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         7286                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         7286                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    456496000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    456496000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001912                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001912                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 62653.856712                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 62653.856712                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      4088338                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4088338                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         2691                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         2691                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    136758999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    136758999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4091029                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4091029                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000658                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000658                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 50820.884058                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 50820.884058                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          982                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          982                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         1709                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         1709                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    128179499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    128179499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000418                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000418                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 75002.632534                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 75002.632534                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5374810000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           509.389812                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              7881438                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               8995                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             876.202112                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              168000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   509.389812                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.994902                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.994902                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           46                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          453                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           63224995                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          63224995                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5374810000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  3645164                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                694049                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   6211979                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 83386                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  15313                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1374023                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1617                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               36040367                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3847                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            3708808                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       20363547                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     3381428                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2480345                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       6920301                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   33838                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  475                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          3242                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles          146                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.cacheLines                   3659982                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5318                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           10649891                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.395306                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.481275                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  4276872     40.16%     40.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1088224     10.22%     50.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   105301      0.99%     51.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   128721      1.21%     52.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1095680     10.29%     62.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    96752      0.91%     63.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   584466      5.49%     69.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    89629      0.84%     70.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3184246     29.90%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             10649891                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.314563                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.894350                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        3658224                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3658224                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3658224                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3658224                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1758                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1758                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1758                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1758                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    129819500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    129819500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    129819500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    129819500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3659982                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3659982                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3659982                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3659982                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000480                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000480                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000480                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000480                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 73844.994312                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 73844.994312                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 73844.994312                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 73844.994312                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          158                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      52.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          434                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           434                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          434                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          434                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1324                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1324                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1324                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1324                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    101303500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    101303500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    101303500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    101303500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000362                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000362                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000362                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000362                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 76513.217523                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 76513.217523                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 76513.217523                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 76513.217523                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    319                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3658224                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3658224                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1758                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1758                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    129819500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    129819500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3659982                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3659982                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000480                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000480                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 73844.994312                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 73844.994312                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          434                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          434                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1324                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1324                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    101303500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    101303500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000362                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000362                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 76513.217523                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 76513.217523                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5374810000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           858.090006                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              3659547                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1323                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2766.097506                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               82000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   858.090006                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.837979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.837979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1004                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           88                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          351                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          565                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.980469                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           29281179                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          29281179                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5374810000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     15313                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     252043                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    10378                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               35863053                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  401                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  8057663                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4113098                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    36                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      2673                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     6913                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            528                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           5136                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         9583                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                14719                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 35669063                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                35662838                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  22830262                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  30369853                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.317590                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.751741                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.l2cache.demandHits::cpu.inst             5                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data          1793                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total             1798                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.inst            5                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data         1793                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total            1798                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.inst         1319                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data         7202                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total           8521                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst         1319                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data         7202                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total          8521                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.inst     99260000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data    552255500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total    651515500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst     99260000                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data    552255500                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total    651515500                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.inst         1324                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data         8995                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total        10319                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst         1324                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data         8995                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total        10319                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.inst     0.996224                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.800667                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.825758                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst     0.996224                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.800667                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.825758                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 75253.980288                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 76680.852541                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::total 76459.981223                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 75253.980288                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 76680.852541                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::total 76459.981223                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks         4220                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total             4220                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst         1319                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data         7202                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total         8521                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst         1319                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data         7202                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total         8521                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst     86080000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data    480235500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total    566315500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst     86080000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data    480235500                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total    566315500                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.inst     0.996224                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.800667                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.825758                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst     0.996224                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.800667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.825758                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 65261.561789                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 66680.852541                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 66461.154794                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 65261.561789                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 66680.852541                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 66461.154794                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.replacements                  6668                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::writebacks          393                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::total          393                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.ReadExReq.hits::cpu.data           49                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total           49                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data         1660                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total         1660                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data    125084500                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total    125084500                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data         1709                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total         1709                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.971328                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.971328                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data 75352.108434                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 75352.108434                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data         1660                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total         1660                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data    108484500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total    108484500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.971328                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.971328                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 65352.108434                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 65352.108434                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.inst            5                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.data         1744                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total         1749                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.inst         1319                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data         5542                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total         6861                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.inst     99260000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data    427171000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total    526431000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.inst         1324                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data         7286                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total         8610                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.inst     0.996224                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.760637                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.796864                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 75253.980288                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 77078.852400                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 76728.027984                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1319                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data         5542                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total         6861                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     86080000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    371751000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total    457831000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.996224                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.760637                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.796864                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 65261.561789                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 67078.852400                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 66729.485498                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.WritebackDirty.hits::writebacks         6267                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total         6267                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks         6267                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total         6267                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   5374810000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         2010.446941                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs               18725                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs              8716                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              2.148348                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick              71500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks    29.621037                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst   201.324219                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data  1779.501686                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.014463                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.098303                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.868897                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.981664                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0          130                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2         1678                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3          227                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses             85192                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses            85192                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5374810000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     4217354                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   79153                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   56                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 528                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  22069                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 8966                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    276                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            7978510                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.992817                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             7.599787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                7954864     99.70%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  850      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 6327      0.08%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  107      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1068      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   97      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  144      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  281      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  248      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  245      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                279      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                424      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1134      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               7660      0.10%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                572      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                271      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1417      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 85      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                149      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                340      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 76      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 18      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                137      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                827      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 21      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 59      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 37      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 16      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 13      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 15      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              729      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              715                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              7978510                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 8045752                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 4103435                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       585                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       363                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5374810000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 3660486                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       636                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5374810000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   5374810000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  15313                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3685586                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  338626                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           3237                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   6250690                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                356439                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               35977867                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                126432                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  67710                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 166811                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 100668                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            34044054                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    87453949                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 56278588                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   2191363                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              33286475                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   757573                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      47                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  26                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    387219                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         43823845                       # The number of ROB reads (Count)
system.cpu.rob.writes                        71733524                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 19928450                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   35336477                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  1033                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                 8609                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          10487                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               4983                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                1709                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               1709                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            8610                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         2966                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port        26473                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    29439                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        84672                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port       976768                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   1061440                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              6668                       # Total snoops (Count)
system.l2bus.snoopTraffic                      270080                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               16987                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.074469                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.262540                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     15722     92.55%     92.55% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                      1265      7.45%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 16987                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5374810000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             15827500                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1984500                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            13492500                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           19121                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests         8805                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops              1260                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops         1260                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mem_ctrl.avgPriority_writebacks::samples      4220.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1318.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      7191.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.001551862500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           244                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           244                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                22207                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                3947                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         8520                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        4220                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       8520                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      4220                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      11                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.51                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.57                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   8520                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  4220                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     4685                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     2409                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     1303                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      105                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     114                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     116                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     204                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     242                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     247                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     249                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     248                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     248                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     252                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     251                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     256                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     269                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     254                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     253                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     264                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     245                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     249                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     244                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          244                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       34.737705                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      21.029736                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     152.113089                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127            239     97.95%     97.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255            4      1.64%     99.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2304-2431            1      0.41%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            244                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          244                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.163934                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.113510                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.341706                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               127     52.05%     52.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 3      1.23%     53.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                77     31.56%     84.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                24      9.84%     94.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                12      4.92%     99.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 1      0.41%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            244                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      704                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   545280                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                270080                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               101451028.03633989                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               50249218.11189605                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     5374723000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      421877.79                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        84352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       460224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       268032                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 15693950.111724879593                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 85626096.550389692187                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 49868181.386876933277                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1318                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         7202                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         4220                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     38993000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    223370750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 126873855000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29584.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     31015.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  30064894.55                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        84352                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       460928                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          545280                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        84352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        84352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       270080                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       270080                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1318                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          7202                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             8520                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         4220                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            4220                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        15693950                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        85757078                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          101451028                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     15693950                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       15693950                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     50249218                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          50249218                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     50249218                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       15693950                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       85757078                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         151700246                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  8509                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 4188                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           711                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           691                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           944                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           567                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           459                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           380                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           411                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           320                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           348                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           455                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          588                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          504                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          411                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          521                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          534                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          665                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           395                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           357                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           550                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           324                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           138                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           123                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           249                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           112                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           187                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          239                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          204                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          289                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          383                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          382                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                102820000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               42545000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           262363750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12083.68                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30833.68                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 7015                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                3689                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             82.44                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.09                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         1986                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   408.362538                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   274.520614                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   338.461795                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          354     17.82%     17.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          571     28.75%     46.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          157      7.91%     54.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          275     13.85%     68.33% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          133      6.70%     75.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           59      2.97%     78.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           73      3.68%     81.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           67      3.37%     85.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          297     14.95%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         1986                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 544576                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten              268032                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               101.320047                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                49.868181                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.18                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.79                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.39                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                84.30                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5374810000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          7668360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          4053060                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        32008620                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       11818080                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 424101600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   1065957570                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1166278560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     2711885850                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    504.554738                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   3021051250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    179400000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   2174358750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          6561660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          3483810                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        28745640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       10043280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 424101600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    847275360                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1350432000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     2670643350                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    496.881443                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   3501688000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    179400000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1693722000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   5374810000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                6860                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          4220                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1580                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1660                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1660                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           6860                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l2cache.mem_side_port::system.mem_ctrl.port        22840                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l2cache.mem_side_port::total        22840                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   22840                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l2cache.mem_side_port::system.mem_ctrl.port       815360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l2cache.mem_side_port::total       815360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   815360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               8520                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     8520    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 8520                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5374810000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            15600000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           22875250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          14320                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         5801                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
