#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Nov 20 16:44:34 2024
# Process ID: 25336
# Current directory: C:/Users/thego/Desktop/021120241015/project-master/project-master/V2/IP_Core_working/IP_Core_working.runs/synth_1
# Command line: vivado.exe -log Project.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Project.tcl
# Log file: C:/Users/thego/Desktop/021120241015/project-master/project-master/V2/IP_Core_working/IP_Core_working.runs/synth_1/Project.vds
# Journal file: C:/Users/thego/Desktop/021120241015/project-master/project-master/V2/IP_Core_working/IP_Core_working.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Project.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/thego/Desktop/021120241015/project-master/project-master/V2/location_test'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/thego/Desktop/021120241015/project-master/project-master/V2/IP_Core_location'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/thego/Desktop/021120241015/project-master/project-master/V2/IP_Core_location/temp_prj'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'Z:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/thego/Desktop/021120241015/project-master/project-master/V2/IP_Core_working/IP_Core_working.cache/ip 
Command: synth_design -top Project -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7524
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1145.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Project' [C:/Users/thego/Desktop/021120241015/project-master/project-master/V2/IP_Core_working/IP_Core_working.srcs/sources_1/new/TOP_File.vhd:46]
INFO: [Synth 8-638] synthesizing module 'Prescaler_1' [C:/Users/thego/Desktop/021120241015/project-master/project-master/V2/IP_Core_working/IP_Core_working.srcs/sources_1/new/Prescaler_1.vhd:34]
WARNING: [Synth 8-614] signal 'prescale_value' is read in the process but is not in the sensitivity list [C:/Users/thego/Desktop/021120241015/project-master/project-master/V2/IP_Core_working/IP_Core_working.srcs/sources_1/new/Prescaler_1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Prescaler_1' (1#1) [C:/Users/thego/Desktop/021120241015/project-master/project-master/V2/IP_Core_working/IP_Core_working.srcs/sources_1/new/Prescaler_1.vhd:34]
INFO: [Synth 8-638] synthesizing module 'sending' [C:/Users/thego/Desktop/021120241015/project-master/project-master/V2/IP_Core_working/IP_Core_working.srcs/sources_1/new/sending.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'sending' (2#1) [C:/Users/thego/Desktop/021120241015/project-master/project-master/V2/IP_Core_working/IP_Core_working.srcs/sources_1/new/sending.vhd:38]
INFO: [Synth 8-638] synthesizing module 'shift_register_x24' [C:/Users/thego/Desktop/021120241015/project-master/project-master/V2/IP_Core_working/IP_Core_working.srcs/sources_1/new/shift_register_x24.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'shift_register_x24' (3#1) [C:/Users/thego/Desktop/021120241015/project-master/project-master/V2/IP_Core_working/IP_Core_working.srcs/sources_1/new/shift_register_x24.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Project' (4#1) [C:/Users/thego/Desktop/021120241015/project-master/project-master/V2/IP_Core_working/IP_Core_working.srcs/sources_1/new/TOP_File.vhd:46]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1145.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1145.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1145.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'sending'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'shift_register_x24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 loadbit |                               00 |                               00
                firstbit |                               01 |                               01
               secondbit |                               10 |                               10
                thirdbit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'sending'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 loadbit |                              001 |                               00
                shiftbit |                              010 |                               01
          waitforsending |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'shift_register_x24'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1145.898 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 6     
	   3 Input    5 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1145.898 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1145.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1145.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1145.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1145.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1145.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1145.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1145.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1145.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     1|
|4     |LUT2   |     4|
|5     |LUT3   |     5|
|6     |LUT4   |     8|
|7     |LUT5   |    20|
|8     |LUT6   |     3|
|9     |FDCE   |    18|
|10    |FDPE   |     4|
|11    |FDRE   |     9|
|12    |IBUF   |     3|
|13    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-------------------+------+
|      |Instance         |Module             |Cells |
+------+-----------------+-------------------+------+
|1     |top              |                   |    82|
|2     |  Clk_en_2400kHz |Prescaler_1        |    43|
|3     |  send           |sending            |     9|
|4     |  shift          |shift_register_x24 |    24|
+------+-----------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1145.898 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1145.898 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1145.898 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1145.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1220.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1220.441 ; gain = 74.543
INFO: [Common 17-1381] The checkpoint 'C:/Users/thego/Desktop/021120241015/project-master/project-master/V2/IP_Core_working/IP_Core_working.runs/synth_1/Project.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Project_utilization_synth.rpt -pb Project_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 16:44:53 2024...
