Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Apr  9 23:09:15 2024
| Host         : LAPTOP-29JSQ2PH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    41 |
|    Minimum number of control sets                        |    41 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    41 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    39 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              68 |           34 |
| No           | No                    | Yes                    |             350 |          115 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              40 |           22 |
| Yes          | No                    | Yes                    |            1056 |          530 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------------------------+------------------+------------------+----------------+--------------+
|            Clock Signal           |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+---------------------------------+------------------+------------------+----------------+--------------+
|  U6_SSeg7/flash_IBUF_BUFG         |                                 |                  |                3 |              4 |         1.33 |
|  U6_SSeg7/flash_IBUF_BUFG         | U6_SSeg7/seg_sout[7]_i_1_n_0    |                  |                7 |              8 |         1.14 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[19][31]_i_1_n_1 | U8_clk_div/rst   |               11 |             32 |         2.91 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[7][31]_i_1_n_1  | U8_clk_div/rst   |               26 |             32 |         1.23 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[15][31]_i_1_n_1 | U8_clk_div/rst   |               18 |             32 |         1.78 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[21][31]_i_1_n_1 | U8_clk_div/rst   |               13 |             32 |         2.46 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[3][31]_i_1_n_1  | U8_clk_div/rst   |               18 |             32 |         1.78 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[24][31]_i_1_n_1 | U8_clk_div/rst   |               12 |             32 |         2.67 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[9][31]_i_1_n_1  | U8_clk_div/rst   |               30 |             32 |         1.07 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[1][31]_i_1_n_1  | U8_clk_div/rst   |               17 |             32 |         1.88 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[4][31]_i_1_n_1  | U8_clk_div/rst   |               15 |             32 |         2.13 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[20][31]_i_1_n_1 | U8_clk_div/rst   |               14 |             32 |         2.29 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[25][31]_i_1_n_1 | U8_clk_div/rst   |               10 |             32 |         3.20 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[27][31]_i_1_n_1 | U8_clk_div/rst   |               13 |             32 |         2.46 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[22][31]_i_1_n_1 | U8_clk_div/rst   |               23 |             32 |         1.39 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[29][31]_i_1_n_1 | U8_clk_div/rst   |               13 |             32 |         2.46 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[10][31]_i_1_n_1 | U8_clk_div/rst   |               11 |             32 |         2.91 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[13][31]_i_1_n_1 | U8_clk_div/rst   |                9 |             32 |         3.56 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[2][31]_i_1_n_1  | U8_clk_div/rst   |               15 |             32 |         2.13 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[5][31]_i_1_n_1  | U8_clk_div/rst   |               21 |             32 |         1.52 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[6][31]_i_1_n_1  | U8_clk_div/rst   |               18 |             32 |         1.78 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[0][31]_i_1_n_1  |                  |               15 |             32 |         2.13 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[26][31]_i_1_n_1 | U8_clk_div/rst   |               12 |             32 |         2.67 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[17][31]_i_1_n_1 | U8_clk_div/rst   |               11 |             32 |         2.91 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[23][31]_i_1_n_1 | U8_clk_div/rst   |               24 |             32 |         1.33 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[16][31]_i_1_n_1 | U8_clk_div/rst   |               11 |             32 |         2.91 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[28][31]_i_1_n_1 | U8_clk_div/rst   |               11 |             32 |         2.91 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[8][31]_i_1_n_1  | U8_clk_div/rst   |               26 |             32 |         1.23 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[31][31]_i_1_n_1 | U8_clk_div/rst   |               26 |             32 |         1.23 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[11][31]_i_1_n_1 | U8_clk_div/rst   |               12 |             32 |         2.67 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[12][31]_i_1_n_1 | U8_clk_div/rst   |               10 |             32 |         3.20 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[18][31]_i_1_n_1 | U8_clk_div/rst   |               11 |             32 |         2.91 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[30][31]_i_1_n_1 | U8_clk_div/rst   |               21 |             32 |         1.52 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[14][31]_i_1_n_1 | U8_clk_div/rst   |               15 |             32 |         2.13 |
|  U3_dm_controller/mem_w_IBUF_BUFG |                                 |                  |               11 |             32 |         2.91 |
|  U1_SCPU/n_0_1263_BUFG            |                                 |                  |               20 |             32 |         1.60 |
|  U1_SCPU/clk_IBUF_BUFG            |                                 | U8_clk_div/rst   |               22 |             32 |         1.45 |
|  U7_SPIO/clk_IBUF_BUFG            | U4_MIO_BUS/GPIOf0000000_we_OBUF | U8_clk_div/rst   |               15 |             32 |         2.13 |
|  U8_clk_div/clkdiv_reg[3]_0_BUFG  | U4_MIO_BUS/GPIOe0000000_we_OBUF | U8_clk_div/rst   |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                    |                                 | U8_clk_div/rst   |               26 |             80 |         3.08 |
|  U8_clk_div/clkdiv_reg[3]_0_BUFG  |                                 | U8_clk_div/rst   |               67 |            238 |         3.55 |
+-----------------------------------+---------------------------------+------------------+------------------+----------------+--------------+


