library ieee;
	use ieee.std_logic_1164.all;
	
entity pwm_control is 

port (
	clk 						: in std_logic;
	received_data 			: in std_logic_vector(7 downto 0);
	received_data_valid 	: in std_logic;
	key_on 					: out std_logic;
	key_off 					: out std_logic;
	key_up 					: out std_logic;
	key_down 				: out std_logic
	
);

end entity pwm_control;

architecture rtl of pwm_control is 
	signal read_data 	: std_logic_vector(7 downto 0);
begin 
	p_main : process(clk)
	begin 
		if rising_edge (clk) then
			if received_data_valid = '1' then
				read_data <= received_data;
				
			end if;
			
		end if;
	end process p_main;
end architecture rtl;