.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000010000000000000
000010110000000001
000000000011000001
000000000001110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 5 0
000010000000000010
000101010000000000
000000000000000000
000000000000000001
000001111001100001
000000000001110000
001100000000000000
000000000000000000
000010000000000000
000101010000000000
000000110000010010
000000001001010000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000001011000000000
000000000000010001
000010000011111101
000001010001010100
001100111000000000
000000000000000000
000000000000000000
000100000000000000
000000000010000010
000000000001110000
000011110000000000
000001011000000001
000000000000000001
000000000000000000

.io_tile 7 0
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000001110101
000000000001011100
001100000000000000
000000000000000000
000000000000000000
000111010000000000
000000000000000000
000000000000000000
000001010000000000
000011011000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000011000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000010000000000010
000101010000000000
000000000000000000
000000000000000001
000000000001110001
000000000001110000
001100000000011000
000000000000000000
000010000000000000
000101010000000000
000000000000000010
000000000001000000
000000000000000000
000000000000010001
000000011000000001
000000001000000000

.io_tile 10 0
000000000001000000
000100000000000000
010000000000000000
000000000000000001
000010000000000000
000001010000000000
001100000000000000
000000000000100000
000000000000000000
000000000000000000
000000000010110010
000000000001010000
000010000000000000
000000010000000001
000000000000000001
000000000000000000

.io_tile 11 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000011100001
000000000001110000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
100001011000000000
000000000000000000
000010000000000000
000010110000000001
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000100000000000000
010000000000000000
100000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
010000000000000000
010000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000011100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
111000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
110001000000000101000000000011100000000000000100000000
000000000000000000100000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000011100000000101000000000000000100000000
000000000000000000100000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000111000111111000000001000000
000000000000000000100010100011001011000000
111000000000001000000111100101000000000000
000000000000001011000000001101001111100000
110000000000000101100111100000000000000000
110000000000000000000110010011000000000000
000000000000000111100111100000000000000000
000000000000000000100100000001000000000000
000000000010000000000000000000000000000000
000000000000001001000000001101000000000000
000000000000000000000000001001000000000000
000000000000001111000000001001100000100000
000000000000000000000010011000000000000000
000010000000000000000011100101000000000000
010000000000000000000000000000000000000000
010000000000000000000000001001000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001110000000000000010111001111001000000000000000
000000000000000000000011010000011101001000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000001000111000000011010000100000100000000
000010000000000000000100000000010000000000000010000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000111100000001001110000000100000010
000000000000000000000100000000011101110000000000000000
111000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
100010000000010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100111100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000011100000011010000100000100000000
000000000000000000000100000000010000000000000001000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000100100000000
000000100000000000000000000000001010000000000010000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000111011110000110100000000000
000000000000100000000000000011011011001000000010000000
000000000110000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000111100101100000010000100001100100
000000000000000000000000000000101000010000100000100001
000001000000000111100000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 9 1
100000000110000111000010100000000000000000000000000000
000010100000010000100111100000000000000000000000000000
001000000000001101000011111101101001010011100110000000
101000000000000011100010000001011010000011000000000000
110000000000000011000110000000000000000000000000000000
110000001111011111100011110000000000000000000000000000
000000000000000001100111000011011001000110100000000000
000000000000000111000100000101101100001000000000000000
000001000000000101100000011001101000010111100100000000
000010000000000000000011101101111011000010000000000000
000001000000000101100011100111011100000010000000000000
000010100000000000000010000001011010000111000000000000
000000000000000101000010001011001011000010100000000000
000000000000000000000000000111001000000001100000000000
000000000000000111000000000101111001010111100100000000
000000000000000000100000001101111101000001000000000000

.ramb_tile 10 1
000000001010001000000000000000000001000000
000000000000000111000000001101001010000000
111000000000000000000011101011100000000000
000000000000000000000100000011001010000000
110000000000001111000111111000000000000000
110000000001011111100111101111000000000000
000000000000000111000000001000000000000000
000001000000000000100000001001000000000000
000000001010000000000000000000000000000000
000000000001000000000000000101000000000000
000000100000000111000000000011100000000000
000000000000001111000011111101100000000000
000000000110000000000011000000000000000000
000000000000000000000000000001000000000000
110000000000000001000111011000000000000000
110001000000000000000011111111000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000001000011110101000000100000000
000000000000000000000000001101010000010100000000000000
111000000000000000000000000011011010101000000100000000
000000000000000000000000000000010000101000000000000000
010000000000000000000000010000001111110000000100000000
100000000000000000000010000000011011110000000000000000
000000000000000000000111100101101100101000000100000000
000000000000000000000100000000110000101000000000000001
000000000000001000000110000000011101110000000100000010
000000000000000011000011100000011011110000000000000001
000000000000000001100110000101100000101001010110000000
000000000000000000000000001011100000000000000000000000
000000000100000000000000010011100001100000010100000000
000000000000000000000011010000001011100000010000000010
110000000000000000000000010000011010101000000100000000
000000000000000000000011011101010000010100000010000000

.ramt_tile 3 2
000000010000000000000000000000000000000000
000000000010000000000000001101001100000000
101010010000000000000000000011100000000000
000001000000001111000000001101001100010000
110000000000000000000010000000000000000000
110000000000000000000011101011000000000000
000000000000000111100000000000000000000000
000000000000000000000000001011000000000000
000000000000000101000110111000000000000000
000000000000000101000010100101000000000000
000000000000001101100110111111100000000000
000000001110001001000010100011000000010000
000000000000000000000011101000000000000000
000000000000000000000000001011000000000000
010010100000010001100000001000000000000000
010001000000100000100000001011000000000000

.logic_tile 4 2
000000000000000000000011100001000000000000001000000000
000000000000000000000100000000100000000000000000001000
101000000000001000000000010011100000000000001000000000
000000000000000001000010000000100000000000000000000000
010000000000000000000111100000001000001100111111000001
110001000000000000000100000000001101110011000010000100
000010000000000000000110000000001000001100111110000001
000001001110000000000000000000001101110011000010000110
000000000001010000000110010000001001001100111110000101
000000000000100000000010000000001000110011000010000000
000000000000010000000000000111101000001100111111000001
000000000000100000000010000000000000110011000010000101
000000000000000000000000000000001001001100111100000001
000000000000000000000000000000001001110011000010000110
110000000000010001100000000101101000001100111100000001
000000001110100000000000000000100000110011000010000100

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000011001111011100010000000000000
000000000000000000000010100011101111000100010000000000
010010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000101100000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000101000000000000101100000000000000110000000
000000000000001011000000000000100000000001000000000000
000000000000000101100000000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010011011100111101010010000000
000000000000000000000010100000000000111101010000000100

.logic_tile 6 2
000000000001010000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000000001110001100111000000000
000001000000000000000000000000001111110011000000000000
000000000000000000000000000011101000001100111010000000
000010101110000000000000000000100000110011000000000000
000000000001000000000000000111001000001100111000000000
000000000000000000000000000000100000110011000000000100
000000000000000000000000000011101000001100111000000100
000000000000000000000000000000000000110011000000000000
000000000000000011100010100111101000001100111000000100
000000000000000000100100000000100000110011000000000000
000000001010000101000011100000001001001100111000000100
000000000000000000100010110000001110110011000000000000
000000000000000111000111000000001001001100111000000100
000000000000000000000110010000001111110011000000000000

.logic_tile 7 2
000000001000000000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010000100110000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000001010000000000000000111000000010110100110000000
000000000000000000000000000000100000010110100001000100
000001001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000111110000000000000000000000000000
000000000010000000000110000000000000000000000000000000
110100000000000000000000000001100001100000010100000001
100000000000000000000000000000101001100000010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100011000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011000101000000100000100
000010000000000000000000000000010000101000000000000000
110000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000001010000000110100000000000000000000000000000
000000000000000000000110000000000000000000000000000000
101010000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010000000000001000000010100000000000000000000000000000
110000001110000111000100000000000000000000000000000000
000000000000000001000000011111111000010100000000000000
000000000000000000000011010011111010011000000000000000
000000000000000000000000000000000000000000000000000000
000000001011000000000000000000000000000000000000000000
000000000001010101000000000001011011010000110000000000
000000000000000000000011100101101011000000100000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000010010000011101110001010100000000
000000000000000000000111011001011111110010100000000100

.ramt_tile 10 2
000000010000100000000000000000000001000000
000000000000010000000011111001001110000000
101000010000000000000000001111000000000000
000000000000000000000000001011101111000000
010010000001000000000011101000000000000000
110001000000100000000000000011000000000000
000000000000000001000000001000000000000000
000100000000000000000011001111000000000000
000000100000001000000111100000000000000000
000001000000000111000100000011000000000000
000000000000001000000010011011100000000000
000000000000001111000011011101100000010000
000000000000000111100011100000000000000000
000000000000000000100010000111000000000000
010000000000000001000000000000000000000000
110000001000100000000011111011000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000010111111100101000000100000000
000000000000000000000010010000110000101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001000011000101000000100000000
000000000000000000000000001111010000010100000010000000
110000000000000000000011100000011111110000000100000000
000000000000000000000000000000011011110000000000000010

.logic_tile 2 3
000000000000000101000000000001000000000000000100000000
000000000000000000100000000000000000000001000000000000
111000000000000101000000000000000000000000000100000000
000000000000001101100000001101000000000010000000000000
110000000010000000000110101000000000000000000100000000
000000000000000000000010100001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000010000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000010
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000010

.ramb_tile 3 3
010001000000000111100111111000000000000000
001000101010000000000010101101001110000000
111010100000010000000000010101100001000001
000001001110100000000011111101001010000000
110000000000000111000011101000000000000000
011000000000000000100110001001000000000000
000000000000010011100010000000000000000000
001000001100101111100000001011000000000000
000000000000000000000111000000000000000000
001000000010000000000011111101000000000000
000010000000000000000000000001000000000001
001001001100000000000000001001100000000000
000000000000000011100000000000000000000000
001000000000000000000000000101000000000000
110000000000000111000000000000000000000000
111000000000000000000000000001000000000000

.logic_tile 4 3
000000000001000001100000000000001000001100111110000001
000000000000000000000000000000001100110011000000110000
101000000000010101000000000000001000001100110110000000
000000000000000101000000000000001000110011000010100000
110000000110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001001000000010100000000000000000000000000000
000000001000000001000000000000000000000000000000000000
000000000000000000000000000001111101110011000000000000
000000001100000101000000001011001000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000100001100110011011001010110011000000000000
000000000001010000100111101101001100000000000000000000
111000000000100000000110000000001110000011110110000000
000000000001010000000100000000000000000011110000000110
010001101110001101000111110001000000000000000110000001
110000000000000101000110010000000000000001000000000100
000000000000000000000111101111100001110000110000000000
000000000000000000000000001001101110000000000000100000
000001000000001101100000010011101110100000000000000000
000010100000000101000010101011001010000000000000000000
000000000000100001100000000001001110100010000000000000
000000000001000000000000001001111000000100010000000000
000000000001111001100110000011000000000000000110000000
000010000000110001000100000000000000000001000000000100
110000000001001000000110000000000000000000000111000000
000000000000100001000100001101000000000010000011000001

.logic_tile 6 3
000000000000000111000000000000001001001100111000000000
000010100110001111000000000000001010110011000000010001
111000000000000000000011110001101000001100110000000000
000000000000000101000010100000100000110011000000000000
110000000001000000000000001011111000001100000000000000
000000000000100000000000000001011000000000000000000000
000000000000000001000010100000000000000000000100000001
000000000000000000100100000001000000000010000000000000
000000001010000000000000000000011110000100000100000000
000010001010000000000000000000000000000000000010000000
000000000001010011100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000001001000000000000000000000000001000000100100000000
000010100001000000000000000000001110000000000010000000
000000000000000111100000000001011010111101010010000010
000000000000001111000000000000010000111101010000000000

.logic_tile 7 3
000000000000000001100000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
101000101100000000000000000000001010001100111100000000
000000000001000000000000000000011000110011000011100001
110000001000000000000010100000001000001100111000000000
110000000001000000000000000000001101110011000000000000
000001000000000000000000000000001001001100111000000000
000010100000100000000000000000001110110011000000000000
000000001000100000000000000000001001001100111000000000
000000000000010000000011110000001100110011000000000000
000000000000000000000010000000001001001100111000000000
000000001000001001000000000000001101110011000000000000
000001000000100000000011100111101000001100111000000000
000000000000000000000000000000100000110011000000000000
110001000000100111000000000111101000001100111000000000
000010100001001111000011110000000000110011000000000000

.logic_tile 8 3
000000000000100000000110000000000001000000001000000000
000000000001010000000011110000001111000000000000001000
101000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
010000000000000000000110011101001000000001011100000000
010000000001010000000010000101100000010100000000000000
000010100000000001100000010101101000001000010100000000
000001000000000000000010000000001001001000010000000000
000001000000000000000000001000000001111001110000000000
000000000000000000000000000011001010110110110000100000
000000000000001000000000001101011110011111110010000000
000000000000001111000000001101111011111111110000000000
000000000110000000000000001000011011010000010100000000
000000000000000000000000001111011010100000100000000000
110000000000000000000110000000011110000011110100000000
010000000000000000000000000000010000000011110000000000

.logic_tile 9 3
000000000000000000000000000011100000000000001000000000
000000000000000000000010110000100000000000000000001000
101010000000001000000000000001100001000000001000000000
000001001000000111000000000000001100000000000000000000
010010000000000000000000000000001001001100110100000000
010001000000000000000000001011001000110011001000000100
000000000000000000000000000000001000000100000000000000
000000000110000000000000000000010000000000000000000000
000000001010000000000111010000001100000011110000000000
000000000000000000000110000000010000000011110000000000
000000000000001001100110001001100001001100110100000100
000000000000000001000000001011001100110011001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000010110100100000001
010000000000000000000000001011000000101001010000000100

.ramb_tile 10 3
010000000000001000000000010000000000000000
001000000000000111000011111011001110000000
111000000000000000000000001001100000000000
000000000000000000000011110011101100000000
010000000000000011000000000000000000000000
011000000000000000100000000101000000000000
000000000000000001000000000000000000000000
001000000010000000000000000111000000000000
000010000000001111100000011000000000000000
001011101101001011100011100011000000000000
000000000000001111000000001001000000000000
001000000000001111100000001111000000000000
000000000000001011100000000000000000000000
001000000000000011100000000011000000000000
010000000000001000000000011000000000000000
111001000000100011000011110111000000000000

.logic_tile 11 3
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.io_tile 13 3
000000111000000000
000100001000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000100000000000000
000000000000100000
000000000000000000
000000000000000000
000000000010000010
000000000001010000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000001111110000000100000000
001000000000000000000011010000011111110000000000000000
110010100000000000000110000000001010101000000100000000
001001000000000000000000001111010000010100000000000000

.logic_tile 2 4
010000000000000000000110001000001100101000000100100000
001000000000000000000000001001010000010100000000000000
111000000000001000000000010000011000101000000100000000
000000000000000001000010101011000000010100000000100000
010000000000000000000000010011011110101000000100000000
101000000000000000000010000000100000101000000010000000
000000000001000000000000011000000000100000010100000000
001000001110100000000010001101001101010000100000000000
000000000000000000000111000011001110101000000100000000
001000000000000000000100000000100000101000000000000000
000000000000000000000000010000011100110000000100000000
001000000000000000000011010000011101110000000000100000
000000000000001000000000000101001100101000000100000000
001000000000001011000000000000110000101000000000000000
110000000000001000000000000000000000100000010100000000
001000000000001011000000001011001001010000100000100000

.ramt_tile 3 4
000000010000101001100000001000000000000000
000000000001001001100000000101001000000000
101000010000000000000011101111000000000000
000000000000000000000100001001001000000000
110000000000000000000000001000000000000000
110000000000000000000010000011000000000000
000000000000000111000000000000000000000000
000000000000000000000010001011000000000000
000000000000001000000111001000000000000000
000000000000001001000100001011000000000000
000000000000000000000000000011000000000000
000000000000000001000011111101000000000000
000000000000000001100111101000000000000000
000000000000000000100000001111000000000000
110000000000000011100111001000000000000000
110000000000000000000000001101000000000000

.logic_tile 4 4
010000001110000001100010001001011111111110010000000000
001000000000000101100000000001101011000001100000000000
111000000000011101000110010011111100100000010100000000
000000000110001011000011001011101110010000010011000000
000000000000000101000110000111111011100010100000000000
001000000000000000000000001011111001010100010000000000
000000000000001001100111111111111000001001000000000000
001000000000000011000111011111111100000001000000000000
000000000000100101000010010001000000011001100010000000
001000000001010101000010100000001111011001100000000000
000010000000001101100110111101001101100010000000000000
001000001010000001000010000101001100001000100000000000
000000000000001000000111011011111000100000000000000000
001000000000000001000010000111111000000100000000000000
110000000000001101000010010101011011100000000000000000
001000000000000001000110101111101000000000000000000000

.logic_tile 5 4
010010101110000000000000000000000000000000001000000000
001000000000000000000010100000001001000000000000001000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000110000110011000001000000
000000000000100000000000000000001000001100111000000000
001000000001000000000000000000001111110011000000000000
000000000000000000000010100000001000001100111000000000
001000100000000000000000000000001110110011000000000000
000001001111000101000000000011001000001100111000000000
001000000000000000000010100000000000110011000000000000
000000000001010000000000000011101000001100111000000000
001010000000100101000000000000000000110011000000000000
000001001110100000000010100000001001001100111000000000
001010100001010101000000000000001110110011000000000000
000010100000100101000000000011001000001100111000000000
001001000001010000000000000000100000110011000000000000

.logic_tile 6 4
010000000000000101000110001000000000001100110000000000
001000000000010000100111111011001010110011000000000000
101000000000000101000000011001111000100010010000000000
000000000000001101100010011111011100001001100000000000
010000000000001001100010110101101010100001000000000000
011000001100000001100110011111101101000000000000000000
000000000001000001100110010111101010110011000000000000
001000000000000000100110001101111001010010000000000000
000000000000101101100110111001001110110011110000000000
001000000001000101000010010101001100100001010000000000
000000000000001001100000001111111010101011010000000000
001000000000000001000010000001111011000111010000000000
000000000100000001100110011011011100100000000000000000
001010001100000001000011100011101110000000000000000000
110000000000000111000110010000000000000000000100000111
111000000000000000000110011111000000000010001010000111

.logic_tile 7 4
110000001110000000000000000111001000001100111000000000
001000000001001001000010110000100000110011000000010000
001000000000000000000111100111101000001100111000000000
001000000000000000000110100000000000110011000000000000
010000001110000000000000010000001000111100001000000000
011000000000000000000010000000000000111100000000000000
000000000000000101000010100011001101100110000000000000
001000000000000101000000000111011010011000100000000000
000000000000001101000000001011001011000000110000000000
001000000000000001100010110101011111000000100000000000
000000000100000101000000001000011100010111110000000000
001000000000000000100010001001010000101011110000000001
000000000000000001000000011000011110000010000100000010
001000000000001101000011101011011110000001000000000000
000000000000000011100110001001111011101110000000000000
001000000000001101100011110011111110101101010000000000

.logic_tile 8 4
110000001001010000000010010000000000000000000000000000
001000000000100000000010010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000111000111111010000110100100100000
001000000000000000000100001001111100001001100000000000
000000000000000011100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000100000000000000000000000001000000100000000000000
001000000010000000000000000000010000000000000000000000
000000000000000101100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000001010000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000001010000001100000000000000000000000000000000000
001000000000000000100010100000000000000000000000000000
101000100001101000000010100000000000000000000100000000
000000001000000001000000000101000000000010000000000000
000000000110001000000000001000011111011110100000000000
001010100001011111000000000111011000101101010000000000
000000000001000001000011101001101001000000000000000000
001000000010100000000000001111011001000010000000000000
000000000000000001100000000000011110000100000100000000
001000000000000000000000000000010000000000000000000000
000000000001000101100010000101101111010000110000000000
001000000000000000000000000001101101000000010000100000
000000001000000101000000000000001100000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000101000000011101111011010000100000000000
001000001000000000100010000011011101010000010000000000

.ramt_tile 10 4
000000010000000111100000000000000001000000
000000000000000000100000001111001011000000
101010010000001000000010011111000000000000
000000000010000111000111100111001100001000
010010100001001000000111000000000000000000
110001000000101111000000001011000000000000
000000000000000000000111101000000000000000
000000000000000000000100001001000000000000
000000000000010111000000001000000000000000
000000000000100000100010011001000000000000
000000000000001000000000000111100000000000
000000000000000011000000000101100000000000
000000000000000111100111001000000000000000
000000000000000000100100000001000000000000
110000000000001000000111100000000000000000
010000000000000111000000000001000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000001101000000000010000010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000101000000001000000000000000000100000001
001000000000000000100000000001000000000010000000000000
111000000000000000000000000000000000000000000110000000
000000000000001101000000000101000000000010000000000000
110000000000000000000010100001000000000000000100000000
001000000000001101000000000000000000000001000010000000
000000000000000000000010100101000000000000000100000001
001000000000000000000110100000100000000001000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000000000001000000100100000000
001001000000000000000000000000001011000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001011000000000000100000
000000000000000000000000010000000001000000100100000000
001000000000000000000010010000001111000000000000000000

.ramb_tile 3 5
010000000000000000000010001000000000000000
001000001000000000000000001101001010000000
111000000000001000000011110101100001000000
000000100000001011000111111001001110000000
110000000000000111000110111000000000000000
011001000000000000100111111011000000000000
000000000000001101100010001000000000000000
001000000000001111000100000101000000000000
000010100000001000000000000000000000000000
001001000000100111000010101101000000000000
000010100000010000000000010011000000000000
001001001110100000000011001101000000000000
000000000000000000000000001000000000000000
001000000000000000000000001001000000000000
010010100001011000000000001000000000000000
011001000000100011000000001001000000000000

.logic_tile 4 5
110000000000001101100111000001001001000111000000000000
001000000000000011000100001011011010000010000000000000
001000000000000101100111100101101110000110100000000000
001000000100000000000000000011001111000000100000000000
110000000000000000000011100000001111110011000100000001
111000000000000111000000000000011010110011001011000011
000000000001010001100000000101101011000110000000000000
001000000000100000000000001111011000000010100000000000
000000000000000101000000011111011101000110000000000000
001000000000000000100010000101101110000001010000000000
000000000001000001100000000101100000010110100110000001
001000000000100000100000000000000000010110101000000011
000000000000000001100110110000000000000000000000000000
001000000000000000100010000000000000000000000000000000
110000000001010101000000001000000000111001110000000000
001000000000000000100000001001001010110110110000000000

.logic_tile 5 5
010001000000000000000000010101101000001100111000000000
001010100000000000000010010000000000110011000000010000
101000000000001000000110010000001000111100001000000000
000000000000001011000111110000000000111100000000000000
000000000110000000000010100000000000000000000000000000
001010100000000000000100000000000000000000000000000000
000000000000001001000110100101100000000000000000000000
001000000000000011100000000000100000000001000000000000
000000000000000000000000000000011001000000110010000101
001000000000000000000000000000011010000000110000000001
000000000000000000000110100001111000010101010000000000
001000000000000000000000000000010000010101010000000000
000000001110000000000000000000000001000000100100000000
001000000000000000000000000000001110000000000000000001
110000000000001111100000001001001011101000010100000001
001000000000001001100000001011111110000100001010000100

.logic_tile 6 5
010000000000000000000111000000011000000100000111100000
001010100001000000000100000000000000000000000000000001
111001000000000011100111001000000000000000000110100000
000010000000000000000000001001000000000010000000000101
110000000000000011100111000000001100000100000100100000
011000000000000000100000000000000000000000000011000010
000000000000001000000000000101000000000000000100100000
001000000000001001000000000000100000000001000011000010
000000000000000001000000000000000000000000000110000001
001000000000000000000011000101000000000010000011100000
000000000010000001000000000000000000000000100100000001
001000000000000000000000000000001001000000000011000010
000000000000000101100000000000011100000011110000000100
001000000000000111000000000000000000000011110000000000
110001000000100011100000000111101111110100010000000000
001010000000010000000000000111001010101000000000000000

.logic_tile 7 5
010000000000000101000000010001111011100000010000000000
001000000000000000100011111001001010111101010000000000
101000000000110001100000001101001100100010000000000000
000000000000000000100000001011001111001000100000000000
010001000000000101100110100000000001001111000010000000
111000100000000000000100000000001111001111000000000000
000000000000001101000010101000000000000000000100000000
001000000000000001100100000011000000000010000000000000
000000000000000000000000000000000001000000100100000000
001000000000001111000000000000001101000000000000000000
000000000000000001000111000000000000000000000000000000
001000000000010000100010000000000000000000000000000000
000000000000001000000010010000000000000000100100000000
001000000000000001000011100000001111000000000000000000
110000000000000101100110000101101000101000010000000000
111000000000000000000100000111111000010101110000000000

.logic_tile 8 5
010000000000000000000110100000000000000000000000000000
001000100000000000000010010000000000000000000000000000
101000000000000000000000011101101110111001010000000000
000000000000000000000010101011111111111001100000000010
010010000000000000000110000000000001000000100100000000
011001001100000000000100000000001111000000000000000000
000000000000000011100110100001111101100000010000000000
001000000000000000100010001001101011010000010000000000
000010000000000000000010110000000000000000000000000000
001001000000000000000110000000000000000000000000000000
000001000000000001100110000011011110000010100000000000
001010100000000001000010110000100000000010100000000010
000000000000000000000110000111011100000011110001000100
001000000000000000000010001101100000010111110000000000
010010000000100001000111000011111101001001000000000000
111000000000000000000100001011101011001010000000000000

.logic_tile 9 5
010000000000000000000110000001000000000000001000000000
001000000000000000000000000000100000000000000000001000
001000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111001000001100110100000000
001000000001000000000000000000100000110011000000000000
000000000000000011100000000000000000001111000100000000
001000000000000000100000000000001001001111000000000000
000000001000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000101000000000000000011001001111111000110010000000
001001001111010000000010001111111010110010110000000000
010000000000000000000110000000011110001100110100000000
111000000000000000000000001001010000110011000000000000

.ramb_tile 10 5
010010100000011000000000000000000001000000
001001000000101111000000000111001000000000
111000000000000000000111111101000001000000
000000000000001111000111110111101001000000
110001001000001000000011111000000000000000
111010001110000011000111110011000000000000
000000000000001011100000000000000000000000
001000000000000011100000000101000000000000
000000000000010000000000000000000000000000
001000000000101111000000000001000000000000
000000000100001000000000000001100000000000
001000000000000011000000001101100000000100
000000000000000011100110100000000000000000
001000000000000000100100000011000000000000
010000100001001000000000001000000000000000
111000001000001011000000000101000000000000

.logic_tile 11 5
010000000000000000000000010000000000000000000000000000
001000000000000000000011010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
001001000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000011110000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000010001101100001000110000100000000
000000000100000000000100001001001101000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000101000000000000111000000100000010100000000
000000000000000001000000000000101011100000010000000000
111000000000000001100000000101011100101000000100000000
000000000000000000000000000000110000101000000000000000
010000000000000001100111100000000000000000000000000000
100000001000000000000000000000000000000000000000000000
000000000000000000000000000000001011110000000100000000
000000000000000000000000000000011000110000000000000000
000000001110001000000110000000000000100000010100000000
000000000000001101000000000001001011010000100000100000
000010000000000000000000010101001100101000000100000000
000001000000000000000011000000100000101000000010000000
000000000000110000000000010011000000100000010100000000
000000000100000000000011010000101011100000010000100000
110000000000100000000000000101001010101000000100000000
000000000000010000000000000000100000101000000000100000

.ramt_tile 3 6
000000010000000011100111010000000000000000
000000000010000111100111011101001000000000
101010010000000000000111001001000000000000
000000000000000000000100001001101011000000
110000000001000000000010000000000000000000
110000000000000000000011101011000000000000
000000000000000011100111000000000000000000
000000000000000001000000001001000000000000
000000000001000000000000000000000000000000
000010000000000001000010000011000000000000
000000000000000000010000001111100000000000
000000000000000000000000000101100000000000
000000001110000000000011101000000000000000
000000000000000000000000001101000000000000
010000000000000000000110000000000000000000
110000000000000000000100000001000000000000

.logic_tile 4 6
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001010000100001000101
010000000000100000000000001001001111100000010000100000
000000000010000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000001010000100110000000
000000000000000000000011100011001010100000010010000100
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001000000001001001000100000000
000000000000000000000000000011001010000110000010000100
110000000000000111000010000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 5 6
100000000000000000000110011101111110000110100100000001
000000000000001111000111111011001000001001100000000000
101000000000000101000010100000000000000000000000000000
001000000000000111000011100000000000000000000000000000
010000000000000101000010100001111001000001010000000000
010000000000101111100100001011101001000001000000000000
000000000000000000000111000101111110100000000000000000
000000000000001101000010111111101001000100000000000000
000000000000001001100000000011001011010111000100000010
000000000000001011100010001101001000000011000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000011110000000000000000000000000000
000000000000001111000110010101011011000110000100000000
000000000000001001000110001111011111000111010000000100
000000000000001101100111100101001110010011100100000000
000000000000001001000000000111001010000011000000000010

.logic_tile 6 6
000000000000000001000000010001000000100000010100000000
000000000000000101000011010000001101100000010000000000
111000000000000011100000000000001100101000000100000000
000001000000000000000000000101010000010100000000000000
110000000000001001000000000000000000000000000000000000
100000000000000001000010100000000000000000000000000000
000000101110100101000000001001001011100010000000000000
000000000001010101000000000101001000000100010000000000
000000000000000001000110000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000001000000100000000000000111101000100001010000000000
000000000001010000000000001011111100000000000000000000
000000000110000001000000000000000000100000010110000000
000000000000000001000000000111001101010000100010000000
110000000000000000000110000101101100100010000000000000
000000000000000000000000001101001110001000100000000000

.logic_tile 7 6
000000100000000000000010000000000000000000000000000000
000001000000000000000110010000000000000000000000000000
101000000000000000000011100000011010000100000100000000
000000100000000000000000000000010000000000000000000000
010000000000000000000000001111111001000001000010000000
010000000000000000000010000011011111000000100001000001
000001000000000001100010000000000001000000100100000000
000010000000000000100000000000001111000000000000000000
000000000000000000000000001000011111000000010010000000
000010100000000000000010001111001100000000100001000010
000000100100000000000000000000001100000100000100000000
000000000001010111000000000000010000000000000000000000
000000000000000000000000000000001010000100000100000000
000000001000000000000000000000010000000000000000000000
010000000000000000000011000000000000000000100100000000
110000000000000001000110000000001001000000000000000000

.logic_tile 8 6
000000101100010000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000100000
001000000000000000000000010000011110000100000100000000
000000001110000000000011010000000000000000000000000000
010000100110000000000110000000001100000100000100000000
110001001100000000000000000000000000000000000000000001
000000000000000000000000000001100000010110100010000000
000000000000000000000000000000100000010110100010000000
000010000000000001100000000011100000000000000100000000
000000001010000000000000000000000000000001000000000001
000000000110001001000000000111100000000000000100000000
000000001100100001000000000000100000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000100000000000010000000000000000000000000000000
000000000000000001100110000000011100000100000100000000
000000000000000000000000000000000000000000000000000001

.logic_tile 9 6
000000000000001000000000000000000000000000000000000000
000000000000010101000011110000000000000000000000000000
001000000000000101100000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010010000000000101100010100000000000000000100100000000
010000000110000000000010100000001010000000000000000000
000000000000100000000010100001000000000000000100000000
000000000001010000000000000000000000000001000000000000
000010100000000000000000000000011000000100000100000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000101101010101000000000000000
000000000000000000000000001101110000000000000010000000

.ramt_tile 10 6
000010110000000000000000000000000001000000
000100000000000000000011101101001111000000
101000010000000000000000000001100001000000
000000000000000000000011111111101100001000
010010100000000001000111010000000000000000
010001000100000001000111011011000000000000
000000000000000000000000000000000000000000
000000000000000000000000000101000000000000
000000000000000000000010000000000000000000
000010100000000000000010000111000000000000
000000000000000001000000000111000000001000
000000000000000000000000001101100000000000
000000000000000111000111100000000000000000
000000000000000000100110000101000000000000
110000000000000111100010000000000000000000
110000000000000000000000001011000000000000

.logic_tile 11 6
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101001000000000000000000000000000000000000000100000000
000010100000000000000000001111000000000010000000000000
000000000001010001100010100000000000000000100100000000
000000000100100000000000000000001011000000000000000000
000010100000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000001000101
000000000000000000000000010000001110001100000000000100
000000000000000000000010000000011010001100000000000010
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000100000000001000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 7
000000000000001000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000010100000000000000000000100000000
000000000000000111000000001101000000000010000000000000
111000000000000000000111000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001010101000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000111000000000001000000000000000100000000
000000001100000000100000000000100000000001000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000010
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000010

.ramb_tile 3 7
000000000000001000000011111000000001000000
000000000000000011000110011101001111000000
111000000000000000000000010101000001000000
000000000000000000000010101101101010100000
010000000000000111100111000000000000000000
010000000000000000000110000001000000000000
000000000001011111000010010000000000000000
000000001010100011100011100011000000000000
000000000000000011100000000000000000000000
000000000000000000100000000101000000000000
000000000000000000000000001001100000000000
000000001110000000000000001101100000100000
000000000000000000000111000000000000000000
000000000000000000000100001111000000000000
010000000000000000000111000000000000000000
110000000000000000000000001001000000000000

.logic_tile 4 7
000000000000000000000000000101100000000000001000000000
000000000000010000000011110000000000000000000000001000
101000000001011000000110010000000000000000001000000000
000000000000100001000010000000001011000000000000000000
010001000000000000000000000000001000001100111101000000
010010100000000000000010110000001101110011000000100101
000000000000000001100000000111001000001100111110000001
000000000000001101000000000000100000110011000000100101
000000000000000000000000010000001001001100111110000110
000000000000000000000010000000001000110011000000000101
000000000000000000000000000101101000001100111110000110
000000000000000000000000000000000000110011000000000001
000000000000000000000110000000001001001100111100000110
000000000000000000000000000000001001110011000010000001
110000000000000000000000000000001001001100111110000101
000000000000000000000000000000001001110011000001000101

.logic_tile 5 7
000000000000001101100111000000000000000000000000000000
000000001000001111100000000000000000000000000000000000
111000000000000011100111010101101010000100000000000000
000000000000000000100111001111011000101100000000000000
110000000000000000000111000111011101000100000000000000
000000000110000000000011100000001001000100000000000010
000000000000000011100000000101111100010000110000000000
000000000010000000100000001101001001000000010000000000
000000000000000000000000010001011001000000010000000000
000000000000000000000011101111111010001001010000000000
000000000000000001000000000000011100000100000101000000
000000000000000001000010010000010000000000000000000000
000000100000001000000010000001011000001000000000000000
000001001100001011000011110001101101001001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 7
000000001110000000000000000000011010000100000100000000
000000000001000000000000000000000000000000000001000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001001010000101000000000000000000000000000000000000
000010000000000101000000000000000000000000000000000000
000000000000001000000000000000000000000000000110000000
000010000000001111000000000101000000000010000000000000
000000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000001
000000000000110000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000011000000000000000000100000001
000000000000000000000011100001000000000010001000000000
101010000001011000000000000000000000000000000000000000
000001000000100111000000000000000000000000000000000000
010001000110000000000000000000000001000000100000000000
010010100100000000000000000000001101000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001110000101000000000011000000000000000110000000
000010000000000000100000000000000000000001000000000000
000010100001011000000000000000000000000000000000000000
000000000000101011000010100000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000001000000000010000000000000000000000000000000
110001000000000000000000000000000000000000100110000000
010000000000000000000000000000001111000000000000000000

.logic_tile 8 7
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
010000100001000000000010110000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000100
000000000000000000000000000000010000000000000010000000
000000000000001000000000000000000000000000000000000000
000000001100001011000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000

.logic_tile 9 7
000000001100000101000010101000000000000000000100000001
000000000000000000100010100001000000000010000001000000
101000000110000000000010100000000000000000100110000001
000001000000000101000000000000001000000000000000000000
010000000000000000000111100000011010000100000100000001
110000000000001101000100000000010000000000000000100000
000000000000000111100010100000001000000100000110000000
000000000010000000000110110000010000000000000000100000
001000000000000000000000000000000001000000100110000000
000000000000000000000000000000001011000000000010000000
000000000000010000000000000000000000000000000110000000
000000000000100000000000001001000000000010000010000000
000000100000000000000000000000011001001100000000000110
000001000000000000000000000000011010001100000000000000
000000000001000000000000000000000000000000000100000100
000010000000000000000000000101000000000010000001100001

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000000000000000000000000101001110000000
111000000000001000000000001101100000010000
000000000000100111000000000101001100000000
110000000000000011100111000000000000000000
110000000000000000100100001101000000000000
000000000000001011000000000000000000000000
000101001000001011000000001011000000000000
000000000000000001000111011000000000000000
000000001100000000000111111011000000000000
000000000000000000000000011001100000000000
000001000010001111000011101111000000010000
000000000000000011100011110000000000000000
000000000000000000100111011011000000000000
110000000000000000000000010000000000000000
010000000000000000000011111111000000000000

.logic_tile 11 7
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000100000001
000000001001010000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 8
000000000000001000
000000000000000000
000000000000000000
000000000001000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000100000000001000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001011011100111010110000000000
000000000000000001000000000001101000110110110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000011101101001000000100000000
000000000000000000000000000000011010001000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
100010100000000000000100000000000000000000000000000000
000000000000000000000000000000001010110000000100100000
000000000000000000000000000000011101110000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000111000000101001010100000000
000000000000000000000000001011000000000000000000100000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 8
000000010000100000000000001000000000000000
000000000001000000000000000101001010000000
101000010000000000000000000011000000000000
000000001110001001000000000111001100010000
010000000000000001000011101000000000000000
110000000000000000000010000011000000000000
000010100000000111000010001000000000000000
000001000000000000000010001111000000000000
000000000000001111000000001000000000000000
000000000000001001000000000111000000000000
000000000000000000000000000111000000000000
000000000000000001000000001101000000010000
000000000000000001100000001000000000000000
000000000000000001100000001101000000000000
010010000001010001000000001000000000000000
010001000000100000000010001101000000000000

.logic_tile 4 8
000000000000000000000000000000001000001100111110000010
000000000000000000000011110000001100110011000010010101
101010000000001000000000000101001000001100110110000011
000001000000000001000000000000000000110011000000000101
010000000000000001100010000111000001001100110111000000
110000000000000000000000000000101000110011000000100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001001000000001000000000010110100110000101
000010100000000001000000000001000000101001010010000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001110000000000000010011000000111001110000000100
000000000000000000000010000000001001111001110001000000
110010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000010000000000010101100000000000001000000000
000000000000100000000010100000000000000000000000001000
000000000000001000000000000001011000001100111000000000
000000000000000101000000000000100000110011000000000000
000010101110000000000000000000001000001100111000000000
000001000000000000000000000000001101110011000000000000
000000000001011000000000000111001000001100111000000000
000000001110000101000000000000100000110011000000000000
000000000000000000000000010000001001001100111000000000
000000001000000000000010010000001100110011000000000000
000010100000001001100110010000001001001100111000000000
000000000000001001100110010000001100110011000000000000
000000000000000000000110000000001001001100111000000000
000000000000000000000100000000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000

.logic_tile 6 8
000000100000100000000000000111100000101001010100000100
000000101111010000000000001111000000000000000000000010
111000000000000000000000000000000000000000000000000000
000000000000000000000000001011000000000010000000000000
110000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000100000000000000010100111111010101000000100000000
000000000000000000000100000000000000101000000000000001
000000000000001000000000000000011100000000100010000000
000000000000000101000000001011001010000000010000000000
000000001110000000000011100000000000000000000000000000
000000000110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 7 8
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000001000000000000000011100000000000000110000000
000000000000000000000000000000000000000001000001000000
000000000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000001010000000111100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 8 8
000010000000000000000000001101111000111111110000000000
000000000000000000000000000001010000010101010010000000
101000000000000000000011101001100001010000100000100000
000000001110000101000100001001001010000000000000000000
110000000000000000000000001001111010111111110000000000
010000000000000000000000000001100000111110100000000000
000000000000001111100111100000000000000000000000000000
000000000100000001100000000000000000000000000000000000
000001000001000000000111011111001111110110100100000000
000000100000000001000110011101101101010000000000000000
000000000000000000000000001001111011000111110000000000
000001001100000000000010001001011010000001110000000001
000000000000001000000000011001111011000100100001000000
000000000000000001000010000001101011100001100000000000
000000000000000000000000000101101100111110110010000001
000000001000000000000000000000001101111110110000000000

.logic_tile 9 8
000001001100000111000000000001100000000000000100000000
000000100000000000000000000000000000000001000000000000
001000100000000011100011100000000000000000000100000000
000001000000000000100000000001000000000010000000000000
110000001100000000000000001000000000000000000100000001
110000000000000001000000001101000000000010000000000000
000010000000000000000111100000000000000000000000000000
000000000110000000000100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001001000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000001100000000000011000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000

.ramt_tile 10 8
000000010000000000000010011000000001000000
000000000000000000000011011011001011000000
101000010111010111100000001111000001000000
000000000000000000100000001101001111010000
010000000000000111100000001000000000000000
010000000000000000100000000011000000000000
000000000001001111100111100000000000000000
000100000000000111000110001001000000000000
000000000000001000000000001000000000000000
000000000000001111000000000101000000000000
000000000000010000000000001011000000000000
000000001010000011000010000001000000100000
000001000000000111000000000000000000000000
000010001100000000000000000101000000000000
110000000000000101000000001000000000000000
110000000000000000000011110101000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000100000100000000000000000000000000000000000000000
000000001000001101000000000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001100000000000000111100000000000000100000000
000000000001010000000000000000000000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100111100000000000000000000000000000000000
010001000001010000000000000000000000000000000000000000

.logic_tile 12 8
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000001111000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100100000000000000
010000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000001000
000000000001100000
000000000000000000
000000011000000100
000000001000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000101101110111111010000000100
000000000000000000000000000000111100111111010000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 9
000000000000000001000000001000000000000000
000000000000000000100010000001001100000000
111000000000000111100000001011100001000000
000000000000001001100000000001101101000000
010000000000000000000111100000000000000000
110000000000000000000100000111000000000000
000000000000000111000111100000000000000000
000000000000000000100000000111000000000000
000000000000001000000000001000000000000000
000000000000000111000000001101000000000000
000000000000000000000010010001000000000000
000000000000000000000110101111100000000000
000000000000000111000010000000000000000000
000010000000011111000111101111000000000000
010000000000000000000000000000000000000000
110000000000000000000000000001000000000000

.logic_tile 4 9
000000000000000000000000010101100000000000000100000000
000000000000000000000011100000100000000001000000000010
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000011100000100000100000000
000000000000000000000011110000010000000000000000000100
000000100001010000000000010000000001000000100100000000
000001000000001011000011110000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010100111010000000010100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000100000000000000000000000001000000100000100000000
000001000000000000000000000000010000000000000000000000

.logic_tile 5 9
000001001100000101000010100000001000001100111000000000
000000000000000000100000000000001100110011000000010000
101001000000000111000010100111001000001100111000000000
000000100000000101000010100000000000110011000000000000
000001000000000000000011100000001000111100001000000000
000000000100001111000100000000000000111100000000000000
000000000000000101000000001111111100100000000100000001
000000000000000000000010111101111000100000011000000101
000001000010001111000000000011000000000000000100000000
000000000000001001000011100000000000000001000000100000
000000000000100000000011110001101010100010000000000000
000000000001010000000010101001011010001000100000000000
000000000000000001100111001011111000110011000000000000
000000000000000000100100000101111111000000000000000000
110000100000000000000110001011011001101111100000000000
000001001010000000000000000001111011100000100000000000

.logic_tile 6 9
000000000000001000000111010001011010100010000000000000
000000000010000001000011110111101101000100010000000000
111000000000100101100000000000011110110000000100000000
000100000001000000000000000000001100110000000001100000
110000100000001111000000010011000000100000010100000000
100001000110010101000010100000001100100000010010000000
000000000000001101000000010001011010001100000000000000
000000000000000011000010100101101011000000000000000000
000000000000001001000000010011100001010000100010000001
000000000000001101100010010000001010010000100000000001
000000000000100101100000000111100000101001010110000000
000010101101000000100000000011100000000000000000000000
000000000010000001100110000001111010100000000000000000
000000000000000000100000000001011111000000000000000000
110000000000000001100110000101000000101001010110000000
000000000000000000000000000011000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000010000000000000
111000000000001000000000000011111000001011100010000000
000000000000001001000000000111001111101110100000000000
010000000000000000000000000000011110000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000001000000000011000000000000000100000000
000000000000000000000000000000000000000001000010000000
000010100000000000000000000111000000000000000000000000
000000000000001001000000001111001110000110000001100000
000010000000000101100000001111001111000000000000000001
000001000000000001000010000011011000010000000001000000
000000000000001000000000000000000000000000000000000000
000000000110000101000000000000000000000000000000000000

.logic_tile 8 9
000000000000000001100000000011100001100000010100000000
000000000000000000000010100000101001100000010001000100
111000000001000101100000001011000000101001010000000000
000000000000000111000011100101100000111111110010000000
110000000000000101000010000011011000010110100000000000
100000000000000000000011101101100000000010100010000000
000000001010000001100000010000001000101100010000000000
000000000000000101000011010001011011011100100000000000
000000000000000000000110000000001010000001010000000001
000000100000000000000011100101010000000010100000000000
000000000000000000000110000001111000101000000100000000
000000000000000000000000000000010000101000000000000000
000000000000000000000000001000000001100000010100000000
000000000001000000000000000101001001010000100000000000
110000000000000000000000001001100000101001010100000000
000000000000000000000000001101100000000000000010000000

.logic_tile 9 9
000000000000000001000111100000001000000100000100000000
000000000001010000100100000000010000000000000000000000
111000000000000101100000000000000001000000100100000000
000000000000000000000010110000001011000000000001000000
010000100110000101000000000000001100000100000100000000
000010100000000000100010110000000000000000000000000001
000000000000001000000000010001101110100110110000100000
000000000000001011000010100001101011100000110000000000
000001000000000111100000000000011010000100000100000000
000010000001010000100000000000000000000000000000000000
000000000000000101000000000000000001000000100100000000
000000000000000001000000000000001000000000000000000001
000000000000000101100000001000000000000000000100000001
000000000000000000000000000011000000000010000000000000
000000000000000000000000001101011001101011100000000000
000000000000000000000010011111011100101001000000100000

.ramb_tile 10 9
000000000000000000000000001000000001000000
000000000000000000000011100011001001000000
111000000000001111100111111101000001000000
000000000000000101100011100111001001000000
010000000000000111100111101000000000000000
010000000001000000100100000101000000000000
000000000000000111000000001000000000000000
000000000000000000100000000001000000000000
000000000000100000000111000000000000000000
000000000001000000000100001101000000000000
000000000000001000000000001001100000000000
000000000000001101000000001111000000000000
000000000000000000000111100000000000000000
000000000000000000000000001111000000000000
110000000000000101100000010000000000000000
110000000000000111000011011011000000000000

.logic_tile 11 9
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
101000000000000111100000001000000000000000000100000000
000000000010000000100000000001000000000010000001000100
010001000000000000000011100000000000000000000000000000
110010100000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000010000000001100000000000000000000
000000000000000111100000000000011010000011110000000100
000000000000000000100000000000010000000011110000000000
000000000001000000000000000000000000000000100000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100100000000
000000000000000000000000000011000000101001010000000000
000000000000101000000000000000000000000000000000000000
000000000011010001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110110
000000000000111100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000010010000000000
000001010000000000
000000001000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000001100000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000001000000001101111001110010100000000000
000000000000001111100000000101111011110001100000000010
111000000000000001100110101111111101111110000000100000
000000001110000000100100001001101111010101000000000000
110000000001000101000011100000000000000000000000000000
100000000000100000100100000000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001001111000010001100000000000
000000000000000000000000000111101011110001110000000000
000000000000001101100010000000001011110000000100000000
000000001100000001000000000000001101110000000010000001
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
110000000000000101000010000001001011010101000000000000
000000000000000000000110000001011100111101000000000000

.ramt_tile 3 10
000000010000000000000000000000000000000000
000000000000000000000011100111001100000000
101000010000000000000000000101100001000000
000000000000000111000000000011101110000000
110000000001000001000110000000000000000000
110000000000100111000100000101000000000000
000000100000000001000110000000000000000000
000001000000000000000100000101000000000000
000010100100000011100010001000000000000000
000000000000000001100000000101000000000000
000000000000000111100000001101000000000000
000000000000000000010000000011100000000000
000000000000000111000010000000000000000000
000000000000010000100100001001000000000000
010000000000000000000000000000000000000000
010000000000001111000000001011000000000000

.logic_tile 4 10
000000000000000111100110010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
101000100001000101100000010001111010110010100000000001
000011000100100011100011110101101001110010010000000000
010000000000001101100011100101100000000000000110000001
110000000010000111000010000000100000000001000000000000
000000000001010111100000000101011011010100110000000000
000000000000100000000011111011001000100100110000000000
000000000000000001100111000001011110101110100000000000
000000000000010000100011101011011001101100000000000001
000010101011000000000000000000001110010100000000000000
000000000100100000000000001101010000101000000000000000
000000000000000101000010101011011000011100000000000000
000000000000000000100000000101001110101110100000000000
010010100001010000000000010000000000000000000000000000
010000000000000000000010000000000000000000000000000000

.logic_tile 5 10
000001000110000101000110011000001010101000000100000010
000000100000000000000011011101010000010100000000000000
111010000101011101000010100111011100101001000000000000
000000000000000011100110111001111100010100000000000000
110000001110101011100111010001111111000011000000000000
100000000001011011000110011001111010000000000000000000
000000000011000101100111110101011100100110010000000000
000000000110101101000011000001111101011010010000000000
000000001110100011100011111101011011110011110000000000
000000000001010000000010001001001000100001010000000000
000010000000001000000000011011011101100000000000000000
000000001010000001000010000001101011001000000000000001
000001000000000000000010100111000000000000000000000011
000000100000000000000110110101100000111111110000000000
110000000000000001000000000101111110101000000100000000
000000000000000000000010100000100000101000000010000000

.logic_tile 6 10
000000000101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101011000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000001110001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000000100000000000000000111100000010110100000100000
000000000000010000000011100000000000010110100000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000000000000000000000000000000000000000000000000
110000001010001001000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000011101000011000101000000100000000
000000001010000000000000001101000000010100000000000000
101000000000000111000000000011011111000000100000000001
000010100000000000000000000111001011000000000010000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001000000111100111110000000000000000000000000000
000000000000000000100111000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001000001000000000000000000000000000000000000
000000000000001000000011000011101111101001010000000000
000000000000001011000000001001001101011110100010000000
000010000000001111000011100000000000000000000000000000
000001000000000001100000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 8 10
000000000000001000000111100000001110000100000100100000
000000000000000101000100000000010000000000000000000000
101000000000100101100000000000011100000100000100100000
000000000000010000100000000000000000000000000000000000
110010000000001111000000000000000001000000100100100000
010000000000001011100000000000001101000000000000000000
000000000000000000000000000000001010000100000100100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011000000100000100000010
000010000000000000000010010000000000000000000000000100
000001000000000101000000000111100000000000000100000000
000010000000000101000010100000100000000001000000100000
000010100100000000000000000101001001000110100001000000
000001000000100000000010100001011110000011000000100000
000000000000000111000010100000000001000000100100000000
000000000001010000000000000000001100000000000000100000

.logic_tile 9 10
100000001010000001000000000000000000000000000000000000
000010100000001101100000000000000000000000000000000000
101000000001000001100000010101011001011101010000000000
001000000010000000100010000001111011001001010000000000
110000000000000101000110000011101101011100100000000000
010000000001010000100000000111111001011100010000000000
000010100000000000000000001000001010101010100101100000
000000001000000000000010001111010000010101011001000000
000000001000001101100110010011011111101010000000000000
000000000001011011000011100001011101010111100000100000
000000000000000000000010001011101011101110100000000000
000000001000000001000110011111001000011100000000100000
000000000000100101000000001000000000010110100110100000
000000000000010000000000001001000000101001011001000000
110000000000000000000000010000000000000000000000000000
000000000010000000000010000000000000000000000000000000

.ramt_tile 10 10
000000010000001000000000010000000000000000
000000001100001111000011111001001000000000
101000010000001111100111010011000001000000
000000000000000011000111010011001010000000
110000000000000000000000001000000000000000
110000000010000000000000000101000000000000
000000000001011111100000011000000000000000
000000000000100111100011111101000000000000
000010100000001001000000001000000000000000
000000001100001001100000001001000000000000
000000000000000000000000001011100000000000
000000001000001001000000001001000000000000
000000000000000001000010000000000000000000
000000000000000000000000000111000000000000
010000000100000000000000001000000000000000
010000000001000000000000000001000000000000

.logic_tile 11 10
000000000000000000000110000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001000000000001000000000001000011000111100010101000000
001000000010001011000000001111001101111100100000000000
010000000000000000000011011101001100101000010100000000
110000000100000000000011101111101111111000100001000000
000000000000000000000000000000000000000010000010100001
000000000000000000000000000000000000000000000011100101
000000000000000001000111100001000000000000000000000000
000000000000000000100100000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000001000111100000000000000000000000000000
110000000000000000000110000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000001111000000111111110100000000
000000000000000000000000000001100000101001010000100100
101000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
110000000000100000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000100

.io_tile 13 10
000000000000000000
000100000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000000
100000000000000000
110001110000000000
000000000000000000
000000000000000000
101100000000000000
110000000000000000
001000000000101000
000100000000000100
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000011000000101001010100000000
000000000110000000000000001101100000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000001000000000000000000000001000000
001000000000001001000000001011001111000000
111000000000000000000000001011000000000000
000000001110001111000000001011001100000000
110000000000000111000011100000000000000000
111000000000000000000011100101000000000000
000010100000000000000000001000000000000000
001000000000000000000000001111000000000000
000000000000000101000000010000000000000000
001000000000001101000010101101000000000000
000000001000000101100011100111100000000000
001000001110000000000100001101000000000000
000000100000000000000111100000000000000000
001000000000000000000000000001000000000000
010000000000000101000010101000000000000000
011000000000000000100010100011000000000000

.logic_tile 4 11
000000000000000001100000001101111001110011000000000000
000000000000000000000010110111011010000000000000000000
111000000001010000000010101001111001110011000000000000
000000000000100111000111101111011011000000000000000000
010000000000000000000000010101000000010110100101100000
010000000000000000000010000000100000010110100010000000
000000000000010011100000000011111100100000000000000000
000000000000000001100010110001011110000000000000000000
000010000000001000000000010011111100100010000000000000
000001000000001101000010111011101100000100010000000000
000010100001001101000010100111100000000000000110000010
000010100000100001000010000000100000000001000000100110
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110010100000000001100110100000000000000000000000000000
000000001110000000000010100000000000000000000000000000

.logic_tile 5 11
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001001000000000000001000
000000000000000101000000000000001000001100111000000000
000000000000000000100010110000011011110011000000000000
000000000000000000000000000000001001001100111000000000
000010000000000000000010110000001001110011000000000000
000000000000000101100010100000001001001100111000000000
000000000000000000000100000000001111110011000000000000
000000000010000000000010100000001001001100111000000000
000000000000000000000100000000001011110011000000000000
000000001110000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000100000000000000101101000001100111000000000
000000000001000000000010110000000000110011000000000000

.logic_tile 6 11
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000001001101100001011110000000000
000000001110001001000010101011111100000011110001000000
010000000000100000000111000000000000000000000000000000
010000000000010000000110110000000000000000000000000000
000010000000000000000000000011001010000010100000000000
000001000000000000000000000000010000000010100000000100
000010000001010111000000001000000000000000000100000000
000000000000000001100010100001000000000010000010000000
000000000000000011100010000011000000100000010000000000
000000001110000000100100001101101100000000000010000000
000000000000000101100000001111000000000000000000000000
000000000000001101100000001111000000010110100000000000
000100000000000000000010000000001111000000010000000100
000000001010000000000000000011001100000000100000000000

.logic_tile 7 11
000000000000001000000110001000011110010000000000000000
000000000000001011000010000111011111100000000000000001
101000000100000000000000000000011010000100000110000000
000000001110000000000000000000010000000000000000000001
010000000000000000000011110101000000000000000110000000
010000000000001101000111000000100000000001000000000001
000000101000000000000010010111111111000000000000000000
000001000000000000000011000101101011001000000000000000
000000000000000000000010000011000000000000000100000001
000000000000000000000010110000100000000001000000000001
000000000110000000000000000011000000100000010000000000
000000001010000000000000000000101001100000010010100000
000000000000000000000010000000000000000000100100000000
000001000000010000000000000000001000000000000010000001
000000000000000001000010010101000000000000000100000100
000000100000000000000010010000100000000001000010000000

.logic_tile 8 11
000001000000000111000011111000000000000000000100000000
000010100000000000000010001011000000000010000000000001
101000000110000000000000010000001100000100000110000000
000000000000000000000011110000000000000000000000000100
010000001000000000000111101001001110000000000000000000
110000000000010001000000001101101101000001000000000100
000000000000000000000011100111001000010111100000000000
000000001000000000000000000011011000000111010010000000
000000001110000001100000000111001001111001010000000000
000000000000000001100010111011011011111110110010000000
000000000000100001000000000000000001000000100100000000
000000000000000000000010000000001100000000000000000001
000000000000101011000000000001001111000100000000000000
000000000001011001000000001011101011000000000010000000
000000000000000000000000000001101000010111100000000000
000000000000000000000000000011111010000111010000000000

.logic_tile 9 11
000000000000000001000010110011101001011100100000000000
000000000000001111100011110111111001011100010000000000
001010100000001111100110100111111000010100110000000000
001000000000000101000010100001011001100100110000000000
010000000010100000000111010101011000111001010100000000
010000000000000111000110100011101011110000000000000000
000000000000000111000000010000000000000000000000000000
000000000000001111100010100000000000000000000000000000
000000001110000000000000000101011010101000000100000000
000000000000000111000000000000100000101000000000000000
000000000000000000000010001000000001101111010100000000
000000000000000000000100001101001001011111100000000000
000000000110000101000000000101001010101000000100000000
000000000001010000000000000000100000101000000000000000
010000000000000101100000001000011010111001010100000000
010000000000000000000000001101001011110110100000000000

.ramb_tile 10 11
010000000000000111000000001000000001000000
001100001010000000000000000011001001000000
111000000000001111000000010101000001000000
000000000000001001100011110001101010000000
110000001010000000000111100000000000000000
011000000001000000000000000111000000000000
000010100000001011100111100000000000000000
001100000000101011100100001111000000000000
000000000000000000000000000000000000000000
001000000000000000000011101111000000000000
000010000000000000000000001101100000000000
001000001000001111010000001111000000000000
000000000001110001000010001000000000000000
001000000111110000000010001101000000000000
010000000001010000000000001000000000000000
011001000000000000000010000001000000000000

.logic_tile 11 11
000000000110000111100000000000000000000000000000000000
000000001100001111100000000000000000000000000000000000
001010100001000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000010000100100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000111100000000111001011111110110100000000
000000001110000000100000000001101100111110100000000000
000000000000100000000111100000000000000000000000000000
000010100001000000000100000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000010000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000100000

.io_tile 13 11
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000011000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
100000000100000000
000000000100000001
000001010100000000
000000001100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000101000000110000111111000011101000100000000
001000000001010011000011111011011100010110000000000000
111000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000111001111011101110000110000000000
001000000000000000000000000111001001110000100000000000
000000000000001000000000011001000000100000010000000000
001000000000000001000011011101101000010110100000100000
000000000000001000000000000000001100000011110000000000
001000000000001001000000000000000000000011110000000000
000000000000000001100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
001000000000001011000000000000000000000000000000000000

.logic_tile 2 12
010000000000000101000010100000011000000100000100000000
001000000000000000100100000000000000000000000000000000
111000000000001111000011100000000000000000000100000000
000000000000000101000000001001000000000010000000000000
010000000000000101000000001000000000000000000000000000
001000000000000000000000000001000000000010000000000000
000000000000000000000000000101000000000000000100000000
001000000000000000000000000000000000000001000000000001
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000001001000000000010000000000000
000000000000000000000000000001000000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000010000000011100111000000000000000000
000000000000000001000010010011001011000000
101000010000000000000010000101000000000000
000000001110001001000100001001001000000001
110000000000000101100111000000000000000000
110000001000000000000100001001000000000000
000010100000000001000000000000000000000000
000001001010000000100000001011000000000000
000000000000000000000010001000000000000000
000001000010000001000000001011000000000000
000000000001010000000000001001100000000000
000000001110100000000010001001000000000100
000000000000000000000010000000000000000000
000000000000000000000000000001000000000000
010010100001010000000000001000000000000000
110001000000000001000000000111000000000000

.logic_tile 4 12
010000000000000000000000010000001010010101010000000000
001000000000000000000010001011000000101010100000000010
111000000001000000000000000000001110000100000110100001
000000000100100000000000000000000000000000000001000001
010000000000000000000110001000001100111101010000000000
011000000000000111000100000101000000111110100000000000
000010000001010001000000011000000000000000000100100000
001001000000000000000010011101000000000010000000100111
000000000000000111000110110111101101110000000000000000
001000000000000011000010100111011110000000000000000000
000000000001010000000000000111001101110110100000000000
001000000000000000000000000111101011110100010000000000
000101000000001101100110100000000000000000000100000000
001100100000000101000100001101000000000010000010000011
110000000000000001100000000000000000000000100100000000
001000000000000001000000000000001110000000000010000011

.logic_tile 5 12
010000000000000101100000010000001001001100111000000000
001000000000000000000010100000001011110011000000010000
111000000000000101000000000000001000001100110000000000
000000000000000101000000000001000000110011000000000000
010000000000000101000000000000000000000000100100000001
011000000000000000000010100000001010000000000001000100
000000000000001001000110101111111000100110000000000000
001000000000001111000000000101101011011000100000000000
000001000000000000000000001111101111000000010000000000
001000100000010000000000001011101010000000000000000000
000000000000000000000000000000000001000000100110000100
001000000000000000000010000000001000000000000001100000
000001000000000000000000000101000000000000000110000100
001000000000000111000000000000100000000001000000100010
110000000000000000000111010001100000000000000110000000
001000000000000000000010100000000000000001000010100010

.logic_tile 6 12
010000000110000000000000001111001111000110000000000000
001000000000000000000000001001011011000001000001000001
101000000000000111100000000101100000000000000000000000
000000000000000000000010110011001110000110000000000000
110000000110000000000111101011111110000010100000000000
111010100000000000000110000101000000000000000000000001
000000000000000001100010100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000101100110000111111100010100000000000000
001010100000000000000100000000000000010100000000000000
000000000000000101100000000000000001000000100100000000
001000000000000000000000000000001000000000000000000000
000000000000001001100010010101001100100110000000000000
001010100000000101100010001101111110100100010000000000
000000000000001000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000

.logic_tile 7 12
010000001000100000000000000000011000000100000100000000
001000000000000101000000000000010000000000000000000000
101000000000000111100111101000000000000000000100000000
000000000000000000100000000001000000000010000000000000
010000001000100000000011110000000000000000100100000001
111010000000010000000011110000001111000000000000100000
000000000000000000000011100001011010111100000000000000
001000000000000000000000001011010000111101010000000000
000000000000000000000010100101000000000000000100000000
001000100000000000000100000000100000000001000000000000
000000000000000000000000010000011100000100000100000000
001000001100000000000011010000010000000000000000000000
000000001110000000000110000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000101000000000000000000000000100100000010
001000000000000000000000000000001110000000000000000001
101000000000000001100000010000000000000000000110000000
000000000000000000000011100001000000000010000001000001
010000000000000000000110101001100000101001010000000000
111000000000000000000000001001000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000001000000000011000000000000000000100000000
001000000000101001000010010101000000000010000000000001
000000000000000000000000001011000000000000000000000100
001000000000100000000000000101000000101001010000000000
000000000000000001100000000000011110000100000100000100
001000000000000000100000000000000000000000000000000001
110000000000001000000000000000001100000100000100000100
001000000000001001000000000000010000000000000000000001

.logic_tile 9 12
010000000000000000000000010000000000000000000100000000
001000000000000000000010100011000000000010000000000001
101000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010001000000010000000000000000000001000000100100000000
011010100000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000001110000100000100000000
001000000000001001000000000000010000000000000000000100
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000100000010000000010010000000000000000000000000000
000000000001000001100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000

.ramt_tile 10 12
000000010000000000000000001000000000000000
000000001100000000000000000101001010000000
101000010001111011000000010001100000000000
000000000000001111000011110011101010000000
110010000000000001000000001000000000000000
010001001100000001000000001111000000000000
000000100000010011100000011000000000000000
000000001000000000000011101101000000000000
000000000000000001000011101000000000000000
000000000000000000000010001011000000000000
000000000100100000000000001001100000000000
000001000000000000000011100001000000000100
000010000000000001000000000000000000000000
000001000000000000100000000111000000000000
110000000000000011100011000000000000000000
110000000000000000000000001011000000000000

.logic_tile 11 12
010000000000010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
011000001100010000000000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
001000001000100000100000000000000000000000000000000000
000010000000000000000000000000011110000100000100000000
001001001110000000000011100000000000000000000000000010
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000001100100000000000000000000000000000000000000000
010010000001000000000000000000000000000000000000000000
111000000000100001000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000000110000000000

.io_tile 0 13
000000000100000000
001100000100000001
100000000100000000
000000000100000000
000000000100000000
001000000100000000
001100000100000000
100000000100000010
001000000000101000
000100000000010100
000000000000001100
000000000000001100
000001010000000000
000000001000000000
000000000000000000
000000000000010000

.logic_tile 1 13
010000000000000000000000010000000001000000001000000000
001000000000000000000010010000001010000000000000001000
111000000000001101000110000011111010001100111000000000
000000000000000001100010110000101111110011000000000000
010000000000000001100000001000001000110011000000000000
011000000000000101000000000011001111001100110000000000
000000000000000101000000001001101101000001010100000000
001000000000000000000000000001111001000010000000000000
000000001000000000000000011001111000001001000100000000
001000000000000000000010001001011010000001000000000000
000000000000000000000000010000000000000000000000000000
001000000000000001000010000000000000000000000000000000
000000000000000000000110001000000000010110100000000000
001000000000000000000010000001000000101001010000000000
110000000000000000000000000111011001100000000000000000
001000000000000000000000000101101000000000000000000010

.logic_tile 2 13
010000000000001000000000000000001010101000000100000000
001000000000000001000000001111000000010100000010000000
111000000000001000000110000000000001100000010100100000
000000000000001101000000000101001001010000100000000000
110000000000000000000000000000000000000000000000000000
101000000000000111000000000000000000000000000000000000
000000000000000000000000000001100000101001010100000000
001000000000000000000000000101000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
110000000000000000000000000001000000101001010110000000
001000000000000000000000000101000000000000000000000000

.ramb_tile 3 13
010000000000001001100000010000000001000000
001000000000001111100011111011001011000000
111000000000000111100000001011100000000000
000000000000001111100000000001101000000100
110000000000000000000110000000000000000000
111000000110000000000110000001000000000000
000000000000000000000110011000000000000000
001000000000000000000110011101000000000000
000000000000000000000000000000000000000000
001000000000000000000010011001000000000000
000000000000000111000000011111100000000000
001000000000000000000010010011000000000100
000000000000000000000011100000000000000000
001000000000000000000100001101000000000000
010000000000000101000000000000000000000000
011000000000000000000000001101000000000000

.logic_tile 4 13
010000000000100000000010110101000000000000001000000000
001000000001010000000010010000100000000000000000001000
000000000000000000000110000000001001001100111000000000
000000000000000000000110100000011011110011000000000000
000000000000000000000000010000001001001100111000000000
001000000000000000000010010000001001110011000000000000
000000000000000001100010110000001001001100111000000000
001000000000000000100010010000001001110011000000000000
000000000000000000000000000000001001001100111000000000
001000000110000000000000000000001010110011000000000000
000000000000000000000110100000001000001100111000000000
001000000000000000000100000000001001110011000000000000
000001000000100000000000000111101000001100111000000000
001010000001000000000000000000100000110011000000000000
000000000000000000000000011101101000000011111000000000
001000000000000000000010111011100000111100000000000000

.logic_tile 5 13
010001000000101111000110111001101110010100000000000000
001010100001000001000010101111001010100000000000000000
111000100000000011100110111001111101100011110110000010
000000000000000101100010101101001110000011110000000010
000000000000000101100011110001101010100000000000000000
001000000000000111000011011001101100000000010000000000
000001000000001101100111101111101011100000000000000000
001000100000000101000010000101011101000000010000000000
000001001110001000000110010111101100011111110000000000
001010100000001001000010000001111101111111110000000000
000000000000001011100110001101011000110011000000000000
001000000000000001000000000001011011010010000000000000
000000000000000101000000001001001001110011000000000000
001000000000001101100000000101011011010010000000000000
110000000000001001100110110111011011000000100000000000
001000000000001001000110000001001100010000100000000000

.logic_tile 6 13
010000000000001001100000000101000000000000000110000000
001000100000001001100000000000000000000001000000000000
111000000000000101000000000101100000000000000100000001
000000000000000101000000000000100000000001000000000000
010000000001000101000000000000000000000000000100000001
001000000000101111000000000111000000000010000000000000
000000000000001001100010000101101011111011110000000001
001000000000011001100100000000001010111011110010000001
000000000010100000000000000001000000010110100000000000
001000000001010000000000000001000000000000000000000000
000000000010101000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000111100000001000000000100000010000000001
001000000000000000000000000001001010010000100000000010
000000000000000000000000001011111000000000000000000000
001000000000000000000000000001000000101000000010000011

.logic_tile 7 13
010000000000000000000000010000000000000000000100000000
001000000100000000000010011011000000000010000000000000
101000000000000001100110111000000000000000000100000000
000000000000000000000010010011000000000010000000000000
010000001110000101000110100101001110011111110000100000
011000000000000101000000000000011010011111110000000001
000000001010000000000000000000000001000000100100000000
001000000000000000000011100000001011000000000000000100
000000000000000000000000000000000001000000100100000000
001000000000000000000010000000001110000000000000000000
000000000000000001000000000000001110000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000001000000010001111001000111010000000000
001000000000000000000010011101101001010111100000000000
000000000000000001000000000101000000000000000000000000
001000000000000000000000001111001010010000100000000011

.logic_tile 8 13
010000000000100111100111010000000000000000100100000000
001010000000010000100110100000001111000000000000000000
101000000000000101000000000000000000000000100100000000
000000000000000000000000000000001011000000000000100000
010000000000001011100010010001000001101001010000000000
111010100000000001100011010101001011111001110000000000
000000000000000000000110100000000000000000000100000000
001000000000000000000000000011000000000010000000000000
000000001110000001000000000000001000000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010000001100000000000000000000100
001000000000000101000000001001000000101001010001000000
000000000000000000000000000001011010000111010000000000
001000000000000000000000000111111010101011010000000000

.logic_tile 9 13
010000001010000000000011110000000000000000000000000000
001000000000000000000011110000000000000000000000000000
101000000000000000000000000011101010001111110000000000
000000000000000000000000001011011011000110100000000000
110010100000100011100011100001000000000000000100000000
111001100000010000100110100000100000000001000000000100
000000000000000000000000000001000000000000000100000000
001000000000000000000000000000100000000001000000000100
000000000000000001000111100000000000000000000000000000
001000100001010000100100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000
000000000110000000000010000000000000000000000100000000
001000000000000000000000000101000000000010000000000001
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001100000000000000000001

.ramb_tile 10 13
010000000000001000000111111000000000000000
001000000000001111000111100011001000000000
111000000000001111100000000001100001000000
000000000000000111100011110011001000001000
010010100000000000000111101000000000000000
011000000000000000000000001101000000000000
000000000000000000000111100000000000000000
001000000000000000000100001001000000000000
000001000000000111000000000000000000000000
001000000000000000000011111101000000000000
000000000000000011100000000001100000000000
001000000000001011000000000111100000000100
000000000110100000000000000000000000000000
001000000000011001000000001011000000000000
110000000000000111100000001000000000000000
111000000000000000100000000011000000000000

.logic_tile 11 13
010000000000000000000000000000001010000100000100000000
001000000000000000000000000000000000000000000000000000
111000000000000000000011000000000000000000000000000000
000000000010000000000100000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
001000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000001000000000000000000000000000
001000000000010000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000010000000000000
000100110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000100000000000000000001100000100000000000000
000000000001010000000011110000000000000000000000000000
111000000000000011100011101101001010000000100000000000
000000000000000000100000000111101100000000000000000000
010000000001010111100111101001111001000100000000000000
010000000000000000100100001011011110000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001000001111111101110000000000
000000000000000000100000001101011100111110110000100000
000000000000000000000000011011111111010011110100000000
000000000000000001000010001001101000000011110000100010
000000000000000000000000011001111001000001000100000000
000000000000000000000010000111011101000000000000100000
110000000000001001100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 2 14
000000000000000101100000000101101010101000010000000000
000000000000000000000000000111001010101001010000000000
000000000000001000000000001000011000111101110000000000
000000000000001011000000000101001000111110110010000000
000000000001001101100111100000000000000000100000000000
000000000000000101100100000000001010000000000000000000
000000000000000000000000000001101010101100000000000000
000000000000001101000000000000011110101100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000010000010000000000001000000000000000
000000000000000001000011100111001000000000
101000010000000000000000011101100001000000
000000000000000000000011010111101011000001
010000000000000001000111100000000000000000
010000000000000000000010000101000000000000
000000000000000001000111000000000000000000
000000000000000000000110001011000000000000
000010100000000000000010000000000000000000
000000000000000001000000000011000000000000
000000100000000000000011101101000000000000
000001000000000000000100001011100000000100
000000000000000000000000001000000000000000
000000000000000000000000001001000000000000
010000000000000001000000000000000000000000
110000000000000001000000001101000000000000

.logic_tile 4 14
000000000000000000000000001011001000000011111000000000
000000000000000000000000001011100000111100000000010000
111010000000000000000111000000001000111100001000000000
000000000000000000000100000000000000111100000000000000
010000000000000000000000001000000000000000000100100000
000000000000000000000000001111000000000010000000000000
000000000111000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000010000000001000000100100000000
000010000000000000000010110000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000001000000000000000000000100000010100000000
000000000000001101000000000001001101010000100000000010
111000000000000001100000001001000000101001010100000001
000000000000000000000000000001000000000000000000000000
110000000000000000000000000011100000100000010110000000
100000000000000000000000000000101000100000010010000000
000000000000000000000000000111100000000000000000000000
000000000000000000000000001111100000010110100000100111
000001000000001000000000000000000000000000000000000000
000010100000000001000010000000000000000000000000000000
000001000010000000000110000001001100101000000100000000
000010000000000000000000000000000000101000000000000000
000000000000000000000000000111000000100000010100000000
000000000000000011000010110000001000100000010000000010
110000000000000011100010000001011110101000000100000000
000000000000000000100000000000000000101000000000000000

.logic_tile 6 14
000000000000000000000010100111111101100000000000000000
000000000000000000000010011101001000010110100000000001
101001000000000000000000000111111100101011110100000001
000010000000000101000010101011111011011111110000000000
010000000000001000000111010000000000000000000000000000
010000000000001001000110010000000000000000000000000000
000010100000000000000010111000000000001001000000000000
000001000000000000000011111101001001000110000000000000
000000000000000000000110001101001001000000000000000000
000000000000000000000000001001111011001000000000000000
000000000000001001000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000001010100000000000001101001111000110100000000000
000000000001000000000010101101011001001111110000000000
110000000000001000000011100000000000000000000000000000
010000000000000001000100000000000000000000000000000000

.logic_tile 7 14
000001000000100011100000000000001111110000000010000000
000000100001010000100010010000011101110000000000000000
101000000000000101000000011011111011101001010000000000
000000000000000101100011111101101101010100100000000001
010001001110000000000111001011101011010110000000000000
010010100000000000000110100001111100111111000000000000
000000000000000011100000010001111011100000000000000000
000000000000000001100011110001101110101001010000000000
000001000000100000000110000000000000000000100100000000
000010100001010001000111110000001100000000000000000000
000000000000001000000110010000001010000100000100000000
000000000000000001000110010000010000000000000000000000
000000000000000000000000000011011001001111110000000000
000000000000000000000010001011101101001001010000000000
000000000000001000000000001000000000000000000100000000
000000000000011001000000000101000000000010000000000000

.logic_tile 8 14
000000000000001111100111100011111111000111010000000000
000000000000000001100100000011111000010111100000000000
101000001000000111100010110101011011111111100100000100
000000000000000101100010100011001001011111101000000000
110010100000000001100010101001101010111111100100000000
110001000000000001100000001001001000101111010000000010
000000100000000111100110110111101010001011100000000000
000011100000001101000011100111011001010111100000000000
000000000000101101000000010001011010101000000000000000
000000000001010011000010100000010000101000000000000000
000000000100001001000110011011001111111111100100000000
000000000000000001100110010001101010011111100000100000
000000000000001001100111001001001111111111100100000001
000000000000000011100110101111111101101111010000000000
110000000000000101000110011101101101011110100000000000
010000000000000000000010101011101100101110000000000000

.logic_tile 9 14
000000001100100000000000001000000000000000000100000000
000000000001000000000000001001000000000010000010000000
101000000000000000000000010000000000000000000000000000
000000000000010000000011000000000000000000000000000000
110000001110000000000000001111111010001111110000000000
010000000000000000000000001101001100001001010000000000
000001000000000111100011100111011010010111100000000000
000000001000001101100000000011001110000111010000000000
000000001100000001000000010000000000000000000000000000
000000000000001111000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110001111000000000000001110000100000100000000
000010000000000111000010000000010000000000000000000001
110000000000100000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.ramt_tile 10 14
000000011010001111100000010000000001000000
000000000000001001100011111001001011000000
101000010000001000000111101111100000000000
000000000000001111000111100111101000001000
010000000100000000000010001000000000000000
110000000000000000000100000001000000000000
000000000000001011100111111000000000000000
000000000000000111000011010101000000000000
000000100000000000000000001000000000000000
000010100000000000000000001001000000000000
000000000000000000000000001001000000000000
000000000000000000000000001101000000000100
000000000000000001000000000000000000000000
000000000000010000000000000111000000000000
010000000000000000000111101000000000000000
110000100000000011000000001001000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111101001101111000011110111100000
110000000000000000000100001011011010001011110001100010
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011111011000000000100100101
000000000000000000000011011111101000000000100001000100
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000001000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000100000
000000000000000000
000000000000000000
000100000000000000
000001111000110010
000000000000010000
000000000000000000
000011110000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000010111101100001100000100000000
000000000000000000000010011001011101000100000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 2 15
000000000000001000000000000000000000000000001000000000
000000000000000101000010100000001111000000000000001000
111000000000000001100110010101001111001100111000000000
000000000000000000000010000000011000110011000000000000
010000000000000001000010100000001000110011000000000000
110000000000000001000010100001001010001100110000000000
000010100000001001000000001000000000010110100000000000
000001000000000001000000001001000000101001010000000000
000000000000000000000000000101011001100000000000100000
000000000000000000000000000001011001000000000010000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000001100110001101101010001000000100000000
000000000000000000000000000101011110000110000000000000
110000000000000000000110001111101000010001110100000000
000000000000000000000000000101111010010010100000000000

.ramb_tile 3 15
000000000000001000000000010000000001000000
000001000000001111000011101011001000000000
111000000000000111000000001001000001000001
000000000100000111000000001111101010000000
110000000001000000000010000000000000000000
110000000000000000000011100111000000000000
000001000000001111000000000000000000000000
000010000000001011100010001101000000000000
000000000000000000000000001000000000000000
000000000000000000000010001011000000000000
000000000000000000000000001001000000000000
000000000000000000000010000001000000000010
000000000000000111100111100000000000000000
000000000000000000000000001101000000000000
010000000000000000000000001000000000000000
110000000000000000000011111101000000000000

.logic_tile 4 15
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100100000
000000000000000000000000000000001110000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000001110100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
111000000000000101000000000101000000000000000100000000
000000000000000000000010100000000000000001000001000000
010000000000000101000000000000000001000000100100000000
000000000000000000000000000000001111000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000000001000000000000000000100000000
000000000001010000000000001001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000100000000110101000000000000000000100000000
000000000000000000000100000001000000000010000000100000

.logic_tile 6 15
000000000000000011100111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000011010000100000100000000
000000000010000000000000000000010000000000000000000000
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000100100000000
000100000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000010000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000110100111100000101001010100000000
000000000000000101000011100101001111101111010010000000
101001000000001000000011111001111011001011100000000000
000010000000000101000011010011101001010111100000000000
010000000000100101100110101011001100101001110110000000
110000000001000000000100000001101111100110110000000000
000000000000100101000000010001000000000000000000000000
000000000000010000000010100000000000000001000000000000
000000000000000001000010000011001100100000100000000000
000000000000000000000000001001011111110000110000000000
000000000000000001000000000111000001010000100100000000
000000000000000000000000001011101011111001110001000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111000001001001000100000001
000000000000000001000000001001101110001111000000000000

.logic_tile 8 15
000000000000001001100110000001000000011111100100100000
000000000000001111000100000000001010011111100000000000
101000000000000011100110101001011011010111100000000000
000000000000000000100010110111011001001011100000000000
110000001100001101100010100000001000001111110100000000
110000000000000101000000000000011011001111110000000010
000000000000000111000011101000000000000110000000000000
000000000000000001000000000101001101001001000000000000
000000000000000000000011001111111001010110000000000000
000000000000000001000010001101101001111111000000000000
000000000000000000000000000111100000011111100100000000
000000000000000000000000000000101111011111100000000010
000000000000001000000110010011011010010110100001000000
000000000000000011000110010011101101010110000001000000
010000000000000000000110000001011010010111100000000000
110000000000000111000010100111011010001011100000000000

.logic_tile 9 15
000000000110000000000110110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
101000000000001000000110010001011000001100000100000000
000000000000001011000011010101101001111100110000000000
010010100000001000000111000001011001111100100100000000
110011100000001011000000000000111001111100100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000001101001000011001010100000000
000010100000000000000000001111011001011010100000000001
000000000000000000000000001111100000010000100100000000
000000000000000000000010001001001001101001010000000001
000000001010100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000001000010000001011100101001010000000000
000000000000000000000000001001111010000010000000000000

.ramb_tile 10 15
000000000000000000000011111000000001000000
000000000000000000000011110011001000000000
111000000000001011100111111101000000000000
000000000000000111000111111101101001001000
010000000000000000000111100000000000000000
010000000000000000000100000111000000000000
000010000000001001000111011000000000000000
000000000000001111000111101001000000000000
000000000000000000000000000000000000000000
000000000000000000000000001111000000000000
000000000000000000000000001101100000000000
000000000110001111000000000101100000000100
000000000000000001000010001000000000000000
000000000000000000000000001001000000000000
010000100000000000000000001000000000000000
110001000000000000000000000001000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000001111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000001110000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000010000000001000111001000000000000000
000000000000000001100100000111001100000000
101000010000000001000000000011100001001000
000000000000001001100000001001101010000000
010000000000000001000111001000000000000000
110000000000000000000010000101000000000000
000000000000001001000000000000000000000000
000000000000000011000000001101000000000000
000000000000000000000000001000000000000000
000000000000000001000000000001000000000000
000000000000001000000000010101000000001000
000000000000001011000011000001000000000000
000000000000000000000000000000000000000000
000000000000000000000000000001000000000000
110000000000000001000000001000000000000000
010000000000000000100000000001000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010000011001001000000100000000
000000000000000000000011111001011100000100000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000001011000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000110000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001111100111110110000000000
000000000000000000000000001001101100111000110000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111101111010000000000000000
000000000000000000000010000000111111010000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000111000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000011100000000000000000000000000000
110010100000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001000000000000000000100000001
000000000000000000000000000111000000000010000000000000
010000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000001011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.ramt_tile 10 16
000000010000000000000000001000000001000000
000000000000000000000010010101001000000000
101000010000000000000000000001000000000000
000000000000000011000000000011101101000100
010000000000001000000010001000000000000000
110000000000001111000000001111000000000000
000000000000000011100000000000000000000000
000000000000000000000000000101000000000000
000000000000000001000010000000000000000000
000000000000000000000011101011000000000000
000000000000000000000000001111000000000000
000000000000000001000010011111100000000010
000000000000000000000010001000000000000000
000000000000000000000000001011000000000000
110000000000000000000110111000000000000000
010000000000000111000111010111000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000001110000000000
000000001000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000000000000000
010000000000000001
000000000000000000
010000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000001000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000110000000100
000000000000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000001000
000000000000001001
000000000000011000
000000000000000001
000000000000001100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000010000000000

.io_tile 8 17
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000010000000000010
000010110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000001000
000000000001100000
000011010000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 i_sck$SB_IO_IN_$glb_clk
.sym 2 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 3 r_counter_$glb_clk
.sym 4 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]_$glb_ce
.sym 5 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 6 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 7 lvds_clock_$glb_clk
.sym 8 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]_$glb_ce
.sym 180 lvds_rx_09_inst.r_data[21]
.sym 183 lvds_rx_09_inst.r_data[19]
.sym 184 lvds_rx_09_inst.r_data[17]
.sym 203 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 221 lvds_rx_09_inst.r_data[13]
.sym 297 lvds_rx_09_inst.r_data[25]
.sym 298 lvds_rx_09_inst.r_data[23]
.sym 324 lvds_rx_09_inst.r_data[19]
.sym 409 w_rx_09_fifo_data[25]
.sym 525 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 556 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 599 lvds_clock
.sym 638 w_rx_09_fifo_push
.sym 659 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 694 smi_ctrl_ins.int_cnt_24[3]
.sym 699 smi_ctrl_ins.soe_and_reset
.sym 749 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 753 lvds_rx_09_inst.r_push
.sym 772 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 779 w_lvds_rx_09_d1
.sym 803 w_lvds_rx_09_d0
.sym 826 w_lvds_rx_09_d1
.sym 827 w_lvds_rx_09_d0
.sym 830 lvds_clock
.sym 856 lvds_clock
.sym 865 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 886 rx_24_fifo.rd_addr[1]
.sym 893 w_lvds_rx_09_d1
.sym 917 w_lvds_rx_09_d0
.sym 940 w_lvds_rx_09_d1
.sym 941 w_lvds_rx_09_d0
.sym 944 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 963 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 986 lvds_rx_24_inst.r_data[17]
.sym 1051 $PACKER_VCC_NET
.sym 1054 lvds_clock
.sym 1055 $PACKER_VCC_NET
.sym 1113 smi_ctrl_ins.int_cnt_24[3]
.sym 1114 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 1120 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 1165 $PACKER_VCC_NET
.sym 1168 w_lvds_rx_24_d0
.sym 1169 $PACKER_VCC_NET
.sym 1173 w_lvds_rx_09_d1
.sym 1174 w_lvds_rx_09_d0
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_$glb_clk
.sym 1188 $PACKER_VCC_NET
.sym 1202 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 1205 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 1206 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 1207 lvds_rx_09_inst.r_phase_count[0]
.sym 1228 rx_24_fifo.wr_addr[0]
.sym 1244 $PACKER_VCC_NET
.sym 1269 w_lvds_rx_09_d1
.sym 1271 w_lvds_rx_09_d0
.sym 1278 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1305 $PACKER_VCC_NET
.sym 1317 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 1318 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 1319 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 1320 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 1322 lvds_rx_09_inst.r_phase_count[1]
.sym 1323 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_$glb_clk
.sym 1427 $PACKER_VCC_NET
.sym 1430 w_lvds_rx_24_d1
.sym 1431 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 1432 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 1434 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 1435 lvds_rx_09_inst.o_debug_state[0]
.sym 1436 lvds_rx_09_inst.o_debug_state[1]
.sym 1438 w_lvds_rx_24_d0
.sym 1450 w_lvds_rx_24_d1
.sym 1488 w_lvds_rx_24_d0
.sym 1490 w_lvds_rx_24_d1
.sym 1499 w_lvds_rx_24_d1
.sym 1506 lvds_rx_24_inst.r_data[4]
.sym 1544 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 1577 w_lvds_rx_24_d0
.sym 1610 lvds_rx_24_inst.o_debug_state[0]
.sym 1620 lvds_rx_24_inst.o_debug_state[1]
.sym 1670 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 1696 lvds_rx_24_inst.o_debug_state[0]
.sym 1880 w_rx_09_fifo_data[28]
.sym 1881 w_rx_09_fifo_data[29]
.sym 1883 w_rx_09_fifo_data[30]
.sym 1884 w_rx_09_fifo_data[31]
.sym 2063 lvds_rx_09_inst.r_data[28]
.sym 2064 lvds_rx_09_inst.r_data[29]
.sym 2065 lvds_rx_09_inst.r_data[8]
.sym 2066 lvds_rx_09_inst.r_data[11]
.sym 2067 lvds_rx_09_inst.r_data[12]
.sym 2068 lvds_rx_09_inst.r_data[13]
.sym 2069 lvds_rx_09_inst.r_data[15]
.sym 2070 lvds_rx_09_inst.r_data[10]
.sym 2072 smi_ctrl_ins.soe_and_reset
.sym 2077 rx_09_fifo.wr_addr[9]
.sym 2081 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 2118 lvds_rx_09_inst.r_data[27]
.sym 2120 lvds_rx_09_inst.r_data[17]
.sym 2129 lvds_rx_09_inst.r_data[6]
.sym 2234 w_rx_09_fifo_data[11]
.sym 2235 w_rx_09_fifo_data[10]
.sym 2236 w_rx_09_fifo_data[9]
.sym 2239 w_rx_09_fifo_data[20]
.sym 2240 w_rx_09_fifo_data[8]
.sym 2241 w_rx_09_fifo_data[23]
.sym 2248 lvds_rx_09_inst.o_debug_state[0]
.sym 2250 w_rx_09_fifo_pulled_data[7]
.sym 2251 lvds_rx_09_inst.r_data[10]
.sym 2260 lvds_rx_09_inst.r_data[26]
.sym 2264 lvds_rx_09_inst.r_data[9]
.sym 2281 lvds_rx_09_inst.o_debug_state[0]
.sym 2294 lvds_rx_09_inst.r_data[17]
.sym 2301 lvds_rx_09_inst.r_data[15]
.sym 2309 lvds_rx_09_inst.r_data[19]
.sym 2318 lvds_rx_09_inst.o_debug_state[0]
.sym 2339 lvds_rx_09_inst.o_debug_state[0]
.sym 2341 lvds_rx_09_inst.r_data[19]
.sym 2356 lvds_rx_09_inst.o_debug_state[0]
.sym 2359 lvds_rx_09_inst.r_data[17]
.sym 2364 lvds_rx_09_inst.r_data[15]
.sym 2365 lvds_rx_09_inst.o_debug_state[0]
.sym 2366 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]_$glb_ce
.sym 2367 lvds_clock_$glb_clk
.sym 2368 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 2369 lvds_rx_09_inst.r_data[27]
.sym 2370 lvds_rx_09_inst.r_data[9]
.sym 2371 lvds_rx_09_inst.r_data[20]
.sym 2372 lvds_rx_09_inst.r_data[24]
.sym 2373 lvds_rx_09_inst.r_data[7]
.sym 2374 lvds_rx_09_inst.r_data[6]
.sym 2375 lvds_rx_09_inst.r_data[22]
.sym 2376 lvds_rx_09_inst.r_data[26]
.sym 2385 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 2388 lvds_rx_09_inst.o_debug_state[1]
.sym 2391 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 2393 w_rx_09_fifo_data[6]
.sym 2398 w_rx_24_fifo_empty
.sym 2402 lvds_rx_09_inst.r_data[5]
.sym 2403 lvds_rx_09_inst.o_debug_state[0]
.sym 2404 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 2409 lvds_rx_09_inst.o_debug_state[1]
.sym 2433 lvds_rx_09_inst.r_data[21]
.sym 2448 lvds_rx_09_inst.o_debug_state[0]
.sym 2453 lvds_rx_09_inst.r_data[23]
.sym 2493 lvds_rx_09_inst.r_data[23]
.sym 2494 lvds_rx_09_inst.o_debug_state[0]
.sym 2497 lvds_rx_09_inst.o_debug_state[0]
.sym 2500 lvds_rx_09_inst.r_data[21]
.sym 2501 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]_$glb_ce
.sym 2502 lvds_clock_$glb_clk
.sym 2503 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 2504 w_rx_09_fifo_data[7]
.sym 2505 w_rx_09_fifo_data[5]
.sym 2506 w_rx_09_fifo_data[4]
.sym 2507 w_rx_09_fifo_data[26]
.sym 2509 w_rx_09_fifo_data[24]
.sym 2510 w_rx_09_fifo_data[6]
.sym 2511 w_rx_09_fifo_data[27]
.sym 2519 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 2521 i_smi_a2_SB_LUT4_I1_O[1]
.sym 2524 rx_09_fifo.rd_addr[4]
.sym 2528 lvds_rx_09_inst.r_data[18]
.sym 2530 lvds_rx_09_inst.r_data[4]
.sym 2534 w_lvds_rx_09_d0
.sym 2538 w_rx_09_fifo_push
.sym 2548 i_smi_a2_SB_LUT4_I1_O[1]
.sym 2572 lvds_rx_09_inst.r_data[23]
.sym 2614 lvds_rx_09_inst.r_data[23]
.sym 2636 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 2637 lvds_clock_$glb_clk
.sym 2639 lvds_rx_09_inst.r_data[3]
.sym 2640 lvds_rx_09_inst.r_data[2]
.sym 2642 lvds_rx_09_inst.r_data[16]
.sym 2643 lvds_rx_09_inst.r_data[5]
.sym 2644 lvds_rx_09_inst.r_data[14]
.sym 2645 lvds_rx_09_inst.r_data[18]
.sym 2646 lvds_rx_09_inst.r_data[4]
.sym 2652 smi_ctrl_ins.int_cnt_09[4]
.sym 2660 w_rx_09_fifo_data[5]
.sym 2661 w_rx_09_fifo_data[25]
.sym 2667 lvds_rx_09_inst.r_data[17]
.sym 2668 w_rx_09_fifo_full
.sym 2670 lvds_rx_09_inst.r_data[0]
.sym 2674 lvds_rx_09_inst.r_data[1]
.sym 2698 smi_ctrl_ins.int_cnt_24[4]
.sym 2701 smi_ctrl_ins.soe_and_reset
.sym 2704 w_rx_24_fifo_empty
.sym 2714 smi_ctrl_ins.int_cnt_24[3]
.sym 2719 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 2761 smi_ctrl_ins.int_cnt_24[4]
.sym 2762 w_rx_24_fifo_empty
.sym 2763 smi_ctrl_ins.int_cnt_24[3]
.sym 2771 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 2772 smi_ctrl_ins.soe_and_reset
.sym 2774 w_rx_09_fifo_data[2]
.sym 2775 w_rx_09_fifo_data[3]
.sym 2778 w_rx_09_fifo_data[18]
.sym 2779 w_rx_09_fifo_data[0]
.sym 2780 w_rx_09_fifo_data[1]
.sym 2781 w_rx_09_fifo_data[19]
.sym 2794 smi_ctrl_ins.int_cnt_24[4]
.sym 2805 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 2807 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 2821 lvds_rx_09_inst.o_debug_state[0]
.sym 2834 lvds_rx_09_inst.r_push
.sym 2890 lvds_rx_09_inst.r_push
.sym 2907 lvds_clock_$glb_clk
.sym 2908 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 2912 lvds_rx_09_inst.r_data[0]
.sym 2914 lvds_rx_09_inst.r_data[1]
.sym 2917 i_smi_a2$SB_IO_IN
.sym 2920 i_smi_a2$SB_IO_IN
.sym 2923 w_rx_09_fifo_push
.sym 2924 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 2936 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 2937 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 2940 i_smi_a2_SB_LUT4_I1_O[1]
.sym 2943 lvds_rx_09_inst.o_debug_state[0]
.sym 2944 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 2953 lvds_rx_09_inst.o_debug_state[1]
.sym 2963 i_smi_a2_SB_LUT4_I1_O[1]
.sym 2967 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 2974 w_rx_09_fifo_full
.sym 2980 lvds_rx_09_inst.o_debug_state[0]
.sym 2982 lvds_rx_09_inst.o_debug_state[1]
.sym 2989 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 3013 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 3014 lvds_rx_09_inst.o_debug_state[0]
.sym 3015 i_smi_a2_SB_LUT4_I1_O[1]
.sym 3016 lvds_rx_09_inst.o_debug_state[1]
.sym 3038 lvds_rx_09_inst.o_debug_state[1]
.sym 3039 w_rx_09_fifo_full
.sym 3040 lvds_rx_09_inst.o_debug_state[0]
.sym 3041 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 3042 lvds_clock_$glb_clk
.sym 3043 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 3060 w_rx_09_fifo_pulled_data[27]
.sym 3067 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 3072 i_smi_a2_SB_LUT4_I1_O[1]
.sym 3081 i_smi_a2_SB_LUT4_I1_O[1]
.sym 3086 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 3089 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3112 lvds_rx_09_inst.o_debug_state[0]
.sym 3114 lvds_rx_09_inst.o_debug_state[1]
.sym 3124 i_smi_a2_SB_LUT4_I1_O[1]
.sym 3161 lvds_rx_09_inst.o_debug_state[0]
.sym 3162 lvds_rx_09_inst.o_debug_state[1]
.sym 3163 i_smi_a2_SB_LUT4_I1_O[1]
.sym 3179 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 3180 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 3183 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 3184 lvds_rx_24_inst.r_data[10]
.sym 3186 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 3191 rx_24_fifo.wr_addr[3]
.sym 3201 rx_24_fifo.wr_addr[8]
.sym 3315 lvds_rx_24_inst.r_data[8]
.sym 3327 rx_24_fifo.rd_addr[0]
.sym 3328 i_smi_a2$SB_IO_IN
.sym 3332 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 3341 lvds_rx_24_inst.r_data[6]
.sym 3347 w_lvds_rx_24_d0
.sym 3349 w_lvds_rx_24_d1
.sym 3354 i_smi_a2$SB_IO_IN
.sym 3359 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 3361 lvds_rx_09_inst.o_debug_state[0]
.sym 3449 w_rx_24_fifo_data[0]
.sym 3450 w_rx_24_fifo_data[2]
.sym 3451 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3452 w_rx_24_fifo_data[10]
.sym 3454 w_rx_24_fifo_data[1]
.sym 3455 w_rx_24_fifo_data[8]
.sym 3464 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 3470 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 3473 $PACKER_VCC_NET
.sym 3476 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 3477 lvds_rx_24_inst.o_debug_state[0]
.sym 3479 $PACKER_VCC_NET
.sym 3483 lvds_rx_09_inst.o_debug_state[0]
.sym 3485 lvds_rx_09_inst.o_debug_state[1]
.sym 3486 w_lvds_rx_09_d0
.sym 3496 w_lvds_rx_09_d1
.sym 3502 i_smi_a2_SB_LUT4_I1_O[1]
.sym 3504 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3505 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 3509 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 3517 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 3518 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3520 lvds_rx_09_inst.o_debug_state[0]
.sym 3522 w_lvds_rx_09_d1
.sym 3527 w_lvds_rx_09_d0
.sym 3530 lvds_rx_09_inst.o_debug_state[1]
.sym 3535 lvds_rx_09_inst.o_debug_state[0]
.sym 3536 lvds_rx_09_inst.o_debug_state[1]
.sym 3537 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3538 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 3553 lvds_rx_09_inst.o_debug_state[1]
.sym 3554 w_lvds_rx_09_d0
.sym 3555 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 3556 w_lvds_rx_09_d1
.sym 3559 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 3560 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 3561 i_smi_a2_SB_LUT4_I1_O[1]
.sym 3568 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3581 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3582 lvds_clock_$glb_clk
.sym 3583 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 3584 lvds_rx_24_inst.r_data[2]
.sym 3585 lvds_rx_24_inst.r_data[6]
.sym 3587 lvds_rx_24_inst.r_data[0]
.sym 3591 lvds_rx_24_inst.r_data[4]
.sym 3600 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3608 i_smi_a2_SB_LUT4_I1_O[1]
.sym 3639 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3641 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 3642 lvds_rx_09_inst.o_debug_state[0]
.sym 3643 lvds_rx_09_inst.o_debug_state[1]
.sym 3644 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 3645 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3646 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 3650 lvds_rx_09_inst.r_phase_count[0]
.sym 3655 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 3657 $PACKER_VCC_NET
.sym 3659 lvds_rx_09_inst.r_phase_count[1]
.sym 3663 $PACKER_VCC_NET
.sym 3664 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 3669 $nextpnr_ICESTORM_LC_11$O
.sym 3672 lvds_rx_09_inst.r_phase_count[0]
.sym 3675 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3677 lvds_rx_09_inst.r_phase_count[1]
.sym 3678 $PACKER_VCC_NET
.sym 3679 lvds_rx_09_inst.r_phase_count[0]
.sym 3682 $PACKER_VCC_NET
.sym 3684 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 3685 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3688 lvds_rx_09_inst.o_debug_state[0]
.sym 3689 lvds_rx_09_inst.o_debug_state[1]
.sym 3690 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 3691 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 3694 lvds_rx_09_inst.o_debug_state[1]
.sym 3695 lvds_rx_09_inst.o_debug_state[0]
.sym 3696 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 3697 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 3706 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 3712 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3713 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 3714 lvds_rx_09_inst.o_debug_state[0]
.sym 3715 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 3716 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3717 lvds_clock_$glb_clk
.sym 3718 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 3719 w_lvds_rx_24_d1_SB_LUT4_I1_O[1]
.sym 3720 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 3721 lvds_rx_24_inst.o_debug_state[1]
.sym 3722 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3736 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 3740 w_lvds_rx_24_d1
.sym 3774 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 3777 w_lvds_rx_09_d0
.sym 3779 w_lvds_rx_09_d1
.sym 3781 lvds_rx_24_inst.o_debug_state[0]
.sym 3783 lvds_rx_24_inst.o_debug_state[1]
.sym 3787 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 3789 w_lvds_rx_24_d1
.sym 3792 i_smi_a2_SB_LUT4_I1_O[1]
.sym 3794 lvds_rx_09_inst.o_debug_state[1]
.sym 3798 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 3800 w_lvds_rx_24_d0
.sym 3801 lvds_rx_09_inst.o_debug_state[0]
.sym 3808 w_lvds_rx_24_d1
.sym 3811 w_lvds_rx_24_d0
.sym 3812 lvds_rx_24_inst.o_debug_state[1]
.sym 3813 w_lvds_rx_24_d1
.sym 3814 lvds_rx_24_inst.o_debug_state[0]
.sym 3817 lvds_rx_09_inst.o_debug_state[1]
.sym 3818 w_lvds_rx_09_d0
.sym 3819 lvds_rx_09_inst.o_debug_state[0]
.sym 3820 w_lvds_rx_09_d1
.sym 3829 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 3831 i_smi_a2_SB_LUT4_I1_O[1]
.sym 3832 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 3835 w_lvds_rx_09_d1
.sym 3836 lvds_rx_09_inst.o_debug_state[1]
.sym 3837 w_lvds_rx_09_d0
.sym 3838 lvds_rx_09_inst.o_debug_state[0]
.sym 3841 lvds_rx_09_inst.o_debug_state[0]
.sym 3842 w_lvds_rx_09_d0
.sym 3843 lvds_rx_09_inst.o_debug_state[1]
.sym 3844 w_lvds_rx_09_d1
.sym 3851 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 3852 lvds_clock_$glb_clk
.sym 3853 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 3855 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 3856 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 3857 lvds_rx_24_inst.r_phase_count[0]
.sym 3858 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 3859 lvds_rx_24_inst.r_phase_count[1]
.sym 3860 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 3861 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3870 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 3874 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 3875 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 3898 i_smi_a2$SB_IO_IN
.sym 3909 lvds_rx_24_inst.o_debug_state[1]
.sym 3918 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3925 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 3926 lvds_rx_24_inst.o_debug_state[0]
.sym 3935 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 3940 lvds_rx_24_inst.o_debug_state[1]
.sym 3941 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 3942 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 3943 lvds_rx_24_inst.o_debug_state[0]
.sym 3986 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3987 lvds_clock_$glb_clk
.sym 3988 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 4004 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 4009 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 4012 rx_24_fifo.wr_addr[2]
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4158 o_shdn_tx_lna$SB_IO_OUT
.sym 4238 w_rx_09_fifo_pulled_data[4]
.sym 4242 w_rx_09_fifo_pulled_data[5]
.sym 4248 lvds_rx_09_inst.r_data[12]
.sym 4279 lvds_rx_09_inst.r_data[28]
.sym 4282 lvds_rx_09_inst.r_data[26]
.sym 4288 lvds_rx_09_inst.r_data[29]
.sym 4300 lvds_rx_09_inst.r_data[27]
.sym 4320 lvds_rx_09_inst.r_data[26]
.sym 4325 lvds_rx_09_inst.r_data[27]
.sym 4336 lvds_rx_09_inst.r_data[28]
.sym 4343 lvds_rx_09_inst.r_data[29]
.sym 4358 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 4359 lvds_clock_$glb_clk
.sym 4366 w_rx_09_fifo_pulled_data[6]
.sym 4370 w_rx_09_fifo_pulled_data[7]
.sym 4377 w_rx_09_fifo_data[15]
.sym 4379 rx_09_fifo.wr_addr[8]
.sym 4381 rx_09_fifo.wr_addr[5]
.sym 4382 lvds_rx_09_inst.r_data[26]
.sym 4385 rx_09_fifo.wr_addr[4]
.sym 4387 rx_09_fifo.wr_addr[6]
.sym 4393 $PACKER_VCC_NET
.sym 4406 lvds_rx_09_inst.r_data[15]
.sym 4407 i_smi_a3$SB_IO_IN
.sym 4414 rx_09_fifo.rd_addr[1]
.sym 4420 w_rx_09_fifo_data[8]
.sym 4422 w_rx_09_fifo_data[23]
.sym 4452 lvds_rx_09_inst.r_data[8]
.sym 4457 lvds_rx_09_inst.o_debug_state[0]
.sym 4458 lvds_rx_09_inst.r_data[27]
.sym 4460 lvds_rx_09_inst.r_data[9]
.sym 4461 lvds_rx_09_inst.r_data[11]
.sym 4463 lvds_rx_09_inst.r_data[13]
.sym 4465 lvds_rx_09_inst.r_data[10]
.sym 4468 lvds_rx_09_inst.r_data[6]
.sym 4472 lvds_rx_09_inst.r_data[26]
.sym 4475 lvds_rx_09_inst.o_debug_state[0]
.sym 4478 lvds_rx_09_inst.r_data[26]
.sym 4482 lvds_rx_09_inst.r_data[27]
.sym 4484 lvds_rx_09_inst.o_debug_state[0]
.sym 4489 lvds_rx_09_inst.o_debug_state[0]
.sym 4490 lvds_rx_09_inst.r_data[6]
.sym 4494 lvds_rx_09_inst.o_debug_state[0]
.sym 4496 lvds_rx_09_inst.r_data[9]
.sym 4501 lvds_rx_09_inst.o_debug_state[0]
.sym 4502 lvds_rx_09_inst.r_data[10]
.sym 4505 lvds_rx_09_inst.r_data[11]
.sym 4506 lvds_rx_09_inst.o_debug_state[0]
.sym 4512 lvds_rx_09_inst.r_data[13]
.sym 4513 lvds_rx_09_inst.o_debug_state[0]
.sym 4517 lvds_rx_09_inst.r_data[8]
.sym 4520 lvds_rx_09_inst.o_debug_state[0]
.sym 4521 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]_$glb_ce
.sym 4522 lvds_clock_$glb_clk
.sym 4523 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 4525 w_rx_09_fifo_pulled_data[16]
.sym 4529 w_rx_09_fifo_pulled_data[17]
.sym 4536 rx_09_fifo.rd_addr[4]
.sym 4538 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 4540 rx_09_fifo.rd_addr[5]
.sym 4545 w_rx_09_fifo_pulled_data[6]
.sym 4548 rx_09_fifo.wr_addr[8]
.sym 4550 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 4551 lvds_rx_09_inst.r_data[11]
.sym 4553 lvds_rx_09_inst.r_data[12]
.sym 4555 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 4557 rx_09_fifo.rd_addr[0]
.sym 4566 lvds_rx_09_inst.r_data[9]
.sym 4569 lvds_rx_09_inst.r_data[7]
.sym 4570 lvds_rx_09_inst.r_data[6]
.sym 4575 lvds_rx_09_inst.r_data[8]
.sym 4576 lvds_rx_09_inst.r_data[21]
.sym 4579 lvds_rx_09_inst.r_data[18]
.sym 4599 lvds_rx_09_inst.r_data[9]
.sym 4604 lvds_rx_09_inst.r_data[8]
.sym 4610 lvds_rx_09_inst.r_data[7]
.sym 4628 lvds_rx_09_inst.r_data[18]
.sym 4635 lvds_rx_09_inst.r_data[6]
.sym 4641 lvds_rx_09_inst.r_data[21]
.sym 4644 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 4645 lvds_clock_$glb_clk
.sym 4648 w_rx_09_fifo_pulled_data[18]
.sym 4652 w_rx_09_fifo_pulled_data[19]
.sym 4656 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 4661 w_rx_09_fifo_data[20]
.sym 4662 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 4665 w_rx_09_fifo_push
.sym 4667 lvds_rx_09_inst.r_data[18]
.sym 4671 $PACKER_VCC_NET
.sym 4672 w_rx_24_fifo_data[26]
.sym 4675 $PACKER_VCC_NET
.sym 4676 w_rx_09_fifo_data[7]
.sym 4677 rx_09_fifo.rd_addr[6]
.sym 4679 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 4680 $PACKER_VCC_NET
.sym 4681 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 4682 w_rx_09_fifo_data[26]
.sym 4691 lvds_rx_09_inst.r_data[24]
.sym 4692 lvds_rx_09_inst.r_data[7]
.sym 4694 lvds_rx_09_inst.r_data[25]
.sym 4698 lvds_rx_09_inst.r_data[20]
.sym 4702 lvds_rx_09_inst.r_data[22]
.sym 4707 lvds_rx_09_inst.o_debug_state[0]
.sym 4710 lvds_rx_09_inst.r_data[4]
.sym 4712 lvds_rx_09_inst.r_data[5]
.sym 4716 lvds_rx_09_inst.r_data[18]
.sym 4721 lvds_rx_09_inst.r_data[25]
.sym 4724 lvds_rx_09_inst.o_debug_state[0]
.sym 4727 lvds_rx_09_inst.o_debug_state[0]
.sym 4730 lvds_rx_09_inst.r_data[7]
.sym 4734 lvds_rx_09_inst.o_debug_state[0]
.sym 4736 lvds_rx_09_inst.r_data[18]
.sym 4739 lvds_rx_09_inst.r_data[22]
.sym 4741 lvds_rx_09_inst.o_debug_state[0]
.sym 4746 lvds_rx_09_inst.o_debug_state[0]
.sym 4748 lvds_rx_09_inst.r_data[5]
.sym 4753 lvds_rx_09_inst.o_debug_state[0]
.sym 4754 lvds_rx_09_inst.r_data[4]
.sym 4758 lvds_rx_09_inst.r_data[20]
.sym 4760 lvds_rx_09_inst.o_debug_state[0]
.sym 4763 lvds_rx_09_inst.o_debug_state[0]
.sym 4765 lvds_rx_09_inst.r_data[24]
.sym 4767 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]_$glb_ce
.sym 4768 lvds_clock_$glb_clk
.sym 4769 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 4771 w_rx_09_fifo_pulled_data[0]
.sym 4775 w_rx_09_fifo_pulled_data[1]
.sym 4782 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 4784 w_rx_09_fifo_full
.sym 4788 lvds_rx_09_inst.r_data[20]
.sym 4794 rx_09_fifo.rd_addr[9]
.sym 4795 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 4797 rx_09_fifo.rd_addr[1]
.sym 4798 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 4799 rx_09_fifo.wr_addr[9]
.sym 4800 rx_09_fifo.rd_addr[9]
.sym 4801 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 4804 w_rx_09_fifo_data[0]
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4812 lvds_rx_09_inst.r_data[2]
.sym 4815 lvds_rx_09_inst.r_data[5]
.sym 4819 lvds_rx_09_inst.r_data[3]
.sym 4822 lvds_rx_09_inst.r_data[24]
.sym 4825 lvds_rx_09_inst.r_data[22]
.sym 4826 lvds_rx_09_inst.r_data[4]
.sym 4841 lvds_rx_09_inst.r_data[25]
.sym 4844 lvds_rx_09_inst.r_data[5]
.sym 4850 lvds_rx_09_inst.r_data[3]
.sym 4857 lvds_rx_09_inst.r_data[2]
.sym 4863 lvds_rx_09_inst.r_data[24]
.sym 4876 lvds_rx_09_inst.r_data[22]
.sym 4882 lvds_rx_09_inst.r_data[4]
.sym 4888 lvds_rx_09_inst.r_data[25]
.sym 4890 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 4891 lvds_clock_$glb_clk
.sym 4894 w_rx_09_fifo_pulled_data[2]
.sym 4898 w_rx_09_fifo_pulled_data[3]
.sym 4901 rx_09_fifo.wr_addr[4]
.sym 4905 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 4908 rx_09_fifo.wr_addr[6]
.sym 4909 smi_ctrl_ins.int_cnt_09[3]
.sym 4911 w_rx_09_fifo_data[4]
.sym 4914 rx_09_fifo.wr_addr[5]
.sym 4915 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 4916 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 4920 w_rx_09_fifo_data[19]
.sym 4934 lvds_rx_09_inst.r_data[3]
.sym 4939 lvds_rx_09_inst.r_data[14]
.sym 4943 lvds_rx_09_inst.r_data[2]
.sym 4945 lvds_rx_09_inst.o_debug_state[0]
.sym 4950 lvds_rx_09_inst.r_data[12]
.sym 4953 lvds_rx_09_inst.r_data[16]
.sym 4956 lvds_rx_09_inst.r_data[0]
.sym 4960 lvds_rx_09_inst.r_data[1]
.sym 4968 lvds_rx_09_inst.r_data[1]
.sym 4969 lvds_rx_09_inst.o_debug_state[0]
.sym 4974 lvds_rx_09_inst.o_debug_state[0]
.sym 4976 lvds_rx_09_inst.r_data[0]
.sym 4987 lvds_rx_09_inst.r_data[14]
.sym 4988 lvds_rx_09_inst.o_debug_state[0]
.sym 4991 lvds_rx_09_inst.r_data[3]
.sym 4993 lvds_rx_09_inst.o_debug_state[0]
.sym 4998 lvds_rx_09_inst.o_debug_state[0]
.sym 5000 lvds_rx_09_inst.r_data[12]
.sym 5004 lvds_rx_09_inst.r_data[16]
.sym 5005 lvds_rx_09_inst.o_debug_state[0]
.sym 5010 lvds_rx_09_inst.o_debug_state[0]
.sym 5012 lvds_rx_09_inst.r_data[2]
.sym 5013 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]_$glb_ce
.sym 5014 lvds_clock_$glb_clk
.sym 5015 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 5017 w_rx_09_fifo_pulled_data[24]
.sym 5021 w_rx_09_fifo_pulled_data[25]
.sym 5028 w_cs[1]
.sym 5030 lvds_rx_09_inst.r_data[14]
.sym 5031 lvds_rx_09_inst.o_debug_state[0]
.sym 5032 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 5034 w_rx_24_fifo_empty
.sym 5035 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 5036 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5037 w_rx_09_fifo_data[6]
.sym 5038 smi_ctrl_ins.int_cnt_24[3]
.sym 5046 rx_09_fifo.wr_addr[8]
.sym 5047 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 5048 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 5049 rx_09_fifo.rd_addr[0]
.sym 5050 rx_09_fifo.wr_addr[6]
.sym 5057 lvds_rx_09_inst.r_data[17]
.sym 5060 lvds_rx_09_inst.r_data[16]
.sym 5064 w_lvds_rx_09_d0
.sym 5068 lvds_rx_09_inst.r_data[0]
.sym 5070 lvds_rx_09_inst.r_data[1]
.sym 5074 w_lvds_rx_09_d1
.sym 5090 lvds_rx_09_inst.r_data[0]
.sym 5099 lvds_rx_09_inst.r_data[1]
.sym 5115 lvds_rx_09_inst.r_data[16]
.sym 5120 w_lvds_rx_09_d0
.sym 5129 w_lvds_rx_09_d1
.sym 5133 lvds_rx_09_inst.r_data[17]
.sym 5136 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 5137 lvds_clock_$glb_clk
.sym 5140 w_rx_09_fifo_pulled_data[26]
.sym 5144 w_rx_09_fifo_pulled_data[27]
.sym 5151 rx_24_fifo.rd_addr[4]
.sym 5154 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5155 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 5156 rx_09_fifo.wr_addr[5]
.sym 5159 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 5161 w_rx_09_fifo_data[18]
.sym 5163 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 5164 w_rx_24_fifo_data[26]
.sym 5167 w_rx_24_fifo_pulled_data[3]
.sym 5170 w_rx_24_fifo_pulled_data[19]
.sym 5191 w_lvds_rx_09_d0
.sym 5199 lvds_rx_09_inst.o_debug_state[0]
.sym 5205 w_lvds_rx_09_d1
.sym 5233 lvds_rx_09_inst.o_debug_state[0]
.sym 5234 w_lvds_rx_09_d0
.sym 5243 lvds_rx_09_inst.o_debug_state[0]
.sym 5244 w_lvds_rx_09_d1
.sym 5259 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]_$glb_ce
.sym 5260 lvds_clock_$glb_clk
.sym 5261 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 5263 w_rx_24_fifo_pulled_data[8]
.sym 5267 w_rx_24_fifo_pulled_data[9]
.sym 5274 rx_24_fifo.rd_addr[0]
.sym 5279 w_lvds_rx_09_d0
.sym 5283 w_rx_09_fifo_pulled_data[26]
.sym 5289 lvds_rx_24_inst.o_debug_state[0]
.sym 5290 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 5291 rx_09_fifo.rd_addr[9]
.sym 5292 rx_24_fifo.rd_addr[6]
.sym 5294 $PACKER_VCC_NET
.sym 5296 w_rx_24_fifo_pulled_data[1]
.sym 5386 w_rx_24_fifo_pulled_data[10]
.sym 5390 w_rx_24_fifo_pulled_data[11]
.sym 5401 rx_24_fifo.wr_addr[4]
.sym 5405 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 5407 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 5409 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 5411 rx_24_fifo.rd_addr[1]
.sym 5414 rx_24_fifo.wr_addr[2]
.sym 5415 rx_24_fifo.wr_addr[5]
.sym 5416 rx_24_fifo.wr_addr[4]
.sym 5417 rx_24_fifo.rd_addr[1]
.sym 5419 rx_24_fifo.rd_addr[8]
.sym 5420 w_rx_24_fifo_pulled_data[27]
.sym 5426 smi_ctrl_ins.int_cnt_24[3]
.sym 5427 w_rx_24_fifo_pulled_data[27]
.sym 5431 w_rx_24_fifo_pulled_data[9]
.sym 5433 smi_ctrl_ins.int_cnt_24[3]
.sym 5435 lvds_rx_24_inst.r_data[8]
.sym 5437 smi_ctrl_ins.int_cnt_24[4]
.sym 5439 w_rx_24_fifo_pulled_data[3]
.sym 5440 w_rx_24_fifo_pulled_data[19]
.sym 5441 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5446 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5447 w_rx_24_fifo_pulled_data[11]
.sym 5449 lvds_rx_24_inst.o_debug_state[0]
.sym 5455 w_rx_24_fifo_pulled_data[25]
.sym 5456 w_rx_24_fifo_pulled_data[1]
.sym 5457 w_rx_24_fifo_pulled_data[17]
.sym 5459 w_rx_24_fifo_pulled_data[3]
.sym 5460 w_rx_24_fifo_pulled_data[19]
.sym 5461 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5462 smi_ctrl_ins.int_cnt_24[3]
.sym 5465 smi_ctrl_ins.int_cnt_24[3]
.sym 5466 w_rx_24_fifo_pulled_data[17]
.sym 5467 w_rx_24_fifo_pulled_data[1]
.sym 5468 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5483 w_rx_24_fifo_pulled_data[25]
.sym 5484 smi_ctrl_ins.int_cnt_24[3]
.sym 5485 smi_ctrl_ins.int_cnt_24[4]
.sym 5486 w_rx_24_fifo_pulled_data[9]
.sym 5491 lvds_rx_24_inst.o_debug_state[0]
.sym 5492 lvds_rx_24_inst.r_data[8]
.sym 5501 w_rx_24_fifo_pulled_data[27]
.sym 5502 smi_ctrl_ins.int_cnt_24[3]
.sym 5503 w_rx_24_fifo_pulled_data[11]
.sym 5504 smi_ctrl_ins.int_cnt_24[4]
.sym 5505 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]_$glb_ce
.sym 5506 lvds_clock_$glb_clk
.sym 5507 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 5509 w_rx_24_fifo_pulled_data[24]
.sym 5513 w_rx_24_fifo_pulled_data[25]
.sym 5517 smi_ctrl_ins.int_cnt_24[4]
.sym 5520 smi_ctrl_ins.int_cnt_24[3]
.sym 5522 lvds_rx_24_inst.r_data[10]
.sym 5525 smi_ctrl_ins.int_cnt_24[4]
.sym 5529 $PACKER_VCC_NET
.sym 5537 i_smi_a3$SB_IO_IN
.sym 5539 lvds_rx_24_inst.r_data[10]
.sym 5543 w_rx_24_fifo_pulled_data[17]
.sym 5559 lvds_rx_24_inst.o_debug_state[0]
.sym 5567 lvds_rx_24_inst.r_data[6]
.sym 5588 lvds_rx_24_inst.o_debug_state[0]
.sym 5589 lvds_rx_24_inst.r_data[6]
.sym 5628 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]_$glb_ce
.sym 5629 lvds_clock_$glb_clk
.sym 5630 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 5632 w_rx_24_fifo_pulled_data[26]
.sym 5636 w_rx_24_fifo_pulled_data[27]
.sym 5647 rx_24_fifo.wr_addr[7]
.sym 5657 w_rx_24_fifo_data[26]
.sym 5658 w_rx_24_fifo_pulled_data[3]
.sym 5661 w_rx_24_fifo_pulled_data[16]
.sym 5662 w_rx_24_fifo_pulled_data[2]
.sym 5666 w_rx_24_fifo_pulled_data[19]
.sym 5673 lvds_rx_24_inst.r_data[6]
.sym 5675 lvds_rx_24_inst.r_data[0]
.sym 5676 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 5677 w_lvds_rx_24_d0
.sym 5679 w_lvds_rx_24_d1
.sym 5681 lvds_rx_24_inst.r_data[8]
.sym 5708 w_lvds_rx_24_d0
.sym 5711 lvds_rx_24_inst.r_data[0]
.sym 5717 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 5724 lvds_rx_24_inst.r_data[8]
.sym 5735 w_lvds_rx_24_d1
.sym 5742 lvds_rx_24_inst.r_data[6]
.sym 5751 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 5752 lvds_clock_$glb_clk
.sym 5755 w_rx_24_fifo_pulled_data[16]
.sym 5759 w_rx_24_fifo_pulled_data[17]
.sym 5767 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 5768 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 5775 rx_24_fifo.wr_addr[5]
.sym 5778 $PACKER_VCC_NET
.sym 5779 lvds_rx_24_inst.o_debug_state[0]
.sym 5780 rx_24_fifo.rd_addr[6]
.sym 5781 w_rx_24_fifo_data[10]
.sym 5782 lvds_rx_24_inst.o_debug_state[0]
.sym 5784 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 5795 lvds_rx_24_inst.r_data[2]
.sym 5799 w_lvds_rx_24_d0
.sym 5802 lvds_rx_24_inst.r_data[4]
.sym 5803 lvds_rx_24_inst.o_debug_state[0]
.sym 5822 lvds_rx_24_inst.r_data[0]
.sym 5828 lvds_rx_24_inst.r_data[0]
.sym 5831 lvds_rx_24_inst.o_debug_state[0]
.sym 5834 lvds_rx_24_inst.o_debug_state[0]
.sym 5836 lvds_rx_24_inst.r_data[4]
.sym 5846 lvds_rx_24_inst.o_debug_state[0]
.sym 5847 w_lvds_rx_24_d0
.sym 5870 lvds_rx_24_inst.o_debug_state[0]
.sym 5871 lvds_rx_24_inst.r_data[2]
.sym 5874 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]_$glb_ce
.sym 5875 lvds_clock_$glb_clk
.sym 5876 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 5878 w_rx_24_fifo_pulled_data[18]
.sym 5882 w_rx_24_fifo_pulled_data[19]
.sym 5889 lvds_rx_24_inst.r_data[2]
.sym 5896 rx_24_fifo.wr_addr[2]
.sym 5898 rx_24_fifo.wr_addr[4]
.sym 5899 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 5901 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 5903 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 5906 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 5907 rx_24_fifo.wr_addr[3]
.sym 5909 rx_24_fifo.wr_addr[8]
.sym 5910 rx_24_fifo.wr_addr[5]
.sym 5911 rx_24_fifo.rd_addr[1]
.sym 5919 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 5922 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5926 w_lvds_rx_24_d1
.sym 5927 lvds_rx_24_inst.o_debug_state[1]
.sym 5929 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 5930 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 5942 w_lvds_rx_24_d1_SB_LUT4_I1_O[1]
.sym 5943 w_lvds_rx_24_d0
.sym 5951 w_lvds_rx_24_d0
.sym 5952 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 5953 lvds_rx_24_inst.o_debug_state[1]
.sym 5954 w_lvds_rx_24_d1
.sym 5957 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 5959 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 5960 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5965 lvds_rx_24_inst.o_debug_state[1]
.sym 5970 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5971 w_lvds_rx_24_d1_SB_LUT4_I1_O[1]
.sym 5972 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 6001 w_rx_24_fifo_pulled_data[0]
.sym 6005 w_rx_24_fifo_pulled_data[1]
.sym 6009 lvds_rx_24_inst.o_debug_state[1]
.sym 6012 lvds_rx_24_inst.o_debug_state[0]
.sym 6016 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 6033 i_smi_a3$SB_IO_IN
.sym 6041 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 6043 lvds_rx_24_inst.o_debug_state[1]
.sym 6046 lvds_rx_24_inst.r_phase_count[1]
.sym 6047 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 6048 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 6049 lvds_rx_24_inst.o_debug_state[0]
.sym 6050 $PACKER_VCC_NET
.sym 6051 lvds_rx_24_inst.o_debug_state[1]
.sym 6052 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 6053 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 6054 lvds_rx_24_inst.o_debug_state[0]
.sym 6066 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 6068 lvds_rx_24_inst.r_phase_count[0]
.sym 6072 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 6073 $nextpnr_ICESTORM_LC_3$O
.sym 6076 lvds_rx_24_inst.r_phase_count[0]
.sym 6079 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 6081 $PACKER_VCC_NET
.sym 6082 lvds_rx_24_inst.r_phase_count[1]
.sym 6083 lvds_rx_24_inst.r_phase_count[0]
.sym 6086 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 6088 $PACKER_VCC_NET
.sym 6089 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 6092 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 6098 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 6099 lvds_rx_24_inst.o_debug_state[0]
.sym 6100 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 6101 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 6107 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 6110 lvds_rx_24_inst.o_debug_state[0]
.sym 6111 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 6112 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 6113 lvds_rx_24_inst.o_debug_state[1]
.sym 6116 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 6117 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 6118 lvds_rx_24_inst.o_debug_state[0]
.sym 6119 lvds_rx_24_inst.o_debug_state[1]
.sym 6120 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 6121 lvds_clock_$glb_clk
.sym 6122 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 6124 w_rx_24_fifo_pulled_data[2]
.sym 6128 w_rx_24_fifo_pulled_data[3]
.sym 6142 w_rx_24_fifo_data[25]
.sym 6145 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 6146 o_shdn_tx_lna$SB_IO_OUT
.sym 6150 w_rx_24_fifo_pulled_data[3]
.sym 6154 w_rx_24_fifo_data[26]
.sym 6158 w_rx_24_fifo_pulled_data[2]
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6266 $PACKER_VCC_NET
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6303 o_shdn_tx_lna$SB_IO_OUT
.sym 6350 w_rx_09_fifo_data[15]
.sym 6378 i_smi_a3$SB_IO_IN
.sym 6387 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 6388 w_rx_09_fifo_data[29]
.sym 6389 rx_09_fifo.wr_addr[7]
.sym 6390 $PACKER_VCC_NET
.sym 6393 rx_09_fifo.wr_addr[5]
.sym 6395 w_rx_09_fifo_data[28]
.sym 6396 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 6397 rx_09_fifo.wr_addr[4]
.sym 6399 rx_09_fifo.wr_addr[6]
.sym 6401 rx_09_fifo.wr_addr[8]
.sym 6402 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 6406 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6412 rx_09_fifo.wr_addr[9]
.sym 6413 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6424 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 6425 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 6426 rx_09_fifo.rd_addr[4]
.sym 6427 rx_09_fifo.rd_addr[5]
.sym 6428 rx_09_fifo.rd_addr[6]
.sym 6429 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 6438 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6439 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 6441 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 6442 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 6443 rx_09_fifo.wr_addr[4]
.sym 6444 rx_09_fifo.wr_addr[5]
.sym 6445 rx_09_fifo.wr_addr[6]
.sym 6446 rx_09_fifo.wr_addr[7]
.sym 6447 rx_09_fifo.wr_addr[8]
.sym 6448 rx_09_fifo.wr_addr[9]
.sym 6449 lvds_clock_$glb_clk
.sym 6450 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6452 w_rx_09_fifo_data[28]
.sym 6456 w_rx_09_fifo_data[29]
.sym 6459 $PACKER_VCC_NET
.sym 6465 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 6466 w_rx_09_fifo_pulled_data[5]
.sym 6467 rx_09_fifo.wr_addr[7]
.sym 6468 w_rx_09_fifo_pulled_data[4]
.sym 6473 lvds_rx_09_inst.r_data[11]
.sym 6475 lvds_rx_09_inst.r_data[12]
.sym 6478 w_smi_data_output[6]
.sym 6482 rx_09_fifo.rd_addr[0]
.sym 6487 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6490 lvds_rx_09_inst.r_data[13]
.sym 6495 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 6501 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6502 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 6509 rx_09_fifo.rd_addr[5]
.sym 6511 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6512 rx_09_fifo.rd_addr[6]
.sym 6513 rx_09_fifo.rd_addr[9]
.sym 6514 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 6532 $PACKER_VCC_NET
.sym 6538 rx_09_fifo.rd_addr[1]
.sym 6539 rx_09_fifo.rd_addr[0]
.sym 6541 rx_09_fifo.rd_addr[4]
.sym 6544 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6545 rx_09_fifo.rd_addr[9]
.sym 6546 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 6547 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 6548 w_rx_09_fifo_data[30]
.sym 6549 rx_09_fifo.rd_addr[5]
.sym 6550 rx_09_fifo.rd_addr[6]
.sym 6551 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 6555 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 6557 w_rx_09_fifo_data[31]
.sym 6560 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6561 rx_09_fifo.rd_addr[9]
.sym 6565 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 6576 rx_09_fifo.rd_addr[0]
.sym 6577 rx_09_fifo.rd_addr[1]
.sym 6579 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 6580 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 6581 rx_09_fifo.rd_addr[4]
.sym 6582 rx_09_fifo.rd_addr[5]
.sym 6583 rx_09_fifo.rd_addr[6]
.sym 6584 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 6585 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6586 rx_09_fifo.rd_addr[9]
.sym 6587 r_counter_$glb_clk
.sym 6588 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 6589 $PACKER_VCC_NET
.sym 6593 w_rx_09_fifo_data[31]
.sym 6597 w_rx_09_fifo_data[30]
.sym 6599 rx_09_fifo.rd_addr[5]
.sym 6602 w_rx_24_fifo_data[26]
.sym 6603 rx_09_fifo.rd_addr[6]
.sym 6605 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 6607 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 6608 $PACKER_VCC_NET
.sym 6610 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 6612 $PACKER_VCC_NET
.sym 6613 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 6614 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 6615 smi_ctrl_ins.soe_and_reset
.sym 6616 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 6618 rx_09_fifo.rd_addr[4]
.sym 6624 w_rx_09_fifo_pulled_data[16]
.sym 6631 rx_09_fifo.wr_addr[7]
.sym 6632 w_rx_09_fifo_data[9]
.sym 6633 rx_09_fifo.wr_addr[5]
.sym 6636 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 6639 rx_09_fifo.wr_addr[6]
.sym 6640 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 6641 rx_09_fifo.wr_addr[4]
.sym 6642 rx_09_fifo.wr_addr[9]
.sym 6643 w_rx_09_fifo_data[8]
.sym 6645 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6648 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6649 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 6655 rx_09_fifo.wr_addr[8]
.sym 6659 $PACKER_VCC_NET
.sym 6662 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 6663 w_rx_09_fifo_full
.sym 6664 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 6665 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 6666 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 6667 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 6668 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 6669 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6678 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6679 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 6681 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 6682 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 6683 rx_09_fifo.wr_addr[4]
.sym 6684 rx_09_fifo.wr_addr[5]
.sym 6685 rx_09_fifo.wr_addr[6]
.sym 6686 rx_09_fifo.wr_addr[7]
.sym 6687 rx_09_fifo.wr_addr[8]
.sym 6688 rx_09_fifo.wr_addr[9]
.sym 6689 lvds_clock_$glb_clk
.sym 6690 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6692 w_rx_09_fifo_data[8]
.sym 6696 w_rx_09_fifo_data[9]
.sym 6699 $PACKER_VCC_NET
.sym 6704 lvds_rx_09_inst.r_data[15]
.sym 6705 rx_09_fifo.wr_addr[6]
.sym 6707 rx_09_fifo.wr_addr[5]
.sym 6708 rx_09_fifo.rd_addr[1]
.sym 6709 rx_09_fifo.wr_addr[4]
.sym 6710 rx_09_fifo.wr_addr[9]
.sym 6711 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6712 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 6713 rx_09_fifo.rd_addr[9]
.sym 6715 rx_09_fifo.wr_addr[7]
.sym 6718 rx_09_fifo.rd_addr[0]
.sym 6720 i_smi_a2_SB_LUT4_I1_O[0]
.sym 6721 rx_09_fifo.rd_addr[5]
.sym 6723 w_rx_09_fifo_pulled_data[17]
.sym 6725 rx_09_fifo.rd_addr[4]
.sym 6726 smi_ctrl_ins.soe_and_reset
.sym 6727 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 6732 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6733 rx_09_fifo.rd_addr[9]
.sym 6739 rx_09_fifo.rd_addr[1]
.sym 6742 rx_09_fifo.rd_addr[5]
.sym 6745 rx_09_fifo.rd_addr[0]
.sym 6746 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 6748 w_rx_09_fifo_data[11]
.sym 6751 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 6752 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 6754 rx_09_fifo.rd_addr[4]
.sym 6757 w_rx_09_fifo_data[10]
.sym 6759 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 6761 $PACKER_VCC_NET
.sym 6763 rx_09_fifo.rd_addr[6]
.sym 6764 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 6765 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 6766 smi_ctrl_ins.int_cnt_09[4]
.sym 6767 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 6768 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 6769 smi_ctrl_ins.int_cnt_09[3]
.sym 6771 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 6780 rx_09_fifo.rd_addr[0]
.sym 6781 rx_09_fifo.rd_addr[1]
.sym 6783 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 6784 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 6785 rx_09_fifo.rd_addr[4]
.sym 6786 rx_09_fifo.rd_addr[5]
.sym 6787 rx_09_fifo.rd_addr[6]
.sym 6788 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 6789 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6790 rx_09_fifo.rd_addr[9]
.sym 6791 r_counter_$glb_clk
.sym 6792 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 6793 $PACKER_VCC_NET
.sym 6797 w_rx_09_fifo_data[11]
.sym 6801 w_rx_09_fifo_data[10]
.sym 6808 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6810 w_rx_09_fifo_data[23]
.sym 6815 rx_09_fifo.rd_addr[1]
.sym 6820 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 6821 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 6824 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6826 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6837 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 6838 $PACKER_VCC_NET
.sym 6840 rx_09_fifo.wr_addr[6]
.sym 6841 rx_09_fifo.wr_addr[7]
.sym 6843 rx_09_fifo.wr_addr[8]
.sym 6844 rx_09_fifo.wr_addr[5]
.sym 6845 rx_09_fifo.wr_addr[4]
.sym 6846 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 6847 w_rx_09_fifo_data[24]
.sym 6849 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6850 w_rx_09_fifo_data[25]
.sym 6852 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6856 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 6862 rx_09_fifo.wr_addr[9]
.sym 6868 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6870 w_cs[1]
.sym 6872 w_cs[2]
.sym 6882 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6883 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 6885 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 6886 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 6887 rx_09_fifo.wr_addr[4]
.sym 6888 rx_09_fifo.wr_addr[5]
.sym 6889 rx_09_fifo.wr_addr[6]
.sym 6890 rx_09_fifo.wr_addr[7]
.sym 6891 rx_09_fifo.wr_addr[8]
.sym 6892 rx_09_fifo.wr_addr[9]
.sym 6893 lvds_clock_$glb_clk
.sym 6894 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6896 w_rx_09_fifo_data[24]
.sym 6900 w_rx_09_fifo_data[25]
.sym 6903 $PACKER_VCC_NET
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6908 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 6909 rx_09_fifo.wr_addr[8]
.sym 6912 i_smi_a2_SB_LUT4_I1_O[1]
.sym 6913 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 6915 rx_09_fifo.wr_addr[6]
.sym 6917 rx_09_fifo.wr_addr[7]
.sym 6918 rx_09_fifo.rd_addr[0]
.sym 6920 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6921 w_cs[1]
.sym 6923 rx_09_fifo.rd_addr[5]
.sym 6925 w_cs[2]
.sym 6926 rx_09_fifo.rd_addr[6]
.sym 6927 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 6928 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6930 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 6936 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6937 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 6938 w_rx_09_fifo_data[26]
.sym 6939 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 6943 rx_09_fifo.rd_addr[1]
.sym 6946 rx_09_fifo.rd_addr[9]
.sym 6947 rx_09_fifo.rd_addr[0]
.sym 6948 rx_09_fifo.rd_addr[5]
.sym 6949 $PACKER_VCC_NET
.sym 6951 rx_09_fifo.rd_addr[6]
.sym 6952 rx_09_fifo.rd_addr[4]
.sym 6954 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 6963 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 6967 w_rx_09_fifo_data[27]
.sym 6970 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6971 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 6972 rx_24_fifo.rd_addr[4]
.sym 6973 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 6974 rx_24_fifo.rd_addr[6]
.sym 6975 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 6984 rx_09_fifo.rd_addr[0]
.sym 6985 rx_09_fifo.rd_addr[1]
.sym 6987 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 6988 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 6989 rx_09_fifo.rd_addr[4]
.sym 6990 rx_09_fifo.rd_addr[5]
.sym 6991 rx_09_fifo.rd_addr[6]
.sym 6992 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 6993 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6994 rx_09_fifo.rd_addr[9]
.sym 6995 r_counter_$glb_clk
.sym 6996 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 6997 $PACKER_VCC_NET
.sym 7001 w_rx_09_fifo_data[27]
.sym 7005 w_rx_09_fifo_data[26]
.sym 7010 $PACKER_VCC_NET
.sym 7011 w_cs[2]
.sym 7012 w_rx_09_fifo_data[7]
.sym 7015 $PACKER_VCC_NET
.sym 7018 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 7019 i_smi_a2_SB_LUT4_I1_O[1]
.sym 7020 $PACKER_VCC_NET
.sym 7022 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 7023 rx_24_fifo.rd_addr[4]
.sym 7026 rx_09_fifo.rd_addr[1]
.sym 7028 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_O[1]
.sym 7029 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 7030 rx_24_fifo.rd_addr[1]
.sym 7031 rx_09_fifo.rd_addr[4]
.sym 7032 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 7038 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 7040 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7041 rx_09_fifo.wr_addr[7]
.sym 7044 w_rx_09_fifo_data[1]
.sym 7047 rx_09_fifo.wr_addr[4]
.sym 7048 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 7049 w_rx_09_fifo_data[0]
.sym 7050 rx_09_fifo.wr_addr[9]
.sym 7051 $PACKER_VCC_NET
.sym 7052 rx_09_fifo.wr_addr[5]
.sym 7053 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7055 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 7065 rx_09_fifo.wr_addr[6]
.sym 7069 rx_09_fifo.wr_addr[8]
.sym 7070 rx_24_fifo.rd_addr[8]
.sym 7071 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 7072 rx_24_fifo.rd_addr[1]
.sym 7074 rx_24_fifo.rd_addr[0]
.sym 7076 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 7086 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7087 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 7089 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 7090 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 7091 rx_09_fifo.wr_addr[4]
.sym 7092 rx_09_fifo.wr_addr[5]
.sym 7093 rx_09_fifo.wr_addr[6]
.sym 7094 rx_09_fifo.wr_addr[7]
.sym 7095 rx_09_fifo.wr_addr[8]
.sym 7096 rx_09_fifo.wr_addr[9]
.sym 7097 lvds_clock_$glb_clk
.sym 7098 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7100 w_rx_09_fifo_data[0]
.sym 7104 w_rx_09_fifo_data[1]
.sym 7107 $PACKER_VCC_NET
.sym 7113 rx_24_fifo.rd_addr[6]
.sym 7114 w_rx_09_fifo_pulled_data[25]
.sym 7115 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 7116 w_rx_09_fifo_pulled_data[24]
.sym 7117 rx_09_fifo.wr_addr[7]
.sym 7119 $PACKER_VCC_NET
.sym 7123 rx_09_fifo.wr_addr[4]
.sym 7124 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7126 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 7128 rx_24_fifo.rd_addr[4]
.sym 7129 $PACKER_VCC_NET
.sym 7130 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 7132 rx_24_fifo.rd_addr[6]
.sym 7133 rx_24_fifo.rd_addr[8]
.sym 7134 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 7135 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 7144 $PACKER_VCC_NET
.sym 7149 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 7150 rx_09_fifo.rd_addr[5]
.sym 7151 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 7153 rx_09_fifo.rd_addr[0]
.sym 7154 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 7155 rx_09_fifo.rd_addr[6]
.sym 7156 w_rx_09_fifo_data[2]
.sym 7157 rx_09_fifo.rd_addr[9]
.sym 7160 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 7164 rx_09_fifo.rd_addr[1]
.sym 7165 w_rx_09_fifo_data[3]
.sym 7169 rx_09_fifo.rd_addr[4]
.sym 7170 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 7172 w_rx_24_fifo_data[12]
.sym 7174 w_rx_24_fifo_data[27]
.sym 7175 w_rx_24_fifo_data[19]
.sym 7178 w_rx_24_fifo_data[16]
.sym 7179 w_rx_24_fifo_data[18]
.sym 7188 rx_09_fifo.rd_addr[0]
.sym 7189 rx_09_fifo.rd_addr[1]
.sym 7191 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 7192 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 7193 rx_09_fifo.rd_addr[4]
.sym 7194 rx_09_fifo.rd_addr[5]
.sym 7195 rx_09_fifo.rd_addr[6]
.sym 7196 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 7197 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 7198 rx_09_fifo.rd_addr[9]
.sym 7199 r_counter_$glb_clk
.sym 7200 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 7201 $PACKER_VCC_NET
.sym 7205 w_rx_09_fifo_data[3]
.sym 7209 w_rx_09_fifo_data[2]
.sym 7212 w_rx_24_fifo_pulled_data[1]
.sym 7218 w_rx_09_fifo_data[19]
.sym 7221 rx_24_fifo.rd_addr[8]
.sym 7223 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 7225 rx_24_fifo.rd_addr[1]
.sym 7226 rx_24_fifo.rd_addr[1]
.sym 7229 w_rx_24_fifo_data[17]
.sym 7230 rx_24_fifo.rd_addr[0]
.sym 7231 rx_24_fifo.wr_addr[0]
.sym 7233 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 7234 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 7237 rx_24_fifo.wr_addr[7]
.sym 7243 rx_24_fifo.wr_addr[7]
.sym 7244 w_rx_24_fifo_data[17]
.sym 7246 rx_24_fifo.wr_addr[0]
.sym 7247 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 7253 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7255 $PACKER_VCC_NET
.sym 7257 rx_24_fifo.wr_addr[4]
.sym 7258 rx_24_fifo.wr_addr[8]
.sym 7264 w_rx_24_fifo_data[16]
.sym 7265 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 7266 rx_24_fifo.wr_addr[3]
.sym 7267 rx_24_fifo.wr_addr[2]
.sym 7268 rx_24_fifo.wr_addr[5]
.sym 7269 rx_24_fifo.wr_addr[6]
.sym 7275 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 7276 sys_ctrl_ins.reset_cmd
.sym 7277 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 7278 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 7279 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 7280 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 7290 rx_24_fifo.wr_addr[0]
.sym 7291 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 7293 rx_24_fifo.wr_addr[2]
.sym 7294 rx_24_fifo.wr_addr[3]
.sym 7295 rx_24_fifo.wr_addr[4]
.sym 7296 rx_24_fifo.wr_addr[5]
.sym 7297 rx_24_fifo.wr_addr[6]
.sym 7298 rx_24_fifo.wr_addr[7]
.sym 7299 rx_24_fifo.wr_addr[8]
.sym 7300 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 7301 lvds_clock_$glb_clk
.sym 7302 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7304 w_rx_24_fifo_data[16]
.sym 7308 w_rx_24_fifo_data[17]
.sym 7311 $PACKER_VCC_NET
.sym 7319 lvds_rx_24_inst.r_data[10]
.sym 7323 $PACKER_VCC_NET
.sym 7327 i_smi_a3$SB_IO_IN
.sym 7328 w_rx_24_fifo_data[27]
.sym 7329 rx_24_fifo.rd_addr[8]
.sym 7330 w_rx_24_fifo_pulled_data[26]
.sym 7331 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 7335 rx_24_fifo.wr_addr[6]
.sym 7336 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7337 rx_24_fifo.rd_addr[0]
.sym 7338 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 7346 rx_24_fifo.rd_addr[6]
.sym 7348 $PACKER_VCC_NET
.sym 7352 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 7353 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7355 w_rx_24_fifo_data[19]
.sym 7357 rx_24_fifo.rd_addr[4]
.sym 7359 w_rx_24_fifo_data[18]
.sym 7360 rx_24_fifo.rd_addr[8]
.sym 7361 rx_24_fifo.rd_addr[1]
.sym 7363 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 7365 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 7369 rx_24_fifo.rd_addr[0]
.sym 7371 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7372 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 7376 rx_24_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 7377 rx_24_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 7378 rx_24_fifo.wr_addr[0]
.sym 7379 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 7380 rx_24_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 7381 rx_24_fifo.wr_addr[7]
.sym 7392 rx_24_fifo.rd_addr[0]
.sym 7393 rx_24_fifo.rd_addr[1]
.sym 7395 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7396 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 7397 rx_24_fifo.rd_addr[4]
.sym 7398 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 7399 rx_24_fifo.rd_addr[6]
.sym 7400 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 7401 rx_24_fifo.rd_addr[8]
.sym 7402 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 7403 r_counter_$glb_clk
.sym 7404 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7405 $PACKER_VCC_NET
.sym 7409 w_rx_24_fifo_data[19]
.sym 7413 w_rx_24_fifo_data[18]
.sym 7418 smi_ctrl_ins.int_cnt_24[3]
.sym 7421 w_rx_24_fifo_pulled_data[2]
.sym 7424 smi_ctrl_ins.int_cnt_24[3]
.sym 7427 w_rx_24_fifo_pulled_data[16]
.sym 7429 sys_ctrl_ins.reset_cmd
.sym 7432 rx_24_fifo.rd_addr[4]
.sym 7433 rx_24_fifo.wr_addr[7]
.sym 7434 rx_24_fifo.rd_addr[1]
.sym 7436 w_rx_24_fifo_pulled_data[0]
.sym 7437 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7438 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 7439 rx_24_fifo.rd_addr[4]
.sym 7440 rx_24_fifo.wr_addr[6]
.sym 7446 rx_24_fifo.wr_addr[6]
.sym 7450 $PACKER_VCC_NET
.sym 7455 rx_24_fifo.wr_addr[2]
.sym 7456 rx_24_fifo.wr_addr[5]
.sym 7457 rx_24_fifo.wr_addr[4]
.sym 7462 w_rx_24_fifo_data[0]
.sym 7463 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 7464 rx_24_fifo.wr_addr[0]
.sym 7467 rx_24_fifo.wr_addr[7]
.sym 7469 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 7473 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7475 w_rx_24_fifo_data[1]
.sym 7476 rx_24_fifo.wr_addr[3]
.sym 7477 rx_24_fifo.wr_addr[8]
.sym 7478 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 7479 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 7480 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 7481 rx_24_fifo.wr_addr[6]
.sym 7482 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 7483 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 7484 rx_24_fifo.wr_addr[3]
.sym 7485 rx_24_fifo.wr_addr[8]
.sym 7494 rx_24_fifo.wr_addr[0]
.sym 7495 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 7497 rx_24_fifo.wr_addr[2]
.sym 7498 rx_24_fifo.wr_addr[3]
.sym 7499 rx_24_fifo.wr_addr[4]
.sym 7500 rx_24_fifo.wr_addr[5]
.sym 7501 rx_24_fifo.wr_addr[6]
.sym 7502 rx_24_fifo.wr_addr[7]
.sym 7503 rx_24_fifo.wr_addr[8]
.sym 7504 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 7505 lvds_clock_$glb_clk
.sym 7506 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7508 w_rx_24_fifo_data[0]
.sym 7512 w_rx_24_fifo_data[1]
.sym 7515 $PACKER_VCC_NET
.sym 7521 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7526 $PACKER_VCC_NET
.sym 7529 $PACKER_VCC_NET
.sym 7531 lvds_rx_24_inst.o_debug_state[0]
.sym 7532 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7533 rx_24_fifo.rd_addr[6]
.sym 7534 w_rx_24_fifo_pulled_data[18]
.sym 7535 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 7536 $PACKER_VCC_NET
.sym 7537 w_rx_24_fifo_data[3]
.sym 7538 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 7539 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 7540 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7541 rx_24_fifo.rd_addr[4]
.sym 7542 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 7548 rx_24_fifo.rd_addr[6]
.sym 7549 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 7550 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7551 rx_24_fifo.rd_addr[1]
.sym 7552 w_rx_24_fifo_data[3]
.sym 7555 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 7557 w_rx_24_fifo_data[2]
.sym 7559 rx_24_fifo.rd_addr[8]
.sym 7561 $PACKER_VCC_NET
.sym 7564 rx_24_fifo.rd_addr[0]
.sym 7567 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 7570 rx_24_fifo.rd_addr[4]
.sym 7575 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7576 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 7581 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7582 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 7583 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 7584 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 7585 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 7586 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 7587 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 7596 rx_24_fifo.rd_addr[0]
.sym 7597 rx_24_fifo.rd_addr[1]
.sym 7599 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7600 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 7601 rx_24_fifo.rd_addr[4]
.sym 7602 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 7603 rx_24_fifo.rd_addr[6]
.sym 7604 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 7605 rx_24_fifo.rd_addr[8]
.sym 7606 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 7607 r_counter_$glb_clk
.sym 7608 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7609 $PACKER_VCC_NET
.sym 7613 w_rx_24_fifo_data[3]
.sym 7617 w_rx_24_fifo_data[2]
.sym 7623 rx_24_fifo.wr_addr[3]
.sym 7626 rx_24_fifo.wr_addr[5]
.sym 7627 rx_24_fifo.wr_addr[8]
.sym 7628 rx_24_fifo.wr_addr[2]
.sym 7630 rx_24_fifo.wr_addr[4]
.sym 7631 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 7633 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7636 rx_24_fifo.wr_addr[6]
.sym 7637 lvds_rx_24_inst.r_data[7]
.sym 7638 rx_24_fifo.rd_addr[0]
.sym 7639 w_rx_24_fifo_push
.sym 7641 rx_24_fifo.wr_addr[7]
.sym 7642 rx_24_fifo.rd_addr[1]
.sym 7643 rx_24_fifo.rd_addr[0]
.sym 7645 rx_24_fifo.wr_addr[0]
.sym 7650 rx_24_fifo.wr_addr[2]
.sym 7651 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 7652 rx_24_fifo.wr_addr[4]
.sym 7654 $PACKER_VCC_NET
.sym 7655 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 7660 rx_24_fifo.wr_addr[7]
.sym 7661 rx_24_fifo.wr_addr[6]
.sym 7664 rx_24_fifo.wr_addr[3]
.sym 7665 rx_24_fifo.wr_addr[8]
.sym 7668 rx_24_fifo.wr_addr[0]
.sym 7671 rx_24_fifo.wr_addr[5]
.sym 7672 w_rx_24_fifo_data[8]
.sym 7677 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7679 w_rx_24_fifo_data[9]
.sym 7682 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 7683 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 7684 w_rx_24_fifo_data[3]
.sym 7687 w_rx_24_fifo_data[9]
.sym 7698 rx_24_fifo.wr_addr[0]
.sym 7699 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 7701 rx_24_fifo.wr_addr[2]
.sym 7702 rx_24_fifo.wr_addr[3]
.sym 7703 rx_24_fifo.wr_addr[4]
.sym 7704 rx_24_fifo.wr_addr[5]
.sym 7705 rx_24_fifo.wr_addr[6]
.sym 7706 rx_24_fifo.wr_addr[7]
.sym 7707 rx_24_fifo.wr_addr[8]
.sym 7708 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 7709 lvds_clock_$glb_clk
.sym 7710 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7712 w_rx_24_fifo_data[8]
.sym 7716 w_rx_24_fifo_data[9]
.sym 7719 $PACKER_VCC_NET
.sym 7730 $PACKER_VCC_NET
.sym 7736 w_rx_24_fifo_data[27]
.sym 7737 rx_24_fifo.rd_addr[8]
.sym 7738 rx_24_fifo.wr_addr[4]
.sym 7739 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 7740 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7745 rx_24_fifo.rd_addr[8]
.sym 7752 rx_24_fifo.rd_addr[8]
.sym 7754 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7758 rx_24_fifo.rd_addr[6]
.sym 7761 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7762 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 7763 w_rx_24_fifo_data[11]
.sym 7765 $PACKER_VCC_NET
.sym 7766 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 7767 w_rx_24_fifo_data[10]
.sym 7768 rx_24_fifo.rd_addr[4]
.sym 7771 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 7775 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 7780 rx_24_fifo.rd_addr[1]
.sym 7781 rx_24_fifo.rd_addr[0]
.sym 7786 w_rx_24_fifo_push
.sym 7800 rx_24_fifo.rd_addr[0]
.sym 7801 rx_24_fifo.rd_addr[1]
.sym 7803 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7804 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 7805 rx_24_fifo.rd_addr[4]
.sym 7806 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 7807 rx_24_fifo.rd_addr[6]
.sym 7808 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 7809 rx_24_fifo.rd_addr[8]
.sym 7810 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 7811 r_counter_$glb_clk
.sym 7812 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7813 $PACKER_VCC_NET
.sym 7817 w_rx_24_fifo_data[11]
.sym 7821 w_rx_24_fifo_data[10]
.sym 7829 w_rx_24_fifo_data[11]
.sym 7848 w_rx_24_fifo_pulled_data[0]
.sym 7854 w_rx_24_fifo_data[25]
.sym 7856 w_rx_24_fifo_data[24]
.sym 7858 rx_24_fifo.wr_addr[8]
.sym 7859 rx_24_fifo.wr_addr[5]
.sym 7864 rx_24_fifo.wr_addr[3]
.sym 7865 rx_24_fifo.wr_addr[6]
.sym 7866 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 7867 $PACKER_VCC_NET
.sym 7868 rx_24_fifo.wr_addr[7]
.sym 7872 rx_24_fifo.wr_addr[0]
.sym 7876 rx_24_fifo.wr_addr[4]
.sym 7879 rx_24_fifo.wr_addr[2]
.sym 7881 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7884 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 7902 rx_24_fifo.wr_addr[0]
.sym 7903 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 7905 rx_24_fifo.wr_addr[2]
.sym 7906 rx_24_fifo.wr_addr[3]
.sym 7907 rx_24_fifo.wr_addr[4]
.sym 7908 rx_24_fifo.wr_addr[5]
.sym 7909 rx_24_fifo.wr_addr[6]
.sym 7910 rx_24_fifo.wr_addr[7]
.sym 7911 rx_24_fifo.wr_addr[8]
.sym 7912 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 7913 lvds_clock_$glb_clk
.sym 7914 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7916 w_rx_24_fifo_data[24]
.sym 7920 w_rx_24_fifo_data[25]
.sym 7923 $PACKER_VCC_NET
.sym 7928 lvds_rx_24_inst.o_debug_state[0]
.sym 7930 w_rx_24_fifo_data[24]
.sym 7935 $PACKER_VCC_NET
.sym 7941 rx_24_fifo.rd_addr[6]
.sym 7944 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 7945 rx_24_fifo.rd_addr[4]
.sym 7951 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 7956 rx_24_fifo.rd_addr[6]
.sym 7957 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 7959 rx_24_fifo.rd_addr[1]
.sym 7960 rx_24_fifo.rd_addr[4]
.sym 7961 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 7965 w_rx_24_fifo_data[27]
.sym 7966 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 7967 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7968 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 7969 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7972 rx_24_fifo.rd_addr[8]
.sym 7976 $PACKER_VCC_NET
.sym 7978 w_rx_24_fifo_data[26]
.sym 7985 rx_24_fifo.rd_addr[0]
.sym 8000 rx_24_fifo.rd_addr[0]
.sym 8001 rx_24_fifo.rd_addr[1]
.sym 8003 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 8004 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 8005 rx_24_fifo.rd_addr[4]
.sym 8006 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 8007 rx_24_fifo.rd_addr[6]
.sym 8008 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 8009 rx_24_fifo.rd_addr[8]
.sym 8010 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 8011 r_counter_$glb_clk
.sym 8012 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 8013 $PACKER_VCC_NET
.sym 8017 w_rx_24_fifo_data[27]
.sym 8021 w_rx_24_fifo_data[26]
.sym 8044 o_shdn_rx_lna$SB_IO_OUT
.sym 8047 rx_24_fifo.rd_addr[0]
.sym 8088 i_smi_a3$SB_IO_IN
.sym 8093 w_smi_data_output[6]
.sym 8095 i_smi_a3$SB_IO_IN
.sym 8104 w_smi_data_output[6]
.sym 8114 i_smi_a3$SB_IO_IN
.sym 8121 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 8124 w_rx_09_fifo_data[12]
.sym 8133 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 8139 rx_24_fifo.rd_addr[4]
.sym 8141 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 8153 w_smi_data_output[7]
.sym 8173 lvds_rx_09_inst.r_data[13]
.sym 8219 lvds_rx_09_inst.r_data[13]
.sym 8239 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 8240 lvds_clock_$glb_clk
.sym 8247 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 8250 w_rx_24_fifo_data[26]
.sym 8253 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8257 rx_24_fifo.rd_addr[6]
.sym 8259 w_rx_09_fifo_data[12]
.sym 8260 w_smi_data_output[6]
.sym 8263 w_rx_09_fifo_data[13]
.sym 8266 smi_ctrl_ins.soe_and_reset
.sym 8276 lvds_rx_09_inst.r_data[10]
.sym 8280 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 8287 rx_09_fifo.rd_addr[6]
.sym 8290 rx_09_fifo.rd_addr[1]
.sym 8296 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 8298 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 8299 lvds_rx_09_inst.o_debug_state[1]
.sym 8300 rx_09_fifo.rd_addr[4]
.sym 8301 w_smi_data_output[1]
.sym 8302 rx_09_fifo.rd_addr[5]
.sym 8305 rx_09_fifo.rd_addr[6]
.sym 8306 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 8307 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 8308 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8310 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8311 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 8326 rx_09_fifo.rd_addr[0]
.sym 8327 rx_09_fifo.rd_addr[4]
.sym 8329 rx_09_fifo.rd_addr[6]
.sym 8334 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8338 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 8341 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 8342 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 8345 rx_09_fifo.rd_addr[1]
.sym 8352 rx_09_fifo.rd_addr[5]
.sym 8355 $nextpnr_ICESTORM_LC_10$O
.sym 8357 rx_09_fifo.rd_addr[0]
.sym 8361 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 8363 rx_09_fifo.rd_addr[1]
.sym 8367 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 8370 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 8371 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 8373 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 8376 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 8377 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 8379 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 8382 rx_09_fifo.rd_addr[4]
.sym 8383 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 8385 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 8387 rx_09_fifo.rd_addr[5]
.sym 8389 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 8391 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 8394 rx_09_fifo.rd_addr[6]
.sym 8395 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 8397 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 8399 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 8401 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 8402 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8403 r_counter_$glb_clk
.sym 8404 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 8405 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 8406 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8407 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 8408 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 8409 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 8410 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 8411 rx_09_fifo.wr_addr[9]
.sym 8412 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 8419 rx_09_fifo.rd_addr[5]
.sym 8420 smi_ctrl_ins.soe_and_reset
.sym 8422 rx_09_fifo.rd_addr[0]
.sym 8423 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 8425 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 8427 rx_09_fifo.rd_addr[4]
.sym 8433 smi_ctrl_ins.int_cnt_09[4]
.sym 8434 rx_09_fifo.wr_addr[9]
.sym 8436 rx_09_fifo.rd_addr[5]
.sym 8439 smi_ctrl_ins.int_cnt_09[3]
.sym 8440 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8441 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 8447 rx_09_fifo.rd_addr[9]
.sym 8450 rx_09_fifo.rd_addr[4]
.sym 8451 rx_09_fifo.rd_addr[5]
.sym 8462 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 8465 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 8466 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 8473 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8478 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 8481 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 8482 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 8487 rx_09_fifo.rd_addr[9]
.sym 8488 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 8509 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 8510 rx_09_fifo.rd_addr[4]
.sym 8511 rx_09_fifo.rd_addr[5]
.sym 8512 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 8525 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8526 r_counter_$glb_clk
.sym 8527 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 8529 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 8530 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 8531 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 8532 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 8533 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 8534 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 8535 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[7]
.sym 8544 rx_09_fifo.rd_addr[9]
.sym 8545 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 8546 lvds_rx_09_inst.r_data[19]
.sym 8548 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 8549 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8551 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 8552 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 8554 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 8556 spi_if_ins.w_rx_data[5]
.sym 8558 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 8561 smi_ctrl_ins.int_cnt_09[4]
.sym 8569 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 8570 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8572 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 8573 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 8574 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 8575 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 8576 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8578 rx_09_fifo.rd_addr[9]
.sym 8580 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 8581 rx_09_fifo.rd_addr[6]
.sym 8582 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 8583 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 8584 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 8585 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 8586 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 8587 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 8588 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 8589 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 8590 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 8591 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 8592 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[7]
.sym 8593 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 8595 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 8596 rx_09_fifo.rd_addr[0]
.sym 8597 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 8598 rx_09_fifo.empty_o_SB_LUT4_I3_I2[2]
.sym 8599 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 8600 w_rx_09_fifo_push
.sym 8602 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 8603 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 8604 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 8605 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 8608 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 8609 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 8610 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 8611 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 8614 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 8615 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 8616 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 8617 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 8620 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 8621 w_rx_09_fifo_push
.sym 8622 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 8623 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 8627 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8628 rx_09_fifo.rd_addr[0]
.sym 8632 rx_09_fifo.rd_addr[6]
.sym 8633 rx_09_fifo.rd_addr[9]
.sym 8634 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 8635 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 8638 rx_09_fifo.empty_o_SB_LUT4_I3_I2[2]
.sym 8639 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[7]
.sym 8640 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 8641 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8644 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 8645 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 8646 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 8647 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 8649 lvds_clock_$glb_clk
.sym 8650 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 8651 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 8652 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 8654 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 8655 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 8656 rx_09_fifo.empty_o_SB_LUT4_I3_I2[2]
.sym 8657 smi_ctrl_ins.r_fifo_24_pull
.sym 8658 w_rx_09_fifo_empty
.sym 8661 rx_24_fifo.wr_addr[7]
.sym 8662 rx_24_fifo.rd_addr[8]
.sym 8664 rx_09_fifo.rd_addr[9]
.sym 8665 $PACKER_GND_NET
.sym 8667 w_rx_09_fifo_full
.sym 8673 rx_09_fifo.rd_addr[5]
.sym 8675 spi_if_ins.w_rx_data[6]
.sym 8677 smi_ctrl_ins.int_cnt_09[3]
.sym 8680 sys_ctrl_ins.reset_cmd
.sym 8682 w_rx_09_fifo_empty
.sym 8683 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 8684 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 8685 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 8686 w_rx_09_fifo_push
.sym 8692 smi_ctrl_ins.soe_and_reset
.sym 8693 w_rx_09_fifo_pulled_data[0]
.sym 8695 w_rx_09_fifo_pulled_data[16]
.sym 8697 w_rx_09_fifo_pulled_data[1]
.sym 8699 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8700 i_smi_a2_SB_LUT4_I1_O[0]
.sym 8703 w_rx_09_fifo_pulled_data[17]
.sym 8705 smi_ctrl_ins.int_cnt_09[3]
.sym 8709 w_rx_09_fifo_pulled_data[2]
.sym 8710 smi_ctrl_ins.int_cnt_09[4]
.sym 8713 w_rx_09_fifo_pulled_data[19]
.sym 8717 w_rx_09_fifo_pulled_data[18]
.sym 8718 smi_ctrl_ins.int_cnt_09[4]
.sym 8719 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 8721 w_rx_09_fifo_pulled_data[3]
.sym 8725 smi_ctrl_ins.int_cnt_09[4]
.sym 8726 w_rx_09_fifo_pulled_data[0]
.sym 8727 smi_ctrl_ins.int_cnt_09[3]
.sym 8728 w_rx_09_fifo_pulled_data[16]
.sym 8731 w_rx_09_fifo_pulled_data[2]
.sym 8732 smi_ctrl_ins.int_cnt_09[3]
.sym 8733 smi_ctrl_ins.int_cnt_09[4]
.sym 8734 w_rx_09_fifo_pulled_data[18]
.sym 8739 smi_ctrl_ins.int_cnt_09[3]
.sym 8740 smi_ctrl_ins.int_cnt_09[4]
.sym 8743 smi_ctrl_ins.int_cnt_09[4]
.sym 8744 smi_ctrl_ins.int_cnt_09[3]
.sym 8745 w_rx_09_fifo_pulled_data[1]
.sym 8746 w_rx_09_fifo_pulled_data[17]
.sym 8749 smi_ctrl_ins.int_cnt_09[3]
.sym 8750 smi_ctrl_ins.int_cnt_09[4]
.sym 8751 w_rx_09_fifo_pulled_data[3]
.sym 8752 w_rx_09_fifo_pulled_data[19]
.sym 8756 smi_ctrl_ins.int_cnt_09[3]
.sym 8767 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8769 i_smi_a2_SB_LUT4_I1_O[0]
.sym 8771 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 8772 smi_ctrl_ins.soe_and_reset
.sym 8773 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 8774 w_smi_data_output[3]
.sym 8776 rx_09_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 8777 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 8778 w_smi_data_output[2]
.sym 8780 w_smi_data_output[1]
.sym 8781 w_smi_data_output[0]
.sym 8784 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 8786 rx_09_fifo.wr_addr[6]
.sym 8789 rx_09_fifo.rd_addr[1]
.sym 8791 w_rx_09_fifo_empty
.sym 8792 smi_ctrl_ins.int_cnt_09[4]
.sym 8794 i_smi_a1_SB_LUT4_I1_O
.sym 8799 smi_ctrl_ins.int_cnt_09[4]
.sym 8800 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 8801 w_rx_09_fifo_pulled_data[27]
.sym 8802 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 8803 w_smi_data_output[1]
.sym 8804 w_rx_09_fifo_pulled_data[10]
.sym 8805 smi_ctrl_ins.int_cnt_09[3]
.sym 8806 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8807 smi_ctrl_ins.soe_and_reset
.sym 8809 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 8817 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8828 spi_if_ins.w_rx_data[5]
.sym 8833 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_O[1]
.sym 8835 spi_if_ins.w_rx_data[6]
.sym 8844 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 8846 w_rx_09_fifo_push
.sym 8860 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8862 w_rx_09_fifo_push
.sym 8872 spi_if_ins.w_rx_data[6]
.sym 8874 spi_if_ins.w_rx_data[5]
.sym 8884 spi_if_ins.w_rx_data[6]
.sym 8886 spi_if_ins.w_rx_data[5]
.sym 8894 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_O[1]
.sym 8895 r_counter_$glb_clk
.sym 8896 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 8898 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 8899 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 8900 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 8901 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 8902 w_rx_09_fifo_data[16]
.sym 8903 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 8910 i_smi_a1_SB_LUT4_I1_O
.sym 8915 lvds_rx_24_inst.r_data[11]
.sym 8916 i_smi_a2_SB_LUT4_I1_O[0]
.sym 8918 i_smi_a1_SB_LUT4_I1_O
.sym 8919 w_cs[1]
.sym 8921 w_rx_24_fifo_data[12]
.sym 8926 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 8927 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 8928 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 8930 smi_ctrl_ins.r_fifo_09_pull_1
.sym 8940 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 8942 rx_24_fifo.rd_addr[4]
.sym 8944 rx_24_fifo.rd_addr[6]
.sym 8945 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 8948 rx_24_fifo.rd_addr[1]
.sym 8950 rx_24_fifo.rd_addr[0]
.sym 8951 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 8956 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 8965 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 8970 $nextpnr_ICESTORM_LC_16$O
.sym 8972 rx_24_fifo.rd_addr[0]
.sym 8976 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 8979 rx_24_fifo.rd_addr[1]
.sym 8982 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 8985 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 8986 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 8988 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 8990 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 8992 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 8994 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 8997 rx_24_fifo.rd_addr[4]
.sym 8998 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 9000 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 9002 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 9004 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 9006 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 9009 rx_24_fifo.rd_addr[6]
.sym 9010 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 9012 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 9015 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 9016 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 9017 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 9018 r_counter_$glb_clk
.sym 9019 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 9021 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 9022 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 9023 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 9024 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[4]
.sym 9025 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[5]
.sym 9026 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[6]
.sym 9027 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[7]
.sym 9029 w_rx_09_fifo_data[16]
.sym 9036 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 9037 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 9039 w_rx_09_fifo_pulled_data[9]
.sym 9042 w_rx_24_fifo_data[17]
.sym 9044 rx_24_fifo.rd_addr[0]
.sym 9045 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9047 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 9049 rx_24_fifo.rd_addr[4]
.sym 9051 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 9052 rx_24_fifo.rd_addr[8]
.sym 9053 rx_24_fifo.rd_addr[6]
.sym 9054 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 9055 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 9056 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 9063 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 9065 rx_24_fifo.rd_addr[0]
.sym 9070 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 9072 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 9077 rx_24_fifo.rd_addr[8]
.sym 9078 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9087 rx_24_fifo.rd_addr[1]
.sym 9093 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 9096 rx_24_fifo.rd_addr[8]
.sym 9097 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 9101 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 9103 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 9107 rx_24_fifo.rd_addr[1]
.sym 9108 rx_24_fifo.rd_addr[0]
.sym 9118 rx_24_fifo.rd_addr[0]
.sym 9131 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9132 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 9140 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 9141 r_counter_$glb_clk
.sym 9142 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 9143 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[8]
.sym 9144 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[9]
.sym 9145 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[10]
.sym 9146 w_rx_24_fifo_empty
.sym 9147 smi_ctrl_ins.r_fifo_09_pull_1
.sym 9148 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 9149 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 9150 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9155 rx_24_fifo.rd_addr[8]
.sym 9157 w_cs[2]
.sym 9159 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 9163 w_cs[1]
.sym 9165 rx_24_fifo.rd_addr[0]
.sym 9172 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 9174 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 9176 sys_ctrl_ins.reset_cmd
.sym 9177 rx_24_fifo.wr_addr[7]
.sym 9186 lvds_rx_24_inst.r_data[16]
.sym 9194 lvds_rx_24_inst.r_data[14]
.sym 9196 lvds_rx_24_inst.r_data[17]
.sym 9198 lvds_rx_24_inst.r_data[10]
.sym 9207 lvds_rx_24_inst.r_data[25]
.sym 9218 lvds_rx_24_inst.r_data[10]
.sym 9232 lvds_rx_24_inst.r_data[25]
.sym 9237 lvds_rx_24_inst.r_data[17]
.sym 9256 lvds_rx_24_inst.r_data[14]
.sym 9262 lvds_rx_24_inst.r_data[16]
.sym 9263 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 9264 lvds_clock_$glb_clk
.sym 9266 lvds_rx_24_inst.r_data[21]
.sym 9267 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9268 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 9269 rx_24_fifo.empty_o_SB_LUT4_I0_O[3]
.sym 9270 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 9271 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9272 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9273 lvds_rx_24_inst.r_data[25]
.sym 9278 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 9280 lvds_rx_24_inst.r_data[16]
.sym 9281 rx_24_fifo.wr_addr[6]
.sym 9282 lvds_rx_24_inst.r_data[14]
.sym 9284 $PACKER_VCC_NET
.sym 9286 lvds_rx_24_inst.r_data[12]
.sym 9287 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_O[1]
.sym 9289 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 9290 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 9292 w_rx_24_fifo_empty
.sym 9294 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9295 smi_ctrl_ins.r_fifo_09_pull
.sym 9296 rx_24_fifo.wr_addr[6]
.sym 9297 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 9301 rx_24_fifo.wr_addr[5]
.sym 9308 smi_ctrl_ins.int_cnt_24[3]
.sym 9309 w_rx_24_fifo_pulled_data[16]
.sym 9310 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9311 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 9312 smi_ctrl_ins.int_cnt_24[4]
.sym 9313 w_rx_24_fifo_pulled_data[2]
.sym 9315 w_rx_24_fifo_pulled_data[18]
.sym 9316 w_rx_24_fifo_pulled_data[10]
.sym 9317 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 9318 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 9320 smi_ctrl_ins.int_cnt_24[3]
.sym 9321 $PACKER_VCC_NET
.sym 9324 w_rx_24_fifo_pulled_data[8]
.sym 9325 w_rx_24_fifo_pulled_data[0]
.sym 9326 w_rx_24_fifo_pulled_data[26]
.sym 9332 w_rx_24_fifo_pulled_data[24]
.sym 9334 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 9337 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9346 w_rx_24_fifo_pulled_data[18]
.sym 9347 w_rx_24_fifo_pulled_data[2]
.sym 9348 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9349 smi_ctrl_ins.int_cnt_24[3]
.sym 9353 $PACKER_VCC_NET
.sym 9358 w_rx_24_fifo_pulled_data[26]
.sym 9359 w_rx_24_fifo_pulled_data[10]
.sym 9360 smi_ctrl_ins.int_cnt_24[4]
.sym 9361 smi_ctrl_ins.int_cnt_24[3]
.sym 9364 w_rx_24_fifo_pulled_data[0]
.sym 9365 smi_ctrl_ins.int_cnt_24[3]
.sym 9366 w_rx_24_fifo_pulled_data[16]
.sym 9367 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9370 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 9373 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 9376 smi_ctrl_ins.int_cnt_24[3]
.sym 9377 w_rx_24_fifo_pulled_data[8]
.sym 9378 w_rx_24_fifo_pulled_data[24]
.sym 9379 smi_ctrl_ins.int_cnt_24[4]
.sym 9386 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 9387 r_counter_$glb_clk
.sym 9388 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 9390 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 9391 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 9392 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 9393 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 9394 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 9395 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 9396 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 9404 $PACKER_VCC_NET
.sym 9405 lvds_rx_24_inst.o_debug_state[0]
.sym 9406 lvds_rx_24_inst.r_data[25]
.sym 9409 $PACKER_VCC_NET
.sym 9411 w_rx_24_fifo_pulled_data[18]
.sym 9413 rx_24_fifo.wr_addr[2]
.sym 9414 rx_24_fifo.wr_addr[3]
.sym 9415 rx_24_fifo.wr_addr[4]
.sym 9416 rx_24_fifo.wr_addr[8]
.sym 9418 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 9420 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 9421 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 9424 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 9431 rx_24_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 9432 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 9434 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9436 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 9437 rx_24_fifo.wr_addr[8]
.sym 9440 rx_24_fifo.wr_addr[0]
.sym 9442 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 9443 rx_24_fifo.rd_addr[8]
.sym 9444 rx_24_fifo.wr_addr[3]
.sym 9446 rx_24_fifo.rd_addr[4]
.sym 9448 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 9450 rx_24_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 9451 rx_24_fifo.wr_addr[5]
.sym 9452 w_rx_24_fifo_empty
.sym 9453 rx_24_fifo.wr_addr[4]
.sym 9454 rx_24_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 9459 rx_24_fifo.wr_addr[7]
.sym 9460 rx_24_fifo.wr_addr[2]
.sym 9461 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 9463 rx_24_fifo.wr_addr[7]
.sym 9464 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 9465 rx_24_fifo.rd_addr[8]
.sym 9466 rx_24_fifo.wr_addr[8]
.sym 9469 rx_24_fifo.wr_addr[2]
.sym 9470 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9471 rx_24_fifo.wr_addr[3]
.sym 9472 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 9476 rx_24_fifo.wr_addr[0]
.sym 9481 rx_24_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 9482 rx_24_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 9483 rx_24_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 9484 w_rx_24_fifo_empty
.sym 9487 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 9488 rx_24_fifo.wr_addr[4]
.sym 9489 rx_24_fifo.rd_addr[4]
.sym 9490 rx_24_fifo.wr_addr[5]
.sym 9494 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 9509 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 9510 lvds_clock_$glb_clk
.sym 9511 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 9512 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 9513 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 9514 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 9515 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 9516 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9517 rx_24_fifo.wr_addr[5]
.sym 9518 rx_24_fifo.wr_addr[2]
.sym 9519 rx_24_fifo.wr_addr[4]
.sym 9525 w_fetch
.sym 9526 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 9530 rx_24_fifo.wr_addr[0]
.sym 9534 lvds_rx_24_inst.r_data[7]
.sym 9537 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9539 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 9540 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 9541 rx_24_fifo.rd_addr[6]
.sym 9542 rx_24_fifo.rd_addr[4]
.sym 9543 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 9546 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 9555 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 9561 rx_24_fifo.rd_addr[1]
.sym 9564 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 9566 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9567 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 9569 rx_24_fifo.rd_addr[8]
.sym 9570 w_rx_24_fifo_push
.sym 9571 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 9572 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 9577 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 9578 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 9580 rx_24_fifo.rd_addr[6]
.sym 9581 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 9582 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 9586 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 9589 rx_24_fifo.rd_addr[1]
.sym 9595 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 9598 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9601 w_rx_24_fifo_push
.sym 9604 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 9610 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 9611 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 9612 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 9613 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 9616 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 9617 rx_24_fifo.rd_addr[6]
.sym 9618 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 9619 rx_24_fifo.rd_addr[8]
.sym 9622 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 9630 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 9632 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 9633 lvds_clock_$glb_clk
.sym 9634 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 9635 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 9636 w_rx_24_fifo_full
.sym 9637 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 9638 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 9639 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 9640 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 9641 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 9642 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 9644 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 9652 rx_24_fifo.wr_addr[4]
.sym 9657 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[0]
.sym 9658 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9659 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 9662 rx_24_fifo.wr_addr[6]
.sym 9663 w_rx_24_fifo_push
.sym 9665 rx_24_fifo.wr_addr[5]
.sym 9667 rx_24_fifo.wr_addr[2]
.sym 9668 rx_24_fifo.wr_addr[3]
.sym 9669 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 9670 rx_24_fifo.wr_addr[8]
.sym 9678 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 9679 rx_24_fifo.wr_addr[6]
.sym 9682 rx_24_fifo.wr_addr[3]
.sym 9683 rx_24_fifo.wr_addr[4]
.sym 9686 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 9689 rx_24_fifo.wr_addr[5]
.sym 9690 rx_24_fifo.wr_addr[2]
.sym 9691 rx_24_fifo.wr_addr[8]
.sym 9699 rx_24_fifo.rd_addr[8]
.sym 9706 rx_24_fifo.wr_addr[7]
.sym 9708 $nextpnr_ICESTORM_LC_1$O
.sym 9710 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 9714 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 9717 rx_24_fifo.wr_addr[2]
.sym 9718 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 9720 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 9723 rx_24_fifo.wr_addr[3]
.sym 9724 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 9726 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 9729 rx_24_fifo.wr_addr[4]
.sym 9730 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 9732 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 9735 rx_24_fifo.wr_addr[5]
.sym 9736 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 9738 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 9741 rx_24_fifo.wr_addr[6]
.sym 9742 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 9744 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 9746 rx_24_fifo.wr_addr[7]
.sym 9748 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 9750 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 9751 rx_24_fifo.rd_addr[8]
.sym 9752 rx_24_fifo.wr_addr[8]
.sym 9754 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 9758 lvds_rx_24_inst.r_data[18]
.sym 9759 lvds_rx_24_inst.r_data[22]
.sym 9760 lvds_rx_24_inst.r_data[3]
.sym 9761 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 9763 lvds_rx_24_inst.r_data[20]
.sym 9764 lvds_rx_24_inst.r_data[23]
.sym 9765 lvds_rx_24_inst.r_data[1]
.sym 9773 rx_24_fifo.wr_addr[6]
.sym 9774 rx_24_fifo.rd_addr[4]
.sym 9779 w_rx_24_fifo_full
.sym 9781 lvds_rx_24_inst.r_data[4]
.sym 9784 w_rx_24_fifo_data[22]
.sym 9790 w_rx_24_fifo_data[23]
.sym 9794 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 9806 lvds_rx_24_inst.r_data[7]
.sym 9818 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 9821 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 9830 lvds_rx_24_inst.r_data[1]
.sym 9831 $nextpnr_ICESTORM_LC_2$I3
.sym 9832 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 9833 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 9835 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 9841 $nextpnr_ICESTORM_LC_2$I3
.sym 9844 lvds_rx_24_inst.r_data[1]
.sym 9864 lvds_rx_24_inst.r_data[7]
.sym 9878 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 9879 lvds_clock_$glb_clk
.sym 9882 w_rx_24_fifo_data[24]
.sym 9883 w_rx_24_fifo_data[23]
.sym 9885 w_rx_24_fifo_data[25]
.sym 9888 w_rx_24_fifo_data[22]
.sym 9894 lvds_rx_24_inst.o_debug_state[0]
.sym 9898 lvds_rx_24_inst.o_debug_state[1]
.sym 9902 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 9904 lvds_rx_24_inst.r_data[3]
.sym 9906 w_lvds_rx_24_d1
.sym 9907 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 9947 lvds_rx_24_inst.r_push
.sym 9969 lvds_rx_24_inst.r_push
.sym 10002 lvds_clock_$glb_clk
.sym 10003 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 10005 lvds_rx_24_inst.r_push
.sym 10007 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 10011 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 10025 o_shdn_rx_lna$SB_IO_OUT
.sym 10131 rx_24_fifo.rd_addr[8]
.sym 10138 lvds_rx_24_inst.o_debug_state[1]
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10196 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 w_smi_data_output[2]
.sym 10203 i_smi_a3$SB_IO_IN
.sym 10204 w_smi_data_output[1]
.sym 10206 i_smi_a3$SB_IO_IN
.sym 10210 i_smi_a3$SB_IO_IN
.sym 10215 w_smi_data_output[1]
.sym 10218 i_smi_a3$SB_IO_IN
.sym 10221 w_smi_data_output[2]
.sym 10226 lvds_rx_24_inst.r_data[17]
.sym 10245 w_smi_data_output[2]
.sym 10282 lvds_rx_09_inst.r_data[10]
.sym 10291 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10293 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 10295 lvds_rx_09_inst.o_debug_state[1]
.sym 10320 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 10321 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10322 lvds_rx_09_inst.o_debug_state[1]
.sym 10340 lvds_rx_09_inst.r_data[10]
.sym 10347 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 10348 lvds_clock_$glb_clk
.sym 10355 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 10356 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 10357 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 10358 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 10359 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 10360 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 10361 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 10368 smi_ctrl_ins.int_cnt_09[4]
.sym 10371 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10372 smi_ctrl_ins.int_cnt_09[3]
.sym 10374 lvds_rx_24_inst.r_data[15]
.sym 10377 rx_09_fifo.wr_addr[9]
.sym 10385 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10387 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 10389 lvds_rx_24_inst.r_data[24]
.sym 10396 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 10398 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10400 w_smi_data_output[0]
.sym 10403 w_smi_data_output[3]
.sym 10414 lvds_rx_09_inst.r_data[20]
.sym 10418 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 10420 w_rx_09_fifo_full
.sym 10423 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 10437 rx_09_fifo.rd_addr[6]
.sym 10444 rx_09_fifo.rd_addr[5]
.sym 10445 lvds_rx_24_inst.r_data[24]
.sym 10447 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10451 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 10452 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 10461 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 10470 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 10471 rx_09_fifo.rd_addr[6]
.sym 10472 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 10473 rx_09_fifo.rd_addr[5]
.sym 10489 lvds_rx_24_inst.r_data[24]
.sym 10507 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10509 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 10510 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 10511 lvds_clock_$glb_clk
.sym 10513 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 10514 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 10515 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10516 w_rx_09_fifo_data[22]
.sym 10517 w_rx_09_fifo_data[21]
.sym 10519 w_rx_09_fifo_data[17]
.sym 10520 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 10527 w_rx_09_fifo_pulled_data[7]
.sym 10535 smi_ctrl_ins.int_cnt_09[4]
.sym 10536 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 10538 rx_09_fifo.wr_addr[4]
.sym 10539 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 10540 rx_09_fifo.wr_addr[5]
.sym 10541 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 10542 rx_09_fifo.wr_addr[8]
.sym 10543 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 10544 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 10545 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 10546 rx_09_fifo.wr_addr[6]
.sym 10547 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 10555 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 10556 rx_09_fifo.rd_addr[1]
.sym 10557 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 10561 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 10562 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10563 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10564 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 10565 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 10569 rx_09_fifo.rd_addr[9]
.sym 10570 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 10571 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 10572 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10575 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10578 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 10579 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10581 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 10582 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 10585 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 10587 rx_09_fifo.rd_addr[9]
.sym 10588 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 10589 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 10590 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10596 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10600 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 10605 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 10606 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 10607 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 10611 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10612 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10613 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10614 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 10617 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 10618 rx_09_fifo.rd_addr[1]
.sym 10619 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 10620 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 10624 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 10629 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 10633 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 10634 lvds_clock_$glb_clk
.sym 10635 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 10636 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10637 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 10638 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 10639 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 10640 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 10641 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 10642 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 10643 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10649 w_rx_09_fifo_data[17]
.sym 10650 rx_09_fifo.rd_addr[1]
.sym 10651 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 10652 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 10653 smi_ctrl_ins.int_cnt_09[3]
.sym 10654 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 10656 rx_09_fifo.rd_addr[6]
.sym 10659 sys_ctrl_ins.reset_cmd
.sym 10661 rx_09_fifo.rd_addr[4]
.sym 10664 rx_09_fifo.rd_addr[4]
.sym 10667 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10671 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 10679 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 10692 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 10694 rx_09_fifo.wr_addr[5]
.sym 10695 rx_09_fifo.wr_addr[8]
.sym 10697 rx_09_fifo.wr_addr[6]
.sym 10701 rx_09_fifo.wr_addr[4]
.sym 10704 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 10706 rx_09_fifo.wr_addr[7]
.sym 10709 $nextpnr_ICESTORM_LC_14$O
.sym 10712 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 10715 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 10717 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 10719 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 10721 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 10724 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 10725 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 10727 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 10730 rx_09_fifo.wr_addr[4]
.sym 10731 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 10733 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 10735 rx_09_fifo.wr_addr[5]
.sym 10737 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 10739 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 10741 rx_09_fifo.wr_addr[6]
.sym 10743 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 10745 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 10748 rx_09_fifo.wr_addr[7]
.sym 10749 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 10751 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 10753 rx_09_fifo.wr_addr[8]
.sym 10755 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 10759 rx_09_fifo.wr_addr[4]
.sym 10760 rx_09_fifo.wr_addr[5]
.sym 10761 rx_09_fifo.wr_addr[8]
.sym 10762 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 10763 rx_09_fifo.wr_addr[6]
.sym 10764 rx_09_fifo.wr_addr[7]
.sym 10765 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 10766 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 10770 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 10772 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 10773 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10774 rx_09_fifo.rd_addr[6]
.sym 10775 smi_ctrl_ins.soe_and_reset
.sym 10776 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10778 rx_09_fifo.rd_addr[6]
.sym 10779 smi_ctrl_ins.int_cnt_09[3]
.sym 10780 rx_09_fifo.rd_addr[4]
.sym 10782 rx_09_fifo.rd_addr[5]
.sym 10783 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 10786 w_smi_data_output[0]
.sym 10787 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 10788 w_smi_data_output[3]
.sym 10789 w_rx_09_fifo_empty
.sym 10792 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 10793 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10794 rx_09_fifo.wr_addr[5]
.sym 10795 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 10802 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 10804 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 10806 rx_09_fifo.rd_addr[1]
.sym 10807 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10811 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 10812 rx_09_fifo.wr_addr[9]
.sym 10813 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 10815 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 10823 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 10828 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10829 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 10832 $nextpnr_ICESTORM_LC_15$I3
.sym 10834 rx_09_fifo.wr_addr[9]
.sym 10836 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 10842 $nextpnr_ICESTORM_LC_15$I3
.sym 10852 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 10859 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 10860 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10864 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 10866 rx_09_fifo.rd_addr[1]
.sym 10871 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 10875 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 10876 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 10877 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10878 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 10880 r_counter_$glb_clk
.sym 10881 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 10882 lvds_rx_24_inst.r_data[26]
.sym 10883 lvds_rx_24_inst.r_data[28]
.sym 10885 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 10887 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 10888 lvds_rx_24_inst.r_data[11]
.sym 10889 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 10894 rx_09_fifo.rd_addr[5]
.sym 10896 rx_09_fifo.wr_addr[9]
.sym 10899 w_rx_09_fifo_data[5]
.sym 10900 smi_ctrl_ins.int_cnt_09[4]
.sym 10901 rx_09_fifo.wr_addr[4]
.sym 10903 rx_09_fifo.wr_addr[5]
.sym 10906 w_rx_09_fifo_pulled_data[26]
.sym 10907 smi_ctrl_ins.r_fifo_09_pull
.sym 10910 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10911 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 10913 w_rx_09_fifo_pulled_data[11]
.sym 10914 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 10915 smi_ctrl_ins.r_fifo_24_pull
.sym 10917 w_rx_24_fifo_empty
.sym 10923 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10925 i_smi_a1_SB_LUT4_I1_O
.sym 10926 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 10927 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 10928 rx_09_fifo.empty_o_SB_LUT4_I3_I2[2]
.sym 10929 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 10930 w_rx_09_fifo_empty
.sym 10931 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10932 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 10934 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 10935 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 10937 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 10938 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 10939 smi_ctrl_ins.soe_and_reset
.sym 10940 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 10941 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 10945 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 10947 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 10948 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 10949 rx_09_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 10950 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 10951 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 10952 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 10954 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 10956 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 10957 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 10958 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10959 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 10968 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 10969 w_rx_09_fifo_empty
.sym 10970 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 10971 rx_09_fifo.empty_o_SB_LUT4_I3_I2[2]
.sym 10974 rx_09_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 10975 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 10976 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 10977 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 10980 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 10981 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 10982 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 10983 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10992 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 10993 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10994 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 10995 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 10998 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 10999 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 11000 i_smi_a2_SB_LUT4_I1_O[0]
.sym 11001 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 11002 i_smi_a1_SB_LUT4_I1_O
.sym 11003 smi_ctrl_ins.soe_and_reset
.sym 11005 w_rx_24_fifo_data[17]
.sym 11008 w_rx_24_fifo_data[28]
.sym 11011 w_rx_24_fifo_data[30]
.sym 11016 lvds_rx_24_inst.r_data[21]
.sym 11017 i_smi_a2_SB_LUT4_I1_O[0]
.sym 11018 lvds_rx_24_inst.r_data[11]
.sym 11024 spi_if_ins.w_rx_data[5]
.sym 11025 smi_ctrl_ins.int_cnt_24[4]
.sym 11029 lvds_rx_24_inst.r_data[7]
.sym 11031 rx_24_fifo.wr_addr[2]
.sym 11034 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 11046 w_rx_09_fifo_pulled_data[9]
.sym 11047 w_rx_09_fifo_pulled_data[8]
.sym 11049 smi_ctrl_ins.int_cnt_09[3]
.sym 11051 smi_ctrl_ins.int_cnt_09[4]
.sym 11052 w_rx_09_fifo_empty
.sym 11053 w_rx_09_fifo_pulled_data[27]
.sym 11056 w_rx_09_fifo_pulled_data[10]
.sym 11057 smi_ctrl_ins.int_cnt_09[3]
.sym 11059 smi_ctrl_ins.int_cnt_09[4]
.sym 11064 w_rx_09_fifo_pulled_data[25]
.sym 11066 w_rx_09_fifo_pulled_data[26]
.sym 11067 smi_ctrl_ins.r_fifo_09_pull
.sym 11068 lvds_rx_09_inst.r_data[14]
.sym 11070 smi_ctrl_ins.r_fifo_09_pull_1
.sym 11072 w_rx_09_fifo_pulled_data[24]
.sym 11073 w_rx_09_fifo_pulled_data[11]
.sym 11085 w_rx_09_fifo_pulled_data[24]
.sym 11086 smi_ctrl_ins.int_cnt_09[4]
.sym 11087 w_rx_09_fifo_pulled_data[8]
.sym 11088 smi_ctrl_ins.int_cnt_09[3]
.sym 11092 smi_ctrl_ins.r_fifo_09_pull_1
.sym 11093 w_rx_09_fifo_empty
.sym 11094 smi_ctrl_ins.r_fifo_09_pull
.sym 11097 w_rx_09_fifo_pulled_data[10]
.sym 11098 smi_ctrl_ins.int_cnt_09[4]
.sym 11099 smi_ctrl_ins.int_cnt_09[3]
.sym 11100 w_rx_09_fifo_pulled_data[26]
.sym 11103 w_rx_09_fifo_pulled_data[11]
.sym 11104 smi_ctrl_ins.int_cnt_09[3]
.sym 11105 smi_ctrl_ins.int_cnt_09[4]
.sym 11106 w_rx_09_fifo_pulled_data[27]
.sym 11112 lvds_rx_09_inst.r_data[14]
.sym 11115 w_rx_09_fifo_pulled_data[9]
.sym 11116 smi_ctrl_ins.int_cnt_09[3]
.sym 11117 w_rx_09_fifo_pulled_data[25]
.sym 11118 smi_ctrl_ins.int_cnt_09[4]
.sym 11125 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 11126 lvds_clock_$glb_clk
.sym 11128 lvds_rx_24_inst.r_data[24]
.sym 11129 w_rx_24_fifo_empty
.sym 11132 lvds_rx_24_inst.r_data[9]
.sym 11133 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 11137 w_rx_09_fifo_pulled_data[8]
.sym 11140 w_tx_data_smi[2]
.sym 11141 spi_if_ins.w_rx_data[6]
.sym 11143 w_rx_24_fifo_data[28]
.sym 11148 w_tx_data_smi[1]
.sym 11151 lvds_rx_24_inst.r_data[15]
.sym 11153 w_cs[1]
.sym 11154 lvds_rx_09_inst.r_data[14]
.sym 11155 smi_ctrl_ins.int_cnt_24[3]
.sym 11157 lvds_rx_24_inst.r_data[10]
.sym 11158 lvds_rx_24_inst.r_data[16]
.sym 11162 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11163 w_rx_24_fifo_empty
.sym 11171 rx_24_fifo.rd_addr[1]
.sym 11173 rx_24_fifo.rd_addr[0]
.sym 11181 rx_24_fifo.rd_addr[0]
.sym 11187 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 11189 rx_24_fifo.rd_addr[4]
.sym 11190 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 11191 rx_24_fifo.rd_addr[6]
.sym 11192 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 11196 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 11201 $nextpnr_ICESTORM_LC_6$O
.sym 11203 rx_24_fifo.rd_addr[0]
.sym 11207 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[2]
.sym 11209 rx_24_fifo.rd_addr[1]
.sym 11211 rx_24_fifo.rd_addr[0]
.sym 11213 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[3]
.sym 11216 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 11217 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[2]
.sym 11219 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[4]
.sym 11221 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 11223 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[3]
.sym 11225 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[5]
.sym 11228 rx_24_fifo.rd_addr[4]
.sym 11229 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[4]
.sym 11231 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[6]
.sym 11234 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 11235 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[5]
.sym 11237 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[7]
.sym 11240 rx_24_fifo.rd_addr[6]
.sym 11241 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[6]
.sym 11243 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[8]
.sym 11246 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 11247 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[7]
.sym 11251 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 11252 lvds_rx_24_inst.r_data[16]
.sym 11253 lvds_rx_24_inst.r_data[19]
.sym 11254 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 11255 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 11256 lvds_rx_24_inst.r_data[14]
.sym 11257 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 11258 lvds_rx_24_inst.r_data[12]
.sym 11265 smi_ctrl_ins.r_fifo_09_pull
.sym 11269 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 11272 w_rx_09_fifo_pulled_data[10]
.sym 11281 i_smi_a2_SB_LUT4_I1_O[1]
.sym 11282 lvds_rx_24_inst.r_data[22]
.sym 11284 lvds_rx_24_inst.r_data[23]
.sym 11285 spi_if_ins.w_rx_data[5]
.sym 11287 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[8]
.sym 11293 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 11295 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 11296 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[4]
.sym 11297 rx_24_fifo.rd_addr[6]
.sym 11298 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[6]
.sym 11299 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[7]
.sym 11300 rx_24_fifo.wr_addr[3]
.sym 11303 rx_24_fifo.wr_addr[4]
.sym 11305 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[5]
.sym 11306 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11308 rx_24_fifo.rd_addr[8]
.sym 11309 smi_ctrl_ins.r_fifo_09_pull
.sym 11310 rx_24_fifo.wr_addr[6]
.sym 11314 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 11315 rx_24_fifo.wr_addr[5]
.sym 11317 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 11319 rx_24_fifo.wr_addr[7]
.sym 11323 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 11324 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[9]
.sym 11327 rx_24_fifo.rd_addr[8]
.sym 11328 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[8]
.sym 11330 $nextpnr_ICESTORM_LC_7$I3
.sym 11332 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 11334 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[9]
.sym 11340 $nextpnr_ICESTORM_LC_7$I3
.sym 11343 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11344 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 11345 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 11346 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 11350 smi_ctrl_ins.r_fifo_09_pull
.sym 11355 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 11356 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[4]
.sym 11357 rx_24_fifo.wr_addr[3]
.sym 11358 rx_24_fifo.wr_addr[4]
.sym 11361 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[5]
.sym 11362 rx_24_fifo.wr_addr[5]
.sym 11363 rx_24_fifo.wr_addr[7]
.sym 11364 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[7]
.sym 11367 rx_24_fifo.rd_addr[6]
.sym 11368 rx_24_fifo.wr_addr[6]
.sym 11369 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11370 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[6]
.sym 11372 r_counter_$glb_clk
.sym 11373 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 11378 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 11380 w_load
.sym 11386 rx_24_fifo.wr_addr[3]
.sym 11387 w_rx_24_fifo_data[12]
.sym 11391 rx_24_fifo.wr_addr[4]
.sym 11394 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 11395 rx_24_fifo.wr_addr[8]
.sym 11401 w_rx_24_fifo_empty
.sym 11402 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11416 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[9]
.sym 11417 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 11418 rx_24_fifo.empty_o_SB_LUT4_I0_O[3]
.sym 11419 rx_24_fifo.rd_addr[4]
.sym 11420 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 11421 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 11422 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 11423 rx_24_fifo.rd_addr[6]
.sym 11424 rx_24_fifo.rd_addr[0]
.sym 11425 lvds_rx_24_inst.r_data[19]
.sym 11426 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 11427 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 11428 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 11429 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 11430 lvds_rx_24_inst.o_debug_state[0]
.sym 11432 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 11433 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 11434 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 11435 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 11437 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11441 rx_24_fifo.wr_addr[0]
.sym 11442 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 11444 lvds_rx_24_inst.r_data[23]
.sym 11445 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 11448 lvds_rx_24_inst.o_debug_state[0]
.sym 11451 lvds_rx_24_inst.r_data[19]
.sym 11454 rx_24_fifo.empty_o_SB_LUT4_I0_O[3]
.sym 11455 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 11456 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 11457 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11460 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 11461 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 11462 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 11463 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 11466 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[9]
.sym 11467 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 11468 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 11469 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11472 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 11473 rx_24_fifo.rd_addr[6]
.sym 11474 rx_24_fifo.rd_addr[4]
.sym 11475 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 11478 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 11479 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 11480 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 11481 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 11484 rx_24_fifo.rd_addr[0]
.sym 11485 rx_24_fifo.wr_addr[0]
.sym 11491 lvds_rx_24_inst.o_debug_state[0]
.sym 11493 lvds_rx_24_inst.r_data[23]
.sym 11494 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]_$glb_ce
.sym 11495 lvds_clock_$glb_clk
.sym 11496 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 11498 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 11500 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11501 w_tx_data_sys[0]
.sym 11502 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 11503 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 11504 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[3]
.sym 11507 w_rx_24_fifo_full
.sym 11509 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 11510 i_smi_a2$SB_IO_IN
.sym 11515 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 11516 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 11518 rx_24_fifo.rd_addr[0]
.sym 11519 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 11520 rx_24_fifo.rd_addr[8]
.sym 11522 rx_24_fifo.wr_addr[2]
.sym 11523 w_rx_24_fifo_full
.sym 11524 rx_24_fifo.wr_addr[4]
.sym 11525 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 11527 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11528 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 11530 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 11540 rx_24_fifo.wr_addr[0]
.sym 11543 rx_24_fifo.wr_addr[5]
.sym 11544 rx_24_fifo.wr_addr[2]
.sym 11548 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 11551 rx_24_fifo.wr_addr[7]
.sym 11553 rx_24_fifo.wr_addr[4]
.sym 11557 rx_24_fifo.wr_addr[6]
.sym 11568 rx_24_fifo.wr_addr[3]
.sym 11570 $nextpnr_ICESTORM_LC_12$O
.sym 11573 rx_24_fifo.wr_addr[0]
.sym 11576 rx_24_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11579 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 11580 rx_24_fifo.wr_addr[0]
.sym 11582 rx_24_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11585 rx_24_fifo.wr_addr[2]
.sym 11586 rx_24_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11588 rx_24_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 11591 rx_24_fifo.wr_addr[3]
.sym 11592 rx_24_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11594 rx_24_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 11597 rx_24_fifo.wr_addr[4]
.sym 11598 rx_24_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 11600 rx_24_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 11603 rx_24_fifo.wr_addr[5]
.sym 11604 rx_24_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 11606 rx_24_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 11608 rx_24_fifo.wr_addr[6]
.sym 11610 rx_24_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 11612 rx_24_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 11614 rx_24_fifo.wr_addr[7]
.sym 11616 rx_24_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 11620 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[0]
.sym 11621 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3[1]
.sym 11622 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[2]
.sym 11624 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0[2]
.sym 11625 w_ioc[4]
.sym 11626 rx_24_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 11637 rx_24_fifo.wr_addr[8]
.sym 11641 rx_24_fifo.wr_addr[6]
.sym 11644 lvds_rx_24_inst.r_data[18]
.sym 11645 w_cs[1]
.sym 11646 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11650 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 11654 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[3]
.sym 11655 lvds_rx_24_inst.r_data[16]
.sym 11656 rx_24_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 11662 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 11663 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 11665 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 11666 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 11670 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 11671 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 11673 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 11674 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11676 rx_24_fifo.wr_addr[8]
.sym 11683 w_rx_24_fifo_full
.sym 11685 w_rx_24_fifo_push
.sym 11691 rx_24_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 11692 rx_24_fifo.rd_addr[4]
.sym 11693 rx_24_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 11696 rx_24_fifo.wr_addr[8]
.sym 11697 rx_24_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 11700 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 11703 rx_24_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 11708 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 11712 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 11713 rx_24_fifo.rd_addr[4]
.sym 11714 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 11715 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 11718 w_rx_24_fifo_full
.sym 11719 rx_24_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 11720 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11721 w_rx_24_fifo_push
.sym 11726 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 11731 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 11737 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 11740 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 11741 lvds_clock_$glb_clk
.sym 11742 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 11743 w_rx_24_fifo_data[4]
.sym 11744 w_rx_24_fifo_data[11]
.sym 11745 w_rx_24_fifo_data[6]
.sym 11746 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 11747 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 11749 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 11750 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 11755 spi_if_ins.w_rx_data[4]
.sym 11763 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 11765 w_rx_24_fifo_data[22]
.sym 11766 w_rx_24_fifo_data[23]
.sym 11767 w_rx_data[1]
.sym 11768 lvds_rx_24_inst.r_data[23]
.sym 11769 w_rx_data[7]
.sym 11773 w_rx_data[6]
.sym 11774 lvds_rx_24_inst.r_data[22]
.sym 11778 i_smi_a2_SB_LUT4_I1_O[1]
.sym 11784 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11785 rx_24_fifo.rd_addr[6]
.sym 11786 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 11787 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 11788 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 11789 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 11790 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 11791 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 11792 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 11793 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 11794 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 11795 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 11796 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 11797 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 11798 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 11799 rx_24_fifo.rd_addr[4]
.sym 11800 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 11802 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 11803 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 11804 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 11805 w_rx_24_fifo_push
.sym 11807 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 11808 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 11809 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 11812 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 11813 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 11814 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11815 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11817 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11818 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 11819 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 11820 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 11823 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 11824 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 11825 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 11826 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 11829 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 11830 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 11831 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 11832 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 11835 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 11836 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 11837 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 11838 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 11841 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11842 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11843 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 11844 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 11847 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 11848 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 11849 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 11850 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 11853 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 11854 rx_24_fifo.rd_addr[6]
.sym 11855 rx_24_fifo.rd_addr[4]
.sym 11856 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 11859 rx_24_fifo.rd_addr[6]
.sym 11860 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 11861 w_rx_24_fifo_push
.sym 11862 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 11864 lvds_clock_$glb_clk
.sym 11865 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 11866 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 11867 w_tx_data_io[2]
.sym 11869 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 11870 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[2]
.sym 11872 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 11878 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 11882 rx_24_fifo.wr_addr[8]
.sym 11883 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 11885 w_rx_24_fifo_data[4]
.sym 11886 rx_24_fifo.wr_addr[3]
.sym 11887 rx_24_fifo.wr_addr[2]
.sym 11889 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 11898 i_smi_a2_SB_LUT4_I1_O[1]
.sym 11907 lvds_rx_24_inst.o_debug_state[0]
.sym 11912 lvds_rx_24_inst.r_data[20]
.sym 11923 lvds_rx_24_inst.r_data[18]
.sym 11925 lvds_rx_24_inst.r_data[16]
.sym 11930 lvds_rx_24_inst.r_data[1]
.sym 11931 lvds_rx_24_inst.r_data[21]
.sym 11933 w_rx_24_fifo_push
.sym 11936 w_lvds_rx_24_d1
.sym 11938 i_smi_a2_SB_LUT4_I1_O[1]
.sym 11940 lvds_rx_24_inst.o_debug_state[0]
.sym 11942 lvds_rx_24_inst.r_data[16]
.sym 11946 lvds_rx_24_inst.r_data[20]
.sym 11947 lvds_rx_24_inst.o_debug_state[0]
.sym 11953 lvds_rx_24_inst.r_data[1]
.sym 11954 lvds_rx_24_inst.o_debug_state[0]
.sym 11958 w_rx_24_fifo_push
.sym 11959 i_smi_a2_SB_LUT4_I1_O[1]
.sym 11971 lvds_rx_24_inst.o_debug_state[0]
.sym 11973 lvds_rx_24_inst.r_data[18]
.sym 11977 lvds_rx_24_inst.r_data[21]
.sym 11978 lvds_rx_24_inst.o_debug_state[0]
.sym 11983 lvds_rx_24_inst.o_debug_state[0]
.sym 11985 w_lvds_rx_24_d1
.sym 11986 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]_$glb_ce
.sym 11987 lvds_clock_$glb_clk
.sym 11988 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 11990 io_ctrl_ins.rf_pin_state[6]
.sym 11992 io_ctrl_ins.rf_pin_state[7]
.sym 11993 io_ctrl_ins.rf_pin_state[2]
.sym 11995 io_ctrl_ins.rf_pin_state[1]
.sym 11997 lvds_rx_24_inst.o_debug_state[0]
.sym 12004 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 12005 io_ctrl_ins.debug_mode[1]
.sym 12006 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 12007 lvds_rx_24_inst.r_data[3]
.sym 12009 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 12016 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 12035 lvds_rx_24_inst.r_data[20]
.sym 12036 lvds_rx_24_inst.r_data[23]
.sym 12039 lvds_rx_24_inst.r_data[22]
.sym 12061 lvds_rx_24_inst.r_data[21]
.sym 12070 lvds_rx_24_inst.r_data[22]
.sym 12077 lvds_rx_24_inst.r_data[21]
.sym 12087 lvds_rx_24_inst.r_data[23]
.sym 12105 lvds_rx_24_inst.r_data[20]
.sym 12109 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 12110 lvds_clock_$glb_clk
.sym 12118 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 12125 rx_24_fifo.wr_addr[5]
.sym 12126 rx_24_fifo.wr_addr[8]
.sym 12127 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 12128 rx_24_fifo.wr_addr[3]
.sym 12133 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 12134 rx_24_fifo.wr_addr[6]
.sym 12135 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 12138 lvds_rx_24_inst.o_debug_state[0]
.sym 12156 lvds_rx_24_inst.o_debug_state[0]
.sym 12159 lvds_rx_24_inst.o_debug_state[1]
.sym 12170 i_smi_a2_SB_LUT4_I1_O[1]
.sym 12173 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 12174 w_rx_24_fifo_full
.sym 12176 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 12180 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 12192 lvds_rx_24_inst.o_debug_state[0]
.sym 12194 w_rx_24_fifo_full
.sym 12195 lvds_rx_24_inst.o_debug_state[1]
.sym 12204 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 12228 lvds_rx_24_inst.o_debug_state[0]
.sym 12229 lvds_rx_24_inst.o_debug_state[1]
.sym 12230 i_smi_a2_SB_LUT4_I1_O[1]
.sym 12231 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 12232 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 12233 lvds_clock_$glb_clk
.sym 12234 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 12255 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 12309 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 12310 w_smi_data_output[0]
.sym 12312 i_smi_a3$SB_IO_IN
.sym 12313 w_smi_data_output[7]
.sym 12315 i_smi_a3$SB_IO_IN
.sym 12322 w_smi_data_output[7]
.sym 12323 i_smi_a3$SB_IO_IN
.sym 12326 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 12331 i_smi_a3$SB_IO_IN
.sym 12332 w_smi_data_output[0]
.sym 12338 w_rx_09_fifo_data[13]
.sym 12341 w_rx_09_fifo_data[14]
.sym 12350 lvds_rx_24_inst.r_data[24]
.sym 12351 lvds_rx_24_inst.r_data[17]
.sym 12353 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 12357 i_smi_a2_SB_LUT4_I1_O[1]
.sym 12367 i_sck$SB_IO_IN
.sym 12368 w_smi_data_output[3]
.sym 12380 lvds_rx_24_inst.r_data[15]
.sym 12399 lvds_rx_24_inst.o_debug_state[0]
.sym 12412 lvds_rx_24_inst.o_debug_state[0]
.sym 12413 lvds_rx_24_inst.r_data[15]
.sym 12456 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]_$glb_ce
.sym 12457 lvds_clock_$glb_clk
.sym 12458 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 12466 rx_09_fifo.rd_addr[0]
.sym 12476 w_rx_09_fifo_data[14]
.sym 12478 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 12480 w_rx_09_fifo_data[15]
.sym 12482 rx_09_fifo.wr_addr[4]
.sym 12484 rx_09_fifo.wr_addr[5]
.sym 12485 rx_09_fifo.wr_addr[6]
.sym 12486 rx_09_fifo.wr_addr[8]
.sym 12493 lvds_rx_24_inst.o_debug_state[0]
.sym 12524 rx_09_fifo.rd_addr[1]
.sym 12529 w_rx_09_fifo_data[22]
.sym 12561 rx_09_fifo.wr_addr[4]
.sym 12563 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 12565 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 12566 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 12567 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 12569 rx_09_fifo.wr_addr[6]
.sym 12570 rx_09_fifo.wr_addr[7]
.sym 12571 rx_09_fifo.wr_addr[5]
.sym 12572 $nextpnr_ICESTORM_LC_8$O
.sym 12575 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 12578 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 12581 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 12582 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 12584 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 12586 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 12588 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 12590 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 12592 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 12594 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 12596 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 12598 rx_09_fifo.wr_addr[4]
.sym 12600 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 12602 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 12604 rx_09_fifo.wr_addr[5]
.sym 12606 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 12608 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 12611 rx_09_fifo.wr_addr[6]
.sym 12612 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 12614 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 12617 rx_09_fifo.wr_addr[7]
.sym 12618 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 12623 rx_09_fifo.rd_addr[1]
.sym 12624 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 12625 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 12626 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[4]
.sym 12627 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[5]
.sym 12628 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[6]
.sym 12629 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[7]
.sym 12636 rx_09_fifo.rd_addr[5]
.sym 12637 rx_09_fifo.rd_addr[0]
.sym 12639 w_rx_09_fifo_pulled_data[6]
.sym 12648 rx_09_fifo.rd_addr[0]
.sym 12649 i_smi_a2_SB_LUT4_I1_O[1]
.sym 12650 rx_09_fifo.wr_addr[8]
.sym 12652 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 12654 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 12656 rx_09_fifo.wr_addr[7]
.sym 12658 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 12663 w_rx_09_fifo_push
.sym 12664 lvds_rx_09_inst.r_data[20]
.sym 12667 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 12669 rx_09_fifo.wr_addr[9]
.sym 12670 w_rx_09_fifo_full
.sym 12676 rx_09_fifo.wr_addr[8]
.sym 12678 i_smi_a2_SB_LUT4_I1_O[1]
.sym 12684 rx_09_fifo.rd_addr[4]
.sym 12691 lvds_rx_09_inst.r_data[19]
.sym 12692 lvds_rx_09_inst.r_data[15]
.sym 12695 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[9]
.sym 12698 rx_09_fifo.wr_addr[8]
.sym 12699 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 12703 rx_09_fifo.wr_addr[9]
.sym 12705 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[9]
.sym 12708 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 12709 rx_09_fifo.rd_addr[4]
.sym 12710 w_rx_09_fifo_push
.sym 12711 w_rx_09_fifo_full
.sym 12714 lvds_rx_09_inst.r_data[20]
.sym 12723 lvds_rx_09_inst.r_data[19]
.sym 12734 lvds_rx_09_inst.r_data[15]
.sym 12739 w_rx_09_fifo_push
.sym 12741 i_smi_a2_SB_LUT4_I1_O[1]
.sym 12742 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 12743 lvds_clock_$glb_clk
.sym 12745 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[8]
.sym 12746 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[9]
.sym 12747 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[10]
.sym 12748 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 12749 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[1]
.sym 12750 w_smi_read_req
.sym 12751 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 12752 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]
.sym 12757 w_rx_09_fifo_push
.sym 12759 w_rx_09_fifo_data[20]
.sym 12760 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 12761 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 12765 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 12766 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 12767 w_rx_09_fifo_data[21]
.sym 12768 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 12769 rx_09_fifo.rd_addr[6]
.sym 12770 sys_ctrl_ins.reset_cmd
.sym 12775 i_smi_a2_SB_LUT4_I1_O[1]
.sym 12776 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 12777 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 12778 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 12780 lvds_rx_24_inst.o_debug_state[0]
.sym 12787 rx_09_fifo.wr_addr[5]
.sym 12788 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 12789 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 12790 rx_09_fifo.wr_addr[6]
.sym 12791 rx_09_fifo.wr_addr[7]
.sym 12792 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[6]
.sym 12794 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 12795 rx_09_fifo.rd_addr[1]
.sym 12796 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 12797 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 12799 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[5]
.sym 12800 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 12801 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[7]
.sym 12802 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[8]
.sym 12803 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[9]
.sym 12804 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 12805 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 12806 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 12807 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 12808 rx_09_fifo.rd_addr[0]
.sym 12810 rx_09_fifo.wr_addr[8]
.sym 12811 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 12812 $PACKER_GND_NET
.sym 12813 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 12815 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 12816 rx_09_fifo.wr_addr[9]
.sym 12817 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 12819 rx_09_fifo.rd_addr[0]
.sym 12821 rx_09_fifo.rd_addr[1]
.sym 12825 rx_09_fifo.wr_addr[9]
.sym 12826 rx_09_fifo.wr_addr[6]
.sym 12827 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[9]
.sym 12828 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[6]
.sym 12831 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 12832 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 12833 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 12834 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 12837 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 12838 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 12839 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 12840 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 12843 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[5]
.sym 12844 rx_09_fifo.wr_addr[5]
.sym 12845 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[8]
.sym 12846 rx_09_fifo.wr_addr[8]
.sym 12849 rx_09_fifo.wr_addr[7]
.sym 12850 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 12851 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 12852 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[7]
.sym 12855 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 12856 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 12857 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 12858 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 12861 $PACKER_GND_NET
.sym 12865 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 12866 r_counter_$glb_clk
.sym 12867 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 12868 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 12869 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 12870 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 12871 spi_if_ins.spi.r_tx_byte[7]
.sym 12872 spi_if_ins.spi.r_tx_byte[1]
.sym 12874 spi_if_ins.spi.r_tx_byte[3]
.sym 12875 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 12882 w_rx_24_fifo_empty
.sym 12884 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 12890 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 12891 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 12892 rx_09_fifo.wr_addr[6]
.sym 12893 rx_09_fifo.rd_addr[9]
.sym 12894 rx_09_fifo.wr_addr[7]
.sym 12896 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 12897 lvds_rx_24_inst.r_data[9]
.sym 12898 rx_09_fifo.rd_addr[9]
.sym 12900 rx_09_fifo.wr_addr[4]
.sym 12902 rx_09_fifo.wr_addr[5]
.sym 12903 i_smi_a2_SB_LUT4_I1_O[1]
.sym 12912 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 12914 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 12916 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 12918 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 12920 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 12921 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[1]
.sym 12926 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 12927 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 12930 sys_ctrl_ins.reset_cmd
.sym 12933 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 12934 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 12938 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 12945 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 12948 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 12957 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 12961 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 12966 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 12974 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 12981 sys_ctrl_ins.reset_cmd
.sym 12984 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 12985 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 12986 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[1]
.sym 12987 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 12988 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 12989 lvds_clock_$glb_clk
.sym 12990 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 12992 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 12993 i_smi_a1_SB_LUT4_I1_O
.sym 12994 spi_if_ins.spi.r_tx_byte[2]
.sym 12995 i_smi_a2_SB_LUT4_I1_O[0]
.sym 12996 spi_if_ins.spi.r_tx_byte[5]
.sym 12997 spi_if_ins.spi.r_tx_byte[6]
.sym 12998 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 12999 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13003 w_rx_09_fifo_data[4]
.sym 13005 rx_09_fifo.wr_addr[7]
.sym 13007 smi_ctrl_ins.int_cnt_09[3]
.sym 13009 rx_09_fifo.wr_addr[8]
.sym 13011 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 13012 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13013 rx_09_fifo.wr_addr[6]
.sym 13014 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 13015 lvds_rx_24_inst.r_data[24]
.sym 13032 rx_09_fifo.wr_addr[4]
.sym 13033 lvds_rx_24_inst.r_data[24]
.sym 13034 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 13037 rx_09_fifo.rd_addr[4]
.sym 13040 lvds_rx_24_inst.r_data[26]
.sym 13041 rx_09_fifo.rd_addr[6]
.sym 13042 rx_09_fifo.wr_addr[8]
.sym 13044 rx_09_fifo.wr_addr[6]
.sym 13045 rx_09_fifo.wr_addr[7]
.sym 13048 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 13049 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 13050 lvds_rx_24_inst.o_debug_state[0]
.sym 13051 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 13056 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 13057 lvds_rx_24_inst.r_data[9]
.sym 13063 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13066 lvds_rx_24_inst.r_data[24]
.sym 13067 lvds_rx_24_inst.o_debug_state[0]
.sym 13071 lvds_rx_24_inst.r_data[26]
.sym 13074 lvds_rx_24_inst.o_debug_state[0]
.sym 13083 rx_09_fifo.wr_addr[6]
.sym 13084 rx_09_fifo.wr_addr[4]
.sym 13085 rx_09_fifo.rd_addr[4]
.sym 13086 rx_09_fifo.rd_addr[6]
.sym 13095 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 13096 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13097 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 13098 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 13101 lvds_rx_24_inst.r_data[9]
.sym 13103 lvds_rx_24_inst.o_debug_state[0]
.sym 13107 rx_09_fifo.wr_addr[8]
.sym 13108 rx_09_fifo.wr_addr[7]
.sym 13109 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 13110 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 13111 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]_$glb_ce
.sym 13112 lvds_clock_$glb_clk
.sym 13113 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 13114 w_tx_data_smi[0]
.sym 13116 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13118 w_tx_data_smi[2]
.sym 13121 w_tx_data_smi[1]
.sym 13128 w_rx_09_fifo_data[6]
.sym 13137 i_smi_a1_SB_LUT4_I1_O
.sym 13141 i_smi_a2_SB_LUT4_I1_O[1]
.sym 13146 i_smi_a3$SB_IO_IN
.sym 13149 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_O[1]
.sym 13163 lvds_rx_24_inst.r_data[26]
.sym 13164 lvds_rx_24_inst.r_data[28]
.sym 13167 lvds_rx_24_inst.r_data[15]
.sym 13191 lvds_rx_24_inst.r_data[15]
.sym 13206 lvds_rx_24_inst.r_data[26]
.sym 13226 lvds_rx_24_inst.r_data[28]
.sym 13234 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 13235 lvds_clock_$glb_clk
.sym 13238 smi_ctrl_ins.r_fifo_09_pull
.sym 13241 smi_ctrl_ins.r_fifo_24_pull_1
.sym 13250 w_rx_09_fifo_empty
.sym 13252 spi_if_ins.w_rx_data[5]
.sym 13253 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 13254 rx_24_fifo.rd_addr[4]
.sym 13255 w_rx_09_fifo_data[18]
.sym 13257 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 13258 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 13261 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 13268 w_cs[2]
.sym 13269 sys_ctrl_ins.reset_cmd
.sym 13270 w_rx_24_fifo_data[30]
.sym 13286 smi_ctrl_ins.r_fifo_24_pull
.sym 13290 lvds_rx_24_inst.r_data[7]
.sym 13297 w_rx_24_fifo_empty
.sym 13298 smi_ctrl_ins.r_fifo_24_pull_1
.sym 13305 lvds_rx_24_inst.r_data[22]
.sym 13306 lvds_rx_24_inst.o_debug_state[0]
.sym 13311 lvds_rx_24_inst.r_data[22]
.sym 13312 lvds_rx_24_inst.o_debug_state[0]
.sym 13317 w_rx_24_fifo_empty
.sym 13336 lvds_rx_24_inst.o_debug_state[0]
.sym 13338 lvds_rx_24_inst.r_data[7]
.sym 13341 w_rx_24_fifo_empty
.sym 13343 smi_ctrl_ins.r_fifo_24_pull
.sym 13344 smi_ctrl_ins.r_fifo_24_pull_1
.sym 13357 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]_$glb_ce
.sym 13358 lvds_clock_$glb_clk
.sym 13359 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 13360 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13361 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13362 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13364 w_rx_24_fifo_data[15]
.sym 13365 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_O[1]
.sym 13366 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13368 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13372 rx_24_fifo.rd_addr[0]
.sym 13373 w_rx_09_fifo_pulled_data[11]
.sym 13374 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 13376 smi_ctrl_ins.r_fifo_24_pull
.sym 13380 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 13381 smi_ctrl_ins.r_fifo_09_pull
.sym 13384 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 13385 spi_if_ins.w_rx_data[2]
.sym 13387 spi_if_ins.w_rx_data[3]
.sym 13389 lvds_rx_24_inst.r_data[9]
.sym 13391 i_smi_a2_SB_LUT4_I1_O[1]
.sym 13392 lvds_rx_24_inst.o_debug_state[0]
.sym 13393 spi_if_ins.w_rx_data[6]
.sym 13395 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13401 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 13403 rx_24_fifo.wr_addr[8]
.sym 13404 rx_24_fifo.wr_addr[2]
.sym 13406 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 13409 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[8]
.sym 13410 lvds_rx_24_inst.r_data[10]
.sym 13411 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[10]
.sym 13413 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 13414 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 13415 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 13417 lvds_rx_24_inst.r_data[17]
.sym 13418 lvds_rx_24_inst.o_debug_state[0]
.sym 13419 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 13422 i_smi_a2_SB_LUT4_I1_O[1]
.sym 13426 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 13428 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 13430 lvds_rx_24_inst.r_data[14]
.sym 13432 lvds_rx_24_inst.r_data[12]
.sym 13434 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 13435 rx_24_fifo.wr_addr[2]
.sym 13436 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 13437 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 13442 lvds_rx_24_inst.o_debug_state[0]
.sym 13443 lvds_rx_24_inst.r_data[14]
.sym 13447 lvds_rx_24_inst.o_debug_state[0]
.sym 13448 lvds_rx_24_inst.r_data[17]
.sym 13452 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[8]
.sym 13453 rx_24_fifo.wr_addr[8]
.sym 13454 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[10]
.sym 13455 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 13459 i_smi_a2_SB_LUT4_I1_O[1]
.sym 13460 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 13464 lvds_rx_24_inst.o_debug_state[0]
.sym 13465 lvds_rx_24_inst.r_data[12]
.sym 13470 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 13471 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 13472 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 13473 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 13476 lvds_rx_24_inst.o_debug_state[0]
.sym 13477 lvds_rx_24_inst.r_data[10]
.sym 13480 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]_$glb_ce
.sym 13481 lvds_clock_$glb_clk
.sym 13482 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 13483 w_cs[3]
.sym 13484 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13488 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 13497 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 13501 lvds_rx_24_inst.r_data[19]
.sym 13502 rx_24_fifo.wr_addr[2]
.sym 13504 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13505 lvds_rx_24_inst.r_data[7]
.sym 13510 rx_24_fifo.rd_addr[1]
.sym 13511 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13512 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 13518 rx_24_fifo.rd_addr[8]
.sym 13532 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13537 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13542 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13552 w_cs[0]
.sym 13582 w_cs[0]
.sym 13594 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13603 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13604 r_counter_$glb_clk
.sym 13605 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13606 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 13607 w_rx_data[1]
.sym 13608 w_rx_data[3]
.sym 13609 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 13610 w_rx_data[4]
.sym 13611 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13612 w_rx_data[6]
.sym 13613 w_rx_data[7]
.sym 13614 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13615 r_tx_data[7]
.sym 13619 lvds_rx_24_inst.r_data[18]
.sym 13620 spi_if_ins.w_rx_data[5]
.sym 13621 $PACKER_VCC_NET
.sym 13623 smi_ctrl_ins.int_cnt_24[4]
.sym 13627 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 13628 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13629 smi_ctrl_ins.int_cnt_24[3]
.sym 13630 i_smi_a3$SB_IO_IN
.sym 13635 i_config_SB_LUT4_I0_I1[2]
.sym 13637 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_O[1]
.sym 13638 w_cs[0]
.sym 13641 i_smi_a2_SB_LUT4_I1_O[1]
.sym 13649 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 13651 i_config_SB_LUT4_I0_I1[2]
.sym 13653 w_load
.sym 13657 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[2]
.sym 13658 spi_if_ins.w_rx_data[5]
.sym 13663 spi_if_ins.w_rx_data[6]
.sym 13664 w_fetch
.sym 13665 w_cs[0]
.sym 13668 w_cs[1]
.sym 13670 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 13671 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 13672 i_smi_a2_SB_LUT4_I1_O[1]
.sym 13678 rx_24_fifo.rd_addr[8]
.sym 13686 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 13687 w_load
.sym 13688 w_fetch
.sym 13689 w_cs[0]
.sym 13699 spi_if_ins.w_rx_data[6]
.sym 13701 spi_if_ins.w_rx_data[5]
.sym 13704 i_config_SB_LUT4_I0_I1[2]
.sym 13710 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[2]
.sym 13711 w_cs[0]
.sym 13712 w_fetch
.sym 13716 rx_24_fifo.rd_addr[8]
.sym 13717 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 13722 w_fetch
.sym 13724 w_cs[1]
.sym 13725 i_smi_a2_SB_LUT4_I1_O[1]
.sym 13726 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 13727 r_counter_$glb_clk
.sym 13729 w_ioc[1]
.sym 13730 w_ioc[0]
.sym 13731 w_cs[0]
.sym 13732 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 13733 w_ioc[3]
.sym 13734 w_ioc[2]
.sym 13739 i_smi_a2_SB_LUT4_I1_O[1]
.sym 13742 w_rx_data[6]
.sym 13743 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 13746 w_rx_data[7]
.sym 13748 rx_24_fifo.wr_addr[7]
.sym 13750 w_rx_data[1]
.sym 13751 w_tx_data_sys[0]
.sym 13752 w_rx_data[3]
.sym 13754 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 13756 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 13760 w_rx_24_fifo_data[11]
.sym 13761 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[0]
.sym 13762 w_rx_24_fifo_data[6]
.sym 13763 w_rx_data[7]
.sym 13764 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 13775 spi_if_ins.w_rx_data[4]
.sym 13776 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 13780 rx_24_fifo.rd_addr[1]
.sym 13781 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 13783 w_ioc[4]
.sym 13785 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 13787 w_ioc[0]
.sym 13789 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 13791 w_ioc[2]
.sym 13794 w_ioc[1]
.sym 13795 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 13796 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[2]
.sym 13797 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_O[1]
.sym 13798 w_ioc[3]
.sym 13803 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 13804 w_ioc[1]
.sym 13805 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 13806 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[2]
.sym 13809 w_ioc[0]
.sym 13810 w_ioc[4]
.sym 13811 w_ioc[1]
.sym 13815 w_ioc[4]
.sym 13816 w_ioc[2]
.sym 13818 w_ioc[3]
.sym 13828 w_ioc[3]
.sym 13830 w_ioc[2]
.sym 13835 spi_if_ins.w_rx_data[4]
.sym 13839 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 13840 rx_24_fifo.rd_addr[1]
.sym 13841 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 13842 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 13849 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_O[1]
.sym 13850 r_counter_$glb_clk
.sym 13852 io_ctrl_ins.o_pmod[2]
.sym 13853 io_ctrl_ins.o_pmod[3]
.sym 13854 i_config_SB_LUT4_I0_I1[2]
.sym 13855 io_ctrl_ins.o_pmod[7]
.sym 13856 io_ctrl_ins.o_pmod[6]
.sym 13857 io_ctrl_ins.o_pmod[4]
.sym 13858 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[2]
.sym 13859 i_config_SB_LUT4_I0_I1[0]
.sym 13865 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 13866 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 13868 spi_if_ins.w_rx_data[1]
.sym 13869 rx_24_fifo.wr_addr[5]
.sym 13870 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 13872 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 13873 spi_if_ins.w_rx_data[3]
.sym 13874 spi_if_ins.w_rx_data[0]
.sym 13875 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 13876 w_rx_data[2]
.sym 13877 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[2]
.sym 13878 spi_if_ins.w_rx_data[2]
.sym 13880 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 13882 lvds_rx_24_inst.r_data[9]
.sym 13883 w_tx_data_io[2]
.sym 13893 w_ioc[1]
.sym 13894 w_ioc[0]
.sym 13897 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0[2]
.sym 13898 w_ioc[4]
.sym 13901 lvds_rx_24_inst.r_data[2]
.sym 13902 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3[1]
.sym 13905 w_ioc[3]
.sym 13906 w_ioc[2]
.sym 13908 lvds_rx_24_inst.r_data[9]
.sym 13913 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 13918 lvds_rx_24_inst.r_data[4]
.sym 13927 lvds_rx_24_inst.r_data[2]
.sym 13933 lvds_rx_24_inst.r_data[9]
.sym 13938 lvds_rx_24_inst.r_data[4]
.sym 13945 w_ioc[2]
.sym 13946 w_ioc[3]
.sym 13947 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3[1]
.sym 13950 w_ioc[1]
.sym 13951 w_ioc[0]
.sym 13962 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0[2]
.sym 13964 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3[1]
.sym 13968 w_ioc[4]
.sym 13969 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 13971 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0[2]
.sym 13972 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 13973 lvds_clock_$glb_clk
.sym 13975 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 13976 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 13977 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 13978 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 13979 io_ctrl_ins.pmod_dir_state[6]
.sym 13980 io_ctrl_ins.pmod_dir_state[7]
.sym 13981 io_ctrl_ins.led1_state_SB_LUT4_I1_O[2]
.sym 13982 io_ctrl_ins.pmod_dir_state[4]
.sym 13987 lvds_rx_24_inst.r_data[2]
.sym 13995 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 13996 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 13997 rx_24_fifo.wr_addr[4]
.sym 14001 io_ctrl_ins.o_pmod[7]
.sym 14002 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 14005 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 14007 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 14010 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 14018 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 14019 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 14020 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 14022 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 14024 io_ctrl_ins.o_pmod[2]
.sym 14026 i_config_SB_LUT4_I0_I1[2]
.sym 14027 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[3]
.sym 14030 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 14031 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 14035 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 14036 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[2]
.sym 14037 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[2]
.sym 14038 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 14042 o_shdn_tx_lna$SB_IO_OUT
.sym 14044 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[2]
.sym 14047 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 14049 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[3]
.sym 14050 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[2]
.sym 14051 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 14052 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[2]
.sym 14055 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 14056 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 14057 i_config_SB_LUT4_I0_I1[2]
.sym 14058 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 14067 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 14069 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 14073 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 14074 i_config_SB_LUT4_I0_I1[2]
.sym 14075 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 14076 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 14085 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 14086 io_ctrl_ins.o_pmod[2]
.sym 14087 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 14088 o_shdn_tx_lna$SB_IO_OUT
.sym 14095 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 14096 r_counter_$glb_clk
.sym 14097 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[2]
.sym 14098 o_rx_h_tx_l_b$SB_IO_OUT
.sym 14099 i_button_SB_LUT4_I0_O[0]
.sym 14100 o_shdn_tx_lna$SB_IO_OUT
.sym 14101 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 14102 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 14103 o_shdn_rx_lna$SB_IO_OUT
.sym 14105 o_rx_h_tx_l$SB_IO_OUT
.sym 14112 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 14113 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[3]
.sym 14117 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 14121 lvds_rx_24_inst.o_debug_state[0]
.sym 14122 i_smi_a3$SB_IO_IN
.sym 14128 lvds_rx_24_inst.o_debug_state[1]
.sym 14140 w_rx_data[1]
.sym 14142 w_rx_data[7]
.sym 14148 w_rx_data[2]
.sym 14154 w_rx_data[6]
.sym 14166 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 14181 w_rx_data[6]
.sym 14192 w_rx_data[7]
.sym 14196 w_rx_data[2]
.sym 14209 w_rx_data[1]
.sym 14218 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 14219 r_counter_$glb_clk
.sym 14229 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 14232 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 14244 o_shdn_tx_lna$SB_IO_OUT
.sym 14288 lvds_rx_24_inst.o_debug_state[1]
.sym 14292 i_smi_a2_SB_LUT4_I1_O[1]
.sym 14293 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 14332 i_smi_a2_SB_LUT4_I1_O[1]
.sym 14333 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 14334 lvds_rx_24_inst.o_debug_state[1]
.sym 14344 i_smi_a1$SB_IO_IN
.sym 14388 i_smi_a2_SB_LUT4_I1_O[1]
.sym 14403 i_smi_a2_SB_LUT4_I1_O[1]
.sym 14418 i_sck$SB_IO_IN
.sym 14419 w_smi_data_output[3]
.sym 14421 i_smi_a3$SB_IO_IN
.sym 14436 i_smi_a3$SB_IO_IN
.sym 14440 i_sck$SB_IO_IN
.sym 14441 w_smi_data_output[3]
.sym 14445 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 14447 smi_ctrl_ins.soe_and_reset
.sym 14463 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 14476 i_smi_a3$SB_IO_IN
.sym 14495 lvds_rx_09_inst.r_data[12]
.sym 14501 lvds_rx_09_inst.r_data[11]
.sym 14540 lvds_rx_09_inst.r_data[11]
.sym 14557 lvds_rx_09_inst.r_data[12]
.sym 14565 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 14566 lvds_clock_$glb_clk
.sym 14574 lvds_rx_24_inst.r_data[15]
.sym 14578 lvds_rx_24_inst.r_data[13]
.sym 14586 w_rx_09_fifo_pulled_data[5]
.sym 14587 rx_09_fifo.wr_addr[7]
.sym 14588 i_smi_a2_SB_LUT4_I1_O[1]
.sym 14591 w_rx_09_fifo_pulled_data[4]
.sym 14593 lvds_rx_09_inst.r_data[11]
.sym 14595 lvds_rx_09_inst.r_data[12]
.sym 14597 i_smi_soe_se$SB_IO_IN
.sym 14606 w_rx_09_fifo_pulled_data[23]
.sym 14611 smi_ctrl_ins.soe_and_reset
.sym 14622 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 14629 rx_09_fifo.rd_addr[5]
.sym 14634 w_smi_data_output[7]
.sym 14640 smi_ctrl_ins.soe_and_reset
.sym 14651 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 14676 rx_09_fifo.rd_addr[0]
.sym 14701 rx_09_fifo.rd_addr[0]
.sym 14728 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 14729 r_counter_$glb_clk
.sym 14730 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 14733 sys_ctrl_ins.reset_count[2]
.sym 14734 sys_ctrl_ins.reset_count[3]
.sym 14735 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 14736 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 14737 sys_ctrl_ins.reset_count[1]
.sym 14738 sys_ctrl_ins.reset_count[0]
.sym 14744 rx_09_fifo.rd_addr[6]
.sym 14745 lvds_rx_24_inst.o_debug_state[0]
.sym 14746 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 14747 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 14749 rx_09_fifo.rd_addr[6]
.sym 14750 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 14751 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 14752 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 14753 $PACKER_VCC_NET
.sym 14754 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 14757 w_rx_09_fifo_empty
.sym 14758 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 14760 smi_ctrl_ins.int_cnt_09[4]
.sym 14762 i_smi_a1_SB_LUT4_I1_O
.sym 14763 lvds_rx_24_inst.r_data[13]
.sym 14765 rx_09_fifo.rd_addr[1]
.sym 14773 rx_09_fifo.rd_addr[1]
.sym 14783 rx_09_fifo.rd_addr[0]
.sym 14790 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 14792 rx_09_fifo.rd_addr[4]
.sym 14795 rx_09_fifo.rd_addr[5]
.sym 14799 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 14800 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 14801 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 14802 rx_09_fifo.rd_addr[6]
.sym 14804 $nextpnr_ICESTORM_LC_4$O
.sym 14807 rx_09_fifo.rd_addr[0]
.sym 14810 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 14813 rx_09_fifo.rd_addr[1]
.sym 14814 rx_09_fifo.rd_addr[0]
.sym 14816 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 14819 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 14820 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 14822 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[4]
.sym 14825 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 14826 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 14828 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[5]
.sym 14831 rx_09_fifo.rd_addr[4]
.sym 14832 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[4]
.sym 14834 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[6]
.sym 14837 rx_09_fifo.rd_addr[5]
.sym 14838 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[5]
.sym 14840 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[7]
.sym 14842 rx_09_fifo.rd_addr[6]
.sym 14844 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[6]
.sym 14846 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[8]
.sym 14848 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 14850 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[7]
.sym 14851 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 14852 r_counter_$glb_clk
.sym 14853 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 14857 w_smi_data_output[7]
.sym 14859 spi_if_ins.spi.r_tx_bit_count[2]
.sym 14869 rx_09_fifo.wr_addr[5]
.sym 14870 rx_09_fifo.rd_addr[1]
.sym 14872 rx_09_fifo.wr_addr[9]
.sym 14873 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14875 rx_09_fifo.rd_addr[9]
.sym 14876 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14877 rx_09_fifo.wr_addr[4]
.sym 14878 rx_09_fifo.rd_addr[4]
.sym 14879 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 14880 spi_if_ins.r_tx_byte[1]
.sym 14881 spi_if_ins.r_tx_byte[6]
.sym 14883 lvds_rx_24_inst.r_data[11]
.sym 14884 spi_if_ins.r_tx_byte[4]
.sym 14885 spi_if_ins.r_tx_byte[3]
.sym 14886 i_smi_a2_SB_LUT4_I1_O[0]
.sym 14888 smi_ctrl_ins.soe_and_reset
.sym 14889 spi_if_ins.r_tx_byte[5]
.sym 14890 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[8]
.sym 14895 smi_ctrl_ins.soe_and_reset
.sym 14897 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 14901 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[6]
.sym 14902 w_rx_24_fifo_empty
.sym 14905 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[10]
.sym 14907 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[4]
.sym 14908 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[5]
.sym 14910 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[7]
.sym 14911 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[8]
.sym 14912 rx_09_fifo.wr_addr[5]
.sym 14913 rx_09_fifo.wr_addr[8]
.sym 14916 rx_09_fifo.wr_addr[7]
.sym 14917 w_rx_09_fifo_empty
.sym 14919 rx_09_fifo.wr_addr[4]
.sym 14920 smi_ctrl_ins.int_cnt_09[4]
.sym 14921 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14923 rx_09_fifo.wr_addr[6]
.sym 14924 rx_09_fifo.rd_addr[9]
.sym 14925 smi_ctrl_ins.int_cnt_09[3]
.sym 14926 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]
.sym 14927 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[9]
.sym 14929 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14931 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[8]
.sym 14933 $nextpnr_ICESTORM_LC_5$I3
.sym 14935 rx_09_fifo.rd_addr[9]
.sym 14937 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[9]
.sym 14943 $nextpnr_ICESTORM_LC_5$I3
.sym 14946 rx_09_fifo.wr_addr[4]
.sym 14947 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[8]
.sym 14948 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[4]
.sym 14949 rx_09_fifo.wr_addr[8]
.sym 14952 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[5]
.sym 14953 rx_09_fifo.wr_addr[5]
.sym 14954 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]
.sym 14955 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[10]
.sym 14958 w_rx_24_fifo_empty
.sym 14961 w_rx_09_fifo_empty
.sym 14964 w_rx_09_fifo_empty
.sym 14966 smi_ctrl_ins.int_cnt_09[4]
.sym 14967 smi_ctrl_ins.int_cnt_09[3]
.sym 14970 rx_09_fifo.wr_addr[7]
.sym 14971 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[6]
.sym 14972 rx_09_fifo.wr_addr[6]
.sym 14973 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[7]
.sym 14974 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 14975 smi_ctrl_ins.soe_and_reset
.sym 14978 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14979 spi_if_ins.r_tx_data_valid
.sym 14980 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14982 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 14983 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 14984 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14990 rx_09_fifo.rd_addr[1]
.sym 14993 w_rx_09_fifo_data[23]
.sym 14995 w_rx_09_fifo_data[22]
.sym 15003 i_ss$SB_IO_IN
.sym 15005 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 15008 w_smi_read_req
.sym 15009 i_smi_a2$SB_IO_IN
.sym 15011 spi_if_ins.r_tx_byte[2]
.sym 15019 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15020 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15023 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15027 rx_09_fifo.wr_addr[5]
.sym 15029 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15030 spi_if_ins.spi.r_tx_byte[1]
.sym 15031 spi_if_ins.spi.r_tx_byte[5]
.sym 15033 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 15034 rx_09_fifo.rd_addr[5]
.sym 15039 spi_if_ins.r_tx_byte[7]
.sym 15040 spi_if_ins.r_tx_byte[1]
.sym 15041 rx_09_fifo.rd_addr[9]
.sym 15042 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15044 rx_09_fifo.wr_addr[9]
.sym 15045 spi_if_ins.r_tx_byte[3]
.sym 15047 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15049 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15051 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15052 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15053 spi_if_ins.spi.r_tx_byte[5]
.sym 15054 spi_if_ins.spi.r_tx_byte[1]
.sym 15057 rx_09_fifo.rd_addr[9]
.sym 15058 rx_09_fifo.wr_addr[5]
.sym 15059 rx_09_fifo.wr_addr[9]
.sym 15060 rx_09_fifo.rd_addr[5]
.sym 15065 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15069 spi_if_ins.r_tx_byte[7]
.sym 15077 spi_if_ins.r_tx_byte[1]
.sym 15089 spi_if_ins.r_tx_byte[3]
.sym 15093 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15094 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 15095 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15096 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15097 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15098 r_counter_$glb_clk
.sym 15099 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15100 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 15101 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 15102 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 15103 i_ss_SB_LUT4_I3_O
.sym 15104 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 15105 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 15107 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 15111 i_smi_a1$SB_IO_IN
.sym 15117 rx_09_fifo.rd_addr[0]
.sym 15118 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 15125 spi_if_ins.r_tx_byte[7]
.sym 15127 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15129 w_tx_data_smi[0]
.sym 15130 w_rx_09_fifo_full
.sym 15131 rx_09_fifo.rd_addr[9]
.sym 15132 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15133 spi_if_ins.r_tx_byte[0]
.sym 15143 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15144 spi_if_ins.r_tx_byte[0]
.sym 15148 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15151 spi_if_ins.r_tx_byte[6]
.sym 15154 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15156 spi_if_ins.r_tx_byte[4]
.sym 15159 spi_if_ins.r_tx_byte[5]
.sym 15161 i_smi_a3$SB_IO_IN
.sym 15169 i_smi_a2$SB_IO_IN
.sym 15171 spi_if_ins.r_tx_byte[2]
.sym 15172 i_smi_a1$SB_IO_IN
.sym 15183 spi_if_ins.r_tx_byte[4]
.sym 15186 i_smi_a3$SB_IO_IN
.sym 15187 i_smi_a2$SB_IO_IN
.sym 15188 i_smi_a1$SB_IO_IN
.sym 15189 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15194 spi_if_ins.r_tx_byte[2]
.sym 15198 i_smi_a1$SB_IO_IN
.sym 15200 i_smi_a3$SB_IO_IN
.sym 15201 i_smi_a2$SB_IO_IN
.sym 15207 spi_if_ins.r_tx_byte[5]
.sym 15213 spi_if_ins.r_tx_byte[6]
.sym 15218 spi_if_ins.r_tx_byte[0]
.sym 15220 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15221 r_counter_$glb_clk
.sym 15222 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15227 spi_if_ins.state_if[2]
.sym 15235 $PACKER_VCC_NET
.sym 15237 lvds_rx_24_inst.o_debug_state[0]
.sym 15238 i_ss_SB_LUT4_I3_O
.sym 15243 w_rx_09_fifo_data[7]
.sym 15248 i_smi_a1_SB_LUT4_I1_O
.sym 15255 lvds_rx_24_inst.r_data[13]
.sym 15266 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 15268 w_rx_09_fifo_empty
.sym 15281 w_rx_24_fifo_empty
.sym 15284 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 15286 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15290 w_rx_09_fifo_full
.sym 15297 w_rx_09_fifo_empty
.sym 15311 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15322 w_rx_24_fifo_empty
.sym 15341 w_rx_09_fifo_full
.sym 15343 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 15344 r_counter_$glb_clk
.sym 15345 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 15346 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 15347 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15348 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15350 spi_if_ins.state_if[1]
.sym 15351 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15352 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15353 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 15358 spi_if_ins.w_rx_data[2]
.sym 15360 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 15361 rx_09_fifo.wr_addr[5]
.sym 15362 spi_if_ins.w_rx_data[6]
.sym 15363 rx_09_fifo.wr_addr[4]
.sym 15364 rx_24_fifo.rd_addr[6]
.sym 15365 $PACKER_VCC_NET
.sym 15366 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 15367 rx_09_fifo.wr_addr[6]
.sym 15368 spi_if_ins.w_rx_data[3]
.sym 15370 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15371 spi_if_ins.r_tx_byte[1]
.sym 15372 lvds_rx_24_inst.r_data[3]
.sym 15373 spi_if_ins.r_tx_byte[6]
.sym 15374 spi_if_ins.state_if[2]
.sym 15375 spi_if_ins.r_tx_byte[4]
.sym 15376 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15377 spi_if_ins.r_tx_byte[3]
.sym 15378 lvds_rx_24_inst.r_data[25]
.sym 15379 w_cs[1]
.sym 15380 lvds_rx_24_inst.o_debug_state[0]
.sym 15381 spi_if_ins.r_tx_byte[5]
.sym 15402 smi_ctrl_ins.r_fifo_24_pull
.sym 15407 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 15427 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 15444 smi_ctrl_ins.r_fifo_24_pull
.sym 15467 r_counter_$glb_clk
.sym 15468 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 15469 lvds_rx_24_inst.r_data[7]
.sym 15470 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15471 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15472 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_O[2]
.sym 15473 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15474 lvds_rx_24_inst.r_data[27]
.sym 15475 lvds_rx_24_inst.r_data[29]
.sym 15476 lvds_rx_24_inst.r_data[5]
.sym 15482 rx_24_fifo.rd_addr[8]
.sym 15484 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15485 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15486 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 15488 w_rx_09_fifo_data[19]
.sym 15490 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 15491 lvds_rx_24_inst.o_debug_state[1]
.sym 15492 rx_24_fifo.rd_addr[1]
.sym 15493 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15495 spi_if_ins.r_tx_byte[2]
.sym 15497 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15499 spi_if_ins.w_rx_data[1]
.sym 15500 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15502 lvds_rx_24_inst.r_data[7]
.sym 15503 spi_if_ins.w_rx_data[4]
.sym 15514 spi_if_ins.state_if[1]
.sym 15527 lvds_rx_24_inst.r_data[13]
.sym 15530 spi_if_ins.state_if[0]
.sym 15534 spi_if_ins.state_if[2]
.sym 15535 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15536 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15538 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15543 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15549 spi_if_ins.state_if[2]
.sym 15550 spi_if_ins.state_if[0]
.sym 15551 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15552 spi_if_ins.state_if[1]
.sym 15558 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15568 lvds_rx_24_inst.r_data[13]
.sym 15573 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15574 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15575 spi_if_ins.state_if[2]
.sym 15579 spi_if_ins.state_if[0]
.sym 15580 spi_if_ins.state_if[2]
.sym 15581 spi_if_ins.state_if[1]
.sym 15582 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15589 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 15590 lvds_clock_$glb_clk
.sym 15592 spi_if_ins.r_tx_byte[1]
.sym 15593 spi_if_ins.r_tx_byte[6]
.sym 15594 spi_if_ins.r_tx_byte[4]
.sym 15595 spi_if_ins.r_tx_byte[3]
.sym 15596 spi_if_ins.r_tx_byte[7]
.sym 15597 spi_if_ins.r_tx_byte[5]
.sym 15598 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15599 spi_if_ins.r_tx_byte[2]
.sym 15606 w_rx_24_fifo_data[31]
.sym 15609 lvds_rx_24_inst.r_data[5]
.sym 15614 w_rx_24_fifo_data[15]
.sym 15615 $PACKER_VCC_NET
.sym 15616 spi_if_ins.state_if[0]
.sym 15617 spi_if_ins.r_tx_byte[7]
.sym 15621 w_tx_data_smi[0]
.sym 15622 spi_if_ins.state_if[0]
.sym 15623 w_cs[1]
.sym 15625 w_fetch
.sym 15627 w_cs[2]
.sym 15636 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15638 spi_if_ins.w_rx_data[6]
.sym 15646 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15647 w_cs[2]
.sym 15648 spi_if_ins.w_rx_data[5]
.sym 15649 w_cs[1]
.sym 15653 i_smi_a3$SB_IO_IN
.sym 15656 i_smi_a1$SB_IO_IN
.sym 15657 w_cs[3]
.sym 15658 i_smi_a2$SB_IO_IN
.sym 15660 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_O[1]
.sym 15662 w_cs[0]
.sym 15666 spi_if_ins.w_rx_data[5]
.sym 15669 spi_if_ins.w_rx_data[6]
.sym 15672 w_cs[3]
.sym 15673 w_cs[1]
.sym 15674 w_cs[2]
.sym 15675 w_cs[0]
.sym 15696 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15697 i_smi_a3$SB_IO_IN
.sym 15698 i_smi_a1$SB_IO_IN
.sym 15699 i_smi_a2$SB_IO_IN
.sym 15712 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_O[1]
.sym 15713 r_counter_$glb_clk
.sym 15714 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15715 w_rx_data[5]
.sym 15716 w_rx_data[2]
.sym 15717 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15718 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 15719 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15720 w_rx_data[0]
.sym 15721 smi_ctrl_ins.o_data_out_SB_LUT4_I0_3_O[0]
.sym 15722 smi_ctrl_ins.o_data_out_SB_LUT4_I0_3_O[1]
.sym 15729 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 15731 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15733 smi_ctrl_ins.int_cnt_24[3]
.sym 15735 w_cs[2]
.sym 15737 w_rx_24_fifo_data[30]
.sym 15739 w_rx_data[4]
.sym 15742 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15747 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15748 w_cs[0]
.sym 15749 w_rx_data[1]
.sym 15750 w_rx_data[2]
.sym 15756 spi_if_ins.w_rx_data[6]
.sym 15758 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15759 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 15764 w_ioc[1]
.sym 15766 spi_if_ins.w_rx_data[3]
.sym 15767 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15770 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15771 spi_if_ins.w_rx_data[1]
.sym 15774 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[2]
.sym 15775 spi_if_ins.w_rx_data[4]
.sym 15783 w_cs[1]
.sym 15785 w_fetch
.sym 15786 w_load
.sym 15787 w_cs[2]
.sym 15789 w_fetch
.sym 15791 w_cs[1]
.sym 15792 w_load
.sym 15798 spi_if_ins.w_rx_data[1]
.sym 15802 spi_if_ins.w_rx_data[3]
.sym 15807 w_ioc[1]
.sym 15808 w_cs[2]
.sym 15809 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15810 w_fetch
.sym 15814 spi_if_ins.w_rx_data[4]
.sym 15820 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[2]
.sym 15821 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 15827 spi_if_ins.w_rx_data[6]
.sym 15832 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15835 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15836 r_counter_$glb_clk
.sym 15838 io_ctrl_ins.debug_mode[1]
.sym 15839 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 15840 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 15842 io_ctrl_ins.debug_mode[0]
.sym 15843 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 15844 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 15845 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 15851 smi_ctrl_ins.o_data_out_SB_LUT4_I0_3_O[0]
.sym 15852 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 15853 w_tx_data_io[2]
.sym 15855 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15856 $PACKER_VCC_NET
.sym 15859 w_rx_data[2]
.sym 15861 lvds_rx_24_inst.o_debug_state[0]
.sym 15862 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15863 w_rx_data[3]
.sym 15864 lvds_rx_24_inst.r_data[3]
.sym 15865 i_config_SB_LUT4_I0_I1[0]
.sym 15867 w_rx_data[4]
.sym 15868 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 15871 w_rx_data[6]
.sym 15873 w_tx_data_io[3]
.sym 15879 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15884 spi_if_ins.w_rx_data[0]
.sym 15886 spi_if_ins.w_rx_data[1]
.sym 15889 spi_if_ins.w_rx_data[3]
.sym 15890 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_O[1]
.sym 15894 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15898 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 15901 spi_if_ins.w_rx_data[2]
.sym 15906 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15915 spi_if_ins.w_rx_data[1]
.sym 15918 spi_if_ins.w_rx_data[0]
.sym 15926 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15930 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 15931 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15933 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15937 spi_if_ins.w_rx_data[3]
.sym 15945 spi_if_ins.w_rx_data[2]
.sym 15958 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_O[1]
.sym 15959 r_counter_$glb_clk
.sym 15961 io_ctrl_ins.pmod_dir_state[0]
.sym 15962 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 15963 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 15964 io_ctrl_ins.pmod_dir_state[5]
.sym 15965 i_config_SB_LUT4_I0_I1[3]
.sym 15967 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15968 io_ctrl_ins.led0_state_SB_LUT4_I1_O[3]
.sym 15974 rx_24_fifo.wr_addr[3]
.sym 15975 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 15977 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 15978 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 15979 rx_24_fifo.wr_addr[2]
.sym 15980 rx_24_fifo.wr_addr[5]
.sym 15981 rx_24_fifo.wr_addr[4]
.sym 15982 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 15986 w_tx_data_io[7]
.sym 15990 rx_24_fifo.wr_addr[0]
.sym 15991 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 15993 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 15995 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16004 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16007 io_ctrl_ins.o_pmod[4]
.sym 16008 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16009 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 16010 w_ioc[1]
.sym 16011 w_ioc[0]
.sym 16013 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 16016 w_rx_data[7]
.sym 16020 w_rx_data[2]
.sym 16023 w_rx_data[3]
.sym 16027 w_rx_data[4]
.sym 16028 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[2]
.sym 16031 w_rx_data[6]
.sym 16035 w_rx_data[2]
.sym 16041 w_rx_data[3]
.sym 16048 w_ioc[1]
.sym 16049 w_ioc[0]
.sym 16050 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[2]
.sym 16055 w_rx_data[7]
.sym 16061 w_rx_data[6]
.sym 16068 w_rx_data[4]
.sym 16071 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 16072 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 16073 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16074 io_ctrl_ins.o_pmod[4]
.sym 16077 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[2]
.sym 16078 w_ioc[0]
.sym 16079 w_ioc[1]
.sym 16081 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16082 r_counter_$glb_clk
.sym 16084 io_ctrl_ins.led1_state_SB_LUT4_I1_O[3]
.sym 16085 w_tx_data_io[0]
.sym 16086 w_tx_data_io[1]
.sym 16087 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 16088 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 16089 w_tx_data_io[3]
.sym 16090 w_tx_data_io[4]
.sym 16091 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[3]
.sym 16102 i_smi_a2_SB_LUT4_I1_O[1]
.sym 16106 $PACKER_VCC_NET
.sym 16109 i_config_SB_LUT4_I0_I1[2]
.sym 16116 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 16117 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[0]
.sym 16118 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 16119 i_config_SB_LUT4_I0_I1[0]
.sym 16126 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[0]
.sym 16127 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 16129 io_ctrl_ins.o_pmod[6]
.sym 16130 o_shdn_rx_lna$SB_IO_OUT
.sym 16131 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[3]
.sym 16135 i_config_SB_LUT4_I0_I1[2]
.sym 16136 w_rx_data[7]
.sym 16137 w_rx_data[4]
.sym 16138 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[2]
.sym 16139 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[3]
.sym 16141 w_rx_data[6]
.sym 16143 io_ctrl_ins.debug_mode[1]
.sym 16144 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 16145 io_ctrl_ins.pmod_dir_state[6]
.sym 16147 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 16148 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 16151 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 16153 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 16160 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 16161 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 16164 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[3]
.sym 16165 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 16166 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 16167 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[2]
.sym 16170 io_ctrl_ins.o_pmod[6]
.sym 16171 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 16172 io_ctrl_ins.pmod_dir_state[6]
.sym 16173 i_config_SB_LUT4_I0_I1[2]
.sym 16176 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[0]
.sym 16177 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[3]
.sym 16178 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 16179 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[2]
.sym 16184 w_rx_data[6]
.sym 16191 w_rx_data[7]
.sym 16194 io_ctrl_ins.debug_mode[1]
.sym 16195 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 16196 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 16197 o_shdn_rx_lna$SB_IO_OUT
.sym 16200 w_rx_data[4]
.sym 16204 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 16205 r_counter_$glb_clk
.sym 16207 w_tx_data_io[7]
.sym 16208 i_button_SB_LUT4_I0_O[1]
.sym 16209 w_tx_data_io[5]
.sym 16210 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16211 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 16212 w_tx_data_io[6]
.sym 16213 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 16214 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 16219 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 16223 w_rx_24_fifo_data[6]
.sym 16224 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[0]
.sym 16225 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 16227 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 16229 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 16232 i_config[3]$SB_IO_IN
.sym 16237 o_rx_h_tx_l$SB_IO_OUT
.sym 16248 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 16250 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16251 io_ctrl_ins.rf_pin_state[7]
.sym 16252 io_ctrl_ins.rf_pin_state[2]
.sym 16254 io_ctrl_ins.o_pmod[7]
.sym 16255 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 16257 io_ctrl_ins.rf_pin_state[6]
.sym 16259 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 16261 io_ctrl_ins.pmod_dir_state[7]
.sym 16262 io_ctrl_ins.rf_pin_state[1]
.sym 16265 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16267 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16269 i_config_SB_LUT4_I0_I1[2]
.sym 16275 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16276 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16281 io_ctrl_ins.rf_pin_state[6]
.sym 16282 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16283 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16287 i_config_SB_LUT4_I0_I1[2]
.sym 16288 io_ctrl_ins.o_pmod[7]
.sym 16289 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 16290 io_ctrl_ins.pmod_dir_state[7]
.sym 16293 io_ctrl_ins.rf_pin_state[2]
.sym 16294 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16295 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16296 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16300 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 16305 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16306 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16307 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16308 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16311 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16312 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16313 io_ctrl_ins.rf_pin_state[1]
.sym 16323 io_ctrl_ins.rf_pin_state[7]
.sym 16324 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16325 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16327 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 16328 r_counter_$glb_clk
.sym 16336 io_ctrl_ins.pmod_dir_state[3]
.sym 16342 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16346 $PACKER_VCC_NET
.sym 16349 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 16353 lvds_rx_24_inst.o_debug_state[0]
.sym 16356 w_rx_data[3]
.sym 16362 i_button$SB_IO_IN
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16497 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 16521 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 16523 i_smi_a3$SB_IO_IN
.sym 16524 lvds_rx_24_inst.o_debug_state[1]
.sym 16554 w_smi_data_output[6]
.sym 16556 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 16557 w_smi_data_output[5]
.sym 16558 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 16559 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 16560 w_smi_data_output[4]
.sym 16581 smi_ctrl_ins.soe_and_reset
.sym 16585 i_smi_soe_se$SB_IO_IN
.sym 16596 i_smi_soe_se$SB_IO_IN
.sym 16605 w_rx_09_fifo_pulled_data[23]
.sym 16610 i_smi_a2_SB_LUT4_I1_O[1]
.sym 16612 smi_ctrl_ins.int_cnt_09[3]
.sym 16620 w_rx_09_fifo_pulled_data[7]
.sym 16626 smi_ctrl_ins.int_cnt_09[4]
.sym 16634 smi_ctrl_ins.int_cnt_09[3]
.sym 16635 w_rx_09_fifo_pulled_data[7]
.sym 16636 w_rx_09_fifo_pulled_data[23]
.sym 16637 smi_ctrl_ins.int_cnt_09[4]
.sym 16647 i_smi_a2_SB_LUT4_I1_O[1]
.sym 16648 i_smi_soe_se$SB_IO_IN
.sym 16684 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 16686 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 16688 int_miso
.sym 16697 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 16699 w_rx_09_fifo_data[12]
.sym 16701 w_rx_09_fifo_data[13]
.sym 16702 w_smi_data_output[6]
.sym 16710 i_ss$SB_IO_IN
.sym 16712 i_smi_a2_SB_LUT4_I1_O[0]
.sym 16714 w_rx_09_fifo_pulled_data[7]
.sym 16715 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 16718 i_smi_a2_SB_LUT4_I1_O[0]
.sym 16721 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 16725 smi_ctrl_ins.int_cnt_09[3]
.sym 16731 lvds_rx_24_inst.r_data[15]
.sym 16738 smi_ctrl_ins.soe_and_reset
.sym 16739 smi_ctrl_ins.int_cnt_09[4]
.sym 16743 int_miso
.sym 16747 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 16759 lvds_rx_24_inst.r_data[11]
.sym 16764 lvds_rx_24_inst.r_data[13]
.sym 16765 lvds_rx_24_inst.o_debug_state[0]
.sym 16804 lvds_rx_24_inst.o_debug_state[0]
.sym 16805 lvds_rx_24_inst.r_data[13]
.sym 16828 lvds_rx_24_inst.r_data[11]
.sym 16830 lvds_rx_24_inst.o_debug_state[0]
.sym 16837 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]_$glb_ce
.sym 16838 lvds_clock_$glb_clk
.sym 16839 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 16842 spi_if_ins.spi.r_tx_bit_count[2]
.sym 16843 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 16844 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 16845 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 16847 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 16848 spi_if_ins.r_tx_byte[7]
.sym 16851 spi_if_ins.r_tx_byte[7]
.sym 16856 w_rx_09_fifo_pulled_data[23]
.sym 16860 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 16862 rx_09_fifo.rd_addr[4]
.sym 16863 lvds_rx_24_inst.r_data[11]
.sym 16865 lvds_rx_24_inst.r_data[15]
.sym 16866 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 16871 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 16872 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 16874 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 16875 smi_ctrl_ins.int_cnt_09[4]
.sym 16883 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 16884 sys_ctrl_ins.reset_count[3]
.sym 16891 sys_ctrl_ins.reset_count[2]
.sym 16892 sys_ctrl_ins.reset_count[3]
.sym 16894 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 16895 sys_ctrl_ins.reset_count[1]
.sym 16901 sys_ctrl_ins.reset_cmd
.sym 16912 sys_ctrl_ins.reset_count[0]
.sym 16913 $nextpnr_ICESTORM_LC_9$O
.sym 16916 sys_ctrl_ins.reset_count[0]
.sym 16919 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 16922 sys_ctrl_ins.reset_count[1]
.sym 16925 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 16926 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 16927 sys_ctrl_ins.reset_count[2]
.sym 16929 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 16933 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 16934 sys_ctrl_ins.reset_count[3]
.sym 16935 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 16938 sys_ctrl_ins.reset_cmd
.sym 16940 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 16944 sys_ctrl_ins.reset_count[1]
.sym 16945 sys_ctrl_ins.reset_count[3]
.sym 16946 sys_ctrl_ins.reset_count[2]
.sym 16947 sys_ctrl_ins.reset_count[0]
.sym 16950 sys_ctrl_ins.reset_count[0]
.sym 16952 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 16953 sys_ctrl_ins.reset_count[1]
.sym 16959 sys_ctrl_ins.reset_count[0]
.sym 16960 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 16961 r_counter_$glb_clk
.sym 16962 sys_ctrl_ins.reset_cmd
.sym 16964 spi_if_ins.spi.SCKr[0]
.sym 16965 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 16966 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 16967 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 16968 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 16969 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 16970 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 16973 w_tx_data_io[0]
.sym 16976 $PACKER_VCC_NET
.sym 16977 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 16979 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 16982 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 16983 w_smi_read_req
.sym 16986 i_ss$SB_IO_IN
.sym 16987 spi_if_ins.spi.r_tx_bit_count[2]
.sym 16988 i_ss$SB_IO_IN
.sym 16989 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 16992 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 16993 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 16994 i_smi_a2_SB_LUT4_I1_O[0]
.sym 16996 i_ss$SB_IO_IN
.sym 16998 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 17006 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17007 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 17015 i_smi_a1_SB_LUT4_I1_O
.sym 17019 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 17021 i_smi_a2_SB_LUT4_I1_O[0]
.sym 17029 smi_ctrl_ins.soe_and_reset
.sym 17035 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 17055 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 17056 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 17057 i_smi_a2_SB_LUT4_I1_O[0]
.sym 17058 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 17070 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17083 i_smi_a1_SB_LUT4_I1_O
.sym 17084 smi_ctrl_ins.soe_and_reset
.sym 17088 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17089 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17092 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 17093 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17099 rx_09_fifo.rd_addr[9]
.sym 17102 $PACKER_GND_NET
.sym 17105 i_sck$SB_IO_IN
.sym 17110 w_rx_09_fifo_data[17]
.sym 17111 i_mosi$SB_IO_IN
.sym 17115 lvds_rx_24_inst.r_data[15]
.sym 17118 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 17129 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 17130 spi_if_ins.spi.r_tx_byte[7]
.sym 17133 spi_if_ins.spi.r_tx_byte[3]
.sym 17138 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17140 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17141 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17142 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17145 spi_if_ins.r_tx_data_valid
.sym 17146 spi_if_ins.spi.r_tx_byte[2]
.sym 17147 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17148 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17149 spi_if_ins.spi.r_tx_byte[6]
.sym 17150 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17153 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17154 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17156 i_ss$SB_IO_IN
.sym 17158 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17166 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17167 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17168 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17169 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17174 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17178 spi_if_ins.spi.r_tx_byte[7]
.sym 17179 spi_if_ins.spi.r_tx_byte[3]
.sym 17180 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17181 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17191 spi_if_ins.r_tx_data_valid
.sym 17193 i_ss$SB_IO_IN
.sym 17196 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17197 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17199 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17202 spi_if_ins.spi.r_tx_byte[2]
.sym 17203 spi_if_ins.spi.r_tx_byte[6]
.sym 17204 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17205 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17206 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 17207 r_counter_$glb_clk
.sym 17208 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17211 spi_if_ins.spi.r_rx_byte[4]
.sym 17212 spi_if_ins.spi.r_rx_byte[6]
.sym 17213 spi_if_ins.spi.r_rx_byte[3]
.sym 17216 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 17221 rx_09_fifo.wr_addr[6]
.sym 17233 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 17234 rx_09_fifo.rd_addr[4]
.sym 17235 spi_if_ins.w_rx_data[5]
.sym 17236 rx_09_fifo.rd_addr[5]
.sym 17237 smi_ctrl_ins.soe_and_reset
.sym 17238 rx_09_fifo.rd_addr[6]
.sym 17241 spi_if_ins.w_rx_data[0]
.sym 17242 i_smi_a2_SB_LUT4_I1_O[1]
.sym 17243 spi_if_ins.w_rx_data[4]
.sym 17244 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17256 i_ss$SB_IO_IN
.sym 17261 i_ss_SB_LUT4_I3_O
.sym 17267 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17270 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17271 i_mosi$SB_IO_IN
.sym 17276 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17279 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17281 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17284 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17292 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17298 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17302 i_ss$SB_IO_IN
.sym 17308 i_mosi$SB_IO_IN
.sym 17314 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17328 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17329 i_ss_SB_LUT4_I3_O
.sym 17330 i_sck$SB_IO_IN_$glb_clk
.sym 17332 spi_if_ins.w_rx_data[3]
.sym 17333 spi_if_ins.w_rx_data[1]
.sym 17334 spi_if_ins.w_rx_data[0]
.sym 17335 spi_if_ins.w_rx_data[4]
.sym 17336 spi_if_ins.w_rx_data[2]
.sym 17337 spi_if_ins.w_rx_data[6]
.sym 17338 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17339 spi_if_ins.w_rx_data[5]
.sym 17345 rx_09_fifo.rd_addr[4]
.sym 17349 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 17350 i_smi_a1_SB_LUT4_I1_O
.sym 17352 i_ss_SB_LUT4_I3_O
.sym 17353 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17357 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17358 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17361 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17363 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 17367 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17375 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17383 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17393 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17433 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17452 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17453 r_counter_$glb_clk
.sym 17454 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17455 spi_if_ins.spi.r_rx_byte[5]
.sym 17456 spi_if_ins.spi.r_rx_byte[1]
.sym 17457 spi_if_ins.spi.r_rx_byte[7]
.sym 17461 spi_if_ins.spi.r_rx_byte[0]
.sym 17462 spi_if_ins.spi.r_rx_byte[2]
.sym 17467 i_ss$SB_IO_IN
.sym 17470 spi_if_ins.w_rx_data[4]
.sym 17471 w_rx_09_fifo_pulled_data[9]
.sym 17472 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 17473 $PACKER_VCC_NET
.sym 17474 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17475 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17476 spi_if_ins.w_rx_data[1]
.sym 17477 spi_if_ins.state_if[2]
.sym 17478 i_smi_a2$SB_IO_IN
.sym 17479 lvds_rx_24_inst.r_data[11]
.sym 17481 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 17485 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 17486 smi_ctrl_ins.int_cnt_24[4]
.sym 17487 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17488 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 17489 spi_if_ins.w_rx_data[5]
.sym 17490 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 17500 spi_if_ins.state_if[2]
.sym 17503 spi_if_ins.state_if[0]
.sym 17508 spi_if_ins.state_if[1]
.sym 17509 lvds_rx_24_inst.o_debug_state[1]
.sym 17511 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17512 i_smi_a2_SB_LUT4_I1_O[1]
.sym 17514 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17515 lvds_rx_24_inst.o_debug_state[0]
.sym 17518 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17520 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 17522 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17529 spi_if_ins.state_if[2]
.sym 17530 spi_if_ins.state_if[1]
.sym 17532 spi_if_ins.state_if[0]
.sym 17535 spi_if_ins.state_if[0]
.sym 17536 spi_if_ins.state_if[2]
.sym 17537 spi_if_ins.state_if[1]
.sym 17541 spi_if_ins.state_if[2]
.sym 17542 spi_if_ins.state_if[0]
.sym 17544 spi_if_ins.state_if[1]
.sym 17553 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17554 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17555 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17556 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 17559 spi_if_ins.state_if[0]
.sym 17560 spi_if_ins.state_if[2]
.sym 17561 spi_if_ins.state_if[1]
.sym 17562 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17565 spi_if_ins.state_if[2]
.sym 17566 spi_if_ins.state_if[0]
.sym 17567 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17568 spi_if_ins.state_if[1]
.sym 17572 lvds_rx_24_inst.o_debug_state[1]
.sym 17573 lvds_rx_24_inst.o_debug_state[0]
.sym 17574 i_smi_a2_SB_LUT4_I1_O[1]
.sym 17575 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17576 r_counter_$glb_clk
.sym 17578 w_rx_24_fifo_data[14]
.sym 17579 w_rx_24_fifo_data[31]
.sym 17580 w_rx_24_fifo_data[21]
.sym 17581 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 17582 w_rx_24_fifo_data[13]
.sym 17583 w_rx_24_fifo_data[29]
.sym 17584 w_rx_24_fifo_data[20]
.sym 17585 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 17589 io_ctrl_ins.debug_mode[1]
.sym 17590 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 17592 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17595 spi_if_ins.r_tx_byte[0]
.sym 17598 rx_09_fifo.rd_addr[9]
.sym 17599 spi_if_ins.state_if[0]
.sym 17602 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17603 w_tx_data_smi[2]
.sym 17607 w_rx_24_fifo_data[28]
.sym 17609 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 17611 spi_if_ins.w_rx_data[2]
.sym 17612 w_tx_data_smi[1]
.sym 17620 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17621 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17623 lvds_rx_24_inst.r_data[25]
.sym 17624 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_O[1]
.sym 17625 lvds_rx_24_inst.o_debug_state[0]
.sym 17628 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17629 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17630 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17631 spi_if_ins.state_if[1]
.sym 17632 lvds_rx_24_inst.r_data[27]
.sym 17633 lvds_rx_24_inst.r_data[3]
.sym 17637 spi_if_ins.state_if[0]
.sym 17638 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_O[2]
.sym 17642 lvds_rx_24_inst.r_data[5]
.sym 17653 lvds_rx_24_inst.r_data[5]
.sym 17654 lvds_rx_24_inst.o_debug_state[0]
.sym 17658 spi_if_ins.state_if[1]
.sym 17659 spi_if_ins.state_if[0]
.sym 17664 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17665 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_O[2]
.sym 17667 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_O[1]
.sym 17670 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17672 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17673 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17676 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17679 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17683 lvds_rx_24_inst.r_data[25]
.sym 17685 lvds_rx_24_inst.o_debug_state[0]
.sym 17688 lvds_rx_24_inst.r_data[27]
.sym 17690 lvds_rx_24_inst.o_debug_state[0]
.sym 17694 lvds_rx_24_inst.r_data[3]
.sym 17695 lvds_rx_24_inst.o_debug_state[0]
.sym 17698 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]_$glb_ce
.sym 17699 lvds_clock_$glb_clk
.sym 17700 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 17702 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17703 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17704 smi_ctrl_ins.int_cnt_24[4]
.sym 17705 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 17706 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 17707 smi_ctrl_ins.int_cnt_24[3]
.sym 17716 rx_24_fifo.wr_addr[6]
.sym 17717 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17719 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17721 lvds_rx_24_inst.r_data[12]
.sym 17723 $PACKER_VCC_NET
.sym 17726 spi_if_ins.w_rx_data[0]
.sym 17727 spi_if_ins.w_rx_data[5]
.sym 17729 w_tx_data_io[4]
.sym 17730 i_smi_a2_SB_LUT4_I1_O[1]
.sym 17731 spi_if_ins.w_rx_data[4]
.sym 17733 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 17734 smi_ctrl_ins.soe_and_reset
.sym 17742 w_cs[3]
.sym 17745 w_cs[2]
.sym 17747 r_tx_data[7]
.sym 17750 w_cs[1]
.sym 17751 r_tx_data[3]
.sym 17760 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17762 r_tx_data[6]
.sym 17763 r_tx_data[2]
.sym 17764 r_tx_data[4]
.sym 17768 r_tx_data[1]
.sym 17771 w_cs[0]
.sym 17773 r_tx_data[5]
.sym 17778 r_tx_data[1]
.sym 17784 r_tx_data[6]
.sym 17789 r_tx_data[4]
.sym 17796 r_tx_data[3]
.sym 17802 r_tx_data[7]
.sym 17806 r_tx_data[5]
.sym 17811 w_cs[3]
.sym 17812 w_cs[1]
.sym 17813 w_cs[0]
.sym 17814 w_cs[2]
.sym 17819 r_tx_data[2]
.sym 17821 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17822 r_counter_$glb_clk
.sym 17824 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17825 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17826 r_tx_data[1]
.sym 17828 r_tx_data[6]
.sym 17829 r_tx_data[2]
.sym 17830 r_tx_data[4]
.sym 17831 r_tx_data[5]
.sym 17837 r_tx_data[3]
.sym 17838 w_tx_data_io[3]
.sym 17839 lvds_rx_24_inst.o_debug_state[0]
.sym 17841 $PACKER_VCC_NET
.sym 17844 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 17850 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 17856 w_rx_data[5]
.sym 17866 w_tx_data_smi[0]
.sym 17867 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 17868 w_cs[1]
.sym 17871 w_tx_data_io[2]
.sym 17873 w_tx_data_smi[2]
.sym 17876 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17880 w_cs[2]
.sym 17881 spi_if_ins.w_rx_data[2]
.sym 17882 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 17883 w_cs[0]
.sym 17886 spi_if_ins.w_rx_data[0]
.sym 17887 spi_if_ins.w_rx_data[5]
.sym 17889 w_cs[3]
.sym 17890 w_tx_data_io[0]
.sym 17898 spi_if_ins.w_rx_data[5]
.sym 17907 spi_if_ins.w_rx_data[2]
.sym 17910 w_cs[2]
.sym 17911 w_cs[1]
.sym 17912 w_cs[0]
.sym 17913 w_cs[3]
.sym 17916 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 17917 w_tx_data_io[0]
.sym 17918 w_tx_data_smi[0]
.sym 17919 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 17922 w_cs[0]
.sym 17923 w_cs[3]
.sym 17924 w_cs[2]
.sym 17925 w_cs[1]
.sym 17930 spi_if_ins.w_rx_data[0]
.sym 17934 w_cs[0]
.sym 17935 w_cs[1]
.sym 17936 w_cs[2]
.sym 17937 w_cs[3]
.sym 17940 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 17941 w_tx_data_io[2]
.sym 17942 w_tx_data_smi[2]
.sym 17943 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 17944 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17945 r_counter_$glb_clk
.sym 17947 io_ctrl_ins.o_pmod[5]
.sym 17949 io_ctrl_ins.o_pmod[0]
.sym 17951 io_ctrl_ins.led1_state_SB_LUT4_I1_O[0]
.sym 17959 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 17961 w_fetch
.sym 17962 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17965 rx_24_fifo.wr_addr[0]
.sym 17966 w_tx_data_io[7]
.sym 17967 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 17968 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17969 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 17971 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 17972 io_ctrl_ins.led1_state_SB_LUT4_I1_O[0]
.sym 17973 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 17974 rx_24_fifo.rd_addr[8]
.sym 17975 w_tx_data_io[1]
.sym 17976 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 17977 rx_24_fifo.rd_addr[0]
.sym 17978 w_rx_data[0]
.sym 17979 io_ctrl_ins.debug_mode[1]
.sym 17981 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 17982 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 17989 w_rx_data[2]
.sym 17993 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 17994 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 17999 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 18000 i_smi_a2_SB_LUT4_I1_O[1]
.sym 18001 w_rx_data[0]
.sym 18004 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18006 w_rx_data[3]
.sym 18013 w_rx_data[1]
.sym 18016 w_rx_data[4]
.sym 18023 w_rx_data[1]
.sym 18027 w_rx_data[2]
.sym 18033 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 18034 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18045 w_rx_data[0]
.sym 18051 i_smi_a2_SB_LUT4_I1_O[1]
.sym 18052 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18060 w_rx_data[4]
.sym 18066 w_rx_data[3]
.sym 18067 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 18068 r_counter_$glb_clk
.sym 18069 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 18071 io_ctrl_ins.led0_state_SB_LUT4_I1_O[2]
.sym 18072 io_ctrl_ins.rf_pin_state[0]
.sym 18073 io_ctrl_ins.rf_pin_state[4]
.sym 18076 io_ctrl_ins.rf_pin_state[5]
.sym 18077 io_ctrl_ins.rf_pin_state[3]
.sym 18092 w_fetch
.sym 18095 w_rx_24_fifo_data[28]
.sym 18096 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18098 w_tx_data_io[5]
.sym 18099 io_ctrl_ins.debug_mode[0]
.sym 18103 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18104 w_tx_data_io[6]
.sym 18105 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18112 i_smi_a2_SB_LUT4_I1_O[1]
.sym 18113 i_config_SB_LUT4_I0_I1[2]
.sym 18114 w_rx_data[1]
.sym 18116 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18119 io_ctrl_ins.pmod_dir_state[0]
.sym 18120 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18121 w_rx_data[2]
.sym 18122 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 18126 i_config_SB_LUT4_I0_I1[0]
.sym 18128 w_rx_data[5]
.sym 18135 o_led0$SB_IO_OUT
.sym 18138 w_rx_data[0]
.sym 18146 w_rx_data[0]
.sym 18152 w_rx_data[2]
.sym 18156 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18157 i_smi_a2_SB_LUT4_I1_O[1]
.sym 18158 i_config_SB_LUT4_I0_I1[0]
.sym 18162 w_rx_data[5]
.sym 18171 w_rx_data[1]
.sym 18180 i_config_SB_LUT4_I0_I1[2]
.sym 18181 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18186 o_led0$SB_IO_OUT
.sym 18187 i_config_SB_LUT4_I0_I1[2]
.sym 18188 io_ctrl_ins.pmod_dir_state[0]
.sym 18189 i_config_SB_LUT4_I0_I1[0]
.sym 18190 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 18191 r_counter_$glb_clk
.sym 18193 o_led0$SB_IO_OUT
.sym 18195 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 18196 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 18199 o_led1$SB_IO_OUT
.sym 18205 o_rx_h_tx_l$SB_IO_OUT
.sym 18209 rx_24_fifo.wr_addr[6]
.sym 18210 w_rx_24_fifo_full
.sym 18214 w_rx_data[4]
.sym 18217 io_ctrl_ins.rf_pin_state[0]
.sym 18219 io_ctrl_ins.rf_pin_state[4]
.sym 18221 w_tx_data_io[4]
.sym 18227 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 18234 io_ctrl_ins.led1_state_SB_LUT4_I1_O[3]
.sym 18235 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 18237 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 18238 i_config_SB_LUT4_I0_I1[3]
.sym 18239 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 18240 io_ctrl_ins.led1_state_SB_LUT4_I1_O[2]
.sym 18241 io_ctrl_ins.led0_state_SB_LUT4_I1_O[3]
.sym 18242 io_ctrl_ins.led1_state_SB_LUT4_I1_O[0]
.sym 18243 io_ctrl_ins.led0_state_SB_LUT4_I1_O[2]
.sym 18245 io_ctrl_ins.pmod_dir_state[5]
.sym 18246 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 18247 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 18248 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[0]
.sym 18249 io_ctrl_ins.pmod_dir_state[4]
.sym 18250 i_config_SB_LUT4_I0_I1[2]
.sym 18251 io_ctrl_ins.led0_state_SB_LUT4_I1_O[0]
.sym 18252 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 18254 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 18255 i_config[1]$SB_IO_IN
.sym 18256 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[2]
.sym 18257 i_config_SB_LUT4_I0_I1[0]
.sym 18258 i_config_SB_LUT4_I0_I1[2]
.sym 18259 io_ctrl_ins.o_pmod[3]
.sym 18260 o_tr_vc1_b$SB_IO_OUT
.sym 18261 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 18263 o_tr_vc1$SB_IO_OUT
.sym 18264 o_led1$SB_IO_OUT
.sym 18265 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[3]
.sym 18267 i_config_SB_LUT4_I0_I1[2]
.sym 18268 i_config_SB_LUT4_I0_I1[0]
.sym 18269 i_config_SB_LUT4_I0_I1[3]
.sym 18270 o_led1$SB_IO_OUT
.sym 18273 io_ctrl_ins.led0_state_SB_LUT4_I1_O[0]
.sym 18274 io_ctrl_ins.led0_state_SB_LUT4_I1_O[2]
.sym 18275 io_ctrl_ins.led0_state_SB_LUT4_I1_O[3]
.sym 18276 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 18279 io_ctrl_ins.led1_state_SB_LUT4_I1_O[2]
.sym 18280 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 18281 io_ctrl_ins.led1_state_SB_LUT4_I1_O[3]
.sym 18282 io_ctrl_ins.led1_state_SB_LUT4_I1_O[0]
.sym 18285 i_config_SB_LUT4_I0_I1[2]
.sym 18286 o_tr_vc1$SB_IO_OUT
.sym 18287 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 18288 io_ctrl_ins.pmod_dir_state[5]
.sym 18292 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 18294 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[0]
.sym 18297 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 18298 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 18299 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 18300 io_ctrl_ins.o_pmod[3]
.sym 18303 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[3]
.sym 18304 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 18305 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[2]
.sym 18306 o_tr_vc1_b$SB_IO_OUT
.sym 18309 i_config_SB_LUT4_I0_I1[0]
.sym 18310 io_ctrl_ins.pmod_dir_state[4]
.sym 18311 i_config[1]$SB_IO_IN
.sym 18312 i_config_SB_LUT4_I0_I1[2]
.sym 18313 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 18314 r_counter_$glb_clk
.sym 18315 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 18317 io_ctrl_ins.led0_state_SB_LUT4_I1_O[0]
.sym 18318 o_tr_vc1_b$SB_IO_OUT
.sym 18320 o_tr_vc2$SB_IO_OUT
.sym 18321 o_tr_vc1$SB_IO_OUT
.sym 18323 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18329 lvds_rx_24_inst.o_debug_state[0]
.sym 18337 lvds_rx_24_inst.o_debug_state[1]
.sym 18338 i_config_SB_LUT4_I0_I1[0]
.sym 18341 i_config[1]$SB_IO_IN
.sym 18345 i_config[2]$SB_IO_IN
.sym 18357 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 18358 i_button_SB_LUT4_I0_O[1]
.sym 18360 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 18362 i_config_SB_LUT4_I0_I1[2]
.sym 18363 io_ctrl_ins.pmod_dir_state[3]
.sym 18364 o_rx_h_tx_l$SB_IO_OUT
.sym 18365 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18366 i_button_SB_LUT4_I0_O[0]
.sym 18368 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 18369 io_ctrl_ins.debug_mode[0]
.sym 18370 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[0]
.sym 18372 i_config_SB_LUT4_I0_I1[0]
.sym 18373 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18375 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18376 io_ctrl_ins.debug_mode[1]
.sym 18381 i_config[3]$SB_IO_IN
.sym 18383 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 18384 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 18385 i_button$SB_IO_IN
.sym 18387 i_config[0]$SB_IO_IN
.sym 18388 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 18391 i_button_SB_LUT4_I0_O[1]
.sym 18392 i_button_SB_LUT4_I0_O[0]
.sym 18396 i_button$SB_IO_IN
.sym 18397 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 18398 o_rx_h_tx_l$SB_IO_OUT
.sym 18399 i_config_SB_LUT4_I0_I1[0]
.sym 18404 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 18405 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 18408 io_ctrl_ins.debug_mode[0]
.sym 18410 io_ctrl_ins.debug_mode[1]
.sym 18414 i_config_SB_LUT4_I0_I1[0]
.sym 18415 i_config[0]$SB_IO_IN
.sym 18416 io_ctrl_ins.pmod_dir_state[3]
.sym 18417 i_config_SB_LUT4_I0_I1[2]
.sym 18421 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 18422 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 18426 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18427 io_ctrl_ins.debug_mode[1]
.sym 18428 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18429 io_ctrl_ins.debug_mode[0]
.sym 18432 i_config[3]$SB_IO_IN
.sym 18433 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 18434 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18435 i_config_SB_LUT4_I0_I1[0]
.sym 18436 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 18437 r_counter_$glb_clk
.sym 18438 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[0]
.sym 18440 w_rx_24_fifo_data[5]
.sym 18445 i_config[0]$SB_IO_IN
.sym 18457 rx_24_fifo.wr_addr[0]
.sym 18468 lvds_rx_24_inst.r_data[3]
.sym 18491 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 18507 w_rx_data[3]
.sym 18551 w_rx_data[3]
.sym 18559 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 18560 r_counter_$glb_clk
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18575 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 18580 lvds_rx_24_inst.o_debug_state[1]
.sym 18636 w_smi_data_output[4]
.sym 18638 i_smi_a3$SB_IO_IN
.sym 18641 i_smi_a3$SB_IO_IN
.sym 18645 i_smi_a3$SB_IO_IN
.sym 18653 i_smi_a3$SB_IO_IN
.sym 18660 w_smi_data_output[4]
.sym 18662 w_rx_09_fifo_pulled_data[20]
.sym 18666 w_rx_09_fifo_pulled_data[21]
.sym 18695 i_ss$SB_IO_IN
.sym 18696 int_miso
.sym 18704 smi_ctrl_ins.int_cnt_09[4]
.sym 18705 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 18706 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 18707 smi_ctrl_ins.int_cnt_09[4]
.sym 18708 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 18709 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 18710 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 18711 smi_ctrl_ins.int_cnt_09[3]
.sym 18712 smi_ctrl_ins.soe_and_reset
.sym 18713 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 18714 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 18715 i_smi_a2_SB_LUT4_I1_O[0]
.sym 18716 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 18718 i_smi_a2_SB_LUT4_I1_O[0]
.sym 18720 w_rx_09_fifo_pulled_data[20]
.sym 18721 w_rx_09_fifo_pulled_data[5]
.sym 18724 w_rx_09_fifo_pulled_data[21]
.sym 18725 w_rx_09_fifo_pulled_data[6]
.sym 18726 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 18728 w_rx_09_fifo_pulled_data[22]
.sym 18730 i_smi_a1_SB_LUT4_I1_O
.sym 18732 w_rx_09_fifo_pulled_data[4]
.sym 18742 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 18743 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 18744 i_smi_a2_SB_LUT4_I1_O[0]
.sym 18745 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 18754 smi_ctrl_ins.int_cnt_09[3]
.sym 18755 w_rx_09_fifo_pulled_data[5]
.sym 18756 w_rx_09_fifo_pulled_data[21]
.sym 18757 smi_ctrl_ins.int_cnt_09[4]
.sym 18760 i_smi_a2_SB_LUT4_I1_O[0]
.sym 18761 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 18762 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 18763 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 18766 smi_ctrl_ins.int_cnt_09[4]
.sym 18767 w_rx_09_fifo_pulled_data[22]
.sym 18768 smi_ctrl_ins.int_cnt_09[3]
.sym 18769 w_rx_09_fifo_pulled_data[6]
.sym 18772 w_rx_09_fifo_pulled_data[4]
.sym 18773 w_rx_09_fifo_pulled_data[20]
.sym 18774 smi_ctrl_ins.int_cnt_09[4]
.sym 18775 smi_ctrl_ins.int_cnt_09[3]
.sym 18778 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 18779 i_smi_a2_SB_LUT4_I1_O[0]
.sym 18780 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 18781 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 18782 i_smi_a1_SB_LUT4_I1_O
.sym 18783 smi_ctrl_ins.soe_and_reset
.sym 18785 i_smi_soe_se$SB_IO_IN
.sym 18790 w_rx_09_fifo_pulled_data[22]
.sym 18794 w_rx_09_fifo_pulled_data[23]
.sym 18800 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 18801 smi_ctrl_ins.int_cnt_09[3]
.sym 18802 smi_ctrl_ins.int_cnt_09[4]
.sym 18805 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 18808 rx_09_fifo.wr_addr[9]
.sym 18809 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 18819 w_rx_09_fifo_pulled_data[6]
.sym 18821 w_rx_09_fifo_pulled_data[30]
.sym 18824 i_smi_a1_SB_LUT4_I1_O
.sym 18837 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 18838 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 18844 i_mosi$SB_IO_IN
.sym 18845 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 18846 w_rx_09_fifo_pulled_data[14]
.sym 18848 w_rx_09_fifo_pulled_data[31]
.sym 18853 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 18868 w_rx_09_fifo_pulled_data[14]
.sym 18869 spi_if_ins.r_tx_byte[7]
.sym 18872 smi_ctrl_ins.int_cnt_09[3]
.sym 18874 smi_ctrl_ins.int_cnt_09[4]
.sym 18877 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 18879 w_rx_09_fifo_pulled_data[30]
.sym 18880 smi_ctrl_ins.int_cnt_09[3]
.sym 18887 w_rx_09_fifo_pulled_data[13]
.sym 18888 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 18896 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18897 w_rx_09_fifo_pulled_data[29]
.sym 18917 w_rx_09_fifo_pulled_data[13]
.sym 18918 w_rx_09_fifo_pulled_data[29]
.sym 18919 smi_ctrl_ins.int_cnt_09[4]
.sym 18920 smi_ctrl_ins.int_cnt_09[3]
.sym 18929 smi_ctrl_ins.int_cnt_09[4]
.sym 18930 w_rx_09_fifo_pulled_data[14]
.sym 18931 smi_ctrl_ins.int_cnt_09[3]
.sym 18932 w_rx_09_fifo_pulled_data[30]
.sym 18941 spi_if_ins.r_tx_byte[7]
.sym 18943 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18944 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 18945 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 18946 r_counter_$glb_clk
.sym 18949 w_rx_09_fifo_pulled_data[12]
.sym 18953 w_rx_09_fifo_pulled_data[13]
.sym 18970 smi_ctrl_ins.int_cnt_09[4]
.sym 18973 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 18974 w_rx_09_fifo_data[15]
.sym 18975 smi_ctrl_ins.int_cnt_09[3]
.sym 18977 rx_09_fifo.wr_addr[7]
.sym 18978 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 18979 w_rx_09_fifo_data[14]
.sym 18980 rx_09_fifo.wr_addr[8]
.sym 18981 rx_09_fifo.wr_addr[6]
.sym 18983 w_rx_09_fifo_pulled_data[29]
.sym 18991 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 18993 $PACKER_VCC_NET
.sym 19007 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19008 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19009 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19010 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19012 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19021 $nextpnr_ICESTORM_LC_0$O
.sym 19023 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19027 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19029 $PACKER_VCC_NET
.sym 19030 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19034 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19036 $PACKER_VCC_NET
.sym 19037 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19043 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19049 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19052 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19053 $PACKER_VCC_NET
.sym 19054 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19064 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19068 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19069 r_counter_$glb_clk
.sym 19070 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19072 w_rx_09_fifo_pulled_data[14]
.sym 19076 w_rx_09_fifo_pulled_data[15]
.sym 19083 i_mosi$SB_IO_IN
.sym 19092 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 19096 $PACKER_VCC_NET
.sym 19097 i_smi_a1_SB_LUT4_I1_O
.sym 19098 w_rx_09_fifo_pulled_data[30]
.sym 19100 $PACKER_VCC_NET
.sym 19105 rx_09_fifo.rd_addr[0]
.sym 19106 rx_09_fifo.rd_addr[5]
.sym 19113 w_rx_09_fifo_pulled_data[12]
.sym 19114 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19116 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19119 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19120 i_sck$SB_IO_IN
.sym 19125 w_rx_09_fifo_pulled_data[31]
.sym 19127 smi_ctrl_ins.int_cnt_09[4]
.sym 19129 spi_if_ins.spi.SCKr[0]
.sym 19133 w_rx_09_fifo_pulled_data[15]
.sym 19135 smi_ctrl_ins.int_cnt_09[3]
.sym 19137 w_rx_09_fifo_pulled_data[28]
.sym 19141 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19142 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19151 i_sck$SB_IO_IN
.sym 19157 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19159 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19160 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19163 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19164 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19165 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19166 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19172 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19175 w_rx_09_fifo_pulled_data[12]
.sym 19176 smi_ctrl_ins.int_cnt_09[4]
.sym 19177 smi_ctrl_ins.int_cnt_09[3]
.sym 19178 w_rx_09_fifo_pulled_data[28]
.sym 19184 spi_if_ins.spi.SCKr[0]
.sym 19187 w_rx_09_fifo_pulled_data[15]
.sym 19188 w_rx_09_fifo_pulled_data[31]
.sym 19189 smi_ctrl_ins.int_cnt_09[3]
.sym 19190 smi_ctrl_ins.int_cnt_09[4]
.sym 19192 r_counter_$glb_clk
.sym 19195 w_rx_09_fifo_pulled_data[28]
.sym 19199 w_rx_09_fifo_pulled_data[29]
.sym 19207 rx_09_fifo.rd_addr[6]
.sym 19208 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 19211 rx_09_fifo.rd_addr[4]
.sym 19212 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 19213 rx_09_fifo.rd_addr[5]
.sym 19223 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 19224 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 19226 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 19228 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 19238 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19248 i_ss$SB_IO_IN
.sym 19261 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19266 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19267 $nextpnr_ICESTORM_LC_13$O
.sym 19269 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19273 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19275 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19281 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19283 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19288 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19304 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19305 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19306 i_ss$SB_IO_IN
.sym 19307 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19310 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19313 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19315 i_sck$SB_IO_IN_$glb_clk
.sym 19316 i_ss$SB_IO_IN
.sym 19318 w_rx_09_fifo_pulled_data[30]
.sym 19322 w_rx_09_fifo_pulled_data[31]
.sym 19331 rx_09_fifo.wr_addr[9]
.sym 19332 w_rx_09_fifo_data[5]
.sym 19336 rx_09_fifo.wr_addr[4]
.sym 19338 rx_09_fifo.wr_addr[5]
.sym 19341 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 19342 i_mosi$SB_IO_IN
.sym 19344 w_rx_09_fifo_pulled_data[31]
.sym 19346 spi_if_ins.w_rx_data[3]
.sym 19348 spi_if_ins.w_rx_data[1]
.sym 19350 spi_if_ins.w_rx_data[0]
.sym 19352 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 19358 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19360 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19363 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19367 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19368 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19369 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19373 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19405 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19410 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19418 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19433 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19434 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19436 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19437 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19438 i_sck$SB_IO_IN_$glb_clk
.sym 19441 w_rx_09_fifo_pulled_data[8]
.sym 19445 w_rx_09_fifo_pulled_data[9]
.sym 19456 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19472 rx_09_fifo.wr_addr[8]
.sym 19473 spi_if_ins.spi.r_rx_byte[7]
.sym 19474 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 19475 rx_09_fifo.wr_addr[7]
.sym 19482 spi_if_ins.spi.r_rx_byte[1]
.sym 19483 spi_if_ins.spi.r_rx_byte[4]
.sym 19484 spi_if_ins.spi.r_rx_byte[6]
.sym 19485 spi_if_ins.spi.r_rx_byte[3]
.sym 19488 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19489 spi_if_ins.spi.r_rx_byte[5]
.sym 19492 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19494 i_ss$SB_IO_IN
.sym 19495 spi_if_ins.spi.r_rx_byte[0]
.sym 19496 spi_if_ins.spi.r_rx_byte[2]
.sym 19514 spi_if_ins.spi.r_rx_byte[3]
.sym 19522 spi_if_ins.spi.r_rx_byte[1]
.sym 19529 spi_if_ins.spi.r_rx_byte[0]
.sym 19535 spi_if_ins.spi.r_rx_byte[4]
.sym 19540 spi_if_ins.spi.r_rx_byte[2]
.sym 19544 spi_if_ins.spi.r_rx_byte[6]
.sym 19552 i_ss$SB_IO_IN
.sym 19553 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19556 spi_if_ins.spi.r_rx_byte[5]
.sym 19560 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19561 r_counter_$glb_clk
.sym 19564 w_rx_09_fifo_pulled_data[10]
.sym 19568 w_rx_09_fifo_pulled_data[11]
.sym 19576 w_rx_09_fifo_data[17]
.sym 19577 spi_if_ins.w_rx_data[6]
.sym 19585 spi_if_ins.w_rx_data[2]
.sym 19587 lvds_rx_24_inst.r_data[18]
.sym 19592 $PACKER_VCC_NET
.sym 19593 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 19594 w_rx_24_fifo_pulled_data[31]
.sym 19598 spi_if_ins.w_rx_data[5]
.sym 19605 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19609 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19611 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19612 i_mosi$SB_IO_IN
.sym 19619 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 19631 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19638 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19643 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19649 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 19676 i_mosi$SB_IO_IN
.sym 19681 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19683 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19684 i_sck$SB_IO_IN_$glb_clk
.sym 19687 w_rx_24_fifo_pulled_data[20]
.sym 19691 w_rx_24_fifo_pulled_data[21]
.sym 19698 rx_09_fifo.rd_addr[4]
.sym 19699 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 19700 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 19704 rx_09_fifo.rd_addr[6]
.sym 19707 w_rx_09_fifo_pulled_data[10]
.sym 19708 rx_09_fifo.rd_addr[5]
.sym 19710 w_rx_24_fifo_pulled_data[5]
.sym 19712 rx_24_fifo.rd_addr[4]
.sym 19713 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 19714 w_rx_24_fifo_data[20]
.sym 19715 w_rx_09_fifo_data[18]
.sym 19716 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 19717 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 19720 rx_24_fifo.wr_addr[7]
.sym 19721 w_rx_24_fifo_pulled_data[4]
.sym 19728 w_rx_24_fifo_pulled_data[4]
.sym 19730 lvds_rx_24_inst.r_data[12]
.sym 19732 lvds_rx_24_inst.r_data[27]
.sym 19733 smi_ctrl_ins.int_cnt_24[3]
.sym 19736 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19737 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19739 lvds_rx_24_inst.r_data[11]
.sym 19741 lvds_rx_24_inst.r_data[29]
.sym 19744 lvds_rx_24_inst.r_data[19]
.sym 19747 lvds_rx_24_inst.r_data[18]
.sym 19748 w_rx_24_fifo_pulled_data[23]
.sym 19752 w_rx_24_fifo_pulled_data[20]
.sym 19757 w_rx_24_fifo_pulled_data[7]
.sym 19763 lvds_rx_24_inst.r_data[12]
.sym 19768 lvds_rx_24_inst.r_data[29]
.sym 19775 lvds_rx_24_inst.r_data[19]
.sym 19778 w_rx_24_fifo_pulled_data[4]
.sym 19779 smi_ctrl_ins.int_cnt_24[3]
.sym 19780 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19781 w_rx_24_fifo_pulled_data[20]
.sym 19787 lvds_rx_24_inst.r_data[11]
.sym 19792 lvds_rx_24_inst.r_data[27]
.sym 19796 lvds_rx_24_inst.r_data[18]
.sym 19802 w_rx_24_fifo_pulled_data[7]
.sym 19803 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19804 w_rx_24_fifo_pulled_data[23]
.sym 19805 smi_ctrl_ins.int_cnt_24[3]
.sym 19806 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 19807 lvds_clock_$glb_clk
.sym 19810 w_rx_24_fifo_pulled_data[22]
.sym 19814 w_rx_24_fifo_pulled_data[23]
.sym 19823 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 19825 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 19826 rx_24_fifo.wr_addr[8]
.sym 19827 w_rx_24_fifo_data[12]
.sym 19829 rx_24_fifo.wr_addr[4]
.sym 19831 rx_24_fifo.wr_addr[3]
.sym 19833 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 19834 w_rx_24_fifo_data[21]
.sym 19835 rx_24_fifo.wr_addr[5]
.sym 19836 spi_if_ins.w_rx_data[1]
.sym 19837 rx_24_fifo.rd_addr[0]
.sym 19838 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 19839 spi_if_ins.w_rx_data[3]
.sym 19840 w_rx_24_fifo_data[29]
.sym 19841 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 19842 spi_if_ins.w_rx_data[0]
.sym 19843 w_rx_24_fifo_pulled_data[7]
.sym 19844 w_rx_24_fifo_pulled_data[15]
.sym 19850 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19851 w_rx_24_fifo_pulled_data[15]
.sym 19855 w_rx_24_fifo_pulled_data[21]
.sym 19856 smi_ctrl_ins.int_cnt_24[3]
.sym 19859 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19861 smi_ctrl_ins.int_cnt_24[4]
.sym 19864 w_rx_24_fifo_pulled_data[31]
.sym 19866 smi_ctrl_ins.soe_and_reset
.sym 19867 w_rx_24_fifo_pulled_data[22]
.sym 19868 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 19869 smi_ctrl_ins.int_cnt_24[4]
.sym 19870 w_rx_24_fifo_pulled_data[5]
.sym 19872 w_rx_24_fifo_pulled_data[6]
.sym 19873 w_rx_24_fifo_pulled_data[28]
.sym 19875 w_rx_24_fifo_pulled_data[12]
.sym 19880 smi_ctrl_ins.int_cnt_24[3]
.sym 19889 w_rx_24_fifo_pulled_data[15]
.sym 19890 smi_ctrl_ins.int_cnt_24[4]
.sym 19891 w_rx_24_fifo_pulled_data[31]
.sym 19892 smi_ctrl_ins.int_cnt_24[3]
.sym 19895 w_rx_24_fifo_pulled_data[12]
.sym 19896 w_rx_24_fifo_pulled_data[28]
.sym 19897 smi_ctrl_ins.int_cnt_24[3]
.sym 19898 smi_ctrl_ins.int_cnt_24[4]
.sym 19901 smi_ctrl_ins.int_cnt_24[3]
.sym 19904 smi_ctrl_ins.int_cnt_24[4]
.sym 19907 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19908 w_rx_24_fifo_pulled_data[22]
.sym 19909 w_rx_24_fifo_pulled_data[6]
.sym 19910 smi_ctrl_ins.int_cnt_24[3]
.sym 19913 smi_ctrl_ins.int_cnt_24[3]
.sym 19914 w_rx_24_fifo_pulled_data[5]
.sym 19915 w_rx_24_fifo_pulled_data[21]
.sym 19916 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19919 smi_ctrl_ins.int_cnt_24[3]
.sym 19929 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 19930 smi_ctrl_ins.soe_and_reset
.sym 19931 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 19933 w_rx_24_fifo_pulled_data[12]
.sym 19937 w_rx_24_fifo_pulled_data[13]
.sym 19944 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 19945 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 19947 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 19951 rx_24_fifo.rd_addr[8]
.sym 19953 rx_24_fifo.rd_addr[0]
.sym 19954 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 19958 w_rx_24_fifo_pulled_data[6]
.sym 19959 w_rx_24_fifo_pulled_data[28]
.sym 19967 w_rx_24_fifo_pulled_data[29]
.sym 19973 i_glob_clock$SB_IO_IN
.sym 19974 w_rx_24_fifo_pulled_data[29]
.sym 19975 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 19976 smi_ctrl_ins.int_cnt_24[4]
.sym 19977 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 19978 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 19979 smi_ctrl_ins.int_cnt_24[3]
.sym 19980 smi_ctrl_ins.o_data_out_SB_LUT4_I0_3_O[1]
.sym 19981 w_tx_data_io[4]
.sym 19983 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 19984 w_tx_data_smi[1]
.sym 19985 w_tx_data_io[6]
.sym 19986 w_tx_data_io[5]
.sym 19987 smi_ctrl_ins.o_data_out_SB_LUT4_I0_3_O[0]
.sym 19989 w_tx_data_io[1]
.sym 19996 w_rx_24_fifo_pulled_data[30]
.sym 19998 w_rx_24_fifo_pulled_data[14]
.sym 20002 w_rx_24_fifo_pulled_data[13]
.sym 20006 w_rx_24_fifo_pulled_data[14]
.sym 20007 w_rx_24_fifo_pulled_data[30]
.sym 20008 smi_ctrl_ins.int_cnt_24[3]
.sym 20009 smi_ctrl_ins.int_cnt_24[4]
.sym 20012 w_rx_24_fifo_pulled_data[29]
.sym 20013 w_rx_24_fifo_pulled_data[13]
.sym 20014 smi_ctrl_ins.int_cnt_24[4]
.sym 20015 smi_ctrl_ins.int_cnt_24[3]
.sym 20018 w_tx_data_io[1]
.sym 20019 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 20020 w_tx_data_smi[1]
.sym 20021 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 20031 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 20033 w_tx_data_io[6]
.sym 20036 smi_ctrl_ins.o_data_out_SB_LUT4_I0_3_O[0]
.sym 20038 smi_ctrl_ins.o_data_out_SB_LUT4_I0_3_O[1]
.sym 20043 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 20045 w_tx_data_io[4]
.sym 20048 smi_ctrl_ins.o_data_out_SB_LUT4_I0_3_O[0]
.sym 20050 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 20051 w_tx_data_io[5]
.sym 20052 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 20053 i_glob_clock$SB_IO_IN
.sym 20054 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 20056 w_rx_24_fifo_pulled_data[14]
.sym 20060 w_rx_24_fifo_pulled_data[15]
.sym 20067 i_glob_clock$SB_IO_IN
.sym 20069 rx_24_fifo.wr_addr[6]
.sym 20070 rx_24_fifo.wr_addr[8]
.sym 20073 w_tx_data_io[6]
.sym 20074 w_tx_data_io[5]
.sym 20076 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 20082 w_rx_24_fifo_pulled_data[30]
.sym 20083 $PACKER_VCC_NET
.sym 20085 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 20086 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 20087 io_ctrl_ins.o_pmod[5]
.sym 20090 w_rx_24_fifo_pulled_data[31]
.sym 20098 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20112 w_rx_data[5]
.sym 20122 w_rx_data[1]
.sym 20125 w_rx_data[0]
.sym 20129 w_rx_data[5]
.sym 20143 w_rx_data[0]
.sym 20156 w_rx_data[1]
.sym 20175 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20176 r_counter_$glb_clk
.sym 20179 w_rx_24_fifo_pulled_data[28]
.sym 20183 w_rx_24_fifo_pulled_data[29]
.sym 20193 w_rx_24_fifo_data[22]
.sym 20195 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 20201 w_rx_24_fifo_data[23]
.sym 20204 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 20205 w_rx_24_fifo_pulled_data[4]
.sym 20206 rx_24_fifo.wr_addr[7]
.sym 20208 w_rx_data[1]
.sym 20209 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 20210 w_rx_data[3]
.sym 20212 rx_24_fifo.rd_addr[4]
.sym 20213 w_rx_24_fifo_pulled_data[5]
.sym 20221 w_rx_data[4]
.sym 20222 w_rx_data[0]
.sym 20228 w_rx_data[5]
.sym 20229 io_ctrl_ins.o_pmod[0]
.sym 20230 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 20236 w_rx_data[3]
.sym 20238 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 20239 io_ctrl_ins.debug_mode[0]
.sym 20246 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 20258 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 20259 io_ctrl_ins.debug_mode[0]
.sym 20260 io_ctrl_ins.o_pmod[0]
.sym 20261 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 20265 w_rx_data[0]
.sym 20271 w_rx_data[4]
.sym 20288 w_rx_data[5]
.sym 20296 w_rx_data[3]
.sym 20298 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 20299 r_counter_$glb_clk
.sym 20302 w_rx_24_fifo_pulled_data[30]
.sym 20306 w_rx_24_fifo_pulled_data[31]
.sym 20314 w_rx_24_fifo_data[4]
.sym 20315 rx_24_fifo.wr_addr[2]
.sym 20318 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 20320 rx_24_fifo.wr_addr[8]
.sym 20321 rx_24_fifo.wr_addr[3]
.sym 20323 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 20327 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20328 w_rx_24_fifo_data[29]
.sym 20329 rx_24_fifo.rd_addr[0]
.sym 20330 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 20332 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 20334 io_ctrl_ins.rf_pin_state[5]
.sym 20336 io_ctrl_ins.rf_pin_state[3]
.sym 20348 w_rx_data[0]
.sym 20354 o_tr_vc2$SB_IO_OUT
.sym 20355 i_config_SB_LUT4_I0_I1[0]
.sym 20357 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20358 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 20359 io_ctrl_ins.o_pmod[5]
.sym 20360 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 20366 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 20367 i_config[2]$SB_IO_IN
.sym 20368 w_rx_data[1]
.sym 20370 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 20375 w_rx_data[0]
.sym 20387 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20388 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 20389 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 20390 o_tr_vc2$SB_IO_OUT
.sym 20393 io_ctrl_ins.o_pmod[5]
.sym 20394 i_config[2]$SB_IO_IN
.sym 20395 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 20396 i_config_SB_LUT4_I0_I1[0]
.sym 20414 w_rx_data[1]
.sym 20421 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 20422 r_counter_$glb_clk
.sym 20423 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 20425 w_rx_24_fifo_pulled_data[4]
.sym 20429 w_rx_24_fifo_pulled_data[5]
.sym 20436 o_led0$SB_IO_OUT
.sym 20437 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 20438 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 20440 rx_24_fifo.rd_addr[8]
.sym 20442 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 20445 rx_24_fifo.rd_addr[0]
.sym 20447 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 20454 w_rx_24_fifo_pulled_data[6]
.sym 20455 w_rx_24_fifo_data[5]
.sym 20457 o_led1$SB_IO_OUT
.sym 20467 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20468 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20469 io_ctrl_ins.rf_pin_state[0]
.sym 20471 io_ctrl_ins.rf_pin_state[4]
.sym 20472 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20473 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20476 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20487 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20494 io_ctrl_ins.rf_pin_state[5]
.sym 20496 io_ctrl_ins.rf_pin_state[3]
.sym 20504 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20505 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20506 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20507 io_ctrl_ins.rf_pin_state[0]
.sym 20511 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20512 io_ctrl_ins.rf_pin_state[4]
.sym 20513 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20522 io_ctrl_ins.rf_pin_state[3]
.sym 20523 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20524 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20525 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20528 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20529 io_ctrl_ins.rf_pin_state[5]
.sym 20530 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20540 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20541 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20542 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20543 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20544 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20545 r_counter_$glb_clk
.sym 20548 w_rx_24_fifo_pulled_data[6]
.sym 20552 w_rx_24_fifo_pulled_data[7]
.sym 20560 rx_24_fifo.wr_addr[8]
.sym 20561 rx_24_fifo.wr_addr[3]
.sym 20562 rx_24_fifo.wr_addr[6]
.sym 20564 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 20565 o_tr_vc1_b$SB_IO_OUT
.sym 20567 w_rx_24_fifo_data[28]
.sym 20568 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 20570 rx_24_fifo.wr_addr[5]
.sym 20576 o_tr_vc2$SB_IO_OUT
.sym 20578 o_tr_vc1$SB_IO_OUT
.sym 20610 i_config[0]$SB_IO_IN
.sym 20616 lvds_rx_24_inst.r_data[3]
.sym 20627 lvds_rx_24_inst.r_data[3]
.sym 20657 i_config[0]$SB_IO_IN
.sym 20667 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 20668 lvds_clock_$glb_clk
.sym 20672 i_config[0]$SB_IO_IN
.sym 20685 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 20692 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 20696 rx_24_fifo.rd_addr[4]
.sym 20698 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 20748 w_smi_data_output[5]
.sym 20750 i_smi_a3$SB_IO_IN
.sym 20758 i_smi_a3$SB_IO_IN
.sym 20766 w_smi_data_output[5]
.sym 20781 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 20791 rx_24_fifo.wr_addr[0]
.sym 20802 i_sck$SB_IO_IN
.sym 20804 i_mosi$SB_IO_IN
.sym 20810 rx_09_fifo.wr_addr[6]
.sym 20817 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 20818 rx_09_fifo.wr_addr[9]
.sym 20819 rx_09_fifo.wr_addr[4]
.sym 20820 rx_09_fifo.wr_addr[5]
.sym 20821 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 20823 rx_09_fifo.wr_addr[8]
.sym 20830 w_rx_09_fifo_data[12]
.sym 20831 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 20832 w_rx_09_fifo_data[13]
.sym 20837 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 20839 $PACKER_VCC_NET
.sym 20840 rx_09_fifo.wr_addr[7]
.sym 20841 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 20844 i_mosi$SB_IO_IN
.sym 20862 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 20863 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 20865 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 20866 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 20867 rx_09_fifo.wr_addr[4]
.sym 20868 rx_09_fifo.wr_addr[5]
.sym 20869 rx_09_fifo.wr_addr[6]
.sym 20870 rx_09_fifo.wr_addr[7]
.sym 20871 rx_09_fifo.wr_addr[8]
.sym 20872 rx_09_fifo.wr_addr[9]
.sym 20873 lvds_clock_$glb_clk
.sym 20874 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 20876 w_rx_09_fifo_data[12]
.sym 20880 w_rx_09_fifo_data[13]
.sym 20883 $PACKER_VCC_NET
.sym 20889 rx_09_fifo.wr_addr[4]
.sym 20890 rx_09_fifo.wr_addr[5]
.sym 20895 rx_09_fifo.wr_addr[8]
.sym 20897 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 20898 rx_09_fifo.wr_addr[6]
.sym 20904 i_ss_SB_LUT4_I3_O
.sym 20908 $PACKER_VCC_NET
.sym 20914 $PACKER_VCC_NET
.sym 20919 rx_09_fifo.rd_addr[1]
.sym 20922 $PACKER_VCC_NET
.sym 20925 rx_09_fifo.rd_addr[9]
.sym 20926 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 20954 rx_09_fifo.rd_addr[0]
.sym 20963 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 20965 $PACKER_VCC_NET
.sym 20966 rx_09_fifo.rd_addr[5]
.sym 20968 rx_09_fifo.rd_addr[4]
.sym 20971 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 20972 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 20974 w_rx_09_fifo_data[15]
.sym 20975 rx_09_fifo.rd_addr[1]
.sym 20977 rx_09_fifo.rd_addr[6]
.sym 20978 rx_09_fifo.rd_addr[9]
.sym 20979 w_rx_09_fifo_data[14]
.sym 20981 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 20982 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 21000 rx_09_fifo.rd_addr[0]
.sym 21001 rx_09_fifo.rd_addr[1]
.sym 21003 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 21004 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 21005 rx_09_fifo.rd_addr[4]
.sym 21006 rx_09_fifo.rd_addr[5]
.sym 21007 rx_09_fifo.rd_addr[6]
.sym 21008 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 21009 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 21010 rx_09_fifo.rd_addr[9]
.sym 21011 r_counter_$glb_clk
.sym 21012 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 21013 $PACKER_VCC_NET
.sym 21017 w_rx_09_fifo_data[15]
.sym 21021 w_rx_09_fifo_data[14]
.sym 21025 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 21030 rx_09_fifo.rd_addr[0]
.sym 21049 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 21054 w_rx_09_fifo_data[21]
.sym 21056 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21060 w_rx_09_fifo_data[20]
.sym 21063 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 21067 $PACKER_VCC_NET
.sym 21070 rx_09_fifo.wr_addr[6]
.sym 21071 rx_09_fifo.wr_addr[9]
.sym 21072 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21074 rx_09_fifo.wr_addr[4]
.sym 21075 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 21078 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 21079 rx_09_fifo.wr_addr[8]
.sym 21082 rx_09_fifo.wr_addr[7]
.sym 21084 rx_09_fifo.wr_addr[5]
.sym 21102 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21103 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 21105 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 21106 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 21107 rx_09_fifo.wr_addr[4]
.sym 21108 rx_09_fifo.wr_addr[5]
.sym 21109 rx_09_fifo.wr_addr[6]
.sym 21110 rx_09_fifo.wr_addr[7]
.sym 21111 rx_09_fifo.wr_addr[8]
.sym 21112 rx_09_fifo.wr_addr[9]
.sym 21113 lvds_clock_$glb_clk
.sym 21114 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21116 w_rx_09_fifo_data[20]
.sym 21120 w_rx_09_fifo_data[21]
.sym 21123 $PACKER_VCC_NET
.sym 21136 w_rx_09_fifo_data[20]
.sym 21138 w_rx_09_fifo_data[21]
.sym 21140 rx_09_fifo.rd_addr[6]
.sym 21141 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 21143 $PACKER_VCC_NET
.sym 21144 i_ss_SB_LUT4_I3_O
.sym 21145 lvds_rx_24_inst.o_debug_state[0]
.sym 21146 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 21150 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 21151 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 21157 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 21160 rx_09_fifo.rd_addr[6]
.sym 21162 rx_09_fifo.rd_addr[4]
.sym 21163 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 21164 rx_09_fifo.rd_addr[5]
.sym 21167 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 21171 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 21173 rx_09_fifo.rd_addr[9]
.sym 21174 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 21176 $PACKER_VCC_NET
.sym 21181 w_rx_09_fifo_data[22]
.sym 21183 rx_09_fifo.rd_addr[0]
.sym 21184 rx_09_fifo.rd_addr[1]
.sym 21187 w_rx_09_fifo_data[23]
.sym 21191 spi_if_ins.spi.r_rx_done
.sym 21204 rx_09_fifo.rd_addr[0]
.sym 21205 rx_09_fifo.rd_addr[1]
.sym 21207 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 21208 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 21209 rx_09_fifo.rd_addr[4]
.sym 21210 rx_09_fifo.rd_addr[5]
.sym 21211 rx_09_fifo.rd_addr[6]
.sym 21212 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 21213 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 21214 rx_09_fifo.rd_addr[9]
.sym 21215 r_counter_$glb_clk
.sym 21216 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 21217 $PACKER_VCC_NET
.sym 21221 w_rx_09_fifo_data[23]
.sym 21225 w_rx_09_fifo_data[22]
.sym 21243 rx_09_fifo.rd_addr[9]
.sym 21245 $PACKER_VCC_NET
.sym 21248 rx_09_fifo.rd_addr[1]
.sym 21250 rx_09_fifo.wr_addr[9]
.sym 21253 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 21258 rx_09_fifo.wr_addr[4]
.sym 21262 rx_09_fifo.wr_addr[8]
.sym 21264 w_rx_09_fifo_data[5]
.sym 21265 rx_09_fifo.wr_addr[9]
.sym 21266 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 21268 rx_09_fifo.wr_addr[5]
.sym 21269 w_rx_09_fifo_data[4]
.sym 21270 rx_09_fifo.wr_addr[7]
.sym 21271 $PACKER_VCC_NET
.sym 21274 rx_09_fifo.wr_addr[6]
.sym 21278 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 21283 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21285 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21286 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 21291 spi_if_ins.spi.r3_rx_done
.sym 21292 spi_if_ins.spi.r2_rx_done
.sym 21295 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 21296 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 21306 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21307 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 21309 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 21310 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 21311 rx_09_fifo.wr_addr[4]
.sym 21312 rx_09_fifo.wr_addr[5]
.sym 21313 rx_09_fifo.wr_addr[6]
.sym 21314 rx_09_fifo.wr_addr[7]
.sym 21315 rx_09_fifo.wr_addr[8]
.sym 21316 rx_09_fifo.wr_addr[9]
.sym 21317 lvds_clock_$glb_clk
.sym 21318 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21320 w_rx_09_fifo_data[4]
.sym 21324 w_rx_09_fifo_data[5]
.sym 21327 $PACKER_VCC_NET
.sym 21337 w_rx_09_fifo_data[4]
.sym 21338 rx_09_fifo.wr_addr[8]
.sym 21347 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 21351 rx_09_fifo.rd_addr[1]
.sym 21362 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 21366 w_rx_09_fifo_data[6]
.sym 21368 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 21369 rx_09_fifo.rd_addr[6]
.sym 21370 rx_09_fifo.rd_addr[5]
.sym 21371 rx_09_fifo.rd_addr[0]
.sym 21378 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 21379 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 21381 rx_09_fifo.rd_addr[9]
.sym 21385 rx_09_fifo.rd_addr[4]
.sym 21386 rx_09_fifo.rd_addr[1]
.sym 21387 w_rx_09_fifo_data[7]
.sym 21389 $PACKER_VCC_NET
.sym 21391 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 21395 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 21408 rx_09_fifo.rd_addr[0]
.sym 21409 rx_09_fifo.rd_addr[1]
.sym 21411 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 21412 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 21413 rx_09_fifo.rd_addr[4]
.sym 21414 rx_09_fifo.rd_addr[5]
.sym 21415 rx_09_fifo.rd_addr[6]
.sym 21416 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 21417 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 21418 rx_09_fifo.rd_addr[9]
.sym 21419 r_counter_$glb_clk
.sym 21420 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 21421 $PACKER_VCC_NET
.sym 21425 w_rx_09_fifo_data[7]
.sym 21429 w_rx_09_fifo_data[6]
.sym 21442 w_rx_09_fifo_data[6]
.sym 21448 rx_09_fifo.rd_addr[0]
.sym 21454 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 21466 w_rx_09_fifo_data[17]
.sym 21471 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21473 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 21474 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 21475 w_rx_09_fifo_data[16]
.sym 21479 rx_09_fifo.wr_addr[9]
.sym 21480 rx_09_fifo.wr_addr[6]
.sym 21481 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 21482 $PACKER_VCC_NET
.sym 21484 rx_09_fifo.wr_addr[4]
.sym 21487 rx_09_fifo.wr_addr[8]
.sym 21488 rx_09_fifo.wr_addr[7]
.sym 21489 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21492 rx_09_fifo.wr_addr[5]
.sym 21499 spi_if_ins.state_if[0]
.sym 21510 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21511 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 21513 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 21514 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 21515 rx_09_fifo.wr_addr[4]
.sym 21516 rx_09_fifo.wr_addr[5]
.sym 21517 rx_09_fifo.wr_addr[6]
.sym 21518 rx_09_fifo.wr_addr[7]
.sym 21519 rx_09_fifo.wr_addr[8]
.sym 21520 rx_09_fifo.wr_addr[9]
.sym 21521 lvds_clock_$glb_clk
.sym 21522 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21524 w_rx_09_fifo_data[16]
.sym 21528 w_rx_09_fifo_data[17]
.sym 21531 $PACKER_VCC_NET
.sym 21535 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21550 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 21553 lvds_rx_24_inst.o_debug_state[0]
.sym 21555 $PACKER_VCC_NET
.sym 21566 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 21567 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 21569 rx_09_fifo.rd_addr[5]
.sym 21573 rx_09_fifo.rd_addr[6]
.sym 21576 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 21577 rx_09_fifo.rd_addr[4]
.sym 21578 rx_09_fifo.rd_addr[1]
.sym 21579 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 21580 w_rx_09_fifo_data[19]
.sym 21584 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 21586 rx_09_fifo.rd_addr[0]
.sym 21589 w_rx_09_fifo_data[18]
.sym 21593 $PACKER_VCC_NET
.sym 21594 rx_09_fifo.rd_addr[9]
.sym 21597 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 21599 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 21600 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 21601 $PACKER_VCC_NET
.sym 21612 rx_09_fifo.rd_addr[0]
.sym 21613 rx_09_fifo.rd_addr[1]
.sym 21615 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 21616 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 21617 rx_09_fifo.rd_addr[4]
.sym 21618 rx_09_fifo.rd_addr[5]
.sym 21619 rx_09_fifo.rd_addr[6]
.sym 21620 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 21621 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 21622 rx_09_fifo.rd_addr[9]
.sym 21623 r_counter_$glb_clk
.sym 21624 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 21625 $PACKER_VCC_NET
.sym 21629 w_rx_09_fifo_data[19]
.sym 21633 w_rx_09_fifo_data[18]
.sym 21637 rx_24_fifo.rd_addr[1]
.sym 21640 w_rx_09_fifo_pulled_data[11]
.sym 21649 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 21650 smi_ctrl_ins.o_data_out_SB_LUT4_I0_3_O[0]
.sym 21655 rx_24_fifo.rd_addr[6]
.sym 21657 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 21660 $PACKER_VCC_NET
.sym 21661 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 21668 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21670 w_rx_24_fifo_data[13]
.sym 21671 rx_24_fifo.wr_addr[3]
.sym 21672 rx_24_fifo.wr_addr[8]
.sym 21673 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 21675 w_rx_24_fifo_data[12]
.sym 21677 rx_24_fifo.wr_addr[4]
.sym 21679 rx_24_fifo.wr_addr[2]
.sym 21685 rx_24_fifo.wr_addr[7]
.sym 21686 rx_24_fifo.wr_addr[0]
.sym 21693 rx_24_fifo.wr_addr[6]
.sym 21694 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 21695 $PACKER_VCC_NET
.sym 21696 rx_24_fifo.wr_addr[5]
.sym 21699 r_tx_data[7]
.sym 21700 r_tx_data[3]
.sym 21701 $PACKER_VCC_NET
.sym 21702 $PACKER_VCC_NET
.sym 21714 rx_24_fifo.wr_addr[0]
.sym 21715 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 21717 rx_24_fifo.wr_addr[2]
.sym 21718 rx_24_fifo.wr_addr[3]
.sym 21719 rx_24_fifo.wr_addr[4]
.sym 21720 rx_24_fifo.wr_addr[5]
.sym 21721 rx_24_fifo.wr_addr[6]
.sym 21722 rx_24_fifo.wr_addr[7]
.sym 21723 rx_24_fifo.wr_addr[8]
.sym 21724 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 21725 lvds_clock_$glb_clk
.sym 21726 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21728 w_rx_24_fifo_data[12]
.sym 21732 w_rx_24_fifo_data[13]
.sym 21735 $PACKER_VCC_NET
.sym 21738 w_rx_24_fifo_pulled_data[7]
.sym 21747 rx_24_fifo.wr_addr[2]
.sym 21750 spi_if_ins.spi.r_rx_byte[7]
.sym 21752 rx_24_fifo.rd_addr[8]
.sym 21753 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 21755 lvds_rx_24_inst.o_debug_state[1]
.sym 21756 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 21757 rx_24_fifo.wr_addr[2]
.sym 21758 rx_24_fifo.wr_addr[3]
.sym 21759 rx_24_fifo.wr_addr[4]
.sym 21760 rx_24_fifo.rd_addr[1]
.sym 21761 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 21762 rx_24_fifo.wr_addr[5]
.sym 21763 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 21768 rx_24_fifo.rd_addr[8]
.sym 21770 rx_24_fifo.rd_addr[0]
.sym 21772 $PACKER_VCC_NET
.sym 21773 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 21774 rx_24_fifo.rd_addr[4]
.sym 21775 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21780 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 21781 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21782 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 21784 w_rx_24_fifo_data[14]
.sym 21785 rx_24_fifo.rd_addr[1]
.sym 21788 w_rx_24_fifo_data[15]
.sym 21793 rx_24_fifo.rd_addr[6]
.sym 21795 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 21805 r_tx_data[0]
.sym 21816 rx_24_fifo.rd_addr[0]
.sym 21817 rx_24_fifo.rd_addr[1]
.sym 21819 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21820 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 21821 rx_24_fifo.rd_addr[4]
.sym 21822 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21823 rx_24_fifo.rd_addr[6]
.sym 21824 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 21825 rx_24_fifo.rd_addr[8]
.sym 21826 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 21827 r_counter_$glb_clk
.sym 21828 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 21829 $PACKER_VCC_NET
.sym 21833 w_rx_24_fifo_data[15]
.sym 21837 w_rx_24_fifo_data[14]
.sym 21845 $PACKER_VCC_NET
.sym 21854 w_rx_24_fifo_data[15]
.sym 21856 $PACKER_VCC_NET
.sym 21863 lvds_rx_24_inst.r_data[5]
.sym 21865 w_rx_24_fifo_data[31]
.sym 21871 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 21874 $PACKER_VCC_NET
.sym 21875 rx_24_fifo.wr_addr[7]
.sym 21876 rx_24_fifo.wr_addr[8]
.sym 21881 w_rx_24_fifo_data[20]
.sym 21882 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 21883 w_rx_24_fifo_data[21]
.sym 21885 rx_24_fifo.wr_addr[6]
.sym 21888 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21890 rx_24_fifo.wr_addr[0]
.sym 21895 rx_24_fifo.wr_addr[2]
.sym 21896 rx_24_fifo.wr_addr[3]
.sym 21897 rx_24_fifo.wr_addr[4]
.sym 21900 rx_24_fifo.wr_addr[5]
.sym 21906 w_tx_data_smi[3]
.sym 21918 rx_24_fifo.wr_addr[0]
.sym 21919 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 21921 rx_24_fifo.wr_addr[2]
.sym 21922 rx_24_fifo.wr_addr[3]
.sym 21923 rx_24_fifo.wr_addr[4]
.sym 21924 rx_24_fifo.wr_addr[5]
.sym 21925 rx_24_fifo.wr_addr[6]
.sym 21926 rx_24_fifo.wr_addr[7]
.sym 21927 rx_24_fifo.wr_addr[8]
.sym 21928 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 21929 lvds_clock_$glb_clk
.sym 21930 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21932 w_rx_24_fifo_data[20]
.sym 21936 w_rx_24_fifo_data[21]
.sym 21939 $PACKER_VCC_NET
.sym 21943 rx_24_fifo.wr_addr[0]
.sym 21947 w_rx_24_fifo_data[20]
.sym 21950 w_tx_data_sys[0]
.sym 21951 rx_24_fifo.wr_addr[7]
.sym 21956 w_rx_24_fifo_data[30]
.sym 21961 lvds_rx_24_inst.o_debug_state[0]
.sym 21976 w_rx_24_fifo_data[23]
.sym 21977 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21978 w_rx_24_fifo_data[22]
.sym 21980 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 21981 rx_24_fifo.rd_addr[8]
.sym 21985 rx_24_fifo.rd_addr[0]
.sym 21986 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 21989 rx_24_fifo.rd_addr[1]
.sym 21990 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 21991 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 21994 rx_24_fifo.rd_addr[4]
.sym 21997 rx_24_fifo.rd_addr[6]
.sym 22001 $PACKER_VCC_NET
.sym 22003 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 22004 w_rx_24_fifo_data[7]
.sym 22009 w_lvds_rx_24_d0
.sym 22020 rx_24_fifo.rd_addr[0]
.sym 22021 rx_24_fifo.rd_addr[1]
.sym 22023 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 22024 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 22025 rx_24_fifo.rd_addr[4]
.sym 22026 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 22027 rx_24_fifo.rd_addr[6]
.sym 22028 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 22029 rx_24_fifo.rd_addr[8]
.sym 22030 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 22031 r_counter_$glb_clk
.sym 22032 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 22033 $PACKER_VCC_NET
.sym 22037 w_rx_24_fifo_data[23]
.sym 22041 w_rx_24_fifo_data[22]
.sym 22059 rx_24_fifo.rd_addr[6]
.sym 22061 $PACKER_VCC_NET
.sym 22062 $PACKER_VCC_NET
.sym 22063 rx_24_fifo.rd_addr[6]
.sym 22064 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 22066 lvds_rx_24_inst.o_debug_state[0]
.sym 22074 rx_24_fifo.wr_addr[8]
.sym 22076 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 22077 rx_24_fifo.wr_addr[3]
.sym 22078 w_rx_24_fifo_data[4]
.sym 22079 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 22080 w_rx_24_fifo_data[5]
.sym 22085 rx_24_fifo.wr_addr[4]
.sym 22089 rx_24_fifo.wr_addr[2]
.sym 22091 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 22092 rx_24_fifo.wr_addr[6]
.sym 22094 rx_24_fifo.wr_addr[0]
.sym 22095 rx_24_fifo.wr_addr[7]
.sym 22098 rx_24_fifo.wr_addr[5]
.sym 22103 $PACKER_VCC_NET
.sym 22108 lvds_rx_24_inst.o_debug_state[0]
.sym 22111 lvds_rx_24_inst.o_debug_state[1]
.sym 22122 rx_24_fifo.wr_addr[0]
.sym 22123 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 22125 rx_24_fifo.wr_addr[2]
.sym 22126 rx_24_fifo.wr_addr[3]
.sym 22127 rx_24_fifo.wr_addr[4]
.sym 22128 rx_24_fifo.wr_addr[5]
.sym 22129 rx_24_fifo.wr_addr[6]
.sym 22130 rx_24_fifo.wr_addr[7]
.sym 22131 rx_24_fifo.wr_addr[8]
.sym 22132 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 22133 lvds_clock_$glb_clk
.sym 22134 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 22136 w_rx_24_fifo_data[4]
.sym 22140 w_rx_24_fifo_data[5]
.sym 22143 $PACKER_VCC_NET
.sym 22150 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 22151 rx_24_fifo.wr_addr[4]
.sym 22156 w_rx_24_fifo_data[5]
.sym 22162 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 22163 lvds_rx_24_inst.o_debug_state[1]
.sym 22164 rx_24_fifo.wr_addr[5]
.sym 22165 rx_24_fifo.wr_addr[2]
.sym 22167 rx_24_fifo.wr_addr[4]
.sym 22168 rx_24_fifo.rd_addr[1]
.sym 22170 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 22176 w_rx_24_fifo_data[7]
.sym 22177 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 22178 rx_24_fifo.rd_addr[0]
.sym 22180 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 22182 rx_24_fifo.rd_addr[4]
.sym 22183 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 22187 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 22188 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 22189 $PACKER_VCC_NET
.sym 22190 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 22191 rx_24_fifo.rd_addr[8]
.sym 22201 rx_24_fifo.rd_addr[6]
.sym 22204 rx_24_fifo.rd_addr[1]
.sym 22207 w_rx_24_fifo_data[6]
.sym 22224 rx_24_fifo.rd_addr[0]
.sym 22225 rx_24_fifo.rd_addr[1]
.sym 22227 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 22228 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 22229 rx_24_fifo.rd_addr[4]
.sym 22230 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 22231 rx_24_fifo.rd_addr[6]
.sym 22232 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 22233 rx_24_fifo.rd_addr[8]
.sym 22234 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 22235 r_counter_$glb_clk
.sym 22236 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 22237 $PACKER_VCC_NET
.sym 22241 w_rx_24_fifo_data[7]
.sym 22245 w_rx_24_fifo_data[6]
.sym 22251 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 22253 o_tr_vc1$SB_IO_OUT
.sym 22256 o_tr_vc2$SB_IO_OUT
.sym 22258 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 22261 lvds_rx_24_inst.o_debug_state[0]
.sym 22262 $PACKER_VCC_NET
.sym 22268 lvds_rx_24_inst.o_debug_state[1]
.sym 22269 w_rx_24_fifo_data[31]
.sym 22280 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 22281 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 22282 rx_24_fifo.wr_addr[8]
.sym 22283 rx_24_fifo.wr_addr[7]
.sym 22284 rx_24_fifo.wr_addr[6]
.sym 22285 rx_24_fifo.wr_addr[3]
.sym 22289 w_rx_24_fifo_data[28]
.sym 22290 rx_24_fifo.wr_addr[5]
.sym 22291 $PACKER_VCC_NET
.sym 22292 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 22293 w_rx_24_fifo_data[29]
.sym 22298 rx_24_fifo.wr_addr[0]
.sym 22303 rx_24_fifo.wr_addr[2]
.sym 22305 rx_24_fifo.wr_addr[4]
.sym 22326 rx_24_fifo.wr_addr[0]
.sym 22327 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 22329 rx_24_fifo.wr_addr[2]
.sym 22330 rx_24_fifo.wr_addr[3]
.sym 22331 rx_24_fifo.wr_addr[4]
.sym 22332 rx_24_fifo.wr_addr[5]
.sym 22333 rx_24_fifo.wr_addr[6]
.sym 22334 rx_24_fifo.wr_addr[7]
.sym 22335 rx_24_fifo.wr_addr[8]
.sym 22336 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 22337 lvds_clock_$glb_clk
.sym 22338 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 22340 w_rx_24_fifo_data[28]
.sym 22344 w_rx_24_fifo_data[29]
.sym 22347 $PACKER_VCC_NET
.sym 22372 w_rx_24_fifo_data[30]
.sym 22382 w_rx_24_fifo_data[30]
.sym 22384 rx_24_fifo.rd_addr[8]
.sym 22388 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 22391 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 22393 rx_24_fifo.rd_addr[0]
.sym 22397 rx_24_fifo.rd_addr[1]
.sym 22398 rx_24_fifo.rd_addr[4]
.sym 22399 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 22400 $PACKER_VCC_NET
.sym 22402 rx_24_fifo.rd_addr[6]
.sym 22407 w_rx_24_fifo_data[31]
.sym 22408 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 22410 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 22411 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 22424 rx_24_fifo.rd_addr[0]
.sym 22425 rx_24_fifo.rd_addr[1]
.sym 22427 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 22428 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 22429 rx_24_fifo.rd_addr[4]
.sym 22430 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 22431 rx_24_fifo.rd_addr[6]
.sym 22432 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 22433 rx_24_fifo.rd_addr[8]
.sym 22434 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 22435 r_counter_$glb_clk
.sym 22436 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 22437 $PACKER_VCC_NET
.sym 22441 w_rx_24_fifo_data[31]
.sym 22445 w_rx_24_fifo_data[30]
.sym 22464 rx_24_fifo.rd_addr[6]
.sym 22487 o_led1$SB_IO_OUT
.sym 22496 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 i_ss_SB_LUT4_I3_O
.sym 22537 int_miso
.sym 22538 i_ss_SB_LUT4_I3_O
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22698 i_ss$SB_IO_IN
.sym 22715 i_ss$SB_IO_IN
.sym 22729 i_sck$SB_IO_IN
.sym 22976 i_ss$SB_IO_IN
.sym 22978 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 23099 $PACKER_VCC_NET
.sym 23100 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23105 i_ss$SB_IO_IN
.sym 23118 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 23136 i_ss$SB_IO_IN
.sym 23138 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 23170 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 23195 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 23196 i_sck$SB_IO_IN_$glb_clk
.sym 23197 i_ss$SB_IO_IN
.sym 23225 $PACKER_GND_NET
.sym 23233 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 23248 spi_if_ins.spi.r3_rx_done
.sym 23250 spi_if_ins.spi.r_rx_done
.sym 23253 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23265 spi_if_ins.spi.r2_rx_done
.sym 23278 spi_if_ins.spi.r2_rx_done
.sym 23286 spi_if_ins.spi.r_rx_done
.sym 23304 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23310 spi_if_ins.spi.r3_rx_done
.sym 23311 spi_if_ins.spi.r2_rx_done
.sym 23319 r_counter_$glb_clk
.sym 23352 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 23386 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 23389 i_ss_SB_LUT4_I3_O
.sym 23413 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 23441 i_ss_SB_LUT4_I3_O
.sym 23442 i_sck$SB_IO_IN_$glb_clk
.sym 23475 i_ss_SB_LUT4_I3_O
.sym 23489 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 23496 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 23514 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 23549 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 23564 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 23565 r_counter_$glb_clk
.sym 23566 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 23571 r_counter
.sym 23591 spi_if_ins.state_if[2]
.sym 23595 w_fetch
.sym 23600 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 23601 w_tx_data_io[7]
.sym 23602 $PACKER_VCC_NET
.sym 23611 $PACKER_VCC_NET
.sym 23613 spi_if_ins.spi.r_rx_byte[7]
.sym 23619 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23622 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 23625 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 23647 spi_if_ins.spi.r_rx_byte[7]
.sym 23661 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 23668 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 23673 $PACKER_VCC_NET
.sym 23687 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23688 r_counter_$glb_clk
.sym 23690 w_fetch
.sym 23697 $PACKER_GND_NET
.sym 23707 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23716 spi_if_ins.r_tx_byte[0]
.sym 23719 i_glob_clock$SB_IO_IN
.sym 23721 $PACKER_GND_NET
.sym 23722 w_tx_data_smi[3]
.sym 23723 w_fetch
.sym 23731 i_glob_clock$SB_IO_IN
.sym 23734 $PACKER_VCC_NET
.sym 23735 smi_ctrl_ins.o_data_out_SB_LUT4_I0_3_O[0]
.sym 23741 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 23742 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 23748 w_tx_data_smi[3]
.sym 23750 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 23758 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 23760 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 23761 w_tx_data_io[7]
.sym 23762 w_tx_data_io[3]
.sym 23770 w_tx_data_io[7]
.sym 23772 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 23773 smi_ctrl_ins.o_data_out_SB_LUT4_I0_3_O[0]
.sym 23776 w_tx_data_io[3]
.sym 23777 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 23778 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 23779 w_tx_data_smi[3]
.sym 23789 $PACKER_VCC_NET
.sym 23810 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 23811 i_glob_clock$SB_IO_IN
.sym 23812 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 23820 spi_if_ins.r_tx_byte[0]
.sym 23825 i_glob_clock$SB_IO_IN
.sym 23827 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 23833 $PACKER_VCC_NET
.sym 23840 $PACKER_VCC_NET
.sym 23843 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23845 w_rx_24_fifo_full
.sym 23854 i_glob_clock$SB_IO_IN
.sym 23855 w_tx_data_sys[0]
.sym 23863 smi_ctrl_ins.o_data_out_SB_LUT4_I0_3_O[0]
.sym 23872 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 23875 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 23881 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 23917 w_tx_data_sys[0]
.sym 23918 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 23919 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 23920 smi_ctrl_ins.o_data_out_SB_LUT4_I0_3_O[0]
.sym 23933 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 23934 i_glob_clock$SB_IO_IN
.sym 23948 i_glob_clock$SB_IO_IN
.sym 23949 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 23951 $PACKER_VCC_NET
.sym 23959 smi_ctrl_ins.o_data_out_SB_LUT4_I0_3_O[0]
.sym 23964 lvds_rx_24_inst.o_debug_state[0]
.sym 23990 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 23995 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 24005 w_rx_24_fifo_full
.sym 24037 w_rx_24_fifo_full
.sym 24056 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 24057 r_counter_$glb_clk
.sym 24058 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 24078 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 24107 w_lvds_rx_24_d0
.sym 24108 lvds_rx_24_inst.r_data[5]
.sym 24136 lvds_rx_24_inst.r_data[5]
.sym 24163 w_lvds_rx_24_d0
.sym 24179 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 24180 lvds_clock_$glb_clk
.sym 24192 w_lvds_rx_24_d1
.sym 24208 lvds_rx_24_inst.o_debug_state[1]
.sym 24228 w_lvds_rx_24_d0
.sym 24234 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 24236 lvds_rx_24_inst.o_debug_state[1]
.sym 24245 w_lvds_rx_24_d1
.sym 24249 lvds_rx_24_inst.o_debug_state[0]
.sym 24268 w_lvds_rx_24_d1
.sym 24269 w_lvds_rx_24_d0
.sym 24270 lvds_rx_24_inst.o_debug_state[1]
.sym 24271 lvds_rx_24_inst.o_debug_state[0]
.sym 24286 lvds_rx_24_inst.o_debug_state[0]
.sym 24287 w_lvds_rx_24_d1
.sym 24288 w_lvds_rx_24_d0
.sym 24289 lvds_rx_24_inst.o_debug_state[1]
.sym 24302 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 24303 lvds_clock_$glb_clk
.sym 24304 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 24450 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24607 o_led0$SB_IO_OUT
.sym 24621 i_smi_a3$SB_IO_IN
.sym 24623 o_led0$SB_IO_OUT
.sym 25108 w_smi_read_req
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25725 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 25878 i_glob_clock$SB_IO_IN
.sym 25957 r_counter
.sym 25962 i_glob_clock$SB_IO_IN
.sym 25994 r_counter
.sym 26017 i_glob_clock$SB_IO_IN
.sym 26096 spi_if_ins.state_if[2]
.sym 26112 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 26118 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 26119 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 26125 spi_if_ins.state_if[2]
.sym 26126 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 26171 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 26172 r_counter_$glb_clk
.sym 26173 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 26260 r_tx_data[0]
.sym 26265 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 26323 r_tx_data[0]
.sym 26326 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 26327 r_counter_$glb_clk
.sym 26500 $PACKER_GND_NET
.sym 26647 o_rx_h_tx_l$SB_IO_OUT
.sym 27275 i_smi_a3$SB_IO_IN
.sym 27283 w_smi_read_req
.sym 27285 i_smi_a3$SB_IO_IN
.sym 27290 w_smi_read_req
.sym 27293 i_smi_a3$SB_IO_IN
.sym 27395 i_smi_a3$SB_IO_IN
.sym 27397 i_glob_clock$SB_IO_IN
.sym 27398 $PACKER_VCC_NET
.sym 27427 i_glob_clock$SB_IO_IN
.sym 27429 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 27440 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 27459 r_counter
.sym 27460 $PACKER_VCC_NET
.sym 27481 r_counter
.sym 27484 $PACKER_VCC_NET
.sym 27514 i_smi_a3$SB_IO_IN
.sym 27552 $PACKER_GND_NET
.sym 27572 $PACKER_GND_NET
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27596 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27625 o_tr_vc1$SB_IO_OUT
.sym 27626 o_tr_vc2$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27641 o_tr_vc1_b$SB_IO_OUT
.sym 27653 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27760 lvds_rx_09_inst.o_debug_state[0]
.sym 27761 lvds_rx_09_inst.r_data[19]
.sym 27772 lvds_rx_09_inst.o_debug_state[0]
.sym 27773 lvds_rx_09_inst.r_data[17]
.sym 27776 lvds_rx_09_inst.o_debug_state[0]
.sym 27777 lvds_rx_09_inst.r_data[15]
.sym 27804 lvds_rx_09_inst.o_debug_state[0]
.sym 27805 lvds_rx_09_inst.r_data[23]
.sym 27808 lvds_rx_09_inst.o_debug_state[0]
.sym 27809 lvds_rx_09_inst.r_data[21]
.sym 27826 lvds_rx_09_inst.r_data[23]
.sym 27867 smi_ctrl_ins.int_cnt_24[3]
.sym 27868 smi_ctrl_ins.int_cnt_24[4]
.sym 27869 w_rx_24_fifo_empty
.sym 27894 lvds_rx_09_inst.r_push
.sym 27918 lvds_rx_09_inst.o_debug_state[0]
.sym 27919 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 27920 i_smi_a2_SB_LUT4_I1_O[1]
.sym 27921 lvds_rx_09_inst.o_debug_state[1]
.sym 27935 w_rx_09_fifo_full
.sym 27936 lvds_rx_09_inst.o_debug_state[0]
.sym 27937 lvds_rx_09_inst.o_debug_state[1]
.sym 27959 i_smi_a2_SB_LUT4_I1_O[1]
.sym 27960 lvds_rx_09_inst.o_debug_state[0]
.sym 27961 lvds_rx_09_inst.o_debug_state[1]
.sym 28034 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28035 lvds_rx_09_inst.o_debug_state[0]
.sym 28036 lvds_rx_09_inst.o_debug_state[1]
.sym 28037 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 28046 lvds_rx_09_inst.o_debug_state[1]
.sym 28047 w_lvds_rx_09_d1
.sym 28048 w_lvds_rx_09_d0
.sym 28049 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 28051 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28052 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 28053 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 28057 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28067 lvds_rx_09_inst.r_phase_count[0]
.sym 28071 lvds_rx_09_inst.r_phase_count[1]
.sym 28072 $PACKER_VCC_NET
.sym 28073 lvds_rx_09_inst.r_phase_count[0]
.sym 28074 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 28076 $PACKER_VCC_NET
.sym 28077 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28078 lvds_rx_09_inst.o_debug_state[1]
.sym 28079 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 28080 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 28081 lvds_rx_09_inst.o_debug_state[0]
.sym 28082 lvds_rx_09_inst.o_debug_state[1]
.sym 28083 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 28084 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 28085 lvds_rx_09_inst.o_debug_state[0]
.sym 28093 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 28094 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28095 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 28096 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 28097 lvds_rx_09_inst.o_debug_state[0]
.sym 28101 w_lvds_rx_24_d1
.sym 28102 lvds_rx_24_inst.o_debug_state[1]
.sym 28103 lvds_rx_24_inst.o_debug_state[0]
.sym 28104 w_lvds_rx_24_d0
.sym 28105 w_lvds_rx_24_d1
.sym 28106 w_lvds_rx_09_d0
.sym 28107 lvds_rx_09_inst.o_debug_state[1]
.sym 28108 lvds_rx_09_inst.o_debug_state[0]
.sym 28109 w_lvds_rx_09_d1
.sym 28115 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 28116 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 28117 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28118 lvds_rx_09_inst.o_debug_state[1]
.sym 28119 w_lvds_rx_09_d1
.sym 28120 w_lvds_rx_09_d0
.sym 28121 lvds_rx_09_inst.o_debug_state[0]
.sym 28122 lvds_rx_09_inst.o_debug_state[1]
.sym 28123 w_lvds_rx_09_d1
.sym 28124 lvds_rx_09_inst.o_debug_state[0]
.sym 28125 w_lvds_rx_09_d0
.sym 28130 lvds_rx_24_inst.o_debug_state[1]
.sym 28131 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 28132 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 28133 lvds_rx_24_inst.o_debug_state[0]
.sym 28198 lvds_rx_09_inst.r_data[26]
.sym 28202 lvds_rx_09_inst.r_data[27]
.sym 28210 lvds_rx_09_inst.r_data[28]
.sym 28214 lvds_rx_09_inst.r_data[29]
.sym 28228 lvds_rx_09_inst.o_debug_state[0]
.sym 28229 lvds_rx_09_inst.r_data[26]
.sym 28232 lvds_rx_09_inst.o_debug_state[0]
.sym 28233 lvds_rx_09_inst.r_data[27]
.sym 28236 lvds_rx_09_inst.o_debug_state[0]
.sym 28237 lvds_rx_09_inst.r_data[6]
.sym 28240 lvds_rx_09_inst.o_debug_state[0]
.sym 28241 lvds_rx_09_inst.r_data[9]
.sym 28244 lvds_rx_09_inst.o_debug_state[0]
.sym 28245 lvds_rx_09_inst.r_data[10]
.sym 28248 lvds_rx_09_inst.o_debug_state[0]
.sym 28249 lvds_rx_09_inst.r_data[11]
.sym 28252 lvds_rx_09_inst.o_debug_state[0]
.sym 28253 lvds_rx_09_inst.r_data[13]
.sym 28256 lvds_rx_09_inst.o_debug_state[0]
.sym 28257 lvds_rx_09_inst.r_data[8]
.sym 28258 lvds_rx_09_inst.r_data[9]
.sym 28262 lvds_rx_09_inst.r_data[8]
.sym 28266 lvds_rx_09_inst.r_data[7]
.sym 28278 lvds_rx_09_inst.r_data[18]
.sym 28282 lvds_rx_09_inst.r_data[6]
.sym 28286 lvds_rx_09_inst.r_data[21]
.sym 28292 lvds_rx_09_inst.o_debug_state[0]
.sym 28293 lvds_rx_09_inst.r_data[25]
.sym 28296 lvds_rx_09_inst.o_debug_state[0]
.sym 28297 lvds_rx_09_inst.r_data[7]
.sym 28300 lvds_rx_09_inst.o_debug_state[0]
.sym 28301 lvds_rx_09_inst.r_data[18]
.sym 28304 lvds_rx_09_inst.o_debug_state[0]
.sym 28305 lvds_rx_09_inst.r_data[22]
.sym 28308 lvds_rx_09_inst.o_debug_state[0]
.sym 28309 lvds_rx_09_inst.r_data[5]
.sym 28312 lvds_rx_09_inst.o_debug_state[0]
.sym 28313 lvds_rx_09_inst.r_data[4]
.sym 28316 lvds_rx_09_inst.o_debug_state[0]
.sym 28317 lvds_rx_09_inst.r_data[20]
.sym 28320 lvds_rx_09_inst.o_debug_state[0]
.sym 28321 lvds_rx_09_inst.r_data[24]
.sym 28322 lvds_rx_09_inst.r_data[5]
.sym 28326 lvds_rx_09_inst.r_data[3]
.sym 28330 lvds_rx_09_inst.r_data[2]
.sym 28334 lvds_rx_09_inst.r_data[24]
.sym 28342 lvds_rx_09_inst.r_data[22]
.sym 28346 lvds_rx_09_inst.r_data[4]
.sym 28350 lvds_rx_09_inst.r_data[25]
.sym 28356 lvds_rx_09_inst.o_debug_state[0]
.sym 28357 lvds_rx_09_inst.r_data[1]
.sym 28360 lvds_rx_09_inst.o_debug_state[0]
.sym 28361 lvds_rx_09_inst.r_data[0]
.sym 28368 lvds_rx_09_inst.o_debug_state[0]
.sym 28369 lvds_rx_09_inst.r_data[14]
.sym 28372 lvds_rx_09_inst.o_debug_state[0]
.sym 28373 lvds_rx_09_inst.r_data[3]
.sym 28376 lvds_rx_09_inst.o_debug_state[0]
.sym 28377 lvds_rx_09_inst.r_data[12]
.sym 28380 lvds_rx_09_inst.o_debug_state[0]
.sym 28381 lvds_rx_09_inst.r_data[16]
.sym 28384 lvds_rx_09_inst.o_debug_state[0]
.sym 28385 lvds_rx_09_inst.r_data[2]
.sym 28386 lvds_rx_09_inst.r_data[0]
.sym 28390 lvds_rx_09_inst.r_data[1]
.sym 28402 lvds_rx_09_inst.r_data[16]
.sym 28406 w_lvds_rx_09_d0
.sym 28410 w_lvds_rx_09_d1
.sym 28414 lvds_rx_09_inst.r_data[17]
.sym 28432 w_lvds_rx_09_d0
.sym 28433 lvds_rx_09_inst.o_debug_state[0]
.sym 28440 lvds_rx_09_inst.o_debug_state[0]
.sym 28441 w_lvds_rx_09_d1
.sym 28482 w_rx_24_fifo_pulled_data[3]
.sym 28483 w_rx_24_fifo_pulled_data[19]
.sym 28484 smi_ctrl_ins.int_cnt_24[3]
.sym 28485 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28486 w_rx_24_fifo_pulled_data[1]
.sym 28487 w_rx_24_fifo_pulled_data[17]
.sym 28488 smi_ctrl_ins.int_cnt_24[3]
.sym 28489 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28498 w_rx_24_fifo_pulled_data[9]
.sym 28499 w_rx_24_fifo_pulled_data[25]
.sym 28500 smi_ctrl_ins.int_cnt_24[3]
.sym 28501 smi_ctrl_ins.int_cnt_24[4]
.sym 28504 lvds_rx_24_inst.o_debug_state[0]
.sym 28505 lvds_rx_24_inst.r_data[8]
.sym 28510 w_rx_24_fifo_pulled_data[11]
.sym 28511 w_rx_24_fifo_pulled_data[27]
.sym 28512 smi_ctrl_ins.int_cnt_24[3]
.sym 28513 smi_ctrl_ins.int_cnt_24[4]
.sym 28520 lvds_rx_24_inst.o_debug_state[0]
.sym 28521 lvds_rx_24_inst.r_data[6]
.sym 28546 w_lvds_rx_24_d0
.sym 28550 lvds_rx_24_inst.r_data[0]
.sym 28557 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 28558 lvds_rx_24_inst.r_data[8]
.sym 28566 w_lvds_rx_24_d1
.sym 28570 lvds_rx_24_inst.r_data[6]
.sym 28580 lvds_rx_24_inst.o_debug_state[0]
.sym 28581 lvds_rx_24_inst.r_data[0]
.sym 28584 lvds_rx_24_inst.o_debug_state[0]
.sym 28585 lvds_rx_24_inst.r_data[4]
.sym 28592 lvds_rx_24_inst.o_debug_state[0]
.sym 28593 w_lvds_rx_24_d0
.sym 28608 lvds_rx_24_inst.o_debug_state[0]
.sym 28609 lvds_rx_24_inst.r_data[2]
.sym 28610 lvds_rx_24_inst.o_debug_state[1]
.sym 28611 w_lvds_rx_24_d1
.sym 28612 w_lvds_rx_24_d0
.sym 28613 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 28615 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 28616 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 28617 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28621 lvds_rx_24_inst.o_debug_state[1]
.sym 28623 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28624 w_lvds_rx_24_d1_SB_LUT4_I1_O[1]
.sym 28625 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 28643 lvds_rx_24_inst.r_phase_count[0]
.sym 28647 lvds_rx_24_inst.r_phase_count[1]
.sym 28648 $PACKER_VCC_NET
.sym 28649 lvds_rx_24_inst.r_phase_count[0]
.sym 28650 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 28652 $PACKER_VCC_NET
.sym 28653 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28657 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28658 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28659 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 28660 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 28661 lvds_rx_24_inst.o_debug_state[0]
.sym 28665 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 28666 lvds_rx_24_inst.o_debug_state[1]
.sym 28667 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 28668 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 28669 lvds_rx_24_inst.o_debug_state[0]
.sym 28670 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28671 lvds_rx_24_inst.o_debug_state[0]
.sym 28672 lvds_rx_24_inst.o_debug_state[1]
.sym 28673 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 28722 lvds_rx_09_inst.r_data[13]
.sym 28739 rx_09_fifo.rd_addr[0]
.sym 28744 rx_09_fifo.rd_addr[1]
.sym 28748 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 28749 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28752 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 28753 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 28756 rx_09_fifo.rd_addr[4]
.sym 28757 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 28760 rx_09_fifo.rd_addr[5]
.sym 28761 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 28764 rx_09_fifo.rd_addr[6]
.sym 28765 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 28768 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 28769 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 28772 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 28773 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 28776 rx_09_fifo.rd_addr[9]
.sym 28777 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 28790 rx_09_fifo.rd_addr[4]
.sym 28791 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 28792 rx_09_fifo.rd_addr[5]
.sym 28793 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 28802 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 28803 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 28804 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 28805 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 28806 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 28807 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 28808 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 28809 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 28810 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 28811 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 28812 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 28813 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 28814 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 28815 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 28816 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 28817 w_rx_09_fifo_push
.sym 28820 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28821 rx_09_fifo.rd_addr[0]
.sym 28822 rx_09_fifo.rd_addr[6]
.sym 28823 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 28824 rx_09_fifo.rd_addr[9]
.sym 28825 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 28826 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 28827 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[7]
.sym 28828 rx_09_fifo.empty_o_SB_LUT4_I3_I2[2]
.sym 28829 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28830 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 28831 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 28832 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 28833 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 28834 w_rx_09_fifo_pulled_data[0]
.sym 28835 w_rx_09_fifo_pulled_data[16]
.sym 28836 smi_ctrl_ins.int_cnt_09[3]
.sym 28837 smi_ctrl_ins.int_cnt_09[4]
.sym 28838 w_rx_09_fifo_pulled_data[2]
.sym 28839 w_rx_09_fifo_pulled_data[18]
.sym 28840 smi_ctrl_ins.int_cnt_09[3]
.sym 28841 smi_ctrl_ins.int_cnt_09[4]
.sym 28844 smi_ctrl_ins.int_cnt_09[4]
.sym 28845 smi_ctrl_ins.int_cnt_09[3]
.sym 28846 w_rx_09_fifo_pulled_data[1]
.sym 28847 w_rx_09_fifo_pulled_data[17]
.sym 28848 smi_ctrl_ins.int_cnt_09[3]
.sym 28849 smi_ctrl_ins.int_cnt_09[4]
.sym 28850 w_rx_09_fifo_pulled_data[3]
.sym 28851 w_rx_09_fifo_pulled_data[19]
.sym 28852 smi_ctrl_ins.int_cnt_09[3]
.sym 28853 smi_ctrl_ins.int_cnt_09[4]
.sym 28857 smi_ctrl_ins.int_cnt_09[3]
.sym 28864 i_smi_a2_SB_LUT4_I1_O[0]
.sym 28865 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28876 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28877 w_rx_09_fifo_push
.sym 28884 spi_if_ins.w_rx_data[6]
.sym 28885 spi_if_ins.w_rx_data[5]
.sym 28892 spi_if_ins.w_rx_data[5]
.sym 28893 spi_if_ins.w_rx_data[6]
.sym 28899 rx_24_fifo.rd_addr[0]
.sym 28904 rx_24_fifo.rd_addr[1]
.sym 28908 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 28909 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28912 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 28913 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 28916 rx_24_fifo.rd_addr[4]
.sym 28917 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 28920 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 28921 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 28924 rx_24_fifo.rd_addr[6]
.sym 28925 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 28928 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 28929 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 28932 rx_24_fifo.rd_addr[8]
.sym 28933 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 28936 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 28937 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 28940 rx_24_fifo.rd_addr[1]
.sym 28941 rx_24_fifo.rd_addr[0]
.sym 28949 rx_24_fifo.rd_addr[0]
.sym 28956 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 28957 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28962 lvds_rx_24_inst.r_data[10]
.sym 28970 lvds_rx_24_inst.r_data[25]
.sym 28974 lvds_rx_24_inst.r_data[17]
.sym 28986 lvds_rx_24_inst.r_data[14]
.sym 28990 lvds_rx_24_inst.r_data[16]
.sym 28998 w_rx_24_fifo_pulled_data[2]
.sym 28999 w_rx_24_fifo_pulled_data[18]
.sym 29000 smi_ctrl_ins.int_cnt_24[3]
.sym 29001 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29002 $PACKER_VCC_NET
.sym 29006 w_rx_24_fifo_pulled_data[10]
.sym 29007 w_rx_24_fifo_pulled_data[26]
.sym 29008 smi_ctrl_ins.int_cnt_24[3]
.sym 29009 smi_ctrl_ins.int_cnt_24[4]
.sym 29010 w_rx_24_fifo_pulled_data[0]
.sym 29011 w_rx_24_fifo_pulled_data[16]
.sym 29012 smi_ctrl_ins.int_cnt_24[3]
.sym 29013 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29016 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 29017 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 29018 w_rx_24_fifo_pulled_data[8]
.sym 29019 w_rx_24_fifo_pulled_data[24]
.sym 29020 smi_ctrl_ins.int_cnt_24[3]
.sym 29021 smi_ctrl_ins.int_cnt_24[4]
.sym 29026 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 29027 rx_24_fifo.wr_addr[7]
.sym 29028 rx_24_fifo.rd_addr[8]
.sym 29029 rx_24_fifo.wr_addr[8]
.sym 29030 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29031 rx_24_fifo.wr_addr[2]
.sym 29032 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 29033 rx_24_fifo.wr_addr[3]
.sym 29037 rx_24_fifo.wr_addr[0]
.sym 29038 w_rx_24_fifo_empty
.sym 29039 rx_24_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 29040 rx_24_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 29041 rx_24_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 29042 rx_24_fifo.rd_addr[4]
.sym 29043 rx_24_fifo.wr_addr[4]
.sym 29044 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 29045 rx_24_fifo.wr_addr[5]
.sym 29046 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 29060 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 29061 rx_24_fifo.rd_addr[1]
.sym 29062 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 29068 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29069 w_rx_24_fifo_push
.sym 29070 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 29074 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 29075 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 29076 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 29077 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 29078 rx_24_fifo.rd_addr[8]
.sym 29079 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 29080 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 29081 rx_24_fifo.rd_addr[6]
.sym 29082 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 29086 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 29091 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 29096 rx_24_fifo.wr_addr[2]
.sym 29097 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 29100 rx_24_fifo.wr_addr[3]
.sym 29101 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 29104 rx_24_fifo.wr_addr[4]
.sym 29105 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 29108 rx_24_fifo.wr_addr[5]
.sym 29109 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 29112 rx_24_fifo.wr_addr[6]
.sym 29113 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 29116 rx_24_fifo.wr_addr[7]
.sym 29117 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 29118 rx_24_fifo.rd_addr[8]
.sym 29120 rx_24_fifo.wr_addr[8]
.sym 29121 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 29122 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 29124 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 29125 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 29129 $nextpnr_ICESTORM_LC_2$I3
.sym 29130 lvds_rx_24_inst.r_data[1]
.sym 29142 lvds_rx_24_inst.r_data[7]
.sym 29162 lvds_rx_24_inst.r_push
.sym 29231 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29232 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 29233 lvds_rx_09_inst.o_debug_state[1]
.sym 29242 lvds_rx_09_inst.r_data[10]
.sym 29254 rx_09_fifo.rd_addr[5]
.sym 29255 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 29256 rx_09_fifo.rd_addr[6]
.sym 29257 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 29266 lvds_rx_24_inst.r_data[24]
.sym 29280 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 29281 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29282 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 29283 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 29284 rx_09_fifo.rd_addr[9]
.sym 29285 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 29289 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29290 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 29295 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 29296 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 29297 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 29298 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29299 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29300 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29301 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 29302 rx_09_fifo.rd_addr[1]
.sym 29303 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 29304 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 29305 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 29306 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 29310 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 29315 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 29320 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 29321 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 29324 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 29325 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 29328 rx_09_fifo.wr_addr[4]
.sym 29329 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 29332 rx_09_fifo.wr_addr[5]
.sym 29333 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 29336 rx_09_fifo.wr_addr[6]
.sym 29337 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 29340 rx_09_fifo.wr_addr[7]
.sym 29341 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 29344 rx_09_fifo.wr_addr[8]
.sym 29345 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 29348 rx_09_fifo.wr_addr[9]
.sym 29349 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 29353 $nextpnr_ICESTORM_LC_15$I3
.sym 29361 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 29364 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29365 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 29368 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 29369 rx_09_fifo.rd_addr[1]
.sym 29370 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 29374 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 29375 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29376 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 29377 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 29378 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 29379 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 29380 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 29381 i_smi_a2_SB_LUT4_I1_O[0]
.sym 29386 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 29387 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 29388 rx_09_fifo.empty_o_SB_LUT4_I3_I2[2]
.sym 29389 w_rx_09_fifo_empty
.sym 29390 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 29391 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 29392 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 29393 rx_09_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 29394 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 29395 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 29396 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 29397 i_smi_a2_SB_LUT4_I1_O[0]
.sym 29402 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 29403 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 29404 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 29405 i_smi_a2_SB_LUT4_I1_O[0]
.sym 29406 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 29407 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 29408 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 29409 i_smi_a2_SB_LUT4_I1_O[0]
.sym 29414 w_rx_09_fifo_pulled_data[8]
.sym 29415 w_rx_09_fifo_pulled_data[24]
.sym 29416 smi_ctrl_ins.int_cnt_09[4]
.sym 29417 smi_ctrl_ins.int_cnt_09[3]
.sym 29419 smi_ctrl_ins.r_fifo_09_pull_1
.sym 29420 w_rx_09_fifo_empty
.sym 29421 smi_ctrl_ins.r_fifo_09_pull
.sym 29422 w_rx_09_fifo_pulled_data[10]
.sym 29423 w_rx_09_fifo_pulled_data[26]
.sym 29424 smi_ctrl_ins.int_cnt_09[4]
.sym 29425 smi_ctrl_ins.int_cnt_09[3]
.sym 29426 w_rx_09_fifo_pulled_data[11]
.sym 29427 w_rx_09_fifo_pulled_data[27]
.sym 29428 smi_ctrl_ins.int_cnt_09[4]
.sym 29429 smi_ctrl_ins.int_cnt_09[3]
.sym 29430 lvds_rx_09_inst.r_data[14]
.sym 29434 w_rx_09_fifo_pulled_data[9]
.sym 29435 w_rx_09_fifo_pulled_data[25]
.sym 29436 smi_ctrl_ins.int_cnt_09[4]
.sym 29437 smi_ctrl_ins.int_cnt_09[3]
.sym 29443 rx_24_fifo.rd_addr[0]
.sym 29448 rx_24_fifo.rd_addr[1]
.sym 29449 rx_24_fifo.rd_addr[0]
.sym 29452 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29453 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[2]
.sym 29456 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 29457 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[3]
.sym 29460 rx_24_fifo.rd_addr[4]
.sym 29461 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[4]
.sym 29464 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 29465 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[5]
.sym 29468 rx_24_fifo.rd_addr[6]
.sym 29469 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[6]
.sym 29472 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 29473 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[7]
.sym 29476 rx_24_fifo.rd_addr[8]
.sym 29477 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[8]
.sym 29480 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 29481 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[9]
.sym 29485 $nextpnr_ICESTORM_LC_7$I3
.sym 29486 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 29487 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29488 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 29489 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 29490 smi_ctrl_ins.r_fifo_09_pull
.sym 29494 rx_24_fifo.wr_addr[3]
.sym 29495 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 29496 rx_24_fifo.wr_addr[4]
.sym 29497 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[4]
.sym 29498 rx_24_fifo.wr_addr[5]
.sym 29499 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[5]
.sym 29500 rx_24_fifo.wr_addr[7]
.sym 29501 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[7]
.sym 29502 rx_24_fifo.rd_addr[6]
.sym 29503 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[6]
.sym 29504 rx_24_fifo.wr_addr[6]
.sym 29505 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29508 lvds_rx_24_inst.o_debug_state[0]
.sym 29509 lvds_rx_24_inst.r_data[19]
.sym 29510 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 29511 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 29512 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29513 rx_24_fifo.empty_o_SB_LUT4_I0_O[3]
.sym 29514 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 29515 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 29516 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 29517 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 29518 rx_24_fifo.full_o_SB_LUT4_I3_I2[0]
.sym 29519 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[9]
.sym 29520 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 29521 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29522 rx_24_fifo.rd_addr[6]
.sym 29523 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 29524 rx_24_fifo.rd_addr[4]
.sym 29525 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 29526 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 29527 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 29528 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 29529 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 29532 rx_24_fifo.wr_addr[0]
.sym 29533 rx_24_fifo.rd_addr[0]
.sym 29536 lvds_rx_24_inst.o_debug_state[0]
.sym 29537 lvds_rx_24_inst.r_data[23]
.sym 29539 rx_24_fifo.wr_addr[0]
.sym 29544 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 29545 rx_24_fifo.wr_addr[0]
.sym 29548 rx_24_fifo.wr_addr[2]
.sym 29549 rx_24_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29552 rx_24_fifo.wr_addr[3]
.sym 29553 rx_24_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29556 rx_24_fifo.wr_addr[4]
.sym 29557 rx_24_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29560 rx_24_fifo.wr_addr[5]
.sym 29561 rx_24_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 29564 rx_24_fifo.wr_addr[6]
.sym 29565 rx_24_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 29568 rx_24_fifo.wr_addr[7]
.sym 29569 rx_24_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 29572 rx_24_fifo.wr_addr[8]
.sym 29573 rx_24_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 29576 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 29577 rx_24_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 29578 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 29582 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 29583 rx_24_fifo.rd_addr[4]
.sym 29584 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29585 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 29586 w_rx_24_fifo_push
.sym 29587 rx_24_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 29588 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29589 w_rx_24_fifo_full
.sym 29590 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 29594 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 29598 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 29602 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 29603 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29604 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29605 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 29606 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29607 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29608 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29609 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 29610 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 29611 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 29612 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 29613 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 29614 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 29615 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 29616 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 29617 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 29618 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 29619 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29620 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 29621 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 29622 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29623 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 29624 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 29625 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 29626 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 29627 rx_24_fifo.rd_addr[6]
.sym 29628 rx_24_fifo.rd_addr[4]
.sym 29629 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 29630 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 29631 rx_24_fifo.rd_addr[6]
.sym 29632 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 29633 w_rx_24_fifo_push
.sym 29636 lvds_rx_24_inst.o_debug_state[0]
.sym 29637 lvds_rx_24_inst.r_data[16]
.sym 29640 lvds_rx_24_inst.o_debug_state[0]
.sym 29641 lvds_rx_24_inst.r_data[20]
.sym 29644 lvds_rx_24_inst.o_debug_state[0]
.sym 29645 lvds_rx_24_inst.r_data[1]
.sym 29648 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29649 w_rx_24_fifo_push
.sym 29656 lvds_rx_24_inst.o_debug_state[0]
.sym 29657 lvds_rx_24_inst.r_data[18]
.sym 29660 lvds_rx_24_inst.o_debug_state[0]
.sym 29661 lvds_rx_24_inst.r_data[21]
.sym 29664 lvds_rx_24_inst.o_debug_state[0]
.sym 29665 w_lvds_rx_24_d1
.sym 29670 lvds_rx_24_inst.r_data[22]
.sym 29674 lvds_rx_24_inst.r_data[21]
.sym 29682 lvds_rx_24_inst.r_data[23]
.sym 29694 lvds_rx_24_inst.r_data[20]
.sym 29703 w_rx_24_fifo_full
.sym 29704 lvds_rx_24_inst.o_debug_state[0]
.sym 29705 lvds_rx_24_inst.o_debug_state[1]
.sym 29713 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 29726 lvds_rx_24_inst.o_debug_state[0]
.sym 29727 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 29728 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29729 lvds_rx_24_inst.o_debug_state[1]
.sym 29732 lvds_rx_24_inst.o_debug_state[0]
.sym 29733 lvds_rx_24_inst.r_data[15]
.sym 29763 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29768 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 29769 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29772 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 29773 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 29776 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 29777 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 29780 rx_09_fifo.wr_addr[4]
.sym 29781 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 29784 rx_09_fifo.wr_addr[5]
.sym 29785 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 29788 rx_09_fifo.wr_addr[6]
.sym 29789 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 29792 rx_09_fifo.wr_addr[7]
.sym 29793 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 29796 rx_09_fifo.wr_addr[8]
.sym 29797 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 29800 rx_09_fifo.wr_addr[9]
.sym 29801 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[9]
.sym 29802 w_rx_09_fifo_push
.sym 29803 rx_09_fifo.rd_addr[4]
.sym 29804 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 29805 w_rx_09_fifo_full
.sym 29806 lvds_rx_09_inst.r_data[20]
.sym 29810 lvds_rx_09_inst.r_data[19]
.sym 29818 lvds_rx_09_inst.r_data[15]
.sym 29824 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29825 w_rx_09_fifo_push
.sym 29828 rx_09_fifo.rd_addr[1]
.sym 29829 rx_09_fifo.rd_addr[0]
.sym 29830 rx_09_fifo.wr_addr[6]
.sym 29831 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[6]
.sym 29832 rx_09_fifo.wr_addr[9]
.sym 29833 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[9]
.sym 29834 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 29835 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 29836 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 29837 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 29838 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 29839 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 29840 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 29841 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 29842 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[8]
.sym 29843 rx_09_fifo.wr_addr[8]
.sym 29844 rx_09_fifo.wr_addr[5]
.sym 29845 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[5]
.sym 29846 rx_09_fifo.wr_addr[7]
.sym 29847 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[7]
.sym 29848 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 29849 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 29850 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 29851 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 29852 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 29853 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 29854 $PACKER_GND_NET
.sym 29858 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 29862 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 29866 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 29870 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 29874 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 29878 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 29885 sys_ctrl_ins.reset_cmd
.sym 29886 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 29887 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[1]
.sym 29888 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 29889 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 29892 lvds_rx_24_inst.o_debug_state[0]
.sym 29893 lvds_rx_24_inst.r_data[24]
.sym 29896 lvds_rx_24_inst.o_debug_state[0]
.sym 29897 lvds_rx_24_inst.r_data[26]
.sym 29902 rx_09_fifo.rd_addr[4]
.sym 29903 rx_09_fifo.wr_addr[4]
.sym 29904 rx_09_fifo.rd_addr[6]
.sym 29905 rx_09_fifo.wr_addr[6]
.sym 29910 rx_09_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 29911 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 29912 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 29913 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 29916 lvds_rx_24_inst.o_debug_state[0]
.sym 29917 lvds_rx_24_inst.r_data[9]
.sym 29918 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 29919 rx_09_fifo.wr_addr[7]
.sym 29920 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 29921 rx_09_fifo.wr_addr[8]
.sym 29922 lvds_rx_24_inst.r_data[15]
.sym 29934 lvds_rx_24_inst.r_data[26]
.sym 29946 lvds_rx_24_inst.r_data[28]
.sym 29956 lvds_rx_24_inst.o_debug_state[0]
.sym 29957 lvds_rx_24_inst.r_data[22]
.sym 29961 w_rx_24_fifo_empty
.sym 29972 lvds_rx_24_inst.o_debug_state[0]
.sym 29973 lvds_rx_24_inst.r_data[7]
.sym 29975 smi_ctrl_ins.r_fifo_24_pull_1
.sym 29976 w_rx_24_fifo_empty
.sym 29977 smi_ctrl_ins.r_fifo_24_pull
.sym 29986 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 29987 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 29988 rx_24_fifo.wr_addr[2]
.sym 29989 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 29992 lvds_rx_24_inst.o_debug_state[0]
.sym 29993 lvds_rx_24_inst.r_data[14]
.sym 29996 lvds_rx_24_inst.o_debug_state[0]
.sym 29997 lvds_rx_24_inst.r_data[17]
.sym 29998 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[10]
.sym 29999 rx_24_fifo.wr_addr[8]
.sym 30000 rx_24_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_I1[8]
.sym 30001 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 30004 i_smi_a2_SB_LUT4_I1_O[1]
.sym 30005 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 30008 lvds_rx_24_inst.o_debug_state[0]
.sym 30009 lvds_rx_24_inst.r_data[12]
.sym 30010 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 30011 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 30012 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 30013 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 30016 lvds_rx_24_inst.o_debug_state[0]
.sym 30017 lvds_rx_24_inst.r_data[10]
.sym 30037 w_cs[0]
.sym 30042 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30054 w_fetch
.sym 30055 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 30056 w_load
.sym 30057 w_cs[0]
.sym 30064 spi_if_ins.w_rx_data[5]
.sym 30065 spi_if_ins.w_rx_data[6]
.sym 30066 i_config_SB_LUT4_I0_I1[2]
.sym 30071 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[2]
.sym 30072 w_cs[0]
.sym 30073 w_fetch
.sym 30076 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 30077 rx_24_fifo.rd_addr[8]
.sym 30079 i_smi_a2_SB_LUT4_I1_O[1]
.sym 30080 w_cs[1]
.sym 30081 w_fetch
.sym 30082 w_ioc[1]
.sym 30083 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[2]
.sym 30084 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 30085 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 30087 w_ioc[1]
.sym 30088 w_ioc[4]
.sym 30089 w_ioc[0]
.sym 30091 w_ioc[2]
.sym 30092 w_ioc[4]
.sym 30093 w_ioc[3]
.sym 30100 w_ioc[3]
.sym 30101 w_ioc[2]
.sym 30102 spi_if_ins.w_rx_data[4]
.sym 30106 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 30107 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 30108 rx_24_fifo.rd_addr[1]
.sym 30109 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 30114 lvds_rx_24_inst.r_data[2]
.sym 30118 lvds_rx_24_inst.r_data[9]
.sym 30122 lvds_rx_24_inst.r_data[4]
.sym 30127 w_ioc[2]
.sym 30128 w_ioc[3]
.sym 30129 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3[1]
.sym 30132 w_ioc[1]
.sym 30133 w_ioc[0]
.sym 30140 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0[2]
.sym 30141 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3[1]
.sym 30143 w_ioc[4]
.sym 30144 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 30145 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0[2]
.sym 30146 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 30147 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[2]
.sym 30148 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[2]
.sym 30149 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[3]
.sym 30150 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 30151 i_config_SB_LUT4_I0_I1[2]
.sym 30152 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 30153 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 30160 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 30161 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30162 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 30163 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 30164 i_config_SB_LUT4_I0_I1[2]
.sym 30165 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 30170 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 30171 io_ctrl_ins.o_pmod[2]
.sym 30172 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 30173 o_shdn_tx_lna$SB_IO_OUT
.sym 30182 w_rx_data[6]
.sym 30190 w_rx_data[7]
.sym 30194 w_rx_data[2]
.sym 30202 w_rx_data[1]
.sym 30235 i_smi_a2_SB_LUT4_I1_O[1]
.sym 30236 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 30237 lvds_rx_24_inst.o_debug_state[1]
.sym 30254 lvds_rx_09_inst.r_data[11]
.sym 30266 lvds_rx_09_inst.r_data[12]
.sym 30289 rx_09_fifo.rd_addr[0]
.sym 30307 rx_09_fifo.rd_addr[0]
.sym 30312 rx_09_fifo.rd_addr[1]
.sym 30313 rx_09_fifo.rd_addr[0]
.sym 30316 rx_09_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 30317 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 30320 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 30321 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 30324 rx_09_fifo.rd_addr[4]
.sym 30325 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[4]
.sym 30328 rx_09_fifo.rd_addr[5]
.sym 30329 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[5]
.sym 30332 rx_09_fifo.rd_addr[6]
.sym 30333 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[6]
.sym 30336 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 30337 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[7]
.sym 30340 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 30341 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[8]
.sym 30344 rx_09_fifo.rd_addr[9]
.sym 30345 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[9]
.sym 30349 $nextpnr_ICESTORM_LC_5$I3
.sym 30350 rx_09_fifo.wr_addr[8]
.sym 30351 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[8]
.sym 30352 rx_09_fifo.wr_addr[4]
.sym 30353 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[4]
.sym 30354 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[5]
.sym 30355 rx_09_fifo.wr_addr[5]
.sym 30356 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[10]
.sym 30357 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]
.sym 30360 w_rx_24_fifo_empty
.sym 30361 w_rx_09_fifo_empty
.sym 30363 smi_ctrl_ins.int_cnt_09[4]
.sym 30364 smi_ctrl_ins.int_cnt_09[3]
.sym 30365 w_rx_09_fifo_empty
.sym 30366 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[7]
.sym 30367 rx_09_fifo.wr_addr[7]
.sym 30368 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[6]
.sym 30369 rx_09_fifo.wr_addr[6]
.sym 30370 spi_if_ins.spi.r_tx_byte[1]
.sym 30371 spi_if_ins.spi.r_tx_byte[5]
.sym 30372 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30373 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30374 rx_09_fifo.rd_addr[5]
.sym 30375 rx_09_fifo.wr_addr[5]
.sym 30376 rx_09_fifo.rd_addr[9]
.sym 30377 rx_09_fifo.wr_addr[9]
.sym 30381 i_smi_a2_SB_LUT4_I1_O[1]
.sym 30382 spi_if_ins.r_tx_byte[7]
.sym 30386 spi_if_ins.r_tx_byte[1]
.sym 30394 spi_if_ins.r_tx_byte[3]
.sym 30398 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 30399 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 30400 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30401 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 30406 spi_if_ins.r_tx_byte[4]
.sym 30410 i_smi_a2_SB_LUT4_I1_O[1]
.sym 30411 i_smi_a1$SB_IO_IN
.sym 30412 i_smi_a2$SB_IO_IN
.sym 30413 i_smi_a3$SB_IO_IN
.sym 30414 spi_if_ins.r_tx_byte[2]
.sym 30419 i_smi_a2$SB_IO_IN
.sym 30420 i_smi_a1$SB_IO_IN
.sym 30421 i_smi_a3$SB_IO_IN
.sym 30422 spi_if_ins.r_tx_byte[5]
.sym 30426 spi_if_ins.r_tx_byte[6]
.sym 30430 spi_if_ins.r_tx_byte[0]
.sym 30434 w_rx_09_fifo_empty
.sym 30445 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 30450 w_rx_24_fifo_empty
.sym 30462 w_rx_09_fifo_full
.sym 30470 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 30482 smi_ctrl_ins.r_fifo_24_pull
.sym 30501 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30502 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30503 spi_if_ins.state_if[2]
.sym 30504 spi_if_ins.state_if[0]
.sym 30505 spi_if_ins.state_if[1]
.sym 30509 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 30514 lvds_rx_24_inst.r_data[13]
.sym 30519 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30520 spi_if_ins.state_if[2]
.sym 30521 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30522 spi_if_ins.state_if[2]
.sym 30523 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30524 spi_if_ins.state_if[0]
.sym 30525 spi_if_ins.state_if[1]
.sym 30532 spi_if_ins.w_rx_data[5]
.sym 30533 spi_if_ins.w_rx_data[6]
.sym 30534 w_cs[0]
.sym 30535 w_cs[1]
.sym 30536 w_cs[3]
.sym 30537 w_cs[2]
.sym 30550 i_smi_a1$SB_IO_IN
.sym 30551 i_smi_a3$SB_IO_IN
.sym 30552 i_smi_a2$SB_IO_IN
.sym 30553 i_smi_a2_SB_LUT4_I1_O[1]
.sym 30563 w_fetch
.sym 30564 w_cs[1]
.sym 30565 w_load
.sym 30566 spi_if_ins.w_rx_data[1]
.sym 30570 spi_if_ins.w_rx_data[3]
.sym 30574 i_smi_a2_SB_LUT4_I1_O[1]
.sym 30575 w_ioc[1]
.sym 30576 w_cs[2]
.sym 30577 w_fetch
.sym 30578 spi_if_ins.w_rx_data[4]
.sym 30584 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[2]
.sym 30585 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 30586 spi_if_ins.w_rx_data[6]
.sym 30590 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30594 spi_if_ins.w_rx_data[1]
.sym 30598 spi_if_ins.w_rx_data[0]
.sym 30602 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 30607 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 30608 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 30609 i_smi_a2_SB_LUT4_I1_O[1]
.sym 30610 spi_if_ins.w_rx_data[3]
.sym 30614 spi_if_ins.w_rx_data[2]
.sym 30626 w_rx_data[2]
.sym 30630 w_rx_data[3]
.sym 30635 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[2]
.sym 30636 w_ioc[1]
.sym 30637 w_ioc[0]
.sym 30638 w_rx_data[7]
.sym 30642 w_rx_data[6]
.sym 30646 w_rx_data[4]
.sym 30650 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 30651 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30652 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 30653 io_ctrl_ins.o_pmod[4]
.sym 30655 w_ioc[0]
.sym 30656 w_ioc[1]
.sym 30657 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[2]
.sym 30660 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 30661 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 30662 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 30663 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 30664 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[2]
.sym 30665 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[3]
.sym 30666 i_config_SB_LUT4_I0_I1[2]
.sym 30667 io_ctrl_ins.pmod_dir_state[6]
.sym 30668 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 30669 io_ctrl_ins.o_pmod[6]
.sym 30670 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 30671 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[2]
.sym 30672 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[0]
.sym 30673 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I3[3]
.sym 30674 w_rx_data[6]
.sym 30678 w_rx_data[7]
.sym 30682 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 30683 io_ctrl_ins.debug_mode[1]
.sym 30684 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 30685 o_shdn_rx_lna$SB_IO_OUT
.sym 30686 w_rx_data[4]
.sym 30691 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30692 io_ctrl_ins.rf_pin_state[6]
.sym 30693 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 30694 i_config_SB_LUT4_I0_I1[2]
.sym 30695 io_ctrl_ins.pmod_dir_state[7]
.sym 30696 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 30697 io_ctrl_ins.o_pmod[7]
.sym 30698 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30699 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30700 io_ctrl_ins.rf_pin_state[2]
.sym 30701 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30705 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 30706 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30707 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30708 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30709 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30711 io_ctrl_ins.rf_pin_state[1]
.sym 30712 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30713 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30719 io_ctrl_ins.rf_pin_state[7]
.sym 30720 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30721 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 30758 w_rx_09_fifo_pulled_data[7]
.sym 30759 w_rx_09_fifo_pulled_data[23]
.sym 30760 smi_ctrl_ins.int_cnt_09[3]
.sym 30761 smi_ctrl_ins.int_cnt_09[4]
.sym 30768 i_smi_a2_SB_LUT4_I1_O[1]
.sym 30769 i_smi_soe_se$SB_IO_IN
.sym 30796 lvds_rx_24_inst.o_debug_state[0]
.sym 30797 lvds_rx_24_inst.r_data[13]
.sym 30812 lvds_rx_24_inst.o_debug_state[0]
.sym 30813 lvds_rx_24_inst.r_data[11]
.sym 30819 sys_ctrl_ins.reset_count[0]
.sym 30824 sys_ctrl_ins.reset_count[1]
.sym 30826 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30828 sys_ctrl_ins.reset_count[2]
.sym 30829 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30830 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30832 sys_ctrl_ins.reset_count[3]
.sym 30833 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30836 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30837 sys_ctrl_ins.reset_cmd
.sym 30838 sys_ctrl_ins.reset_count[3]
.sym 30839 sys_ctrl_ins.reset_count[1]
.sym 30840 sys_ctrl_ins.reset_count[2]
.sym 30841 sys_ctrl_ins.reset_count[0]
.sym 30842 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30844 sys_ctrl_ins.reset_count[1]
.sym 30845 sys_ctrl_ins.reset_count[0]
.sym 30849 sys_ctrl_ins.reset_count[0]
.sym 30862 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 30863 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 30864 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 30865 i_smi_a2_SB_LUT4_I1_O[0]
.sym 30873 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30886 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 30887 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 30888 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 30889 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30890 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30894 spi_if_ins.spi.r_tx_byte[3]
.sym 30895 spi_if_ins.spi.r_tx_byte[7]
.sym 30896 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30897 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30904 i_ss$SB_IO_IN
.sym 30905 spi_if_ins.r_tx_data_valid
.sym 30907 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30908 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 30909 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30910 spi_if_ins.spi.r_tx_byte[2]
.sym 30911 spi_if_ins.spi.r_tx_byte[6]
.sym 30912 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30913 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30914 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30918 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30922 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30929 i_ss$SB_IO_IN
.sym 30930 i_mosi$SB_IO_IN
.sym 30934 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 30942 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30962 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30979 spi_if_ins.state_if[2]
.sym 30980 spi_if_ins.state_if[0]
.sym 30981 spi_if_ins.state_if[1]
.sym 30983 spi_if_ins.state_if[2]
.sym 30984 spi_if_ins.state_if[0]
.sym 30985 spi_if_ins.state_if[1]
.sym 30987 spi_if_ins.state_if[2]
.sym 30988 spi_if_ins.state_if[1]
.sym 30989 spi_if_ins.state_if[0]
.sym 30994 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 30995 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30996 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30997 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30998 spi_if_ins.state_if[0]
.sym 30999 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 31000 spi_if_ins.state_if[2]
.sym 31001 spi_if_ins.state_if[1]
.sym 31002 spi_if_ins.state_if[2]
.sym 31003 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 31004 spi_if_ins.state_if[0]
.sym 31005 spi_if_ins.state_if[1]
.sym 31007 i_smi_a2_SB_LUT4_I1_O[1]
.sym 31008 lvds_rx_24_inst.o_debug_state[0]
.sym 31009 lvds_rx_24_inst.o_debug_state[1]
.sym 31012 lvds_rx_24_inst.o_debug_state[0]
.sym 31013 lvds_rx_24_inst.r_data[5]
.sym 31016 spi_if_ins.state_if[0]
.sym 31017 spi_if_ins.state_if[1]
.sym 31019 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 31020 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_O[1]
.sym 31021 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_O[2]
.sym 31023 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 31024 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31025 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 31028 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 31029 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 31032 lvds_rx_24_inst.o_debug_state[0]
.sym 31033 lvds_rx_24_inst.r_data[25]
.sym 31036 lvds_rx_24_inst.o_debug_state[0]
.sym 31037 lvds_rx_24_inst.r_data[27]
.sym 31040 lvds_rx_24_inst.o_debug_state[0]
.sym 31041 lvds_rx_24_inst.r_data[3]
.sym 31042 r_tx_data[1]
.sym 31046 r_tx_data[6]
.sym 31050 r_tx_data[4]
.sym 31054 r_tx_data[3]
.sym 31058 r_tx_data[7]
.sym 31062 r_tx_data[5]
.sym 31066 w_cs[0]
.sym 31067 w_cs[1]
.sym 31068 w_cs[2]
.sym 31069 w_cs[3]
.sym 31070 r_tx_data[2]
.sym 31074 spi_if_ins.w_rx_data[5]
.sym 31078 spi_if_ins.w_rx_data[2]
.sym 31082 w_cs[0]
.sym 31083 w_cs[2]
.sym 31084 w_cs[3]
.sym 31085 w_cs[1]
.sym 31086 w_tx_data_smi[0]
.sym 31087 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 31088 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 31089 w_tx_data_io[0]
.sym 31090 w_cs[1]
.sym 31091 w_cs[2]
.sym 31092 w_cs[3]
.sym 31093 w_cs[0]
.sym 31094 spi_if_ins.w_rx_data[0]
.sym 31098 w_cs[0]
.sym 31099 w_cs[1]
.sym 31100 w_cs[2]
.sym 31101 w_cs[3]
.sym 31102 w_tx_data_smi[2]
.sym 31103 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 31104 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 31105 w_tx_data_io[2]
.sym 31106 w_rx_data[1]
.sym 31110 w_rx_data[2]
.sym 31116 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 31117 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 31122 w_rx_data[0]
.sym 31128 i_smi_a2_SB_LUT4_I1_O[1]
.sym 31129 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 31130 w_rx_data[4]
.sym 31134 w_rx_data[3]
.sym 31138 w_rx_data[0]
.sym 31142 w_rx_data[2]
.sym 31147 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 31148 i_config_SB_LUT4_I0_I1[0]
.sym 31149 i_smi_a2_SB_LUT4_I1_O[1]
.sym 31150 w_rx_data[5]
.sym 31154 w_rx_data[1]
.sym 31164 i_config_SB_LUT4_I0_I1[2]
.sym 31165 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 31166 i_config_SB_LUT4_I0_I1[0]
.sym 31167 o_led0$SB_IO_OUT
.sym 31168 i_config_SB_LUT4_I0_I1[2]
.sym 31169 io_ctrl_ins.pmod_dir_state[0]
.sym 31170 i_config_SB_LUT4_I0_I1[0]
.sym 31171 o_led1$SB_IO_OUT
.sym 31172 i_config_SB_LUT4_I0_I1[2]
.sym 31173 i_config_SB_LUT4_I0_I1[3]
.sym 31174 io_ctrl_ins.led0_state_SB_LUT4_I1_O[0]
.sym 31175 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 31176 io_ctrl_ins.led0_state_SB_LUT4_I1_O[2]
.sym 31177 io_ctrl_ins.led0_state_SB_LUT4_I1_O[3]
.sym 31178 io_ctrl_ins.led1_state_SB_LUT4_I1_O[0]
.sym 31179 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 31180 io_ctrl_ins.led1_state_SB_LUT4_I1_O[2]
.sym 31181 io_ctrl_ins.led1_state_SB_LUT4_I1_O[3]
.sym 31182 i_config_SB_LUT4_I0_I1[2]
.sym 31183 io_ctrl_ins.pmod_dir_state[5]
.sym 31184 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 31185 o_tr_vc1$SB_IO_OUT
.sym 31188 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[0]
.sym 31189 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 31190 io_ctrl_ins.o_pmod[3]
.sym 31191 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 31192 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 31193 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 31194 o_tr_vc1_b$SB_IO_OUT
.sym 31195 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 31196 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[2]
.sym 31197 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[3]
.sym 31198 i_config[1]$SB_IO_IN
.sym 31199 i_config_SB_LUT4_I0_I1[0]
.sym 31200 i_config_SB_LUT4_I0_I1[2]
.sym 31201 io_ctrl_ins.pmod_dir_state[4]
.sym 31204 i_button_SB_LUT4_I0_O[0]
.sym 31205 i_button_SB_LUT4_I0_O[1]
.sym 31206 i_button$SB_IO_IN
.sym 31207 i_config_SB_LUT4_I0_I1[0]
.sym 31208 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 31209 o_rx_h_tx_l$SB_IO_OUT
.sym 31212 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 31213 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 31216 io_ctrl_ins.debug_mode[0]
.sym 31217 io_ctrl_ins.debug_mode[1]
.sym 31218 i_config_SB_LUT4_I0_I1[0]
.sym 31219 i_config[0]$SB_IO_IN
.sym 31220 i_config_SB_LUT4_I0_I1[2]
.sym 31221 io_ctrl_ins.pmod_dir_state[3]
.sym 31224 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 31225 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 31226 io_ctrl_ins.debug_mode[0]
.sym 31227 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31228 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31229 io_ctrl_ins.debug_mode[1]
.sym 31230 i_config_SB_LUT4_I0_I1[0]
.sym 31231 i_config[3]$SB_IO_IN
.sym 31232 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 31233 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31258 w_rx_data[3]
.sym 31270 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 31271 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 31272 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 31273 i_smi_a2_SB_LUT4_I1_O[0]
.sym 31278 w_rx_09_fifo_pulled_data[5]
.sym 31279 w_rx_09_fifo_pulled_data[21]
.sym 31280 smi_ctrl_ins.int_cnt_09[3]
.sym 31281 smi_ctrl_ins.int_cnt_09[4]
.sym 31282 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 31283 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 31284 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 31285 i_smi_a2_SB_LUT4_I1_O[0]
.sym 31286 w_rx_09_fifo_pulled_data[6]
.sym 31287 w_rx_09_fifo_pulled_data[22]
.sym 31288 smi_ctrl_ins.int_cnt_09[3]
.sym 31289 smi_ctrl_ins.int_cnt_09[4]
.sym 31290 w_rx_09_fifo_pulled_data[4]
.sym 31291 w_rx_09_fifo_pulled_data[20]
.sym 31292 smi_ctrl_ins.int_cnt_09[3]
.sym 31293 smi_ctrl_ins.int_cnt_09[4]
.sym 31294 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 31295 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 31296 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 31297 i_smi_a2_SB_LUT4_I1_O[0]
.sym 31310 w_rx_09_fifo_pulled_data[13]
.sym 31311 w_rx_09_fifo_pulled_data[29]
.sym 31312 smi_ctrl_ins.int_cnt_09[4]
.sym 31313 smi_ctrl_ins.int_cnt_09[3]
.sym 31318 w_rx_09_fifo_pulled_data[14]
.sym 31319 w_rx_09_fifo_pulled_data[30]
.sym 31320 smi_ctrl_ins.int_cnt_09[4]
.sym 31321 smi_ctrl_ins.int_cnt_09[3]
.sym 31327 spi_if_ins.r_tx_byte[7]
.sym 31328 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 31329 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31331 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31335 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31336 $PACKER_VCC_NET
.sym 31339 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31340 $PACKER_VCC_NET
.sym 31341 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31345 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 31349 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31351 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31352 $PACKER_VCC_NET
.sym 31353 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31361 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31366 i_sck$SB_IO_IN
.sym 31371 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31372 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31373 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31374 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31375 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31376 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31377 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31378 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31382 w_rx_09_fifo_pulled_data[12]
.sym 31383 w_rx_09_fifo_pulled_data[28]
.sym 31384 smi_ctrl_ins.int_cnt_09[4]
.sym 31385 smi_ctrl_ins.int_cnt_09[3]
.sym 31386 spi_if_ins.spi.SCKr[0]
.sym 31390 w_rx_09_fifo_pulled_data[15]
.sym 31391 w_rx_09_fifo_pulled_data[31]
.sym 31392 smi_ctrl_ins.int_cnt_09[4]
.sym 31393 smi_ctrl_ins.int_cnt_09[3]
.sym 31395 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31400 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31404 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31405 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 31409 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31418 i_ss$SB_IO_IN
.sym 31419 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31420 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31421 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31424 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31425 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31434 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31438 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31442 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31455 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31456 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31457 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31458 spi_if_ins.spi.r_rx_byte[3]
.sym 31462 spi_if_ins.spi.r_rx_byte[1]
.sym 31466 spi_if_ins.spi.r_rx_byte[0]
.sym 31470 spi_if_ins.spi.r_rx_byte[4]
.sym 31474 spi_if_ins.spi.r_rx_byte[2]
.sym 31478 spi_if_ins.spi.r_rx_byte[6]
.sym 31484 i_ss$SB_IO_IN
.sym 31485 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 31486 spi_if_ins.spi.r_rx_byte[5]
.sym 31490 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31494 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31498 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 31514 i_mosi$SB_IO_IN
.sym 31518 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31522 lvds_rx_24_inst.r_data[12]
.sym 31526 lvds_rx_24_inst.r_data[29]
.sym 31530 lvds_rx_24_inst.r_data[19]
.sym 31534 w_rx_24_fifo_pulled_data[4]
.sym 31535 w_rx_24_fifo_pulled_data[20]
.sym 31536 smi_ctrl_ins.int_cnt_24[3]
.sym 31537 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 31538 lvds_rx_24_inst.r_data[11]
.sym 31542 lvds_rx_24_inst.r_data[27]
.sym 31546 lvds_rx_24_inst.r_data[18]
.sym 31550 w_rx_24_fifo_pulled_data[7]
.sym 31551 w_rx_24_fifo_pulled_data[23]
.sym 31552 smi_ctrl_ins.int_cnt_24[3]
.sym 31553 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 31558 w_rx_24_fifo_pulled_data[15]
.sym 31559 w_rx_24_fifo_pulled_data[31]
.sym 31560 smi_ctrl_ins.int_cnt_24[3]
.sym 31561 smi_ctrl_ins.int_cnt_24[4]
.sym 31562 w_rx_24_fifo_pulled_data[12]
.sym 31563 w_rx_24_fifo_pulled_data[28]
.sym 31564 smi_ctrl_ins.int_cnt_24[3]
.sym 31565 smi_ctrl_ins.int_cnt_24[4]
.sym 31568 smi_ctrl_ins.int_cnt_24[3]
.sym 31569 smi_ctrl_ins.int_cnt_24[4]
.sym 31570 w_rx_24_fifo_pulled_data[6]
.sym 31571 w_rx_24_fifo_pulled_data[22]
.sym 31572 smi_ctrl_ins.int_cnt_24[3]
.sym 31573 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 31574 w_rx_24_fifo_pulled_data[5]
.sym 31575 w_rx_24_fifo_pulled_data[21]
.sym 31576 smi_ctrl_ins.int_cnt_24[3]
.sym 31577 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 31581 smi_ctrl_ins.int_cnt_24[3]
.sym 31586 w_rx_24_fifo_pulled_data[14]
.sym 31587 w_rx_24_fifo_pulled_data[30]
.sym 31588 smi_ctrl_ins.int_cnt_24[3]
.sym 31589 smi_ctrl_ins.int_cnt_24[4]
.sym 31590 w_rx_24_fifo_pulled_data[13]
.sym 31591 w_rx_24_fifo_pulled_data[29]
.sym 31592 smi_ctrl_ins.int_cnt_24[3]
.sym 31593 smi_ctrl_ins.int_cnt_24[4]
.sym 31594 w_tx_data_smi[1]
.sym 31595 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 31596 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 31597 w_tx_data_io[1]
.sym 31604 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 31605 w_tx_data_io[6]
.sym 31608 smi_ctrl_ins.o_data_out_SB_LUT4_I0_3_O[0]
.sym 31609 smi_ctrl_ins.o_data_out_SB_LUT4_I0_3_O[1]
.sym 31612 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 31613 w_tx_data_io[4]
.sym 31615 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 31616 w_tx_data_io[5]
.sym 31617 smi_ctrl_ins.o_data_out_SB_LUT4_I0_3_O[0]
.sym 31618 w_rx_data[5]
.sym 31626 w_rx_data[0]
.sym 31634 w_rx_data[1]
.sym 31654 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 31655 io_ctrl_ins.debug_mode[0]
.sym 31656 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 31657 io_ctrl_ins.o_pmod[0]
.sym 31658 w_rx_data[0]
.sym 31662 w_rx_data[4]
.sym 31674 w_rx_data[5]
.sym 31678 w_rx_data[3]
.sym 31682 w_rx_data[0]
.sym 31690 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[1]
.sym 31691 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31692 io_ctrl_ins.led0_state_SB_LUT4_I1_O[1]
.sym 31693 o_tr_vc2$SB_IO_OUT
.sym 31694 i_config_SB_LUT4_I0_I1[0]
.sym 31695 i_config[2]$SB_IO_IN
.sym 31696 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 31697 io_ctrl_ins.o_pmod[5]
.sym 31706 w_rx_data[1]
.sym 31718 io_ctrl_ins.rf_pin_state[0]
.sym 31719 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31720 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31721 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31723 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31724 io_ctrl_ins.rf_pin_state[4]
.sym 31725 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31730 io_ctrl_ins.rf_pin_state[3]
.sym 31731 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31732 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31733 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31735 io_ctrl_ins.rf_pin_state[5]
.sym 31736 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31737 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31742 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31743 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31744 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31745 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31750 lvds_rx_24_inst.r_data[3]
.sym 31773 i_config[0]$SB_IO_IN
.sym 31918 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 31942 spi_if_ins.spi.r2_rx_done
.sym 31946 spi_if_ins.spi.r_rx_done
.sym 31958 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 31964 spi_if_ins.spi.r3_rx_done
.sym 31965 spi_if_ins.spi.r2_rx_done
.sym 31982 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 32022 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 32038 spi_if_ins.spi.r_rx_byte[7]
.sym 32049 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 32053 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 32057 $PACKER_VCC_NET
.sym 32071 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 32072 w_tx_data_io[7]
.sym 32073 smi_ctrl_ins.o_data_out_SB_LUT4_I0_3_O[0]
.sym 32074 w_tx_data_smi[3]
.sym 32075 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 32076 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 32077 w_tx_data_io[3]
.sym 32085 $PACKER_VCC_NET
.sym 32118 w_tx_data_sys[0]
.sym 32119 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 32120 smi_ctrl_ins.o_data_out_SB_LUT4_I0_3_O[0]
.sym 32121 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 32146 w_rx_24_fifo_full
.sym 32162 lvds_rx_24_inst.r_data[5]
.sym 32185 w_lvds_rx_24_d0
.sym 32202 lvds_rx_24_inst.o_debug_state[1]
.sym 32203 w_lvds_rx_24_d1
.sym 32204 w_lvds_rx_24_d0
.sym 32205 lvds_rx_24_inst.o_debug_state[0]
.sym 32214 lvds_rx_24_inst.o_debug_state[1]
.sym 32215 w_lvds_rx_24_d1
.sym 32216 w_lvds_rx_24_d0
.sym 32217 lvds_rx_24_inst.o_debug_state[0]
.sym 32565 r_counter
.sym 32580 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 32581 spi_if_ins.state_if[2]
.sym 32638 r_tx_data[0]
