{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751454702084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751454702084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 02 13:11:41 2025 " "Processing started: Wed Jul 02 13:11:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751454702084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751454702084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RP -c RP " "Command: quartus_map --read_settings_files=on --write_settings_files=off RP -c RP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751454702084 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751454702624 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751454702624 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider/ " "Previously generated files were detected in the Platform Designer file generation directory (\"C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider/\")." {  } {  } 0 16260 "Previously generated files were detected in the Platform Designer file generation directory (\"%1!s!\")." 0 0 "Analysis & Synthesis" 0 -1 1751454711095 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider.qsys " "Skipped generation of the Platform Designer file \"C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Platform Designer file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Analysis & Synthesis" 0 -1 1751454711095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_wrapper-rtl " "Found design unit 1: divider_wrapper-rtl" {  } { { "divider_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider_wrapper.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751454711520 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider_wrapper " "Found entity 1: divider_wrapper" {  } { { "divider_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider_wrapper.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751454711520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751454711520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider/lpm_divide_201/synth/divider_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file divider/lpm_divide_201/synth/divider_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_pkg (divider_lpm_divide_201) " "Found design unit 1: divider_pkg (divider_lpm_divide_201)" {  } { { "divider/lpm_divide_201/synth/divider_pkg.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider/lpm_divide_201/synth/divider_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751454711525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751454711525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider/synth/divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider/synth/divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-rtl " "Found design unit 1: divider-rtl" {  } { { "divider/synth/divider.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider/synth/divider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751454711527 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider/synth/divider.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider/synth/divider.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751454711527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751454711527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider/lpm_divide_201/synth/divider_lpm_divide_201_gohehnq.v 1 1 " "Found 1 design units, including 1 entities, in source file divider/lpm_divide_201/synth/divider_lpm_divide_201_gohehnq.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_lpm_divide_201_gohehnq " "Found entity 1: divider_lpm_divide_201_gohehnq" {  } { { "divider/lpm_divide_201/synth/divider_lpm_divide_201_gohehnq.v" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider/lpm_divide_201/synth/divider_lpm_divide_201_gohehnq.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751454711537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751454711537 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divider_wrapper " "Elaborating entity \"divider_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751454711576 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "remain_signal divider_wrapper.vhd(33) " "Verilog HDL or VHDL warning at divider_wrapper.vhd(33): object \"remain_signal\" assigned a value but never read" {  } { { "divider_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider_wrapper.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751454711576 "|divider_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:divider_inst " "Elaborating entity \"divider\" for hierarchy \"divider:divider_inst\"" {  } { { "divider_wrapper.vhd" "divider_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider_wrapper.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751454711584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_lpm_divide_201_gohehnq divider:divider_inst\|divider_lpm_divide_201_gohehnq:lpm_divide_0 " "Elaborating entity \"divider_lpm_divide_201_gohehnq\" for hierarchy \"divider:divider_inst\|divider_lpm_divide_201_gohehnq:lpm_divide_0\"" {  } { { "divider/synth/divider.vhd" "lpm_divide_0" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider/synth/divider.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751454711584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide divider:divider_inst\|divider_lpm_divide_201_gohehnq:lpm_divide_0\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"divider:divider_inst\|divider_lpm_divide_201_gohehnq:lpm_divide_0\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider/lpm_divide_201/synth/divider_lpm_divide_201_gohehnq.v" "LPM_DIVIDE_component" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider/lpm_divide_201/synth/divider_lpm_divide_201_gohehnq.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751454711895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divider:divider_inst\|divider_lpm_divide_201_gohehnq:lpm_divide_0\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"divider:divider_inst\|divider_lpm_divide_201_gohehnq:lpm_divide_0\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider/lpm_divide_201/synth/divider_lpm_divide_201_gohehnq.v" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider/lpm_divide_201/synth/divider_lpm_divide_201_gohehnq.v" 43 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751454711895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divider:divider_inst\|divider_lpm_divide_201_gohehnq:lpm_divide_0\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"divider:divider_inst\|divider_lpm_divide_201_gohehnq:lpm_divide_0\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751454711895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751454711895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751454711895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 10 " "Parameter \"lpm_pipeline\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751454711895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751454711895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 16 " "Parameter \"lpm_widthd\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751454711895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 36 " "Parameter \"lpm_widthn\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751454711895 ""}  } { { "divider/lpm_divide_201/synth/divider_lpm_divide_201_gohehnq.v" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider/lpm_divide_201/synth/divider_lpm_divide_201_gohehnq.v" 43 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751454711895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jbt " "Found entity 1: lpm_divide_jbt" {  } { { "db/lpm_divide_jbt.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/db/lpm_divide_jbt.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751454711945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751454711945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_jbt divider:divider_inst\|divider_lpm_divide_201_gohehnq:lpm_divide_0\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_jbt:auto_generated " "Elaborating entity \"lpm_divide_jbt\" for hierarchy \"divider:divider_inst\|divider_lpm_divide_201_gohehnq:lpm_divide_0\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_jbt:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751454711945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cai " "Found entity 1: sign_div_unsign_cai" {  } { { "db/sign_div_unsign_cai.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/db/sign_div_unsign_cai.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751454711958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751454711958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_cai divider:divider_inst\|divider_lpm_divide_201_gohehnq:lpm_divide_0\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_jbt:auto_generated\|sign_div_unsign_cai:divider " "Elaborating entity \"sign_div_unsign_cai\" for hierarchy \"divider:divider_inst\|divider_lpm_divide_201_gohehnq:lpm_divide_0\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_jbt:auto_generated\|sign_div_unsign_cai:divider\"" {  } { { "db/lpm_divide_jbt.tdf" "divider" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/db/lpm_divide_jbt.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751454711958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eef " "Found entity 1: alt_u_div_eef" {  } { { "db/alt_u_div_eef.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/db/alt_u_div_eef.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751454712036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751454712036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_eef divider:divider_inst\|divider_lpm_divide_201_gohehnq:lpm_divide_0\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_jbt:auto_generated\|sign_div_unsign_cai:divider\|alt_u_div_eef:divider " "Elaborating entity \"alt_u_div_eef\" for hierarchy \"divider:divider_inst\|divider_lpm_divide_201_gohehnq:lpm_divide_0\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_jbt:auto_generated\|sign_div_unsign_cai:divider\|alt_u_div_eef:divider\"" {  } { { "db/sign_div_unsign_cai.tdf" "divider" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/db/sign_div_unsign_cai.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751454712036 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751454713287 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1085 " "Implemented 1085 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751454713956 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751454713956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1051 " "Implemented 1051 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751454713956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751454713956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751454713987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 02 13:11:53 2025 " "Processing ended: Wed Jul 02 13:11:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751454713987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751454713987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751454713987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751454713987 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1751454715411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751454715411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 02 13:11:54 2025 " "Processing started: Wed Jul 02 13:11:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751454715411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1751454715411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RP -c RP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RP -c RP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1751454715411 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1751454715490 ""}
{ "Info" "0" "" "Project  = RP" {  } {  } 0 0 "Project  = RP" 0 0 "Fitter" 0 0 1751454715490 ""}
{ "Info" "0" "" "Revision = RP" {  } {  } 0 0 "Revision = RP" 0 0 "Fitter" 0 0 1751454715490 ""}
{ "Info" "IPCC_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 12262 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1751454715506 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1751454715793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1751454715793 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RP 10AX115U4F45I3VG " "Selected device 10AX115U4F45I3VG for design \"RP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1751454715920 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1751454715968 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1751454715968 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1751454716228 ""}
{ "Info" "IPCC_PERIPHERY_PLACER_START_INFO" "" "Loading the periphery placement data." {  } {  } 0 12290 "Loading the periphery placement data." 0 0 "Fitter" 0 -1 1751454717454 ""}
{ "Info" "IPCC_PERIPHERY_PLACER_END_INFO" "00:00:25 " "Periphery placement data loaded: elapsed time is 00:00:25" {  } {  } 0 12291 "Periphery placement data loaded: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751454743260 ""}
{ "Info" "ICIO_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ AV33 " "Pin ~ALTERA_DATA0~ is reserved at location AV33" {  } { { "" "" { Generic "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/" { { 0 { 0 ""} 0 3228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 12627 "Pin %1!s! is reserved at location %2!s!" 0 0 "Fitter" 0 -1 1751454743276 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1751454743276 ""}
{ "Critical Warning" "WCIO_PINS_MISSING_LOCATION_ASSIGNMENT" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report" {  } {  } 1 12677 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report" 0 0 "Fitter" 0 -1 1751454743276 ""}
{ "Info" "IPCC_PDP_CONSTRAINT_PROP_SUCCESS" "" "Plan updated with currently enabled project assignments." {  } {  } 0 16210 "Plan updated with currently enabled project assignments." 0 0 "Fitter" 0 -1 1751454743467 ""}
{ "Critical Warning" "WHSSI_HSSI_UNUSED_RX_CLOCK_WORKAROUND_NOT_ENABLED" "96 " "There are 96 unused RX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel." {  } {  } 1 17951 "There are %1!d! unused RX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel." 0 0 "Fitter" 0 -1 1751454743675 ""}
{ "Critical Warning" "WHSSI_HSSI_UNUSED_TX_CLOCK_WORKAROUND_NOT_ENABLED" "96 " "There are 96 unused TX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel." {  } {  } 1 18655 "There are %1!d! unused TX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel." 0 0 "Fitter" 0 -1 1751454743675 ""}
{ "Info" "IPCC_PERIPHERY_PLACE_ALL_END_INFO" "00:00:00 " "Periphery placement of all unplaced cells complete: elapsed time is 00:00:00" {  } {  } 0 12295 "Periphery placement of all unplaced cells complete: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751454744583 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 343 Global Clock Region CLKCTRL_2L_G_I6 " "clock~inputCLKENA0 (343 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2L_G_I6" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1751454749904 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1751454749904 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1751454750284 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1751454750290 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1751454750292 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1751454750292 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1751454750292 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1751454750292 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RP.sdc " "Synopsys Design Constraints File file not found: 'RP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1751454762262 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1751454762262 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1751454762299 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1751454762317 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1751454762325 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1751454762384 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1751454762386 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1751454762386 ""}
{ "Info" "IPCC_PERIPHERY_PLACEMENT_END_INFO" "00:00:53 " "Fitter periphery placement operations ending: elapsed time is 00:00:53" {  } {  } 0 12263 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751454768810 ""}
{ "Info" "IFDRGN_FITTER_PREPARATION_END" "00:00:52 " "Fitter preparation operations ending: elapsed time is 00:00:52" {  } {  } 0 11165 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751454769119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1751454798781 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1751454802571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751454814166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1751454821549 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1751454854013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:33 " "Fitter placement operations ending: elapsed time is 00:00:33" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751454854013 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Placement 4.29 " "Total time spent on timing analysis during Placement is 4.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1751454867244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1751454867264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X71_Y142 X81_Y152 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X71_Y142 to location X81_Y152" {  } { { "loc" "" { Generic "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X71_Y142 to location X81_Y152"} { { 12 { 0 ""} 71 142 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1751454896222 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1751454896222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1751454899851 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1751454899851 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Routing 0.30 " "Total time spent on timing analysis during Routing is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1751454902835 ""}
{ "Info" "IFDRGN_FITTER_ROUTING_END" "00:00:35 " "Fitter routing operations ending: elapsed time is 00:00:35" {  } {  } 0 16607 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751454902835 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Post-Routing 0.07 " "Total time spent on timing analysis during Post-Routing is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1751454927351 ""}
{ "Info" "IFDRGN_FITTER_POST_OPERATION_END" "00:00:30 " "Fitter post-fit operations ending: elapsed time is 00:00:30" {  } {  } 0 16557 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751454932193 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/output_files/RP.fit.smsg " "Generated suppressed messages file C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/output_files/RP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1751454933002 ""}
{ "Info" "IFIT2_SUCCESSFULLY_SPLIT_FITTER_NETLIST" "" "Fitter databases successfully split." {  } {  } 0 11793 "Fitter databases successfully split." 0 0 "Fitter" 0 -1 1751454933097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "11559 " "Peak virtual memory: 11559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751454933660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 02 13:15:33 2025 " "Processing ended: Wed Jul 02 13:15:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751454933660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:39 " "Elapsed time: 00:03:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751454933660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:38 " "Total CPU time (on all processors): 00:07:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751454933660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1751454933660 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1751454936266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751454936266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 02 13:15:35 2025 " "Processing started: Wed Jul 02 13:15:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751454936266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1751454936266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RP -c RP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RP -c RP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1751454936266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1751454937089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "10833 " "Peak virtual memory: 10833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751455008961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 02 13:16:48 2025 " "Processing ended: Wed Jul 02 13:16:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751455008961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751455008961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751455008961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1751455008961 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1751455009641 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1751455010421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751455010421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 02 13:16:50 2025 " "Processing started: Wed Jul 02 13:16:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751455010421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1751455010421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RP -c RP " "Command: quartus_sta RP -c RP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1751455010421 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1751455010535 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1751455010929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1751455010929 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751455010993 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751455010993 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RP.sdc " "Synopsys Design Constraints File file not found: 'RP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1751455022809 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1751455022809 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1751455022815 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751455022815 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1751455022835 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751455022852 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1751455022876 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 100C Model" {  } {  } 0 0 "Analyzing Slow 900mV 100C Model" 0 0 "Timing Analyzer" 0 0 1751455022892 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1751455022919 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1751455022919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.327 " "Worst-case setup slack is -6.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455022919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455022919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.327            -951.770 clock  " "   -6.327            -951.770 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455022919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751455022919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.123 " "Worst-case hold slack is 0.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455022930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455022930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 clock  " "    0.123               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455022930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751455022930 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751455022934 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751455022940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.550 " "Worst-case minimum pulse width slack is -0.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455022944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455022944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.550              -0.550 clock  " "   -0.550              -0.550 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455022944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751455022944 ""}
{ "Info" "0" "" "Analyzing Slow 900mV -40C Model" {  } {  } 0 0 "Analyzing Slow 900mV -40C Model" 0 0 "Timing Analyzer" 0 0 1751455022964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.167 " "Worst-case setup slack is -7.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455022979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455022979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.167           -1063.897 clock  " "   -7.167           -1063.897 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455022979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751455022979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.062 " "Worst-case hold slack is 0.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455022982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455022982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 clock  " "    0.062               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455022982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751455022982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751455022991 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751455022995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.550 " "Worst-case minimum pulse width slack is -0.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455023004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455023004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.550              -0.550 clock  " "   -0.550              -0.550 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455023004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751455023004 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 100C Model" {  } {  } 0 0 "Analyzing Fast 900mV 100C Model" 0 0 "Timing Analyzer" 0 0 1751455023014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.628 " "Worst-case setup slack is -2.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455023020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455023020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.628            -366.960 clock  " "   -2.628            -366.960 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455023020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751455023020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.026 " "Worst-case hold slack is 0.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455023026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455023026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 clock  " "    0.026               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455023026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751455023026 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751455023030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751455023039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.550 " "Worst-case minimum pulse width slack is -0.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455023045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455023045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.550              -0.550 clock  " "   -0.550              -0.550 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455023045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751455023045 ""}
{ "Info" "0" "" "Analyzing Fast 900mV -40C Model" {  } {  } 0 0 "Analyzing Fast 900mV -40C Model" 0 0 "Timing Analyzer" 0 0 1751455023057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.234 " "Worst-case setup slack is -2.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455023061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455023061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.234            -304.530 clock  " "   -2.234            -304.530 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455023061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751455023061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.018 " "Worst-case hold slack is 0.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455023070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455023070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 clock  " "    0.018               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455023070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751455023070 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751455023073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751455023078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.550 " "Worst-case minimum pulse width slack is -0.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455023086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455023086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.550              -0.550 clock  " "   -0.550              -0.550 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751455023086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751455023086 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1751455023629 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1751455023629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7160 " "Peak virtual memory: 7160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751455023833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 02 13:17:03 2025 " "Processing ended: Wed Jul 02 13:17:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751455023833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751455023833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751455023833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1751455023833 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus Prime Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1751455024723 ""}
