Running: D:\Xilinx_directory\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/OneDrive/my_xilinx/lab4_full_adder2/full_adder_tb_isim_beh.exe -prj E:/OneDrive/my_xilinx/lab4_full_adder2/full_adder_tb_beh.prj work.full_adder_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Analyzing Verilog file "E:/OneDrive/my_xilinx/lab4_full_adder2/half_adder.v" into library work
Analyzing Verilog file "E:/OneDrive/my_xilinx/lab4_full_adder2/full_adder.v" into library work
Analyzing Verilog file "E:/OneDrive/my_xilinx/lab4_full_adder2/full_adder_tb.v" into library work
Analyzing Verilog file "D:/Xilinx_directory/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module half_adder
Compiling module full_adder
Compiling module full_adder_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 지정된 경로를 찾을 수 없습니다, "isim\full_adder_tb_isim_beh.exe.sim\libPortability.dll".
Compiled 4 Verilog Units
Built simulation executable E:/OneDrive/my_xilinx/lab4_full_adder2/full_adder_tb_isim_beh.exe
Fuse Memory Usage: 28196 KB
Fuse CPU Usage: 312 ms
