

================================================================
== Vivado HLS Report for 'Autocorrelation'
================================================================
* Date:           Thu Apr 16 21:26:59 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        gsm_new_2
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|    14.597|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|   14|    9|   14|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    4|    4|         2|          1|          1|     4|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond2)
	3  / (!exitcond2)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	6  / (or_cond_79)
	8  / (!or_cond_79)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (tmp_66)
	12  / (!tmp_66)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%s_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %s_offset)"   --->   Operation 13 'read' 's_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%s_offset_cast1 = zext i3 %s_offset_read to i64"   --->   Operation 14 'zext' 's_offset_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.66ns)   --->   "br label %1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:58]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.83>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%smax = phi i16 [ 0, %0 ], [ %temp_0_smax, %_ifconv ]" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:62]   --->   Operation 16 'phi' 'smax' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%k = phi i3 [ 0, %0 ], [ %k_1, %_ifconv ]"   --->   Operation 17 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.18ns)   --->   "%exitcond2 = icmp eq i3 %k, -4" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:58]   --->   Operation 18 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.68ns)   --->   "%k_1 = add i3 %k, 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:58]   --->   Operation 20 'add' 'k_1' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %2, label %_ifconv" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:58]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.68ns)   --->   "%sum = add i3 %k, %s_offset_read" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:58]   --->   Operation 22 'add' 'sum' <Predicate = (!exitcond2)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sum_cast = zext i3 %sum to i64" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:58]   --->   Operation 23 'zext' 'sum_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%s_addr = getelementptr [8 x i16]* %s, i64 0, i64 %sum_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:61]   --->   Operation 24 'getelementptr' 's_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.15ns)   --->   "%s_load = load i16* %s_addr, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:61]   --->   Operation 25 'load' 's_load' <Predicate = (!exitcond2)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 9.65>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:59]   --->   Operation 26 'specregionbegin' 'tmp_21' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str18) nounwind" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:60]   --->   Operation 27 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (2.15ns)   --->   "%s_load = load i16* %s_addr, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:61]   --->   Operation 28 'load' 's_load' <Predicate = (!exitcond2)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node smax_2)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %s_load, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:68->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:61]   --->   Operation 29 'bitselect' 'tmp_68' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.38ns)   --->   "%tmp_i = icmp eq i16 %s_load, -32768" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:68->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:61]   --->   Operation 30 'icmp' 'tmp_i' <Predicate = (!exitcond2)> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (2.14ns)   --->   "%tmp_35_i = sub i16 0, %s_load" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:68->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:61]   --->   Operation 31 'sub' 'tmp_35_i' <Predicate = (!exitcond2)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node smax_2)   --->   "%tmp_36_i = select i1 %tmp_i, i16 32767, i16 %tmp_35_i" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:68->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:61]   --->   Operation 32 'select' 'tmp_36_i' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.37ns) (out node of the LUT)   --->   "%smax_2 = select i1 %tmp_68, i16 %tmp_36_i, i16 %s_load" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:68->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:61]   --->   Operation 33 'select' 'smax_2' <Predicate = (!exitcond2)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (2.38ns)   --->   "%tmp_s = icmp sgt i16 %smax_2, %smax" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:62]   --->   Operation 34 'icmp' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.37ns)   --->   "%temp_0_smax = select i1 %tmp_s, i16 %smax_2, i16 %smax" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:62]   --->   Operation 35 'select' 'temp_0_smax' <Predicate = (!exitcond2)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_21) nounwind" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:64]   --->   Operation 36 'specregionend' 'empty_78' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:58]   --->   Operation 37 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 4.62>
ST_4 : Operation 38 [1/1] (2.38ns)   --->   "%tmp = icmp eq i16 %smax, 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:68]   --->   Operation 38 'icmp' 'tmp' <Predicate = true> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (1.66ns)   --->   "br i1 %tmp, label %._crit_edge, label %3" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:68]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.66>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%a_assign_1 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %smax, i16 0)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 40 'bitconcatenate' 'a_assign_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (2.43ns)   --->   "%tmp_1_i = icmp slt i32 %a_assign_1, -1073741823" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:114->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 41 'icmp' 'tmp_1_i' <Predicate = (!tmp)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %smax, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:62]   --->   Operation 42 'bitselect' 'tmp_74' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node a_assign_2)   --->   "%a_lobit_i_cast = select i1 %tmp_74, i32 -1, i32 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:62]   --->   Operation 43 'select' 'a_lobit_i_cast' <Predicate = (!tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_i_cast26_cast)   --->   "%tmp_75 = trunc i16 %smax to i8" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:62]   --->   Operation 44 'trunc' 'tmp_75' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node p_i_cast26_cast)   --->   "%tmp_64 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %tmp_75, i16 0)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:62]   --->   Operation 45 'bitconcatenate' 'tmp_64' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_i_cast26_cast)   --->   "%tmp_65 = select i1 %tmp_74, i24 -1, i24 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:62]   --->   Operation 46 'select' 'tmp_65' <Predicate = (!tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_assign_2 = xor i32 %a_lobit_i_cast, %a_assign_1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:62]   --->   Operation 47 'xor' 'a_assign_2' <Predicate = (!tmp)> <Delay = 1.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_i_cast26_cast = xor i24 %tmp_65, %tmp_64" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:62]   --->   Operation 48 'xor' 'p_i_cast26_cast' <Predicate = (!tmp)> <Delay = 1.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_76 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %a_assign_2, i32 16, i32 31)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 49 'partselect' 'tmp_76' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (2.38ns)   --->   "%icmp = icmp eq i16 %tmp_76, 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 50 'icmp' 'icmp' <Predicate = (!tmp)> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_77 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_2, i32 24, i32 31)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 51 'partselect' 'tmp_77' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.47ns)   --->   "%icmp8 = icmp eq i8 %tmp_77, 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 52 'icmp' 'icmp8' <Predicate = (!tmp)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.37ns)   --->   "%tmp_9_i_cast_cast = select i1 %tmp_74, i64 255, i64 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 53 'select' 'tmp_9_i_cast_cast' <Predicate = (!tmp)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%bitoff_addr = getelementptr [256 x i4]* @bitoff, i64 0, i64 %tmp_9_i_cast_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 54 'getelementptr' 'bitoff_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (3.25ns)   --->   "%bitoff_load = load i4* %bitoff_addr, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 55 'load' 'bitoff_load' <Predicate = (!tmp)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_14_i_cast = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_i_cast26_cast, i32 16, i32 23)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 56 'partselect' 'tmp_14_i_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_15_i_cast = zext i8 %tmp_14_i_cast to i64" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 57 'zext' 'tmp_15_i_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%bitoff_addr_1 = getelementptr [256 x i4]* @bitoff, i64 0, i64 %tmp_15_i_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 58 'getelementptr' 'bitoff_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (3.25ns)   --->   "%bitoff_load_1 = load i4* %bitoff_addr_1, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 59 'load' 'bitoff_load_1' <Predicate = (!tmp)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_18_i_cast = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_2, i32 24, i32 31)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 60 'partselect' 'tmp_18_i_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_19_i_cast = zext i8 %tmp_18_i_cast to i64" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 61 'zext' 'tmp_19_i_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%bitoff_addr_2 = getelementptr [256 x i4]* @bitoff, i64 0, i64 %tmp_19_i_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 62 'getelementptr' 'bitoff_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (3.25ns)   --->   "%bitoff_load_2 = load i4* %bitoff_addr_2, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 63 'load' 'bitoff_load_2' <Predicate = (!tmp)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_78 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %a_assign_2, i32 8, i32 31)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:62]   --->   Operation 64 'partselect' 'tmp_78' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (2.40ns)   --->   "%icmp9 = icmp eq i24 %tmp_78, 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:62]   --->   Operation 65 'icmp' 'icmp9' <Predicate = (!tmp)> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 3> <Delay = 13.7>
ST_5 : Operation 66 [1/2] (3.25ns)   --->   "%bitoff_load = load i4* %bitoff_addr, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 66 'load' 'bitoff_load' <Predicate = (!tmp)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_i1_cast = zext i4 %bitoff_load to i5" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 67 'zext' 'tmp_i1_cast' <Predicate = (!tmp & !tmp_1_i)> <Delay = 0.00>
ST_5 : Operation 68 [1/2] (3.25ns)   --->   "%bitoff_load_1 = load i4* %bitoff_addr_1, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 68 'load' 'bitoff_load_1' <Predicate = (!tmp)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_5 : Operation 69 [1/1] (1.77ns)   --->   "%tmp_17_i = add i4 7, %bitoff_load_1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 69 'add' 'tmp_17_i' <Predicate = (!tmp & !tmp_1_i)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_17_i_cast = zext i4 %tmp_17_i to i5" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 70 'zext' 'tmp_17_i_cast' <Predicate = (!tmp & !tmp_1_i)> <Delay = 0.00>
ST_5 : Operation 71 [1/2] (3.25ns)   --->   "%bitoff_load_2 = load i4* %bitoff_addr_2, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 71 'load' 'bitoff_load_2' <Predicate = (!tmp)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_5 : Operation 72 [1/1] (1.77ns)   --->   "%tmp_21_i = add i4 -1, %bitoff_load_2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 72 'add' 'tmp_21_i' <Predicate = (!tmp & !tmp_1_i)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_21_i_cast = sext i4 %tmp_21_i to i5" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 73 'sext' 'tmp_21_i_cast' <Predicate = (!tmp & !tmp_1_i)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%sel_tmp2_i = xor i1 %icmp, true" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 74 'xor' 'sel_tmp2_i' <Predicate = (!tmp & !tmp_1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.94ns)   --->   "%sel_tmp6_i = xor i1 %tmp_1_i, true" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:114->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 75 'xor' 'sel_tmp6_i' <Predicate = (!tmp & !tmp_1_i)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp20 = and i1 %sel_tmp2_i, %sel_tmp6_i" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 76 'and' 'tmp20' <Predicate = (!tmp & !tmp_1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%sel_tmp7_i = and i1 %tmp20, %icmp8" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 77 'and' 'sel_tmp7_i' <Predicate = (!tmp & !tmp_1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21_i_op)   --->   "%tmp21 = and i1 %tmp_74, %sel_tmp6_i" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:62]   --->   Operation 78 'and' 'tmp21' <Predicate = (!tmp & !tmp_1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21_i_op)   --->   "%sel_tmp14_i = and i1 %tmp21, %icmp" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:62]   --->   Operation 79 'and' 'sel_tmp14_i' <Predicate = (!tmp & !tmp_1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.94ns)   --->   "%sel_tmp20_i = and i1 %icmp9, %sel_tmp6_i" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:62]   --->   Operation 80 'and' 'sel_tmp20_i' <Predicate = (!tmp & !tmp_1_i)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%newSel_v = select i1 %sel_tmp20_i, i5 -9, i5 15" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:62]   --->   Operation 81 'select' 'newSel_v' <Predicate = (!tmp & !tmp_1_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (1.86ns) (out node of the LUT)   --->   "%newSel = add i5 %tmp_i1_cast, %newSel_v" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 82 'add' 'newSel' <Predicate = (!tmp & !tmp_1_i)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21_i_op)   --->   "%newSel_cast = zext i5 %newSel to i6" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 83 'zext' 'newSel_cast' <Predicate = (!tmp & !tmp_1_i)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21_i_op)   --->   "%or_cond = or i1 %sel_tmp20_i, %sel_tmp14_i" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:62]   --->   Operation 84 'or' 'or_cond' <Predicate = (!tmp & !tmp_1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (1.37ns) (out node of the LUT)   --->   "%newSel1 = select i1 %sel_tmp7_i, i5 %tmp_17_i_cast, i5 %tmp_21_i_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 85 'select' 'newSel1' <Predicate = (!tmp & !tmp_1_i)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21_i_op)   --->   "%newSel22_cast = sext i5 %newSel1 to i6" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 86 'sext' 'newSel22_cast' <Predicate = (!tmp & !tmp_1_i)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21_i_op)   --->   "%newSel2 = select i1 %or_cond, i6 %newSel_cast, i6 %newSel22_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:62]   --->   Operation 87 'select' 'newSel2' <Predicate = (!tmp & !tmp_1_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (1.94ns) (out node of the LUT)   --->   "%sel_tmp21_i_op = sub i6 4, %newSel2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 88 'sub' 'sel_tmp21_i_op' <Predicate = (!tmp & !tmp_1_i)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (1.37ns)   --->   "%scalauto = select i1 %tmp_1_i, i6 4, i6 %sel_tmp21_i_op" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71]   --->   Operation 89 'select' 'scalauto' <Predicate = (!tmp)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (1.66ns)   --->   "br label %._crit_edge"   --->   Operation 90 'br' <Predicate = (!tmp)> <Delay = 1.66>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%n = phi i6 [ %scalauto, %3 ], [ 0, %2 ]"   --->   Operation 91 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%n_cast = sext i6 %n to i16" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:75]   --->   Operation 92 'sext' 'n_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (1.45ns)   --->   "%tmp_66 = icmp sgt i6 %n, 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:73]   --->   Operation 93 'icmp' 'tmp_66' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (1.45ns)   --->   "%tmp_67 = icmp slt i6 %n, 5" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:73]   --->   Operation 94 'icmp' 'tmp_67' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.94ns)   --->   "%or_cond_79 = and i1 %tmp_66, %tmp_67" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:73]   --->   Operation 95 'and' 'or_cond_79' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %or_cond_79, label %.preheader5.preheader, label %.loopexit6" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:73]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_79 = trunc i6 %n to i3" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 97 'trunc' 'tmp_79' <Predicate = (or_cond_79)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%s_addr_1 = getelementptr [8 x i16]* %s, i64 0, i64 %s_offset_cast1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 98 'getelementptr' 's_addr_1' <Predicate = (or_cond_79)> <Delay = 0.00>
ST_5 : Operation 99 [2/2] (2.15ns)   --->   "%s_load_1 = load i16* %s_addr_1, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 99 'load' 's_load_1' <Predicate = (or_cond_79)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 100 [1/1] (1.68ns)   --->   "%sum2_1 = add i3 1, %s_offset_read"   --->   Operation 100 'add' 'sum2_1' <Predicate = (or_cond_79)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%sum2_1_cast = zext i3 %sum2_1 to i64"   --->   Operation 101 'zext' 'sum2_1_cast' <Predicate = (or_cond_79)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%s_addr_2 = getelementptr [8 x i16]* %s, i64 0, i64 %sum2_1_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 102 'getelementptr' 's_addr_2' <Predicate = (or_cond_79)> <Delay = 0.00>
ST_5 : Operation 103 [2/2] (2.15ns)   --->   "%s_load_2 = load i16* %s_addr_2, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 103 'load' 's_load_2' <Predicate = (or_cond_79)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 6 <SV = 4> <Delay = 3.83>
ST_6 : Operation 104 [1/2] (2.15ns)   --->   "%s_load_1 = load i16* %s_addr_1, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 104 'load' 's_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 105 [1/2] (2.15ns)   --->   "%s_load_2 = load i16* %s_addr_2, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 105 'load' 's_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 106 [1/1] (1.68ns)   --->   "%sum2_2 = add i3 2, %s_offset_read"   --->   Operation 106 'add' 'sum2_2' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%sum2_2_cast = zext i3 %sum2_2 to i64"   --->   Operation 107 'zext' 'sum2_2_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%s_addr_3 = getelementptr [8 x i16]* %s, i64 0, i64 %sum2_2_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 108 'getelementptr' 's_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [2/2] (2.15ns)   --->   "%s_load_3 = load i16* %s_addr_3, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 109 'load' 's_load_3' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 110 [1/1] (1.68ns)   --->   "%sum2_3 = add i3 3, %s_offset_read"   --->   Operation 110 'add' 'sum2_3' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%sum2_3_cast = zext i3 %sum2_3 to i64"   --->   Operation 111 'zext' 'sum2_3_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%s_addr_4 = getelementptr [8 x i16]* %s, i64 0, i64 %sum2_3_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 112 'getelementptr' 's_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [2/2] (2.15ns)   --->   "%s_load_8 = load i16* %s_addr_4, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 113 'load' 's_load_8' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 7 <SV = 5> <Delay = 14.5>
ST_7 : Operation 114 [1/1] (1.68ns)   --->   "%tmp_69 = add i3 -1, %tmp_79" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 114 'add' 'tmp_69' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_97_cast = zext i3 %tmp_69 to i15" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 115 'zext' 'tmp_97_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (3.58ns)   --->   "%tmp_70 = lshr i15 -16384, %tmp_97_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 116 'lshr' 'tmp_70' <Predicate = true> <Delay = 3.58> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_22_i_cast = sext i16 %s_load_1 to i31" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:59->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 117 'sext' 'tmp_22_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_23_i_cast = zext i15 %tmp_70 to i31" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:59->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 118 'zext' 'tmp_23_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (3.36ns)   --->   "%tmp_24_i = mul i31 %tmp_23_i_cast, %tmp_22_i_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:59->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 119 'mul' 'tmp_24_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 120 [1/1] (3.82ns)   --->   "%prod = add i31 16384, %tmp_24_i" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:59->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 120 'add' 'prod' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_25_i = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %prod, i32 15, i32 30)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:61->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 121 'partselect' 'tmp_25_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (2.15ns)   --->   "store i16 %tmp_25_i, i16* %s_addr_1, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 122 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_22_i2_cast = sext i16 %s_load_2 to i31" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:59->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 123 'sext' 'tmp_22_i2_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (3.36ns)   --->   "%tmp_24_i4 = mul i31 %tmp_23_i_cast, %tmp_22_i2_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:59->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 124 'mul' 'tmp_24_i4' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 125 [1/1] (3.82ns)   --->   "%prod_1 = add i31 16384, %tmp_24_i4" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:59->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 125 'add' 'prod_1' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_25_i7 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %prod_1, i32 15, i32 30)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:61->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 126 'partselect' 'tmp_25_i7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (2.15ns)   --->   "store i16 %tmp_25_i7, i16* %s_addr_2, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 127 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 128 [1/2] (2.15ns)   --->   "%s_load_3 = load i16* %s_addr_3, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 128 'load' 's_load_3' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_22_i8_cast = sext i16 %s_load_3 to i31" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:59->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 129 'sext' 'tmp_22_i8_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (3.36ns)   --->   "%tmp_24_i1 = mul i31 %tmp_23_i_cast, %tmp_22_i8_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:59->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 130 'mul' 'tmp_24_i1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 131 [1/1] (3.82ns)   --->   "%prod_2 = add i31 16384, %tmp_24_i1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:59->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 131 'add' 'prod_2' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_25_i1 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %prod_2, i32 15, i32 30)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:61->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 132 'partselect' 'tmp_25_i1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/2] (2.15ns)   --->   "%s_load_8 = load i16* %s_addr_4, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 133 'load' 's_load_8' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_22_i14_cast = sext i16 %s_load_8 to i31" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:59->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 134 'sext' 'tmp_22_i14_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (3.36ns)   --->   "%tmp_24_i2 = mul i31 %tmp_23_i_cast, %tmp_22_i14_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:59->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 135 'mul' 'tmp_24_i2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 136 [1/1] (3.82ns)   --->   "%prod_3 = add i31 16384, %tmp_24_i2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:59->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 136 'add' 'prod_3' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_25_i2 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %prod_3, i32 15, i32 30)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:61->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 137 'partselect' 'tmp_25_i2' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 2.15>
ST_8 : Operation 138 [1/1] (2.15ns)   --->   "store i16 %tmp_25_i1, i16* %s_addr_3, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 138 'store' <Predicate = (or_cond_79)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 139 [1/1] (2.15ns)   --->   "store i16 %tmp_25_i2, i16* %s_addr_4, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78]   --->   Operation 139 'store' <Predicate = (or_cond_79)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "br label %.loopexit6"   --->   Operation 140 'br' <Predicate = (or_cond_79)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %tmp_66, label %.preheader.preheader, label %.loopexit" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:162]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%s_addr_5 = getelementptr [8 x i16]* %s, i64 0, i64 %s_offset_cast1"   --->   Operation 142 'getelementptr' 's_addr_5' <Predicate = (tmp_66)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 3.83>
ST_9 : Operation 143 [2/2] (2.15ns)   --->   "%s_load_4 = load i16* %s_addr_5, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:166]   --->   Operation 143 'load' 's_load_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 144 [1/1] (1.68ns)   --->   "%sum4_1 = add i3 %s_offset_read, 1"   --->   Operation 144 'add' 'sum4_1' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%sum4_1_cast = zext i3 %sum4_1 to i64"   --->   Operation 145 'zext' 'sum4_1_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%s_addr_6 = getelementptr [8 x i16]* %s, i64 0, i64 %sum4_1_cast"   --->   Operation 146 'getelementptr' 's_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [2/2] (2.15ns)   --->   "%s_load_5 = load i16* %s_addr_6, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:166]   --->   Operation 147 'load' 's_load_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 10 <SV = 8> <Delay = 3.83>
ST_10 : Operation 148 [1/2] (2.15ns)   --->   "%s_load_4 = load i16* %s_addr_5, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:166]   --->   Operation 148 'load' 's_load_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 149 [1/2] (2.15ns)   --->   "%s_load_5 = load i16* %s_addr_6, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:166]   --->   Operation 149 'load' 's_load_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 150 [1/1] (1.68ns)   --->   "%sum4_2 = add i3 %s_offset_read, 2"   --->   Operation 150 'add' 'sum4_2' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%sum4_2_cast = zext i3 %sum4_2 to i64"   --->   Operation 151 'zext' 'sum4_2_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%s_addr_7 = getelementptr [8 x i16]* %s, i64 0, i64 %sum4_2_cast"   --->   Operation 152 'getelementptr' 's_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [2/2] (2.15ns)   --->   "%s_load_6 = load i16* %s_addr_7, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:166]   --->   Operation 153 'load' 's_load_6' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 154 [1/1] (1.68ns)   --->   "%sum4_3 = add i3 %s_offset_read, 3"   --->   Operation 154 'add' 'sum4_3' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%sum4_3_cast = zext i3 %sum4_3 to i64"   --->   Operation 155 'zext' 'sum4_3_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%s_addr_8 = getelementptr [8 x i16]* %s, i64 0, i64 %sum4_3_cast"   --->   Operation 156 'getelementptr' 's_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [2/2] (2.15ns)   --->   "%s_load_7 = load i16* %s_addr_8, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:166]   --->   Operation 157 'load' 's_load_7' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 11 <SV = 9> <Delay = 5.82>
ST_11 : Operation 158 [1/1] (3.67ns)   --->   "%tmp_71 = shl i16 %s_load_4, %n_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:166]   --->   Operation 158 'shl' 'tmp_71' <Predicate = true> <Delay = 3.67> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [1/1] (2.15ns)   --->   "store i16 %tmp_71, i16* %s_addr_5, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:166]   --->   Operation 159 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 160 [1/1] (3.67ns)   --->   "%tmp_128_1 = shl i16 %s_load_5, %n_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:166]   --->   Operation 160 'shl' 'tmp_128_1' <Predicate = true> <Delay = 3.67> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [1/1] (2.15ns)   --->   "store i16 %tmp_128_1, i16* %s_addr_6, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:166]   --->   Operation 161 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 162 [1/2] (2.15ns)   --->   "%s_load_6 = load i16* %s_addr_7, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:166]   --->   Operation 162 'load' 's_load_6' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 163 [1/1] (3.67ns)   --->   "%tmp_128_2 = shl i16 %s_load_6, %n_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:166]   --->   Operation 163 'shl' 'tmp_128_2' <Predicate = true> <Delay = 3.67> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/2] (2.15ns)   --->   "%s_load_7 = load i16* %s_addr_8, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:166]   --->   Operation 164 'load' 's_load_7' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 165 [1/1] (3.67ns)   --->   "%tmp_128_3 = shl i16 %s_load_7, %n_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:166]   --->   Operation 165 'shl' 'tmp_128_3' <Predicate = true> <Delay = 3.67> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 2.15>
ST_12 : Operation 166 [1/1] (2.15ns)   --->   "store i16 %tmp_128_2, i16* %s_addr_7, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:166]   --->   Operation 166 'store' <Predicate = (tmp_66)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 167 [1/1] (2.15ns)   --->   "store i16 %tmp_128_3, i16* %s_addr_8, align 2" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:166]   --->   Operation 167 'store' <Predicate = (tmp_66)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 168 'br' <Predicate = (tmp_66)> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "ret void" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:167]   --->   Operation 169 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 12.5ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('smax', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:62) with incoming values : ('temp_0_smax', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:62) [8]  (1.66 ns)

 <State 2>: 3.83ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:58) [9]  (0 ns)
	'add' operation ('sum', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:58) [17]  (1.68 ns)
	'getelementptr' operation ('s_addr', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:61) [19]  (0 ns)
	'load' operation ('a', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:61) on array 's' [20]  (2.15 ns)

 <State 3>: 9.65ns
The critical path consists of the following:
	'load' operation ('a', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:61) on array 's' [20]  (2.15 ns)
	'icmp' operation ('tmp_i', ../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:68->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:61) [22]  (2.38 ns)
	'select' operation ('tmp_36_i', ../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:68->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:61) [24]  (0 ns)
	'select' operation ('smax', ../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:68->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:61) [25]  (1.37 ns)
	'icmp' operation ('tmp_s', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:62) [26]  (2.38 ns)
	'select' operation ('temp_0_smax', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:62) [27]  (1.37 ns)

 <State 4>: 4.63ns
The critical path consists of the following:
	'xor' operation ('a', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:62) [41]  (1.37 ns)
	'getelementptr' operation ('bitoff_addr_2', ../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71) [59]  (0 ns)
	'load' operation ('bitoff_load_2', ../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71) on array 'bitoff' [60]  (3.26 ns)

 <State 5>: 13.8ns
The critical path consists of the following:
	'load' operation ('bitoff_load_1', ../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71) on array 'bitoff' [54]  (3.26 ns)
	'add' operation ('tmp_17_i', ../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71) [55]  (1.78 ns)
	'select' operation ('newSel1', ../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:119->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71) [76]  (1.37 ns)
	'select' operation ('newSel2', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:62) [78]  (0 ns)
	'sub' operation ('sel_tmp21_i_op', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71) [79]  (1.95 ns)
	'select' operation ('scalauto', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71) [80]  (1.37 ns)
	multiplexor before 'phi' operation ('scalauto') with incoming values : ('scalauto', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71) [83]  (1.66 ns)
	'phi' operation ('scalauto') with incoming values : ('scalauto', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71) [83]  (0 ns)
	'icmp' operation ('tmp_66', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:73) [85]  (1.46 ns)
	'and' operation ('or_cond_79', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:73) [87]  (0.942 ns)

 <State 6>: 3.83ns
The critical path consists of the following:
	'add' operation ('sum2_2') [111]  (1.68 ns)
	'getelementptr' operation ('s_addr_3', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78) [113]  (0 ns)
	'load' operation ('a', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78) on array 's' [114]  (2.15 ns)

 <State 7>: 14.6ns
The critical path consists of the following:
	'add' operation ('tmp_69', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78) [91]  (1.68 ns)
	'lshr' operation ('tmp_70', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78) [93]  (3.58 ns)
	'mul' operation ('tmp_24_i', ../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:59->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78) [98]  (3.36 ns)
	'add' operation ('prod', ../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:59->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78) [99]  (3.82 ns)
	'store' operation (../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78) of variable 'tmp_25_i', ../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:61->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78 on array 's' [101]  (2.15 ns)

 <State 8>: 2.15ns
The critical path consists of the following:
	'store' operation (../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78) of variable 'tmp_25_i1', ../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:61->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78 on array 's' [119]  (2.15 ns)

 <State 9>: 3.83ns
The critical path consists of the following:
	'add' operation ('sum4_1') [137]  (1.68 ns)
	'getelementptr' operation ('s_addr_6') [139]  (0 ns)
	'load' operation ('s_load_5', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:166) on array 's' [140]  (2.15 ns)

 <State 10>: 3.83ns
The critical path consists of the following:
	'add' operation ('sum4_2') [143]  (1.68 ns)
	'getelementptr' operation ('s_addr_7') [145]  (0 ns)
	'load' operation ('s_load_6', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:166) on array 's' [146]  (2.15 ns)

 <State 11>: 5.82ns
The critical path consists of the following:
	'shl' operation ('tmp_71', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:166) [135]  (3.67 ns)
	'store' operation (../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:166) of variable 'tmp_71', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:166 on array 's' [136]  (2.15 ns)

 <State 12>: 2.15ns
The critical path consists of the following:
	'store' operation (../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:166) of variable 'tmp_128_2', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:166 on array 's' [148]  (2.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
