digraph "0_qemu_30663fd26c0307e414622c7a8607fbc04f92ec14@array" {
"1003676" [label="(Call,tcg_gen_sextract_tl(cpu_T0, cpu_regs[rm - 4], 8, 8))"];
"1003715" [label="(Call,gen_op_mov_reg_v(d_ot, reg, cpu_T0))"];
"1003639" [label="(Call,reg = ((modrm >> 3) & 7) | rex_r)"];
"1003718" [label="(Identifier,cpu_T0)"];
"1003675" [label="(Block,)"];
"1003711" [label="(Call,tcg_gen_ext16s_tl(cpu_T0, cpu_T0))"];
"1011840" [label="(MethodReturn,static target_ulong)"];
"1003683" [label="(Literal,8)"];
"1003700" [label="(Call,tcg_gen_ext8s_tl(cpu_T0, cpu_T0))"];
"1003676" [label="(Call,tcg_gen_sextract_tl(cpu_T0, cpu_regs[rm - 4], 8, 8))"];
"1003684" [label="(Literal,8)"];
"1003717" [label="(Identifier,reg)"];
"1003677" [label="(Identifier,cpu_T0)"];
"1003678" [label="(Call,cpu_regs[rm - 4])"];
"1003611" [label="(Call,d_ot = dflag)"];
"1003715" [label="(Call,gen_op_mov_reg_v(d_ot, reg, cpu_T0))"];
"1003705" [label="(Call,tcg_gen_ext16u_tl(cpu_T0, cpu_T0))"];
"1003734" [label="(ControlStructure,break;)"];
"1003695" [label="(Call,tcg_gen_ext8u_tl(cpu_T0, cpu_T0))"];
"1003716" [label="(Identifier,d_ot)"];
"1003667" [label="(Block,)"];
"1003676" -> "1003675"  [label="AST: "];
"1003676" -> "1003684"  [label="CFG: "];
"1003677" -> "1003676"  [label="AST: "];
"1003678" -> "1003676"  [label="AST: "];
"1003683" -> "1003676"  [label="AST: "];
"1003684" -> "1003676"  [label="AST: "];
"1003716" -> "1003676"  [label="CFG: "];
"1003676" -> "1011840"  [label="DDG: cpu_regs[rm - 4]"];
"1003676" -> "1011840"  [label="DDG: tcg_gen_sextract_tl(cpu_T0, cpu_regs[rm - 4], 8, 8)"];
"1003676" -> "1003715"  [label="DDG: cpu_T0"];
"1003715" -> "1003667"  [label="AST: "];
"1003715" -> "1003718"  [label="CFG: "];
"1003716" -> "1003715"  [label="AST: "];
"1003717" -> "1003715"  [label="AST: "];
"1003718" -> "1003715"  [label="AST: "];
"1003734" -> "1003715"  [label="CFG: "];
"1003715" -> "1011840"  [label="DDG: reg"];
"1003715" -> "1011840"  [label="DDG: cpu_T0"];
"1003715" -> "1011840"  [label="DDG: d_ot"];
"1003715" -> "1011840"  [label="DDG: gen_op_mov_reg_v(d_ot, reg, cpu_T0)"];
"1003611" -> "1003715"  [label="DDG: d_ot"];
"1003639" -> "1003715"  [label="DDG: reg"];
"1003705" -> "1003715"  [label="DDG: cpu_T0"];
"1003711" -> "1003715"  [label="DDG: cpu_T0"];
"1003700" -> "1003715"  [label="DDG: cpu_T0"];
"1003695" -> "1003715"  [label="DDG: cpu_T0"];
}
