SCUBA, Version Diamond (64-bit) 3.10.3.144
Sat May 18 08:57:34 2019
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\Programs\diamond\diamond\3.10_x64\ispfpga\bin\nt64\scuba.exe -w -n main_pll -lang vhdl -synth synplify -bus_exp 7 -bb -arch sa5p00 -type pll -fin 50.00 -fclkop 240 -fclkop_tol 0.0 -fclkos 120.00 -fclkos_tol 0.0 -phases 0 -fclkos2 240.00 -fclkos2_tol 0.0 -phases2 0 -phase_cntl STATIC -lock -fb_mode 1 
    Circuit name     : main_pll
    Module type      : pll
    Module Version   : 5.7
    Ports            : 
    Inputs       : CLKI
    Outputs      : CLKOP, CLKOS, CLKOS2, LOCK
    I/O buffer       : not inserted
    EDIF output      : main_pll.edn
    VHDL output      : main_pll.vhd
    VHDL template    : main_pll_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : main_pll.srp
    Estimated Resource Usage:
  
END   SCUBA Module Synthesis

