Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 77f70f30035f4f4ba9627732b2823309 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSyncs_behav xil_defaultlib.testSyncs xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'rnd' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/Track.v:52]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'rnd' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/Track.v:54]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'rnd' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/Track.v:57]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'rnd' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/Track.v:58]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'out' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/top.v:410]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'sel' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/top.v:411]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'n' [C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/top.v:412]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.labVGA_clks
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD15L
Compiling module xil_defaultlib.Pixel_Address
Compiling module xil_defaultlib.Syncs
Compiling module xil_defaultlib.slugSM_default
Compiling module xil_defaultlib.Ran_Num_Gen_default
Compiling module xil_defaultlib.Track
Compiling module xil_defaultlib.top_SM_default
Compiling module xil_defaultlib.RingCounter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.check_the_sync_signals
Compiling module xil_defaultlib.check_the_rgb_signals
Compiling module xil_defaultlib.testSyncs
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSyncs_behav
