// Seed: 3682007475
module module_0 (
    id_1
);
  output wire id_1;
  real id_2;
  assign module_1.type_0 = 0;
  real id_4 = id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input wor  id_1
);
  uwire id_3;
  id_4(
      id_1 - 1
  );
  tri1 id_5;
  assign id_3 = id_1;
  always
    if (id_1) begin : LABEL_0
      if (1) id_4 <= 1;
      else assign id_4[1'b0] = 1;
    end
  assign id_3 = id_3 - id_5;
  wire id_6;
  module_0 modCall_1 (id_5);
endmodule
module module_2 (
    input uwire id_0,
    input wand id_1,
    input supply1 id_2,
    input uwire id_3,
    input wire id_4
    , id_9,
    input wand id_5
    , id_10,
    output tri id_6,
    output supply1 id_7
);
  wire id_11;
  wire id_12;
  module_0 modCall_1 (id_10);
  assign modCall_1.id_4 = 0.0;
  wire id_13;
  assign id_6 = 1;
endmodule
