Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Thu Feb  5 03:21:17 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/top_kernel_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg-sbva484-1-e
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                                  Instance                                  |                                     Module                                     | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+----------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| bd_0_wrapper                                                               |                                                                          (top) |      12693 |      12183 |       0 |  510 | 13119 |     24 |      6 |    0 |          1 |
|   bd_0_i                                                                   |                                                                           bd_0 |      12693 |      12183 |       0 |  510 | 13119 |     24 |      6 |    0 |          1 |
|     hls_inst                                                               |                                                                bd_0_hls_inst_0 |      12693 |      12183 |       0 |  510 | 13119 |     24 |      6 |    0 |          1 |
|       inst                                                                 |                                                     bd_0_hls_inst_0_top_kernel |      12693 |      12183 |       0 |  510 | 13119 |     24 |      6 |    0 |          1 |
|         (inst)                                                             |                                                     bd_0_hls_inst_0_top_kernel |          1 |          0 |       0 |    1 |   151 |      0 |      0 |    0 |          0 |
|         A_m_axi_U                                                          |                                             bd_0_hls_inst_0_top_kernel_A_m_axi |        559 |        496 |       0 |   63 |   741 |      0 |      1 |    0 |          0 |
|           bus_read                                                         |                                        bd_0_hls_inst_0_top_kernel_A_m_axi_read |        392 |        392 |       0 |    0 |   561 |      0 |      0 |    0 |          0 |
|             rreq_burst_conv                                                |                             bd_0_hls_inst_0_top_kernel_A_m_axi_burst_converter |        314 |        314 |       0 |    0 |   459 |      0 |      0 |    0 |          0 |
|             rs_rdata                                                       |                   bd_0_hls_inst_0_top_kernel_A_m_axi_reg_slice__parameterized0 |         40 |         40 |       0 |    0 |    71 |      0 |      0 |    0 |          0 |
|           load_unit_0                                                      |                                        bd_0_hls_inst_0_top_kernel_A_m_axi_load |        167 |        104 |       0 |   63 |   180 |      0 |      1 |    0 |          0 |
|             (load_unit_0)                                                  |                                        bd_0_hls_inst_0_top_kernel_A_m_axi_load |          1 |          1 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|             buff_rdata                                                     |                        bd_0_hls_inst_0_top_kernel_A_m_axi_fifo__parameterized0 |         50 |         50 |       0 |    0 |    37 |      0 |      1 |    0 |          0 |
|             fifo_rreq                                                      |                                        bd_0_hls_inst_0_top_kernel_A_m_axi_fifo |        116 |         53 |       0 |   63 |    77 |      0 |      0 |    0 |          0 |
|         C_m_axi_U                                                          |                                             bd_0_hls_inst_0_top_kernel_C_m_axi |        770 |        611 |       0 |  159 |   998 |      0 |      0 |    0 |          0 |
|           bus_write                                                        |                                       bd_0_hls_inst_0_top_kernel_C_m_axi_write |        525 |        462 |       0 |   63 |   750 |      0 |      0 |    0 |          0 |
|             wreq_burst_conv                                                |                             bd_0_hls_inst_0_top_kernel_C_m_axi_burst_converter |        314 |        314 |       0 |    0 |   459 |      0 |      0 |    0 |          0 |
|             wreq_throttle                                                  |                                    bd_0_hls_inst_0_top_kernel_C_m_axi_throttle |        184 |        122 |       0 |   62 |   268 |      0 |      0 |    0 |          0 |
|           store_unit_0                                                     |                                       bd_0_hls_inst_0_top_kernel_C_m_axi_store |        245 |        149 |       0 |   96 |   248 |      0 |      0 |    0 |          0 |
|             (store_unit_0)                                                 |                                       bd_0_hls_inst_0_top_kernel_C_m_axi_store |          2 |          2 |       0 |    0 |    78 |      0 |      0 |    0 |          0 |
|             buff_wdata                                                     |                        bd_0_hls_inst_0_top_kernel_C_m_axi_fifo__parameterized1 |         53 |         25 |       0 |   28 |    48 |      0 |      0 |    0 |          0 |
|             fifo_wreq                                                      |                        bd_0_hls_inst_0_top_kernel_C_m_axi_fifo__parameterized0 |        111 |         48 |       0 |   63 |    74 |      0 |      0 |    0 |          0 |
|         control_s_axi_U                                                    |                                       bd_0_hls_inst_0_top_kernel_control_s_axi |        164 |        164 |       0 |    0 |   181 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_393     | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 |        142 |        142 |       0 |    0 |    84 |      0 |      0 |    0 |          0 |
|           (grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_393) | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 |        119 |        119 |       0 |    0 |    82 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410                     |                 bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4 |      10721 |      10439 |       0 |  282 | 10820 |      0 |      0 |    0 |          0 |
|           (grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410)                 |                 bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4 |       1077 |       1051 |       0 |   26 |  1648 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                         |           bd_0_hls_inst_0_top_kernel_flow_control_loop_pipe_sequential_init_11 |         91 |         91 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U10                                        |                               bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1 |       2354 |       2290 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U10)                                    |                               bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1 |       1159 |       1159 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                     |                    bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_17 |       1195 |       1131 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U11                                        |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_12 |       2342 |       2278 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U11)                                    |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_12 |       1147 |       1147 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                     |                    bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_16 |       1195 |       1131 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U8                                         |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_13 |       2342 |       2278 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U8)                                     |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_13 |       1147 |       1147 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                     |                    bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_15 |       1195 |       1131 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U9                                         |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_14 |       2519 |       2455 |       0 |   64 |  2339 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U9)                                     |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_14 |       1236 |       1236 |       0 |    0 |    62 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                     |                       bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider |       1283 |       1219 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572     | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 |        172 |        167 |       0 |    5 |   137 |      0 |      0 |    0 |          1 |
|           (grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572) | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 |         75 |         70 |       0 |    5 |   135 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                         |              bd_0_hls_inst_0_top_kernel_flow_control_loop_pipe_sequential_init |         57 |         57 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
+----------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+


