
main.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <main>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	f24e 1308 	movw	r3, #57608	; 0xe108
   a:	f2c4 030f 	movt	r3, #16399	; 0x400f
   e:	f04f 0220 	mov.w	r2, #32
  12:	601a      	str	r2, [r3, #0]
  14:	f04f 0300 	mov.w	r3, #0
  18:	607b      	str	r3, [r7, #4]
  1a:	e003      	b.n	24 <main+0x24>
  1c:	687b      	ldr	r3, [r7, #4]
  1e:	f103 0301 	add.w	r3, r3, #1
  22:	607b      	str	r3, [r7, #4]
  24:	687b      	ldr	r3, [r7, #4]
  26:	2bc7      	cmp	r3, #199	; 0xc7
  28:	d9f8      	bls.n	1c <main+0x1c>
  2a:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
  2e:	f2c4 0302 	movt	r3, #16386	; 0x4002
  32:	f44f 42a8 	mov.w	r2, #21504	; 0x5400
  36:	f2c4 0202 	movt	r2, #16386	; 0x4002
  3a:	6812      	ldr	r2, [r2, #0]
  3c:	f042 0208 	orr.w	r2, r2, #8
  40:	601a      	str	r2, [r3, #0]
  42:	f245 531c 	movw	r3, #21788	; 0x551c
  46:	f2c4 0302 	movt	r3, #16386	; 0x4002
  4a:	f245 521c 	movw	r2, #21788	; 0x551c
  4e:	f2c4 0202 	movt	r2, #16386	; 0x4002
  52:	6812      	ldr	r2, [r2, #0]
  54:	f042 0208 	orr.w	r2, r2, #8
  58:	601a      	str	r2, [r3, #0]
  5a:	f245 33fc 	movw	r3, #21500	; 0x53fc
  5e:	f2c4 0302 	movt	r3, #16386	; 0x4002
  62:	f245 32fc 	movw	r2, #21500	; 0x53fc
  66:	f2c4 0202 	movt	r2, #16386	; 0x4002
  6a:	6812      	ldr	r2, [r2, #0]
  6c:	f042 0208 	orr.w	r2, r2, #8
  70:	601a      	str	r2, [r3, #0]
  72:	f04f 0300 	mov.w	r3, #0
  76:	607b      	str	r3, [r7, #4]
  78:	e003      	b.n	82 <main+0x82>
  7a:	687b      	ldr	r3, [r7, #4]
  7c:	f103 0301 	add.w	r3, r3, #1
  80:	607b      	str	r3, [r7, #4]
  82:	687a      	ldr	r2, [r7, #4]
  84:	f640 533f 	movw	r3, #3391	; 0xd3f
  88:	f2c0 0303 	movt	r3, #3
  8c:	429a      	cmp	r2, r3
  8e:	d9f4      	bls.n	7a <main+0x7a>
  90:	f245 33fc 	movw	r3, #21500	; 0x53fc
  94:	f2c4 0302 	movt	r3, #16386	; 0x4002
  98:	f245 32fc 	movw	r2, #21500	; 0x53fc
  9c:	f2c4 0202 	movt	r2, #16386	; 0x4002
  a0:	6812      	ldr	r2, [r2, #0]
  a2:	f022 0208 	bic.w	r2, r2, #8
  a6:	601a      	str	r2, [r3, #0]
  a8:	f04f 0300 	mov.w	r3, #0
  ac:	607b      	str	r3, [r7, #4]
  ae:	e003      	b.n	b8 <main+0xb8>
  b0:	687b      	ldr	r3, [r7, #4]
  b2:	f103 0301 	add.w	r3, r3, #1
  b6:	607b      	str	r3, [r7, #4]
  b8:	687a      	ldr	r2, [r7, #4]
  ba:	f640 533f 	movw	r3, #3391	; 0xd3f
  be:	f2c0 0303 	movt	r3, #3
  c2:	429a      	cmp	r2, r3
  c4:	d9f4      	bls.n	b0 <main+0xb0>
  c6:	e7c8      	b.n	5a <main+0x5a>

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000061 	andeq	r0, r0, r1, rrx
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	00002c01 	andeq	r2, r0, r1, lsl #24
  14:	00003300 	andeq	r3, r0, r0, lsl #6
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000c800 	andeq	ip, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	44010200 	strmi	r0, [r1], #-512	; 0x200
  28:	01000000 	mrseq	r0, (UNDEF: 0)
  2c:	00005108 	andeq	r5, r0, r8, lsl #2
  30:	00000000 	andeq	r0, r0, r0
  34:	0000c800 	andeq	ip, r0, r0, lsl #16
  38:	00000000 	andeq	r0, r0, r0
  3c:	00510100 	subseq	r0, r1, r0, lsl #2
  40:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
  44:	01000000 	mrseq	r0, (UNDEF: 0)
  48:	0000580a 	andeq	r5, r0, sl, lsl #16
  4c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
  50:	05040400 	streq	r0, [r4, #-1024]	; 0x400
  54:	00746e69 	rsbseq	r6, r4, r9, ror #28
  58:	00005d05 	andeq	r5, r0, r5, lsl #26
  5c:	07040600 	streq	r0, [r4, -r0, lsl #12]
  60:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10011201 	andne	r1, r1, r1, lsl #4
  10:	02000006 	andeq	r0, r0, #6
  14:	0c3f012e 	ldfeqs	f0, [pc], #-184	; ffffff64 <main+0xffffff64>
  18:	0b3a0e03 	bleq	e8382c <main+0xe8382c>
  1c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  20:	01120111 	tsteq	r2, r1, lsl r1
  24:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
  28:	0013010c 	andseq	r0, r3, ip, lsl #2
  2c:	00340300 	eorseq	r0, r4, r0, lsl #6
  30:	0b3a0e03 	bleq	e83844 <main+0xe83844>
  34:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  38:	00000a02 	andeq	r0, r0, r2, lsl #20
  3c:	0b002404 	bleq	9054 <main+0x9054>
  40:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  44:	05000008 	streq	r0, [r0, #-8]
  48:	13490035 	movtne	r0, #36917	; 0x9035
  4c:	24060000 	strcs	r0, [r6], #-0
  50:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  54:	000e030b 	andeq	r0, lr, fp, lsl #6
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000002 	andeq	r0, r0, r2
   8:	007d0002 	rsbseq	r0, sp, r2
   c:	00000002 	andeq	r0, r0, r2
  10:	00000004 	andeq	r0, r0, r4
  14:	047d0002 	ldrbteq	r0, [sp], #-2
  18:	00000004 	andeq	r0, r0, r4
  1c:	00000006 	andeq	r0, r0, r6
  20:	107d0002 	rsbsne	r0, sp, r2
  24:	00000006 	andeq	r0, r0, r6
  28:	000000c8 	andeq	r0, r0, r8, asr #1
  2c:	10770002 	rsbsne	r0, r7, r2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000000c8 	andeq	r0, r0, r8, asr #1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000005d 	andeq	r0, r0, sp, asr r0
   4:	001d0002 	andseq	r0, sp, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	6e69616d 	powvsez	f6, f1, #5.0
  20:	0000632e 	andeq	r6, r0, lr, lsr #6
  24:	00000000 	andeq	r0, r0, r0
  28:	00000205 	andeq	r0, r0, r5, lsl #4
  2c:	3f190000 	svccc	0x00190000
  30:	04020077 	streq	r0, [r2], #-119	; 0x77
  34:	004a0602 	subeq	r0, sl, r2, lsl #12
  38:	4a010402 	bmi	41048 <main+0x41048>
  3c:	bfbd3f06 	svclt	0x00bd3f06
  40:	040200bd 	streq	r0, [r2], #-189	; 0xbd
  44:	004a0602 	subeq	r0, sl, r2, lsl #12
  48:	4a010402 	bmi	41058 <main+0x41058>
  4c:	00bd7706 	adcseq	r7, sp, r6, lsl #14
  50:	06020402 	streq	r0, [r2], -r2, lsl #8
  54:	0402004a 	streq	r0, [r2], #-74	; 0x4a
  58:	75064a01 	strvc	r4, [r6, #-2561]	; 0xa01
  5c:	01000102 	tsteq	r0, r2, lsl #2
  60:	Address 0x00000060 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
   8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
   c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  10:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  14:	20432055 	subcs	r2, r3, r5, asr r0
  18:	2e372e34 	mrccs	14, 1, r2, cr7, cr4, {1}
  1c:	65640032 	strbvs	r0, [r4, #-50]!	; 0x32
  20:	5f79616c 	svcpl	0x0079616c
  24:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
  28:	00726574 	rsbseq	r6, r2, r4, ror r5
  2c:	6e69616d 	powvsez	f6, f1, #5.0
  30:	4500632e 	strmi	r6, [r0, #-814]	; 0x32e
  34:	656c5c3a 	strbvs	r5, [ip, #-3130]!	; 0xc3a
  38:	6e6f7373 	mcrvs	3, 3, r7, cr15, cr3, {3}
  3c:	616c5c32 	cmnvs	ip, r2, lsr ip
  40:	00335f62 	eorseq	r5, r3, r2, ror #30
  44:	6e69616d 	powvsez	f6, f1, #5.0
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e372e34 	mrccs	14, 1, r2, cr7, cr4, {1}
  10:	Address 0x00000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	000000c8 	andeq	r0, r0, r8, asr #1
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	100e4101 	andne	r4, lr, r1, lsl #2
  28:	00070d41 	andeq	r0, r7, r1, asr #26
