<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_U_U_957fccc2</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_957fccc2'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_U_U_957fccc2')">rsnoc_z_H_R_N_A_G2_U_U_957fccc2</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.28</td>
<td class="s9 cl rt"><a href="mod1012.html#Line" > 96.23</a></td>
<td class="s7 cl rt"><a href="mod1012.html#Cond" > 75.00</a></td>
<td class="s6 cl rt"><a href="mod1012.html#Toggle" > 66.80</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1012.html#Branch" > 91.11</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1012.html#inst_tag_74400"  onclick="showContent('inst_tag_74400')">config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_main.GenericToSpecific</a></td>
<td class="s8 cl rt"> 82.28</td>
<td class="s9 cl rt"><a href="mod1012.html#Line" > 96.23</a></td>
<td class="s7 cl rt"><a href="mod1012.html#Cond" > 75.00</a></td>
<td class="s6 cl rt"><a href="mod1012.html#Toggle" > 66.80</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1012.html#Branch" > 91.11</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_957fccc2'>
<hr>
<a name="inst_tag_74400"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_74400" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.28</td>
<td class="s9 cl rt"><a href="mod1012.html#Line" > 96.23</a></td>
<td class="s7 cl rt"><a href="mod1012.html#Cond" > 75.00</a></td>
<td class="s6 cl rt"><a href="mod1012.html#Toggle" > 66.80</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1012.html#Branch" > 91.11</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.20</td>
<td class="s9 cl rt"> 96.19</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s6 cl rt"> 67.03</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 92.77</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 83.47</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2589.html#inst_tag_235691" >PUFCC_apb_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_38652" id="tag_urg_inst_38652">FsmCurState</a></td>
<td class="s9 cl rt"> 92.50</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2659.html#inst_tag_239115" id="tag_urg_inst_239115">ummd756d1</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2254.html#inst_tag_199142" id="tag_urg_inst_199142">ummd90eb2</a></td>
<td class="s7 cl rt"> 73.89</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2254.html#inst_tag_199143" id="tag_urg_inst_199143">ummd90eb2_242</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2254.html#inst_tag_199144" id="tag_urg_inst_199144">ummd90eb2_257</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2012.html#inst_tag_179022" id="tag_urg_inst_179022">ummddfd43</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1956.html#inst_tag_176732" id="tag_urg_inst_176732">ur</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_0.html#inst_tag_261404" id="tag_urg_inst_261404">ursrrrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_0.html#inst_tag_261403" id="tag_urg_inst_261403">ursrrrg123</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_0.html#inst_tag_261402" id="tag_urg_inst_261402">ursrrrg203</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_0.html#inst_tag_261405" id="tag_urg_inst_261405">ursrrrg204</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1805.html#inst_tag_151320" id="tag_urg_inst_151320">us6abbdefa</a></td>
<td class="s6 cl rt"> 68.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1805.html#inst_tag_151319" id="tag_urg_inst_151319">us6abbdefa_229</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2924.html#inst_tag_263937" id="tag_urg_inst_263937">uu201b9eee9c</a></td>
<td class="s6 cl rt"> 61.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod545.html#inst_tag_33114" id="tag_urg_inst_33114">uu246b8ec1</a></td>
<td class="s6 cl rt"> 62.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_957fccc2'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1012.html" >rsnoc_z_H_R_N_A_G2_U_U_957fccc2</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>53</td><td>51</td><td>96.23</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52041</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52046</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52078</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52102</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52109</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52117</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52189</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52194</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52199</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52220</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52234</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52240</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52247</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>52263</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
52040                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52041      1/1          		if ( ! Sys_Clk_RstN )
52042      1/1          			Cnt &lt;= #1.0 ( 5'b0 );
52043      1/1          		else if ( CntCe )
52044      1/1          			Cnt &lt;= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
                        MISSING_ELSE
52045                   	always @( CurState  or u_14e  or u_c602  or u_e7c7 ) begin
52046      1/1          		case ( CurState )
52047      1/1          			2'b10   : PSelSetV = u_14e ;
52048      1/1          			2'b01   : PSelSetV = u_c602 ;
52049      1/1          			2'b0    : PSelSetV = u_e7c7 ;
52050      <font color = "red">0/1     ==>  			default : PSelSetV = 1'b0 ;</font>
52051                   		endcase
52052                   	end
52053                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg203(
52054                   		.Clk( Sys_Clk )
52055                   	,	.Clk_ClkS( Sys_Clk_ClkS )
52056                   	,	.Clk_En( Sys_Clk_En )
52057                   	,	.Clk_EnS( Sys_Clk_EnS )
52058                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
52059                   	,	.Clk_RstN( Sys_Clk_RstN )
52060                   	,	.Clk_Tm( Sys_Clk_Tm )
52061                   	,	.O( ApbA_0_PSel )
52062                   	,	.Reset( PRdy )
52063                   	,	.Set( PSelSetV )
52064                   	);
52065                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg123(
52066                   		.Clk( Sys_Clk )
52067                   	,	.Clk_ClkS( Sys_Clk_ClkS )
52068                   	,	.Clk_En( Sys_Clk_En )
52069                   	,	.Clk_EnS( Sys_Clk_EnS )
52070                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
52071                   	,	.Clk_RstN( Sys_Clk_RstN )
52072                   	,	.Clk_Tm( Sys_Clk_Tm )
52073                   	,	.O( PEn )
52074                   	,	.Reset( PRdy )
52075                   	,	.Set( PSel )
52076                   	);
52077                   	always @( CurState  or u_825f  or u_b081  or u_b9a5 ) begin
52078      1/1          		case ( CurState )
52079      1/1          			2'b10   : PSelSet = u_b9a5 ;
52080      1/1          			2'b01   : PSelSet = u_b081 ;
52081      1/1          			2'b0    : PSelSet = u_825f ;
52082      <font color = "red">0/1     ==>  			default : PSelSet = 1'b0 ;</font>
52083                   		endcase
52084                   	end
52085                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
52086                   		.Clk( Sys_Clk )
52087                   	,	.Clk_ClkS( Sys_Clk_ClkS )
52088                   	,	.Clk_En( Sys_Clk_En )
52089                   	,	.Clk_EnS( Sys_Clk_EnS )
52090                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
52091                   	,	.Clk_RstN( Sys_Clk_RstN )
52092                   	,	.Clk_Tm( Sys_Clk_Tm )
52093                   	,	.O( PSel )
52094                   	,	.Reset( PRdy )
52095                   	,	.Set( PSelSet )
52096                   	);
52097                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_242(
52098                   		.Dflt( ~ PSel &amp; ~ CntNull ) , .I_00( 1'b1 ) , .I_01( 1'b0 ) , .O( GenLcl_Req_Rdy ) , .Sel( CurState )
52099                   	);
52100                   	assign uRdData1_caseSel = { ApbA_0_PSel } ;
52101                   	always @( ApbA_0_PRData or uRdData1_caseSel ) begin
52102      1/1          		case ( uRdData1_caseSel )
52103      1/1          			1'b1    : RdData1 = ApbA_0_PRData ;
52104      1/1          			default : RdData1 = 32'b0 ;
52105                   		endcase
52106                   	end
52107                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_229( .I( RdData1 ) , .O( RdData ) );
52108                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52109      1/1          		if ( ! Sys_Clk_RstN )
52110      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( 32'b0 );
52111      1/1          		else if ( Sm_RD &amp; PRdy )
52112      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( RdData );
                        MISSING_ELSE
52113                   	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
52114                   		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
52115                   	);
52116                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52117      1/1          		if ( ! Sys_Clk_RstN )
52118      1/1          			GErr &lt;= #1.0 ( 1'b0 );
52119      1/1          		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
52120      1/1          			GErr &lt;= #1.0 ( u_884c );
                        MISSING_ELSE
52121                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_257(
52122                   		.Dflt( ~ PSel &amp; CntNull ) , .I_00( 1'b0 ) , .I_01( ~ PSel ) , .O( GenLcl_Rsp_Vld ) , .Sel( CurState )
52123                   	);
52124                   	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
52125                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
52126                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
52127                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
52128                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
52129                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
52130                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
52131                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
52132                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
52133                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
52134                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
52135                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
52136                   	,	.GenLcl_Req_User( GenLcl_Req_User )
52137                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
52138                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
52139                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
52140                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
52141                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
52142                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
52143                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
52144                   	,	.GenPrt_Req_Addr( u_Req_Addr )
52145                   	,	.GenPrt_Req_Be( u_Req_Be )
52146                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
52147                   	,	.GenPrt_Req_Data( u_Req_Data )
52148                   	,	.GenPrt_Req_Last( u_Req_Last )
52149                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
52150                   	,	.GenPrt_Req_Lock( u_Req_Lock )
52151                   	,	.GenPrt_Req_Opc( u_Req_Opc )
52152                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
52153                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
52154                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
52155                   	,	.GenPrt_Req_User( u_Req_User )
52156                   	,	.GenPrt_Req_Vld( u_Req_Vld )
52157                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
52158                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
52159                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
52160                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
52161                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
52162                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
52163                   	);
52164                   	assign u_89_IDLE_RD = GenLcl_Req_Vld &amp; Read;
52165                   	assign u_89_IDLE_WR = GenLcl_Req_Vld &amp; ~ Read;
52166                   	assign u_89_RD_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
52167                   	assign u_89_WR_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
52168                   	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
52169                   		.Clk( Sys_Clk )
52170                   	,	.Clk_ClkS( Sys_Clk_ClkS )
52171                   	,	.Clk_En( Sys_Clk_En )
52172                   	,	.Clk_EnS( Sys_Clk_EnS )
52173                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
52174                   	,	.Clk_RstN( Sys_Clk_RstN )
52175                   	,	.Clk_Tm( Sys_Clk_Tm )
52176                   	,	.Conditions_IDLE_RD( u_89_IDLE_RD )
52177                   	,	.Conditions_IDLE_WR( u_89_IDLE_WR )
52178                   	,	.Conditions_RD_IDLE( u_89_RD_IDLE )
52179                   	,	.Conditions_WR_IDLE( u_89_WR_IDLE )
52180                   	,	.CurState( u_bdb6 )
52181                   	,	.NextState( u_b9ec )
52182                   	);
52183                   	assign CurState = u_bdb6;
52184                   	assign Sm_IDLE = CurState == 2'b00;
52185                   	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask &amp; AddrW | WrapMask &amp; AddrW + 30'b000000000000000000000000000001;
52186                   	assign ApbA_0_PAddr = { AddrW , 2'b00 };
52187                   	assign Apb_0_PAddr = ApbA_0_PAddr;
52188                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52189      1/1          		if ( ! Sys_Clk_RstN )
52190      1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
52191      1/1          		else if ( StartCnt )
52192      1/1          			u_7c15 &lt;= #1.0 ( GenLcl_Req_Len1 [5:2] );
                        MISSING_ELSE
52193                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52194      1/1          		if ( ! Sys_Clk_RstN )
52195      1/1          			u_9d0d &lt;= #1.0 ( 1'b0 );
52196      1/1          		else if ( StartCnt )
52197      1/1          			u_9d0d &lt;= #1.0 ( GenIsIncr );
                        MISSING_ELSE
52198                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52199      1/1          		if ( ! Sys_Clk_RstN )
52200      1/1          			AddrW &lt;= #1.0 ( 30'b0 );
52201      1/1          		else if ( PSelSet )
52202      1/1          			AddrW &lt;= #1.0 ( AddrW1 &amp; ~ { 30 { 1'b0 }  } );
                        MISSING_ELSE
52203                   	assign Apb_0_PSel = ApbA_0_PSel;
52204                   	assign Apb_0_PEnable = ApbA_0_PEnable;
52205                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg204(
52206                   		.Clk( Sys_Clk )
52207                   	,	.Clk_ClkS( Sys_Clk_ClkS )
52208                   	,	.Clk_En( Sys_Clk_En )
52209                   	,	.Clk_EnS( Sys_Clk_EnS )
52210                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
52211                   	,	.Clk_RstN( Sys_Clk_RstN )
52212                   	,	.Clk_Tm( Sys_Clk_Tm )
52213                   	,	.O( ApbA_0_PEnable )
52214                   	,	.Reset( PRdy )
52215                   	,	.Set( Apb_0_PSel )
52216                   	);
52217                   	assign ApbA_0_PProt = ReqProt;
52218                   	assign Apb_0_PProt = ApbA_0_PProt;
52219                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52220      1/1          		if ( ! Sys_Clk_RstN )
52221      1/1          			ReqProt &lt;= #1.0 ( 3'b0 );
52222      1/1          		else if ( StartCnt )
52223      1/1          			ReqProt &lt;= #1.0 ( { GenLcl_Req_User [6] , GenLcl_Req_User [5] , GenLcl_Req_User [4] } &amp; ~ { 3 { 1'b0 }  } );
                        MISSING_ELSE
52224                   	assign ApbA_0_PStrb = WrBe1 &amp; { 4 { WriteEn }  };
52225                   	assign Apb_0_PStrb = ApbA_0_PStrb;
52226                   	rsnoc_z_T_C_S_C_L_R_Mm_D756d1_O1 ummd756d1(
52227                   		.Dflt( 1'b0 )
52228                   	,	.I_00( GenLcl_Req_Vld &amp; GenLcl_Req_Opc == 3'b100 &amp; BeFull )
52229                   	,	.I_10( GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeFull )
52230                   	,	.O( WDCe )
52231                   	,	.Sel( CurState )
52232                   	);
52233                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52234      1/1          		if ( ! Sys_Clk_RstN )
52235      1/1          			WrBe &lt;= #1.0 ( 4'b0 );
52236      1/1          		else if ( WDCe )
52237      1/1          			WrBe &lt;= #1.0 ( GenLcl_Req_Be &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
52238                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( WrBe ) , .O( WrBe1 ) );
52239                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52240      1/1          		if ( ! Sys_Clk_RstN )
52241      1/1          			WriteEn &lt;= #1.0 ( 1'b0 );
52242      1/1          		else if ( StartCnt )
52243      1/1          			WriteEn &lt;= #1.0 ( GenLcl_Req_Opc == 3'b100 );
                        MISSING_ELSE
52244                   	assign ApbA_0_PWData = WrData1;
52245                   	assign Apb_0_PWData = ApbA_0_PWData;
52246                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52247      1/1          		if ( ! Sys_Clk_RstN )
52248      1/1          			WrData &lt;= #1.0 ( 32'b0 );
52249      1/1          		else if ( WDCe )
52250      1/1          			WrData &lt;= #1.0 ( GenLcl_Req_Data &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
52251                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( WrData ) , .O( WrData1 ) );
52252                   	assign ApbA_0_PWrite = WriteEn;
52253                   	assign Apb_0_PWrite = ApbA_0_PWrite;
52254                   	assign NiuEmpty = 1'b1;
52255                   	assign SmPwr_Idle = Sm_IDLE;
52256                   	assign Sys_Pwr_Idle = SmPwr_Idle;
52257                   	assign SmPwr_WakeUp = GenLcl_Req_Vld;
52258                   	assign Sys_Pwr_WakeUp = SmPwr_WakeUp;
52259                   	assign WakeUp_Gen = GenLcl_Req_Vld;
52260                   	// synopsys translate_off
52261                   	// synthesis translate_off
52262                   	always @( posedge Sys_Clk )
52263      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
52264      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; GenLcl_Req_Vld &amp; Sm_IDLE &amp; ( GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
52265      <font color = "grey">unreachable  </font>				dontStop = 0;
52266      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
52267      <font color = "grey">unreachable  </font>				if (!dontStop) begin
52268      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[APB-G2S] On Gen.Req.SeqUnOrdered expected 0x0 and got 0x##&quot; );
52269      <font color = "grey">unreachable  </font>					$stop;
52270                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
52271                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1012.html" >rsnoc_z_H_R_N_A_G2_U_U_957fccc2</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51983
 EXPRESSION (u_bde8 ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52044
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52119
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52185
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1012.html" >rsnoc_z_H_R_N_A_G2_U_U_957fccc2</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">18</td>
<td class="rt">45.00 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">500</td>
<td class="rt">334</td>
<td class="rt">66.80 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">250</td>
<td class="rt">174</td>
<td class="rt">69.60 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">250</td>
<td class="rt">160</td>
<td class="rt">64.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">18</td>
<td class="rt">45.00 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">500</td>
<td class="rt">334</td>
<td class="rt">66.80 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">250</td>
<td class="rt">174</td>
<td class="rt">69.60 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">250</td>
<td class="rt">160</td>
<td class="rt">64.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_PAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PAddr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PAddr[31:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PEnable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PProt[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PProt[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PProt[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PRData[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PReady</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PSel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PStrb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWData[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWData[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWData[6:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWData[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWData[10:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWData[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWData[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWData[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWData[19:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWData[22:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWData[26:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWData[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWData[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[11:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[14:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[18:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[20:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[26:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[28:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[30:29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1012.html" >rsnoc_z_H_R_N_A_G2_U_U_957fccc2</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">51983</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">52185</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">52041</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">52046</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">52078</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">52102</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">52109</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">52117</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">52189</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">52194</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">52199</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">52220</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">52234</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">52240</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">52247</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51983      	assign GenLcl_Rsp_Status = u_bde8 ? 2'b01 : 2'b00;
           	                                  <font color = "red">-1-</font>  
           	                                  <font color = "red">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52185      	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask & AddrW | WrapMask & AddrW + 30'b000000000000000000000000000001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52041      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
52042      			Cnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
52043      		else if ( CntCe )
           		     <font color = "green">-2-</font>  
52044      			Cnt <= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
           			                      <font color = "red">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52046      		case ( CurState )
           		<font color = "red">-1-</font>  
52047      			2'b10   : PSelSetV = u_14e ;
           <font color = "green">			==></font>
52048      			2'b01   : PSelSetV = u_c602 ;
           <font color = "green">			==></font>
52049      			2'b0    : PSelSetV = u_e7c7 ;
           <font color = "green">			==></font>
52050      			default : PSelSetV = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52078      		case ( CurState )
           		<font color = "red">-1-</font>  
52079      			2'b10   : PSelSet = u_b9a5 ;
           <font color = "green">			==></font>
52080      			2'b01   : PSelSet = u_b081 ;
           <font color = "green">			==></font>
52081      			2'b0    : PSelSet = u_825f ;
           <font color = "green">			==></font>
52082      			default : PSelSet = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52102      		case ( uRdData1_caseSel )
           		<font color = "green">-1-</font>                
52103      			1'b1    : RdData1 = ApbA_0_PRData ;
           <font color = "green">			==></font>
52104      			default : RdData1 = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52109      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
52110      			GenLcl_Rsp_Data <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
52111      		else if ( Sm_RD & PRdy )
           		     <font color = "green">-2-</font>  
52112      			GenLcl_Rsp_Data <= #1.0 ( RdData );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52117      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
52118      			GErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
52119      		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           		     <font color = "green">-2-</font>  
52120      			GErr <= #1.0 ( u_884c );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52189      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
52190      			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
52191      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
52192      			u_7c15 <= #1.0 ( GenLcl_Req_Len1 [5:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52194      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
52195      			u_9d0d <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
52196      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
52197      			u_9d0d <= #1.0 ( GenIsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52199      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
52200      			AddrW <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
52201      		else if ( PSelSet )
           		     <font color = "green">-2-</font>  
52202      			AddrW <= #1.0 ( AddrW1 & ~ { 30 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52220      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
52221      			ReqProt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
52222      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
52223      			ReqProt <= #1.0 ( { GenLcl_Req_User [6] , GenLcl_Req_User [5] , GenLcl_Req_User [4] } & ~ { 3 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52234      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
52235      			WrBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
52236      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
52237      			WrBe <= #1.0 ( GenLcl_Req_Be & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52240      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
52241      			WriteEn <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
52242      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
52243      			WriteEn <= #1.0 ( GenLcl_Req_Opc == 3'b100 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52247      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
52248      			WrData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
52249      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
52250      			WrData <= #1.0 ( GenLcl_Req_Data & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_74400">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_U_U_957fccc2">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
