[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 5353298 heartbeat IPC: 1.868 cumulative IPC: 1.868 (Simulation time: 00 hr 07 min 00 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 11358373 heartbeat IPC: 1.665 cumulative IPC: 1.761 (Simulation time: 00 hr 14 min 04 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 16711194 heartbeat IPC: 1.868 cumulative IPC: 1.795 (Simulation time: 00 hr 20 min 45 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 22411810 heartbeat IPC: 1.754 cumulative IPC: 1.785 (Simulation time: 00 hr 27 min 39 sec)
Warmup finished CPU 0 instructions: 50000000 cycles: 29120083 cumulative IPC: 1.717 (Simulation time: 00 hr 35 min 15 sec)
Warmup complete CPU 0 instructions: 50000000 cycles: 29120083 cumulative IPC: 1.717 (Simulation time: 00 hr 35 min 15 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 29120085 heartbeat IPC: 1.491 cumulative IPC: 5 (Simulation time: 00 hr 35 min 15 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 53986144 heartbeat IPC: 0.4022 cumulative IPC: 0.4022 (Simulation time: 00 hr 52 min 57 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 76787327 heartbeat IPC: 0.4386 cumulative IPC: 0.4196 (Simulation time: 01 hr 09 min 25 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 102354446 heartbeat IPC: 0.3911 cumulative IPC: 0.4096 (Simulation time: 01 hr 25 min 29 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 126838196 heartbeat IPC: 0.4084 cumulative IPC: 0.4093 (Simulation time: 01 hr 37 min 04 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 144240937 heartbeat IPC: 0.5746 cumulative IPC: 0.4343 (Simulation time: 01 hr 45 min 38 sec)
Heartbeat CPU 0 instructions: 110000025 cycles: 164361144 heartbeat IPC: 0.497 cumulative IPC: 0.4437 (Simulation time: 01 hr 55 min 44 sec)
Heartbeat CPU 0 instructions: 120000026 cycles: 183827816 heartbeat IPC: 0.5137 cumulative IPC: 0.4525 (Simulation time: 02 hr 05 min 06 sec)
Heartbeat CPU 0 instructions: 130000029 cycles: 213748358 heartbeat IPC: 0.3342 cumulative IPC: 0.4333 (Simulation time: 02 hr 19 min 31 sec)
Heartbeat CPU 0 instructions: 140000029 cycles: 244588678 heartbeat IPC: 0.3243 cumulative IPC: 0.4177 (Simulation time: 02 hr 34 min 36 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 239801728 cumulative IPC: 0.417 (Simulation time: 02 hr 46 min 20 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 239801728 cumulative IPC: 0.417 (Simulation time: 02 hr 46 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/429.mcf-22B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.417 instructions: 100000000 cycles: 239801728
CPU 0 Branch Prediction Accuracy: 96.7% MPKI: 3 Average ROB Occupancy at Mispredict: 103
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 3
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:     473583 HIT:     158795 MISS:     314788 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     473583 HIT:     158795 MISS:     314788 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 548.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   13530828 HIT:     806630 MISS:   12724198 MSHR_MERGE:    1267127
cpu0->cpu0_L2C LOAD         ACCESS:    3088212 HIT:     304775 MISS:    2783437 MSHR_MERGE:     132754
cpu0->cpu0_L2C RFO          ACCESS:       4409 HIT:       4380 MISS:         29 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    8588774 HIT:     260072 MISS:    8328702 MSHR_MERGE:    1134373
cpu0->cpu0_L2C WRITE        ACCESS:    1342315 HIT:     235393 MISS:    1106922 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     507118 HIT:       2010 MISS:     505108 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    9742771 ISSUED:    8588774 USEFUL:     356681 USELESS:      21262
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 125.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   11153803 HIT:   11153803 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   11153803 HIT:   11153803 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   35767304 HIT:   31139734 MISS:    4627570 MSHR_MERGE:    1027810
cpu0->cpu0_L1D LOAD         ACCESS:   15156102 HIT:   11059753 MISS:    4096349 MSHR_MERGE:    1008116
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   19961151 HIT:   19941263 MISS:      19888 MSHR_MERGE:      15479
cpu0->cpu0_L1D TRANSLATION  ACCESS:     650051 HIT:     138718 MISS:     511333 MSHR_MERGE:       4215
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 161.5 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    9000268 HIT:    9000268 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    9000268 HIT:    9000268 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   31882278 HIT:   30760592 MISS:    1121686 MSHR_MERGE:     648103
cpu0->cpu0_DTLB LOAD         ACCESS:   31882278 HIT:   30760592 MISS:    1121686 MSHR_MERGE:     648103
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 370.4 cycles
cpu0->LLC TOTAL        ACCESS:   11645358 HIT:    4662273 MISS:    6983085 MSHR_MERGE:    2765997
cpu0->LLC LOAD         ACCESS:    2650677 HIT:     871504 MISS:    1779173 MSHR_MERGE:     397740
cpu0->LLC RFO          ACCESS:         29 HIT:          0 MISS:         29 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    7193641 HIT:    2528093 MISS:    4665548 MSHR_MERGE:    2368257
cpu0->LLC WRITE        ACCESS:    1295903 HIT:    1235024 MISS:      60879 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     505108 HIT:      27652 MISS:     477456 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 210.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      94376
  ROW_BUFFER_MISS:    4061734
  AVG DBUS CONGESTED CYCLE: 6.584
Channel 0 WQ ROW_BUFFER_HIT:     346821
  ROW_BUFFER_MISS:     899401
  FULL:          0
Channel 0 REFRESHES ISSUED:      19984
