/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  reg [5:0] _03_;
  reg [16:0] _04_;
  wire [6:0] _05_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [19:0] celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [17:0] celloutsig_0_36z;
  wire [7:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_49z;
  wire [4:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = _00_ ? celloutsig_1_13z : celloutsig_1_0z;
  assign celloutsig_0_3z = ~(celloutsig_0_2z & in_data[2]);
  assign celloutsig_0_35z = ~(celloutsig_0_33z & _01_);
  assign celloutsig_0_14z = !(celloutsig_0_1z[9] ? celloutsig_0_2z : celloutsig_0_2z);
  assign celloutsig_0_20z = !(celloutsig_0_7z ? celloutsig_0_16z : celloutsig_0_8z);
  assign celloutsig_0_33z = ~((celloutsig_0_6z | celloutsig_0_7z) & celloutsig_0_21z[14]);
  assign celloutsig_1_5z = ~((celloutsig_1_2z | celloutsig_1_4z) & celloutsig_1_1z[9]);
  assign celloutsig_0_9z = ~((celloutsig_0_6z | in_data[46]) & in_data[70]);
  assign celloutsig_1_0z = ~((in_data[162] | in_data[130]) & (in_data[136] | in_data[176]));
  assign celloutsig_0_15z = celloutsig_0_10z[0] | ~(celloutsig_0_1z[5]);
  assign celloutsig_0_25z = celloutsig_0_14z | ~(celloutsig_0_15z);
  assign celloutsig_0_24z = celloutsig_0_23z | celloutsig_0_5z[1];
  reg [2:0] _18_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _18_ <= 3'h0;
    else _18_ <= { in_data[144:143], celloutsig_1_5z };
  assign { _02_[2], _00_, _02_[0] } = _18_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 6'h00;
    else _03_ <= { in_data[131], celloutsig_1_6z, celloutsig_1_4z, _02_[2], _00_, _02_[0] };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 17'h00000;
    else _04_ <= { _03_[5:2], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_5z };
  reg [6:0] _21_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _21_ <= 7'h00;
    else _21_ <= celloutsig_0_22z[6:0];
  assign { _05_[6:5], _01_, _05_[3:0] } = _21_;
  assign celloutsig_1_2z = celloutsig_1_0z === celloutsig_1_1z[2];
  assign celloutsig_1_3z = { celloutsig_1_1z[13:9], celloutsig_1_0z } === celloutsig_1_1z[6:1];
  assign celloutsig_1_13z = celloutsig_1_1z[1:0] === { celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_19z = _04_[9:4] === celloutsig_1_18z;
  assign celloutsig_0_13z = { celloutsig_0_10z[5:1], celloutsig_0_3z } === celloutsig_0_11z;
  assign celloutsig_0_23z = { celloutsig_0_4z[2:0], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_11z } >= { celloutsig_0_21z[10:8], celloutsig_0_21z[8], celloutsig_0_21z[6], celloutsig_0_21z[18:14], celloutsig_0_21z[0] };
  assign celloutsig_1_4z = { in_data[130:125], celloutsig_1_3z } && { in_data[114:110], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_12z = celloutsig_0_10z[5:0] && { celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_1_11z = ! in_data[185:149];
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_4z } % { 1'h1, celloutsig_0_1z[4:0] };
  assign celloutsig_0_26z = { celloutsig_0_6z, celloutsig_0_5z } % { 1'h1, celloutsig_0_17z[2:0] };
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z } * in_data[12:10];
  assign celloutsig_1_1z = { in_data[152:141], celloutsig_1_0z, celloutsig_1_0z } * in_data[132:119];
  assign celloutsig_1_15z = { celloutsig_1_1z[0], celloutsig_1_6z, celloutsig_1_10z } * { _02_[0], celloutsig_1_13z, celloutsig_1_11z };
  assign celloutsig_1_18z = { celloutsig_1_1z[10:8], celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_12z } * { in_data[185], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_4z = ~ celloutsig_0_1z[4:0];
  assign celloutsig_0_10z = ~ { celloutsig_0_4z[3:1], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_1z = ~ in_data[55:45];
  assign celloutsig_0_17z = ~ { celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_0_6z = & { celloutsig_0_3z, celloutsig_0_1z[7:1] };
  assign celloutsig_0_8z = & { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_1z[7:1], in_data[54:49] };
  assign celloutsig_1_12z = celloutsig_1_2z & celloutsig_1_13z;
  assign celloutsig_0_7z = celloutsig_0_6z & celloutsig_0_5z[2];
  assign celloutsig_0_16z = celloutsig_0_10z[1] & celloutsig_0_7z;
  assign celloutsig_0_0z = ~^ in_data[95:78];
  assign celloutsig_1_6z = ~^ { in_data[190:188], celloutsig_1_2z };
  assign celloutsig_0_18z = ~^ { celloutsig_0_1z[7:6], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_1z };
  assign celloutsig_0_36z = { celloutsig_0_21z[19:13], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_24z } - { celloutsig_0_4z[2:0], celloutsig_0_17z, celloutsig_0_16z, _05_[6:5], _01_, _05_[3:0], celloutsig_0_35z, celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_37z = { celloutsig_0_26z, celloutsig_0_26z } - { celloutsig_0_1z[9:4], celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_49z = celloutsig_0_37z[7:1] - { celloutsig_0_36z[6], celloutsig_0_28z };
  assign celloutsig_0_22z = { celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_18z } - { in_data[34:28], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_28z = { celloutsig_0_22z[7:4], celloutsig_0_0z, celloutsig_0_14z } - { celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_19z };
  assign celloutsig_0_2z = ~((in_data[36] & in_data[33]) | (celloutsig_0_1z[6] & celloutsig_0_1z[9]));
  assign celloutsig_0_19z = ~((celloutsig_0_15z & celloutsig_0_11z[1]) | (celloutsig_0_5z[1] & in_data[66]));
  assign { celloutsig_0_21z[13:8], celloutsig_0_21z[6], celloutsig_0_21z[19:14], celloutsig_0_21z[0] } = ~ { celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z };
  assign { out_data[15:9], out_data[5], out_data[6], out_data[21:16], out_data[4], out_data[8:7] } = ~ { celloutsig_0_35z, celloutsig_0_28z, celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_22z[4:3], celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_7z };
  assign _02_[1] = _00_;
  assign _05_[4] = _01_;
  assign { celloutsig_0_21z[7], celloutsig_0_21z[5:1] } = { celloutsig_0_21z[8], celloutsig_0_21z[18:14] };
  assign { out_data[133:128], out_data[96], out_data[38:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, out_data[19:16] };
endmodule
