// Seed: 994198367
module module_0 #(
    parameter id_2 = 32'd63
) (
    id_1
);
  output wand id_1;
  parameter id_2 = -1;
  assign id_1 = id_2;
  assign id_1 = -1;
  bit id_3;
  logic [-1 : id_2] id_4;
  always id_3 = id_2;
  assign id_3 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_5;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input wire id_3,
    input uwire id_4
);
  assign module_3.id_0 = 0;
endmodule
module module_3 (
    output tri1 id_0,
    input wand id_1,
    input wire id_2,
    input supply0 id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri id_6,
    input wand id_7,
    output supply0 id_8
);
  assign id_8#(
      .id_1(1),
      .id_2(1'b0),
      .id_7(-1),
      .id_3(-1'd0),
      .id_7(1)
  ) = 1;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3,
      id_5
  );
endmodule
