{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732921014633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732921014634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 19:56:54 2024 " "Processing started: Fri Nov 29 19:56:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732921014634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732921014634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fin -c fin " "Command: quartus_sta fin -c fin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732921014634 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1732921014825 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732921015158 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1732921015158 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1732921015241 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1732921015241 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fin.sdc " "Synopsys Design Constraints File file not found: 'fin.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1732921015694 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1732921015694 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50M clk50M " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50M clk50M" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1732921015699 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1732921015699 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1250 -duty_cycle 75.00 -name \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1250 -duty_cycle 75.00 -name \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1732921015699 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst26\|inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1000 -duty_cycle 50.00 -name \{inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst26\|inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1000 -duty_cycle 50.00 -name \{inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1732921015699 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst26\|inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 100000 -multiply_by 3 -duty_cycle 50.00 -name \{inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst26\|inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 100000 -multiply_by 3 -duty_cycle 50.00 -name \{inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1732921015699 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst23\|inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst23\|inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1732921015699 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1732921015699 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1732921015700 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1732921015701 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1732921015945 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1732921015947 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1000.000 found on PLL node: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1000.000 found on PLL node: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1732921015948 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1732921015948 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1732921015949 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1732921015966 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1732921016015 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1732921016024 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1732921016026 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1732921016026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.340 " "Worst-case setup slack is -5.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.340       -82.985 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.340       -82.985 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.470       -35.930 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.470       -35.930 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.304        -4.893 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.304        -4.893 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  995.714         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  995.714         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732921016029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.579 " "Worst-case hold slack is -1.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.579        -6.069 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.579        -6.069 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.358         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.358         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.533         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.533         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732921016045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.610 " "Worst-case recovery slack is -4.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.610       -72.307 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.610       -72.307 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  997.660         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  997.660         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  997.944         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  997.944         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732921016067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.594 " "Worst-case removal slack is 0.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.594         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.594         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.820         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.820         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.290         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.290         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732921016095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.827 " "Worst-case minimum pulse width slack is 9.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.827         0.000 clk50M  " "    9.827         0.000 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.747         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.747         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.753         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.753         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "333333.081         0.000 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "333333.081         0.000 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "499999.750         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "499999.750         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921016102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732921016102 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1732921016511 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1732921016545 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1732921016597 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1732921017374 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017510 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1000.000 found on PLL node: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1000.000 found on PLL node: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017510 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017510 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1732921017539 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1732921017542 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1732921017542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.740 " "Worst-case setup slack is -4.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.740       -73.657 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.740       -73.657 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.099       -31.942 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.099       -31.942 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.225        -4.567 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.225        -4.567 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  996.098         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  996.098         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732921017552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.367 " "Worst-case hold slack is -1.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.367        -5.260 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.367        -5.260 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.312         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.312         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.479         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732921017568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.097 " "Worst-case recovery slack is -4.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.097       -64.274 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.097       -64.274 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  997.896         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  997.896         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  998.141         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  998.141         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732921017583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.558 " "Worst-case removal slack is 0.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.558         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.655         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.655         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.998         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.998         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732921017600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.817 " "Worst-case minimum pulse width slack is 9.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.817         0.000 clk50M  " "    9.817         0.000 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.743         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.743         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.745         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.745         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "333333.077         0.000 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "333333.077         0.000 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "499999.745         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "499999.745         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921017719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732921017719 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1732921018183 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1732921018210 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018493 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1000.000 found on PLL node: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1000.000 found on PLL node: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018493 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018493 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1732921018496 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1732921018497 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1732921018497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.166 " "Worst-case setup slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166       -49.294 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.166       -49.294 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.074       -21.582 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.074       -21.582 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.745        -2.903 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.745        -2.903 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  997.623         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  997.623         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732921018511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.091 " "Worst-case hold slack is -1.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.091        -4.234 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.091        -4.234 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.187         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.285         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732921018531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.750 " "Worst-case recovery slack is -2.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.750       -43.198 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.750       -43.198 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  998.580         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  998.580         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  998.747         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  998.747         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732921018551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.182 " "Worst-case removal slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.182         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.028         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.028         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.230         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.230         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732921018573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.587 " "Worst-case minimum pulse width slack is 9.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.587         0.000 clk50M  " "    9.587         0.000 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.782         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.782         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.783         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.783         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "333333.115         0.000 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "333333.115         0.000 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "499999.783         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "499999.783         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732921018592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732921018592 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1732921019248 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1732921019981 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1732921019982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732921020394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 19:57:00 2024 " "Processing ended: Fri Nov 29 19:57:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732921020394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732921020394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732921020394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732921020394 ""}
