`timescale 1 ps/1 ps
module counter_vlg_tst;

reg sys_clk;
reg sys_rst_n;
wire out;

counter c1(
	.sys_clk(sys_clk),
	.sys_rst_n(sys_rst_n),
	.out(out)
);

initial 
begin
	sys_clk = 0;
	sys_rst_n = 1;
	#10 sys_rst_n = 0;
	#10 sys_rst_n = 1;
end

always #20 sys_clk = ~sys_clk;

endmodule