$date
	Fri Jun  6 03:06:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fourToOne_mux_tb $end
$var wire 8 ! tb_out [7:0] $end
$var parameter 32 " NUM_TESTS $end
$var reg 8 # ref_out [7:0] $end
$var reg 8 $ tb_D0 [7:0] $end
$var reg 8 % tb_D1 [7:0] $end
$var reg 8 & tb_D2 [7:0] $end
$var reg 8 ' tb_D3 [7:0] $end
$var reg 2 ( tb_sel [1:0] $end
$var reg 1 ) done_flag $end
$var reg 1 * fatal_on_error $end
$scope module mux $end
$var wire 8 + D0 [7:0] $end
$var wire 8 , D1 [7:0] $end
$var wire 8 - D2 [7:0] $end
$var wire 8 . D3 [7:0] $end
$var wire 2 / sel [1:0] $end
$var reg 8 0 out [7:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 1 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 "
$end
#0
$dumpvars
b0 1
b0 0
bx /
b11011101 .
b11001100 -
b10111011 ,
b10101010 +
0*
0)
bx (
b11011101 '
b11001100 &
b10111011 %
b10101010 $
bx #
b0 !
$end
#1000
b10101010 !
b10101010 0
b0 (
b0 /
#2000
b10111011 !
b10111011 0
b1 (
b1 /
b1 1
b10101010 #
#3000
b11001100 !
b11001100 0
b10 (
b10 /
b10 1
b10111011 #
#4000
b11011101 !
b11011101 0
b11 (
b11 /
b11 1
b11001100 #
#5000
1)
b100 1
b11011101 #
