/*
 * Copyright (c) 2025 Pete Johanson
 * Copyright (c) 2025 Silicon Laboratories Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;
#include <silabs/xg24/efr32mg24b220f1536im48.dtsi>
#include <zephyr/dt-bindings/pwm/pwm.h>
#include <zephyr/dt-bindings/adc/silabs-adc.h>
#include "xiao_mg24-pinctrl.dtsi"
#include "seeed_xiao_connector.dtsi"

/ {
	model = "Seeed XIAO MG24";
	compatible = "seeed,xiao_mg24", "silabs,efr32mg24";

	chosen {
		zephyr,bt-hci = &bt_hci_silabs;
		zephyr,code-partition = &slot0_partition;
		zephyr,console = &usart0;
		zephyr,flash = &flash0;
		zephyr,shell-uart = &usart0;
		zephyr,sram = &sram0;
		zephyr,uart-pipe = &usart0;
	};

	/* These aliases are provided for compatibility with samples */
	aliases {
		led0 = &led0;
		pwm-led0 = &pwm_led0;
		watchdog0 = &wdog0;
		adc0 = &adc0;
	};

	leds {
		compatible = "gpio-leds";

		led0: led_0 {
			gpios = <&gpioa 7 GPIO_ACTIVE_LOW>;
			label = "LED 0";
		};
	};

	pwmleds {
		compatible = "pwm-leds";

		pwm_led0: pwm_led_0 {
			pwms = <&timer0_pwm 0 PWM_MSEC(20) PWM_POLARITY_INVERTED>;
			label = "PWM LED 0";
		};
	};

	zephyr,user {
		io-channels = <&adc0 0>,
			      <&adc0 1>,
			      <&adc0 2>,
			      <&adc0 3>,
			      <&adc0 4>,
			      <&adc0 5>,
			      <&adc0 6>;
	};
};

&timer0 {
	status = "okay";

	timer0_pwm: pwm {
		pinctrl-0 = <&timer0_default>;
		pinctrl-names = "default";
		status = "okay";
	};
};

&cpu0 {
	clock-frequency = <78000000>;
};

&hfxo {
	ctune = <95>;
	precision = <50>;
	status = "okay";
};

&lfxo {
	ctune = <44>;
	precision = <50>;
	status = "okay";
};

&hfrcodpll {
	clock-frequency = <DT_FREQ_M(78)>;
	clocks = <&hfxo>;
	dpll-autorecover;
	dpll-edge = "fall";
	dpll-lock = "phase";
	dpll-m = <1919>;
	dpll-n = <3839>;
};

&em23grpaclk {
	clocks = <&lfxo>;
};

&em4grpaclk {
	clocks = <&lfxo>;
};

&sysrtcclk {
	clocks = <&lfxo>;
};

&wdog0clk {
	clocks = <&lfxo>;
};

&wdog1clk {
	clocks = <&lfxo>;
};

&usart0 {
	current-speed = <115200>;
	pinctrl-0 = <&usart0_default>;
	pinctrl-names = "default";
	status = "okay";
};

&eusart0 {
	compatible = "silabs,eusart-spi";
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <4000000>;
	cs-gpios = <&gpioc 7 GPIO_ACTIVE_LOW>;
	pinctrl-0 = <&eusart0_default>;
	pinctrl-names = "default";
};

&eusart1 {
	compatible = "silabs,eusart-uart";
	current-speed = <115200>;
	pinctrl-0 = <&eusart1_default>;
	pinctrl-names = "default";
};

&i2c0 {
	pinctrl-0 = <&i2c0_default>;
	pinctrl-names = "default";
};

&gpio {
	status = "okay";
};

&gpioa {
	status = "okay";
};

&gpiob {
	status = "okay";

	rf_sw: rf_sw {
		gpio-hog;
		gpios = <4 GPIO_ACTIVE_HIGH>;
		output-low;
	};

	rf_sw_enable: rf_sw_enable {
		gpio-hog;
		gpios = <5 GPIO_ACTIVE_HIGH>;
		output-high;
	};
};

&gpioc {
	status = "okay";
};

&gpiod {
	status = "okay";
};

&wdog0 {
	status = "okay";
};

&sysrtc0 {
	status = "okay";
};

&se {
	status = "okay";
};

&adc0 {
	pinctrl-0 = <&iadc0_default>;
	pinctrl-names = "default";
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";

	/* A0 - PC0 */
	channel@0 {
		reg = <0>;
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,gain = "ADC_GAIN_1";
		zephyr,input-positive = <IADC_INPUT_PC0>;
		zephyr,reference = "ADC_REF_VDD_1";
		zephyr,resolution = <12>;
		zephyr,vref-mv = <3300>;
	};

	/* A1 - PC1 */
	channel@1 {
		reg = <1>;
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,gain = "ADC_GAIN_1";
		zephyr,input-positive = <IADC_INPUT_PC1>;
		zephyr,reference = "ADC_REF_VDD_1";
		zephyr,resolution = <12>;
		zephyr,vref-mv = <3300>;
	};

	/* A2 - PC2 */
	channel@2 {
		reg = <2>;
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,gain = "ADC_GAIN_1";
		zephyr,input-positive = <IADC_INPUT_PC2>;
		zephyr,reference = "ADC_REF_VDD_1";
		zephyr,resolution = <12>;
		zephyr,vref-mv = <3300>;
	};

	/* A3 - PC3 */
	channel@3 {
		reg = <3>;
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,gain = "ADC_GAIN_1";
		zephyr,input-positive = <IADC_INPUT_PC3>;
		zephyr,reference = "ADC_REF_VDD_1";
		zephyr,resolution = <12>;
		zephyr,vref-mv = <3300>;
	};

	/* A4 - PC4 */
	channel@4 {
		reg = <4>;
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,gain = "ADC_GAIN_1";
		zephyr,input-positive = <IADC_INPUT_PC4>;
		zephyr,reference = "ADC_REF_VDD_1";
		zephyr,resolution = <12>;
		zephyr,vref-mv = <3300>;
	};

	/* A5 - PC5 */
	channel@5 {
		reg = <5>;
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,gain = "ADC_GAIN_1";
		zephyr,input-positive = <IADC_INPUT_PC5>;
		zephyr,reference = "ADC_REF_VDD_1";
		zephyr,resolution = <12>;
		zephyr,vref-mv = <3300>;
	};

	/* A6 - PC6 */
	channel@6 {
		reg = <6>;
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,gain = "ADC_GAIN_1";
		zephyr,input-positive = <IADC_INPUT_PC6>;
		zephyr,reference = "ADC_REF_VDD_1";
		zephyr,resolution = <12>;
		zephyr,vref-mv = <3300>;
	};
};

&flash0 {
	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		/* Reserve 48 kB for the bootloader */
		boot_partition: partition@0 {
			reg = <0x0 DT_SIZE_K(48)>;
			label = "mcuboot";
			read-only;
		};

		/* Reserve 736 kB for the application in slot 0 */
		slot0_partition: partition@c000 {
			reg = <0x0000c000 0x000b8000>;
			label = "image-0";
		};

		/* Reserve 736 kB for the application in slot 1 */
		slot1_partition: partition@c4000 {
			reg = <0x000c4000 0x000b8000>;
			label = "image-1";
		};

		/* Set 16 kB of storage at the end of the 1536 kB of flash */
		storage_partition: partition@17c000 {
			reg = <0x0017c000 DT_SIZE_K(16)>;
			label = "storage";
		};
	};
};

&bt_hci_silabs {
	status = "okay";
};
