// Seed: 3769288745
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input supply1 id_2,
    output supply1 id_3,
    input tri0 id_4,
    output tri id_5,
    input tri1 id_6,
    input wand id_7
);
  assign id_5 = id_2;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    input supply1 id_2,
    output logic id_3,
    input wire id_4,
    input wire id_5,
    input wand id_6,
    input wire id_7 id_20,
    input supply0 id_8,
    input tri1 id_9,
    output uwire id_10,
    input wor id_11,
    output tri1 id_12,
    input uwire id_13,
    input tri id_14,
    input wire id_15,
    input wor id_16,
    input tri1 id_17,
    input tri1 id_18
);
  assign id_1  = (-1);
  assign id_20 = id_20;
  assign id_1  = 1'b0;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_20,
      id_1,
      id_6,
      id_20,
      id_6,
      id_9
  );
  wire id_21;
  always
    if ((1) - 1) id_3 = (1);
    else id_3 = id_9;
endmodule
