-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_8_4_5_3_0_config14_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of myproject_dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_8_4_5_3_0_config14_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";

attribute shreg_extract : string;
    signal p_read25_reg_181 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln813_fu_114_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_reg_187 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_16_fu_120_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_16_reg_193 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1270_fu_58_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_shl_fu_62_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1270_fu_58_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl_fu_62_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1270_fu_70_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln70_fu_86_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln_fu_90_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln_fu_90_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln70_fu_86_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_fu_98_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln_fu_76_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln818_s_fu_104_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1273_4_fu_133_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln1273_s_fu_126_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1273_fu_140_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_11_fu_144_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln813_17_fu_160_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_return_2_int_reg : STD_LOGIC_VECTOR (7 downto 0);


begin




    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then
                add_ln813_16_reg_193 <= add_ln813_16_fu_120_p2;
                add_ln813_reg_187 <= add_ln813_fu_114_p2;
                p_read25_reg_181 <= p_read2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= r_V_11_fu_144_p2(10 downto 3);
                ap_return_1_int_reg <= add_ln813_17_fu_160_p2;
                ap_return_2_int_reg <= add_ln813_reg_187;
            end if;
        end if;
    end process;
    add_ln813_16_fu_120_p2 <= std_logic_vector(unsigned(trunc_ln818_s_fu_104_p4) + unsigned(p_read2));
    add_ln813_17_fu_160_p2 <= std_logic_vector(unsigned(add_ln813_16_reg_193) + unsigned(add_ln813_reg_187));
    add_ln813_fu_114_p2 <= std_logic_vector(unsigned(trunc_ln_fu_76_p4) + unsigned(ap_const_lv8_2));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(r_V_11_fu_144_p2, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= r_V_11_fu_144_p2(10 downto 3);
        else 
            ap_return_0 <= "XXXXXXXX";
        end if; 
    end process;


    ap_return_1_assign_proc : process(add_ln813_17_fu_160_p2, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= add_ln813_17_fu_160_p2;
        else 
            ap_return_1 <= "XXXXXXXX";
        end if; 
    end process;


    ap_return_2_assign_proc : process(add_ln813_reg_187, ap_ce_reg, ap_return_2_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_2 <= ap_return_2_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_2 <= add_ln813_reg_187;
        else 
            ap_return_2 <= "XXXXXXXX";
        end if; 
    end process;

    p_shl_fu_62_p1 <= p_read;
    p_shl_fu_62_p3 <= (p_shl_fu_62_p1 & ap_const_lv3_0);
    r_V_11_fu_144_p2 <= std_logic_vector(unsigned(shl_ln1273_s_fu_126_p3) + unsigned(sext_ln1273_fu_140_p1));
    r_V_fu_98_p2 <= std_logic_vector(unsigned(shl_ln_fu_90_p3) + unsigned(sext_ln70_fu_86_p1));
    sext_ln1270_fu_58_p0 <= p_read;
        sext_ln1270_fu_58_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1270_fu_58_p0),11));

        sext_ln1273_fu_140_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1273_4_fu_133_p3),11));

    sext_ln70_fu_86_p0 <= p_read1;
        sext_ln70_fu_86_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln70_fu_86_p0),11));

    shl_ln1273_4_fu_133_p3 <= (p_read25_reg_181 & ap_const_lv1_0);
    shl_ln1273_s_fu_126_p3 <= (p_read25_reg_181 & ap_const_lv3_0);
    shl_ln_fu_90_p1 <= p_read1;
    shl_ln_fu_90_p3 <= (shl_ln_fu_90_p1 & ap_const_lv3_0);
    sub_ln1270_fu_70_p2 <= std_logic_vector(signed(sext_ln1270_fu_58_p1) - signed(p_shl_fu_62_p3));
    trunc_ln818_s_fu_104_p4 <= r_V_fu_98_p2(10 downto 3);
    trunc_ln_fu_76_p4 <= sub_ln1270_fu_70_p2(10 downto 3);
end behav;
