
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000639                       # Number of seconds simulated (Second)
simTicks                                    639163250                       # Number of ticks simulated (Tick)
finalTick                                   639163250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     30.42                       # Real time elapsed on the host (Second)
hostTickRate                                 21010821                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     804672                       # Number of bytes of host memory used (Byte)
simInsts                                      3730506                       # Number of instructions simulated (Count)
simOps                                        7276884                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   122630                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     239207                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           250                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          2556654                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.685337                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.459136                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         7958565                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       66                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        7805043                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2810                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               681741                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            876093                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  30                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             2297011                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.397913                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.451513                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    507777     22.11%     22.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    117246      5.10%     27.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    214957      9.36%     36.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    300978     13.10%     49.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    292096     12.72%     62.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    337883     14.71%     77.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    261052     11.36%     88.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    189338      8.24%     96.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     75684      3.29%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               2297011                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  111296     91.47%     91.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     91.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     91.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     91.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     91.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     91.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     91.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     91.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     91.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     91.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     91.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                    626      0.51%     91.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     91.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                   4535      3.73%     95.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      8      0.01%     95.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    462      0.38%     96.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                   158      0.13%     96.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     96.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     96.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     96.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   15      0.01%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     96.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    962      0.79%     97.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  2489      2.05%     99.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               862      0.71%     99.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              267      0.22%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16Cvt                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16DotProd              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16MatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16MultAcc              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Bf16Cvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.issuedInstType_0::No_OpClass        125513      1.61%      1.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntAlu           6232586     79.85%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntMult            59599      0.76%     82.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntDiv              1808      0.02%     82.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatAdd           11443      0.15%     82.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatCmp               0      0.00%     82.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatCvt               0      0.00%     82.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMult              0      0.00%     82.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMultAcc            0      0.00%     82.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatDiv               0      0.00%     82.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMisc              0      0.00%     82.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatSqrt              0      0.00%     82.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAdd             2688      0.03%     82.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAddAcc             0      0.00%     82.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAlu            70141      0.90%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdCmp              215      0.00%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdCvt            44811      0.57%     83.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMisc           90766      1.16%     85.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMult               0      0.00%     85.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMultAcc            0      0.00%     85.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMatMultAcc            0      0.00%     85.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShift            640      0.01%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShiftAcc            0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdDiv                0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSqrt               0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAdd            0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAlu            0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCmp            0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCvt            0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatDiv            0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMisc            0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMult            0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMultAcc            0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMatMultAcc            0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatSqrt            0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAdd            0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAlu            0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceCmp            0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAes                0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAesMix             0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash            0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash2            0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash            0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash2            0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma2            0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma3            0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdPredAlu            0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::Matrix                 0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MatrixMov              0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MatrixOP               0      0.00%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MemRead           669008      8.57%     93.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MemWrite          428367      5.49%     99.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMemRead        47740      0.61%     99.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMemWrite        19718      0.25%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IprAccess              0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdExt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdConfig             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Cvt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16DotProd            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MatMultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::Bf16Cvt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::total            7805043                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.052835                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              121680                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.015590                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 17388509                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8311577                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         7419677                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    643078                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   328887                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           314578                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     7476243                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       324967                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                        1049964                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                   6289099                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         2.46                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       5.99                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.41                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                     46119                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            1112                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          259643                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         733278                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        460022                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         6595                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         3016                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.bac.fetchTargets                         0                       # Number of fetch targets created  (Count)
system.cpu.bac.branches                        978123                       # Number of branches that BAC encountered (Count)
system.cpu.bac.predTakenBranches               506061                       # Number of branches that BAC predicted taken. (Count)
system.cpu.bac.branchesNotLastuOp                   0                       # Number of branches that fetch encountered which are not the last uOp within a macrooperation. Jump to itself. (Count)
system.cpu.bac.branchMisspredict                17899                       # Number of mispredicted branches (Count)
system.cpu.bac.noBranchMisspredict               2753                       # Number of non-branch instructions mispredicted (Count)
system.cpu.bac.squashBranchDecode                 682                       # Number of branches squashed from decode (Count)
system.cpu.bac.squashBranchCommit               17217                       # Number of branches squashed from commit (Count)
system.cpu.bac.preDecUpdate::NoBranch               0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::Return                 0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::CallDirect             0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::CallIndirect            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::DirectCond             0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::DirectUncond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::IndirectCond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::IndirectUncond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::total                  0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.noHistByType::NoBranch               0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::Return                 0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::CallDirect             0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::CallIndirect            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::DirectCond             0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::DirectUncond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::IndirectCond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::IndirectUncond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::total                  0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.typeMissmatch                        0                       # Number branches where the branch type miss match (Count)
system.cpu.bac.multiBranchInst                      0                       # Number branches because its not the last branch. (Count)
system.cpu.bac.ftSizeDist::samples                  0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::mean                   nan                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::stdev                  nan                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::underflows               0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::0-3                      0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::4-7                      0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::8-11                     0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::12-15                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::16-19                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::20-23                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::24-27                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::28-31                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::32                       0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::overflows                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::min_value                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::max_value                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::total                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftNumber::samples                    0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::mean                     nan                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::stdev                    nan                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::underflows                 0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::0                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::1                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::2                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::3                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::4                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::overflows                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::min_value                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::max_value                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::total                      0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.branchPred.lookups_0::NoBranch         1569      0.16%      0.16% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         62771      6.42%      6.58% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect        59790      6.11%     12.69% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          168      0.02%     12.71% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       739938     75.65%     88.36% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        71732      7.33%     95.69% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     95.69% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        42155      4.31%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         978123                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1519      1.15%      1.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         6483      4.89%      6.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         3603      2.72%      8.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           62      0.05%      8.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       102400     77.25%     86.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        17628     13.30%     99.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          861      0.65%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        132556                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          133      0.74%      0.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            4      0.02%      0.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          366      2.04%      2.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          106      0.59%      3.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        16766     93.67%     97.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          288      1.61%     98.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          236      1.32%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        17899                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect          366     53.67%     53.67% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0      0.00%     53.67% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond           28      4.11%     57.77% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond          288     42.23%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total          682                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           50      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        56288      6.66%      6.66% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect        56187      6.64%     13.31% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          106      0.01%     13.32% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       637537     75.40%     88.72% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        54104      6.40%     95.12% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     95.12% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        41294      4.88%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       845566                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           50      0.34%      0.34% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.34% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          212      1.43%      1.77% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          102      0.69%      2.45% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        14100     95.00%     97.45% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          164      1.10%     98.56% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.56% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          214      1.44%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        14842                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch           50      0.37%      0.37% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.37% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.37% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.37% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond        13362     99.63%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total        13412                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          212     14.83%     14.83% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect          102      7.13%     21.96% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond          738     51.61%     73.57% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          164     11.47%     85.03% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     85.03% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond          214     14.97%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total         1430                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       472062     48.26%     48.26% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       402138     41.11%     89.38% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        62771      6.42%     95.79% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        41152      4.21%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       978123                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        11711     66.79%     66.79% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         5801     33.08%     99.87% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            4      0.02%     99.90% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           18      0.10%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        17534                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            739938                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       275836                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             14842                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            954                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups               978123                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                11714                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  564476                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.577101                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1546                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           42323                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              41152                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1171                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1569      0.16%      0.16% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        62771      6.42%      6.58% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect        59790      6.11%     12.69% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          168      0.02%     12.71% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       739938     75.65%     88.36% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        71732      7.33%     95.69% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     95.69% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        42155      4.31%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       978123                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          240      0.06%      0.06% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        62771     15.18%     15.23% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          525      0.13%     15.36% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          168      0.04%     15.40% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       303280     73.32%     88.72% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         4508      1.09%     89.81% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     89.81% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        42155     10.19%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        413647                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch          133      1.14%      1.14% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      1.14% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          366      3.12%      4.26% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      4.26% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        10927     93.28%     97.54% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          288      2.46%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        11714                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch          133      1.14%      1.14% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      1.14% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          366      3.12%      4.26% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      4.26% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        10927     93.28%     97.54% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          288      2.46%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        11714                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    639163250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        42323                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        41152                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1171                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          342                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        42665                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                66441                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                  66436                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              10148                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  56288                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               56288                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          668771                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              36                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             17677                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      2196363                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.313152                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.076205                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          583023     26.54%     26.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          232648     10.59%     37.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          252937     11.52%     48.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          365612     16.65%     65.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           74802      3.41%     68.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           65075      2.96%     71.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           63906      2.91%     74.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           33373      1.52%     76.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          524987     23.90%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      2196363                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          24                       # Number of memory barriers committed (Count)
system.cpu.commit.committedInstType_0::No_OpClass       122945      1.69%      1.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      5796709     79.66%     81.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        58903      0.81%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1668      0.02%     82.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        10685      0.15%     82.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         2552      0.04%     82.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        69227      0.95%     83.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          204      0.00%     83.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        44336      0.61%     83.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        90545      1.24%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          305      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       611082      8.40%     93.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       404456      5.56%     99.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        43987      0.60%     99.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        19280      0.26%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      7276884                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        524987                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              3730506                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                7276884                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        3730506                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          7276884                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.numUserInsts          3730506                       # Numbrer of instructions committed in user mode (Count)
system.cpu.commitStats0.numUserOps            7276884                       # Number of ops committed in user mode (Count)
system.cpu.commitStats0.ratioUserInsts              1                       # Ratio of instructions committed in user mode (Ratio)
system.cpu.commitStats0.ratioUserOps                1                       # Ratio of ops committed in user mode (Ratio)
system.cpu.commitStats0.cpi                  0.685337                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.459136                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            1078805                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             310853                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           6927397                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           655069                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          423736                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       122945      1.69%      1.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      5796709     79.66%     81.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        58903      0.81%     82.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         1668      0.02%     82.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        10685      0.15%     82.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     82.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     82.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     82.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     82.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     82.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     82.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     82.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         2552      0.04%     82.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     82.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        69227      0.95%     83.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          204      0.00%     83.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        44336      0.61%     83.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        90545      1.24%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          305      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     85.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       611082      8.40%     93.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       404456      5.56%     99.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        43987      0.60%     99.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        19280      0.26%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      7276884                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       845566                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       747828                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        97688                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       637537                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       207979                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        56293                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        56288                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.functionCalls           56293                       # Number of function calls committed (Count)
system.cpu.commitStats0.numCallsReturns        112581                       # Number of function calls and returns committed (Count)
system.cpu.dcache.demandHits::cpu.data        1043066                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1043066                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1043066                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1043066                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         6874                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            6874                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         6874                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           6874                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    257288999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    257288999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    257288999                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    257288999                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1049940                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1049940                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1049940                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1049940                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.006547                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.006547                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.006547                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.006547                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 37429.298662                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 37429.298662                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 37429.298662                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 37429.298662                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         4108                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          422                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           59                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      69.627119                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          211                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         1468                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              1468                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         3935                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          3935                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         3935                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         3935                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         2939                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         2939                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         2939                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         2939                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    112248499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    112248499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    112248499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    112248499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002799                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002799                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002799                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002799                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 38192.752297                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 38192.752297                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 38192.752297                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 38192.752297                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   2428                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data            9                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total            9                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data        82250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total        82250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 27416.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 27416.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       184500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       184500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.250000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.250000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data        61500                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total        61500                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           12                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           12                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       620081                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          620081                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         6134                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          6134                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    229707000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    229707000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       626215                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       626215                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.009795                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.009795                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 37448.157809                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 37448.157809                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         3933                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         3933                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         2201                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         2201                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     85125750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     85125750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.003515                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.003515                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 38675.942753                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 38675.942753                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       422985                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         422985                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          740                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          740                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     27581999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     27581999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       423725                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       423725                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001746                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001746                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 37272.971622                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 37272.971622                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            2                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            2                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          738                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          738                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     27122749                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     27122749                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001742                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001742                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 36751.692412                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 36751.692412                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    639163250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           488.284816                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1046029                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               2940                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             355.792177                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              151750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   488.284816                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.953681                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.953681                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          204                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          154                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          154                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            8402652                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           8402652                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    639163250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.status::Running             1247635     54.32%     54.32% # Number of cycles decode is running (Cycle)
system.cpu.decode.status::Idle                 665051     28.95%     83.27% # Number of cycles decode is idle (Cycle)
system.cpu.decode.status::Squashing             19970      0.87%     84.14% # Number of cycles decode is squashing (Cycle)
system.cpu.decode.status::Blocked              327455     14.26%     98.39% # Number of cycles decode is blocking (Cycle)
system.cpu.decode.status::Unblocking            36900      1.61%    100.00% # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.branchResolved               399174                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   700                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8186093                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3546                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts             7758924                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           892369                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          705951                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         444226                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.034796                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        4325560                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       2441748                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpAluAccesses       317485                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads         529657                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        268969                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses      7401740                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads       8846711                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      5386899                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           1150177                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      2913571                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             513537                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       1577390                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   41300                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  505                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         33969                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          122                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    590623                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  6211                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            2297011                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.609440                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.575483                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   967400     42.12%     42.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    81883      3.56%     45.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    87490      3.81%     49.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    40939      1.78%     51.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   164859      7.18%     58.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    64478      2.81%     61.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    68684      2.99%     64.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    52910      2.30%     66.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   768368     33.45%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              2297011                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.ftNumber::samples            1577390                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::mean                     0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::stdev                    0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::underflows               0      0.00%      0.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::0                  1577390    100.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::1                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::2                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::3                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::4                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::overflows                0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::min_value                0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::max_value                0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::total              1577390                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               4293745                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.679439                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             978123                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.382579                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       664375                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.ftq.inserts                              0                       # The number of FTQ insertions (Count)
system.cpu.ftq.removals                             0                       # The number of FTQ removals. Not including squashes (Count)
system.cpu.ftq.squashes                             0                       # The number of FTQ squashes (Count)
system.cpu.ftq.locks                                0                       # The number of times the FTQ got locked. (Count)
system.cpu.ftq.occupancy::samples                   0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::mean                    nan                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::stdev                   nan                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::underflows                0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::0-3                       0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::4-7                       0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::8                         0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::overflows                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::min_value                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::max_value                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::total                     0                       # Distribution of the FTQ occupation. (Count)
system.cpu.icache.demandHits::cpu.inst         588529                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            588529                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        588529                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           588529                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2093                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2093                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2093                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2093                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    149674249                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    149674249                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    149674249                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    149674249                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       590622                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        590622                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       590622                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       590622                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.003544                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.003544                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.003544                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.003544                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 71511.824654                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 71511.824654                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 71511.824654                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 71511.824654                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          743                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            8                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      92.875000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1070                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1070                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          508                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           508                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          508                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          508                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1585                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1585                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1585                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1585                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    117297249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    117297249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    117297249                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    117297249                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.002684                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.002684                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.002684                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.002684                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 74004.573502                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 74004.573502                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 74004.573502                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 74004.573502                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1070                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       588529                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          588529                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2093                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2093                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    149674249                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    149674249                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       590622                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       590622                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.003544                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.003544                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 71511.824654                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 71511.824654                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          508                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          508                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1585                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1585                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    117297249                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    117297249                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.002684                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.002684                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 74004.573502                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 74004.573502                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    639163250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           497.747938                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               590113                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1584                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             372.546086                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               76750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   497.747938                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.972164                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.972164                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          177                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          334                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            4726560                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           4726560                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    639163250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     19970                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     174426                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     5395                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                7958631                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  329                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   733278                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  460022                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    22                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       480                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     4708                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             94                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           7337                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        12707                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                20044                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  7746387                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 7734255                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   5502228                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   8848388                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.025147                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.621834                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       79272                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   78209                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   58                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  94                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  36286                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 2046                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     49                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             655069                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::mean              4.057994                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::stdev            18.365731                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::0-9                 647951     98.91%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::10-19                 3125      0.48%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::20-29                 1867      0.29%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::30-39                   23      0.00%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::40-49                    4      0.00%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::50-59                    6      0.00%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::60-69                   12      0.00%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::70-79                    4      0.00%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::80-89                    6      0.00%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::90-99                    3      0.00%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::100-109                 13      0.00%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::110-119                 11      0.00%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::120-129                 14      0.00%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::130-139                 41      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::140-149                 23      0.00%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::150-159                 43      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::160-169                 52      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::170-179                  6      0.00%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::180-189                  3      0.00%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::190-199                  7      0.00%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::200-209                  7      0.00%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::210-219                  9      0.00%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::220-229                 19      0.00%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::230-239                 15      0.00%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::240-249                 32      0.00%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::250-259                 38      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::260-269                 86      0.01%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::270-279               1188      0.18%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::280-289                 59      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::290-299                126      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::overflows              276      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::max_value             1477                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::total               655069                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.addedLoadsAndStores           1193300                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.dtb.rdAccesses                  707792                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  444227                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.exAccesses                       0                       # TLB accesses on execute (instr) requests (Count)
system.cpu.mmu.dtb.rdMisses                       333                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       103                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.exMisses                         0                       # TLB misses on execute (instr) requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    639163250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.exAccesses                  591122                       # TLB accesses on execute (instr) requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.exMisses                       659                       # TLB misses on execute (instr) requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    639163250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    639163250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.status::Running             1256918     54.72%     54.72% # Number of cycles rename is running (Cycle)
system.cpu.rename.status::Idle                 686056     29.87%     84.59% # Number of cycles rename is idle (Cycle)
system.cpu.rename.status::Squashing             19970      0.87%     85.46% # Number of cycles rename is squashing (Cycle)
system.cpu.rename.status::Blocked              249729     10.87%     96.33% # Number of cycles rename is blocking (Cycle)
system.cpu.rename.status::Unblocking            81388      3.54%     99.87% # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.status::SerializeStall         2950      0.13%    100.00% # Number of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.renamedInsts                8104647                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  4092                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  12423                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   2674                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  51161                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            13275032                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    26647571                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  9295877                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    540982                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11742589                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1532434                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      73                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  58                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    128414                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                 5032531                       # count of registers freed and written back to integer free list (Count)
system.cpu.rename.fpReturned                   265551                       # count of registers freed and written back to floating point free list (Count)
system.cpu.rob.reads                          9588223                       # The number of ROB reads (Count)
system.cpu.rob.writes                        15992382                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  3730506                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    7276884                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                1078805                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  2093                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                 3785                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty           1506                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackClean           1070                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               1198                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq                 968                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                  2                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                 2                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                 739                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp                739                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq             1585                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            2201                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         4237                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port         8312                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    12549                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       169728                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       282112                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                    451840                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              1246                       # Total snoops (Count)
system.l2bus.snoopTraffic                        2560                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples                5771                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.010224                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.100602                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                      5712     98.98%     98.98% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                        59      1.02%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                  5771                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED    639163250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy              3275250                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1188249                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy             2205500                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests            8025                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests         3499                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops                54                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops           54                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                65                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data              1529                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                 1594                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               65                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data             1529                       # number of overall hits (Count)
system.l2cache.overallHits::total                1594                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1518                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            1411                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               2929                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1518                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           1411                       # number of overall misses (Count)
system.l2cache.overallMisses::total              2929                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    115747000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    102056250                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     217803250                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    115747000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    102056250                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    217803250                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1583                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data          2940                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total             4523                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1583                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data         2940                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total            4523                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.958939                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.479932                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.647579                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.958939                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.479932                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.647579                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 76249.670619                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 72329.021970                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 74360.959372                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 76249.670619                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 72329.021970                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 74360.959372                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_wbuffers            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks              38                       # number of writebacks (Count)
system.l2cache.writebacks::total                   38                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.data           267                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total              267                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data          267                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total             267                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst         1518                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         1144                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           2662                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1518                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         1144                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher          966                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          3628                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst    108162000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data     85334250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    193496250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst    108162000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data     85334250                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher     71294999                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    264791249                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.958939                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.389116                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.588547                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.958939                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.389116                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.802122                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 71252.964427                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 74592.875874                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 72688.298272                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 71252.964427                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 74592.875874                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 73804.346791                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 72985.460033                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                       276                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks            3                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total            3                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher          966                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total          966                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher     71294999                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total     71294999                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 73804.346791                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 73804.346791                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.hits::cpu.inst           65                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total            65                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu.inst         1518                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total         1518                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.inst    115747000                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total    115747000                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.inst         1583                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total         1583                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.inst     0.958939                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.958939                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 76249.670619                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 76249.670619                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrMisses::cpu.inst         1518                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total         1518                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst    108162000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total    108162000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.958939                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.958939                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 71252.964427                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 71252.964427                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data           354                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total              354                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data          385                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total            385                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     24774000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     24774000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data          739                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total          739                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.520974                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.520974                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 64348.051948                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 64348.051948                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrHits::cpu.data          143                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrHits::total          143                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrMisses::cpu.data          242                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total          242                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     18031000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     18031000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.327470                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.327470                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 74508.264463                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 74508.264463                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.data         1175                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total         1175                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         1026                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         1026                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.data     77282250                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     77282250                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.data         2201                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         2201                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.466152                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.466152                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 75323.830409                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 75323.830409                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.data          124                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total          124                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data          902                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total          902                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     67303250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     67303250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.409814                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.409814                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 74615.576497                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 74615.576497                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data            2                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               2                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackClean.hits::writebacks         1070                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.hits::total         1070                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.accesses::writebacks         1070                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackClean.accesses::total         1070                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks         1468                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total         1468                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks         1468                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total         1468                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED    639163250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses         2662                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued               1000                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused                  5                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful                676                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.676000                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.202516                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache             32                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR               2                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate                   34                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified           1000                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage               39                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage           23                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    639163250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             2752.270417                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                    8717                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  3675                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.371973                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  71500                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    19.693471                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst  1100.253098                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   972.301469                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher   660.022380                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.004808                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.268616                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.237378                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.161138                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.671941                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022          924                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024         2475                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::1             119                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::2             805                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0             178                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1               8                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            2289                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.225586                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.604248                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                 67851                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses                67851                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    639163250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples        76.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      3034.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      2284.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples      1932.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000032000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000968676000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             3                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             3                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                10836                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                  48                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         3627                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                          38                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       7254                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                        76                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       4                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.95                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       20.02                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                   7254                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                    76                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     2138                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     2161                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      947                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      946                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                      411                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                      400                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       85                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                       77                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                       30                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                       28                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                      11                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     2316.666667                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     534.344683                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    3634.968684                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127              1     33.33%     33.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383            1     33.33%     66.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6400-6527            1     33.33%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total              3                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean              17                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.943294                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.732051                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 2     66.67%     66.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1     33.33%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total              3                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   232128                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                  2432                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               363174822.70765728                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               3804974.70716597                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      639091250                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      174376.88                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        97088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        73088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher        61824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks         1632                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 151898595.546599417925                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 114349503.041672065854                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 96726462.292692840099                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 2553338.290335059166                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         3034                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         2288                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher         1932                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks           76                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    127569500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    103246500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher     96211500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  12439402000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     42046.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     45125.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     49798.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 163676342.11                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        97088                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data        73216                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher        61824                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          232128                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        97088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        97088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks         2432                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total         2432                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1517                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          1144                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher          966                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             3627                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks           38                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total              38                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       151898596                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       114549765                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher     96726462                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          363174823                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    151898596                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      151898596                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      3804975                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           3804975                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      3804975                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      151898596                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      114549765                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher     96726462                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         366979797                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  7250                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                   51                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           630                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           530                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           520                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           462                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           448                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           404                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           452                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           430                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           418                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          460                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          418                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          374                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          408                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          382                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          374                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            11                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                182027500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               14500000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           327027500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 25107.24                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            45107.24                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 3780                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                  36                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             52.14                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            70.59                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         3485                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean    67.039311                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    65.858273                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    17.713627                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::32-63            6      0.17%      0.17% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-95         3350     96.13%     96.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::96-127            2      0.06%     96.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-159           97      2.78%     99.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::160-191            1      0.03%     99.17% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-223           19      0.55%     99.71% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::224-255            1      0.03%     99.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-287            7      0.20%     99.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::288-319            1      0.03%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-351            1      0.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         3485                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             232000                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten            1632                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               362.974561                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 2.553338                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.28                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.27                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.02                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                52.27                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    639163250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy              0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower             0                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    484196000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     36080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    118887250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    639163250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                3385                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            38                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               187                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                242                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               242                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           3385                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port         7479                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total         7479                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    7479                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       234560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       234560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   234560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               3627                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     3627    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 3627                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    639163250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             1001000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy            4533750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           3852                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          225                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
