Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Jul 11 13:12:51 2017
| Host         : DESKTOP-8A998EI running 64-bit major release  (build 9200)
| Command      : report_methodology -file gps_methodology_drc_routed.rpt -rpx gps_methodology_drc_routed.rpx
| Design       : gps
| Device       : xc7a100tfgg484-2
| Speed File   : -2
| Design State : Routed
-------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 16
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 16         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on key_in[0] relative to clock(s) clk_200M 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on key_in[1] relative to clock(s) clk_200M 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on key_in[2] relative to clock(s) clk_200M 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on key_in[3] relative to clock(s) clk_200M 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on reset_n relative to clock(s) clk_200M 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on D_SEL relative to clock(s) clk_200M 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to clock(s) clk_200M 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to clock(s) clk_200M 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to clock(s) clk_200M 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on LED[3] relative to clock(s) clk_200M 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on rx_spi_mosi relative to clock(s) clk_200M 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on sda_spi_clk relative to clock(s) clk_200M 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on sda_spi_cs_n relative to clock(s) clk_200M 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on spi_clk_d relative to clock(s) clk_200M 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on spi_cs_n_d relative to clock(s) clk_200M 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on spi_mosi_d relative to clock(s) clk_200M 
Related violations: <none>


