|DE1_SOC_golden_top
ADC_CONVST << <GND>
ADC_DIN << <GND>
ADC_DOUT => ~NO_FANOUT~
ADC_SCLK << <GND>
AUD_ADCDAT => ~NO_FANOUT~
AUD_ADCLRCK <> <UNC>
AUD_BCLK <> <UNC>
AUD_DACDAT << <GND>
AUD_DACLRCK <> <UNC>
AUD_XCK << <GND>
CLOCK2_50 => CLOCK2_50.IN1
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
CLOCK_50 => ~NO_FANOUT~
DRAM_ADDR[0] << <GND>
DRAM_ADDR[1] << <GND>
DRAM_ADDR[2] << <GND>
DRAM_ADDR[3] << <GND>
DRAM_ADDR[4] << <GND>
DRAM_ADDR[5] << <GND>
DRAM_ADDR[6] << <GND>
DRAM_ADDR[7] << <GND>
DRAM_ADDR[8] << <GND>
DRAM_ADDR[9] << <GND>
DRAM_ADDR[10] << <GND>
DRAM_ADDR[11] << <GND>
DRAM_ADDR[12] << <GND>
DRAM_BA[0] << <GND>
DRAM_BA[1] << <GND>
DRAM_CAS_N << <GND>
DRAM_CKE << <GND>
DRAM_CLK << <GND>
DRAM_CS_N << <GND>
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_LDQM << <GND>
DRAM_RAS_N << <GND>
DRAM_UDQM << <GND>
DRAM_WE_N << <GND>
FAN_CTRL << <GND>
FPGA_I2C_SCLK << <GND>
FPGA_I2C_SDAT <> <UNC>
GPIO_0[0] <> <UNC>
GPIO_0[1] <> <UNC>
GPIO_0[2] <> <UNC>
GPIO_0[3] <> <UNC>
GPIO_0[4] <> <UNC>
GPIO_0[5] <> <UNC>
GPIO_0[6] <> <UNC>
GPIO_0[7] <> <UNC>
GPIO_0[8] <> <UNC>
GPIO_0[9] <> <UNC>
GPIO_0[10] <> <UNC>
GPIO_0[11] <> <UNC>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
GPIO_0[28] <> <UNC>
GPIO_0[29] <> <UNC>
GPIO_0[30] <> <UNC>
GPIO_0[31] <> <UNC>
GPIO_0[32] <> <UNC>
GPIO_0[33] <> <UNC>
GPIO_0[34] <> <UNC>
GPIO_0[35] <> <UNC>
GPIO_1[0] <> <UNC>
GPIO_1[1] <> <UNC>
GPIO_1[2] <> <UNC>
GPIO_1[3] <> <UNC>
GPIO_1[4] <> <UNC>
GPIO_1[5] <> <UNC>
GPIO_1[6] <> <UNC>
GPIO_1[7] <> <UNC>
GPIO_1[8] <> <UNC>
GPIO_1[9] <> <UNC>
GPIO_1[10] <> <UNC>
GPIO_1[11] <> <UNC>
GPIO_1[12] <> <UNC>
GPIO_1[13] <> <UNC>
GPIO_1[14] <> <UNC>
GPIO_1[15] <> <UNC>
GPIO_1[16] <> <UNC>
GPIO_1[17] <> <UNC>
GPIO_1[18] <> <UNC>
GPIO_1[19] <> <UNC>
GPIO_1[20] <> <UNC>
GPIO_1[21] <> <UNC>
GPIO_1[22] <> <UNC>
GPIO_1[23] <> <UNC>
GPIO_1[24] <> <UNC>
GPIO_1[25] <> <UNC>
GPIO_1[26] <> <UNC>
GPIO_1[27] <> <UNC>
GPIO_1[28] <> <UNC>
GPIO_1[29] <> <UNC>
GPIO_1[30] <> <UNC>
GPIO_1[31] <> <UNC>
GPIO_1[32] <> <UNC>
GPIO_1[33] <> <UNC>
GPIO_1[34] <> <UNC>
GPIO_1[35] <> <UNC>
HEX0[0] << VGA_Subsystem:u0.digit_0_digit_0
HEX0[1] << VGA_Subsystem:u0.digit_0_digit_0
HEX0[2] << VGA_Subsystem:u0.digit_0_digit_0
HEX0[3] << VGA_Subsystem:u0.digit_0_digit_0
HEX0[4] << VGA_Subsystem:u0.digit_0_digit_0
HEX0[5] << VGA_Subsystem:u0.digit_0_digit_0
HEX0[6] << VGA_Subsystem:u0.digit_0_digit_0
HEX1[0] << VGA_Subsystem:u0.digit_1_digit_1
HEX1[1] << VGA_Subsystem:u0.digit_1_digit_1
HEX1[2] << VGA_Subsystem:u0.digit_1_digit_1
HEX1[3] << VGA_Subsystem:u0.digit_1_digit_1
HEX1[4] << VGA_Subsystem:u0.digit_1_digit_1
HEX1[5] << VGA_Subsystem:u0.digit_1_digit_1
HEX1[6] << VGA_Subsystem:u0.digit_1_digit_1
HEX2[0] << VGA_Subsystem:u0.digit_2_digit_2
HEX2[1] << VGA_Subsystem:u0.digit_2_digit_2
HEX2[2] << VGA_Subsystem:u0.digit_2_digit_2
HEX2[3] << VGA_Subsystem:u0.digit_2_digit_2
HEX2[4] << VGA_Subsystem:u0.digit_2_digit_2
HEX2[5] << VGA_Subsystem:u0.digit_2_digit_2
HEX2[6] << VGA_Subsystem:u0.digit_2_digit_2
HEX3[0] << <VCC>
HEX3[1] << <VCC>
HEX3[2] << <VCC>
HEX3[3] << <VCC>
HEX3[4] << <VCC>
HEX3[5] << <VCC>
HEX3[6] << <VCC>
HEX4[0] << <VCC>
HEX4[1] << <VCC>
HEX4[2] << <VCC>
HEX4[3] << <VCC>
HEX4[4] << <VCC>
HEX4[5] << <VCC>
HEX4[6] << <VCC>
HEX5[0] << <VCC>
HEX5[1] << <VCC>
HEX5[2] << <VCC>
HEX5[3] << <VCC>
HEX5[4] << <VCC>
HEX5[5] << <VCC>
HEX5[6] << <VCC>
IRDA_RXD => ~NO_FANOUT~
IRDA_TXD << <GND>
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
LEDR[0] << VGA_Subsystem:u0.score_score
LEDR[1] << VGA_Subsystem:u0.score_score
LEDR[2] << VGA_Subsystem:u0.score_score
LEDR[3] << VGA_Subsystem:u0.score_score
LEDR[4] << VGA_Subsystem:u0.score_score
LEDR[5] << VGA_Subsystem:u0.score_score
LEDR[6] << VGA_Subsystem:u0.score_score
LEDR[7] << VGA_Subsystem:u0.score_score
LEDR[8] << VGA_Subsystem:u0.score_score
LEDR[9] << VGA_Subsystem:u0.score_score
PS2_CLK <> <UNC>
PS2_CLK2 <> <UNC>
PS2_DAT <> <UNC>
PS2_DAT2 <> <UNC>
SW[0] => SW[0].IN1
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
TD_CLK27 => ~NO_FANOUT~
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_RESET_N << <GND>
TD_VS => ~NO_FANOUT~
VGA_B[0] << VGA_Subsystem:u0.vga_B
VGA_B[1] << VGA_Subsystem:u0.vga_B
VGA_B[2] << VGA_Subsystem:u0.vga_B
VGA_B[3] << VGA_Subsystem:u0.vga_B
VGA_B[4] << VGA_Subsystem:u0.vga_B
VGA_B[5] << VGA_Subsystem:u0.vga_B
VGA_B[6] << VGA_Subsystem:u0.vga_B
VGA_B[7] << VGA_Subsystem:u0.vga_B
VGA_BLANK_N << VGA_Subsystem:u0.vga_BLANK
VGA_CLK << VGA_Subsystem:u0.vga_CLK
VGA_G[0] << VGA_Subsystem:u0.vga_G
VGA_G[1] << VGA_Subsystem:u0.vga_G
VGA_G[2] << VGA_Subsystem:u0.vga_G
VGA_G[3] << VGA_Subsystem:u0.vga_G
VGA_G[4] << VGA_Subsystem:u0.vga_G
VGA_G[5] << VGA_Subsystem:u0.vga_G
VGA_G[6] << VGA_Subsystem:u0.vga_G
VGA_G[7] << VGA_Subsystem:u0.vga_G
VGA_HS << VGA_Subsystem:u0.vga_HS
VGA_R[0] << VGA_Subsystem:u0.vga_R
VGA_R[1] << VGA_Subsystem:u0.vga_R
VGA_R[2] << VGA_Subsystem:u0.vga_R
VGA_R[3] << VGA_Subsystem:u0.vga_R
VGA_R[4] << VGA_Subsystem:u0.vga_R
VGA_R[5] << VGA_Subsystem:u0.vga_R
VGA_R[6] << VGA_Subsystem:u0.vga_R
VGA_R[7] << VGA_Subsystem:u0.vga_R
VGA_SYNC_N << VGA_Subsystem:u0.vga_SYNC
VGA_VS << VGA_Subsystem:u0.vga_VS


|DE1_SOC_golden_top|VGA_Subsystem:u0
clk_clk => clk_clk.IN6
digit_0_digit_0[0] <= magical_pug_generator:magical_pug_generator_0.digit_0
digit_0_digit_0[1] <= magical_pug_generator:magical_pug_generator_0.digit_0
digit_0_digit_0[2] <= magical_pug_generator:magical_pug_generator_0.digit_0
digit_0_digit_0[3] <= magical_pug_generator:magical_pug_generator_0.digit_0
digit_0_digit_0[4] <= magical_pug_generator:magical_pug_generator_0.digit_0
digit_0_digit_0[5] <= magical_pug_generator:magical_pug_generator_0.digit_0
digit_0_digit_0[6] <= magical_pug_generator:magical_pug_generator_0.digit_0
digit_0_digit_0[7] <= magical_pug_generator:magical_pug_generator_0.digit_0
digit_1_digit_1[0] <= magical_pug_generator:magical_pug_generator_0.digit_1
digit_1_digit_1[1] <= magical_pug_generator:magical_pug_generator_0.digit_1
digit_1_digit_1[2] <= magical_pug_generator:magical_pug_generator_0.digit_1
digit_1_digit_1[3] <= magical_pug_generator:magical_pug_generator_0.digit_1
digit_1_digit_1[4] <= magical_pug_generator:magical_pug_generator_0.digit_1
digit_1_digit_1[5] <= magical_pug_generator:magical_pug_generator_0.digit_1
digit_1_digit_1[6] <= magical_pug_generator:magical_pug_generator_0.digit_1
digit_1_digit_1[7] <= magical_pug_generator:magical_pug_generator_0.digit_1
digit_2_digit_2[0] <= magical_pug_generator:magical_pug_generator_0.digit_2
digit_2_digit_2[1] <= magical_pug_generator:magical_pug_generator_0.digit_2
digit_2_digit_2[2] <= magical_pug_generator:magical_pug_generator_0.digit_2
digit_2_digit_2[3] <= magical_pug_generator:magical_pug_generator_0.digit_2
digit_2_digit_2[4] <= magical_pug_generator:magical_pug_generator_0.digit_2
digit_2_digit_2[5] <= magical_pug_generator:magical_pug_generator_0.digit_2
digit_2_digit_2[6] <= magical_pug_generator:magical_pug_generator_0.digit_2
digit_2_digit_2[7] <= magical_pug_generator:magical_pug_generator_0.digit_2
keys_keys[0] => keys_keys[0].IN1
keys_keys[1] => keys_keys[1].IN1
keys_keys[2] => keys_keys[2].IN1
keys_keys[3] => keys_keys[3].IN1
reset_reset_n => _.IN1
reset_reset_n => _.IN1
reset_reset_n => _.IN1
score_score[0] <= magical_pug_generator:magical_pug_generator_0.score
score_score[1] <= magical_pug_generator:magical_pug_generator_0.score
score_score[2] <= magical_pug_generator:magical_pug_generator_0.score
score_score[3] <= magical_pug_generator:magical_pug_generator_0.score
score_score[4] <= magical_pug_generator:magical_pug_generator_0.score
score_score[5] <= magical_pug_generator:magical_pug_generator_0.score
score_score[6] <= magical_pug_generator:magical_pug_generator_0.score
score_score[7] <= magical_pug_generator:magical_pug_generator_0.score
switch_switch => switch_switch.IN1
vga_CLK <= VGA_Subsystem_vga_controller:vga_controller.VGA_CLK
vga_HS <= VGA_Subsystem_vga_controller:vga_controller.VGA_HS
vga_VS <= VGA_Subsystem_vga_controller:vga_controller.VGA_VS
vga_BLANK <= VGA_Subsystem_vga_controller:vga_controller.VGA_BLANK
vga_SYNC <= VGA_Subsystem_vga_controller:vga_controller.VGA_SYNC
vga_R[0] <= VGA_Subsystem_vga_controller:vga_controller.VGA_R
vga_R[1] <= VGA_Subsystem_vga_controller:vga_controller.VGA_R
vga_R[2] <= VGA_Subsystem_vga_controller:vga_controller.VGA_R
vga_R[3] <= VGA_Subsystem_vga_controller:vga_controller.VGA_R
vga_R[4] <= VGA_Subsystem_vga_controller:vga_controller.VGA_R
vga_R[5] <= VGA_Subsystem_vga_controller:vga_controller.VGA_R
vga_R[6] <= VGA_Subsystem_vga_controller:vga_controller.VGA_R
vga_R[7] <= VGA_Subsystem_vga_controller:vga_controller.VGA_R
vga_G[0] <= VGA_Subsystem_vga_controller:vga_controller.VGA_G
vga_G[1] <= VGA_Subsystem_vga_controller:vga_controller.VGA_G
vga_G[2] <= VGA_Subsystem_vga_controller:vga_controller.VGA_G
vga_G[3] <= VGA_Subsystem_vga_controller:vga_controller.VGA_G
vga_G[4] <= VGA_Subsystem_vga_controller:vga_controller.VGA_G
vga_G[5] <= VGA_Subsystem_vga_controller:vga_controller.VGA_G
vga_G[6] <= VGA_Subsystem_vga_controller:vga_controller.VGA_G
vga_G[7] <= VGA_Subsystem_vga_controller:vga_controller.VGA_G
vga_B[0] <= VGA_Subsystem_vga_controller:vga_controller.VGA_B
vga_B[1] <= VGA_Subsystem_vga_controller:vga_controller.VGA_B
vga_B[2] <= VGA_Subsystem_vga_controller:vga_controller.VGA_B
vga_B[3] <= VGA_Subsystem_vga_controller:vga_controller.VGA_B
vga_B[4] <= VGA_Subsystem_vga_controller:vga_controller.VGA_B
vga_B[5] <= VGA_Subsystem_vga_controller:vga_controller.VGA_B
vga_B[6] <= VGA_Subsystem_vga_controller:vga_controller.VGA_B
vga_B[7] <= VGA_Subsystem_vga_controller:vga_controller.VGA_B


|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0
clk => clk.IN3
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => start_of_game.OUTPUTSELECT
reset => reset_game.OUTPUTSELECT
reset => fall.OUTPUTSELECT
reset => pug_x.OUTPUTSELECT
reset => pug_x.OUTPUTSELECT
reset => pug_x.OUTPUTSELECT
reset => pug_x.OUTPUTSELECT
reset => pug_x.OUTPUTSELECT
reset => pug_x.OUTPUTSELECT
reset => pug_x.OUTPUTSELECT
reset => pug_x.OUTPUTSELECT
reset => pug_x.OUTPUTSELECT
reset => pug_x.OUTPUTSELECT
reset => pug_x.OUTPUTSELECT
reset => pug_y.OUTPUTSELECT
reset => pug_y.OUTPUTSELECT
reset => pug_y.OUTPUTSELECT
reset => pug_y.OUTPUTSELECT
reset => pug_y.OUTPUTSELECT
reset => pug_y.OUTPUTSELECT
reset => pug_y.OUTPUTSELECT
reset => pug_y.OUTPUTSELECT
reset => pug_y.OUTPUTSELECT
reset => pug_y.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => fall_speed_param.OUTPUTSELECT
reset => p1_x.OUTPUTSELECT
reset => p1_x.OUTPUTSELECT
reset => p1_x.OUTPUTSELECT
reset => p1_x.OUTPUTSELECT
reset => p1_x.OUTPUTSELECT
reset => p1_x.OUTPUTSELECT
reset => p1_x.OUTPUTSELECT
reset => p1_x.OUTPUTSELECT
reset => p1_x.OUTPUTSELECT
reset => p1_x.OUTPUTSELECT
reset => p1_x.OUTPUTSELECT
reset => p2_x.OUTPUTSELECT
reset => p2_x.OUTPUTSELECT
reset => p2_x.OUTPUTSELECT
reset => p2_x.OUTPUTSELECT
reset => p2_x.OUTPUTSELECT
reset => p2_x.OUTPUTSELECT
reset => p2_x.OUTPUTSELECT
reset => p2_x.OUTPUTSELECT
reset => p2_x.OUTPUTSELECT
reset => p2_x.OUTPUTSELECT
reset => p2_x.OUTPUTSELECT
reset => p3_x.OUTPUTSELECT
reset => p3_x.OUTPUTSELECT
reset => p3_x.OUTPUTSELECT
reset => p3_x.OUTPUTSELECT
reset => p3_x.OUTPUTSELECT
reset => p3_x.OUTPUTSELECT
reset => p3_x.OUTPUTSELECT
reset => p3_x.OUTPUTSELECT
reset => p3_x.OUTPUTSELECT
reset => p3_x.OUTPUTSELECT
reset => p3_x.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => speed_param.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => end_of_game.OUTPUTSELECT
reset => y[0].ENA
reset => GAME_SPEED[0].ENA
reset => GAME_SPEED[1].ENA
reset => GAME_SPEED[2].ENA
reset => GAME_SPEED[3].ENA
reset => GAME_SPEED[4].ENA
reset => GAME_SPEED[5].ENA
reset => GAME_SPEED[6].ENA
reset => GAME_SPEED[7].ENA
reset => GAME_SPEED[8].ENA
reset => GAME_SPEED[9].ENA
reset => GAME_SPEED[10].ENA
reset => GAME_SPEED[11].ENA
reset => GAME_SPEED[12].ENA
reset => GAME_SPEED[13].ENA
reset => GAME_SPEED[14].ENA
reset => GAME_SPEED[15].ENA
reset => GAME_SPEED[16].ENA
reset => GAME_SPEED[17].ENA
reset => GAME_SPEED[18].ENA
reset => GAME_SPEED[19].ENA
reset => GAME_SPEED[20].ENA
reset => GAME_SPEED[21].ENA
reset => GAME_SPEED[22].ENA
reset => GAME_SPEED[23].ENA
reset => GAME_SPEED[24].ENA
reset => GAME_SPEED[25].ENA
reset => GAME_SPEED[26].ENA
reset => GAME_SPEED[27].ENA
reset => GAME_SPEED[28].ENA
reset => GAME_SPEED[29].ENA
reset => GAME_SPEED[30].ENA
reset => GAME_SPEED[31].ENA
reset => y[1].ENA
reset => y[2].ENA
reset => y[3].ENA
reset => y[4].ENA
reset => y[5].ENA
reset => y[6].ENA
reset => y[7].ENA
reset => y[8].ENA
reset => y[9].ENA
ready => x.OUTPUTSELECT
ready => x.OUTPUTSELECT
ready => x.OUTPUTSELECT
ready => x.OUTPUTSELECT
ready => x.OUTPUTSELECT
ready => x.OUTPUTSELECT
ready => x.OUTPUTSELECT
ready => x.OUTPUTSELECT
ready => x.OUTPUTSELECT
ready => x.OUTPUTSELECT
ready => x.OUTPUTSELECT
ready => y.OUTPUTSELECT
ready => y.OUTPUTSELECT
ready => y.OUTPUTSELECT
ready => y.OUTPUTSELECT
ready => y.OUTPUTSELECT
ready => y.OUTPUTSELECT
ready => y.OUTPUTSELECT
ready => y.OUTPUTSELECT
ready => y.OUTPUTSELECT
ready => y.OUTPUTSELECT
keys[0] => keys[0].IN1
keys[1] => ~NO_FANOUT~
keys[2] => keys[2].IN1
keys[3] => keys[3].IN1
data[0] <= blue[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= blue[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= blue[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= blue[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= blue[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= blue[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= blue[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= blue[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= green[0].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= green[1].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= green[2].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= green[3].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= green[4].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= green[5].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= green[6].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= green[7].DB_MAX_OUTPUT_PORT_TYPE
data[16] <= red[0].DB_MAX_OUTPUT_PORT_TYPE
data[17] <= red[1].DB_MAX_OUTPUT_PORT_TYPE
data[18] <= red[2].DB_MAX_OUTPUT_PORT_TYPE
data[19] <= red[3].DB_MAX_OUTPUT_PORT_TYPE
data[20] <= red[4].DB_MAX_OUTPUT_PORT_TYPE
data[21] <= red[5].DB_MAX_OUTPUT_PORT_TYPE
data[22] <= red[6].DB_MAX_OUTPUT_PORT_TYPE
data[23] <= red[7].DB_MAX_OUTPUT_PORT_TYPE
startofpacket <= startofpacket.DB_MAX_OUTPUT_PORT_TYPE
endofpacket <= endofpacket.DB_MAX_OUTPUT_PORT_TYPE
empty <= <GND>
score[0] <= score[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[1] <= score[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[2] <= score[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[3] <= score[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[4] <= score[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[5] <= score[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[6] <= score[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[7] <= score[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[8] <= score[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[9] <= score[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid <= <VCC>
switch => GAME_SPEED[5].DATAIN
switch => GAME_SPEED[6].DATAIN
switch => GAME_SPEED[8].DATAIN
switch => GAME_SPEED[11].DATAIN
switch => GAME_SPEED[12].DATAIN
switch => GAME_SPEED[15].DATAIN
switch => GAME_SPEED[16].DATAIN
digit_0[0] <= digit_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_0[1] <= digit_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_0[2] <= digit_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_0[3] <= digit_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_0[4] <= digit_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_0[5] <= digit_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_0[6] <= digit_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_1[0] <= digit_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_1[1] <= digit_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_1[2] <= digit_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_1[3] <= digit_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_1[4] <= digit_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_1[5] <= digit_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_1[6] <= digit_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_2[0] <= digit_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_2[1] <= digit_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_2[2] <= digit_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_2[3] <= digit_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_2[4] <= digit_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_2[5] <= digit_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_2[6] <= digit_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|key_debouncer:key0
clk => button_state~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => state_changed.CLK
clk => sync_1.CLK
clk => sync_0.CLK
button => sync_0.DATAIN
button_state <= button_state~reg0.DB_MAX_OUTPUT_PORT_TYPE
pressed <= pressed.DB_MAX_OUTPUT_PORT_TYPE
released <= released.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|key_debouncer:key2
clk => button_state~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => state_changed.CLK
clk => sync_1.CLK
clk => sync_0.CLK
button => sync_0.DATAIN
button_state <= button_state~reg0.DB_MAX_OUTPUT_PORT_TYPE
pressed <= pressed.DB_MAX_OUTPUT_PORT_TYPE
released <= released.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|key_debouncer:key3
clk => button_state~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => state_changed.CLK
clk => sync_1.CLK
clk => sync_0.CLK
button => sync_0.DATAIN
button_state <= button_state~reg0.DB_MAX_OUTPUT_PORT_TYPE
pressed <= pressed.DB_MAX_OUTPUT_PORT_TYPE
released <= released.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_rgb_resampler:rgb_resampler
clk => stream_out_valid~reg0.CLK
clk => stream_out_empty[0]~reg0.CLK
clk => stream_out_empty[1]~reg0.CLK
clk => stream_out_endofpacket~reg0.CLK
clk => stream_out_startofpacket~reg0.CLK
clk => stream_out_data[0]~reg0.CLK
clk => stream_out_data[1]~reg0.CLK
clk => stream_out_data[2]~reg0.CLK
clk => stream_out_data[3]~reg0.CLK
clk => stream_out_data[4]~reg0.CLK
clk => stream_out_data[5]~reg0.CLK
clk => stream_out_data[6]~reg0.CLK
clk => stream_out_data[7]~reg0.CLK
clk => stream_out_data[8]~reg0.CLK
clk => stream_out_data[9]~reg0.CLK
clk => stream_out_data[10]~reg0.CLK
clk => stream_out_data[11]~reg0.CLK
clk => stream_out_data[12]~reg0.CLK
clk => stream_out_data[13]~reg0.CLK
clk => stream_out_data[14]~reg0.CLK
clk => stream_out_data[15]~reg0.CLK
clk => stream_out_data[16]~reg0.CLK
clk => stream_out_data[17]~reg0.CLK
clk => stream_out_data[18]~reg0.CLK
clk => stream_out_data[19]~reg0.CLK
clk => stream_out_data[20]~reg0.CLK
clk => stream_out_data[21]~reg0.CLK
clk => stream_out_data[22]~reg0.CLK
clk => stream_out_data[23]~reg0.CLK
clk => stream_out_data[24]~reg0.CLK
clk => stream_out_data[25]~reg0.CLK
clk => stream_out_data[26]~reg0.CLK
clk => stream_out_data[27]~reg0.CLK
clk => stream_out_data[28]~reg0.CLK
clk => stream_out_data[29]~reg0.CLK
clk => slave_readdata[0]~reg0.CLK
clk => slave_readdata[1]~reg0.CLK
clk => slave_readdata[2]~reg0.CLK
clk => slave_readdata[3]~reg0.CLK
clk => slave_readdata[4]~reg0.CLK
clk => slave_readdata[5]~reg0.CLK
clk => slave_readdata[6]~reg0.CLK
clk => slave_readdata[7]~reg0.CLK
clk => slave_readdata[8]~reg0.CLK
clk => slave_readdata[9]~reg0.CLK
clk => slave_readdata[10]~reg0.CLK
clk => slave_readdata[11]~reg0.CLK
clk => slave_readdata[12]~reg0.CLK
clk => slave_readdata[13]~reg0.CLK
clk => slave_readdata[14]~reg0.CLK
clk => slave_readdata[15]~reg0.CLK
clk => slave_readdata[16]~reg0.CLK
clk => slave_readdata[17]~reg0.CLK
clk => slave_readdata[18]~reg0.CLK
clk => slave_readdata[19]~reg0.CLK
clk => slave_readdata[20]~reg0.CLK
clk => slave_readdata[21]~reg0.CLK
clk => slave_readdata[22]~reg0.CLK
clk => slave_readdata[23]~reg0.CLK
clk => slave_readdata[24]~reg0.CLK
clk => slave_readdata[25]~reg0.CLK
clk => slave_readdata[26]~reg0.CLK
clk => slave_readdata[27]~reg0.CLK
clk => slave_readdata[28]~reg0.CLK
clk => slave_readdata[29]~reg0.CLK
clk => slave_readdata[30]~reg0.CLK
clk => slave_readdata[31]~reg0.CLK
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_startofpacket.OUTPUTSELECT
reset => stream_out_endofpacket.OUTPUTSELECT
reset => stream_out_empty.OUTPUTSELECT
reset => stream_out_empty.OUTPUTSELECT
reset => stream_out_valid.OUTPUTSELECT
stream_in_data[0] => stream_out_data.DATAB
stream_in_data[1] => stream_out_data.DATAB
stream_in_data[2] => stream_out_data.DATAB
stream_in_data[3] => stream_out_data.DATAB
stream_in_data[4] => stream_out_data.DATAB
stream_in_data[5] => stream_out_data.DATAB
stream_in_data[6] => stream_out_data.DATAB
stream_in_data[6] => stream_out_data.DATAB
stream_in_data[7] => stream_out_data.DATAB
stream_in_data[7] => stream_out_data.DATAB
stream_in_data[8] => stream_out_data.DATAB
stream_in_data[9] => stream_out_data.DATAB
stream_in_data[10] => stream_out_data.DATAB
stream_in_data[11] => stream_out_data.DATAB
stream_in_data[12] => stream_out_data.DATAB
stream_in_data[13] => stream_out_data.DATAB
stream_in_data[14] => stream_out_data.DATAB
stream_in_data[14] => stream_out_data.DATAB
stream_in_data[15] => stream_out_data.DATAB
stream_in_data[15] => stream_out_data.DATAB
stream_in_data[16] => stream_out_data.DATAB
stream_in_data[17] => stream_out_data.DATAB
stream_in_data[18] => stream_out_data.DATAB
stream_in_data[19] => stream_out_data.DATAB
stream_in_data[20] => stream_out_data.DATAB
stream_in_data[21] => stream_out_data.DATAB
stream_in_data[22] => stream_out_data.DATAB
stream_in_data[22] => stream_out_data.DATAB
stream_in_data[23] => stream_out_data.DATAB
stream_in_data[23] => stream_out_data.DATAB
stream_in_startofpacket => stream_out_startofpacket.DATAB
stream_in_endofpacket => stream_out_endofpacket.DATAB
stream_in_empty[0] => stream_out_empty.DATAB
stream_in_empty[1] => stream_out_empty.DATAB
stream_in_valid => stream_out_valid.DATAB
stream_in_ready <= stream_in_ready.DB_MAX_OUTPUT_PORT_TYPE
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_readdata[0] <= slave_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[8] <= slave_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[9] <= slave_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[10] <= slave_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[11] <= slave_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[12] <= slave_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[13] <= slave_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[14] <= slave_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[15] <= slave_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[16] <= slave_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[17] <= slave_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[18] <= slave_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[19] <= slave_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[20] <= slave_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[21] <= slave_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[22] <= slave_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[23] <= slave_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[24] <= slave_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[25] <= slave_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[26] <= slave_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[27] <= slave_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[28] <= slave_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[29] <= slave_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[30] <= slave_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[31] <= slave_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_ready => stream_in_ready.IN1
stream_out_data[0] <= stream_out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[1] <= stream_out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[2] <= stream_out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[3] <= stream_out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[4] <= stream_out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[5] <= stream_out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[6] <= stream_out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[7] <= stream_out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[8] <= stream_out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[9] <= stream_out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[10] <= stream_out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[11] <= stream_out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[12] <= stream_out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[13] <= stream_out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[14] <= stream_out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[15] <= stream_out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[16] <= stream_out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[17] <= stream_out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[18] <= stream_out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[19] <= stream_out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[20] <= stream_out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[21] <= stream_out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[22] <= stream_out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[23] <= stream_out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[24] <= stream_out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[25] <= stream_out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[26] <= stream_out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[27] <= stream_out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[28] <= stream_out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[29] <= stream_out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_startofpacket <= stream_out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_endofpacket <= stream_out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[0] <= stream_out_empty[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[1] <= stream_out_empty[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_valid <= stream_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_controller:vga_controller
clk => clk.IN1
reset => reset.IN1
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
startofpacket => always1.IN0
startofpacket => ready.IN0
endofpacket => ~NO_FANOUT~
empty[0] => ~NO_FANOUT~
empty[1] => ~NO_FANOUT~
valid => always1.IN1
valid => ready.IN1
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= VGA_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing
clk => blanking_pulse.CLK
clk => vblanking_pulse.CLK
clk => hblanking_pulse.CLK
clk => csync_pulse.CLK
clk => vsync_pulse.CLK
clk => hsync_pulse.CLK
clk => early_vsync_pulse.CLK
clk => early_hsync_pulse.CLK
clk => end_of_frame~reg0.CLK
clk => end_of_active_frame~reg0.CLK
clk => line_counter[1].CLK
clk => line_counter[2].CLK
clk => line_counter[3].CLK
clk => line_counter[4].CLK
clk => line_counter[5].CLK
clk => line_counter[6].CLK
clk => line_counter[7].CLK
clk => line_counter[8].CLK
clk => line_counter[9].CLK
clk => line_counter[10].CLK
clk => pixel_counter[1].CLK
clk => pixel_counter[2].CLK
clk => pixel_counter[3].CLK
clk => pixel_counter[4].CLK
clk => pixel_counter[5].CLK
clk => pixel_counter[6].CLK
clk => pixel_counter[7].CLK
clk => pixel_counter[8].CLK
clk => pixel_counter[9].CLK
clk => pixel_counter[10].CLK
clk => vga_data_enable~reg0.CLK
clk => vga_color_data[0]~reg0.CLK
clk => vga_color_data[1]~reg0.CLK
clk => vga_color_data[2]~reg0.CLK
clk => vga_color_data[3]~reg0.CLK
clk => vga_color_data[4]~reg0.CLK
clk => vga_color_data[5]~reg0.CLK
clk => vga_color_data[6]~reg0.CLK
clk => vga_color_data[7]~reg0.CLK
clk => vga_blue[0]~reg0.CLK
clk => vga_blue[1]~reg0.CLK
clk => vga_blue[2]~reg0.CLK
clk => vga_blue[3]~reg0.CLK
clk => vga_blue[4]~reg0.CLK
clk => vga_blue[5]~reg0.CLK
clk => vga_blue[6]~reg0.CLK
clk => vga_blue[7]~reg0.CLK
clk => vga_green[0]~reg0.CLK
clk => vga_green[1]~reg0.CLK
clk => vga_green[2]~reg0.CLK
clk => vga_green[3]~reg0.CLK
clk => vga_green[4]~reg0.CLK
clk => vga_green[5]~reg0.CLK
clk => vga_green[6]~reg0.CLK
clk => vga_green[7]~reg0.CLK
clk => vga_red[0]~reg0.CLK
clk => vga_red[1]~reg0.CLK
clk => vga_red[2]~reg0.CLK
clk => vga_red[3]~reg0.CLK
clk => vga_red[4]~reg0.CLK
clk => vga_red[5]~reg0.CLK
clk => vga_red[6]~reg0.CLK
clk => vga_red[7]~reg0.CLK
clk => vga_v_sync~reg0.CLK
clk => vga_h_sync~reg0.CLK
clk => vga_blank~reg0.CLK
clk => vga_c_sync~reg0.CLK
reset => vga_c_sync.OUTPUTSELECT
reset => vga_blank.OUTPUTSELECT
reset => vga_h_sync.OUTPUTSELECT
reset => vga_v_sync.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => end_of_active_frame.OUTPUTSELECT
reset => end_of_frame.OUTPUTSELECT
reset => early_hsync_pulse.OUTPUTSELECT
reset => early_vsync_pulse.OUTPUTSELECT
reset => hsync_pulse.OUTPUTSELECT
reset => vsync_pulse.OUTPUTSELECT
reset => csync_pulse.OUTPUTSELECT
reset => hblanking_pulse.OUTPUTSELECT
reset => vblanking_pulse.OUTPUTSELECT
reset => blanking_pulse.OUTPUTSELECT
reset => vga_data_enable~reg0.ENA
red_to_vga_display[0] => vga_color_data.IN0
red_to_vga_display[0] => vga_red.DATAA
red_to_vga_display[1] => vga_color_data.IN0
red_to_vga_display[1] => vga_red.DATAA
red_to_vga_display[2] => vga_color_data.IN0
red_to_vga_display[2] => vga_red.DATAA
red_to_vga_display[3] => vga_color_data.IN0
red_to_vga_display[3] => vga_red.DATAA
red_to_vga_display[4] => vga_color_data.IN0
red_to_vga_display[4] => vga_red.DATAA
red_to_vga_display[5] => vga_color_data.IN0
red_to_vga_display[5] => vga_red.DATAA
red_to_vga_display[6] => vga_color_data.IN0
red_to_vga_display[6] => vga_red.DATAA
red_to_vga_display[7] => vga_color_data.IN0
red_to_vga_display[7] => vga_red.DATAA
green_to_vga_display[0] => vga_color_data.IN0
green_to_vga_display[0] => vga_green.DATAA
green_to_vga_display[1] => vga_color_data.IN0
green_to_vga_display[1] => vga_green.DATAA
green_to_vga_display[2] => vga_color_data.IN0
green_to_vga_display[2] => vga_green.DATAA
green_to_vga_display[3] => vga_color_data.IN0
green_to_vga_display[3] => vga_green.DATAA
green_to_vga_display[4] => vga_color_data.IN0
green_to_vga_display[4] => vga_green.DATAA
green_to_vga_display[5] => vga_color_data.IN0
green_to_vga_display[5] => vga_green.DATAA
green_to_vga_display[6] => vga_color_data.IN0
green_to_vga_display[6] => vga_green.DATAA
green_to_vga_display[7] => vga_color_data.IN0
green_to_vga_display[7] => vga_green.DATAA
blue_to_vga_display[0] => vga_color_data.IN0
blue_to_vga_display[0] => vga_blue.DATAA
blue_to_vga_display[1] => vga_color_data.IN0
blue_to_vga_display[1] => vga_blue.DATAA
blue_to_vga_display[2] => vga_color_data.IN0
blue_to_vga_display[2] => vga_blue.DATAA
blue_to_vga_display[3] => vga_color_data.IN0
blue_to_vga_display[3] => vga_blue.DATAA
blue_to_vga_display[4] => vga_color_data.IN0
blue_to_vga_display[4] => vga_blue.DATAA
blue_to_vga_display[5] => vga_color_data.IN0
blue_to_vga_display[5] => vga_blue.DATAA
blue_to_vga_display[6] => vga_color_data.IN0
blue_to_vga_display[6] => vga_blue.DATAA
blue_to_vga_display[7] => vga_color_data.IN0
blue_to_vga_display[7] => vga_blue.DATAA
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[3] => ~NO_FANOUT~
read_enable <= blanking_pulse.DB_MAX_OUTPUT_PORT_TYPE
end_of_active_frame <= end_of_active_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
end_of_frame <= end_of_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= vga_blank~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_c_sync <= vga_c_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_h_sync <= vga_h_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_v_sync <= vga_v_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data_enable <= vga_data_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[0] <= vga_red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[1] <= vga_red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[2] <= vga_red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[3] <= vga_red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[4] <= vga_red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[5] <= vga_red[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[6] <= vga_red[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[7] <= vga_red[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[0] <= vga_green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[1] <= vga_green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[2] <= vga_green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[3] <= vga_green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[4] <= vga_green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[5] <= vga_green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[6] <= vga_green[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[7] <= vga_green[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[0] <= vga_blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[1] <= vga_blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[2] <= vga_blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[3] <= vga_blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[4] <= vga_blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[5] <= vga_blue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[6] <= vga_blue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[7] <= vga_blue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[0] <= vga_color_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[1] <= vga_color_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[2] <= vga_color_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[3] <= vga_color_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[4] <= vga_color_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[5] <= vga_color_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[6] <= vga_color_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[7] <= vga_color_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo
clk_stream_in => clk_stream_in.IN1
reset_stream_in => ~NO_FANOUT~
clk_stream_out => clk_stream_out.IN1
reset_stream_out => ~NO_FANOUT~
stream_in_data[0] => stream_in_data[0].IN1
stream_in_data[1] => stream_in_data[1].IN1
stream_in_data[2] => stream_in_data[2].IN1
stream_in_data[3] => stream_in_data[3].IN1
stream_in_data[4] => stream_in_data[4].IN1
stream_in_data[5] => stream_in_data[5].IN1
stream_in_data[6] => stream_in_data[6].IN1
stream_in_data[7] => stream_in_data[7].IN1
stream_in_data[8] => stream_in_data[8].IN1
stream_in_data[9] => stream_in_data[9].IN1
stream_in_data[10] => stream_in_data[10].IN1
stream_in_data[11] => stream_in_data[11].IN1
stream_in_data[12] => stream_in_data[12].IN1
stream_in_data[13] => stream_in_data[13].IN1
stream_in_data[14] => stream_in_data[14].IN1
stream_in_data[15] => stream_in_data[15].IN1
stream_in_data[16] => stream_in_data[16].IN1
stream_in_data[17] => stream_in_data[17].IN1
stream_in_data[18] => stream_in_data[18].IN1
stream_in_data[19] => stream_in_data[19].IN1
stream_in_data[20] => stream_in_data[20].IN1
stream_in_data[21] => stream_in_data[21].IN1
stream_in_data[22] => stream_in_data[22].IN1
stream_in_data[23] => stream_in_data[23].IN1
stream_in_data[24] => stream_in_data[24].IN1
stream_in_data[25] => stream_in_data[25].IN1
stream_in_data[26] => stream_in_data[26].IN1
stream_in_data[27] => stream_in_data[27].IN1
stream_in_data[28] => stream_in_data[28].IN1
stream_in_data[29] => stream_in_data[29].IN1
stream_in_startofpacket => stream_in_startofpacket.IN1
stream_in_endofpacket => stream_in_endofpacket.IN1
stream_in_empty[0] => ~NO_FANOUT~
stream_in_empty[1] => ~NO_FANOUT~
stream_in_valid => comb.IN1
stream_out_ready => comb.IN1
stream_in_ready <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= dcfifo:Data_FIFO.q
stream_out_data[1] <= dcfifo:Data_FIFO.q
stream_out_data[2] <= dcfifo:Data_FIFO.q
stream_out_data[3] <= dcfifo:Data_FIFO.q
stream_out_data[4] <= dcfifo:Data_FIFO.q
stream_out_data[5] <= dcfifo:Data_FIFO.q
stream_out_data[6] <= dcfifo:Data_FIFO.q
stream_out_data[7] <= dcfifo:Data_FIFO.q
stream_out_data[8] <= dcfifo:Data_FIFO.q
stream_out_data[9] <= dcfifo:Data_FIFO.q
stream_out_data[10] <= dcfifo:Data_FIFO.q
stream_out_data[11] <= dcfifo:Data_FIFO.q
stream_out_data[12] <= dcfifo:Data_FIFO.q
stream_out_data[13] <= dcfifo:Data_FIFO.q
stream_out_data[14] <= dcfifo:Data_FIFO.q
stream_out_data[15] <= dcfifo:Data_FIFO.q
stream_out_data[16] <= dcfifo:Data_FIFO.q
stream_out_data[17] <= dcfifo:Data_FIFO.q
stream_out_data[18] <= dcfifo:Data_FIFO.q
stream_out_data[19] <= dcfifo:Data_FIFO.q
stream_out_data[20] <= dcfifo:Data_FIFO.q
stream_out_data[21] <= dcfifo:Data_FIFO.q
stream_out_data[22] <= dcfifo:Data_FIFO.q
stream_out_data[23] <= dcfifo:Data_FIFO.q
stream_out_data[24] <= dcfifo:Data_FIFO.q
stream_out_data[25] <= dcfifo:Data_FIFO.q
stream_out_data[26] <= dcfifo:Data_FIFO.q
stream_out_data[27] <= dcfifo:Data_FIFO.q
stream_out_data[28] <= dcfifo:Data_FIFO.q
stream_out_data[29] <= dcfifo:Data_FIFO.q
stream_out_startofpacket <= dcfifo:Data_FIFO.q
stream_out_endofpacket <= dcfifo:Data_FIFO.q
stream_out_empty[0] <= <GND>
stream_out_empty[1] <= <GND>
stream_out_valid <= dcfifo:Data_FIFO.rdempty


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO
data[0] => dcfifo_73q1:auto_generated.data[0]
data[1] => dcfifo_73q1:auto_generated.data[1]
data[2] => dcfifo_73q1:auto_generated.data[2]
data[3] => dcfifo_73q1:auto_generated.data[3]
data[4] => dcfifo_73q1:auto_generated.data[4]
data[5] => dcfifo_73q1:auto_generated.data[5]
data[6] => dcfifo_73q1:auto_generated.data[6]
data[7] => dcfifo_73q1:auto_generated.data[7]
data[8] => dcfifo_73q1:auto_generated.data[8]
data[9] => dcfifo_73q1:auto_generated.data[9]
data[10] => dcfifo_73q1:auto_generated.data[10]
data[11] => dcfifo_73q1:auto_generated.data[11]
data[12] => dcfifo_73q1:auto_generated.data[12]
data[13] => dcfifo_73q1:auto_generated.data[13]
data[14] => dcfifo_73q1:auto_generated.data[14]
data[15] => dcfifo_73q1:auto_generated.data[15]
data[16] => dcfifo_73q1:auto_generated.data[16]
data[17] => dcfifo_73q1:auto_generated.data[17]
data[18] => dcfifo_73q1:auto_generated.data[18]
data[19] => dcfifo_73q1:auto_generated.data[19]
data[20] => dcfifo_73q1:auto_generated.data[20]
data[21] => dcfifo_73q1:auto_generated.data[21]
data[22] => dcfifo_73q1:auto_generated.data[22]
data[23] => dcfifo_73q1:auto_generated.data[23]
data[24] => dcfifo_73q1:auto_generated.data[24]
data[25] => dcfifo_73q1:auto_generated.data[25]
data[26] => dcfifo_73q1:auto_generated.data[26]
data[27] => dcfifo_73q1:auto_generated.data[27]
data[28] => dcfifo_73q1:auto_generated.data[28]
data[29] => dcfifo_73q1:auto_generated.data[29]
data[30] => dcfifo_73q1:auto_generated.data[30]
data[31] => dcfifo_73q1:auto_generated.data[31]
q[0] <= dcfifo_73q1:auto_generated.q[0]
q[1] <= dcfifo_73q1:auto_generated.q[1]
q[2] <= dcfifo_73q1:auto_generated.q[2]
q[3] <= dcfifo_73q1:auto_generated.q[3]
q[4] <= dcfifo_73q1:auto_generated.q[4]
q[5] <= dcfifo_73q1:auto_generated.q[5]
q[6] <= dcfifo_73q1:auto_generated.q[6]
q[7] <= dcfifo_73q1:auto_generated.q[7]
q[8] <= dcfifo_73q1:auto_generated.q[8]
q[9] <= dcfifo_73q1:auto_generated.q[9]
q[10] <= dcfifo_73q1:auto_generated.q[10]
q[11] <= dcfifo_73q1:auto_generated.q[11]
q[12] <= dcfifo_73q1:auto_generated.q[12]
q[13] <= dcfifo_73q1:auto_generated.q[13]
q[14] <= dcfifo_73q1:auto_generated.q[14]
q[15] <= dcfifo_73q1:auto_generated.q[15]
q[16] <= dcfifo_73q1:auto_generated.q[16]
q[17] <= dcfifo_73q1:auto_generated.q[17]
q[18] <= dcfifo_73q1:auto_generated.q[18]
q[19] <= dcfifo_73q1:auto_generated.q[19]
q[20] <= dcfifo_73q1:auto_generated.q[20]
q[21] <= dcfifo_73q1:auto_generated.q[21]
q[22] <= dcfifo_73q1:auto_generated.q[22]
q[23] <= dcfifo_73q1:auto_generated.q[23]
q[24] <= dcfifo_73q1:auto_generated.q[24]
q[25] <= dcfifo_73q1:auto_generated.q[25]
q[26] <= dcfifo_73q1:auto_generated.q[26]
q[27] <= dcfifo_73q1:auto_generated.q[27]
q[28] <= dcfifo_73q1:auto_generated.q[28]
q[29] <= dcfifo_73q1:auto_generated.q[29]
q[30] <= dcfifo_73q1:auto_generated.q[30]
q[31] <= dcfifo_73q1:auto_generated.q[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_73q1:auto_generated.rdclk
rdreq => dcfifo_73q1:auto_generated.rdreq
wrclk => dcfifo_73q1:auto_generated.wrclk
wrreq => dcfifo_73q1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_73q1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
wrusedw[0] <= dcfifo_73q1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_73q1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_73q1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_73q1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_73q1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_73q1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_73q1:auto_generated.wrusedw[6]


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated
data[0] => altsyncram_3b81:fifo_ram.data_a[0]
data[1] => altsyncram_3b81:fifo_ram.data_a[1]
data[2] => altsyncram_3b81:fifo_ram.data_a[2]
data[3] => altsyncram_3b81:fifo_ram.data_a[3]
data[4] => altsyncram_3b81:fifo_ram.data_a[4]
data[5] => altsyncram_3b81:fifo_ram.data_a[5]
data[6] => altsyncram_3b81:fifo_ram.data_a[6]
data[7] => altsyncram_3b81:fifo_ram.data_a[7]
data[8] => altsyncram_3b81:fifo_ram.data_a[8]
data[9] => altsyncram_3b81:fifo_ram.data_a[9]
data[10] => altsyncram_3b81:fifo_ram.data_a[10]
data[11] => altsyncram_3b81:fifo_ram.data_a[11]
data[12] => altsyncram_3b81:fifo_ram.data_a[12]
data[13] => altsyncram_3b81:fifo_ram.data_a[13]
data[14] => altsyncram_3b81:fifo_ram.data_a[14]
data[15] => altsyncram_3b81:fifo_ram.data_a[15]
data[16] => altsyncram_3b81:fifo_ram.data_a[16]
data[17] => altsyncram_3b81:fifo_ram.data_a[17]
data[18] => altsyncram_3b81:fifo_ram.data_a[18]
data[19] => altsyncram_3b81:fifo_ram.data_a[19]
data[20] => altsyncram_3b81:fifo_ram.data_a[20]
data[21] => altsyncram_3b81:fifo_ram.data_a[21]
data[22] => altsyncram_3b81:fifo_ram.data_a[22]
data[23] => altsyncram_3b81:fifo_ram.data_a[23]
data[24] => altsyncram_3b81:fifo_ram.data_a[24]
data[25] => altsyncram_3b81:fifo_ram.data_a[25]
data[26] => altsyncram_3b81:fifo_ram.data_a[26]
data[27] => altsyncram_3b81:fifo_ram.data_a[27]
data[28] => altsyncram_3b81:fifo_ram.data_a[28]
data[29] => altsyncram_3b81:fifo_ram.data_a[29]
data[30] => altsyncram_3b81:fifo_ram.data_a[30]
data[31] => altsyncram_3b81:fifo_ram.data_a[31]
q[0] <= altsyncram_3b81:fifo_ram.q_b[0]
q[1] <= altsyncram_3b81:fifo_ram.q_b[1]
q[2] <= altsyncram_3b81:fifo_ram.q_b[2]
q[3] <= altsyncram_3b81:fifo_ram.q_b[3]
q[4] <= altsyncram_3b81:fifo_ram.q_b[4]
q[5] <= altsyncram_3b81:fifo_ram.q_b[5]
q[6] <= altsyncram_3b81:fifo_ram.q_b[6]
q[7] <= altsyncram_3b81:fifo_ram.q_b[7]
q[8] <= altsyncram_3b81:fifo_ram.q_b[8]
q[9] <= altsyncram_3b81:fifo_ram.q_b[9]
q[10] <= altsyncram_3b81:fifo_ram.q_b[10]
q[11] <= altsyncram_3b81:fifo_ram.q_b[11]
q[12] <= altsyncram_3b81:fifo_ram.q_b[12]
q[13] <= altsyncram_3b81:fifo_ram.q_b[13]
q[14] <= altsyncram_3b81:fifo_ram.q_b[14]
q[15] <= altsyncram_3b81:fifo_ram.q_b[15]
q[16] <= altsyncram_3b81:fifo_ram.q_b[16]
q[17] <= altsyncram_3b81:fifo_ram.q_b[17]
q[18] <= altsyncram_3b81:fifo_ram.q_b[18]
q[19] <= altsyncram_3b81:fifo_ram.q_b[19]
q[20] <= altsyncram_3b81:fifo_ram.q_b[20]
q[21] <= altsyncram_3b81:fifo_ram.q_b[21]
q[22] <= altsyncram_3b81:fifo_ram.q_b[22]
q[23] <= altsyncram_3b81:fifo_ram.q_b[23]
q[24] <= altsyncram_3b81:fifo_ram.q_b[24]
q[25] <= altsyncram_3b81:fifo_ram.q_b[25]
q[26] <= altsyncram_3b81:fifo_ram.q_b[26]
q[27] <= altsyncram_3b81:fifo_ram.q_b[27]
q[28] <= altsyncram_3b81:fifo_ram.q_b[28]
q[29] <= altsyncram_3b81:fifo_ram.q_b[29]
q[30] <= altsyncram_3b81:fifo_ram.q_b[30]
q[31] <= altsyncram_3b81:fifo_ram.q_b[31]
rdclk => a_graycounter_cg6:rdptr_g1p.clock
rdclk => altsyncram_3b81:fifo_ram.clock1
rdclk => alt_synch_pipe_g9l:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => a_graycounter_cg6:rdptr_g1p.cnt_en
rdreq => _.IN0
rdreq => mux_5r7:rdemp_eq_comp_lsb_mux.sel[0]
rdreq => mux_5r7:rdemp_eq_comp_msb_mux.sel[0]
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_8ub:wrptr_g1p.clock
wrclk => altsyncram_3b81:fifo_ram.clock0
wrclk => dffpipe_0v8:ws_brp.clock
wrclk => dffpipe_0v8:ws_bwp.clock
wrclk => alt_synch_pipe_h9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => a_graycounter_8ub:wrptr_g1p.cnt_en
wrreq => altsyncram_3b81:fifo_ram.wren_a
wrreq => mux_5r7:wrfull_eq_comp_lsb_mux.sel[0]
wrreq => mux_5r7:wrfull_eq_comp_msb_mux.sel[0]
wrreq => wrptr_g[7].ENA
wrreq => wrptr_g[6].ENA
wrreq => wrptr_g[5].ENA
wrreq => wrptr_g[4].ENA
wrreq => wrptr_g[3].ENA
wrreq => wrptr_g[2].ENA
wrreq => wrptr_g[1].ENA
wrreq => wrptr_g[0].ENA
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_gray2bin_f9b:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_gray2bin_f9b:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a25.ENA0
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a26.ENA0
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a27.ENA0
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a28.ENA0
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a29.ENA0
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a30.ENA0
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a31.ENA0


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp
clock => dffpipe_1v8:dffpipe12.clock
d[0] => dffpipe_1v8:dffpipe12.d[0]
d[1] => dffpipe_1v8:dffpipe12.d[1]
d[2] => dffpipe_1v8:dffpipe12.d[2]
d[3] => dffpipe_1v8:dffpipe12.d[3]
d[4] => dffpipe_1v8:dffpipe12.d[4]
d[5] => dffpipe_1v8:dffpipe12.d[5]
d[6] => dffpipe_1v8:dffpipe12.d[6]
d[7] => dffpipe_1v8:dffpipe12.d[7]
q[0] <= dffpipe_1v8:dffpipe12.q[0]
q[1] <= dffpipe_1v8:dffpipe12.q[1]
q[2] <= dffpipe_1v8:dffpipe12.q[2]
q[3] <= dffpipe_1v8:dffpipe12.q[3]
q[4] <= dffpipe_1v8:dffpipe12.q[4]
q[5] <= dffpipe_1v8:dffpipe12.q[5]
q[6] <= dffpipe_1v8:dffpipe12.q[6]
q[7] <= dffpipe_1v8:dffpipe12.q[7]


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_brp
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_bwp
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp
clock => dffpipe_2v8:dffpipe16.clock
d[0] => dffpipe_2v8:dffpipe16.d[0]
d[1] => dffpipe_2v8:dffpipe16.d[1]
d[2] => dffpipe_2v8:dffpipe16.d[2]
d[3] => dffpipe_2v8:dffpipe16.d[3]
d[4] => dffpipe_2v8:dffpipe16.d[4]
d[5] => dffpipe_2v8:dffpipe16.d[5]
d[6] => dffpipe_2v8:dffpipe16.d[6]
d[7] => dffpipe_2v8:dffpipe16.d[7]
q[0] <= dffpipe_2v8:dffpipe16.q[0]
q[1] <= dffpipe_2v8:dffpipe16.q[1]
q[2] <= dffpipe_2v8:dffpipe16.q[2]
q[3] <= dffpipe_2v8:dffpipe16.q[3]
q[4] <= dffpipe_2v8:dffpipe16.q[4]
q[5] <= dffpipe_2v8:dffpipe16.q[5]
q[6] <= dffpipe_2v8:dffpipe16.q[6]
q[7] <= dffpipe_2v8:dffpipe16.q[7]


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|cmpr_su5:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|cmpr_su5:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|cmpr_su5:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|cmpr_su5:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|cmpr_su5:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|cmpr_su5:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|cmpr_su5:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|cmpr_su5:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_video_pll_0:video_pll_0
ref_clk_clk => ref_clk_clk.IN1
ref_reset_reset => ref_reset_reset.IN1
vga_clk_clk <= VGA_Subsystem_video_pll_0_video_pll:video_pll.outclk_1
reset_source_reset <= altera_up_avalon_reset_from_locked_signal:reset_from_locked.reset


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_video_pll_0:video_pll_0|VGA_Subsystem_video_pll_0_video_pll:video_pll
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
outclk_2 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_video_pll_0:video_pll_0|VGA_Subsystem_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk => general[2].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
rst => general[2].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
outclk[2] <= general[2].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
cascade_out[2] <= <GND>
zdbfbclk <> <GND>


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_video_pll_0:video_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked
locked => reset.DATAIN
reset <= locked.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_avalon_st_adapter:avalon_st_adapter
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.in_ready
in_0_startofpacket => in_0_startofpacket.IN1
in_0_endofpacket => in_0_endofpacket.IN1
in_0_empty[0] => in_0_empty[0].IN1
in_0_empty[1] => in_0_empty[1].IN1
out_0_data[0] <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_data
out_0_data[1] <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_data
out_0_data[2] <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_data
out_0_data[3] <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_data
out_0_data[4] <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_data
out_0_data[5] <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_data
out_0_data[6] <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_data
out_0_data[7] <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_data
out_0_data[8] <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_data
out_0_data[9] <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_data
out_0_data[10] <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_data
out_0_data[11] <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_data
out_0_data[12] <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_data
out_0_data[13] <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_data
out_0_data[14] <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_data
out_0_data[15] <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_data
out_0_data[16] <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_data
out_0_data[17] <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_data
out_0_data[18] <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_data
out_0_data[19] <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_data
out_0_data[20] <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_data
out_0_data[21] <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_data
out_0_data[22] <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_data
out_0_data[23] <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_data
out_0_valid <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_startofpacket <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_startofpacket
out_0_endofpacket <= VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0.out_endofpacket


|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_avalon_st_adapter:avalon_st_adapter|VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
in_empty[0] => ~NO_FANOUT~
in_empty[1] => ~NO_FANOUT~
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|DE1_SOC_golden_top|VGA_Subsystem:u0|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|DE1_SOC_golden_top|VGA_Subsystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_golden_top|VGA_Subsystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_golden_top|VGA_Subsystem:u0|altera_reset_controller:rst_controller_001
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|DE1_SOC_golden_top|VGA_Subsystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_golden_top|VGA_Subsystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_golden_top|VGA_Subsystem:u0|altera_reset_controller:rst_controller_002
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|DE1_SOC_golden_top|VGA_Subsystem:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_golden_top|VGA_Subsystem:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


