

================================================================
== Vitis HLS Report for 'from_mont_1_Pipeline_VITIS_LOOP_97_2'
================================================================
* Date:           Tue May 20 14:38:30 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_97_2  |       17|       17|         3|          2|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    624|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|     270|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     334|    700|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |                          Module                         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503_1_U  |fp2div2_503_Pipeline_VITIS_LOOP_78_1_p503_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                                                         |        0|  64|   8|    0|     8|   64|     1|          512|
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln97_fu_123_p2        |         +|   0|  0|  13|           4|           1|
    |add_ln98_fu_159_p2        |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_148_p2         |         +|   0|  0|  71|          64|          64|
    |and_ln98_2_fu_203_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln98_fu_154_p2        |       and|   0|  0|  64|          64|          64|
    |ap_condition_272          |       and|   0|  0|   2|           1|           1|
    |icmp_ln97_fu_117_p2       |      icmp|   0|  0|  13|           4|           5|
    |or_ln98_2_fu_214_p2       |        or|   0|  0|  64|          64|          64|
    |or_ln98_fu_173_p2         |        or|   0|  0|  64|          64|          64|
    |sext_ln89_cast_fu_101_p3  |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln98_4_fu_169_p2      |       xor|   0|  0|  64|          64|          64|
    |xor_ln98_6_fu_208_p2      |       xor|   0|  0|  64|          64|          64|
    |xor_ln98_8_fu_186_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln98_fu_164_p2        |       xor|   0|  0|  64|          64|          64|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 624|         588|         589|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |borrow_reg_90            |   9|          2|    1|          2|
    |i_27_fu_50               |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|   13|         27|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |and_ln98_reg_269             |  64|   0|   64|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |borrow_reg_90                |   1|   0|    1|          0|
    |i_27_fu_50                   |   4|   0|    4|          0|
    |icmp_ln97_reg_240            |   1|   0|    1|          0|
    |sext_ln89_cast_reg_235       |  64|   0|   64|          0|
    |t_i_addr_reg_244             |   3|   0|    4|          1|
    |t_i_load_reg_255             |  64|   0|   64|          0|
    |tempReg_reg_260              |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 270|   0|  271|          1|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  from_mont.1_Pipeline_VITIS_LOOP_97_2|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  from_mont.1_Pipeline_VITIS_LOOP_97_2|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  from_mont.1_Pipeline_VITIS_LOOP_97_2|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  from_mont.1_Pipeline_VITIS_LOOP_97_2|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  from_mont.1_Pipeline_VITIS_LOOP_97_2|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  from_mont.1_Pipeline_VITIS_LOOP_97_2|  return value|
|t_i_address0  |  out|    4|   ap_memory|                                   t_i|         array|
|t_i_ce0       |  out|    1|   ap_memory|                                   t_i|         array|
|t_i_we0       |  out|    1|   ap_memory|                                   t_i|         array|
|t_i_d0        |  out|   64|   ap_memory|                                   t_i|         array|
|t_i_address1  |  out|    4|   ap_memory|                                   t_i|         array|
|t_i_ce1       |  out|    1|   ap_memory|                                   t_i|         array|
|t_i_q1        |   in|   64|   ap_memory|                                   t_i|         array|
|sext_ln89     |   in|    1|     ap_none|                             sext_ln89|        scalar|
+--------------+-----+-----+------------+--------------------------------------+--------------+

