{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/data_clk_i_0_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/axi_quad_spi_1_ip2intc_irpt:false|",
   "Addressing View_ScaleFactor":"1.46706",
   "Addressing View_TopLeft":"1702,-39",
   "Color Coded_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|",
   "Color Coded_ScaleFactor":"1.9655",
   "Color Coded_TopLeft":"813,955",
   "Default View_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|/data_clk_i_0_1:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/DDR3_CLK_IN_1:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/axi_quad_spi_1_ip2intc_irpt:true|",
   "Default View_ScaleFactor":"0.699995",
   "Default View_TopLeft":"3123,3056",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.103087",
   "Grouping and No Loops_TopLeft":"-3288,-834",
   "Interfaces View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|",
   "Interfaces View_Layout":"",
   "Interfaces View_ScaleFactor":"0.407307",
   "Interfaces View_TopLeft":"-137,-199",
   "No Loops_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|",
   "No Loops_ScaleFactor":"0.181599",
   "No Loops_TopLeft":"-1222,-600",
   "Reduced Jogs_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|/axi_dmac_rf_tx_irq:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/clk_wiz_0_i2s_data_clk:true|/axi_dmac_rf_rx_irq:true|/axi_iic_0_iic2intc_irpt:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_dmac_i2s_tx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/DDR3_CLK_IN_1:true|/axi_quad_spi_0_ip2intc_irpt:true|/clk_wiz_0_qspi_ext_clk:true|/mig_7series_0_ui_clk:true|/axi_ad9361_0_gps_pps_irq:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/clk_wiz_0_delay_ref_clk:true|",
   "Reduced Jogs_ScaleFactor":"1.1256",
   "Reduced Jogs_TopLeft":"1707,845",
   "comment_0":"Build Timestamping IP and connect to 2 AND gates that are currently masked with VCC to apply backpressure to DMA and ADC",
   "comment_1":"For TX, we apply back-pressure by telling the Unpacker that the data from the DMA is not ready.
Since the Unpacker copies the valid signal into the ready signal, there is no need to signal the DMA that the Unpacker is not ready.",
   "comment_2":"For RX, we apply back-pressure by masking the wr_en from the ADC. This way, the ADC keeps spitting out samples that get ignored by the Packer.",
   "commentid":"comment_0|comment_1|comment_2|",
   "fillcolor_comment_0":"",
   "fillcolor_comment_1":"",
   "fillcolor_comment_2":"",
   "font_comment_0":"33",
   "font_comment_1":"33",
   "font_comment_2":"33",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port PCIe_REFCLK -pg 1 -lvl 0 -x 0 -y 2970 -defaultsOSRD
preplace port PCIe -pg 1 -lvl 14 -x 6030 -y 2250 -defaultsOSRD
preplace port AUDIO_I2C -pg 1 -lvl 14 -x 6030 -y 1980 -defaultsOSRD
preplace port FLASH_QSPI -pg 1 -lvl 14 -x 6030 -y 2360 -defaultsOSRD
preplace port DDR3 -pg 1 -lvl 14 -x 6030 -y 3150 -defaultsOSRD
preplace port ADCIN_MAIN -pg 1 -lvl 0 -x 0 -y 3040 -defaultsOSRD
preplace port TRX_SPI -pg 1 -lvl 14 -x 6030 -y 2730 -defaultsOSRD
preplace port SYS_I2C -pg 1 -lvl 14 -x 6030 -y 2140 -defaultsOSRD
preplace port SYNTH_SPI -pg 1 -lvl 14 -x 6030 -y 2570 -defaultsOSRD
preplace port port-id_TRX_DATA_CLK -pg 1 -lvl 0 -x 0 -y 1370 -defaultsOSRD
preplace port port-id_TRX_FBCLK -pg 1 -lvl 14 -x 6030 -y 320 -defaultsOSRD
preplace port port-id_TRX_TXFRAME -pg 1 -lvl 14 -x 6030 -y 340 -defaultsOSRD
preplace port port-id_TRX_RXFRAME -pg 1 -lvl 0 -x 0 -y 1390 -defaultsOSRD
preplace port port-id_TRX_EN -pg 1 -lvl 14 -x 6030 -y 380 -defaultsOSRD
preplace port port-id_TRX_TXNRX -pg 1 -lvl 14 -x 6030 -y 400 -defaultsOSRD
preplace port port-id_PCIe_RESETn -pg 1 -lvl 0 -x 0 -y 1740 -defaultsOSRD
preplace port port-id_FPGA_CLK1 -pg 1 -lvl 0 -x 0 -y 2390 -defaultsOSRD
preplace port port-id_TRX_CLK_OUT -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace port port-id_FPGA_CLK0 -pg 1 -lvl 0 -x 0 -y 3740 -defaultsOSRD
preplace port port-id_TRX_5V0_PA1_OCn -pg 1 -lvl 0 -x 0 -y 4680 -defaultsOSRD
preplace port port-id_TRX_5V0_PA2_OCn -pg 1 -lvl 0 -x 0 -y 4700 -defaultsOSRD
preplace port port-id_TRX_5V0_BIAS_T1_OCn -pg 1 -lvl 0 -x 0 -y 4640 -defaultsOSRD
preplace port port-id_TRX_5V0_BIAS_T2_OCn -pg 1 -lvl 0 -x 0 -y 4660 -defaultsOSRD
preplace port port-id_SYNTH_LD -pg 1 -lvl 0 -x 0 -y 4430 -defaultsOSRD
preplace port port-id_CLK_MNGR_IRQn -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port port-id_VIN_REG_ALERTn -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_CODEC_I2S_BCLK -pg 1 -lvl 14 -x 6030 -y 3500 -defaultsOSRD
preplace port port-id_CODEC_I2S_LRCLK -pg 1 -lvl 14 -x 6030 -y 3520 -defaultsOSRD
preplace port port-id_CODEC_I2S_SDIN -pg 1 -lvl 14 -x 6030 -y 3540 -defaultsOSRD
preplace port port-id_CODEC_I2S_SDOUT -pg 1 -lvl 0 -x 0 -y 4580 -defaultsOSRD
preplace port port-id_CODEC_MCLK -pg 1 -lvl 14 -x 6030 -y 3600 -defaultsOSRD
preplace portBus TRX_P1_RXDATA -pg 1 -lvl 0 -x 0 -y 1350 -defaultsOSRD
preplace portBus TRX_P0_TXDATA -pg 1 -lvl 14 -x 6030 -y 360 -defaultsOSRD
preplace portBus TRX_CTRL_OUT -pg 1 -lvl 0 -x 0 -y 560 -defaultsOSRD
preplace portBus TRX_CTRL_IN -pg 1 -lvl 14 -x 6030 -y 3700 -defaultsOSRD
preplace portBus TRX_EN_AGC -pg 1 -lvl 14 -x 6030 -y 3800 -defaultsOSRD
preplace portBus CODEC_RSTn -pg 1 -lvl 14 -x 6030 -y 2000 -defaultsOSRD
preplace portBus PCIe_CLKREQn -pg 1 -lvl 14 -x 6030 -y 4520 -defaultsOSRD
preplace portBus TRX_RESETn -pg 1 -lvl 14 -x 6030 -y 3900 -defaultsOSRD
preplace portBus TRX_SYNC_IN -pg 1 -lvl 14 -x 6030 -y 4000 -defaultsOSRD
preplace portBus SYNTH_RESETn -pg 1 -lvl 14 -x 6030 -y 4420 -defaultsOSRD
preplace portBus SYNTH_MUTE -pg 1 -lvl 14 -x 6030 -y 4220 -defaultsOSRD
preplace portBus SYNTH_SYNC -pg 1 -lvl 14 -x 6030 -y 4320 -defaultsOSRD
preplace portBus SYNTH_CE -pg 1 -lvl 14 -x 6030 -y 4120 -defaultsOSRD
preplace portBus CLK_MNGR_OEn -pg 1 -lvl 14 -x 6030 -y 2900 -defaultsOSRD
preplace portBus PM_I2C_EN -pg 1 -lvl 14 -x 6030 -y 3000 -defaultsOSRD
preplace portBus CM4_WAKE -pg 1 -lvl 14 -x 6030 -y 3360 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 11 -x 4440 -y 3490 -defaultsOSRD
preplace inst logic_and_0 -pg 1 -lvl 3 -x 720 -y 1480 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 13 -x 5820 -y 3190 -defaultsOSRD
preplace inst rst_mig_7series_0_166M -pg 1 -lvl 7 -x 2470 -y 3430 -defaultsOSRD
preplace inst rst_axi_pcie_0_125M -pg 1 -lvl 4 -x 1070 -y 2010 -swap {0 4 2 3 1 7 9 8 5 6} -defaultsOSRD
preplace inst ad9361_dac_unpacker -pg 1 -lvl 10 -x 3990 -y 620 -defaultsOSRD
preplace inst logic_or_1 -pg 1 -lvl 9 -x 3370 -y 1130 -defaultsOSRD
preplace inst logic_or_0 -pg 1 -lvl 2 -x 380 -y 1470 -swap {1 0 2} -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 12 -x 5100 -y 2750 -defaultsOSRD
preplace inst irq_concat_0 -pg 1 -lvl 10 -x 3990 -y 2400 -defaultsOSRD
preplace inst GND_0 -pg 1 -lvl 13 -x 5820 -y 4520 -defaultsOSRD
preplace inst axi_ad9361 -pg 1 -lvl 12 -x 5100 -y 650 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 10 -x 3990 -y 3490 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 13 -x 5820 -y 2000 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 28 27} -defaultsOSRD
preplace inst axi_pcie_0 -pg 1 -lvl 8 -x 2910 -y 2760 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 10 -x 3990 -y 2060 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 13 -x 5820 -y 2370 -defaultsOSRD
preplace inst axi_quad_spi_1 -pg 1 -lvl 13 -x 5820 -y 2740 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 6 -x 1970 -y 2970 -swap {0 1 2 4 3} -defaultsOSRD
preplace inst logic_and_2 -pg 1 -lvl 9 -x 3370 -y 1320 -defaultsOSRD
preplace inst picorv32_0 -pg 1 -lvl 6 -x 1970 -y 2820 -defaultsOSRD
preplace inst axi_iic_1 -pg 1 -lvl 13 -x 5820 -y 2160 -defaultsOSRD
preplace inst axi_quad_spi_2 -pg 1 -lvl 13 -x 5820 -y 2580 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 8 -x 2910 -y 3730 -defaultsOSRD
preplace inst gpio_slice_trx_ctrl_out -pg 1 -lvl 13 -x 5820 -y 3700 -defaultsOSRD
preplace inst gpio_slice_trx_sync_in -pg 1 -lvl 13 -x 5820 -y 4000 -defaultsOSRD
preplace inst gpio_slice_trx_en_agc -pg 1 -lvl 13 -x 5820 -y 3800 -defaultsOSRD
preplace inst gpio_concat_0 -pg 1 -lvl 10 -x 3990 -y 280 -defaultsOSRD
preplace inst GND_3 -pg 1 -lvl 9 -x 3370 -y 260 -defaultsOSRD
preplace inst gpio_slice_trx_up_txnrx -pg 1 -lvl 10 -x 3990 -y 1040 -defaultsOSRD
preplace inst gpio_slice_trx_up_enable -pg 1 -lvl 10 -x 3990 -y 940 -defaultsOSRD
preplace inst gpio_concat_0_1 -pg 1 -lvl 9 -x 3370 -y 4670 -defaultsOSRD
preplace inst gpio_concat_1 -pg 1 -lvl 10 -x 3990 -y 3880 -defaultsOSRD
preplace inst GND_4 -pg 1 -lvl 9 -x 3370 -y 3810 -defaultsOSRD
preplace inst gpio_slice_synth_ce -pg 1 -lvl 13 -x 5820 -y 4120 -defaultsOSRD
preplace inst gpio_slice_synth_mute -pg 1 -lvl 13 -x 5820 -y 4220 -defaultsOSRD
preplace inst gpio_slice_synth_sync -pg 1 -lvl 13 -x 5820 -y 4320 -defaultsOSRD
preplace inst gpio_slice_pm_i2c_en -pg 1 -lvl 13 -x 5820 -y 3000 -defaultsOSRD
preplace inst gpio_slice_clk_mngr_oen -pg 1 -lvl 13 -x 5820 -y 2900 -defaultsOSRD
preplace inst GND_5 -pg 1 -lvl 9 -x 3370 -y 60 -defaultsOSRD
preplace inst GND_6 -pg 1 -lvl 9 -x 3370 -y 3710 -defaultsOSRD
preplace inst ad9361_adc_packer -pg 1 -lvl 5 -x 1470 -y 1190 -swap {0 1 2 3 4 16 14 5 7 9 11 15 12 6 8 10 13} -defaultsOSRD
preplace inst axi_dmac_i2s_rx -pg 1 -lvl 6 -x 1970 -y 2330 -defaultsOSRD
preplace inst axi_dmac_rf_rx -pg 1 -lvl 6 -x 1970 -y 1750 -defaultsOSRD
preplace inst axi_dmac_i2s_tx -pg 1 -lvl 6 -x 1970 -y 2630 -defaultsOSRD
preplace inst axi_dmac_rf_tx -pg 1 -lvl 6 -x 1970 -y 1470 -defaultsOSRD
preplace inst gpio_slice_trx_resetn -pg 1 -lvl 13 -x 5820 -y 3900 -defaultsOSRD
preplace inst GND_7 -pg 1 -lvl 9 -x 3370 -y 360 -defaultsOSRD
preplace inst gpio_slice_synth_resetn -pg 1 -lvl 13 -x 5820 -y 4420 -defaultsOSRD
preplace inst GND_8 -pg 1 -lvl 9 -x 3370 -y 3910 -defaultsOSRD
preplace inst rst_clk_wiz_0_250M -pg 1 -lvl 9 -x 3370 -y 4050 -defaultsOSRD
preplace inst gpio_slice_sys_aux_reset -pg 1 -lvl 2 -x 380 -y 2170 -defaultsOSRD
preplace inst gpio_slice_cpu_resetn -pg 1 -lvl 4 -x 1070 -y 2820 -defaultsOSRD
preplace inst gpio_concat_2 -pg 1 -lvl 10 -x 3990 -y 3110 -defaultsOSRD
preplace inst GND_9 -pg 1 -lvl 9 -x 3370 -y 3470 -defaultsOSRD
preplace inst gpio_slice_cm4_wake -pg 1 -lvl 13 -x 5820 -y 3360 -defaultsOSRD
preplace inst GND_1 -pg 1 -lvl 10 -x 3990 -y 100 -defaultsOSRD
preplace inst GND_11 -pg 1 -lvl 9 -x 3370 -y 2310 -defaultsOSRD
preplace inst GND_13 -pg 1 -lvl 10 -x 3990 -y 820 -defaultsOSRD
preplace inst GND_14 -pg 1 -lvl 9 -x 3370 -y 160 -defaultsOSRD
preplace inst gpio_concat_0_2 -pg 1 -lvl 9 -x 3370 -y 490 -defaultsOSRD
preplace inst GND_15 -pg 1 -lvl 9 -x 3370 -y 3370 -defaultsOSRD
preplace inst rst_axi_pcie_0_125M_pcie_core -pg 1 -lvl 6 -x 1970 -y 2050 -defaultsOSRD
preplace inst GND_17 -pg 1 -lvl 5 -x 1470 -y 2090 -defaultsOSRD
preplace inst GND_18 -pg 1 -lvl 3 -x 720 -y 2030 -defaultsOSRD
preplace inst GND_19 -pg 1 -lvl 6 -x 1970 -y 3450 -defaultsOSRD
preplace inst GND_20 -pg 1 -lvl 8 -x 2910 -y 4050 -defaultsOSRD
preplace inst rst_pulse_gen_0 -pg 1 -lvl 3 -x 720 -y 2160 -defaultsOSRD
preplace inst axi_peripheral_interconnect -pg 1 -lvl 11 -x 4440 -y 2090 -defaultsOSRD
preplace inst axi_pcie_interconnect -pg 1 -lvl 9 -x 3370 -y 3100 -defaultsOSRD
preplace inst axi_cpu_dma_interconnect -pg 1 -lvl 7 -x 2470 -y 2450 -defaultsOSRD
preplace inst gpio_slice_ddr_reset -pg 1 -lvl 8 -x 2910 -y 3950 -defaultsOSRD
preplace inst GND_21 -pg 1 -lvl 9 -x 3370 -y 4410 -defaultsOSRD
preplace inst GND_22 -pg 1 -lvl 9 -x 3370 -y 4510 -defaultsOSRD
preplace inst gpio_slice_ddr_intf_reset -pg 1 -lvl 5 -x 1470 -y 3590 -defaultsOSRD
preplace inst logic_or_2 -pg 1 -lvl 6 -x 1970 -y 3580 -defaultsOSRD
preplace inst rst_axi_ad9361_61M44 -pg 1 -lvl 2 -x 380 -y 1780 -defaultsOSRD
preplace inst VCC_0 -pg 1 -lvl 1 -x 100 -y 1900 -defaultsOSRD
preplace inst GND_23 -pg 1 -lvl 1 -x 100 -y 1800 -defaultsOSRD
preplace inst logic_or_3 -pg 1 -lvl 9 -x 3370 -y 1530 -defaultsOSRD
preplace inst logic_not_0 -pg 1 -lvl 8 -x 2910 -y 1530 -defaultsOSRD
preplace inst logic_or_4 -pg 1 -lvl 3 -x 720 -y 1630 -defaultsOSRD
preplace inst logic_not_1 -pg 1 -lvl 2 -x 380 -y 1620 -defaultsOSRD
preplace inst axi_rf_timestamping_0 -pg 1 -lvl 12 -x 5100 -y 1450 -defaultsOSRD
preplace inst axi_gpio_2 -pg 1 -lvl 12 -x 5100 -y 3230 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 12 -x 5100 -y 1890 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 12 -x 5100 -y 3760 -defaultsOSRD
preplace inst rst_FPGA_CLK1_49M152 -pg 1 -lvl 9 -x 3370 -y 4250 -defaultsOSRD
preplace inst GND_25 -pg 1 -lvl 8 -x 2910 -y 4270 -defaultsOSRD
preplace inst VCC_1 -pg 1 -lvl 8 -x 2910 -y 4370 -defaultsOSRD
preplace inst gpio_slice_i2s_reset -pg 1 -lvl 8 -x 2910 -y 4170 -defaultsOSRD
preplace inst axi_i2s_0 -pg 1 -lvl 13 -x 5820 -y 3540 -defaultsOSRD
preplace inst axi_irq_controller_0 -pg 1 -lvl 12 -x 5100 -y 2430 -defaultsOSRD
preplace inst user_led_0 -pg 1 -lvl 10 -x 3990 -y 3610 -defaultsOSRD
preplace netloc FPGA_CLK0_1 1 0 8 NJ 3740 NJ 3740 NJ 3740 NJ 3740 NJ 3740 NJ 3740 NJ 3740 NJ
preplace netloc FPGA_CLK1_1 1 0 13 NJ 2390 NJ 2390 NJ 2390 NJ 2390 NJ 2390 1640 4110 NJ 4110 NJ 4110 3100 4150 NJ 4150 4270 3550 NJ 3550 NJ
preplace netloc GND_0_dout 1 13 1 NJ 4520
preplace netloc GND_11_dout 1 9 1 3710 2310n
preplace netloc GND_13_dout 1 10 2 NJ 820 4810
preplace netloc GND_14_dout 1 9 1 3810 160n
preplace netloc GND_15_dout 1 9 1 3690 3090n
preplace netloc GND_17_dout 1 5 1 1630 2050n
preplace netloc GND_18_dout 1 3 1 NJ 2030
preplace netloc GND_19_dout 1 6 1 NJ 3450
preplace netloc GND_1_dout 1 10 2 NJ 100 4890
preplace netloc GND_20_dout 1 8 1 3150J 4050n
preplace netloc GND_21_dout 1 9 1 3800J 3270n
preplace netloc GND_22_dout 1 9 1 3770 3130n
preplace netloc GND_23_dout 1 1 1 NJ 1800
preplace netloc GND_25_dout 1 8 1 NJ 4270
preplace netloc GND_3_dout 1 9 1 3770J 260n
preplace netloc GND_4_dout 1 9 1 3550J 3810n
preplace netloc GND_5_dout 1 9 1 3820J 60n
preplace netloc GND_6_dout 1 9 1 3570J 3710n
preplace netloc GND_7_dout 1 9 1 NJ 360
preplace netloc GND_8_dout 1 9 1 NJ 3910
preplace netloc GND_9_dout 1 9 1 3560 3010n
preplace netloc M02_ARESETN_1 1 7 2 2710 3210 NJ
preplace netloc M16_ARESETN_1 1 2 9 560J 1890 NJ 1890 NJ 1890 1750J 1900 NJ 1900 NJ 1900 NJ 1900 NJ 1900 4240
preplace netloc RXCLK_1 1 0 12 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 1650J 1290 NJ 1290 NJ 1290 3100J 1220 NJ 1220 NJ 1220 4590J
preplace netloc RXDATA_1 1 0 12 NJ 1350 NJ 1350 NJ 1350 890J 1360 NJ 1360 1640J 1280 NJ 1280 NJ 1280 3090J 1210 NJ 1210 NJ 1210 4620J
preplace netloc RXFRAME_1 1 0 12 NJ 1390 180J 1380 NJ 1380 NJ 1380 NJ 1380 1660J 1300 NJ 1300 NJ 1300 3180J 1230 NJ 1230 NJ 1230 4630J
preplace netloc SYNTH_LD_1 1 0 10 NJ 4430 NJ 4430 NJ 4430 NJ 4430 NJ 4430 NJ 4430 NJ 4430 NJ 4430 3180J 4350 3820J
preplace netloc TRX_5V0_BIAS_T1_OCn_1 1 0 9 NJ 4640 NJ 4640 NJ 4640 NJ 4640 NJ 4640 NJ 4640 NJ 4640 NJ 4640 NJ
preplace netloc TRX_5V0_BIAS_T2_OCn_1 1 0 9 NJ 4660 NJ 4660 NJ 4660 NJ 4660 NJ 4660 NJ 4660 NJ 4660 NJ 4660 NJ
preplace netloc TRX_5V0_PA1_OCn_1 1 0 9 NJ 4680 NJ 4680 NJ 4680 NJ 4680 NJ 4680 NJ 4680 NJ 4680 NJ 4680 NJ
preplace netloc TRX_5V0_PA2_OCn_1 1 0 9 NJ 4700 NJ 4700 NJ 4700 NJ 4700 NJ 4700 NJ 4700 NJ 4700 NJ 4700 NJ
preplace netloc TRX_CTRL_OUT_1 1 0 10 NJ 560 NJ 560 NJ 560 NJ 560 NJ 560 NJ 560 NJ 560 NJ 560 NJ 560 3550J
preplace netloc VCC_0_dout 1 1 1 190J 1820n
preplace netloc VCC_1_dout 1 8 1 3120J 4290n
preplace netloc ad9361_adc_packer_fifo_wr_overflow 1 5 7 NJ 1200 NJ 1200 NJ 1200 NJ 1200 NJ 1200 NJ 1200 4870
preplace netloc ad9361_dac_unpacker_fifo_rd_underflow 1 10 2 NJ 590 4680
preplace netloc ad9361_dac_unpacker_s_axis_ready 1 6 4 2160 580 NJ 580 NJ 580 3580J
preplace netloc axi_ad9361_0_adc_data_i0 1 4 9 1270 980 NJ 980 NJ 980 NJ 980 NJ 980 3790J 1120 NJ 1120 NJ 1120 5460
preplace netloc axi_ad9361_0_adc_data_i1 1 4 9 1310 1030 NJ 1030 NJ 1030 NJ 1030 NJ 1030 3720J 1170 NJ 1170 NJ 1170 5420
preplace netloc axi_ad9361_0_adc_data_q0 1 4 9 1290 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 3760J 1140 NJ 1140 NJ 1140 5440
preplace netloc axi_ad9361_0_adc_data_q1 1 4 9 1310 1350 1630J 1190 NJ 1190 NJ 1190 3090J 1050 3710J 1180 NJ 1180 NJ 1180 5410
preplace netloc axi_ad9361_0_adc_enable_i0 1 4 9 1260 970 NJ 970 NJ 970 NJ 970 NJ 970 3800J 1110 NJ 1110 NJ 1110 5470
preplace netloc axi_ad9361_0_adc_enable_i1 1 4 9 1300 1010 NJ 1010 NJ 1010 NJ 1010 NJ 1010 3750J 1150 NJ 1150 NJ 1150 5430
preplace netloc axi_ad9361_0_adc_enable_q0 1 4 9 1280 990 NJ 990 NJ 990 NJ 990 NJ 990 3780J 1130 NJ 1130 NJ 1130 5450
preplace netloc axi_ad9361_0_adc_enable_q1 1 4 9 1250 1020 NJ 1020 NJ 1020 NJ 1020 NJ 1020 3740J 1160 NJ 1160 NJ 1160 5400
preplace netloc axi_ad9361_0_adc_valid_i0 1 1 12 190 1390 NJ 1390 NJ 1390 NJ 1390 1670J 1310 2290J 1400 NJ 1400 NJ 1400 3610J 1390 4170J 1370 4650J 1300 5490
preplace netloc axi_ad9361_0_adc_valid_i1 1 1 12 200 1400 NJ 1400 NJ 1400 NJ 1400 1680J 1320 2280J 1410 NJ 1410 NJ 1410 3620J 1400 4180J 1380 4660J 1310 5480
preplace netloc axi_ad9361_0_dac_enable_i0 1 9 4 3810 440 NJ 440 4840J 1070 5360
preplace netloc axi_ad9361_0_dac_enable_i1 1 9 4 3770 450 NJ 450 4600J 1080 5330
preplace netloc axi_ad9361_0_dac_enable_q0 1 9 4 3820 460 NJ 460 4820J 1090 5350
preplace netloc axi_ad9361_0_dac_enable_q1 1 9 4 3810 1100 NJ 1100 NJ 1100 5320
preplace netloc axi_ad9361_0_dac_valid_i0 1 8 5 3190 1060 3690J 1190 NJ 1190 NJ 1190 5390
preplace netloc axi_ad9361_0_dac_valid_i1 1 8 5 3190 1240 NJ 1240 NJ 1240 NJ 1240 5370
preplace netloc axi_ad9361_0_enable 1 12 2 NJ 380 NJ
preplace netloc axi_ad9361_0_gps_pps_irq 1 9 4 3820 2190 4180J 2590 4730J 2270 5510
preplace netloc axi_ad9361_0_l_clk 1 1 12 190 1560 NJ 1560 NJ 1560 1290 1690 1770 1350 2250J 1450 NJ 1450 NJ 1450 3640 880 4260 1390 4770 1040 5380
preplace netloc axi_ad9361_0_rst 1 1 12 200 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 4180J 1600 NJ 1600 5500
preplace netloc axi_ad9361_0_tx_clk_out 1 12 2 NJ 320 NJ
preplace netloc axi_ad9361_0_tx_data_out 1 12 2 NJ 360 NJ
preplace netloc axi_ad9361_0_tx_frame_out 1 12 2 NJ 340 NJ
preplace netloc axi_ad9361_0_txnrx 1 12 2 NJ 400 NJ
preplace netloc axi_ad9361_adc_r1_mode 1 8 5 3090 420 NJ 420 NJ 420 4880J 1050 5340
preplace netloc axi_ad9361_dac_r1_mode 1 8 5 3090 570 3570J 430 NJ 430 4860J 1060 5310
preplace netloc axi_dmac_i2s_rx_irq 1 6 4 2190 2190 NJ 2190 NJ 2190 3680J
preplace netloc axi_dmac_i2s_tx_irq 1 6 4 2180 2710 2650J 2550 NJ 2550 3550J
preplace netloc axi_dmac_rf_rx_fifo_wr_xfer_req 1 1 11 200 1680 560J 1700 NJ 1700 NJ 1700 1660 1590 NJ 1590 NJ 1590 3100J 1460 NJ 1460 NJ 1460 4650J
preplace netloc axi_dmac_rf_rx_irq 1 6 4 2220 2170 NJ 2170 NJ 2170 3710J
preplace netloc axi_dmac_rf_tx_irq 1 6 4 2230 2180 NJ 2180 NJ 2180 3690J
preplace netloc axi_dmac_rf_tx_m_axis_data 1 6 4 2170 1390 NJ 1390 NJ 1390 3600J
preplace netloc axi_dmac_rf_tx_m_axis_valid 1 6 6 NJ 1470 NJ 1470 3090 1420 NJ 1420 NJ 1420 4770J
preplace netloc axi_dmac_rf_tx_m_axis_xfer_req 1 6 2 NJ 1530 NJ
preplace netloc axi_gpio_0_gpio_io_o 1 9 4 3820 2140 4220J 2550 4710J 2120 5600
preplace netloc axi_gpio_1_gpio_io_o 1 12 1 5340 3760n
preplace netloc axi_gpio_2_gpio_io_o 1 1 12 200 2230 NJ 2230 880 2880 1280 3820 NJ 3820 NJ 3820 2700 3540 NJ 3540 3730J 3340 NJ 3340 4620J 3330 5460
preplace netloc axi_i2s_0_i2s_bclk 1 13 1 NJ 3500
preplace netloc axi_i2s_0_i2s_lrclk 1 13 1 NJ 3520
preplace netloc axi_i2s_0_i2s_mclk 1 13 1 NJ 3600
preplace netloc axi_i2s_0_i2s_sdata_out 1 13 1 NJ 3540
preplace netloc axi_iic_0_gpo 1 13 1 NJ 2000
preplace netloc axi_iic_0_iic2intc_irpt 1 9 5 3750 2170 4200J 2570 4600J 2130 5590J 2080 6010
preplace netloc axi_iic_1_gpo 1 12 2 5650 2840 6010
preplace netloc axi_iic_1_iic2intc_irpt 1 9 5 3770 2180 4190J 2580 4720J 2260 5520J 2240 5990
preplace netloc axi_irq_controller_0_cpu_irq_out 1 5 8 1780 2510 2190J 2720 2660J 2560 NJ 2560 3650J 2610 4160J 2600 4740J 2280 5310
preplace netloc axi_irq_controller_0_pcie_msi_request 1 7 6 2710 2580 NJ 2580 3550J 2630 NJ 2630 4800J 2560 5320
preplace netloc axi_irq_controller_0_pcie_msi_vector 1 7 6 2720 2610 3150J 2670 3550J 2680 NJ 2680 4850J 2600 5310
preplace netloc axi_pcie_0_INTX_MSI_Grant 1 8 4 NJ 2810 3650J 2700 NJ 2700 4820
preplace netloc axi_pcie_0_MSI_Vector_Width 1 8 4 3130J 2830 3690J 2720 NJ 2720 4620
preplace netloc axi_pcie_0_MSI_enable 1 8 4 3090J 2820 3660J 2710 NJ 2710 4810
preplace netloc axi_pcie_0_axi_aclk_out 1 2 11 570 1970 870 1900 NJ 1900 1740 2520 2290 2890 2670J 2910 3150 2730 3720 1980 4290 1620 4780 2300 5640
preplace netloc axi_pcie_0_axi_ctl_aclk_out 1 8 3 3110J 2740 3590J 2690 4230
preplace netloc axi_pcie_0_interrupt_out 1 8 2 3100 2370 NJ
preplace netloc axi_pcie_0_mmcm_lock 1 3 7 890 1910 NJ 1910 1660 1950 NJ 1950 NJ 1950 3180 2800 3630
preplace netloc axi_pcie_0_user_link_up 1 8 2 NJ 2710 3580
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 9 5 3800 2650 NJ 2650 4840J 2590 5560J 2490 5990
preplace netloc axi_quad_spi_1_ip2intc_irpt 1 9 5 3810 2740 NJ 2740 4870J 2620 5610J 3060 6000
preplace netloc axi_quad_spi_2_ip2intc_irpt 1 9 5 3820 2730 NJ 2730 4860J 2610 5620J 2830 5990
preplace netloc axi_rf_timestamping_0_rx_enable 1 2 11 570 1410 NJ 1410 NJ 1410 1690J 1330 2270J 1430 NJ 1430 NJ 1430 3750J 1440 NJ 1440 4690J 1590 5310
preplace netloc axi_rf_timestamping_0_tx_enable 1 8 5 3190 1250 NJ 1250 NJ 1250 NJ 1250 5310
preplace netloc clk_wiz_0_clk_out1 1 8 5 3190 3560 3760J 3370 NJ 3370 NJ 3370 5630J
preplace netloc clk_wiz_0_delay_ref_clk 1 8 5 3130J 3580 3810J 3410 NJ 3410 4750 3360 5330J
preplace netloc clk_wiz_0_locked 1 8 2 3180 2870 3620J
preplace netloc gpio_concat_0_2_dout 1 9 1 3560 280n
preplace netloc gpio_concat_0_dout 1 10 2 4280 1630 4690J
preplace netloc gpio_concat_1_dout 1 9 1 3670 240n
preplace netloc gpio_concat_2_dout 1 10 2 NJ 3880 4870
preplace netloc gpio_concat_2_dout1 1 10 2 4180 3260 NJ
preplace netloc gpio_slice_clk_mngr_oen_Dout 1 13 1 NJ 2900
preplace netloc gpio_slice_cm4_wake_Dout 1 13 1 NJ 3360
preplace netloc gpio_slice_cpu_resetn_Dout 1 4 2 NJ 2820 NJ
preplace netloc gpio_slice_ddr_intf_reset_Dout 1 5 1 NJ 3590
preplace netloc gpio_slice_ddr_reset_Dout 1 8 1 3170J 3950n
preplace netloc gpio_slice_i2s_reset_Dout 1 8 1 3090J 4170n
preplace netloc gpio_slice_pm_i2c_en_Dout 1 13 1 NJ 3000
preplace netloc gpio_slice_synth_ce_Dout 1 13 1 NJ 4120
preplace netloc gpio_slice_synth_mute_Dout 1 13 1 NJ 4220
preplace netloc gpio_slice_synth_resetn_Dout 1 13 1 NJ 4420
preplace netloc gpio_slice_synth_sync_Dout 1 13 1 NJ 4320
preplace netloc gpio_slice_sys_aux_reset_Dout 1 2 1 NJ 2170
preplace netloc gpio_slice_trx_en_agc_Dout 1 13 1 NJ 3800
preplace netloc gpio_slice_trx_resestn_Dout 1 13 1 NJ 3900
preplace netloc gpio_slice_trx_sync_in_Dout 1 13 1 NJ 4000
preplace netloc gpio_slice_trx_up_enable_Dout 1 10 2 NJ 940 4650J
preplace netloc gpio_slice_trx_up_txnrx_Dout 1 10 2 NJ 1040 4660J
preplace netloc i2s_sdata_in_0_1 1 0 14 NJ 4580 NJ 4580 NJ 4580 NJ 4580 NJ 4580 NJ 4580 NJ 4580 NJ 4580 NJ 4580 NJ 4580 NJ 4580 NJ 4580 NJ 4580 6000
preplace netloc irq_concat_0_dout 1 10 2 4170 2610 4760J
preplace netloc logic_and_0_Res 1 3 2 880 1270 NJ
preplace netloc logic_and_2_Res 1 9 1 3590 560n
preplace netloc logic_not_0_Res 1 8 1 3190 1520n
preplace netloc logic_not_1_Res 1 2 1 NJ 1620
preplace netloc logic_or_0_Res 1 2 10 560 1550 NJ 1550 NJ 1550 1700J 1340 2260J 1440 NJ 1440 NJ 1440 3720J 1450 NJ 1450 4600
preplace netloc logic_or_1_Res 1 9 3 3770 1430 NJ 1430 4760J
preplace netloc logic_or_2_Res 1 6 1 2220 3430n
preplace netloc logic_or_3_Res 1 9 1 3650 620n
preplace netloc logic_or_4_Res 1 3 2 870 1250 NJ
preplace netloc mig_7series_0_init_calib_complete 1 9 5 3820 2870 NJ 2870 4600J 2880 5550J 3070 6010
preplace netloc mig_7series_0_mmcm_locked 1 6 8 2250 3310 NJ 3310 NJ 3310 3810 3400 NJ 3400 NJ 3400 5310J 3420 5990
preplace netloc mig_7series_0_ui_clk 1 6 8 2280 3530 NJ 3530 3110 3570 3790J 3390 NJ 3390 NJ 3390 5650J 3300 6000
preplace netloc mig_7series_0_ui_clk_sync_rst 1 5 9 1790 3510 2150J 3540 2650J 3550 NJ 3550 3750J 3350 NJ 3350 4650J 3340 5570J 3080 5990
preplace netloc picorv32_0_eoi 1 6 6 2280 2730 2670J 2570 NJ 2570 3560J 2620 NJ 2620 4770J
preplace netloc picorv32_0_trap 1 6 4 2150 2940 NJ 2940 3170J 2880 3610J
preplace netloc rst_FPGA_CLK1_49M152_interconnect_aresetn 1 9 2 3710J 2880 4250
preplace netloc rst_FPGA_CLK1_49M152_peripheral_aresetn 1 9 4 3780 3790 NJ 3790 4700J 3850 5650J
preplace netloc rst_axi_ad9361_61M44_peripheral_aresetn 1 2 10 NJ 1820 NJ 1820 NJ 1820 1730J 1620 NJ 1620 NJ 1620 NJ 1620 3630 1410 NJ 1410 NJ
preplace netloc rst_axi_ad9361_61M44_peripheral_reset 1 2 7 570 1710 NJ 1710 NJ 1710 1720J 1610 NJ 1610 NJ 1610 3190
preplace netloc rst_axi_pcie_0_125M_interconnect_aresetn 1 4 7 1290J 2150 NJ 2150 2170 2960 NJ 2960 3190 2890 3640 2150 4280
preplace netloc rst_axi_pcie_0_125M_pcie_core_peripheral_aresetn 1 6 2 2200 2750 NJ
preplace netloc rst_axi_pcie_0_125M_peripheral_aresetn 1 4 9 1260 1680 1760 2900 NJ 2900 2660 3590 NJ 3590 3820 3680 NJ 3680 4790 2090 5650
preplace netloc rst_mig_7series_0_166M_peripheral_aresetn 1 7 6 NJ 3470 3150J 3530 3700 3380 NJ 3380 NJ 3380 5640J
preplace netloc rst_mig_7series_0_250M_peripheral_aresetn 1 9 4 3740 3360 NJ 3360 4680J 3350 5620J
preplace netloc rst_pulse_gen_0_rst_out 1 3 1 870 2010n
preplace netloc util_ds_buf_0_IBUF_OUT 1 6 2 2190J 2910 2650J
preplace netloc util_upack2_1_fifo_rd_data_0 1 10 2 NJ 610 4650
preplace netloc util_upack2_1_fifo_rd_data_1 1 10 2 NJ 630 4850
preplace netloc util_upack2_1_fifo_rd_data_2 1 10 2 NJ 650 4610
preplace netloc util_upack2_1_fifo_rd_data_3 1 10 2 NJ 670 4830
preplace netloc util_vector_logic_2_Res 1 0 9 NJ 1740 180 2090 NJ 2090 880 2110 1310J 2030 1690 3050 2190 3810 NJ 3810 3130
preplace netloc xadc_wiz_0_ip2intc_irpt 1 9 4 3750 2750 NJ 2750 4880J 2630 5310
preplace netloc xadc_wiz_0_temp_out 1 12 1 5560 2810n
preplace netloc xlslice_0_Dout 1 13 1 NJ 3700
preplace netloc PCIe_REFCLK_1 1 0 6 NJ 2970 NJ 2970 NJ 2970 NJ 2970 NJ 2970 NJ
preplace netloc Vp_Vn_0_1 1 0 12 NJ 3040 NJ 3040 NJ 3040 NJ 3040 NJ 3040 NJ 3040 2260J 2920 NJ 2920 3140J 2850 NJ 2850 NJ 2850 4890J
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 10 1 NJ 3490
preplace netloc axi_dmac_i2s_rx_m_dest_axi 1 6 1 N 2310
preplace netloc axi_dmac_i2s_tx_m_axis 1 6 7 2160J 2930 NJ 2930 3160J 2860 NJ 2860 NJ 2860 4610J 2870 5350
preplace netloc axi_dmac_i2s_tx_m_src_axi 1 6 1 2230 2290n
preplace netloc axi_dmac_rf_rx_m_dest_axi 1 6 1 2210 1740n
preplace netloc axi_dmac_rf_tx_m_src_axi 1 6 1 2240 1410n
preplace netloc axi_i2s_0_m_axis 1 5 9 1770 3650 NJ 3650 NJ 3650 NJ 3650 3560J 3670 NJ 3670 NJ 3670 5460J 4060 5990
preplace netloc axi_iic_0_IIC 1 13 1 NJ 1980
preplace netloc axi_iic_1_IIC 1 13 1 NJ 2140
preplace netloc axi_interconnect_0_M00_AXI 1 5 7 1790 1890 NJ 1890 NJ 1890 NJ 1890 NJ 1890 4190J 1610 4600
preplace netloc axi_interconnect_0_M00_AXI1 1 9 1 3600 2040n
preplace netloc axi_interconnect_0_M00_AXI2 1 7 2 2690 2950 NJ
preplace netloc axi_interconnect_0_M01_AXI 1 5 7 1790 1600 NJ 1600 NJ 1600 NJ 1600 NJ 1600 4170J 1590 4610
preplace netloc axi_interconnect_0_M01_AXI1 1 9 4 3680J 2890 NJ 2890 NJ 2890 5540
preplace netloc axi_interconnect_0_M01_AXI2 1 7 1 2700 2460n
preplace netloc axi_interconnect_0_M02_AXI1 1 9 4 3550 3330 4290J 3140 NJ 3140 NJ
preplace netloc axi_interconnect_0_M03_AXI 1 11 2 NJ 1980 N
preplace netloc axi_interconnect_0_M03_AXI1 1 9 1 3570 3130n
preplace netloc axi_interconnect_0_M04_AXI 1 11 2 NJ 2000 5630
preplace netloc axi_interconnect_0_M05_AXI 1 7 5 2730 2600 3170J 2660 3560J 2670 NJ 2670 4630
preplace netloc axi_interconnect_0_M06_AXI 1 5 7 1790 2160 NJ 2160 NJ 2160 NJ 2160 NJ 2160 4210J 2560 4610
preplace netloc axi_interconnect_0_M07_AXI 1 5 7 1790 2740 NJ 2740 2680J 2590 3190J 2650 3570J 2660 NJ 2660 4590
preplace netloc axi_interconnect_0_M09_AXI 1 11 1 4690 2100n
preplace netloc axi_interconnect_0_M10_AXI 1 11 2 4680J 2570 5630
preplace netloc axi_interconnect_0_M11_AXI 1 11 2 N 2140 NJ
preplace netloc axi_interconnect_0_M12_AXI 1 11 2 4700 2290 5620J
preplace netloc axi_interconnect_0_M15_AXI 1 11 1 4640 450n
preplace netloc axi_pcie_0_M_AXI 1 8 1 3120 2670n
preplace netloc axi_pcie_0_pcie_7x_mgt 1 8 6 3090J 2640 NJ 2640 NJ 2640 4830J 2580 5530J 2250 NJ
preplace netloc axi_peripheral_interconnect_M02_AXI 1 11 1 4680 1860n
preplace netloc axi_peripheral_interconnect_M08_AXI 1 11 2 NJ 2080 5580
preplace netloc axi_peripheral_interconnect_M13_AXI 1 11 1 4660 2180n
preplace netloc axi_peripheral_interconnect_M14_AXI 1 11 1 4650 2200n
preplace netloc axi_peripheral_interconnect_M16_AXI 1 11 1 4670 1370n
preplace netloc axi_peripheral_interconnect_M17_AXI 1 11 1 4670 2260n
preplace netloc axi_protocol_convert_0_M_AXI 1 10 1 4200 1690n
preplace netloc axi_quad_spi_0_SPI_0 1 13 1 NJ 2360
preplace netloc axi_quad_spi_1_SPI_0 1 13 1 NJ 2730
preplace netloc axi_quad_spi_2_SPI_0 1 13 1 NJ 2570
preplace netloc mig_7series_0_DDR3 1 13 1 NJ 3150
preplace netloc picorv32_0_M_AXI 1 6 1 2260 2330n
preplace netloc util_cpack2_0_packed_fifo_wr 1 5 1 1710 1180n
preplace cgraphic comment_2 place top 809 -128 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_1 place top 814 -247 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_0 place top 815 -321 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 0 100 380 720 1070 1470 1970 2470 2910 3370 3990 4440 5100 5820 6030
pagesize -pg 1 -db -bbox -sgen -220 0 6250 4760
",
   "linecolor_comment_0":"",
   "linecolor_comment_1":"",
   "linecolor_comment_2":"",
   "textcolor_comment_0":"",
   "textcolor_comment_1":"",
   "textcolor_comment_2":""
}
{
   """""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_axi4_cnt""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"1",
   """""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_board_cnt""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"6",
   """""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_bram_cntlr_cnt""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"1",
   """""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"23",
   """""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""""""""""""""":"5"
}
{
   "/comment_0":"comment_0",
   "/comment_1":"comment_1",
   "/comment_2":"comment_2"
}