{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691404069710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691404069714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 07 18:27:49 2023 " "Processing started: Mon Aug 07 18:27:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691404069714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691404069714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lvds -c lvds " "Command: quartus_map --read_settings_files=on --write_settings_files=off lvds -c lvds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691404069714 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691404069959 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691404069959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/06_lvds_tx/testbench/lvds_tx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/testbench/lvds_tx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_tx_tb " "Found entity 1: lvds_tx_tb" {  } { { "../testbench/lvds_tx_tb.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/testbench/lvds_tx_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691404076717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691404076717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/lvds_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/lvds_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_tx " "Found entity 1: lvds_tx" {  } { { "ip/lvds_tx.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_tx.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691404076719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691404076719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/06_lvds_tx/rtl/lvds_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/rtl/lvds_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_test " "Found entity 1: lvds_test" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691404076720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691404076720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/lvds_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/lvds_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_rx " "Found entity 1: lvds_rx" {  } { { "ip/lvds_rx.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_rx.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691404076722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691404076722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/06_lvds_tx/testbench/lvds_test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/testbench/lvds_test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_test_tb " "Found entity 1: lvds_test_tb" {  } { { "../testbench/lvds_test_tb.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/testbench/lvds_test_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691404076724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691404076724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/rx_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/rx_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_pll " "Found entity 1: rx_pll" {  } { { "ip/rx_pll.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/rx_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691404076726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691404076726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_outclock lvds_test_tb.v(34) " "Verilog HDL Implicit Net warning at lvds_test_tb.v(34): created implicit net for \"rx_outclock\"" {  } { { "../testbench/lvds_test_tb.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/testbench/lvds_test_tb.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691404076726 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lvds_test " "Elaborating entity \"lvds_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1691404076906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx lvds_tx:lvds_tx " "Elaborating entity \"lvds_tx\" for hierarchy \"lvds_tx:lvds_tx\"" {  } { { "../rtl/lvds_test.v" "lvds_tx" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691404076914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_tx lvds_tx:lvds_tx\|altlvds_tx:ALTLVDS_TX_component " "Elaborating entity \"altlvds_tx\" for hierarchy \"lvds_tx:lvds_tx\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "ip/lvds_tx.v" "ALTLVDS_TX_component" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_tx.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691404076940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lvds_tx:lvds_tx\|altlvds_tx:ALTLVDS_TX_component " "Elaborated megafunction instantiation \"lvds_tx:lvds_tx\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "ip/lvds_tx.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_tx.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691404076941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lvds_tx:lvds_tx\|altlvds_tx:ALTLVDS_TX_component " "Instantiated megafunction \"lvds_tx:lvds_tx\|altlvds_tx:ALTLVDS_TX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "center_align_msb UNUSED " "Parameter \"center_align_msb\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coreclock_divide_by 2 " "Parameter \"coreclock_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 80.0 Mbps " "Parameter \"data_rate\" = \"80.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 8 " "Parameter \"deserialization_factor\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "differential_drive 0 " "Parameter \"differential_drive\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 100000 " "Parameter \"inclock_period\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lvds_tx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lvds_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_tx " "Parameter \"lpm_type\" = \"altlvds_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multi_clock OFF " "Parameter \"multi_clock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 1 " "Parameter \"number_of_channels\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_alignment EDGE_ALIGNED " "Parameter \"outclock_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_divide_by 4 " "Parameter \"outclock_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_duty_cycle 50 " "Parameter \"outclock_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_multiply_by 1 " "Parameter \"outclock_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_phase_shift 0 " "Parameter \"outclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_data_rate 80 " "Parameter \"output_data_rate\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_compensation_mode AUTO " "Parameter \"pll_compensation_mode\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock OFF " "Parameter \"pll_self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preemphasis_setting 0 " "Parameter \"preemphasis_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_input TX_CORECLK " "Parameter \"registered_input\" = \"TX_CORECLK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vod_setting 0 " "Parameter \"vod_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404076941 ""}  } { { "ip/lvds_tx.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_tx.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691404076941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lvds_tx_lvds_tx1.v 6 6 " "Found 6 design units, including 6 entities, in source file db/lvds_tx_lvds_tx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_tx_lvds_tx1_lvds_tx_ddio_out " "Found entity 1: lvds_tx_lvds_tx1_lvds_tx_ddio_out" {  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691404076980 ""} { "Info" "ISGN_ENTITY_NAME" "2 lvds_tx_lvds_tx1_lvds_tx_cmpr " "Found entity 2: lvds_tx_lvds_tx1_lvds_tx_cmpr" {  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691404076980 ""} { "Info" "ISGN_ENTITY_NAME" "3 lvds_tx_lvds_tx1_lvds_tx_cntr " "Found entity 3: lvds_tx_lvds_tx1_lvds_tx_cntr" {  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691404076980 ""} { "Info" "ISGN_ENTITY_NAME" "4 lvds_tx_lvds_tx1_lvds_tx_shift_reg " "Found entity 4: lvds_tx_lvds_tx1_lvds_tx_shift_reg" {  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691404076980 ""} { "Info" "ISGN_ENTITY_NAME" "5 lvds_tx_lvds_tx1_lvds_tx_shift_reg1 " "Found entity 5: lvds_tx_lvds_tx1_lvds_tx_shift_reg1" {  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v" 291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691404076980 ""} { "Info" "ISGN_ENTITY_NAME" "6 lvds_tx_lvds_tx1 " "Found entity 6: lvds_tx_lvds_tx1" {  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691404076980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691404076980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_lvds_tx1 lvds_tx:lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated " "Elaborating entity \"lvds_tx_lvds_tx1\" for hierarchy \"lvds_tx:lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\"" {  } { { "altlvds_tx.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691404076981 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dffe19a lvds_tx_lvds_tx1.v(357) " "Verilog HDL or VHDL warning at lvds_tx_lvds_tx1.v(357): object \"dffe19a\" assigned a value but never read" {  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691404076982 "|lvds_test|lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_lvds_tx1_lvds_tx_ddio_out lvds_tx:lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_ddio_out:ddio_out " "Elaborating entity \"lvds_tx_lvds_tx1_lvds_tx_ddio_out\" for hierarchy \"lvds_tx:lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_ddio_out:ddio_out\"" {  } { { "db/lvds_tx_lvds_tx1.v" "ddio_out" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691404076983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_lvds_tx1_lvds_tx_cmpr lvds_tx:lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_cmpr:cmpr10 " "Elaborating entity \"lvds_tx_lvds_tx1_lvds_tx_cmpr\" for hierarchy \"lvds_tx:lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_cmpr:cmpr10\"" {  } { { "db/lvds_tx_lvds_tx1.v" "cmpr10" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691404076985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_lvds_tx1_lvds_tx_cntr lvds_tx:lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr13 " "Elaborating entity \"lvds_tx_lvds_tx1_lvds_tx_cntr\" for hierarchy \"lvds_tx:lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr13\"" {  } { { "db/lvds_tx_lvds_tx1.v" "cntr13" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691404076987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_lvds_tx1_lvds_tx_shift_reg lvds_tx:lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_shift_reg:outclk_shift " "Elaborating entity \"lvds_tx_lvds_tx1_lvds_tx_shift_reg\" for hierarchy \"lvds_tx:lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_shift_reg:outclk_shift\"" {  } { { "db/lvds_tx_lvds_tx1.v" "outclk_shift" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691404076989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_lvds_tx1_lvds_tx_shift_reg1 lvds_tx:lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_shift_reg1:shift_reg23 " "Elaborating entity \"lvds_tx_lvds_tx1_lvds_tx_shift_reg1\" for hierarchy \"lvds_tx:lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_shift_reg1:shift_reg23\"" {  } { { "db/lvds_tx_lvds_tx1.v" "shift_reg23" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691404076990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx lvds_rx:lvds_rx " "Elaborating entity \"lvds_rx\" for hierarchy \"lvds_rx:lvds_rx\"" {  } { { "../rtl/lvds_test.v" "lvds_rx" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691404076999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component " "Elaborating entity \"altlvds_rx\" for hierarchy \"lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "ip/lvds_rx.v" "ALTLVDS_RX_component" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_rx.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691404077027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component " "Elaborated megafunction instantiation \"lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "ip/lvds_rx.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_rx.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691404077043 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component " "Instantiated megafunction \"lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "buffer_implementation RAM " "Parameter \"buffer_implementation\" = \"RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "cds_mode UNUSED " "Parameter \"cds_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_align_rollover 4 " "Parameter \"data_align_rollover\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 80.0 Mbps " "Parameter \"data_rate\" = \"80.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 8 " "Parameter \"deserialization_factor\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_initial_phase_value 0 " "Parameter \"dpa_initial_phase_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_count 0 " "Parameter \"dpll_lock_count\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_window 0 " "Parameter \"dpll_lock_window\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_align_to_rising_edge_only OFF " "Parameter \"enable_dpa_align_to_rising_edge_only\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_calibration ON " "Parameter \"enable_dpa_calibration\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_fifo UNUSED " "Parameter \"enable_dpa_fifo\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_initial_phase_selection OFF " "Parameter \"enable_dpa_initial_phase_selection\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_mode OFF " "Parameter \"enable_dpa_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_pll_calibration OFF " "Parameter \"enable_dpa_pll_calibration\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_soft_cdr_mode OFF " "Parameter \"enable_soft_cdr_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 100000 " "Parameter \"inclock_period\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_data_rate 80 " "Parameter \"input_data_rate\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lose_lock_on_one_change UNUSED " "Parameter \"lose_lock_on_one_change\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lvds_rx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_rx " "Parameter \"lpm_type\" = \"altlvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 1 " "Parameter \"number_of_channels\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_operation_mode UNUSED " "Parameter \"pll_operation_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock OFF " "Parameter \"pll_self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_channel_data_align PORT_UNUSED " "Parameter \"port_rx_channel_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_data_align PORT_USED " "Parameter \"port_rx_data_align\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_data_align_input UNUSED " "Parameter \"registered_data_align_input\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_output ON " "Parameter \"registered_output\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reset_fifo_at_first_lock UNUSED " "Parameter \"reset_fifo_at_first_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rx_align_data_reg UNUSED " "Parameter \"rx_align_data_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_is_negative_ppm_drift OFF " "Parameter \"sim_dpa_is_negative_ppm_drift\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_net_ppm_variation 0 " "Parameter \"sim_dpa_net_ppm_variation\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_output_clock_phase_shift 0 " "Parameter \"sim_dpa_output_clock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_coreclock_input OFF " "Parameter \"use_coreclock_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_dpll_rawperror OFF " "Parameter \"use_dpll_rawperror\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "x_on_bitslip ON " "Parameter \"x_on_bitslip\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691404077043 ""}  } { { "ip/lvds_rx.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_rx.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691404077043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lvds_rx_lvds_rx.v 5 5 " "Found 5 design units, including 5 entities, in source file db/lvds_rx_lvds_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_rx_lvds_ddio_in " "Found entity 1: lvds_rx_lvds_ddio_in" {  } { { "db/lvds_rx_lvds_rx.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691404077083 ""} { "Info" "ISGN_ENTITY_NAME" "2 lvds_rx_dffpipe " "Found entity 2: lvds_rx_dffpipe" {  } { { "db/lvds_rx_lvds_rx.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691404077083 ""} { "Info" "ISGN_ENTITY_NAME" "3 lvds_rx_cntr " "Found entity 3: lvds_rx_cntr" {  } { { "db/lvds_rx_lvds_rx.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691404077083 ""} { "Info" "ISGN_ENTITY_NAME" "4 lvds_rx_mux " "Found entity 4: lvds_rx_mux" {  } { { "db/lvds_rx_lvds_rx.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx.v" 277 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691404077083 ""} { "Info" "ISGN_ENTITY_NAME" "5 lvds_rx_lvds_rx " "Found entity 5: lvds_rx_lvds_rx" {  } { { "db/lvds_rx_lvds_rx.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx.v" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691404077083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691404077083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx_lvds_rx lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx:auto_generated " "Elaborating entity \"lvds_rx_lvds_rx\" for hierarchy \"lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx:auto_generated\"" {  } { { "altlvds_rx.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691404077084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx_lvds_ddio_in lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx:auto_generated\|lvds_rx_lvds_ddio_in:ddio_in " "Elaborating entity \"lvds_rx_lvds_ddio_in\" for hierarchy \"lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx:auto_generated\|lvds_rx_lvds_ddio_in:ddio_in\"" {  } { { "db/lvds_rx_lvds_rx.v" "ddio_in" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691404077086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx_dffpipe lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx:auto_generated\|lvds_rx_dffpipe:h_dffpipe " "Elaborating entity \"lvds_rx_dffpipe\" for hierarchy \"lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx:auto_generated\|lvds_rx_dffpipe:h_dffpipe\"" {  } { { "db/lvds_rx_lvds_rx.v" "h_dffpipe" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691404077087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx_cntr lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx:auto_generated\|lvds_rx_cntr:bitslip_cntr " "Elaborating entity \"lvds_rx_cntr\" for hierarchy \"lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx:auto_generated\|lvds_rx_cntr:bitslip_cntr\"" {  } { { "db/lvds_rx_lvds_rx.v" "bitslip_cntr" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691404077089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx_mux lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx:auto_generated\|lvds_rx_mux:h_mux5a " "Elaborating entity \"lvds_rx_mux\" for hierarchy \"lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx:auto_generated\|lvds_rx_mux:h_mux5a\"" {  } { { "db/lvds_rx_lvds_rx.v" "h_mux5a" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691404077090 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1691404077514 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 2 2 0 0 " "Adding 8 node(s), including 2 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1691404077841 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691404077841 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "126 " "Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1691404077870 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1691404077870 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1691404077870 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1691404077870 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1691404077870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691404077881 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 07 18:27:57 2023 " "Processing ended: Mon Aug 07 18:27:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691404077881 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691404077881 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691404077881 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691404077881 ""}
