 ==  Bambu executed with: bambu -O1 -fno-cprop-registers -fno-dce -fno-move-loop-invariants -frename-registers -fno-tree-copy-prop -fno-tree-copyrename -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/astar/includes/values_16 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/astar/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    init_camefrom
    insert
    remove_min
    set_estimates
    heuristic
    astarF
    astar
    main


  Memory allocation information:
    BRAM bitsize: 8
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 8
    ADDRESS bus bitsize: 9
    SIZE bus bitsize: 4
    Internally allocated memory (no private memories): 256
    Internally allocated memory: 256
  Time to perform memory allocation: 0.00 seconds


  Memory allocation information:
    BRAM bitsize: 8
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 8
    ADDRESS bus bitsize: 9
    SIZE bus bitsize: 4
    Internally allocated memory (no private memories): 256
    Internally allocated memory: 256
  Time to perform memory allocation: 0.01 seconds


  Module allocation information for function heuristic:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.02 seconds


  Module allocation information for function init_camefrom:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.02 seconds


  Module allocation information for function insert:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.02 seconds


  Module allocation information for function remove_min:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.02 seconds


  Module allocation information for function set_estimates:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.02 seconds


  Scheduling Information of function heuristic:
    Number of control steps: 7
    Minimum slack: 0.75544999800000145
    Estimated max frequency (MHz): 235.59623506115085
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function heuristic:
    Number of states: 5
    Minimum number of cycles: 4
    Maximum number of cycles 4
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function init_camefrom:
    Number of control steps: 4
    Minimum slack: 1.5609999979999998
    Estimated max frequency (MHz): 290.7822039599987
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function init_camefrom:
    Number of states: 2
    Minimum number of cycles: 2
    Maximum number of cycles 2
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function insert:
    Number of control steps: 5
    Minimum slack: 0.26799999999999902
    Estimated max frequency (MHz): 211.32713440405743
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function insert:
    Number of states: 4
    Minimum number of cycles: 4
    Maximum number of cycles 4
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function remove_min:
    Number of control steps: 10
    Minimum slack: 0.022749999000000298
    Estimated max frequency (MHz): 200.91415938501902
  Time to perform scheduling: 0.02 seconds


  State Transition Graph Information of function remove_min:
    Number of states: 8
    Minimum number of cycles: 7
    Maximum number of cycles 8
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function set_estimates:
    Number of control steps: 4
    Minimum slack: 0.57699999699999982
    Estimated max frequency (MHz): 226.09088838384068
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function set_estimates:
    Number of states: 2
    Minimum number of cycles: 2
    Maximum number of cycles 2
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function heuristic:
    Bound operations:21/21
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function init_camefrom:
    Bound operations:8/10
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function insert:
    Bound operations:11/13
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function remove_min:
    Bound operations:42/54
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function set_estimates:
    Bound operations:11/13
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function heuristic:
    Number of storage values inserted: 2
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function init_camefrom:
    Number of storage values inserted: 1
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function insert:
    Number of storage values inserted: 3
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function remove_min:
    Number of storage values inserted: 24
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function set_estimates:
    Number of storage values inserted: 1
  Time to compute storage value information: 0.00 seconds


  Module binding information for function heuristic:
    Number of modules instantiated: 21
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 69
    Estimated area of MUX21: 0
    Total estimated area: 69
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function heuristic:
    Register allocation algorithm obtains an optimal result: 2 registers
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function heuristic:
    Number of allocated multiplexers (2-to-1 equivalent): 1
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function heuristic: 15

  Register binding information for function init_camefrom:
    Register allocation algorithm obtains an optimal result: 1 registers
  Time to perform register binding: 0.00 seconds


  Register binding information for function init_camefrom:
    Register allocation algorithm obtains an optimal result: 1 registers
  Time to perform register binding: 0.00 seconds


  Module binding information for function init_camefrom:
    Number of modules instantiated: 10
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 16
    Estimated area of MUX21: 33
    Total estimated area: 49
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function init_camefrom:
    Register allocation algorithm obtains an optimal result: 1 registers
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function init_camefrom:
    Number of allocated multiplexers (2-to-1 equivalent): 1
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function init_camefrom: 8
  All registers are without enable: function pipelining may come for free

  Register binding information for function insert:
    Register allocation algorithm obtains a sub-optimal result: 3 registers(LB:2)
  Time to perform register binding: 0.00 seconds


  Register binding information for function insert:
    Register allocation algorithm obtains a sub-optimal result: 3 registers(LB:2)
  Time to perform register binding: 0.00 seconds


  Module binding information for function insert:
    Number of modules instantiated: 13
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 28
    Estimated area of MUX21: 33
    Total estimated area: 61
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function insert:
    Register allocation algorithm obtains a sub-optimal result: 3 registers(LB:2)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function insert:
    Number of allocated multiplexers (2-to-1 equivalent): 1
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function insert: 25

  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 23 registers(LB:15)
  Time to perform register binding: 0.01 seconds


  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 24 registers(LB:15)
  Time to perform register binding: 0.00 seconds


  Module binding information for function remove_min:
    Number of modules instantiated: 52
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 169
    Estimated area of MUX21: 132
    Total estimated area: 301
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 24 registers(LB:15)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function remove_min:
    Number of allocated multiplexers (2-to-1 equivalent): 5
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function remove_min: 89

  Register binding information for function set_estimates:
    Register allocation algorithm obtains an optimal result: 1 registers
  Time to perform register binding: 0.00 seconds


  Register binding information for function set_estimates:
    Register allocation algorithm obtains an optimal result: 1 registers
  Time to perform register binding: 0.00 seconds


  Module binding information for function set_estimates:
    Number of modules instantiated: 13
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 29
    Estimated area of MUX21: 66
    Total estimated area: 95
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function set_estimates:
    Register allocation algorithm obtains an optimal result: 1 registers
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function set_estimates:
    Number of allocated multiplexers (2-to-1 equivalent): 2
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function set_estimates: 7
  All registers are without enable: function pipelining may come for free

  Module allocation information for function astarF:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.07 seconds


  Scheduling Information of function astarF:
    Number of control steps: 39
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.04 seconds


  State Transition Graph Information of function astarF:
    Number of states: 43
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function astarF:
    Bound operations:103/131
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function astarF:
    Number of storage values inserted: 39
  Time to compute storage value information: 0.00 seconds


  Register binding information for function astarF:
    Register allocation algorithm obtains a sub-optimal result: 31 registers(LB:16)
  Time to perform register binding: 0.01 seconds


  Register binding information for function astarF:
    Register allocation algorithm obtains a sub-optimal result: 37 registers(LB:16)
  Time to perform register binding: 0.00 seconds


  Module binding information for function astarF:
    Number of modules instantiated: 124
    Number of possible conflicts for possible false paths introduced by resource sharing: 20
    Estimated resources area (no Muxes and address logic): 11358
    Estimated area of MUX21: 165
    Total estimated area: 11523
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function astarF:
    Register allocation algorithm obtains a sub-optimal result: 38 registers(LB:16)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function astarF:
    Number of allocated multiplexers (2-to-1 equivalent): 6
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function astarF: 282

  Module allocation information for function astar:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.06 seconds


  Scheduling Information of function astar:
    Number of control steps: 32
    Minimum slack: 5.0000000000000003e-10
    Estimated max frequency (MHz): 200.00000002000002
  Time to perform scheduling: 0.03 seconds


  State Transition Graph Information of function astar:
    Number of states: 31
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function astar:
    Bound operations:104/127
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function astar:
    Number of storage values inserted: 42
  Time to compute storage value information: 0.00 seconds


  Register binding information for function astar:
    Register allocation algorithm obtains a sub-optimal result: 39 registers(LB:25)
  Time to perform register binding: 0.00 seconds


  Register binding information for function astar:
    Register allocation algorithm obtains a sub-optimal result: 39 registers(LB:25)
  Time to perform register binding: 0.01 seconds


  Module binding information for function astar:
    Number of modules instantiated: 116
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 2922
    Estimated area of MUX21: 200
    Total estimated area: 3122
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function astar:
    Register allocation algorithm obtains a sub-optimal result: 39 registers(LB:25)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function astar:
    Number of allocated multiplexers (2-to-1 equivalent): 15
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function astar: 184

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.01 seconds


  Scheduling Information of function main:
    Number of control steps: 4
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function main:
    Number of states: 3
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:4/4
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 0
  Time to compute storage value information: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 4
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 2000
    Estimated area of MUX21: 0
    Total estimated area: 2000
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains an optimal result: 0 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function main: 0
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/astar/files/values_16/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 140 cycles
  Number of executions     : 1
  Average execution        : 140 cycles
