<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="I2S_Core_AXI_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="I2S_AXI_test_axi_vip_0_0_pkg" />
            <top_module name="I2S_Core_AXI_tb" />
            <top_module name="\$unit_I2S_Core_AXI_tb_sv " />
            <top_module name="axi_vip_pkg" />
            <top_module name="glbl" />
            <top_module name="std" />
            <top_module name="xil_common_vip_pkg" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="79265000fs"></ZoomEndTime>
      <Cursor1Time time="57400000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="175"></NameColumnWidth>
      <ValueColumnWidth column_width="102"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="35" />
   <wvobject fp_name="/I2S_Core_AXI_tb/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/mclk" type="logic">
      <obj_property name="ElementShortName">mclk</obj_property>
      <obj_property name="ObjectShortName">mclk</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/rstn" type="logic">
      <obj_property name="ElementShortName">rstn</obj_property>
      <obj_property name="ObjectShortName">rstn</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/audio_mclk" type="logic">
      <obj_property name="ElementShortName">audio_mclk</obj_property>
      <obj_property name="ObjectShortName">audio_mclk</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/i2s_bclk_i" type="logic">
      <obj_property name="ElementShortName">i2s_bclk_i</obj_property>
      <obj_property name="ObjectShortName">i2s_bclk_i</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/i2s_bclk_o" type="logic">
      <obj_property name="ElementShortName">i2s_bclk_o</obj_property>
      <obj_property name="ObjectShortName">i2s_bclk_o</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/i2s_tx_dat" type="logic">
      <obj_property name="ElementShortName">i2s_tx_dat</obj_property>
      <obj_property name="ObjectShortName">i2s_tx_dat</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/i2s_rx_lrc_i" type="logic">
      <obj_property name="ElementShortName">i2s_rx_lrc_i</obj_property>
      <obj_property name="ObjectShortName">i2s_rx_lrc_i</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/i2s_rx_lrc_o" type="logic">
      <obj_property name="ElementShortName">i2s_rx_lrc_o</obj_property>
      <obj_property name="ObjectShortName">i2s_rx_lrc_o</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/i2s_rx_dat" type="logic">
      <obj_property name="ElementShortName">i2s_rx_dat</obj_property>
      <obj_property name="ObjectShortName">i2s_rx_dat</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/i2s_tx_lrc_i" type="logic">
      <obj_property name="ElementShortName">i2s_tx_lrc_i</obj_property>
      <obj_property name="ObjectShortName">i2s_tx_lrc_i</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/i2s_tx_lrc_o" type="logic">
      <obj_property name="ElementShortName">i2s_tx_lrc_o</obj_property>
      <obj_property name="ObjectShortName">i2s_tx_lrc_o</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/audio_mute_n" type="logic">
      <obj_property name="ElementShortName">audio_mute_n</obj_property>
      <obj_property name="ObjectShortName">audio_mute_n</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/UUT_I2S_AXI_test_wrapper/I2S_AXI_test_i/I2S_Core_AXI_0/inst/tx_left_updt_pulse" type="logic">
      <obj_property name="ElementShortName">tx_left_updt_pulse</obj_property>
      <obj_property name="ObjectShortName">tx_left_updt_pulse</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/UUT_I2S_AXI_test_wrapper/I2S_AXI_test_i/I2S_Core_AXI_0/inst/tx_right_updt_pulse" type="logic">
      <obj_property name="ElementShortName">tx_right_updt_pulse</obj_property>
      <obj_property name="ObjectShortName">tx_right_updt_pulse</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/UUT_I2S_AXI_test_wrapper/I2S_AXI_test_i/I2S_Core_AXI_0/inst/rx_left_updt_pulse" type="logic">
      <obj_property name="ElementShortName">rx_left_updt_pulse</obj_property>
      <obj_property name="ObjectShortName">rx_left_updt_pulse</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/UUT_I2S_AXI_test_wrapper/I2S_AXI_test_i/I2S_Core_AXI_0/inst/rx_right_updt_pulse" type="logic">
      <obj_property name="ElementShortName">rx_right_updt_pulse</obj_property>
      <obj_property name="ObjectShortName">rx_right_updt_pulse</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/UUT_I2S_AXI_test_wrapper/I2S_AXI_test_i/I2S_Core_AXI_0/inst/data_tx_left_rdy_pulse" type="logic">
      <obj_property name="ElementShortName">data_tx_left_rdy_pulse</obj_property>
      <obj_property name="ObjectShortName">data_tx_left_rdy_pulse</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/UUT_I2S_AXI_test_wrapper/I2S_AXI_test_i/I2S_Core_AXI_0/inst/data_tx_right_rdy_pulse" type="logic">
      <obj_property name="ElementShortName">data_tx_right_rdy_pulse</obj_property>
      <obj_property name="ObjectShortName">data_tx_right_rdy_pulse</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/UUT_I2S_AXI_test_wrapper/I2S_AXI_test_i/I2S_Core_AXI_0/inst/data_rx_left_rdy_pulse" type="logic">
      <obj_property name="ElementShortName">data_rx_left_rdy_pulse</obj_property>
      <obj_property name="ObjectShortName">data_rx_left_rdy_pulse</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/UUT_I2S_AXI_test_wrapper/I2S_AXI_test_i/I2S_Core_AXI_0/inst/data_rx_right_rdy_pulse" type="logic">
      <obj_property name="ElementShortName">data_rx_right_rdy_pulse</obj_property>
      <obj_property name="ObjectShortName">data_rx_right_rdy_pulse</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/UUT_I2S_AXI_test_wrapper/I2S_AXI_test_i/I2S_Core_AXI_0/inst/data_tx_left" type="array">
      <obj_property name="ElementShortName">data_tx_left[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_tx_left[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/UUT_I2S_AXI_test_wrapper/I2S_AXI_test_i/I2S_Core_AXI_0/inst/data_tx_right" type="array">
      <obj_property name="ElementShortName">data_tx_right[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_tx_right[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/UUT_I2S_AXI_test_wrapper/I2S_AXI_test_i/I2S_Core_AXI_0/inst/data_rx_left" type="array">
      <obj_property name="ElementShortName">data_rx_left[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_rx_left[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/UUT_I2S_AXI_test_wrapper/I2S_AXI_test_i/I2S_Core_AXI_0/inst/data_rx_right" type="array">
      <obj_property name="ElementShortName">data_rx_right[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_rx_right[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/UUT_I2S_AXI_test_wrapper/I2S_AXI_test_i/I2S_Core_AXI_0/inst/interrupt" type="logic">
      <obj_property name="ElementShortName">interrupt</obj_property>
      <obj_property name="ObjectShortName">interrupt</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/UUT_I2S_AXI_test_wrapper/I2S_AXI_test_i/I2S_Core_AXI_0/inst/interrupts" type="array">
      <obj_property name="ElementShortName">interrupts[3:0]</obj_property>
      <obj_property name="ObjectShortName">interrupts[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/UUT_I2S_AXI_test_wrapper/I2S_AXI_test_i/I2S_Core_AXI_0/inst/control_reg" type="array">
      <obj_property name="ElementShortName">control_reg[7:0]</obj_property>
      <obj_property name="ObjectShortName">control_reg[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/UUT_I2S_AXI_test_wrapper/I2S_AXI_test_i/I2S_Core_AXI_0/inst/status_reg" type="array">
      <obj_property name="ElementShortName">status_reg[7:0]</obj_property>
      <obj_property name="ObjectShortName">status_reg[7:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/UUT_I2S_AXI_test_wrapper/I2S_AXI_test_i/I2S_Core_AXI_0/inst/AWADDR_reg" type="array">
      <obj_property name="ElementShortName">AWADDR_reg[3:0]</obj_property>
      <obj_property name="ObjectShortName">AWADDR_reg[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/UUT_I2S_AXI_test_wrapper/I2S_AXI_test_i/I2S_Core_AXI_0/inst/WDATA_reg" type="array">
      <obj_property name="ElementShortName">WDATA_reg[31:0]</obj_property>
      <obj_property name="ObjectShortName">WDATA_reg[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/UUT_I2S_AXI_test_wrapper/I2S_AXI_test_i/I2S_Core_AXI_0/inst/ARADDR_reg" type="array">
      <obj_property name="ElementShortName">ARADDR_reg[3:0]</obj_property>
      <obj_property name="ObjectShortName">ARADDR_reg[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/UUT_I2S_AXI_test_wrapper/I2S_AXI_test_i/I2S_Core_AXI_0/inst/RDATA_reg" type="array">
      <obj_property name="ElementShortName">RDATA_reg[31:0]</obj_property>
      <obj_property name="ObjectShortName">RDATA_reg[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/I2S_Core_AXI_tb/UUT_I2S_AXI_test_wrapper/I2S_AXI_test_i/I2S_Core_AXI_0/S_AXI4" type="protoinst">
      <obj_property name="ElementShortName">S_AXI4</obj_property>
      <obj_property name="ObjectShortName">S_AXI4</obj_property>
      <obj_property name="children_use_element_short_name">true</obj_property>
      <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
      <obj_property name="EnumTransactionColorTable">0=blank 1=#D399FF 2=pink</obj_property>
      <obj_property name="EnumTransactionValueTable">0=blank;1=Read;2=Write;3=Read/Write</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="CustomSignalColor">turquoise</obj_property>
      <obj_property name="Render_Data">/I2S_Core_AXI_tb/UUT_I2S_AXI_test_wrapper/I2S_AXI_test_i/I2S_Core_AXI_0/S_AXI4.readWriteSummary</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      <obj_property name="CellHeight">36</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
</wave_config>
