Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jun  5 20:47:02 2019
| Host         : Laszlo-LPT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/comp_d_map_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 134 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 258 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.528        0.000                      0                 6191        0.219        0.000                      0                 6191        4.020        0.000                       0                  3000  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.528        0.000                      0                 6191        0.219        0.000                      0                 6191        4.020        0.000                       0                  3000  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_cast_i_reg_811_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.497ns  (logic 5.386ns (71.838%)  route 2.111ns (28.162%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3001, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/j_cast_i_reg_811_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/j_cast_i_reg_811_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/U0/j_cast_i_reg_811[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/U0/tmp_i_i_9_fu_575_p2_i_26/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/U0/tmp_i_i_9_fu_575_p2_i_26_n_2
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/U0/tmp_i_i_9_fu_575_p2_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/U0/tmp_i_i_9_fu_575_p2_i_7_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/U0/tmp_i_i_9_fu_575_p2_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/U0/tmp_i_i_9_fu_575_p2_i_6_n_2
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     3.171 r  bd_0_i/hls_inst/U0/tmp_i_i_9_fu_575_p2_i_5/O[0]
                         net (fo=41, unplaced)        0.800     3.971    bd_0_i/hls_inst/U0/clj_fu_521_p2[8]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[1])
                                                      1.995     5.966 r  bd_0_i/hls_inst/U0/tmp_i_i_9_fu_575_p2/P[1]
                         net (fo=2, unplaced)         0.800     6.765    bd_0_i/hls_inst/U0/tmp_i_i_9_fu_575_p2__0[1]
                         LUT2 (Prop_lut2_I0_O)        0.124     6.889 r  bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889[3]_i_4/O
                         net (fo=1, unplaced)         0.000     6.889    bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889[3]_i_4_n_2
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.422 r  bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.431    bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[3]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.548    bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[7]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.665 r  bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.665    bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[11]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.782 r  bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.782    bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[15]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.899 r  bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.899    bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[19]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.016 r  bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.016    bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[23]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.133 r  bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.133    bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[27]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.470 r  bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     8.470    bd_0_i/hls_inst/U0/left_m_img_sum_fu_584_p2[29]
                         FDRE                                         r  bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3001, unset)         0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[29]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[29]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  2.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3001, unset)         0.410     0.410    bd_0_i/hls_inst/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/rs_rreq/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[10]/Q
                         net (fo=1, unplaced)         0.141     0.715    bd_0_i/hls_inst/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[21]_0[9]
                         SRL16E                                       r  bd_0_i/hls_inst/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3001, unset)         0.432     0.432    bd_0_i/hls_inst/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5/CLK
                         clock pessimism              0.000     0.432    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.496    bd_0_i/hls_inst/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                bd_0_i/hls_inst/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                bd_0_i/hls_inst/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                bd_0_i/hls_inst/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5/CLK



