#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Apr  8 11:36:05 2019
# Process ID: 23452
# Current directory: G:/Documents/EE493_VHDL/EE493_EC1_Zync_PWM_controller/EE493_EC1_Zync_PWM_controller.runs/Zync_PWM_My_PWM_Core_0_0_synth_1
# Command line: vivado.exe -log Zync_PWM_My_PWM_Core_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Zync_PWM_My_PWM_Core_0_0.tcl
# Log file: G:/Documents/EE493_VHDL/EE493_EC1_Zync_PWM_controller/EE493_EC1_Zync_PWM_controller.runs/Zync_PWM_My_PWM_Core_0_0_synth_1/Zync_PWM_My_PWM_Core_0_0.vds
# Journal file: G:/Documents/EE493_VHDL/EE493_EC1_Zync_PWM_controller/EE493_EC1_Zync_PWM_controller.runs/Zync_PWM_My_PWM_Core_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source Zync_PWM_My_PWM_Core_0_0.tcl -notrace
Command: synth_design -top Zync_PWM_My_PWM_Core_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6956 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 364.125 ; gain = 101.504
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Zync_PWM_My_PWM_Core_0_0' [g:/Documents/EE493_VHDL/EE493_EC1_Zync_PWM_controller/EE493_EC1_Zync_PWM_controller.srcs/sources_1/bd/Zync_PWM/ip/Zync_PWM_My_PWM_Core_0_0/synth/Zync_PWM_My_PWM_Core_0_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter PWM_COUNTER_MAX bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'My_PWM_Core_v1_0' declared at 'g:/Documents/EE493_VHDL/EE493_EC1_Zync_PWM_controller/EE493_EC1_Zync_PWM_controller.srcs/sources_1/bd/Zync_PWM/ipshared/d698/hdl/My_PWM_Core_v1_0.vhd:5' bound to instance 'U0' of component 'My_PWM_Core_v1_0' [g:/Documents/EE493_VHDL/EE493_EC1_Zync_PWM_controller/EE493_EC1_Zync_PWM_controller.srcs/sources_1/bd/Zync_PWM/ip/Zync_PWM_My_PWM_Core_0_0/synth/Zync_PWM_My_PWM_Core_0_0.vhd:157]
INFO: [Synth 8-638] synthesizing module 'My_PWM_Core_v1_0' [g:/Documents/EE493_VHDL/EE493_EC1_Zync_PWM_controller/EE493_EC1_Zync_PWM_controller.srcs/sources_1/bd/Zync_PWM/ipshared/d698/hdl/My_PWM_Core_v1_0.vhd:52]
	Parameter PWM_COUNTER_MAX bound to: 1024 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter PWM_COUNTER_MAX bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'My_PWM_Core_v1_0_S00_AXI' declared at 'g:/Documents/EE493_VHDL/EE493_EC1_Zync_PWM_controller/EE493_EC1_Zync_PWM_controller.srcs/sources_1/bd/Zync_PWM/ipshared/d698/hdl/My_PWM_Core_v1_0_S00_AXI.vhd:5' bound to instance 'My_PWM_Core_v1_0_S00_AXI_inst' of component 'My_PWM_Core_v1_0_S00_AXI' [g:/Documents/EE493_VHDL/EE493_EC1_Zync_PWM_controller/EE493_EC1_Zync_PWM_controller.srcs/sources_1/bd/Zync_PWM/ipshared/d698/hdl/My_PWM_Core_v1_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'My_PWM_Core_v1_0_S00_AXI' [g:/Documents/EE493_VHDL/EE493_EC1_Zync_PWM_controller/EE493_EC1_Zync_PWM_controller.srcs/sources_1/bd/Zync_PWM/ipshared/d698/hdl/My_PWM_Core_v1_0_S00_AXI.vhd:89]
	Parameter PWM_COUNTER_MAX bound to: 1024 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [g:/Documents/EE493_VHDL/EE493_EC1_Zync_PWM_controller/EE493_EC1_Zync_PWM_controller.srcs/sources_1/bd/Zync_PWM/ipshared/d698/hdl/My_PWM_Core_v1_0_S00_AXI.vhd:226]
INFO: [Synth 8-226] default block is never used [g:/Documents/EE493_VHDL/EE493_EC1_Zync_PWM_controller/EE493_EC1_Zync_PWM_controller.srcs/sources_1/bd/Zync_PWM/ipshared/d698/hdl/My_PWM_Core_v1_0_S00_AXI.vhd:356]
WARNING: [Synth 8-614] signal 'slv_reg0' is read in the process but is not in the sensitivity list [g:/Documents/EE493_VHDL/EE493_EC1_Zync_PWM_controller/EE493_EC1_Zync_PWM_controller.srcs/sources_1/bd/Zync_PWM/ipshared/d698/hdl/My_PWM_Core_v1_0_S00_AXI.vhd:390]
WARNING: [Synth 8-614] signal 'slv_reg1' is read in the process but is not in the sensitivity list [g:/Documents/EE493_VHDL/EE493_EC1_Zync_PWM_controller/EE493_EC1_Zync_PWM_controller.srcs/sources_1/bd/Zync_PWM/ipshared/d698/hdl/My_PWM_Core_v1_0_S00_AXI.vhd:390]
WARNING: [Synth 8-614] signal 'slv_reg2' is read in the process but is not in the sensitivity list [g:/Documents/EE493_VHDL/EE493_EC1_Zync_PWM_controller/EE493_EC1_Zync_PWM_controller.srcs/sources_1/bd/Zync_PWM/ipshared/d698/hdl/My_PWM_Core_v1_0_S00_AXI.vhd:390]
WARNING: [Synth 8-614] signal 'slv_reg3' is read in the process but is not in the sensitivity list [g:/Documents/EE493_VHDL/EE493_EC1_Zync_PWM_controller/EE493_EC1_Zync_PWM_controller.srcs/sources_1/bd/Zync_PWM/ipshared/d698/hdl/My_PWM_Core_v1_0_S00_AXI.vhd:390]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [g:/Documents/EE493_VHDL/EE493_EC1_Zync_PWM_controller/EE493_EC1_Zync_PWM_controller.srcs/sources_1/bd/Zync_PWM/ipshared/d698/hdl/My_PWM_Core_v1_0_S00_AXI.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'My_PWM_Core_v1_0_S00_AXI' (1#1) [g:/Documents/EE493_VHDL/EE493_EC1_Zync_PWM_controller/EE493_EC1_Zync_PWM_controller.srcs/sources_1/bd/Zync_PWM/ipshared/d698/hdl/My_PWM_Core_v1_0_S00_AXI.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'My_PWM_Core_v1_0' (2#1) [g:/Documents/EE493_VHDL/EE493_EC1_Zync_PWM_controller/EE493_EC1_Zync_PWM_controller.srcs/sources_1/bd/Zync_PWM/ipshared/d698/hdl/My_PWM_Core_v1_0.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Zync_PWM_My_PWM_Core_0_0' (3#1) [g:/Documents/EE493_VHDL/EE493_EC1_Zync_PWM_controller/EE493_EC1_Zync_PWM_controller.srcs/sources_1/bd/Zync_PWM/ip/Zync_PWM_My_PWM_Core_0_0/synth/Zync_PWM_My_PWM_Core_0_0.vhd:86]
WARNING: [Synth 8-3331] design My_PWM_Core_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design My_PWM_Core_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design My_PWM_Core_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design My_PWM_Core_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design My_PWM_Core_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design My_PWM_Core_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 418.945 ; gain = 156.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 418.945 ; gain = 156.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 418.945 ; gain = 156.324
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 733.992 ; gain = 2.184
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 733.992 ; gain = 471.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 733.992 ; gain = 471.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 733.992 ; gain = 471.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 733.992 ; gain = 471.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module My_PWM_Core_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Zync_PWM_My_PWM_Core_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design Zync_PWM_My_PWM_Core_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design Zync_PWM_My_PWM_Core_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design Zync_PWM_My_PWM_Core_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design Zync_PWM_My_PWM_Core_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design Zync_PWM_My_PWM_Core_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/My_PWM_Core_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/My_PWM_Core_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/My_PWM_Core_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/My_PWM_Core_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/My_PWM_Core_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/My_PWM_Core_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/My_PWM_Core_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/My_PWM_Core_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module Zync_PWM_My_PWM_Core_0_0.
INFO: [Synth 8-3332] Sequential element (U0/My_PWM_Core_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module Zync_PWM_My_PWM_Core_0_0.
INFO: [Synth 8-3332] Sequential element (U0/My_PWM_Core_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module Zync_PWM_My_PWM_Core_0_0.
INFO: [Synth 8-3332] Sequential element (U0/My_PWM_Core_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module Zync_PWM_My_PWM_Core_0_0.
INFO: [Synth 8-3332] Sequential element (U0/My_PWM_Core_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module Zync_PWM_My_PWM_Core_0_0.
INFO: [Synth 8-3332] Sequential element (U0/My_PWM_Core_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module Zync_PWM_My_PWM_Core_0_0.
INFO: [Synth 8-3332] Sequential element (U0/My_PWM_Core_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module Zync_PWM_My_PWM_Core_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 733.992 ; gain = 471.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 746.125 ; gain = 483.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 746.422 ; gain = 483.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 757.871 ; gain = 495.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 757.871 ; gain = 495.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 757.871 ; gain = 495.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 757.871 ; gain = 495.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 757.871 ; gain = 495.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 757.871 ; gain = 495.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 757.871 ; gain = 495.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    21|
|2     |LUT1   |     2|
|3     |LUT2   |    37|
|4     |LUT3   |     3|
|5     |LUT4   |    84|
|6     |LUT5   |     2|
|7     |LUT6   |    33|
|8     |FDRE   |   183|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------+-------------------------+------+
|      |Instance                          |Module                   |Cells |
+------+----------------------------------+-------------------------+------+
|1     |top                               |                         |   367|
|2     |  U0                              |My_PWM_Core_v1_0         |   367|
|3     |    My_PWM_Core_v1_0_S00_AXI_inst |My_PWM_Core_v1_0_S00_AXI |   367|
+------+----------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 757.871 ; gain = 495.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 757.871 ; gain = 180.203
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 757.871 ; gain = 495.250
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 766.508 ; gain = 508.977
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'G:/Documents/EE493_VHDL/EE493_EC1_Zync_PWM_controller/EE493_EC1_Zync_PWM_controller.runs/Zync_PWM_My_PWM_Core_0_0_synth_1/Zync_PWM_My_PWM_Core_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP g:/Documents/EE493_VHDL/EE493_EC1_Zync_PWM_controller/EE493_EC1_Zync_PWM_controller.srcs/sources_1/bd/Zync_PWM/ip/Zync_PWM_My_PWM_Core_0_0/Zync_PWM_My_PWM_Core_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'G:/Documents/EE493_VHDL/EE493_EC1_Zync_PWM_controller/EE493_EC1_Zync_PWM_controller.runs/Zync_PWM_My_PWM_Core_0_0_synth_1/Zync_PWM_My_PWM_Core_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Zync_PWM_My_PWM_Core_0_0_utilization_synth.rpt -pb Zync_PWM_My_PWM_Core_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 766.508 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr  8 11:36:57 2019...
