Analysis & Synthesis report for jop
Tue Jan 27 20:45:12 2009
Quartus II Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state
  9. State Machine - |jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_init_state
 10. State Machine - |jop|sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state
 11. State Machine - |jop|scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|trans_state
 12. State Machine - |jop|scio:cmp_io|sc_uart:cmp_ua|uart_rx_state
 13. State Machine - |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state
 14. State Machine - |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|state
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for Top-level Entity: |jop
 21. Source assignments for jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_kh11:auto_generated
 22. Source assignments for jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_d2t1:auto_generated
 23. Source assignments for jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_d2t1:auto_generated|altsyncram_pnl1:altsyncram1
 24. Source assignments for jopcpu:cpm_cpu|mem_sc:cmp_mem|jbc:cmp_jbc|altsyncram:alt_jbc|altsyncram_5pi1:auto_generated
 25. Source assignments for jopcpu:cpm_cpu|core:cmp_core|bcfetch:cmp_bcf|altsyncram:Mux3_rtl_0|altsyncram_s8u:auto_generated
 26. Parameter Settings for User Entity Instance: Top-level Entity: |jop
 27. Parameter Settings for User Entity Instance: cyc2_pll:pll_inst
 28. Parameter Settings for User Entity Instance: cyc2_pll:pll_inst|altpll:altpll_component
 29. Parameter Settings for User Entity Instance: jopcpu:cpm_cpu
 30. Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|core:cmp_core
 31. Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|core:cmp_core|bcfetch:cmp_bcf
 32. Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch
 33. Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom
 34. Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom
 35. Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk
 36. Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|shift:cmp_shf
 37. Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram
 38. Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|lpm_ram_dp:cmp_ram
 39. Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|core:cmp_core|decode:cmp_dec
 40. Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|extension:cmp_ext|mul:cmp_mul
 41. Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|mem_sc:cmp_mem
 42. Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache
 43. Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|mem_sc:cmp_mem|jbc:cmp_jbc
 44. Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|mem_sc:cmp_mem|jbc:cmp_jbc|altsyncram:alt_jbc
 45. Parameter Settings for User Entity Instance: scio:cmp_io
 46. Parameter Settings for User Entity Instance: scio:cmp_io|sc_sys:cmp_sys
 47. Parameter Settings for User Entity Instance: scio:cmp_io|sc_uart:cmp_ua
 48. Parameter Settings for User Entity Instance: scio:cmp_io|sc_uart:cmp_ua|fifo:cmp_tf
 49. Parameter Settings for User Entity Instance: scio:cmp_io|sc_uart:cmp_ua|fifo:cmp_tf|fifo_elem:\g1:0:f1
 50. Parameter Settings for User Entity Instance: scio:cmp_io|sc_uart:cmp_ua|fifo:cmp_tf|fifo_elem:\g1:1:f1
 51. Parameter Settings for User Entity Instance: scio:cmp_io|sc_uart:cmp_ua|fifo:cmp_rf
 52. Parameter Settings for User Entity Instance: scio:cmp_io|sc_uart:cmp_ua|fifo:cmp_rf|fifo_elem:\g1:0:f1
 53. Parameter Settings for User Entity Instance: scio:cmp_io|sc_uart:cmp_ua|fifo:cmp_rf|fifo_elem:\g1:1:f1
 54. Parameter Settings for User Entity Instance: scio:cmp_io|sc_jtag_uart:cmp_jtag_ua
 55. Parameter Settings for User Entity Instance: scio:cmp_io|sc_de2:cmp_de2_peri
 56. Parameter Settings for User Entity Instance: sc_de2_mem_if:cmp_scm
 57. Parameter Settings for User Entity Instance: sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm
 58. Parameter Settings for User Entity Instance: sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram
 59. Parameter Settings for Inferred Entity Instance: jopcpu:cpm_cpu|core:cmp_core|bcfetch:cmp_bcf|altsyncram:Mux3_rtl_0
 60. Analysis & Synthesis Messages
 61. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 27 20:45:12 2009        ;
; Quartus II Version                 ; 7.2 Build 207 03/18/2008 SP 3 SJ Web Edition ;
; Revision Name                      ; jop                                          ;
; Top-level Entity Name              ; jop                                          ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 3,537                                        ;
;     Total combinational functions  ; 3,537                                        ;
;     Dedicated logic registers      ; 1,767                                        ;
; Total registers                    ; 1767                                         ;
; Total pins                         ; 189                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 87,040                                       ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 1                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                          ; jop                ; jop                ;
; Family name                                                                    ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                          ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                            ; 1                  ; 1                  ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; Parallel Synthesis                                                             ; Off                ; Off                ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Block Design Naming                                                            ; Auto               ; Auto               ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                      ;
+------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                          ;
+------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+
; clk_clock.vhd                      ; yes             ; User VHDL File               ; D:/Delta/myjop/quartus/altde2sram/clk_clock.vhd                       ;
; ../../vhdl/scio/sc_jtag_uart.vhd   ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/scio/sc_jtag_uart.vhd                             ;
; ../../vhdl/scio/USB_JTAG.v         ; yes             ; User Verilog HDL File        ; D:/Delta/myjop/vhdl/scio/USB_JTAG.v                                   ;
; ../../vhdl/top/jop_DE2.vhd         ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/top/jop_DE2.vhd                                   ;
; ../../vhdl/scio/scio_de2.vhd       ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/scio/scio_de2.vhd                                 ;
; ../../vhdl/scio/sc_de2.vhd         ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/scio/sc_de2.vhd                                   ;
; ../../vhdl/top/jop_config_de2.vhd  ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/top/jop_config_de2.vhd                            ;
; ../../vhdl/core/jop_types.vhd      ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/core/jop_types.vhd                                ;
; ../../vhdl/simpcon/sc_pack.vhd     ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/simpcon/sc_pack.vhd                               ;
; ../../vhdl/altera/cyc2_pll.vhd     ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/altera/cyc2_pll.vhd                               ;
; ../../vhdl/scio/fifo.vhd           ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/scio/fifo.vhd                                     ;
; ../../vhdl/scio/sc_uart.vhd        ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/scio/sc_uart.vhd                                  ;
; ../../vhdl/scio/sc_sys.vhd         ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/scio/sc_sys.vhd                                   ;
; ../../vhdl/offtbl.vhd              ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/offtbl.vhd                                        ;
; ../../vhdl/jtbl.vhd                ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/jtbl.vhd                                          ;
; ../../vhdl/altera/arom.vhd         ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/altera/arom.vhd                                   ;
; ../../vhdl/altera/aram.vhd         ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/altera/aram.vhd                                   ;
; ../../vhdl/core/bcfetch.vhd        ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/core/bcfetch.vhd                                  ;
; ../../vhdl/core/core.vhd           ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/core/core.vhd                                     ;
; ../../vhdl/core/decode.vhd         ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/core/decode.vhd                                   ;
; ../../vhdl/core/fetch.vhd          ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/core/fetch.vhd                                    ;
; ../../vhdl/altera/cyc_jbc.vhd      ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/altera/cyc_jbc.vhd                                ;
; ../../vhdl/memory/mem_sc.vhd       ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/memory/mem_sc.vhd                                 ;
; ../../vhdl/memory/sdpram.vhd       ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/memory/sdpram.vhd                                 ;
; ../../vhdl/memory/sc_de2_ram.vhd   ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/memory/sc_de2_ram.vhd                             ;
; ../../vhdl/memory/sc_de2_sram.vhd  ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/memory/sc_de2_sram.vhd                            ;
; ../../vhdl/memory/sc_de2_sdram.vhd ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/memory/sc_de2_sdram.vhd                           ;
; ../../vhdl/memory/sc_de2_sdram_v.v ; yes             ; User Verilog HDL File        ; D:/Delta/myjop/vhdl/memory/sc_de2_sdram_v.v                           ;
; ../../vhdl/core/extension.vhd      ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/core/extension.vhd                                ;
; ../../vhdl/core/cache.vhd          ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/core/cache.vhd                                    ;
; ../../vhdl/core/mul.vhd            ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/core/mul.vhd                                      ;
; ../../vhdl/core/shift.vhd          ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/core/shift.vhd                                    ;
; ../../vhdl/core/stack.vhd          ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/core/stack.vhd                                    ;
; ../../vhdl/core/jopcpu.vhd         ; yes             ; User VHDL File               ; D:/Delta/myjop/vhdl/core/jopcpu.vhd                                   ;
; altpll.tdf                         ; yes             ; Megafunction                 ; c:/altera/72sp3/quartus/libraries/megafunctions/altpll.tdf            ;
; aglobal72.inc                      ; yes             ; Megafunction                 ; c:/altera/72sp3/quartus/libraries/megafunctions/aglobal72.inc         ;
; stratix_pll.inc                    ; yes             ; Megafunction                 ; c:/altera/72sp3/quartus/libraries/megafunctions/stratix_pll.inc       ;
; stratixii_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/72sp3/quartus/libraries/megafunctions/stratixii_pll.inc     ;
; cycloneii_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/72sp3/quartus/libraries/megafunctions/cycloneii_pll.inc     ;
; lpm_rom.tdf                        ; yes             ; Megafunction                 ; c:/altera/72sp3/quartus/libraries/megafunctions/lpm_rom.tdf           ;
; altrom.inc                         ; yes             ; Megafunction                 ; c:/altera/72sp3/quartus/libraries/megafunctions/altrom.inc            ;
; altrom.tdf                         ; yes             ; Megafunction                 ; c:/altera/72sp3/quartus/libraries/megafunctions/altrom.tdf            ;
; memmodes.inc                       ; yes             ; Megafunction                 ; c:/altera/72sp3/quartus/libraries/others/maxplus2/memmodes.inc        ;
; lpm_decode.inc                     ; yes             ; Megafunction                 ; c:/altera/72sp3/quartus/libraries/megafunctions/lpm_decode.inc        ;
; lpm_mux.inc                        ; yes             ; Megafunction                 ; c:/altera/72sp3/quartus/libraries/megafunctions/lpm_mux.inc           ;
; altqpram.inc                       ; yes             ; Megafunction                 ; c:/altera/72sp3/quartus/libraries/megafunctions/altqpram.inc          ;
; altsyncram.inc                     ; yes             ; Megafunction                 ; c:/altera/72sp3/quartus/libraries/megafunctions/altsyncram.inc        ;
; altsyncram.tdf                     ; yes             ; Megafunction                 ; c:/altera/72sp3/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc              ; yes             ; Megafunction                 ; c:/altera/72sp3/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; a_rdenreg.inc                      ; yes             ; Megafunction                 ; c:/altera/72sp3/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altram.inc                         ; yes             ; Megafunction                 ; c:/altera/72sp3/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                       ; yes             ; Megafunction                 ; c:/altera/72sp3/quartus/libraries/megafunctions/altdpram.inc          ;
; db/altsyncram_kh11.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Delta/myjop/quartus/altde2sram/db/altsyncram_kh11.tdf              ;
; ../../asm/generated/rom.mif        ; yes             ; Other                        ; D:/Delta/myjop/asm/generated/rom.mif                                  ;
; lpm_ram_dp.tdf                     ; yes             ; Megafunction                 ; c:/altera/72sp3/quartus/libraries/megafunctions/lpm_ram_dp.tdf        ;
; altdpram.tdf                       ; yes             ; Megafunction                 ; c:/altera/72sp3/quartus/libraries/megafunctions/altdpram.tdf          ;
; a_hdffe.inc                        ; yes             ; Megafunction                 ; c:/altera/72sp3/quartus/libraries/megafunctions/a_hdffe.inc           ;
; alt_le_rden_reg.inc                ; yes             ; Megafunction                 ; c:/altera/72sp3/quartus/libraries/megafunctions/alt_le_rden_reg.inc   ;
; db/altsyncram_d2t1.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Delta/myjop/quartus/altde2sram/db/altsyncram_d2t1.tdf              ;
; db/altsyncram_pnl1.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Delta/myjop/quartus/altde2sram/db/altsyncram_pnl1.tdf              ;
; ../../asm/generated/ram.mif        ; yes             ; Other                        ; D:/Delta/myjop/asm/generated/ram.mif                                  ;
; db/altsyncram_5pi1.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Delta/myjop/quartus/altde2sram/db/altsyncram_5pi1.tdf              ;
; db/altsyncram_s8u.tdf              ; yes             ; Auto-Generated Megafunction  ; D:/Delta/myjop/quartus/altde2sram/db/altsyncram_s8u.tdf               ;
+------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                   ;
+---------------------------------------------+-------------------------------------------------+
; Resource                                    ; Usage                                           ;
+---------------------------------------------+-------------------------------------------------+
; Estimated Total logic elements              ; 3,537                                           ;
;                                             ;                                                 ;
; Total combinational functions               ; 3537                                            ;
; Logic element usage by number of LUT inputs ;                                                 ;
;     -- 4 input functions                    ; 1703                                            ;
;     -- 3 input functions                    ; 1116                                            ;
;     -- <=2 input functions                  ; 718                                             ;
;                                             ;                                                 ;
; Logic elements by mode                      ;                                                 ;
;     -- normal mode                          ; 3019                                            ;
;     -- arithmetic mode                      ; 518                                             ;
;                                             ;                                                 ;
; Total registers                             ; 1767                                            ;
;     -- Dedicated logic registers            ; 1767                                            ;
;     -- I/O registers                        ; 0                                               ;
;                                             ;                                                 ;
; I/O pins                                    ; 189                                             ;
; Total memory bits                           ; 87040                                           ;
; Total PLLs                                  ; 1                                               ;
; Maximum fan-out node                        ; cyc2_pll:pll_inst|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 1799                                            ;
; Total fan-out                               ; 19448                                           ;
; Average fan-out                             ; 3.50                                            ;
+---------------------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                          ; Library Name ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |jop                                                                ; 3537 (5)          ; 1767 (4)     ; 87040       ; 0            ; 0       ; 0         ; 189  ; 0            ; |jop                                                                                                                                                                         ; work         ;
;    |clk_clock:cmp_clk_clock|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|clk_clock:cmp_clk_clock                                                                                                                                                 ; work         ;
;       |clk_clock_altclkctrl_hia:clk_clock_altclkctrl_hia_component| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|clk_clock:cmp_clk_clock|clk_clock_altclkctrl_hia:clk_clock_altclkctrl_hia_component                                                                                     ; work         ;
;    |cyc2_pll:pll_inst|                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|cyc2_pll:pll_inst                                                                                                                                                       ; work         ;
;       |altpll:altpll_component|                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|cyc2_pll:pll_inst|altpll:altpll_component                                                                                                                               ; work         ;
;    |jopcpu:cpm_cpu|                                                 ; 2966 (105)        ; 980 (5)      ; 87040       ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu                                                                                                                                                          ; work         ;
;       |core:cmp_core|                                               ; 1143 (0)          ; 308 (0)      ; 54272       ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|core:cmp_core                                                                                                                                            ; work         ;
;          |bcfetch:cmp_bcf|                                          ; 252 (52)          ; 65 (65)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|core:cmp_core|bcfetch:cmp_bcf                                                                                                                            ; work         ;
;             |altsyncram:Mux3_rtl_0|                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|core:cmp_core|bcfetch:cmp_bcf|altsyncram:Mux3_rtl_0                                                                                                      ; work         ;
;                |altsyncram_s8u:auto_generated|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|core:cmp_core|bcfetch:cmp_bcf|altsyncram:Mux3_rtl_0|altsyncram_s8u:auto_generated                                                                        ; work         ;
;             |jtbl:cmp_jtbl|                                         ; 200 (200)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|core:cmp_core|bcfetch:cmp_bcf|jtbl:cmp_jtbl                                                                                                              ; work         ;
;          |decode:cmp_dec|                                           ; 40 (40)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|core:cmp_core|decode:cmp_dec                                                                                                                             ; work         ;
;          |fetch:cmp_fch|                                            ; 82 (56)           ; 31 (31)      ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch                                                                                                                              ; work         ;
;             |offtbl:cmp_off|                                        ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|offtbl:cmp_off                                                                                                               ; work         ;
;             |rom:cmp_rom|                                           ; 0 (0)             ; 0 (0)        ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom                                                                                                                  ; work         ;
;                |lpm_rom:cmp_rom|                                    ; 0 (0)             ; 0 (0)        ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom                                                                                                  ; work         ;
;                   |altrom:srom|                                     ; 0 (0)             ; 0 (0)        ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom|altrom:srom                                                                                      ; work         ;
;                      |altsyncram:rom_block|                         ; 0 (0)             ; 0 (0)        ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block                                                                 ; work         ;
;                         |altsyncram_kh11:auto_generated|            ; 0 (0)             ; 0 (0)        ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_kh11:auto_generated                                  ; work         ;
;          |stack:cmp_stk|                                            ; 769 (565)         ; 195 (184)    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk                                                                                                                              ; work         ;
;             |ram:cmp_ram|                                           ; 2 (2)             ; 11 (11)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram                                                                                                                  ; work         ;
;                |lpm_ram_dp:cmp_ram|                                 ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|lpm_ram_dp:cmp_ram                                                                                               ; work         ;
;                   |altdpram:sram|                                   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|lpm_ram_dp:cmp_ram|altdpram:sram                                                                                 ; work         ;
;                      |altsyncram:ram_block|                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block                                                            ; work         ;
;                         |altsyncram_d2t1:auto_generated|            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_d2t1:auto_generated                             ; work         ;
;                            |altsyncram_pnl1:altsyncram1|            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_d2t1:auto_generated|altsyncram_pnl1:altsyncram1 ; work         ;
;             |shift:cmp_shf|                                         ; 202 (202)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|shift:cmp_shf                                                                                                                ; work         ;
;       |extension:cmp_ext|                                           ; 213 (54)          ; 139 (43)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|extension:cmp_ext                                                                                                                                        ; work         ;
;          |mul:cmp_mul|                                              ; 159 (159)         ; 96 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|extension:cmp_ext|mul:cmp_mul                                                                                                                            ; work         ;
;       |mem_sc:cmp_mem|                                              ; 1505 (662)        ; 528 (211)    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem                                                                                                                                           ; work         ;
;          |cache:cmp_cache|                                          ; 843 (843)         ; 317 (317)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache                                                                                                                           ; work         ;
;          |jbc:cmp_jbc|                                              ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|jbc:cmp_jbc                                                                                                                               ; work         ;
;             |altsyncram:alt_jbc|                                    ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|jbc:cmp_jbc|altsyncram:alt_jbc                                                                                                            ; work         ;
;                |altsyncram_5pi1:auto_generated|                     ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|jbc:cmp_jbc|altsyncram:alt_jbc|altsyncram_5pi1:auto_generated                                                                             ; work         ;
;    |sc_de2_mem_if:cmp_scm|                                          ; 201 (3)           ; 319 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|sc_de2_mem_if:cmp_scm                                                                                                                                                   ; work         ;
;       |sc_mem_if:cmp_scm|                                           ; 58 (58)           ; 117 (117)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm                                                                                                                                 ; work         ;
;       |sc_sdram_if:cmp_sdram|                                       ; 140 (0)           ; 201 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram                                                                                                                             ; work         ;
;          |sdram_controller:sdram|                                   ; 140 (140)         ; 201 (201)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram                                                                                                      ; work         ;
;    |scio:cmp_io|                                                    ; 365 (9)           ; 464 (2)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|scio:cmp_io                                                                                                                                                             ; work         ;
;       |sc_de2:cmp_de2_peri|                                         ; 67 (67)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|scio:cmp_io|sc_de2:cmp_de2_peri                                                                                                                                         ; work         ;
;       |sc_jtag_uart:cmp_jtag_ua|                                    ; 33 (16)           ; 65 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|scio:cmp_io|sc_jtag_uart:cmp_jtag_ua                                                                                                                                    ; work         ;
;          |usb_jtag:cmp_USB_JTAG|                                    ; 17 (3)            ; 37 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|usb_jtag:cmp_USB_JTAG                                                                                                              ; work         ;
;             |JTAG_REC:u0|                                           ; 5 (5)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|usb_jtag:cmp_USB_JTAG|JTAG_REC:u0                                                                                                  ; work         ;
;             |JTAG_TRANS:u1|                                         ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|usb_jtag:cmp_USB_JTAG|JTAG_TRANS:u1                                                                                                ; work         ;
;       |sc_sys:cmp_sys|                                              ; 176 (170)         ; 162 (159)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|scio:cmp_io|sc_sys:cmp_sys                                                                                                                                              ; work         ;
;          |intstate:\gen_int:0:cis|                                  ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|scio:cmp_io|sc_sys:cmp_sys|intstate:\gen_int:0:cis                                                                                                                      ; work         ;
;          |intstate:\gen_int:1:cis|                                  ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|scio:cmp_io|sc_sys:cmp_sys|intstate:\gen_int:1:cis                                                                                                                      ; work         ;
;          |intstate:\gen_int:2:cis|                                  ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|scio:cmp_io|sc_sys:cmp_sys|intstate:\gen_int:2:cis                                                                                                                      ; work         ;
;       |sc_uart:cmp_ua|                                              ; 80 (72)           ; 107 (69)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|scio:cmp_io|sc_uart:cmp_ua                                                                                                                                              ; work         ;
;          |fifo:cmp_rf|                                              ; 4 (0)             ; 19 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|scio:cmp_io|sc_uart:cmp_ua|fifo:cmp_rf                                                                                                                                  ; work         ;
;             |fifo_elem:\g1:0:f1|                                    ; 2 (2)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|scio:cmp_io|sc_uart:cmp_ua|fifo:cmp_rf|fifo_elem:\g1:0:f1                                                                                                               ; work         ;
;             |fifo_elem:\g1:1:f1|                                    ; 2 (2)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|scio:cmp_io|sc_uart:cmp_ua|fifo:cmp_rf|fifo_elem:\g1:1:f1                                                                                                               ; work         ;
;          |fifo:cmp_tf|                                              ; 4 (0)             ; 19 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|scio:cmp_io|sc_uart:cmp_ua|fifo:cmp_tf                                                                                                                                  ; work         ;
;             |fifo_elem:\g1:0:f1|                                    ; 2 (2)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|scio:cmp_io|sc_uart:cmp_ua|fifo:cmp_tf|fifo_elem:\g1:0:f1                                                                                                               ; work         ;
;             |fifo_elem:\g1:1:f1|                                    ; 2 (2)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jop|scio:cmp_io|sc_uart:cmp_ua|fifo:cmp_tf|fifo_elem:\g1:1:f1                                                                                                               ; work         ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------+
; Name                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------+
; jopcpu:cpm_cpu|core:cmp_core|bcfetch:cmp_bcf|altsyncram:Mux3_rtl_0|altsyncram_s8u:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; ROM              ; 256          ; 4            ; --           ; --           ; 1024  ; jop0.rtl.mif                ;
; jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_kh11:auto_generated|ALTSYNCRAM                                  ; AUTO ; ROM              ; 2048         ; 10           ; --           ; --           ; 20480 ; ../../asm/generated/rom.mif ;
; jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_d2t1:auto_generated|altsyncram_pnl1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; ../../asm/generated/ram.mif ;
; jopcpu:cpm_cpu|mem_sc:cmp_mem|jbc:cmp_jbc|altsyncram:alt_jbc|altsyncram_5pi1:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 4096         ; 8            ; 32768 ; None                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------+---------------------------+----------------------+---------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+----------------------------+-------------------------+-------------------------+---------------------------+----------------------+-------------------------------+--------------------------+-----------------------+
; Name                          ; current_state.WAIT_PRE_ST ; current_state.PRE_ST ; current_state.READ_PRE_ST ; current_state.READ4_ST ; current_state.READ3_ST ; current_state.READ2_ST ; current_state.READ1_ST ; current_state.READ0_ST ; current_state.WRITE_PRE_ST ; current_state.WRITE1_ST ; current_state.WRITE0_ST ; current_state.WAIT_ACT_ST ; current_state.ACT_ST ; current_state.REFRESH_WAIT_ST ; current_state.REFRESH_ST ; current_state.IDLE_ST ;
+-------------------------------+---------------------------+----------------------+---------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+----------------------------+-------------------------+-------------------------+---------------------------+----------------------+-------------------------------+--------------------------+-----------------------+
; current_state.IDLE_ST         ; 0                         ; 0                    ; 0                         ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                       ; 0                       ; 0                         ; 0                    ; 0                             ; 0                        ; 0                     ;
; current_state.REFRESH_ST      ; 0                         ; 0                    ; 0                         ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                       ; 0                       ; 0                         ; 0                    ; 0                             ; 1                        ; 1                     ;
; current_state.REFRESH_WAIT_ST ; 0                         ; 0                    ; 0                         ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                       ; 0                       ; 0                         ; 0                    ; 1                             ; 0                        ; 1                     ;
; current_state.ACT_ST          ; 0                         ; 0                    ; 0                         ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                       ; 0                       ; 0                         ; 1                    ; 0                             ; 0                        ; 1                     ;
; current_state.WAIT_ACT_ST     ; 0                         ; 0                    ; 0                         ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                       ; 0                       ; 1                         ; 0                    ; 0                             ; 0                        ; 1                     ;
; current_state.WRITE0_ST       ; 0                         ; 0                    ; 0                         ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                       ; 1                       ; 0                         ; 0                    ; 0                             ; 0                        ; 1                     ;
; current_state.WRITE1_ST       ; 0                         ; 0                    ; 0                         ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 1                       ; 0                       ; 0                         ; 0                    ; 0                             ; 0                        ; 1                     ;
; current_state.WRITE_PRE_ST    ; 0                         ; 0                    ; 0                         ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                          ; 0                       ; 0                       ; 0                         ; 0                    ; 0                             ; 0                        ; 1                     ;
; current_state.READ0_ST        ; 0                         ; 0                    ; 0                         ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                          ; 0                       ; 0                       ; 0                         ; 0                    ; 0                             ; 0                        ; 1                     ;
; current_state.READ1_ST        ; 0                         ; 0                    ; 0                         ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                          ; 0                       ; 0                       ; 0                         ; 0                    ; 0                             ; 0                        ; 1                     ;
; current_state.READ2_ST        ; 0                         ; 0                    ; 0                         ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                          ; 0                       ; 0                       ; 0                         ; 0                    ; 0                             ; 0                        ; 1                     ;
; current_state.READ3_ST        ; 0                         ; 0                    ; 0                         ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                       ; 0                       ; 0                         ; 0                    ; 0                             ; 0                        ; 1                     ;
; current_state.READ4_ST        ; 0                         ; 0                    ; 0                         ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                       ; 0                       ; 0                         ; 0                    ; 0                             ; 0                        ; 1                     ;
; current_state.READ_PRE_ST     ; 0                         ; 0                    ; 1                         ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                       ; 0                       ; 0                         ; 0                    ; 0                             ; 0                        ; 1                     ;
; current_state.PRE_ST          ; 0                         ; 1                    ; 0                         ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                       ; 0                       ; 0                         ; 0                    ; 0                             ; 0                        ; 1                     ;
; current_state.WAIT_PRE_ST     ; 1                         ; 0                    ; 0                         ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                       ; 0                       ; 0                         ; 0                    ; 0                             ; 0                        ; 1                     ;
+-------------------------------+---------------------------+----------------------+---------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+----------------------------+-------------------------+-------------------------+---------------------------+----------------------+-------------------------------+--------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_init_state                                                                                                                                                                                   ;
+---------------------------------------+---------------------------------+---------------------------------------+----------------------------------+----------------------------------+----------------------------------+------------------------------------+------------------------------+
; Name                                  ; current_init_state.INIT_DONE_ST ; current_init_state.INIT_WAIT_MODE_REG ; current_init_state.INIT_MODE_REG ; current_init_state.INIT_WAIT_PRE ; current_init_state.INIT_INIT_PRE ; current_init_state.INIT_WAIT_200us ; current_init_state.INIT_IDLE ;
+---------------------------------------+---------------------------------+---------------------------------------+----------------------------------+----------------------------------+----------------------------------+------------------------------------+------------------------------+
; current_init_state.INIT_IDLE          ; 0                               ; 0                                     ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                            ;
; current_init_state.INIT_WAIT_200us    ; 0                               ; 0                                     ; 0                                ; 0                                ; 0                                ; 1                                  ; 1                            ;
; current_init_state.INIT_INIT_PRE      ; 0                               ; 0                                     ; 0                                ; 0                                ; 1                                ; 0                                  ; 1                            ;
; current_init_state.INIT_WAIT_PRE      ; 0                               ; 0                                     ; 0                                ; 1                                ; 0                                ; 0                                  ; 1                            ;
; current_init_state.INIT_MODE_REG      ; 0                               ; 0                                     ; 1                                ; 0                                ; 0                                ; 0                                  ; 1                            ;
; current_init_state.INIT_WAIT_MODE_REG ; 0                               ; 1                                     ; 0                                ; 0                                ; 0                                ; 0                                  ; 1                            ;
; current_init_state.INIT_DONE_ST       ; 1                               ; 0                                     ; 0                                ; 0                                ; 0                                ; 0                                  ; 1                            ;
+---------------------------------------+---------------------------------+---------------------------------------+----------------------------------+----------------------------------+----------------------------------+------------------------------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |jop|sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state                                                                      ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-----------+
; Name        ; state.wr2_l ; state.wr1_l ; state.wr2_h ; state.wr1_h ; state.rd2_l ; state.rd1_l ; state.rd2_h ; state.rd1_h ; state.idl ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-----------+
; state.idl   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ;
; state.rd1_h ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1         ;
; state.rd2_h ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1         ;
; state.rd1_l ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1         ;
; state.rd2_l ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1         ;
; state.wr1_h ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1         ;
; state.wr2_h ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1         ;
; state.wr1_l ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1         ;
; state.wr2_l ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1         ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |jop|scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|trans_state ;
+----------------+----------------+----------------+--------------------+
; Name           ; trans_state.s2 ; trans_state.s1 ; trans_state.s0     ;
+----------------+----------------+----------------+--------------------+
; trans_state.s0 ; 0              ; 0              ; 0                  ;
; trans_state.s1 ; 0              ; 1              ; 1                  ;
; trans_state.s2 ; 1              ; 0              ; 1                  ;
+----------------+----------------+----------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |jop|scio:cmp_io|sc_uart:cmp_ua|uart_rx_state             ;
+------------------+------------------+------------------+------------------+
; Name             ; uart_rx_state.s2 ; uart_rx_state.s1 ; uart_rx_state.s0 ;
+------------------+------------------+------------------+------------------+
; uart_rx_state.s0 ; 0                ; 0                ; 0                ;
; uart_rx_state.s1 ; 0                ; 1                ; 1                ;
; uart_rx_state.s2 ; 1                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------+------------+-------------+-------------+------------+--------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+-------------+-------------+-----------+-----------+-----------+
; Name         ; state.excw ; state.abexc ; state.npexc ; state.last ; state.cpstop ; state.cp4 ; state.cp3 ; state.cp2 ; state.cp1 ; state.cp0 ; state.pf3 ; state.pf0 ; state.gf3 ; state.gf2 ; state.gf1 ; state.gf0 ; state.iasst ; state.iasrb ; state.iaswb ; state.iast0 ; state.ialrb ; state.iasrd ; state.iald4 ; state.iald3 ; state.iald23 ; state.iald2 ; state.iald1 ; state.iald0 ; state.bc_wl ; state.bc_wr ; state.bc_rn ; state.bc_w ; state.bc_r1 ; state.bc_cc ; state.wr1 ; state.rd1 ; state.idl ;
+--------------+------------+-------------+-------------+------------+--------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+-------------+-------------+-----------+-----------+-----------+
; state.idl    ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 0         ;
; state.rd1    ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 1         ; 1         ;
; state.wr1    ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 1         ; 0         ; 1         ;
; state.bc_cc  ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 1           ; 0         ; 0         ; 1         ;
; state.bc_r1  ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1           ; 0           ; 0         ; 0         ; 1         ;
; state.bc_w   ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.bc_rn  ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.bc_wr  ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.bc_wl  ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.iald0  ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.iald1  ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.iald2  ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.iald23 ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.iald3  ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.iald4  ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.iasrd  ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.ialrb  ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.iast0  ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.iaswb  ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.iasrb  ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.iasst  ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.gf0    ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.gf1    ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.gf2    ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.gf3    ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.pf0    ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.pf3    ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.cp0    ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.cp1    ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.cp2    ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.cp3    ; 0          ; 0           ; 0           ; 0          ; 0            ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.cp4    ; 0          ; 0           ; 0           ; 0          ; 0            ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.cpstop ; 0          ; 0           ; 0           ; 0          ; 1            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.last   ; 0          ; 0           ; 0           ; 1          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.npexc  ; 0          ; 0           ; 1           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.abexc  ; 0          ; 1           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
; state.excw   ; 1          ; 0           ; 0           ; 0          ; 0            ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0         ; 1         ;
+--------------+------------+-------------+-------------+------------+--------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+-------------+-------------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|state ;
+------------+----------+----------+---------------------------------------+
; Name       ; state.s2 ; state.s1 ; state.idle                            ;
+------------+----------+----------+---------------------------------------+
; state.idle ; 0        ; 0        ; 0                                     ;
; state.s1   ; 0        ; 1        ; 1                                     ;
; state.s2   ; 1        ; 0        ; 1                                     ;
+------------+----------+----------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Register name                                                                            ; Reason for Removal                                                                             ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|address_r[0]          ; Stuck at GND due to stuck port data_in                                                         ;
; scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[8..31]                                      ; Stuck at GND due to stuck port data_in                                                         ;
; scio:cmp_io|sc_sys:cmp_sys|intnr[2..4]                                                   ; Stuck at GND due to stuck port data_in                                                         ;
; sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[15]~en      ; Merged with sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en ;
; sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[14]~en      ; Merged with sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en ;
; sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[13]~en      ; Merged with sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en ;
; sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[12]~en      ; Merged with sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en ;
; sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[11]~en      ; Merged with sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en ;
; sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[10]~en      ; Merged with sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en ;
; sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[9]~en       ; Merged with sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en ;
; sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[8]~en       ; Merged with sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en ;
; sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[7]~en       ; Merged with sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en ;
; sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[6]~en       ; Merged with sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en ;
; sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[5]~en       ; Merged with sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en ;
; sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[4]~en       ; Merged with sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en ;
; sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[3]~en       ; Merged with sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en ;
; sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[2]~en       ; Merged with sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en ;
; sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[1]~en       ; Merged with sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en ;
; jopcpu:cpm_cpu|core:cmp_core|decode:cmp_dec|sel_rmux[1]                                  ; Merged with jopcpu:cpm_cpu|core:cmp_core|decode:cmp_dec|sel_shf[1]                             ;
; jopcpu:cpm_cpu|core:cmp_core|decode:cmp_dec|sel_rmux[0]                                  ; Merged with jopcpu:cpm_cpu|core:cmp_core|decode:cmp_dec|sel_shf[0]                             ;
; jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|vp2[0]                                        ; Merged with jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|vp0[0]                                  ;
; jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|spp[0]                                        ; Merged with jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|sp[0]                                   ;
; jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|spm[0]                                        ; Merged with jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|sp[0]                                   ;
; jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|vp3[0]                                        ; Merged with jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|vp1[0]                                  ;
; jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[16..30]                                ; Merged with jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[31]                              ;
; scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|trans_state.s2                                      ; Lost fanout                                                                                    ;
; sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state~14      ; Lost fanout                                                                                    ;
; sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state~15      ; Lost fanout                                                                                    ;
; sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state~16      ; Lost fanout                                                                                    ;
; sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state~17      ; Lost fanout                                                                                    ;
; sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_init_state~14 ; Lost fanout                                                                                    ;
; sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_init_state~15 ; Lost fanout                                                                                    ;
; sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_init_state~16 ; Lost fanout                                                                                    ;
; sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.idl                                        ; Merged with sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|ram_ncs                                    ;
; sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|rd_data_ena_l                                    ; Merged with sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.rd2_l                                ;
; sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|rd_data_ena_h                                    ; Merged with sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.rd2_h                                ;
; sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|wr_low                                           ; Merged with sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.wr2_h                                ;
; jopcpu:cpm_cpu|mem_sc:cmp_mem|bc_wr_ena                                                  ; Merged with jopcpu:cpm_cpu|mem_sc:cmp_mem|state.bc_wr                                          ;
; jopcpu:cpm_cpu|mem_sc:cmp_mem|state.bc_rn                                                ; Merged with jopcpu:cpm_cpu|mem_sc:cmp_mem|dec_len                                              ;
; jopcpu:cpm_cpu|mem_sc:cmp_mem|null_pointer                                               ; Merged with jopcpu:cpm_cpu|mem_sc:cmp_mem|state.npexc                                          ;
; jopcpu:cpm_cpu|mem_sc:cmp_mem|bounds_error                                               ; Merged with jopcpu:cpm_cpu|mem_sc:cmp_mem|state.abexc                                          ;
; scio:cmp_io|sc_sys:cmp_sys|pre_scale[0]                                                  ; Merged with scio:cmp_io|sc_sys:cmp_sys|clock_cnt[0]                                            ;
; Total Number of Removed Registers = 81                                                   ;                                                                                                ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1767  ;
; Number of registers using Synchronous Clear  ; 51    ;
; Number of registers using Synchronous Load   ; 188   ;
; Number of registers using Asynchronous Clear ; 1472  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1153  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                 ;
+------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                  ; Fan out ;
+------------------------------------------------------------------------------------+---------+
; jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|spm[1]                                  ; 1       ;
; jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|spp[7]                                  ; 2       ;
; jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|spm[6]                                  ; 1       ;
; jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|spm[5]                                  ; 1       ;
; jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|spm[4]                                  ; 1       ;
; jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|spm[3]                                  ; 1       ;
; jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|spm[2]                                  ; 1       ;
; scio:cmp_io|sc_uart:cmp_ua|tsr[0]                                                  ; 1       ;
; sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|ram_ncs                                    ; 4       ;
; sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|ram_noe                                    ; 1       ;
; sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|ram_nwe                                    ; 1       ;
; scio:cmp_io|sc_uart:cmp_ua|tsr[1]                                                  ; 1       ;
; scio:cmp_io|sc_uart:cmp_ua|ncts_buf[2]                                             ; 3       ;
; sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|wait_state[3]                              ; 3       ;
; sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|wait_state[2]                              ; 4       ;
; sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|wait_state[0]                              ; 6       ;
; sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|wait_state[1]                              ; 4       ;
; scio:cmp_io|sc_uart:cmp_ua|tsr[2]                                                  ; 1       ;
; scio:cmp_io|sc_uart:cmp_ua|ncts_buf[1]                                             ; 1       ;
; jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|sp[7]                                   ; 4       ;
; jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|rdy                                  ; 5       ;
; sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en ; 1       ;
; scio:cmp_io|sc_uart:cmp_ua|tsr[3]                                                  ; 1       ;
; scio:cmp_io|sc_uart:cmp_ua|ncts_buf[0]                                             ; 1       ;
; scio:cmp_io|sc_uart:cmp_ua|tsr[4]                                                  ; 1       ;
; scio:cmp_io|sc_sys:cmp_sys|pre_scale[6]                                            ; 2       ;
; scio:cmp_io|sc_sys:cmp_sys|pre_scale[4]                                            ; 2       ;
; scio:cmp_io|sc_sys:cmp_sys|pre_scale[3]                                            ; 2       ;
; scio:cmp_io|sc_uart:cmp_ua|tsr[5]                                                  ; 1       ;
; scio:cmp_io|sc_uart:cmp_ua|tsr[6]                                                  ; 1       ;
; scio:cmp_io|sc_uart:cmp_ua|tsr[7]                                                  ; 1       ;
; scio:cmp_io|sc_uart:cmp_ua|rx_buf[0]                                               ; 2       ;
; scio:cmp_io|sc_uart:cmp_ua|rx_buf[2]                                               ; 1       ;
; scio:cmp_io|sc_uart:cmp_ua|rx_buf[1]                                               ; 2       ;
; scio:cmp_io|sc_uart:cmp_ua|tsr[8]                                                  ; 1       ;
; scio:cmp_io|sc_uart:cmp_ua|tsr[9]                                                  ; 1       ;
; Total number of inverted registers = 36                                            ;         ;
+------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                      ;
+----------------------------------------------------+-------------------------------------------------------+------+
; Register Name                                      ; Megafunction                                          ; Type ;
+----------------------------------------------------+-------------------------------------------------------+------+
; jopcpu:cpm_cpu|core:cmp_core|bcfetch:cmp_bcf|tp[0] ; jopcpu:cpm_cpu|core:cmp_core|bcfetch:cmp_bcf|Mux3~255 ; ROM  ;
; jopcpu:cpm_cpu|core:cmp_core|bcfetch:cmp_bcf|tp[1] ; jopcpu:cpm_cpu|core:cmp_core|bcfetch:cmp_bcf|Mux3~255 ; ROM  ;
; jopcpu:cpm_cpu|core:cmp_core|bcfetch:cmp_bcf|tp[2] ; jopcpu:cpm_cpu|core:cmp_core|bcfetch:cmp_bcf|Mux3~255 ; ROM  ;
; jopcpu:cpm_cpu|core:cmp_core|bcfetch:cmp_bcf|tp[3] ; jopcpu:cpm_cpu|core:cmp_core|bcfetch:cmp_bcf|Mux3~255 ; ROM  ;
+----------------------------------------------------+-------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|bc_wr_addr[5]                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|bc_wr_addr[6]                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |jop|scio:cmp_io|sc_uart:cmp_ua|i[0]                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_bank_r[0]      ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |jop|jopcpu:cpm_cpu|extension:cmp_ext|exr[22]                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |jop|jopcpu:cpm_cpu|extension:cmp_ext|exr[11]                                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|index[18]                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |jop|scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[7]                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |jop|scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[1]                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|bc_len[1]                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|value[18]                                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|tag[0][0]                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|tag[1][15]                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|tag[2][3]                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|tag[3][8]                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|tag[4][9]                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|tag[5][8]                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|tag[6][7]                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|tag[7][16]                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|tag[8][15]                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|tag[9][4]                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|tag[10][17]                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|tag[11][4]                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|tag[12][6]                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|tag[13][6]                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|tag[14][17]                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|tag[15][9]                               ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |jop|jopcpu:cpm_cpu|extension:cmp_ext|mul:cmp_mul|p[20]                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |jop|scio:cmp_io|sc_sys:cmp_sys|swreq[1]                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|rfsh_int_cntr[23]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_addr_r[11]     ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|pos_reg[4]                                               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |jop|jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|wraddr_dly[9]                   ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; Yes        ; |jop|jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|wraddr_dly[1]                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|sc_rdy_cnt[0]       ;
; 16:1               ; 24 bits   ; 240 LEs       ; 48 LEs               ; 192 LEs                ; Yes        ; |jop|scio:cmp_io|sc_sys:cmp_sys|rd_data[22]                                                 ;
; 16:1               ; 6 bits    ; 60 LEs        ; 12 LEs               ; 48 LEs                 ; Yes        ; |jop|scio:cmp_io|sc_sys:cmp_sys|rd_data[4]                                                  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_addr_r[1]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |jop|sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|cnt[0]                                         ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |jop|scio:cmp_io|sc_de2:cmp_de2_peri|rd_data[27]                                            ;
; 5:1                ; 22 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; Yes        ; |jop|scio:cmp_io|sc_de2:cmp_de2_peri|rd_data[5]                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |jop|scio:cmp_io|sc_sys:cmp_sys|exc_type[0]                                                 ;
; 13:1               ; 3 bits    ; 24 LEs        ; 21 LEs               ; 3 LEs                  ; Yes        ; |jop|jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|a[14]                                       ;
; 12:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |jop|jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|a[12]                                       ;
; 12:1               ; 15 bits   ; 120 LEs       ; 105 LEs              ; 15 LEs                 ; Yes        ; |jop|jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|a[21]                                       ;
; 14:1               ; 9 bits    ; 81 LEs        ; 72 LEs               ; 9 LEs                  ; Yes        ; |jop|jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|a[3]                                        ;
; 17:1               ; 4 bits    ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|block_addr[3]                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |jop|sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|ram_dout[5]                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |jop|scio:cmp_io|sc_uart:cmp_ua|tsr[0]                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |jop|scio:cmp_io|sc_uart:cmp_ua|tsr[2]                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |jop|sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|wait_state[0]                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |jop|scio:cmp_io|sc_uart:cmp_ua|uart_rx_state~7                                             ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|Add6                                                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|Add6                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |jop|jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|shift:cmp_shf|shiftin~75                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |jop|jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|shift:cmp_shf|shiftin~52                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |jop|jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|Mux106                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |jop|jopcpu:cpm_cpu|core:cmp_core|decode:cmp_dec|sel_wra[1]                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|next_state.READ0_ST ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |jop|jopcpu:cpm_cpu|Mux33                                                                   ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|sc_mem_out.address[14]                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |jop|jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|shift:cmp_shf|shiftin~117                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |jop|jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|shift:cmp_shf|shiftin~90                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |jop|jopcpu:cpm_cpu|core:cmp_core|decode:cmp_dec|sel_rda[0]                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |jop|jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|Mux111                                      ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; No         ; |jop|jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|Mux115                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |jop|jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|shift:cmp_shf|shiftin~156                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |jop|jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|shift:cmp_shf|shiftin~127                   ;
; 5:1                ; 11 bits   ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; No         ; |jop|jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|pc_mux[2]                                   ;
; 7:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |jop|jopcpu:cpm_cpu|Mux9                                                                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |jop|jopcpu:cpm_cpu|Mux24                                                                   ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; No         ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|addr_next[18]                                            ;
; 8:1                ; 18 bits   ; 90 LEs        ; 54 LEs               ; 36 LEs                 ; No         ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|addr_next[1]                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |jop|sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|Selector0                                      ;
; 20:1               ; 7 bits    ; 91 LEs        ; 56 LEs               ; 35 LEs                 ; No         ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|Selector2                                                ;
; 21:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; No         ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|Selector26                                               ;
; 21:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; No         ; |jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|Selector28                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Source assignments for Top-level Entity: |jop ;
+----------------+-------+------+---------------+
; Assignment     ; Value ; From ; To            ;
+----------------+-------+------+---------------+
; POWER_UP_LEVEL ; LOW   ; -    ; res_cnt[0]    ;
; POWER_UP_LEVEL ; LOW   ; -    ; res_cnt[1]    ;
; POWER_UP_LEVEL ; LOW   ; -    ; res_cnt[2]    ;
+----------------+-------+------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_kh11:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_d2t1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_d2t1:auto_generated|altsyncram_pnl1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for jopcpu:cpm_cpu|mem_sc:cmp_mem|jbc:cmp_jbc|altsyncram:alt_jbc|altsyncram_5pi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jopcpu:cpm_cpu|core:cmp_core|bcfetch:cmp_bcf|altsyncram:Mux3_rtl_0|altsyncram_s8u:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |jop ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; ram_cnt        ; 2     ; Signed Integer                             ;
; rom_cnt        ; 15    ; Signed Integer                             ;
; jpc_width      ; 12    ; Signed Integer                             ;
; block_bits     ; 4     ; Signed Integer                             ;
; spm_width      ; 0     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cyc2_pll:pll_inst ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; multiply_by    ; 9     ; Signed Integer                        ;
; divide_by      ; 5     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cyc2_pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------+
; Parameter Name                ; Value             ; Type                               ;
+-------------------------------+-------------------+------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                            ;
; PLL_TYPE                      ; AUTO              ; Untyped                            ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                            ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                            ;
; SCAN_CHAIN                    ; LONG              ; Untyped                            ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                            ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                            ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                            ;
; LOCK_HIGH                     ; 1                 ; Untyped                            ;
; LOCK_LOW                      ; 1                 ; Untyped                            ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                            ;
; SKIP_VCO                      ; OFF               ; Untyped                            ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                            ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                            ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                            ;
; BANDWIDTH                     ; 0                 ; Untyped                            ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                            ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                            ;
; DOWN_SPREAD                   ; 0                 ; Untyped                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                            ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK1_MULTIPLY_BY              ; 9                 ; Signed Integer                     ;
; CLK0_MULTIPLY_BY              ; 9                 ; Signed Integer                     ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK1_DIVIDE_BY                ; 5                 ; Signed Integer                     ;
; CLK0_DIVIDE_BY                ; 5                 ; Signed Integer                     ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK1_PHASE_SHIFT              ; -3056             ; Untyped                            ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                     ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                            ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                            ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                            ;
; DPA_DIVIDER                   ; 0                 ; Untyped                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                            ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                            ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                            ;
; VCO_MIN                       ; 0                 ; Untyped                            ;
; VCO_MAX                       ; 0                 ; Untyped                            ;
; VCO_CENTER                    ; 0                 ; Untyped                            ;
; PFD_MIN                       ; 0                 ; Untyped                            ;
; PFD_MAX                       ; 0                 ; Untyped                            ;
; M_INITIAL                     ; 0                 ; Untyped                            ;
; M                             ; 0                 ; Untyped                            ;
; N                             ; 1                 ; Untyped                            ;
; M2                            ; 1                 ; Untyped                            ;
; N2                            ; 1                 ; Untyped                            ;
; SS                            ; 1                 ; Untyped                            ;
; C0_HIGH                       ; 0                 ; Untyped                            ;
; C1_HIGH                       ; 0                 ; Untyped                            ;
; C2_HIGH                       ; 0                 ; Untyped                            ;
; C3_HIGH                       ; 0                 ; Untyped                            ;
; C4_HIGH                       ; 0                 ; Untyped                            ;
; C5_HIGH                       ; 0                 ; Untyped                            ;
; C6_HIGH                       ; 0                 ; Untyped                            ;
; C7_HIGH                       ; 0                 ; Untyped                            ;
; C8_HIGH                       ; 0                 ; Untyped                            ;
; C9_HIGH                       ; 0                 ; Untyped                            ;
; C0_LOW                        ; 0                 ; Untyped                            ;
; C1_LOW                        ; 0                 ; Untyped                            ;
; C2_LOW                        ; 0                 ; Untyped                            ;
; C3_LOW                        ; 0                 ; Untyped                            ;
; C4_LOW                        ; 0                 ; Untyped                            ;
; C5_LOW                        ; 0                 ; Untyped                            ;
; C6_LOW                        ; 0                 ; Untyped                            ;
; C7_LOW                        ; 0                 ; Untyped                            ;
; C8_LOW                        ; 0                 ; Untyped                            ;
; C9_LOW                        ; 0                 ; Untyped                            ;
; C0_INITIAL                    ; 0                 ; Untyped                            ;
; C1_INITIAL                    ; 0                 ; Untyped                            ;
; C2_INITIAL                    ; 0                 ; Untyped                            ;
; C3_INITIAL                    ; 0                 ; Untyped                            ;
; C4_INITIAL                    ; 0                 ; Untyped                            ;
; C5_INITIAL                    ; 0                 ; Untyped                            ;
; C6_INITIAL                    ; 0                 ; Untyped                            ;
; C7_INITIAL                    ; 0                 ; Untyped                            ;
; C8_INITIAL                    ; 0                 ; Untyped                            ;
; C9_INITIAL                    ; 0                 ; Untyped                            ;
; C0_MODE                       ; BYPASS            ; Untyped                            ;
; C1_MODE                       ; BYPASS            ; Untyped                            ;
; C2_MODE                       ; BYPASS            ; Untyped                            ;
; C3_MODE                       ; BYPASS            ; Untyped                            ;
; C4_MODE                       ; BYPASS            ; Untyped                            ;
; C5_MODE                       ; BYPASS            ; Untyped                            ;
; C6_MODE                       ; BYPASS            ; Untyped                            ;
; C7_MODE                       ; BYPASS            ; Untyped                            ;
; C8_MODE                       ; BYPASS            ; Untyped                            ;
; C9_MODE                       ; BYPASS            ; Untyped                            ;
; C0_PH                         ; 0                 ; Untyped                            ;
; C1_PH                         ; 0                 ; Untyped                            ;
; C2_PH                         ; 0                 ; Untyped                            ;
; C3_PH                         ; 0                 ; Untyped                            ;
; C4_PH                         ; 0                 ; Untyped                            ;
; C5_PH                         ; 0                 ; Untyped                            ;
; C6_PH                         ; 0                 ; Untyped                            ;
; C7_PH                         ; 0                 ; Untyped                            ;
; C8_PH                         ; 0                 ; Untyped                            ;
; C9_PH                         ; 0                 ; Untyped                            ;
; L0_HIGH                       ; 1                 ; Untyped                            ;
; L1_HIGH                       ; 1                 ; Untyped                            ;
; G0_HIGH                       ; 1                 ; Untyped                            ;
; G1_HIGH                       ; 1                 ; Untyped                            ;
; G2_HIGH                       ; 1                 ; Untyped                            ;
; G3_HIGH                       ; 1                 ; Untyped                            ;
; E0_HIGH                       ; 1                 ; Untyped                            ;
; E1_HIGH                       ; 1                 ; Untyped                            ;
; E2_HIGH                       ; 1                 ; Untyped                            ;
; E3_HIGH                       ; 1                 ; Untyped                            ;
; L0_LOW                        ; 1                 ; Untyped                            ;
; L1_LOW                        ; 1                 ; Untyped                            ;
; G0_LOW                        ; 1                 ; Untyped                            ;
; G1_LOW                        ; 1                 ; Untyped                            ;
; G2_LOW                        ; 1                 ; Untyped                            ;
; G3_LOW                        ; 1                 ; Untyped                            ;
; E0_LOW                        ; 1                 ; Untyped                            ;
; E1_LOW                        ; 1                 ; Untyped                            ;
; E2_LOW                        ; 1                 ; Untyped                            ;
; E3_LOW                        ; 1                 ; Untyped                            ;
; L0_INITIAL                    ; 1                 ; Untyped                            ;
; L1_INITIAL                    ; 1                 ; Untyped                            ;
; G0_INITIAL                    ; 1                 ; Untyped                            ;
; G1_INITIAL                    ; 1                 ; Untyped                            ;
; G2_INITIAL                    ; 1                 ; Untyped                            ;
; G3_INITIAL                    ; 1                 ; Untyped                            ;
; E0_INITIAL                    ; 1                 ; Untyped                            ;
; E1_INITIAL                    ; 1                 ; Untyped                            ;
; E2_INITIAL                    ; 1                 ; Untyped                            ;
; E3_INITIAL                    ; 1                 ; Untyped                            ;
; L0_MODE                       ; BYPASS            ; Untyped                            ;
; L1_MODE                       ; BYPASS            ; Untyped                            ;
; G0_MODE                       ; BYPASS            ; Untyped                            ;
; G1_MODE                       ; BYPASS            ; Untyped                            ;
; G2_MODE                       ; BYPASS            ; Untyped                            ;
; G3_MODE                       ; BYPASS            ; Untyped                            ;
; E0_MODE                       ; BYPASS            ; Untyped                            ;
; E1_MODE                       ; BYPASS            ; Untyped                            ;
; E2_MODE                       ; BYPASS            ; Untyped                            ;
; E3_MODE                       ; BYPASS            ; Untyped                            ;
; L0_PH                         ; 0                 ; Untyped                            ;
; L1_PH                         ; 0                 ; Untyped                            ;
; G0_PH                         ; 0                 ; Untyped                            ;
; G1_PH                         ; 0                 ; Untyped                            ;
; G2_PH                         ; 0                 ; Untyped                            ;
; G3_PH                         ; 0                 ; Untyped                            ;
; E0_PH                         ; 0                 ; Untyped                            ;
; E1_PH                         ; 0                 ; Untyped                            ;
; E2_PH                         ; 0                 ; Untyped                            ;
; E3_PH                         ; 0                 ; Untyped                            ;
; M_PH                          ; 0                 ; Untyped                            ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                            ;
; CLK0_COUNTER                  ; G0                ; Untyped                            ;
; CLK1_COUNTER                  ; G0                ; Untyped                            ;
; CLK2_COUNTER                  ; G0                ; Untyped                            ;
; CLK3_COUNTER                  ; G0                ; Untyped                            ;
; CLK4_COUNTER                  ; G0                ; Untyped                            ;
; CLK5_COUNTER                  ; G0                ; Untyped                            ;
; CLK6_COUNTER                  ; E0                ; Untyped                            ;
; CLK7_COUNTER                  ; E1                ; Untyped                            ;
; CLK8_COUNTER                  ; E2                ; Untyped                            ;
; CLK9_COUNTER                  ; E3                ; Untyped                            ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                            ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                            ;
; M_TIME_DELAY                  ; 0                 ; Untyped                            ;
; N_TIME_DELAY                  ; 0                 ; Untyped                            ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                            ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                            ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                            ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                            ;
; ENABLE0_COUNTER               ; L0                ; Untyped                            ;
; ENABLE1_COUNTER               ; L0                ; Untyped                            ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                            ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                            ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                            ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                            ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                            ;
; VCO_POST_SCALE                ; 0                 ; Untyped                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                            ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                            ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                            ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK6                     ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_CLK7                     ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_CLK8                     ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_CLK9                     ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                            ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                            ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                            ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                            ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                            ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                            ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                            ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                            ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                            ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                            ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                            ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                     ;
+-------------------------------+-------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jopcpu:cpm_cpu ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; jpc_width      ; 12    ; Signed Integer                     ;
; block_bits     ; 4     ; Signed Integer                     ;
; spm_width      ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|core:cmp_core ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; jpc_width      ; 12    ; Signed Integer                                   ;
; width          ; 32    ; Signed Integer                                   ;
; pc_width       ; 11    ; Signed Integer                                   ;
; i_width        ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|core:cmp_core|bcfetch:cmp_bcf ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; jpc_width      ; 12    ; Signed Integer                                                   ;
; pc_width       ; 11    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; pc_width       ; 11    ; Signed Integer                                                 ;
; i_width        ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                             ;
; addr_width     ; 11    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom ;
+------------------------+-----------------------------+--------------------------------------------------------------+
; Parameter Name         ; Value                       ; Type                                                         ;
+------------------------+-----------------------------+--------------------------------------------------------------+
; LPM_WIDTH              ; 10                          ; Signed Integer                                               ;
; LPM_WIDTHAD            ; 11                          ; Signed Integer                                               ;
; LPM_NUMWORDS           ; 2048                        ; Signed Integer                                               ;
; LPM_ADDRESS_CONTROL    ; REGISTERED                  ; Untyped                                                      ;
; LPM_OUTDATA            ; UNREGISTERED                ; Untyped                                                      ;
; LPM_FILE               ; ../../asm/generated/rom.mif ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone II                  ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON                          ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF                         ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON                          ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF                         ; IGNORE_CASCADE                                               ;
+------------------------+-----------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                 ;
; jpc_width      ; 12    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|shift:cmp_shf ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
; addr_width     ; 10    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|lpm_ram_dp:cmp_ram ;
+------------------------+-----------------------------+-----------------------------------------------------------------+
; Parameter Name         ; Value                       ; Type                                                            ;
+------------------------+-----------------------------+-----------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1                           ; Untyped                                                         ;
; LPM_WIDTH              ; 32                          ; Signed Integer                                                  ;
; LPM_WIDTHAD            ; 10                          ; Signed Integer                                                  ;
; LPM_NUMWORDS           ; 1024                        ; Signed Integer                                                  ;
; LPM_INDATA             ; REGISTERED                  ; Untyped                                                         ;
; LPM_RDADDRESS_CONTROL  ; REGISTERED                  ; Untyped                                                         ;
; LPM_WRADDRESS_CONTROL  ; REGISTERED                  ; Untyped                                                         ;
; LPM_OUTDATA            ; UNREGISTERED                ; Untyped                                                         ;
; LPM_FILE               ; ../../asm/generated/ram.mif ; Untyped                                                         ;
; USE_EAB                ; ON                          ; Untyped                                                         ;
; DEVICE_FAMILY          ; Cyclone II                  ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON                          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF                         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON                          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF                         ; IGNORE_CASCADE                                                  ;
+------------------------+-----------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|core:cmp_core|decode:cmp_dec ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; i_width        ; 8     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|extension:cmp_ext|mul:cmp_mul ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|mem_sc:cmp_mem ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; jpc_width      ; 12    ; Signed Integer                                    ;
; block_bits     ; 4     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; jpc_width      ; 12    ; Signed Integer                                                    ;
; block_bits     ; 4     ; Signed Integer                                                    ;
; tag_width      ; 18    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|mem_sc:cmp_mem|jbc:cmp_jbc ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; jpc_width      ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jopcpu:cpm_cpu|mem_sc:cmp_mem|jbc:cmp_jbc|altsyncram:alt_jbc ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 8                    ; Signed Integer                                ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_5pi1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: scio:cmp_io ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; cpu_id         ; 0     ; Signed Integer                  ;
; cpu_cnt        ; 1     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scio:cmp_io|sc_sys:cmp_sys ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; addr_bits      ; 4        ; Signed Integer                              ;
; clk_freq       ; 90000000 ; Signed Integer                              ;
; cpu_id         ; 0        ; Signed Integer                              ;
; cpu_cnt        ; 1        ; Signed Integer                              ;
; num_io_int     ; 2        ; Signed Integer                              ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scio:cmp_io|sc_uart:cmp_ua ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; addr_bits      ; 4        ; Signed Integer                              ;
; clk_freq       ; 90000000 ; Signed Integer                              ;
; baud_rate      ; 115200   ; Signed Integer                              ;
; txf_depth      ; 2        ; Signed Integer                              ;
; txf_thres      ; 1        ; Signed Integer                              ;
; rxf_depth      ; 2        ; Signed Integer                              ;
; rxf_thres      ; 1        ; Signed Integer                              ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scio:cmp_io|sc_uart:cmp_ua|fifo:cmp_tf ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                             ;
; depth          ; 2     ; Signed Integer                                             ;
; thres          ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scio:cmp_io|sc_uart:cmp_ua|fifo:cmp_tf|fifo_elem:\g1:0:f1 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scio:cmp_io|sc_uart:cmp_ua|fifo:cmp_tf|fifo_elem:\g1:1:f1 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scio:cmp_io|sc_uart:cmp_ua|fifo:cmp_rf ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                             ;
; depth          ; 2     ; Signed Integer                                             ;
; thres          ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scio:cmp_io|sc_uart:cmp_ua|fifo:cmp_rf|fifo_elem:\g1:0:f1 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scio:cmp_io|sc_uart:cmp_ua|fifo:cmp_rf|fifo_elem:\g1:1:f1 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scio:cmp_io|sc_jtag_uart:cmp_jtag_ua ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; addr_bits      ; 4     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scio:cmp_io|sc_de2:cmp_de2_peri ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; addr_bits      ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sc_de2_mem_if:cmp_scm ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; ram_cnt        ; 2     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; ram_ws         ; 1     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram ;
+-----------------------+--------------------------+--------------------------------------------------------------+
; Parameter Name        ; Value                    ; Type                                                         ;
+-----------------------+--------------------------+--------------------------------------------------------------+
; MODE_REGISTER         ; 000000110001             ; Unsigned Binary                                              ;
; INIT_IDLE             ; 000                      ; Unsigned Binary                                              ;
; INIT_WAIT_200us       ; 001                      ; Unsigned Binary                                              ;
; INIT_INIT_PRE         ; 010                      ; Unsigned Binary                                              ;
; INIT_WAIT_PRE         ; 011                      ; Unsigned Binary                                              ;
; INIT_MODE_REG         ; 100                      ; Unsigned Binary                                              ;
; INIT_WAIT_MODE_REG    ; 101                      ; Unsigned Binary                                              ;
; INIT_DONE_ST          ; 110                      ; Unsigned Binary                                              ;
; IDLE_ST               ; 0000                     ; Unsigned Binary                                              ;
; REFRESH_ST            ; 0001                     ; Unsigned Binary                                              ;
; REFRESH_WAIT_ST       ; 0010                     ; Unsigned Binary                                              ;
; ACT_ST                ; 0011                     ; Unsigned Binary                                              ;
; WAIT_ACT_ST           ; 0100                     ; Unsigned Binary                                              ;
; WRITE0_ST             ; 0101                     ; Unsigned Binary                                              ;
; WRITE1_ST             ; 0110                     ; Unsigned Binary                                              ;
; WRITE_PRE_ST          ; 0111                     ; Unsigned Binary                                              ;
; READ0_ST              ; 1000                     ; Unsigned Binary                                              ;
; READ1_ST              ; 1001                     ; Unsigned Binary                                              ;
; READ2_ST              ; 1010                     ; Unsigned Binary                                              ;
; READ3_ST              ; 1011                     ; Unsigned Binary                                              ;
; READ4_ST              ; 1100                     ; Unsigned Binary                                              ;
; READ_PRE_ST           ; 1101                     ; Unsigned Binary                                              ;
; PRE_ST                ; 1110                     ; Unsigned Binary                                              ;
; WAIT_PRE_ST           ; 1111                     ; Unsigned Binary                                              ;
; TRC_CNTR_VALUE        ; 0111                     ; Unsigned Binary                                              ;
; RFSH_INT_CNTR_VALUE   ; 000000000000010101111000 ; Unsigned Binary                                              ;
; TRCD_CNTR_VALUE       ; 010                      ; Unsigned Binary                                              ;
; WAIT_200us_CNTR_VALUE ; 0100100001000100         ; Unsigned Binary                                              ;
+-----------------------+--------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jopcpu:cpm_cpu|core:cmp_core|bcfetch:cmp_bcf|altsyncram:Mux3_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                 ;
; WIDTH_A                            ; 4                    ; Untyped                                                 ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                 ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; jop0.rtl.mif         ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_s8u       ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition
    Info: Processing started: Tue Jan 27 20:44:24 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off jop -c jop
Info: Found 1 design units, including 1 entities, in source file probe.v
    Info: Found entity 1: probe
Info: Found 4 design units, including 2 entities, in source file clk_clock.vhd
    Info: Found design unit 1: clk_clock_altclkctrl_hia-RTL
    Info: Found design unit 2: clk_clock-RTL
    Info: Found entity 1: clk_clock_altclkctrl_hia
    Info: Found entity 2: clk_clock
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/scio/sc_jtag_uart.vhd
    Info: Found design unit 1: sc_jtag_uart-rtl
    Info: Found entity 1: sc_jtag_uart
Info: Found 3 design units, including 3 entities, in source file ../../vhdl/scio/USB_JTAG.v
    Info: Found entity 1: usb_jtag
    Info: Found entity 2: JTAG_REC
    Info: Found entity 3: JTAG_TRANS
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/top/jop_DE2.vhd
    Info: Found design unit 1: jop-rtl
    Info: Found entity 1: jop
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/scio/scio_de2.vhd
    Info: Found design unit 1: scio-rtl
    Info: Found entity 1: scio
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/scio/sc_de2.vhd
    Info: Found design unit 1: sc_de2-rtl
    Info: Found entity 1: sc_de2
Info: Found 2 design units, including 0 entities, in source file ../../vhdl/top/jop_config_de2.vhd
    Info: Found design unit 1: jop_config
    Info: Found design unit 2: jop_config-body
Info: Found 1 design units, including 0 entities, in source file ../../vhdl/core/jop_types.vhd
    Info: Found design unit 1: jop_types
Info: Found 1 design units, including 0 entities, in source file ../../vhdl/simpcon/sc_pack.vhd
    Info: Found design unit 1: sc_pack
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/altera/cyc2_pll.vhd
    Info: Found design unit 1: cyc2_pll-SYN
    Info: Found entity 1: cyc2_pll
Info: Found 4 design units, including 2 entities, in source file ../../vhdl/scio/fifo.vhd
    Info: Found design unit 1: fifo_elem-rtl
    Info: Found design unit 2: fifo-rtl
    Info: Found entity 1: fifo_elem
    Info: Found entity 2: fifo
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/scio/sc_uart.vhd
    Info: Found design unit 1: sc_uart-rtl
    Info: Found entity 1: sc_uart
Info: Found 4 design units, including 2 entities, in source file ../../vhdl/scio/sc_sys.vhd
    Info: Found design unit 1: intstate-rtl
    Info: Found design unit 2: sc_sys-rtl
    Info: Found entity 1: intstate
    Info: Found entity 2: sc_sys
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/offtbl.vhd
    Info: Found design unit 1: offtbl-rtl
    Info: Found entity 1: offtbl
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/jtbl.vhd
    Info: Found design unit 1: jtbl-rtl
    Info: Found entity 1: jtbl
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/altera/arom.vhd
    Info: Found design unit 1: rom-rtl
    Info: Found entity 1: rom
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/altera/aram.vhd
    Info: Found design unit 1: ram-rtl
    Info: Found entity 1: ram
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/core/bcfetch.vhd
    Info: Found design unit 1: bcfetch-rtl
    Info: Found entity 1: bcfetch
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/core/core.vhd
    Info: Found design unit 1: core-rtl
    Info: Found entity 1: core
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/core/decode.vhd
    Info: Found design unit 1: decode-rtl
    Info: Found entity 1: decode
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/core/fetch.vhd
    Info: Found design unit 1: fetch-rtl
    Info: Found entity 1: fetch
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/altera/cyc_jbc.vhd
    Info: Found design unit 1: jbc-rtl
    Info: Found entity 1: jbc
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/memory/mem_sc.vhd
    Info: Found design unit 1: mem_sc-rtl
    Info: Found entity 1: mem_sc
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/memory/sdpram.vhd
    Info: Found design unit 1: sdpram-rtl
    Info: Found entity 1: sdpram
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/memory/sc_de2_ram.vhd
    Info: Found design unit 1: sc_de2_mem_if-rtl
    Info: Found entity 1: sc_de2_mem_if
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/memory/sc_de2_sram.vhd
    Info: Found design unit 1: sc_mem_if-rtl
    Info: Found entity 1: sc_mem_if
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/memory/sc_de2_sdram.vhd
    Info: Found design unit 1: sc_sdram_if-rtl
    Info: Found entity 1: sc_sdram_if
Info: Found 1 design units, including 1 entities, in source file ../../vhdl/memory/sc_de2_sdram_v.v
    Info: Found entity 1: sdram_controller
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/scio/cmpsync.vhd
    Info: Found design unit 1: cmpsync-rtl
    Info: Found entity 1: cmpsync
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/core/extension.vhd
    Info: Found design unit 1: extension-rtl
    Info: Found entity 1: extension
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/core/cache.vhd
    Info: Found design unit 1: cache-rtl
    Info: Found entity 1: cache
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/core/mul.vhd
    Info: Found design unit 1: mul-rtl
    Info: Found entity 1: mul
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/core/shift.vhd
    Info: Found design unit 1: shift-rtl
    Info: Found entity 1: shift
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/core/stack.vhd
    Info: Found design unit 1: stack-rtl
    Info: Found entity 1: stack
Info: Found 2 design units, including 1 entities, in source file ../../vhdl/core/jopcpu.vhd
    Info: Found design unit 1: jopcpu-rtl
    Info: Found entity 1: jopcpu
Info: Elaborating entity "jop" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at jop_DE2.vhd(164): object "ser_nrts" assigned a value but never read
Info: Elaborating entity "clk_clock" for hierarchy "clk_clock:cmp_clk_clock"
Info: Elaborating entity "clk_clock_altclkctrl_hia" for hierarchy "clk_clock:cmp_clk_clock|clk_clock_altclkctrl_hia:clk_clock_altclkctrl_hia_component"
Info: Elaborating entity "cyc2_pll" for hierarchy "cyc2_pll:pll_inst"
Info: Found 1 design units, including 1 entities, in source file c:/altera/72sp3/quartus/libraries/megafunctions/altpll.tdf
    Info: Found entity 1: altpll
Info: Elaborating entity "altpll" for hierarchy "cyc2_pll:pll_inst|altpll:altpll_component"
Info: Elaborated megafunction instantiation "cyc2_pll:pll_inst|altpll:altpll_component"
Info: Elaborating entity "jopcpu" for hierarchy "jopcpu:cpm_cpu"
Warning (10036): Verilog HDL or VHDL warning at jopcpu.vhd(97): object "sc_scratch_out" assigned a value but never read
Warning (10034): Output port "sc_mem_out.atomic" at jopcpu.vhd(59) has no driver
Warning (10034): Output port "sc_io_out.atomic" at jopcpu.vhd(65) has no driver
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[31]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[30]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[29]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[28]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[27]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[26]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[25]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[24]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[23]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[22]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[21]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[20]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[19]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[18]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[17]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[16]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[15]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[14]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[13]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[12]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[11]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[10]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[9]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[8]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[7]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[6]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[5]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[4]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[3]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[2]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[1]" at jopcpu.vhd(98)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data[0]" at jopcpu.vhd(98)
Info: Elaborating entity "core" for hierarchy "jopcpu:cpm_cpu|core:cmp_core"
Info: Elaborating entity "bcfetch" for hierarchy "jopcpu:cpm_cpu|core:cmp_core|bcfetch:cmp_bcf"
Info: Elaborating entity "jtbl" for hierarchy "jopcpu:cpm_cpu|core:cmp_core|bcfetch:cmp_bcf|jtbl:cmp_jtbl"
Info: Elaborating entity "fetch" for hierarchy "jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch"
Info: Elaborating entity "rom" for hierarchy "jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom"
Info: Found 1 design units, including 1 entities, in source file c:/altera/72sp3/quartus/libraries/megafunctions/lpm_rom.tdf
    Info: Found entity 1: lpm_rom
Info: Elaborating entity "lpm_rom" for hierarchy "jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom"
Info: Elaborated megafunction instantiation "jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom"
Info: Found 1 design units, including 1 entities, in source file c:/altera/72sp3/quartus/libraries/megafunctions/altrom.tdf
    Info: Found entity 1: altrom
Info: Elaborating entity "altrom" for hierarchy "jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom|altrom:srom"
Warning: Assertion warning: altrom does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states will be different for Cyclone II devices
Info: Elaborated megafunction instantiation "jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom|altrom:srom", which is child of megafunction instantiation "jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom"
Info: Instantiated megafunction "jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "10"
    Info: Parameter "LPM_TYPE" = "LPM_ROM"
    Info: Parameter "LPM_WIDTHAD" = "11"
    Info: Parameter "LPM_NUMWORDS" = "2048"
    Info: Parameter "LPM_FILE" = "../../asm/generated/rom.mif"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_HINT" = "USE_EAB=ON"
Info: Found 1 design units, including 1 entities, in source file c:/altera/72sp3/quartus/libraries/megafunctions/altsyncram.tdf
    Info: Found entity 1: altsyncram
Info: Elaborating entity "altsyncram" for hierarchy "jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block"
Info: Elaborated megafunction instantiation "jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom"
Info: Instantiated megafunction "jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "10"
    Info: Parameter "LPM_TYPE" = "LPM_ROM"
    Info: Parameter "LPM_WIDTHAD" = "11"
    Info: Parameter "LPM_NUMWORDS" = "2048"
    Info: Parameter "LPM_FILE" = "../../asm/generated/rom.mif"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_HINT" = "USE_EAB=ON"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_kh11.tdf
    Info: Found entity 1: altsyncram_kh11
Info: Elaborating entity "altsyncram_kh11" for hierarchy "jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_kh11:auto_generated"
Warning: 922 out of 2048 addresses uninitialized. Initializing them to "0". 1 warnings found. Reporting 1.
    Warning: Address range from 1126 to 2047 are not initialized. 
Warning: 512 out of 2048 addresses are reinitialized. Last initialized data will be replacing the previous data. 512 warnings found. Reporting 10.
    Warning: Address 0 is reinitialized. 
    Warning: Address 1 is reinitialized. 
    Warning: Address 2 is reinitialized. 
    Warning: Address 3 is reinitialized. 
    Warning: Address 4 is reinitialized. 
    Warning: Address 5 is reinitialized. 
    Warning: Address 6 is reinitialized. 
    Warning: Address 7 is reinitialized. 
    Warning: Address 8 is reinitialized. 
    Warning: Address 9 is reinitialized. 
Info: Elaborating entity "offtbl" for hierarchy "jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|offtbl:cmp_off"
Info: Elaborating entity "stack" for hierarchy "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk"
Info: Elaborating entity "shift" for hierarchy "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|shift:cmp_shf"
Info: Elaborating entity "ram" for hierarchy "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram"
Info: Found 1 design units, including 1 entities, in source file c:/altera/72sp3/quartus/libraries/megafunctions/lpm_ram_dp.tdf
    Info: Found entity 1: lpm_ram_dp
Info: Elaborating entity "lpm_ram_dp" for hierarchy "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|lpm_ram_dp:cmp_ram"
Info: Elaborated megafunction instantiation "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|lpm_ram_dp:cmp_ram"
Info: Found 1 design units, including 1 entities, in source file c:/altera/72sp3/quartus/libraries/megafunctions/altdpram.tdf
    Info: Found entity 1: altdpram
Info: Elaborating entity "altdpram" for hierarchy "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|lpm_ram_dp:cmp_ram|altdpram:sram"
Warning: Assertion warning: altdpram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices
Info: Elaborated megafunction instantiation "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|lpm_ram_dp:cmp_ram|altdpram:sram", which is child of megafunction instantiation "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|lpm_ram_dp:cmp_ram"
Info: Instantiated megafunction "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|lpm_ram_dp:cmp_ram" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "32"
    Info: Parameter "LPM_WIDTHAD" = "10"
    Info: Parameter "LPM_NUMWORDS" = "1024"
    Info: Parameter "LPM_TYPE" = "LPM_RAM_DP"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_RDADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_WRADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_FILE" = "../../asm/generated/ram.mif"
    Info: Parameter "LPM_HINT" = "USE_EAB=ON"
Info: Elaborating entity "altsyncram" for hierarchy "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block", which is child of megafunction instantiation "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|lpm_ram_dp:cmp_ram"
Info: Instantiated megafunction "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|lpm_ram_dp:cmp_ram" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "32"
    Info: Parameter "LPM_WIDTHAD" = "10"
    Info: Parameter "LPM_NUMWORDS" = "1024"
    Info: Parameter "LPM_TYPE" = "LPM_RAM_DP"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_RDADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_WRADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_FILE" = "../../asm/generated/ram.mif"
    Info: Parameter "LPM_HINT" = "USE_EAB=ON"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_d2t1.tdf
    Info: Found entity 1: altsyncram_d2t1
Info: Elaborating entity "altsyncram_d2t1" for hierarchy "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_d2t1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pnl1.tdf
    Info: Found entity 1: altsyncram_pnl1
Info: Elaborating entity "altsyncram_pnl1" for hierarchy "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|ram:cmp_ram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_d2t1:auto_generated|altsyncram_pnl1:altsyncram1"
Warning: 768 out of 1024 addresses uninitialized. Initializing them to "0". 1 warnings found. Reporting 1.
    Warning: Address range from 256 to 1023 are not initialized. 
Warning: 49 out of 1024 addresses are reinitialized. Last initialized data will be replacing the previous data. 49 warnings found. Reporting 10.
    Warning: Address 0 is reinitialized. 
    Warning: Address 1 is reinitialized. 
    Warning: Address 2 is reinitialized. 
    Warning: Address 3 is reinitialized. 
    Warning: Address 4 is reinitialized. 
    Warning: Address 5 is reinitialized. 
    Warning: Address 6 is reinitialized. 
    Warning: Address 7 is reinitialized. 
    Warning: Address 8 is reinitialized. 
    Warning: Address 9 is reinitialized. 
Info: Elaborating entity "decode" for hierarchy "jopcpu:cpm_cpu|core:cmp_core|decode:cmp_dec"
Info: Elaborating entity "extension" for hierarchy "jopcpu:cpm_cpu|extension:cmp_ext"
Info: Elaborating entity "mul" for hierarchy "jopcpu:cpm_cpu|extension:cmp_ext|mul:cmp_mul"
Info: Elaborating entity "mem_sc" for hierarchy "jopcpu:cpm_cpu|mem_sc:cmp_mem"
Warning (10037): Verilog HDL or VHDL warning at mem_sc.vhd(387): conditional expression evaluates to a constant
Info: Elaborating entity "cache" for hierarchy "jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache"
Info: Elaborating entity "jbc" for hierarchy "jopcpu:cpm_cpu|mem_sc:cmp_mem|jbc:cmp_jbc"
Info: Elaborating entity "altsyncram" for hierarchy "jopcpu:cpm_cpu|mem_sc:cmp_mem|jbc:cmp_jbc|altsyncram:alt_jbc"
Info: Elaborated megafunction instantiation "jopcpu:cpm_cpu|mem_sc:cmp_mem|jbc:cmp_jbc|altsyncram:alt_jbc"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5pi1.tdf
    Info: Found entity 1: altsyncram_5pi1
Info: Elaborating entity "altsyncram_5pi1" for hierarchy "jopcpu:cpm_cpu|mem_sc:cmp_mem|jbc:cmp_jbc|altsyncram:alt_jbc|altsyncram_5pi1:auto_generated"
Info: Elaborating entity "scio" for hierarchy "scio:cmp_io"
Info: Elaborating entity "sc_sys" for hierarchy "scio:cmp_io|sc_sys:cmp_sys"
Info: Elaborating entity "intstate" for hierarchy "scio:cmp_io|sc_sys:cmp_sys|intstate:\gen_int:0:cis"
Info: Elaborating entity "sc_uart" for hierarchy "scio:cmp_io|sc_uart:cmp_ua"
Warning (10036): Verilog HDL or VHDL warning at sc_uart.vhd(125): object "tf_half" assigned a value but never read
Info: Elaborating entity "fifo" for hierarchy "scio:cmp_io|sc_uart:cmp_ua|fifo:cmp_tf"
Info: Elaborating entity "fifo_elem" for hierarchy "scio:cmp_io|sc_uart:cmp_ua|fifo:cmp_tf|fifo_elem:\g1:0:f1"
Info: Elaborating entity "sc_jtag_uart" for hierarchy "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua"
Warning (10034): Output port "debug[15]" at sc_jtag_uart.vhd(60) has no driver
Warning (10034): Output port "debug[14]" at sc_jtag_uart.vhd(60) has no driver
Warning (10034): Output port "debug[13]" at sc_jtag_uart.vhd(60) has no driver
Warning (10034): Output port "debug[12]" at sc_jtag_uart.vhd(60) has no driver
Warning (10034): Output port "debug[11]" at sc_jtag_uart.vhd(60) has no driver
Warning (10034): Output port "debug[10]" at sc_jtag_uart.vhd(60) has no driver
Warning (10034): Output port "debug[9]" at sc_jtag_uart.vhd(60) has no driver
Warning (10034): Output port "debug[8]" at sc_jtag_uart.vhd(60) has no driver
Warning (10034): Output port "debug[7]" at sc_jtag_uart.vhd(60) has no driver
Warning (10034): Output port "debug[6]" at sc_jtag_uart.vhd(60) has no driver
Warning (10034): Output port "debug[5]" at sc_jtag_uart.vhd(60) has no driver
Warning (10034): Output port "debug[4]" at sc_jtag_uart.vhd(60) has no driver
Warning (10034): Output port "debug[3]" at sc_jtag_uart.vhd(60) has no driver
Warning (10034): Output port "debug[2]" at sc_jtag_uart.vhd(60) has no driver
Warning (10034): Output port "debug[1]" at sc_jtag_uart.vhd(60) has no driver
Warning (10034): Output port "debug[0]" at sc_jtag_uart.vhd(60) has no driver
Info: Elaborating entity "usb_jtag" for hierarchy "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|usb_jtag:cmp_USB_JTAG"
Info: Elaborating entity "JTAG_REC" for hierarchy "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|usb_jtag:cmp_USB_JTAG|JTAG_REC:u0"
Warning (10230): Verilog HDL assignment warning at USB_JTAG.v(81): truncated value with size 32 to match size of target (3)
Info: Elaborating entity "JTAG_TRANS" for hierarchy "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|usb_jtag:cmp_USB_JTAG|JTAG_TRANS:u1"
Warning (10230): Verilog HDL assignment warning at USB_JTAG.v(116): truncated value with size 32 to match size of target (3)
Info: Elaborating entity "sc_de2" for hierarchy "scio:cmp_io|sc_de2:cmp_de2_peri"
Info: Elaborating entity "sc_de2_mem_if" for hierarchy "sc_de2_mem_if:cmp_scm"
Warning (10036): Verilog HDL or VHDL warning at sc_de2_ram.vhd(114): object "sdram_select" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "sram_sc_mem_out.atomic" at sc_de2_ram.vhd(97)
Warning (10873): Using initial value X (don't care) for net "sdram_sc_mem_out.atomic" at sc_de2_ram.vhd(107)
Info: Elaborating entity "sc_mem_if" for hierarchy "sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm"
Info: Elaborating entity "sc_sdram_if" for hierarchy "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram"
Info: Elaborating entity "sdram_controller" for hierarchy "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram"
Warning (10230): Verilog HDL assignment warning at sc_de2_sdram_v.v(206): truncated value with size 32 to match size of target (22)
Warning: Port "sc_addr[22]" does not exist in entity definition of "sdram_controller".  The port's range differs between the entity definition and its actual instantiation, "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram".
Warning (14130): Reduced register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|address_r[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[31]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[30]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[29]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[28]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[27]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[26]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[25]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[24]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[23]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[22]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[21]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[20]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[19]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[18]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[17]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[16]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[15]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[14]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[13]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[12]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[11]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[10]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[9]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|rd_data[8]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_sys:cmp_sys|intnr[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_sys:cmp_sys|intnr[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "scio:cmp_io|sc_sys:cmp_sys|intnr[2]" with stuck data_in port to stuck value GND
Warning: Converted TRI buffer or tri-state bus to logic, or removed OPNDRN
    Warning: Converting TRI node "jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom|otri[9]" that feeds logic to a wire
    Warning: Converting TRI node "jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom|otri[8]" that feeds logic to a wire
    Warning: Converting TRI node "jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom|otri[7]" that feeds logic to a wire
    Warning: Converting TRI node "jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom|otri[6]" that feeds logic to a wire
    Warning: Converting TRI node "jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom|otri[5]" that feeds logic to a wire
    Warning: Converting TRI node "jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom|otri[4]" that feeds logic to a wire
    Warning: Converting TRI node "jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom|otri[3]" that feeds logic to a wire
    Warning: Converting TRI node "jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom|otri[2]" that feeds logic to a wire
    Warning: Converting TRI node "jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom|otri[1]" that feeds logic to a wire
    Warning: Converting TRI node "jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|rom:cmp_rom|lpm_rom:cmp_rom|otri[0]" that feeds logic to a wire
Info: Duplicate registers merged to single register
    Info: Duplicate register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[15]~en" merged to single register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en"
    Info: Duplicate register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[14]~en" merged to single register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en"
    Info: Duplicate register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[13]~en" merged to single register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en"
    Info: Duplicate register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[12]~en" merged to single register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en"
    Info: Duplicate register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[11]~en" merged to single register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en"
    Info: Duplicate register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[10]~en" merged to single register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en"
    Info: Duplicate register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[9]~en" merged to single register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en"
    Info: Duplicate register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[8]~en" merged to single register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en"
    Info: Duplicate register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[7]~en" merged to single register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en"
    Info: Duplicate register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[6]~en" merged to single register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en"
    Info: Duplicate register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[5]~en" merged to single register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en"
    Info: Duplicate register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[4]~en" merged to single register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en"
    Info: Duplicate register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[3]~en" merged to single register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en"
    Info: Duplicate register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[2]~en" merged to single register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en"
    Info: Duplicate register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[1]~en" merged to single register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en"
    Info: Duplicate register "jopcpu:cpm_cpu|core:cmp_core|decode:cmp_dec|sel_rmux[1]" merged to single register "jopcpu:cpm_cpu|core:cmp_core|decode:cmp_dec|sel_shf[1]"
    Info: Duplicate register "jopcpu:cpm_cpu|core:cmp_core|decode:cmp_dec|sel_rmux[0]" merged to single register "jopcpu:cpm_cpu|core:cmp_core|decode:cmp_dec|sel_shf[0]"
    Info: Duplicate register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|vp2[0]" merged to single register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|vp0[0]"
Info: Duplicate registers merged to single register
    Info: Duplicate register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|spp[0]" merged to single register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|sp[0]", power-up level changed
    Info: Duplicate register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|spm[0]" merged to single register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|sp[0]", power-up level changed
    Info: Duplicate register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|vp3[0]" merged to single register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|vp1[0]"
    Info: Duplicate register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[16]" merged to single register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[31]"
    Info: Duplicate register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[17]" merged to single register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[31]"
    Info: Duplicate register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[18]" merged to single register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[31]"
    Info: Duplicate register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[19]" merged to single register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[31]"
    Info: Duplicate register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[20]" merged to single register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[31]"
    Info: Duplicate register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[21]" merged to single register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[31]"
    Info: Duplicate register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[22]" merged to single register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[31]"
    Info: Duplicate register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[23]" merged to single register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[31]"
    Info: Duplicate register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[24]" merged to single register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[31]"
    Info: Duplicate register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[25]" merged to single register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[31]"
    Info: Duplicate register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[26]" merged to single register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[31]"
    Info: Duplicate register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[27]" merged to single register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[31]"
    Info: Duplicate register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[28]" merged to single register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[31]"
    Info: Duplicate register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[29]" merged to single register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[31]"
    Info: Duplicate register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[30]" merged to single register "jopcpu:cpm_cpu|core:cmp_core|stack:cmp_stk|immval[31]"
Info: Found 1 instances of uninferred RAM logic
    Info: RAM logic "jopcpu:cpm_cpu|core:cmp_core|fetch:cmp_fch|offtbl:cmp_off|Ram0" uninferred due to size
Info: State machine "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state" contains 16 states
Info: State machine "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_init_state" contains 7 states
Info: State machine "|jop|sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state" contains 9 states
Info: State machine "|jop|scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|trans_state" contains 3 states
Info: State machine "|jop|scio:cmp_io|sc_uart:cmp_ua|uart_rx_state" contains 3 states
Info: State machine "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state" contains 37 states
Info: State machine "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|state" contains 3 states
Info: Selected Auto state machine encoding method for state machine "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state"
Info: Encoding result for state machine "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state"
    Info: Completed encoding using 16 state bits
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.WAIT_PRE_ST"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.PRE_ST"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.READ_PRE_ST"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.READ4_ST"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.READ3_ST"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.READ2_ST"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.READ1_ST"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.READ0_ST"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.WRITE_PRE_ST"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.WRITE1_ST"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.WRITE0_ST"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.WAIT_ACT_ST"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.ACT_ST"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.REFRESH_WAIT_ST"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.REFRESH_ST"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.IDLE_ST"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.IDLE_ST" uses code string "0000000000000000"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.REFRESH_ST" uses code string "0000000000000011"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.REFRESH_WAIT_ST" uses code string "0000000000000101"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.ACT_ST" uses code string "0000000000001001"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.WAIT_ACT_ST" uses code string "0000000000010001"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.WRITE0_ST" uses code string "0000000000100001"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.WRITE1_ST" uses code string "0000000001000001"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.WRITE_PRE_ST" uses code string "0000000010000001"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.READ0_ST" uses code string "0000000100000001"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.READ1_ST" uses code string "0000001000000001"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.READ2_ST" uses code string "0000010000000001"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.READ3_ST" uses code string "0000100000000001"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.READ4_ST" uses code string "0001000000000001"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.READ_PRE_ST" uses code string "0010000000000001"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.PRE_ST" uses code string "0100000000000001"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state.WAIT_PRE_ST" uses code string "1000000000000001"
Info: Selected Auto state machine encoding method for state machine "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_init_state"
Info: Encoding result for state machine "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_init_state"
    Info: Completed encoding using 7 state bits
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_init_state.INIT_DONE_ST"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_init_state.INIT_WAIT_MODE_REG"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_init_state.INIT_MODE_REG"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_init_state.INIT_WAIT_PRE"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_init_state.INIT_INIT_PRE"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_init_state.INIT_WAIT_200us"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_init_state.INIT_IDLE"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_init_state.INIT_IDLE" uses code string "0000000"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_init_state.INIT_WAIT_200us" uses code string "0000011"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_init_state.INIT_INIT_PRE" uses code string "0000101"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_init_state.INIT_WAIT_PRE" uses code string "0001001"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_init_state.INIT_MODE_REG" uses code string "0010001"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_init_state.INIT_WAIT_MODE_REG" uses code string "0100001"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_init_state.INIT_DONE_ST" uses code string "1000001"
Info: Selected Auto state machine encoding method for state machine "|jop|sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state"
Info: Encoding result for state machine "|jop|sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state"
    Info: Completed encoding using 9 state bits
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.wr2_l"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.wr1_l"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.wr2_h"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.wr1_h"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.rd2_l"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.rd1_l"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.rd2_h"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.rd1_h"
        Info: Encoded state bit "sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.idl"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.idl" uses code string "000000000"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.rd1_h" uses code string "000000011"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.rd2_h" uses code string "000000101"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.rd1_l" uses code string "000001001"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.rd2_l" uses code string "000010001"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.wr1_h" uses code string "000100001"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.wr2_h" uses code string "001000001"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.wr1_l" uses code string "010000001"
    Info: State "|jop|sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.wr2_l" uses code string "100000001"
Info: Selected Auto state machine encoding method for state machine "|jop|scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|trans_state"
Info: Encoding result for state machine "|jop|scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|trans_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|trans_state.s2"
        Info: Encoded state bit "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|trans_state.s1"
        Info: Encoded state bit "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|trans_state.s0"
    Info: State "|jop|scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|trans_state.s0" uses code string "000"
    Info: State "|jop|scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|trans_state.s1" uses code string "011"
    Info: State "|jop|scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|trans_state.s2" uses code string "101"
Info: Selected Auto state machine encoding method for state machine "|jop|scio:cmp_io|sc_uart:cmp_ua|uart_rx_state"
Info: Encoding result for state machine "|jop|scio:cmp_io|sc_uart:cmp_ua|uart_rx_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "scio:cmp_io|sc_uart:cmp_ua|uart_rx_state.s2"
        Info: Encoded state bit "scio:cmp_io|sc_uart:cmp_ua|uart_rx_state.s1"
        Info: Encoded state bit "scio:cmp_io|sc_uart:cmp_ua|uart_rx_state.s0"
    Info: State "|jop|scio:cmp_io|sc_uart:cmp_ua|uart_rx_state.s0" uses code string "000"
    Info: State "|jop|scio:cmp_io|sc_uart:cmp_ua|uart_rx_state.s1" uses code string "011"
    Info: State "|jop|scio:cmp_io|sc_uart:cmp_ua|uart_rx_state.s2" uses code string "101"
Info: Selected Auto state machine encoding method for state machine "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state"
Info: Encoding result for state machine "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state"
    Info: Completed encoding using 37 state bits
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.excw"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.abexc"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.npexc"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.last"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.cpstop"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.cp4"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.cp3"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.cp2"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.cp1"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.cp0"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.pf3"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.pf0"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.gf3"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.gf2"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.gf1"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.gf0"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.iasst"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.iasrb"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.iaswb"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.iast0"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.ialrb"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.iasrd"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.iald4"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.iald3"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.iald23"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.iald2"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.iald1"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.iald0"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.bc_wl"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.bc_wr"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.bc_rn"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.bc_w"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.bc_r1"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.bc_cc"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.wr1"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.rd1"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.idl"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.idl" uses code string "0000000000000000000000000000000000000"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.rd1" uses code string "0000000000000000000000000000000000011"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.wr1" uses code string "0000000000000000000000000000000000101"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.bc_cc" uses code string "0000000000000000000000000000000001001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.bc_r1" uses code string "0000000000000000000000000000000010001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.bc_w" uses code string "0000000000000000000000000000000100001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.bc_rn" uses code string "0000000000000000000000000000001000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.bc_wr" uses code string "0000000000000000000000000000010000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.bc_wl" uses code string "0000000000000000000000000000100000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.iald0" uses code string "0000000000000000000000000001000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.iald1" uses code string "0000000000000000000000000010000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.iald2" uses code string "0000000000000000000000000100000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.iald23" uses code string "0000000000000000000000001000000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.iald3" uses code string "0000000000000000000000010000000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.iald4" uses code string "0000000000000000000000100000000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.iasrd" uses code string "0000000000000000000001000000000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.ialrb" uses code string "0000000000000000000010000000000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.iast0" uses code string "0000000000000000000100000000000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.iaswb" uses code string "0000000000000000001000000000000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.iasrb" uses code string "0000000000000000010000000000000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.iasst" uses code string "0000000000000000100000000000000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.gf0" uses code string "0000000000000001000000000000000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.gf1" uses code string "0000000000000010000000000000000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.gf2" uses code string "0000000000000100000000000000000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.gf3" uses code string "0000000000001000000000000000000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.pf0" uses code string "0000000000010000000000000000000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.pf3" uses code string "0000000000100000000000000000000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.cp0" uses code string "0000000001000000000000000000000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.cp1" uses code string "0000000010000000000000000000000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.cp2" uses code string "0000000100000000000000000000000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.cp3" uses code string "0000001000000000000000000000000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.cp4" uses code string "0000010000000000000000000000000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.cpstop" uses code string "0000100000000000000000000000000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.last" uses code string "0001000000000000000000000000000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.npexc" uses code string "0010000000000000000000000000000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.abexc" uses code string "0100000000000000000000000000000000001"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|state.excw" uses code string "1000000000000000000000000000000000001"
Info: Selected Auto state machine encoding method for state machine "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|state"
Info: Encoding result for state machine "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|state.s2"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|state.s1"
        Info: Encoded state bit "jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|state.idle"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|state.idle" uses code string "000"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|state.s1" uses code string "011"
    Info: State "|jop|jopcpu:cpm_cpu|mem_sc:cmp_mem|cache:cmp_cache|state.s2" uses code string "101"
Info: Duplicate registers merged to single register
    Info: Duplicate register "sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.idl" merged to single register "sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|ram_ncs", power-up level changed
    Info: Duplicate register "sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|rd_data_ena_l" merged to single register "sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.rd2_l"
    Info: Duplicate register "sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|rd_data_ena_h" merged to single register "sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.rd2_h"
    Info: Duplicate register "sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|wr_low" merged to single register "sc_de2_mem_if:cmp_scm|sc_mem_if:cmp_scm|state.wr2_h"
    Info: Duplicate register "jopcpu:cpm_cpu|mem_sc:cmp_mem|bc_wr_ena" merged to single register "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.bc_wr"
    Info: Duplicate register "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.bc_rn" merged to single register "jopcpu:cpm_cpu|mem_sc:cmp_mem|dec_len"
    Info: Duplicate register "jopcpu:cpm_cpu|mem_sc:cmp_mem|null_pointer" merged to single register "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.npexc"
    Info: Duplicate register "jopcpu:cpm_cpu|mem_sc:cmp_mem|bounds_error" merged to single register "jopcpu:cpm_cpu|mem_sc:cmp_mem|state.abexc"
Info: Duplicate registers merged to single register
    Info: Duplicate register "scio:cmp_io|sc_sys:cmp_sys|pre_scale[0]" merged to single register "scio:cmp_io|sc_sys:cmp_sys|clock_cnt[0]", power-up level changed
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "jopcpu:cpm_cpu|core:cmp_core|bcfetch:cmp_bcf|Mux3~255"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 4
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to jop0.rtl.mif
Info: Elaborated megafunction instantiation "jopcpu:cpm_cpu|core:cmp_core|bcfetch:cmp_bcf|altsyncram:Mux3_rtl_0"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_s8u.tdf
    Info: Found entity 1: altsyncram_s8u
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "rama_nlb" stuck at GND
    Warning (13410): Pin "rama_nub" stuck at GND
    Warning (13410): Pin "DRAM_CKE" stuck at VCC
    Warning (13410): Pin "DRAM_LDQM" stuck at GND
    Warning (13410): Pin "DRAM_UDQM" stuck at GND
Critical Warning: Ignored Power-Up Level option on the following registers
    Critical Warning: Register sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|dram_dq_r[0]~en will power up to High
Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below.
    Info: Register "scio:cmp_io|sc_jtag_uart:cmp_jtag_ua|trans_state.s2" lost all its fanouts during netlist optimizations.
    Info: Register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state~14" lost all its fanouts during netlist optimizations.
    Info: Register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state~15" lost all its fanouts during netlist optimizations.
    Info: Register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state~16" lost all its fanouts during netlist optimizations.
    Info: Register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_state~17" lost all its fanouts during netlist optimizations.
    Info: Register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_init_state~14" lost all its fanouts during netlist optimizations.
    Info: Register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_init_state~15" lost all its fanouts during netlist optimizations.
    Info: Register "sc_de2_mem_if:cmp_scm|sc_sdram_if:cmp_sdram|sdram_controller:sdram|current_init_state~16" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file D:/Delta/myjop/quartus/altde2sram/jop.map.smsg
Info: Implemented 4445 device resources after synthesis - the final resource count might be different
    Info: Implemented 27 input pins
    Info: Implemented 130 output pins
    Info: Implemented 32 bidirectional pins
    Info: Implemented 4200 logic cells
    Info: Implemented 54 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 136 warnings
    Info: Allocated 185 megabytes of memory during processing
    Info: Processing ended: Tue Jan 27 20:45:12 2009
    Info: Elapsed time: 00:00:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Delta/myjop/quartus/altde2sram/jop.map.smsg.


