ARM GAS  /tmp/ccZAUXzr.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_DMA_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_DMA_Init
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	MX_DMA_Init:
  25              	.LFB327:
  26              		.file 1 "Core/Src/dma.c"
   1:Core/Src/dma.c **** /* USER CODE BEGIN Header */
   2:Core/Src/dma.c **** /**
   3:Core/Src/dma.c ****   ******************************************************************************
   4:Core/Src/dma.c ****   * @file    dma.c
   5:Core/Src/dma.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/dma.c ****   *          of all the requested memory to memory DMA transfers.
   7:Core/Src/dma.c ****   ******************************************************************************
   8:Core/Src/dma.c ****   * @attention
   9:Core/Src/dma.c ****   *
  10:Core/Src/dma.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/dma.c ****   * All rights reserved.
  12:Core/Src/dma.c ****   *
  13:Core/Src/dma.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/dma.c ****   * in the root directory of this software component.
  15:Core/Src/dma.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/dma.c ****   *
  17:Core/Src/dma.c ****   ******************************************************************************
  18:Core/Src/dma.c ****   */
  19:Core/Src/dma.c **** /* USER CODE END Header */
  20:Core/Src/dma.c **** 
  21:Core/Src/dma.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/dma.c **** #include "dma.h"
  23:Core/Src/dma.c **** 
  24:Core/Src/dma.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/dma.c **** 
  26:Core/Src/dma.c **** /* USER CODE END 0 */
  27:Core/Src/dma.c **** 
  28:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/dma.c **** /* Configure DMA                                                              */
  30:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
  31:Core/Src/dma.c **** 
  32:Core/Src/dma.c **** /* USER CODE BEGIN 1 */
ARM GAS  /tmp/ccZAUXzr.s 			page 2


  33:Core/Src/dma.c **** 
  34:Core/Src/dma.c **** /* USER CODE END 1 */
  35:Core/Src/dma.c **** 
  36:Core/Src/dma.c **** /**
  37:Core/Src/dma.c ****   * Enable DMA controller clock
  38:Core/Src/dma.c ****   */
  39:Core/Src/dma.c **** void MX_DMA_Init(void)
  40:Core/Src/dma.c **** {
  27              		.loc 1 40 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  41:Core/Src/dma.c **** 
  42:Core/Src/dma.c ****   /* DMA controller clock enable */
  43:Core/Src/dma.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
  38              		.loc 1 43 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 43 3 view .LVU2
  41              		.loc 1 43 3 view .LVU3
  42 0004 114A     		ldr	r2, .L2
  43 0006 916B     		ldr	r1, [r2, #56]
  44 0008 0123     		movs	r3, #1
  45 000a 1943     		orrs	r1, r3
  46 000c 9163     		str	r1, [r2, #56]
  47              		.loc 1 43 3 view .LVU4
  48 000e 926B     		ldr	r2, [r2, #56]
  49 0010 1340     		ands	r3, r2
  50 0012 0193     		str	r3, [sp, #4]
  51              		.loc 1 43 3 view .LVU5
  52 0014 019B     		ldr	r3, [sp, #4]
  53              	.LBE2:
  54              		.loc 1 43 3 view .LVU6
  44:Core/Src/dma.c **** 
  45:Core/Src/dma.c ****   /* DMA interrupt init */
  46:Core/Src/dma.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
  47:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
  55              		.loc 1 47 3 view .LVU7
  56 0016 0022     		movs	r2, #0
  57 0018 0321     		movs	r1, #3
  58 001a 0920     		movs	r0, #9
  59 001c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  60              	.LVL0:
  48:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
  61              		.loc 1 48 3 view .LVU8
  62 0020 0920     		movs	r0, #9
  63 0022 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  64              	.LVL1:
  49:Core/Src/dma.c ****   /* DMA1_Channel2_3_IRQn interrupt configuration */
  50:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 3, 0);
  65              		.loc 1 50 3 view .LVU9
ARM GAS  /tmp/ccZAUXzr.s 			page 3


  66 0026 0022     		movs	r2, #0
  67 0028 0321     		movs	r1, #3
  68 002a 0A20     		movs	r0, #10
  69 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  70              	.LVL2:
  51:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
  71              		.loc 1 51 3 view .LVU10
  72 0030 0A20     		movs	r0, #10
  73 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  74              	.LVL3:
  52:Core/Src/dma.c ****   /* DMA1_Ch4_7_DMAMUX1_OVR_IRQn interrupt configuration */
  53:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Ch4_7_DMAMUX1_OVR_IRQn, 3, 0);
  75              		.loc 1 53 3 view .LVU11
  76 0036 0022     		movs	r2, #0
  77 0038 0321     		movs	r1, #3
  78 003a 0B20     		movs	r0, #11
  79 003c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  80              	.LVL4:
  54:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Ch4_7_DMAMUX1_OVR_IRQn);
  81              		.loc 1 54 3 view .LVU12
  82 0040 0B20     		movs	r0, #11
  83 0042 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  84              	.LVL5:
  55:Core/Src/dma.c **** 
  56:Core/Src/dma.c **** }
  85              		.loc 1 56 1 is_stmt 0 view .LVU13
  86 0046 03B0     		add	sp, sp, #12
  87              		@ sp needed
  88 0048 00BD     		pop	{pc}
  89              	.L3:
  90 004a C046     		.align	2
  91              	.L2:
  92 004c 00100240 		.word	1073876992
  93              		.cfi_endproc
  94              	.LFE327:
  96              		.text
  97              	.Letext0:
  98              		.file 2 "/home/yiyu/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
  99              		.file 3 "/home/yiyu/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 100              		.file 4 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g071xx.h"
 101              		.file 5 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h"
 102              		.file 6 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h"
ARM GAS  /tmp/ccZAUXzr.s 			page 4


DEFINED SYMBOLS
                            *ABS*:0000000000000000 dma.c
     /tmp/ccZAUXzr.s:18     .text.MX_DMA_Init:0000000000000000 $t
     /tmp/ccZAUXzr.s:24     .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/ccZAUXzr.s:92     .text.MX_DMA_Init:000000000000004c $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
