Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date         : Sun Apr 19 16:11:33 2015
| Host         : com1548.eecs.utk.edu running 64-bit Red Hat Enterprise Linux Server release 6.5 (Santiago)
| Command      : report_timing_summary -warn_on_violation -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.12 2014-03-13
-------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 512 register/latch pins with no clock driven by root clock pin: VGA_trig_reg/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: divide/D_reg/C (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 540 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.677     -374.125                    637                24231        0.053        0.000                      0                24231        1.250        0.000                       0                 11292  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
clk_debug/U0/clk_in1                                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                     {0.000 2.500}        5.000           200.000         
  clk_out2_clk_wiz_0                                     {0.000 83.333}       166.667         6.000           
  clk_out3_clk_wiz_0                                     {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0                                     {0.000 5.000}        10.000          100.000         
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK    {0.000 15.000}       30.000          33.333          
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          
sys_clk_pin                                              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_debug/U0/clk_in1                                                                                                                                                                                       3.000        0.000                       0                     5  
  clk_out1_clk_wiz_0                                          -2.137     -151.491                    311                 7127        0.054        0.000                      0                 7127        1.250        0.000                       0                  4199  
  clk_out2_clk_wiz_0                                         161.805        0.000                      0                   36        0.280        0.000                      0                   36       46.693        0.000                       0                    20  
  clk_out3_clk_wiz_0                                          14.682        0.000                      0                  111        0.182        0.000                      0                  111        9.500        0.000                       0                    43  
  clkfbout_clk_wiz_0                                                                                                                                                                                       7.845        0.000                       0                     3  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         22.010        0.000                      0                  917        0.102        0.000                      0                  917       13.750        0.000                       0                   460  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.932        0.000                      0                    1        0.269        0.000                      0                    1       29.500        0.000                       0                     1  
sys_clk_pin                                                   -8.677     -116.264                    117                15555        0.053        0.000                      0                15555        4.020        0.000                       0                  6565  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin                                              clk_out1_clk_wiz_0                                            -1.103     -102.133                    200                  216        0.609        0.000                      0                  216  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         59.579        0.000                      0                   18       28.757        0.000                      0                   18  
clk_out1_clk_wiz_0                                       sys_clk_pin                                                   -0.298       -1.519                      7                   25        0.891        0.000                      0                   25  
clk_out2_clk_wiz_0                                       sys_clk_pin                                                   -1.589       -2.718                      2                    2        0.381        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      clk_out1_clk_wiz_0                                     clk_out1_clk_wiz_0                                           0.919        0.000                      0                   93        0.221        0.000                      0                   93  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       23.212        0.000                      0                   98        0.185        0.000                      0                   98  
**async_default**                                      clk_out1_clk_wiz_0                                     sys_clk_pin                                                  0.995        0.000                      0                   48        0.386        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_debug/U0/clk_in1
  To Clock:  clk_debug/U0/clk_in1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_debug/U0/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk_debug/U0/clk_in1 }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  clk_debug/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  clk_debug/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  clk_debug/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  clk_debug/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          311  Failing Endpoints,  Worst Slack       -2.137ns,  Total Violation     -151.491ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.137ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 1.785ns (26.295%)  route 5.003ns (73.705%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 6.630 - 5.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        1.809     1.809    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=4197, routed)        1.623     1.625    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk
    SLICE_X61Y64                                                      r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[3]/Q
                         net (fo=3, routed)           0.667     2.749    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[3]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.154     2.903 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_7/O
                         net (fo=1, routed)           0.268     3.171    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/n_0_current_state[6]_i_7
    SLICE_X61Y64         LUT5 (Prop_lut5_I4_O)        0.327     3.498 f  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_5/O
                         net (fo=9, routed)           0.636     4.133    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/O1
    SLICE_X61Y65         LUT4 (Prop_lut4_I0_O)        0.150     4.283 f  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[3]_i_1__42/O
                         net (fo=5, routed)           0.828     5.111    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I3_O)        0.326     5.437 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_2/O
                         net (fo=3, routed)           0.636     6.074    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/n_0_curr_read_block[2]_i_2
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.198 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1/O
                         net (fo=9, routed)           0.536     6.734    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X71Y64         LUT3 (Prop_lut3_I1_O)        0.124     6.858 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_31/O
                         net (fo=2, routed)           0.793     7.651    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/pwropt
    SLICE_X77Y60         LUT2 (Prop_lut2_I1_O)        0.124     7.775 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.639     8.414    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_19
    RAMB36_X2Y12         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        1.683     6.683    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  clk_debug/U0/clkout1_buf/O
                         net (fo=4197, routed)        1.627     6.630    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X2Y12                                                      r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.079     6.709    
                         clock uncertainty           -0.072     6.637    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     6.277    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.277    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                 -2.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_mux_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.952%)  route 0.251ns (64.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        0.624     0.624    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=4197, routed)        0.560     0.562    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk
    SLICE_X49Y63                                                      r  u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_mux_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_mux_ff_reg/Q
                         net (fo=1, routed)           0.251     0.954    u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_mux_ff
    SLICE_X57Y61         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        0.898     0.898    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=4197, routed)        0.831     0.833    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk
    SLICE_X57Y61                                                      r  u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg/C
                         clock pessimism             -0.005     0.828    
    SLICE_X57Y61         FDRE (Hold_fdre_C_D)         0.072     0.900    u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clk_debug/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     5.000   2.056    RAMB18_X2Y27     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   5.000   208.360  MMCME2_ADV_X0Y0  clk_debug/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     2.500   1.250    SLICE_X54Y55     dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     2.500   1.250    SLICE_X54Y55     dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      161.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             161.805ns  (required time - arrival time)
  Source:                 pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out2_clk_wiz_0 rise@166.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 0.580ns (13.484%)  route 3.721ns (86.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 168.169 - 166.667 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        1.809     1.809    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_debug/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_debug/U0/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_debug/U0/clkout2_buf/O
                         net (fo=18, routed)          1.620     1.622    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y80                                                      r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.456     2.078 r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=3, routed)           2.759     4.838    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/Q[11]
    SLICE_X49Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.962 r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/i_no_async_controls.output[18]_i_1/O
                         net (fo=18, routed)          0.962     5.924    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X48Y80         FDRE                                         r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        1.683   168.350    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   164.656 r  clk_debug/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   166.579    clk_debug/U0/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   166.670 r  clk_debug/U0/clkout2_buf/O
                         net (fo=18, routed)          1.499   168.169    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y80                                                      r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.120   168.289    
                         clock uncertainty           -0.131   168.158    
    SLICE_X48Y80         FDRE (Setup_fdre_C_R)       -0.429   167.729    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                        167.729    
                         arrival time                          -5.924    
  -------------------------------------------------------------------
                         slack                                161.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.251ns (65.203%)  route 0.134ns (34.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        0.624     0.624    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_debug/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_debug/U0/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_debug/U0/clkout2_buf/O
                         net (fo=18, routed)          0.558     0.560    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y82                                                      r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/Q
                         net (fo=3, routed)           0.134     0.835    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[17]
    SLICE_X48Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.945 r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.945    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[17]
    SLICE_X48Y82         FDRE                                         r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        0.898     0.898    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_debug/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_debug/U0/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_debug/U0/clkout2_buf/O
                         net (fo=18, routed)          0.827     0.829    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y82                                                      r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X48Y82         FDRE (Hold_fdre_C_D)         0.105     0.665    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform:           { 0 83.3333 }
Period:             166.667
Sources:            { clk_debug/U0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155     166.667  164.511  BUFGCTRL_X0Y4    clk_debug/U0/clkout2_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   166.667  46.693   MMCME2_ADV_X0Y0  clk_debug/U0/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X48Y82     pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X48Y80     pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.682ns  (required time - arrival time)
  Source:                 divide/c3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            divide/c3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 1.734ns (36.322%)  route 3.040ns (63.678%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns = ( 21.607 - 20.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        1.809     1.809    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  clk_debug/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    clk_debug/U0/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_debug/U0/clkout3_buf/O
                         net (fo=41, routed)          1.725     1.727    divide/clk
    SLICE_X88Y86                                                      r  divide/c3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.478     2.205 r  divide/c3_reg[2]/Q
                         net (fo=6, routed)           0.835     3.041    divide/c3_reg__0[2]
    SLICE_X87Y86         LUT3 (Prop_lut3_I0_O)        0.295     3.336 r  divide/D_i_12/O
                         net (fo=1, routed)           0.000     3.336    divide/n_0_D_i_12
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.868 r  divide/D_reg_i_3/CO[3]
                         net (fo=2, routed)           1.041     4.909    divide/c30
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.429     5.338 r  divide/c3[9]_i_1/O
                         net (fo=10, routed)          1.163     6.501    divide/n_0_c3[9]_i_1
    SLICE_X86Y86         FDRE                                         r  divide/c3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        1.683    21.683    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  clk_debug/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    clk_debug/U0/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_debug/U0/clkout3_buf/O
                         net (fo=41, routed)          1.604    21.607    divide/clk
    SLICE_X86Y86                                                      r  divide/c3_reg[3]/C
                         clock pessimism              0.095    21.702    
                         clock uncertainty           -0.090    21.612    
    SLICE_X86Y86         FDRE (Setup_fdre_C_R)       -0.429    21.183    divide/c3_reg[3]
  -------------------------------------------------------------------
                         required time                         21.183    
                         arrival time                          -6.501    
  -------------------------------------------------------------------
                         slack                                 14.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 divide/c1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            divide/c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.885%)  route 0.130ns (41.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        0.624     0.624    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clk_debug/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clk_debug/U0/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_debug/U0/clkout3_buf/O
                         net (fo=41, routed)          0.595     0.597    divide/clk
    SLICE_X87Y78                                                      r  divide/c1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  divide/c1_reg[3]/Q
                         net (fo=5, routed)           0.130     0.867    divide/c1_reg__0[3]
    SLICE_X88Y77         LUT6 (Prop_lut6_I0_O)        0.045     0.912 r  divide/c1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.912    divide/p_0_in__0[5]
    SLICE_X88Y77         FDRE                                         r  divide/c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        0.898     0.898    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clk_debug/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clk_debug/U0/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_debug/U0/clkout3_buf/O
                         net (fo=41, routed)          0.864     0.866    divide/clk
    SLICE_X88Y77                                                      r  divide/c1_reg[5]/C
                         clock pessimism             -0.256     0.610    
    SLICE_X88Y77         FDRE (Hold_fdre_C_D)         0.121     0.731    divide/c1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clk_debug/U0/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155     20.000  17.845   BUFGCTRL_X0Y3    clk_debug/U0/clkout3_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   20.000  193.360  MMCME2_ADV_X0Y0  clk_debug/U0/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X87Y78     divide/c1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X87Y80     divide/D_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk_debug/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     10.000  7.845   BUFGCTRL_X0Y5    clk_debug/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  clk_debug/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       22.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.010ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        7.948ns  (logic 1.754ns (22.070%)  route 6.194ns (77.930%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 33.428 - 30.000 ) 
    Source Clock Delay      (SCD):    3.752ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.936     1.936    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.032 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.719     3.752    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/idrck
    SLICE_X82Y82                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456     4.208 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[0]/Q
                         net (fo=39, routed)          2.122     6.329    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg__0[0]
    SLICE_X77Y76         LUT6 (Prop_lut6_I4_O)        0.124     6.453 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/icn_cmd_dout_i_68/O
                         net (fo=1, routed)           0.000     6.453    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/n_0_icn_cmd_dout_i_68
    SLICE_X77Y76         MUXF7 (Prop_muxf7_I0_O)      0.238     6.691 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/icn_cmd_dout_reg_i_38/O
                         net (fo=1, routed)           0.000     6.691    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/n_0_icn_cmd_dout_reg_i_38
    SLICE_X77Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     6.795 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/icn_cmd_dout_reg_i_23/O
                         net (fo=1, routed)           1.112     7.907    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/n_0_icn_cmd_dout_reg_i_23
    SLICE_X81Y78         LUT6 (Prop_lut6_I5_O)        0.316     8.223 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/icn_cmd_dout_i_14/O
                         net (fo=1, routed)           0.000     8.223    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/n_0_icn_cmd_dout_i_14
    SLICE_X81Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     8.440 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/icn_cmd_dout_reg_i_5/O
                         net (fo=1, routed)           2.960    11.400    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/p_5_in
    SLICE_X49Y46         LUT5 (Prop_lut5_I3_O)        0.299    11.699 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/icn_cmd_dout_i_1/O
                         net (fo=1, routed)           0.000    11.699    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next
    SLICE_X49Y46         FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.662    31.662    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.753 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.675    33.428    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/idrck
    SLICE_X49Y46                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/C
                         clock pessimism              0.287    33.715    
                         clock uncertainty           -0.035    33.680    
    SLICE_X49Y46         FDRE (Setup_fdre_C_D)        0.029    33.709    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg
  -------------------------------------------------------------------
                         required time                         33.709    
                         arrival time                         -11.699    
  -------------------------------------------------------------------
                         slack                                 22.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.184ns (36.875%)  route 0.315ns (63.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.776     0.776    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.802 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.563     1.365    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/idrck
    SLICE_X53Y51                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDCE (Prop_fdce_C_Q)         0.141     1.506 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.315     1.821    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/n_0_Q_reg_reg[1]
    SLICE_X50Y52         LUT3 (Prop_lut3_I1_O)        0.043     1.864 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/wr_pntr_bin[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.864    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/n_2_gsync_stage[2].rd_stg_inst
    SLICE_X50Y52         FDCE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.897     0.897    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.926 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.834     1.760    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X50Y52                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.129     1.631    
    SLICE_X50Y52         FDCE (Hold_fdce_C_D)         0.131     1.762    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155     30.000  27.845  BUFGCTRL_X0Y2  dbg_hub/inst/u_bufg_icon/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X58Y43   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X58Y43   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.932ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.464ns (47.924%)  route 0.504ns (52.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.370ns = ( 61.370 - 60.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.629     1.629    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X47Y52                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y52         FDCE (Prop_fdce_C_Q)         0.340     1.969 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.504     2.473    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X47Y52         LUT1 (Prop_lut1_I0_O)        0.124     2.597 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     2.597    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X47Y52         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.370    61.370    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X47Y52                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.259    61.629    
                         clock uncertainty           -0.035    61.594    
    SLICE_X47Y52         FDCE (Setup_fdce_C_D)       -0.064    61.530    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         61.530    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                 58.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.157ns (48.426%)  route 0.167ns (51.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.721ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.606     0.606    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X47Y52                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y52         FDCE (Prop_fdce_C_Q)         0.112     0.718 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.167     0.885    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X47Y52         LUT1 (Prop_lut1_I0_O)        0.045     0.930 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     0.930    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X47Y52         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X47Y52                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.115     0.606    
    SLICE_X47Y52         FDCE (Hold_fdce_C_D)         0.055     0.661    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000     60.000  59.000  SLICE_X47Y52  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X47Y52  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X47Y52  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          117  Failing Endpoints,  Worst Slack       -8.677ns,  Total Violation     -116.264ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.677ns  (required time - arrival time)
  Source:                 disp_draw_inst/avgIn_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_draw_inst/avg_inst/average_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.678ns  (logic 8.527ns (45.652%)  route 10.151ns (54.348%))
  Logic Levels:           23  (CARRY4=12 LUT3=5 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 14.695 - 10.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=2, routed)           1.780     3.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        1.632     4.991    disp_draw_inst/clk
    SLICE_X62Y95                                                      r  disp_draw_inst/avgIn_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.518     5.509 r  disp_draw_inst/avgIn_reg[0][0]/Q
                         net (fo=3, routed)           0.617     6.125    disp_draw_inst/avg_inst/in0[0]
    SLICE_X62Y94         LUT3 (Prop_lut3_I2_O)        0.124     6.249 r  disp_draw_inst/avg_inst/average[7]_i_62/O
                         net (fo=1, routed)           0.478     6.728    disp_draw_inst/avg_inst/n_0_average[7]_i_62
    SLICE_X63Y90         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.324 r  disp_draw_inst/avg_inst/average_reg[7]_i_52/O[3]
                         net (fo=3, routed)           0.910     8.234    disp_draw_inst/avg_inst/n_4_average_reg[7]_i_52
    SLICE_X65Y86         LUT6 (Prop_lut6_I0_O)        0.306     8.540 r  disp_draw_inst/avg_inst/average[3]_i_53/O
                         net (fo=1, routed)           0.000     8.540    disp_draw_inst/avg_inst/n_0_average[3]_i_53
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.788 r  disp_draw_inst/avg_inst/average_reg[3]_i_25/O[3]
                         net (fo=4, routed)           0.468     9.256    disp_draw_inst/avg_inst/n_4_average_reg[3]_i_25
    SLICE_X69Y85         LUT3 (Prop_lut3_I0_O)        0.306     9.562 r  disp_draw_inst/avg_inst/average[3]_i_26/O
                         net (fo=1, routed)           0.572    10.135    disp_draw_inst/avg_inst/n_0_average[3]_i_26
    SLICE_X71Y88         LUT5 (Prop_lut5_I1_O)        0.124    10.259 r  disp_draw_inst/avg_inst/average[3]_i_7/O
                         net (fo=2, routed)           0.689    10.948    disp_draw_inst/avg_inst/n_0_average[3]_i_7
    SLICE_X66Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.072 r  disp_draw_inst/avg_inst/average[3]_i_11/O
                         net (fo=1, routed)           0.000    11.072    disp_draw_inst/avg_inst/n_0_average[3]_i_11
    SLICE_X66Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.324 r  disp_draw_inst/avg_inst/average_reg[3]_i_2/O[0]
                         net (fo=4, routed)           0.463    11.787    disp_draw_inst/avg_inst/ARG[4]
    SLICE_X69Y84         LUT3 (Prop_lut3_I2_O)        0.295    12.082 r  disp_draw_inst/avg_inst/average[15]_i_538/O
                         net (fo=1, routed)           0.670    12.752    disp_draw_inst/avg_inst/n_0_average[15]_i_538
    SLICE_X66Y82         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    13.299 r  disp_draw_inst/avg_inst/average_reg[15]_i_274/O[2]
                         net (fo=3, routed)           0.322    13.621    disp_draw_inst/avg_inst/n_5_average_reg[15]_i_274
    SLICE_X69Y82         LUT3 (Prop_lut3_I0_O)        0.301    13.922 r  disp_draw_inst/avg_inst/average[6]_i_22/O
                         net (fo=1, routed)           0.506    14.428    disp_draw_inst/avg_inst/n_0_average[6]_i_22
    SLICE_X67Y82         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.813 r  disp_draw_inst/avg_inst/average_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.813    disp_draw_inst/avg_inst/n_0_average_reg[6]_i_12
    SLICE_X67Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.035 r  disp_draw_inst/avg_inst/average_reg[15]_i_41/O[0]
                         net (fo=3, routed)           0.609    15.643    disp_draw_inst/avg_inst/n_7_average_reg[15]_i_41
    SLICE_X64Y80         LUT3 (Prop_lut3_I1_O)        0.299    15.942 r  disp_draw_inst/avg_inst/average[6]_i_5/O
                         net (fo=1, routed)           0.474    16.416    disp_draw_inst/avg_inst/n_0_average[6]_i_5
    SLICE_X65Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    17.012 r  disp_draw_inst/avg_inst/average_reg[6]_i_2/O[3]
                         net (fo=3, routed)           0.845    17.858    disp_draw_inst/avg_inst/n_4_average_reg[6]_i_2
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.306    18.164 r  disp_draw_inst/avg_inst/average[5]_i_42/O
                         net (fo=1, routed)           0.000    18.164    disp_draw_inst/avg_inst/n_0_average[5]_i_42
    SLICE_X60Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.540 r  disp_draw_inst/avg_inst/average_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.540    disp_draw_inst/avg_inst/n_0_average_reg[5]_i_17
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.759 r  disp_draw_inst/avg_inst/average_reg[15]_i_57/O[0]
                         net (fo=2, routed)           0.634    19.392    disp_draw_inst/avg_inst/n_7_average_reg[15]_i_57
    SLICE_X59Y87         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.578    19.970 r  disp_draw_inst/avg_inst/average_reg[15]_i_25/O[1]
                         net (fo=2, routed)           0.823    20.793    disp_draw_inst/avg_inst/n_6_average_reg[15]_i_25
    SLICE_X59Y93         LUT4 (Prop_lut4_I0_O)        0.303    21.096 r  disp_draw_inst/avg_inst/average[15]_i_28/O
                         net (fo=1, routed)           0.000    21.096    disp_draw_inst/avg_inst/n_0_average[15]_i_28
    SLICE_X59Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.676 r  disp_draw_inst/avg_inst/average_reg[15]_i_6/O[2]
                         net (fo=2, routed)           0.624    22.299    disp_draw_inst/avg_inst/n_5_average_reg[15]_i_6
    SLICE_X61Y93         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    22.915 r  disp_draw_inst/avg_inst/average_reg[15]_i_3/O[3]
                         net (fo=3, routed)           0.448    23.363    disp_draw_inst/avg_inst/n_4_average_reg[15]_i_3
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.306    23.669 r  disp_draw_inst/avg_inst/average[9]_i_1/O
                         net (fo=1, routed)           0.000    23.669    disp_draw_inst/avg_inst/n_0_average[9]_i_1
    SLICE_X60Y94         FDRE                                         r  disp_draw_inst/avg_inst/average_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=2, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        1.509    14.695    disp_draw_inst/avg_inst/clk
    SLICE_X60Y94                                                      r  disp_draw_inst/avg_inst/average_reg[9]/C
                         clock pessimism              0.252    14.947    
                         clock uncertainty           -0.035    14.911    
    SLICE_X60Y94         FDRE (Setup_fdre_C_D)        0.081    14.992    disp_draw_inst/avg_inst/average_reg[9]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -23.669    
  -------------------------------------------------------------------
                         slack                                 -8.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[18].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_0r/reg_gate.pos_fullscale_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.285ns (57.498%)  route 0.211ns (42.502%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=2, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        0.604     1.437    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0r/scale_mux/aclk
    SLICE_X7Y50                                                       r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[18].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[18].latency1.reg/Q
                         net (fo=2, routed)           0.211     1.789    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_0r/pos_fullscale_detect/Q[12]
    SLICE_X7Y49          LUT4 (Prop_lut4_I0_O)        0.045     1.834 r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_0r/pos_fullscale_detect/multiple_luts.lut_loop[2].is_LUT6.AND_or_NAND_gate.and_lut6/O
                         net (fo=1, routed)           0.000     1.834    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_0r/pos_fullscale_detect/n_2049_multiple_luts.lut_loop[2].is_LUT6.AND_or_NAND_gate.and_lut6
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.933 r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_0r/pos_fullscale_detect/multiple_luts.lut_loop[0].carry_mux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.933    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_0r/pos_fullscale_o
    SLICE_X7Y49          FDRE                                         r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_0r/reg_gate.pos_fullscale_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=2, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        0.947     2.016    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_0r/aclk
    SLICE_X7Y49                                                       r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_0r/reg_gate.pos_fullscale_reg/C
                         clock pessimism             -0.240     1.775    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.105     1.880    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_0r/reg_gate.pos_fullscale_reg
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X0Y24  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/quarter_sin_table_reg/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X2Y69   fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X38Y46  fft/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][0]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :          200  Failing Endpoints,  Worst Slack       -1.103ns,  Total Violation     -102.133ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.103ns  (required time - arrival time)
  Source:                 fft_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 1.031ns (35.813%)  route 1.848ns (64.187%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 6.505 - 5.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=2, routed)           3.134     4.616    fft_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10                                                      r  fft_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     5.498 r  fft_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=66, routed)          1.848     7.346    u_ila_0/inst/ila_core_inst/probe1[5]
    SLICE_X63Y65         LUT3 (Prop_lut3_I1_O)        0.149     7.495 r  u_ila_0/inst/ila_core_inst/probeDelay1[5]_i_1__0/O
                         net (fo=1, routed)           0.000     7.495    u_ila_0/inst/ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/probe_data[5]
    SLICE_X63Y65         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        1.683     6.683    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  clk_debug/U0/clkout1_buf/O
                         net (fo=4197, routed)        1.502     6.505    u_ila_0/inst/ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/clk
    SLICE_X63Y65                                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000     6.505    
                         clock uncertainty           -0.188     6.317    
    SLICE_X63Y65         FDRE (Setup_fdre_C_D)        0.075     6.392    u_ila_0/inst/ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                          6.392    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                 -1.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 disp_draw_inst/mag_inst/barNumOut_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][65]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.647%)  route 0.180ns (52.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=2, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        0.558     1.391    disp_draw_inst/mag_inst/clk
    SLICE_X66Y71                                                      r  disp_draw_inst/mag_inst/barNumOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.164     1.555 r  disp_draw_inst/mag_inst/barNumOut_reg[3]/Q
                         net (fo=66, routed)          0.180     1.736    u_ila_0/inst/ila_core_inst/probe4[3]
    SLICE_X66Y70         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][65]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        0.898     0.898    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=4197, routed)        0.827     0.829    u_ila_0/inst/ila_core_inst/clk
    SLICE_X66Y70                                                      r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][65]_srl8/CLK
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.188     1.017    
    SLICE_X66Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.126    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][65]_srl8
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.609    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       59.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       28.757ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.579ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.464ns (29.138%)  route 1.128ns (70.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 33.265 - 30.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.629     1.629    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X47Y52                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y52         FDCE (Prop_fdce_C_Q)         0.340     1.969 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.504     2.473    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X47Y52         LUT1 (Prop_lut1_I0_O)        0.124     2.597 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.624     3.221    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X48Y52         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.662    61.662    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    61.753 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.511    63.265    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X48Y52                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    63.265    
                         clock uncertainty           -0.035    63.229    
    SLICE_X48Y52         FDRE (Setup_fdre_C_R)       -0.429    62.800    dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         62.800    
                         arrival time                          -3.221    
  -------------------------------------------------------------------
                         slack                                 59.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.757ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        1.216ns  (logic 0.374ns (30.764%)  route 0.842ns (69.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.839ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.370    61.370    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X47Y52                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y52         FDCE (Prop_fdce_C_Q)         0.274    61.644 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.417    62.061    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X47Y52         LUT2 (Prop_lut2_I1_O)        0.100    62.161 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.425    62.586    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X48Y49         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.936    31.936    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    32.032 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.806    33.839    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X48Y49                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    33.839    
                         clock uncertainty            0.035    33.874    
    SLICE_X48Y49         FDCE (Hold_fdce_C_CE)       -0.045    33.829    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                        -33.829    
                         arrival time                          62.586    
  -------------------------------------------------------------------
                         slack                                 28.757    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            7  Failing Endpoints,  Worst Slack       -0.298ns,  Total Violation       -1.519ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.891ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.298ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft_fsm/ram1_max_addr_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        8.009ns  (logic 0.642ns (8.016%)  route 7.367ns (91.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 14.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns = ( 6.631 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        1.809     6.809    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     2.888 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     4.906    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=4197, routed)        1.629     6.631    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X60Y52                                                      r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.518     7.149 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=57, routed)          5.757    12.906    fft_fsm/rst
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.030 r  fft_fsm/ram1_max_addr[9]_i_2/O
                         net (fo=10, routed)          1.610    14.640    fft_fsm/p_1_in
    SLICE_X8Y81          FDSE                                         r  fft_fsm/ram1_max_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=2, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        1.514    14.700    fft_fsm/clk
    SLICE_X8Y81                                                       r  fft_fsm/ram1_max_addr_reg[0]/C
                         clock pessimism              0.000    14.700    
                         clock uncertainty           -0.188    14.511    
    SLICE_X8Y81          FDSE (Setup_fdse_C_CE)      -0.169    14.342    fft_fsm/ram1_max_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.342    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                 -0.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft_fsm/s_axis_config_tdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.209ns (8.235%)  route 2.329ns (91.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        0.624     0.624    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=4197, routed)        0.565     0.567    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X60Y52                                                      r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=57, routed)          2.329     3.059    fft_fsm/rst
    SLICE_X14Y79         LUT6 (Prop_lut6_I4_O)        0.045     3.104 r  fft_fsm/s_axis_config_tdata[8]_i_1/O
                         net (fo=1, routed)           0.000     3.104    fft_fsm/n_0_s_axis_config_tdata[8]_i_1
    SLICE_X14Y79         FDRE                                         r  fft_fsm/s_axis_config_tdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=2, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        0.835     1.904    fft_fsm/clk
    SLICE_X14Y79                                                      r  fft_fsm/s_axis_config_tdata_reg[8]/C
                         clock pessimism              0.000     1.904    
                         clock uncertainty            0.188     2.092    
    SLICE_X14Y79         FDRE (Hold_fdre_C_D)         0.121     2.213    fft_fsm/s_axis_config_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                  0.891    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            2  Failing Endpoints,  Worst Slack       -1.589ns,  Total Violation       -2.718ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.589ns  (required time - arrival time)
  Source:                 pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            VGA_trig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@170.000ns - clk_out2_clk_wiz_0 rise@166.667ns)
  Data Path Delay:        7.773ns  (logic 0.828ns (10.653%)  route 6.945ns (89.347%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 174.691 - 170.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 168.289 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        1.809   168.476    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   164.554 r  clk_debug/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   166.573    clk_debug/U0/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   166.669 r  clk_debug/U0/clkout2_buf/O
                         net (fo=18, routed)          1.620   168.289    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y80                                                      r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.456   168.745 f  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=3, routed)           2.761   171.507    counterOut[11]
    SLICE_X49Y80         LUT2 (Prop_lut2_I1_O)        0.124   171.631 r  trig_prev_i_3/O
                         net (fo=2, routed)           1.938   173.569    n_0_trig_prev_i_3
    SLICE_X49Y81         LUT6 (Prop_lut6_I0_O)        0.124   173.693 r  VGA_trig_i_2/O
                         net (fo=1, routed)           2.245   175.938    n_0_VGA_trig_i_2
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.124   176.062 r  VGA_trig_i_1/O
                         net (fo=1, routed)           0.000   176.062    n_0_VGA_trig_i_1
    SLICE_X49Y82         FDRE                                         r  VGA_trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk
                         net (fo=0)                   0.000   170.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  IBUF/O
                         net (fo=2, routed)           1.683   173.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.185 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        1.505   174.691    xlnx_opt__1
    SLICE_X49Y82                                                      r  VGA_trig_reg/C
                         clock pessimism              0.000   174.691    
                         clock uncertainty           -0.247   174.443    
    SLICE_X49Y82         FDRE (Setup_fdre_C_D)        0.029   174.472    VGA_trig_reg
  -------------------------------------------------------------------
                         required time                        174.472    
                         arrival time                        -176.062    
  -------------------------------------------------------------------
                         slack                                 -1.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            trig_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.231ns (11.209%)  route 1.830ns (88.791%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        0.624     0.624    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_debug/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_debug/U0/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_debug/U0/clkout2_buf/O
                         net (fo=18, routed)          0.556     0.558    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y80                                                      r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=3, routed)           0.964     1.663    counterOut[9]
    SLICE_X49Y81         LUT6 (Prop_lut6_I3_O)        0.045     1.708 r  trig_prev_i_2/O
                         net (fo=1, routed)           0.865     2.574    n_0_trig_prev_i_2
    SLICE_X49Y82         LUT6 (Prop_lut6_I3_O)        0.045     2.619 r  trig_prev_i_1/O
                         net (fo=1, routed)           0.000     2.619    trigger
    SLICE_X49Y82         FDRE                                         r  trig_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=2, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        0.829     1.898    xlnx_opt__1
    SLICE_X49Y82                                                      r  trig_prev_reg/C
                         clock pessimism              0.000     1.898    
                         clock uncertainty            0.247     2.145    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.092     2.237    trig_prev_reg
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.381    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.604ns (18.149%)  route 2.724ns (81.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 6.674 - 5.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        1.809     1.809    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=4197, routed)        1.805     1.807    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y43                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.456     2.263 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=166, routed)         2.094     4.357    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X54Y46         LUT2 (Prop_lut2_I1_O)        0.148     4.505 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          0.630     5.135    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X59Y43         FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        1.683     6.683    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  clk_debug/U0/clkout1_buf/O
                         net (fo=4197, routed)        1.671     6.674    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y43                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.015     6.689    
                         clock uncertainty           -0.072     6.617    
    SLICE_X59Y43         FDPE (Recov_fdpe_C_PRE)     -0.563     6.054    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          6.054    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                  0.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.692%)  route 0.229ns (58.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        0.624     0.624    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=4197, routed)        0.629     0.631    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y46                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDPE (Prop_fdpe_C_Q)         0.164     0.795 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.229     1.025    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X53Y44         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        0.898     0.898    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=4197, routed)        0.902     0.904    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X53Y44                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.008     0.895    
    SLICE_X53Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.803    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.221    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       23.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.212ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 0.854ns (14.190%)  route 5.164ns (85.810%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 33.254 - 30.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.936     1.936    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.032 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.633     3.666    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X48Y51                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDCE (Prop_fdce_C_Q)         0.456     4.122 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           1.138     5.260    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.124     5.384 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           1.363     6.746    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.870 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.277     8.147    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X54Y46         LUT2 (Prop_lut2_I0_O)        0.150     8.297 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.387     9.684    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X52Y57         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.662    31.662    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.753 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.500    33.254    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X52Y57                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/C
                         clock pessimism              0.287    33.541    
                         clock uncertainty           -0.035    33.505    
    SLICE_X52Y57         FDCE (Recov_fdce_C_CLR)     -0.609    32.896    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         32.896    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 23.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.579%)  route 0.244ns (63.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.776     0.776    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.802 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.562     1.364    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X53Y53                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.505 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.244     1.749    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I3[0]
    SLICE_X50Y52         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.897     0.897    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.926 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.834     1.760    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X50Y52                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.129     1.631    
    SLICE_X50Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.564    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft_fsm/fft_rst_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.568ns  (logic 0.518ns (7.887%)  route 6.050ns (92.113%))
  Logic Levels:           0  
  Clock Path Skew:        3.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns = ( 6.631 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        1.809     6.809    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     2.888 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     4.906    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=4197, routed)        1.629     6.631    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X60Y52                                                      r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.518     7.149 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=57, routed)          6.050    13.199    fft_fsm/rst
    SLICE_X4Y57          FDCE                                         f  fft_fsm/fft_rst_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=2, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        1.602    14.788    fft_fsm/clk
    SLICE_X4Y57                                                       r  fft_fsm/fft_rst_reg/C
                         clock pessimism              0.000    14.788    
                         clock uncertainty           -0.188    14.599    
    SLICE_X4Y57          FDCE (Recov_fdce_C_CLR)     -0.405    14.194    fft_fsm/fft_rst_reg
  -------------------------------------------------------------------
                         required time                         14.194    
                         arrival time                         -13.199    
  -------------------------------------------------------------------
                         slack                                  0.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft_fsm/ram2_wea_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.418ns (10.879%)  route 3.424ns (89.121%))
  Logic Levels:           0  
  Clock Path Skew:        3.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        1.683     1.683    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_debug/U0/clkout1_buf/O
                         net (fo=4197, routed)        1.507     1.510    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X60Y52                                                      r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.418     1.928 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=57, routed)          3.424     5.353    fft_fsm/rst
    SLICE_X15Y76         FDCE                                         f  fft_fsm/ram2_wea_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=2, routed)           1.780     3.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  xlnx_opt_BUFG/O
                         net (fo=6566, routed)        1.628     4.987    fft_fsm/clk
    SLICE_X15Y76                                                      r  fft_fsm/ram2_wea_reg[0]/C
                         clock pessimism              0.000     4.987    
                         clock uncertainty            0.188     5.175    
    SLICE_X15Y76         FDCE (Remov_fdce_C_CLR)     -0.208     4.967    fft_fsm/ram2_wea_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.967    
                         arrival time                           5.353    
  -------------------------------------------------------------------
                         slack                                  0.386    





