
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: prog_reset_bottom_in (input port clocked by clk0)
Endpoint: sb_0__1_.mem_right_track_56.sky130_fd_sc_hd__dfrtp_1_0_
          (removal check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
                  0.50    0.00    3.00 ^ prog_reset_bottom_in (in)
     1    0.01                           prog_reset_bottom_in (net)
                  0.50    0.00    3.00 ^ input98/A (sky130_fd_sc_hd__clkbuf_16)
                  0.84    0.63    3.63 ^ input98/X (sky130_fd_sc_hd__clkbuf_16)
   156    0.85                           net98 (net)
                  0.86    0.09    3.72 ^ sb_0__1_.mem_right_track_56.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  3.72   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.33    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.13    0.00    0.34 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.09    0.21    0.55 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    13    0.05                           clknet_4_10_0_prog_clk (net)
                  0.09    0.00    0.55 ^ sb_0__1_.mem_right_track_56.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.65   clock uncertainty
                          0.00    0.65   clock reconvergence pessimism
                          0.55    1.21   library removal time
                                  1.21   data required time
-----------------------------------------------------------------------------
                                  1.21   data required time
                                 -3.72   data arrival time
-----------------------------------------------------------------------------
                                  2.51   slack (MET)


Startpoint: prog_reset_bottom_in (input port clocked by clk0)
Endpoint: sb_0__1_.mem_right_track_54.sky130_fd_sc_hd__dfrtp_1_0_
          (removal check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
                  0.50    0.00    3.00 ^ prog_reset_bottom_in (in)
     1    0.01                           prog_reset_bottom_in (net)
                  0.50    0.00    3.00 ^ input98/A (sky130_fd_sc_hd__clkbuf_16)
                  0.84    0.63    3.63 ^ input98/X (sky130_fd_sc_hd__clkbuf_16)
   156    0.85                           net98 (net)
                  0.86    0.09    3.72 ^ sb_0__1_.mem_right_track_54.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  3.72   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.33    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.13    0.00    0.34 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.09    0.21    0.55 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    13    0.05                           clknet_4_10_0_prog_clk (net)
                  0.09    0.00    0.55 ^ sb_0__1_.mem_right_track_54.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.65   clock uncertainty
                          0.00    0.65   clock reconvergence pessimism
                          0.55    1.21   library removal time
                                  1.21   data required time
-----------------------------------------------------------------------------
                                  1.21   data required time
                                 -3.72   data arrival time
-----------------------------------------------------------------------------
                                  2.52   slack (MET)


Startpoint: prog_reset_bottom_in (input port clocked by clk0)
Endpoint: sb_0__1_.mem_right_track_52.sky130_fd_sc_hd__dfrtp_1_1_
          (removal check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
                  0.50    0.00    3.00 ^ prog_reset_bottom_in (in)
     1    0.01                           prog_reset_bottom_in (net)
                  0.50    0.00    3.00 ^ input98/A (sky130_fd_sc_hd__clkbuf_16)
                  0.84    0.63    3.63 ^ input98/X (sky130_fd_sc_hd__clkbuf_16)
   156    0.85                           net98 (net)
                  0.86    0.10    3.73 ^ sb_0__1_.mem_right_track_52.sky130_fd_sc_hd__dfrtp_1_1_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  3.73   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.33    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.13    0.00    0.34 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.09    0.21    0.55 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    13    0.05                           clknet_4_10_0_prog_clk (net)
                  0.09    0.00    0.55 ^ sb_0__1_.mem_right_track_52.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.65   clock uncertainty
                          0.00    0.65   clock reconvergence pessimism
                          0.56    1.21   library removal time
                                  1.21   data required time
-----------------------------------------------------------------------------
                                  1.21   data required time
                                 -3.73   data arrival time
-----------------------------------------------------------------------------
                                  2.52   slack (MET)


Startpoint: prog_reset_bottom_in (input port clocked by clk0)
Endpoint: sb_0__1_.mem_right_track_48.sky130_fd_sc_hd__dfrtp_1_1_
          (removal check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
                  0.50    0.00    3.00 ^ prog_reset_bottom_in (in)
     1    0.01                           prog_reset_bottom_in (net)
                  0.50    0.00    3.00 ^ input98/A (sky130_fd_sc_hd__clkbuf_16)
                  0.84    0.63    3.63 ^ input98/X (sky130_fd_sc_hd__clkbuf_16)
   156    0.85                           net98 (net)
                  0.87    0.11    3.74 ^ sb_0__1_.mem_right_track_48.sky130_fd_sc_hd__dfrtp_1_1_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  3.74   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.33    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.13    0.00    0.34 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.09    0.21    0.55 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    13    0.05                           clknet_4_10_0_prog_clk (net)
                  0.09    0.00    0.55 ^ sb_0__1_.mem_right_track_48.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.65   clock uncertainty
                          0.00    0.65   clock reconvergence pessimism
                          0.56    1.21   library removal time
                                  1.21   data required time
-----------------------------------------------------------------------------
                                  1.21   data required time
                                 -3.74   data arrival time
-----------------------------------------------------------------------------
                                  2.53   slack (MET)


Startpoint: prog_reset_bottom_in (input port clocked by clk0)
Endpoint: sb_0__1_.mem_right_track_52.sky130_fd_sc_hd__dfrtp_1_0_
          (removal check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
                  0.50    0.00    3.00 ^ prog_reset_bottom_in (in)
     1    0.01                           prog_reset_bottom_in (net)
                  0.50    0.00    3.00 ^ input98/A (sky130_fd_sc_hd__clkbuf_16)
                  0.84    0.63    3.63 ^ input98/X (sky130_fd_sc_hd__clkbuf_16)
   156    0.85                           net98 (net)
                  0.87    0.11    3.74 ^ sb_0__1_.mem_right_track_52.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  3.74   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.33    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.13    0.00    0.34 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.09    0.21    0.55 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    13    0.05                           clknet_4_10_0_prog_clk (net)
                  0.09    0.00    0.55 ^ sb_0__1_.mem_right_track_52.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.65   clock uncertainty
                          0.00    0.65   clock reconvergence pessimism
                          0.56    1.21   library removal time
                                  1.21   data required time
-----------------------------------------------------------------------------
                                  1.21   data required time
                                 -3.74   data arrival time
-----------------------------------------------------------------------------
                                  2.53   slack (MET)


Startpoint: cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: ccff_tail (output port clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.30    0.30 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.13    0.00    0.31 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.18    0.48 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.04                           clknet_4_0_0_prog_clk (net)
                  0.08    0.00    0.48 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                  0.14    0.47    0.95 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_4)
     2    0.04                           net113 (net)
                  0.14    0.00    0.95 ^ output113/A (sky130_fd_sc_hd__buf_12)
                  0.14    0.19    1.15 ^ output113/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           ccff_tail (net)
                  0.14    0.00    1.15 ^ ccff_tail (out)
                                  1.15   data arrival time

                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                         -3.00   -2.90   output external delay
                                 -2.90   data required time
-----------------------------------------------------------------------------
                                 -2.90   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  4.05   slack (MET)


Startpoint: sb_0__1_.mem_bottom_track_53.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: ccff_tail_0 (output port clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.30    0.30 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.13    0.00    0.31 ^ clkbuf_4_7_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.17    0.47 ^ clkbuf_4_7_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_7_0_prog_clk (net)
                  0.07    0.00    0.48 ^ sb_0__1_.mem_bottom_track_53.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_4)
                  0.15    0.47    0.95 ^ sb_0__1_.mem_bottom_track_53.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_4)
     2    0.04                           net114 (net)
                  0.15    0.00    0.95 ^ output114/A (sky130_fd_sc_hd__buf_12)
                  0.15    0.20    1.14 ^ output114/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           ccff_tail_0 (net)
                  0.15    0.01    1.15 ^ ccff_tail_0 (out)
                                  1.15   data arrival time

                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                         -3.00   -2.90   output external delay
                                 -2.90   data required time
-----------------------------------------------------------------------------
                                 -2.90   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  4.05   slack (MET)


Startpoint: cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: gfpga_pad_io_soc_out[2] (output port clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.30    0.30 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.13    0.00    0.31 ^ clkbuf_4_4_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.16    0.47 ^ clkbuf_4_4_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.02                           clknet_4_4_0_prog_clk (net)
                  0.06    0.00    0.47 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.09    0.34    0.81 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.ccff_tail (net)
                  0.09    0.00    0.81 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/A (sky130_fd_sc_hd__or2b_1)
                  0.15    0.17    0.98 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.02                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.gfpga_pad_io_soc_dir (net)
                  0.15    0.00    0.98 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_1)
                  0.00    0.02    1.00 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_1)
     1    0.01                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.gfpga_pad_io_soc_out (net)
                  0.00    0.00    1.00 v _204_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.08    0.10    1.11 v _204_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net210 (net)
                  0.08    0.00    1.11 v output210/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.17    1.28 v output210/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           gfpga_pad_io_soc_out[2] (net)
                  0.07    0.00    1.28 v gfpga_pad_io_soc_out[2] (out)
                                  1.28   data arrival time

                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                         -3.00   -2.90   output external delay
                                 -2.90   data required time
-----------------------------------------------------------------------------
                                 -2.90   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  4.18   slack (MET)


Startpoint: cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: right_width_0_height_0_subtile_1__pin_inpad_0_
          (output port clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.30    0.30 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.13    0.00    0.31 ^ clkbuf_4_4_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.16    0.47 ^ clkbuf_4_4_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.02                           clknet_4_4_0_prog_clk (net)
                  0.06    0.00    0.47 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.06    0.37    0.84 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.ccff_tail (net)
                  0.06    0.00    0.84 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/A (sky130_fd_sc_hd__or2b_1)
                  0.10    0.27    1.11 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.01                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.gfpga_pad_io_soc_dir (net)
                  0.10    0.00    1.11 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.11    0.12    1.23 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.11    0.00    1.23 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.00    0.05    1.28 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     4    0.13                           right_width_0_height_0_subtile_1__pin_inpad_0_ (net)
                  0.00    0.02    1.30 v right_width_0_height_0_subtile_1__pin_inpad_0_ (out)
                                  1.30   data arrival time

                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                         -3.00   -2.90   output external delay
                                 -2.90   data required time
-----------------------------------------------------------------------------
                                 -2.90   data required time
                                 -1.30   data arrival time
-----------------------------------------------------------------------------
                                  4.20   slack (MET)


Startpoint: cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: gfpga_pad_io_soc_out[3] (output port clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.30    0.30 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.13    0.00    0.31 ^ clkbuf_4_4_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.16    0.47 ^ clkbuf_4_4_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.02                           clknet_4_4_0_prog_clk (net)
                  0.06    0.00    0.47 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.10    0.35    0.82 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.ccff_tail (net)
                  0.10    0.00    0.82 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/A (sky130_fd_sc_hd__or2b_1)
                  0.16    0.18    1.00 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.02                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.gfpga_pad_io_soc_dir (net)
                  0.16    0.00    1.00 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_1)
                  0.00    0.02    1.02 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_1)
     1    0.01                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.gfpga_pad_io_soc_out (net)
                  0.00    0.00    1.02 v _205_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.10    1.12 v _205_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net211 (net)
                  0.07    0.00    1.12 v output211/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.17    1.29 v output211/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           gfpga_pad_io_soc_out[3] (net)
                  0.07    0.00    1.30 v gfpga_pad_io_soc_out[3] (out)
                                  1.30   data arrival time

                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                         -3.00   -2.90   output external delay
                                 -2.90   data required time
-----------------------------------------------------------------------------
                                 -2.90   data required time
                                 -1.30   data arrival time
-----------------------------------------------------------------------------
                                  4.20   slack (MET)


Startpoint: sb_0__1_.mem_top_track_36.sky130_fd_sc_hd__dfrtp_1_2_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_0__1_.mem_top_track_44.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.30    0.30 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.13    0.00    0.31 ^ clkbuf_4_7_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.17    0.47 ^ clkbuf_4_7_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_7_0_prog_clk (net)
                  0.07    0.00    0.48 ^ sb_0__1_.mem_top_track_36.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.08    0.34    0.81 ^ sb_0__1_.mem_top_track_36.sky130_fd_sc_hd__dfrtp_1_2_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           sb_0__1_.mem_top_track_36.ccff_tail (net)
                  0.08    0.00    0.81 ^ sb_0__1_.mem_top_track_44.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.33    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.13    0.00    0.34 ^ clkbuf_4_13_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.21    0.55 ^ clkbuf_4_13_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    15    0.05                           clknet_4_13_0_prog_clk (net)
                  0.10    0.00    0.55 ^ sb_0__1_.mem_top_track_44.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.65   clock uncertainty
                         -0.03    0.62   clock reconvergence pessimism
                         -0.03    0.59   library hold time
                                  0.59   data required time
-----------------------------------------------------------------------------
                                  0.59   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.22   slack (MET)


Startpoint: sb_0__1_.mem_right_track_48.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_0__1_.mem_right_track_48.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.30    0.30 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.13    0.00    0.31 ^ clkbuf_4_8_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.17    0.48 ^ clkbuf_4_8_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_8_0_prog_clk (net)
                  0.07    0.00    0.48 ^ sb_0__1_.mem_right_track_48.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.08    0.34    0.82 ^ sb_0__1_.mem_right_track_48.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           sb_0__1_.mem_right_track_48.mem_out[0] (net)
                  0.08    0.00    0.82 ^ sb_0__1_.mem_right_track_48.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.33    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.13    0.00    0.34 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.09    0.21    0.55 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    13    0.05                           clknet_4_10_0_prog_clk (net)
                  0.09    0.00    0.55 ^ sb_0__1_.mem_right_track_48.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.65   clock uncertainty
                         -0.03    0.62   clock reconvergence pessimism
                         -0.04    0.58   library hold time
                                  0.58   data required time
-----------------------------------------------------------------------------
                                  0.58   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.24   slack (MET)


Startpoint: sb_0__1_.mem_right_track_54.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_0__1_.mem_right_track_56.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.30    0.30 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.13    0.00    0.31 ^ clkbuf_4_8_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.17    0.48 ^ clkbuf_4_8_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_8_0_prog_clk (net)
                  0.07    0.00    0.48 ^ sb_0__1_.mem_right_track_54.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.09    0.34    0.83 ^ sb_0__1_.mem_right_track_54.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           sb_0__1_.mem_right_track_54.ccff_tail (net)
                  0.09    0.00    0.83 ^ sb_0__1_.mem_right_track_56.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.83   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.33    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.13    0.00    0.34 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.09    0.21    0.55 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    13    0.05                           clknet_4_10_0_prog_clk (net)
                  0.09    0.00    0.55 ^ sb_0__1_.mem_right_track_56.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.65   clock uncertainty
                         -0.03    0.62   clock reconvergence pessimism
                         -0.04    0.58   library hold time
                                  0.58   data required time
-----------------------------------------------------------------------------
                                  0.58   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)


Startpoint: cby_0__1_.cby_0__1_.mem_right_ipin_1.sky130_fd_sc_hd__dfrtp_1_3_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cby_0__1_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.30    0.30 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.13    0.00    0.31 ^ clkbuf_4_1_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.16    0.46 ^ clkbuf_4_1_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     6    0.02                           clknet_4_1_0_prog_clk (net)
                  0.05    0.00    0.46 ^ cby_0__1_.cby_0__1_.mem_right_ipin_1.sky130_fd_sc_hd__dfrtp_1_3_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.10    0.34    0.81 ^ cby_0__1_.cby_0__1_.mem_right_ipin_1.sky130_fd_sc_hd__dfrtp_1_3_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           cby_0__1_.cby_0__1_.mem_right_ipin_1.ccff_tail (net)
                  0.10    0.00    0.81 ^ cby_0__1_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_4)
                                  0.81   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.33    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.13    0.00    0.34 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.19    0.53 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.04                           clknet_4_0_0_prog_clk (net)
                  0.08    0.00    0.54 ^ cby_0__1_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.10    0.64   clock uncertainty
                         -0.03    0.60   clock reconvergence pessimism
                         -0.04    0.56   library hold time
                                  0.56   data required time
-----------------------------------------------------------------------------
                                  0.56   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)


Startpoint: sb_0__1_.mem_top_track_12.sky130_fd_sc_hd__dfrtp_1_2_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_0__1_.mem_top_track_20.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.30    0.30 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.13    0.00    0.31 ^ clkbuf_4_7_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.17    0.47 ^ clkbuf_4_7_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_7_0_prog_clk (net)
                  0.07    0.00    0.47 ^ sb_0__1_.mem_top_track_12.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.09    0.34    0.81 ^ sb_0__1_.mem_top_track_12.sky130_fd_sc_hd__dfrtp_1_2_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           sb_0__1_.mem_top_track_12.ccff_tail (net)
                  0.09    0.00    0.82 ^ sb_0__1_.mem_top_track_20.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.82   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.33    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.13    0.00    0.34 ^ clkbuf_4_9_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.20    0.53 ^ clkbuf_4_9_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     9    0.04                           clknet_4_9_0_prog_clk (net)
                  0.08    0.00    0.54 ^ sb_0__1_.mem_top_track_20.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.10    0.64   clock uncertainty
                         -0.03    0.60   clock reconvergence pessimism
                         -0.04    0.57   library hold time
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)


