`timescale 1ns/1ps

module imemfetch_tb;

    // Inputs
    logic [31:0] addr;

    // Outputs
    logic [6:0] opcode;
    logic [2:0] funct3;
    logic [6:0] funct7;
    logic [4:0] rs1;
    logic [4:0] rs2;
    logic [4:0] rd;

    // Instantiate the DUT (Device Under Test)
    imemfetch DUT (
        .addr(addr),
        .opcode(opcode),
        .funct3(funct3),
        .funct7(funct7),
        .rs1(rs1),
        .rs2(rs2),
        .rd(rd)
    );

    // Stimulus
    initial begin
        // Initialize inputs
        addr = 32'b0;

        // Display the results
        $monitor("At time %t, addr = %h, opcode = %b, funct3 = %b, funct7 = %b, rs1 = %d, rs2 = %d, rd = %d", 
                  $time, addr, opcode, funct3, funct7, rs1, rs2, rd);

        // Test each instruction address
        repeat (7) begin
            #10 addr = addr + 4;
        end

        // Finish the simulation
        #10 $finish;
    end

endmodule
