/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [5:0] _03_;
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(in_data[116] & in_data[130]);
  assign celloutsig_1_6z = ~(_00_ & _01_);
  assign celloutsig_1_13z = ~(celloutsig_1_1z[16] & celloutsig_1_1z[6]);
  assign celloutsig_1_18z = ~(celloutsig_1_16z & celloutsig_1_13z);
  assign celloutsig_0_10z = ~((in_data[95] | celloutsig_0_3z) & celloutsig_0_0z[5]);
  assign celloutsig_1_0z = in_data[174] ^ in_data[121];
  assign celloutsig_1_7z = celloutsig_1_6z ^ in_data[129];
  reg [5:0] _11_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _11_ <= 6'h00;
    else _11_ <= { in_data[56:54], celloutsig_0_5z };
  assign out_data[37:32] = _11_;
  reg [5:0] _12_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _12_ <= 6'h00;
    else _12_ <= celloutsig_1_1z[6:1];
  assign { _00_, _03_[4], _02_, _03_[2], _01_, _03_[0] } = _12_;
  assign celloutsig_0_5z = celloutsig_0_0z[5:3] / { 1'h1, celloutsig_0_0z[3], celloutsig_0_3z };
  assign celloutsig_0_3z = { celloutsig_0_1z[1:0], celloutsig_0_1z, celloutsig_0_1z } >= in_data[95:88];
  assign celloutsig_1_4z = { _03_[4], _02_, _03_[2], _01_ } >= { _03_[4], _02_, _03_[2], _01_ };
  assign celloutsig_1_16z = { in_data[189:187], celloutsig_1_7z, celloutsig_1_9z } && celloutsig_1_8z[5:1];
  assign celloutsig_0_1z = celloutsig_0_0z[3] ? celloutsig_0_0z[6:4] : in_data[65:63];
  assign celloutsig_1_9z = & { celloutsig_1_4z, celloutsig_1_1z[16:9] };
  assign celloutsig_1_10z = celloutsig_1_8z[5] & _02_;
  assign celloutsig_1_19z = in_data[152:140] <<< { celloutsig_1_8z[2], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_0z, _00_, _03_[4], _02_, _03_[2], _01_, _03_[0], celloutsig_1_7z };
  assign celloutsig_0_0z = in_data[55:45] - in_data[72:62];
  assign celloutsig_1_1z = { in_data[115:99], celloutsig_1_0z } - { in_data[141:127], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_1z[5:2], celloutsig_1_6z, celloutsig_1_2z } ^ { in_data[122:119], celloutsig_1_2z, celloutsig_1_0z };
  assign { _03_[5], _03_[3], _03_[1] } = { _00_, _02_, _01_ };
  assign { out_data[128], out_data[108:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z };
endmodule
