{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763218574829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763218574835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 15 09:56:14 2025 " "Processing started: Sat Nov 15 09:56:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763218574835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763218574835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_uart_vga_image_display -c fpga_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_uart_vga_image_display -c fpga_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763218574835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763218575752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763218575752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BAUD_TICK baud_tick uart_fsm.v(12) " "Verilog HDL Declaration information at uart_fsm.v(12): object \"BAUD_TICK\" differs only in case from object \"baud_tick\" in the same scope" {  } { { "uart_fsm.v" "" { Text "C:/sistema_embedido/uart_fsm.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763218589139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_fsm " "Found entity 1: uart_fsm" {  } { { "uart_fsm.v" "" { Text "C:/sistema_embedido/uart_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763218589148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763218589148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram_image.v 1 1 " "Found 1 design units, including 1 entities, in source file bram_image.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_image " "Found entity 1: bram_image" {  } { { "bram_image.v" "" { Text "C:/sistema_embedido/bram_image.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763218589151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763218589151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_top " "Found entity 1: fpga_top" {  } { { "fpga_top.v" "" { Text "C:/sistema_embedido/fpga_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763218589154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763218589154 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_top " "Elaborating entity \"fpga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763218589239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fpga_top.v(45) " "Verilog HDL assignment warning at fpga_top.v(45): truncated value with size 32 to match size of target (16)" {  } { { "fpga_top.v" "" { Text "C:/sistema_embedido/fpga_top.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763218589253 "|fpga_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_fsm uart_fsm:uart0 " "Elaborating entity \"uart_fsm\" for hierarchy \"uart_fsm:uart0\"" {  } { { "fpga_top.v" "uart0" { Text "C:/sistema_embedido/fpga_top.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763218589273 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_fsm.v(25) " "Verilog HDL assignment warning at uart_fsm.v(25): truncated value with size 32 to match size of target (16)" {  } { { "uart_fsm.v" "" { Text "C:/sistema_embedido/uart_fsm.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763218589308 "|uart_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_fsm.v(67) " "Verilog HDL assignment warning at uart_fsm.v(67): truncated value with size 32 to match size of target (3)" {  } { { "uart_fsm.v" "" { Text "C:/sistema_embedido/uart_fsm.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763218589308 "|uart_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_fsm.v(134) " "Verilog HDL assignment warning at uart_fsm.v(134): truncated value with size 32 to match size of target (3)" {  } { { "uart_fsm.v" "" { Text "C:/sistema_embedido/uart_fsm.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763218589309 "|uart_fsm"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "bram_image blk_mem_gen_0 " "Node instance \"bram_image\" instantiates undefined entity \"blk_mem_gen_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "fpga_top.v" "bram_image" { Text "C:/sistema_embedido/fpga_top.v" 36 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1763218589330 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/sistema_embedido/output_files/fpga_top.map.smsg " "Generated suppressed messages file C:/sistema_embedido/output_files/fpga_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763218589405 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763218589506 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 15 09:56:29 2025 " "Processing ended: Sat Nov 15 09:56:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763218589506 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763218589506 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763218589506 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763218589506 ""}
