

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s'
================================================================
* Date:           Sun Feb  9 19:22:47 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.294 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.29>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%idx_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %idx"   --->   Operation 3 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%weights_11_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_11_val"   --->   Operation 4 'read' 'weights_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_10_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_10_val"   --->   Operation 5 'read' 'weights_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_9_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_9_val"   --->   Operation 6 'read' 'weights_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_8_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_8_val"   --->   Operation 7 'read' 'weights_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_7_val"   --->   Operation 8 'read' 'weights_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_6_val"   --->   Operation 9 'read' 'weights_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_5_val"   --->   Operation 10 'read' 'weights_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_4_val"   --->   Operation 11 'read' 'weights_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_3_val"   --->   Operation 12 'read' 'weights_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_2_val"   --->   Operation 13 'read' 'weights_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_1_val"   --->   Operation 14 'read' 'weights_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_0_val"   --->   Operation 15 'read' 'weights_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_3_val"   --->   Operation 16 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_2_val"   --->   Operation 17 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_1_val"   --->   Operation 18 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_0_val"   --->   Operation 19 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.41ns)   --->   "%a = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.3i13.i13.i2, i2 0, i13 %data_0_val_read, i2 1, i13 %data_1_val_read, i2 2, i13 %data_2_val_read, i13 0, i2 %idx_read"   --->   Operation 20 'sparsemux' 'a' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i13 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln73_40 = sext i13 %weights_0_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'sext' 'sext_ln73_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.89ns)   --->   "%mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_40" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_2128 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'bitselect' 'tmp_2128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_2129 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'bitselect' 'tmp_2129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i26 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.70ns)   --->   "%icmp_ln42 = icmp_ne  i8 %trunc_ln42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_250)   --->   "%tmp_2130 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'bitselect' 'tmp_2130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_2128, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 31 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_2129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 32 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42 = add i13 %trunc_ln, i13 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'add' 'add_ln42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2131 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'bitselect' 'tmp_2131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_250)   --->   "%xor_ln42 = xor i1 %tmp_2131, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_250 = and i1 %tmp_2130, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'and' 'and_ln42_250' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.57ns)   --->   "%icmp_ln42_142 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'icmp' 'icmp_ln42_142' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.70ns)   --->   "%icmp_ln42_143 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'icmp' 'icmp_ln42_143' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.70ns)   --->   "%icmp_ln42_144 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'icmp' 'icmp_ln42_144' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_253)   --->   "%select_ln42 = select i1 %and_ln42_250, i1 %icmp_ln42_143, i1 %icmp_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_254)   --->   "%tmp_2132 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'bitselect' 'tmp_2132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_254)   --->   "%xor_ln42_189 = xor i1 %tmp_2132, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'xor' 'xor_ln42_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_254)   --->   "%and_ln42_251 = and i1 %icmp_ln42_142, i1 %xor_ln42_189" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'and' 'and_ln42_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_254)   --->   "%select_ln42_142 = select i1 %and_ln42_250, i1 %and_ln42_251, i1 %icmp_ln42_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'select' 'select_ln42_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_107)   --->   "%and_ln42_252 = and i1 %and_ln42_250, i1 %icmp_ln42_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'and' 'and_ln42_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_253)   --->   "%xor_ln42_142 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'xor' 'xor_ln42_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_253)   --->   "%or_ln42_106 = or i1 %tmp_2131, i1 %xor_ln42_142" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'or' 'or_ln42_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_253)   --->   "%xor_ln42_143 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'xor' 'xor_ln42_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_253 = and i1 %or_ln42_106, i1 %xor_ln42_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'and' 'and_ln42_253' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_254 = and i1 %tmp_2131, i1 %select_ln42_142" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'and' 'and_ln42_254' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_107)   --->   "%or_ln42_141 = or i1 %and_ln42_252, i1 %and_ln42_254" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'or' 'or_ln42_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_107)   --->   "%xor_ln42_144 = xor i1 %or_ln42_141, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'xor' 'xor_ln42_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_107)   --->   "%and_ln42_255 = and i1 %tmp, i1 %xor_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'and' 'and_ln42_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_107 = or i1 %and_ln42_253, i1 %and_ln42_255" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'or' 'or_ln42_107' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln73_41 = sext i13 %weights_1_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'sext' 'sext_ln73_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.89ns)   --->   "%mul_ln73_34 = mul i26 %sext_ln73, i26 %sext_ln73_41" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'mul' 'mul_ln73_34' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_2133 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_34, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'bitselect' 'tmp_2133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%trunc_ln42_s = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_34, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%tmp_2134 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_34, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'bitselect' 'tmp_2134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%tmp_2135 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_34, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'bitselect' 'tmp_2135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln42_45 = trunc i26 %mul_ln73_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'trunc' 'trunc_ln42_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.70ns)   --->   "%icmp_ln42_145 = icmp_ne  i8 %trunc_ln42_45, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'icmp' 'icmp_ln42_145' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_257)   --->   "%tmp_2136 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_34, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'bitselect' 'tmp_2136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%or_ln42_108 = or i1 %tmp_2134, i1 %icmp_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'or' 'or_ln42_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%and_ln42_256 = and i1 %or_ln42_108, i1 %tmp_2135" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'and' 'and_ln42_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%zext_ln42_34 = zext i1 %and_ln42_256" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'zext' 'zext_ln42_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_34 = add i13 %trunc_ln42_s, i13 %zext_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'add' 'add_ln42_34' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_2137 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_34, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'bitselect' 'tmp_2137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_257)   --->   "%xor_ln42_145 = xor i1 %tmp_2137, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'xor' 'xor_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_257 = and i1 %tmp_2136, i1 %xor_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'and' 'and_ln42_257' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_771 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_34, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'partselect' 'tmp_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.57ns)   --->   "%icmp_ln42_146 = icmp_eq  i3 %tmp_771, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'icmp' 'icmp_ln42_146' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_772 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_34, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'partselect' 'tmp_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.70ns)   --->   "%icmp_ln42_147 = icmp_eq  i4 %tmp_772, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'icmp' 'icmp_ln42_147' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.70ns)   --->   "%icmp_ln42_148 = icmp_eq  i4 %tmp_772, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'icmp' 'icmp_ln42_148' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_260)   --->   "%select_ln42_145 = select i1 %and_ln42_257, i1 %icmp_ln42_147, i1 %icmp_ln42_148" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'select' 'select_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_261)   --->   "%tmp_2138 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_34, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'bitselect' 'tmp_2138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_261)   --->   "%xor_ln42_190 = xor i1 %tmp_2138, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'xor' 'xor_ln42_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_261)   --->   "%and_ln42_258 = and i1 %icmp_ln42_146, i1 %xor_ln42_190" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'and' 'and_ln42_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_261)   --->   "%select_ln42_146 = select i1 %and_ln42_257, i1 %and_ln42_258, i1 %icmp_ln42_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'select' 'select_ln42_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_110)   --->   "%and_ln42_259 = and i1 %and_ln42_257, i1 %icmp_ln42_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'and' 'and_ln42_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_260)   --->   "%xor_ln42_146 = xor i1 %select_ln42_145, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'xor' 'xor_ln42_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_260)   --->   "%or_ln42_109 = or i1 %tmp_2137, i1 %xor_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'or' 'or_ln42_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_260)   --->   "%xor_ln42_147 = xor i1 %tmp_2133, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'xor' 'xor_ln42_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_260 = and i1 %or_ln42_109, i1 %xor_ln42_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'and' 'and_ln42_260' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_261 = and i1 %tmp_2137, i1 %select_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'and' 'and_ln42_261' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_110)   --->   "%or_ln42_142 = or i1 %and_ln42_259, i1 %and_ln42_261" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'or' 'or_ln42_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_110)   --->   "%xor_ln42_148 = xor i1 %or_ln42_142, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'xor' 'xor_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_110)   --->   "%and_ln42_262 = and i1 %tmp_2133, i1 %xor_ln42_148" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'and' 'and_ln42_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_110 = or i1 %and_ln42_260, i1 %and_ln42_262" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'or' 'or_ln42_110' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln73_42 = sext i13 %weights_2_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'sext' 'sext_ln73_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.89ns)   --->   "%mul_ln73_35 = mul i26 %sext_ln73, i26 %sext_ln73_42" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'mul' 'mul_ln73_35' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_2139 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_35, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'bitselect' 'tmp_2139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%trunc_ln42_31 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_35, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'partselect' 'trunc_ln42_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%tmp_2140 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_35, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'bitselect' 'tmp_2140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%tmp_2141 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_35, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'bitselect' 'tmp_2141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln42_46 = trunc i26 %mul_ln73_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'trunc' 'trunc_ln42_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.70ns)   --->   "%icmp_ln42_149 = icmp_ne  i8 %trunc_ln42_46, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'icmp' 'icmp_ln42_149' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_264)   --->   "%tmp_2142 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_35, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'bitselect' 'tmp_2142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%or_ln42_111 = or i1 %tmp_2140, i1 %icmp_ln42_149" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'or' 'or_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%and_ln42_263 = and i1 %or_ln42_111, i1 %tmp_2141" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'and' 'and_ln42_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%zext_ln42_35 = zext i1 %and_ln42_263" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'zext' 'zext_ln42_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_35 = add i13 %trunc_ln42_31, i13 %zext_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'add' 'add_ln42_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_2143 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_35, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'bitselect' 'tmp_2143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_264)   --->   "%xor_ln42_149 = xor i1 %tmp_2143, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'xor' 'xor_ln42_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_264 = and i1 %tmp_2142, i1 %xor_ln42_149" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'and' 'and_ln42_264' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_773 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_35, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'partselect' 'tmp_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.57ns)   --->   "%icmp_ln42_150 = icmp_eq  i3 %tmp_773, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'icmp' 'icmp_ln42_150' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_774 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_35, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'partselect' 'tmp_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.70ns)   --->   "%icmp_ln42_151 = icmp_eq  i4 %tmp_774, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'icmp' 'icmp_ln42_151' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.70ns)   --->   "%icmp_ln42_152 = icmp_eq  i4 %tmp_774, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'icmp' 'icmp_ln42_152' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_267)   --->   "%select_ln42_149 = select i1 %and_ln42_264, i1 %icmp_ln42_151, i1 %icmp_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'select' 'select_ln42_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_268)   --->   "%tmp_2144 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_35, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'bitselect' 'tmp_2144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_268)   --->   "%xor_ln42_191 = xor i1 %tmp_2144, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'xor' 'xor_ln42_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_268)   --->   "%and_ln42_265 = and i1 %icmp_ln42_150, i1 %xor_ln42_191" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'and' 'and_ln42_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_268)   --->   "%select_ln42_150 = select i1 %and_ln42_264, i1 %and_ln42_265, i1 %icmp_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'select' 'select_ln42_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_113)   --->   "%and_ln42_266 = and i1 %and_ln42_264, i1 %icmp_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'and' 'and_ln42_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_267)   --->   "%xor_ln42_150 = xor i1 %select_ln42_149, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'xor' 'xor_ln42_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_267)   --->   "%or_ln42_112 = or i1 %tmp_2143, i1 %xor_ln42_150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'or' 'or_ln42_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_267)   --->   "%xor_ln42_151 = xor i1 %tmp_2139, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'xor' 'xor_ln42_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_267 = and i1 %or_ln42_112, i1 %xor_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'and' 'and_ln42_267' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_268 = and i1 %tmp_2143, i1 %select_ln42_150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'and' 'and_ln42_268' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_113)   --->   "%or_ln42_143 = or i1 %and_ln42_266, i1 %and_ln42_268" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'or' 'or_ln42_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_113)   --->   "%xor_ln42_152 = xor i1 %or_ln42_143, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'xor' 'xor_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_113)   --->   "%and_ln42_269 = and i1 %tmp_2139, i1 %xor_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'and' 'and_ln42_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_113 = or i1 %and_ln42_267, i1 %and_ln42_269" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'or' 'or_ln42_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln73_43 = sext i13 %weights_3_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'sext' 'sext_ln73_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (1.89ns)   --->   "%mul_ln73_36 = mul i26 %sext_ln73, i26 %sext_ln73_43" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'mul' 'mul_ln73_36' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_2145 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_36, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'bitselect' 'tmp_2145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%trunc_ln42_32 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_36, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'partselect' 'trunc_ln42_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%tmp_2146 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_36, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'bitselect' 'tmp_2146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%tmp_2147 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_36, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'bitselect' 'tmp_2147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln42_47 = trunc i26 %mul_ln73_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'trunc' 'trunc_ln42_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.70ns)   --->   "%icmp_ln42_153 = icmp_ne  i8 %trunc_ln42_47, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'icmp' 'icmp_ln42_153' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_271)   --->   "%tmp_2148 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_36, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'bitselect' 'tmp_2148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%or_ln42_114 = or i1 %tmp_2146, i1 %icmp_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'or' 'or_ln42_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%and_ln42_270 = and i1 %or_ln42_114, i1 %tmp_2147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'and' 'and_ln42_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%zext_ln42_36 = zext i1 %and_ln42_270" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'zext' 'zext_ln42_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_36 = add i13 %trunc_ln42_32, i13 %zext_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'add' 'add_ln42_36' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_2149 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_36, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'bitselect' 'tmp_2149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_271)   --->   "%xor_ln42_153 = xor i1 %tmp_2149, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'xor' 'xor_ln42_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_271 = and i1 %tmp_2148, i1 %xor_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'and' 'and_ln42_271' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_775 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_36, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'partselect' 'tmp_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.57ns)   --->   "%icmp_ln42_154 = icmp_eq  i3 %tmp_775, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'icmp' 'icmp_ln42_154' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_776 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_36, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'partselect' 'tmp_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.70ns)   --->   "%icmp_ln42_155 = icmp_eq  i4 %tmp_776, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'icmp' 'icmp_ln42_155' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.70ns)   --->   "%icmp_ln42_156 = icmp_eq  i4 %tmp_776, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'icmp' 'icmp_ln42_156' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_274)   --->   "%select_ln42_153 = select i1 %and_ln42_271, i1 %icmp_ln42_155, i1 %icmp_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'select' 'select_ln42_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_275)   --->   "%tmp_2150 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_36, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'bitselect' 'tmp_2150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_275)   --->   "%xor_ln42_192 = xor i1 %tmp_2150, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'xor' 'xor_ln42_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_275)   --->   "%and_ln42_272 = and i1 %icmp_ln42_154, i1 %xor_ln42_192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'and' 'and_ln42_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_275)   --->   "%select_ln42_154 = select i1 %and_ln42_271, i1 %and_ln42_272, i1 %icmp_ln42_155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'select' 'select_ln42_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_116)   --->   "%and_ln42_273 = and i1 %and_ln42_271, i1 %icmp_ln42_155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'and' 'and_ln42_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_274)   --->   "%xor_ln42_154 = xor i1 %select_ln42_153, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'xor' 'xor_ln42_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_274)   --->   "%or_ln42_115 = or i1 %tmp_2149, i1 %xor_ln42_154" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'or' 'or_ln42_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_274)   --->   "%xor_ln42_155 = xor i1 %tmp_2145, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'xor' 'xor_ln42_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_274 = and i1 %or_ln42_115, i1 %xor_ln42_155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'and' 'and_ln42_274' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_275 = and i1 %tmp_2149, i1 %select_ln42_154" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'and' 'and_ln42_275' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_116)   --->   "%or_ln42_144 = or i1 %and_ln42_273, i1 %and_ln42_275" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'or' 'or_ln42_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_116)   --->   "%xor_ln42_156 = xor i1 %or_ln42_144, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'xor' 'xor_ln42_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_116)   --->   "%and_ln42_276 = and i1 %tmp_2145, i1 %xor_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'and' 'and_ln42_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_116 = or i1 %and_ln42_274, i1 %and_ln42_276" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'or' 'or_ln42_116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln73_44 = sext i13 %weights_4_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'sext' 'sext_ln73_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (1.89ns)   --->   "%mul_ln73_37 = mul i26 %sext_ln73, i26 %sext_ln73_44" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'mul' 'mul_ln73_37' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_2151 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_37, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'bitselect' 'tmp_2151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%trunc_ln42_33 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_37, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'partselect' 'trunc_ln42_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%tmp_2152 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_37, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'bitselect' 'tmp_2152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%tmp_2153 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_37, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'bitselect' 'tmp_2153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln42_48 = trunc i26 %mul_ln73_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'trunc' 'trunc_ln42_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.70ns)   --->   "%icmp_ln42_157 = icmp_ne  i8 %trunc_ln42_48, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'icmp' 'icmp_ln42_157' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_278)   --->   "%tmp_2154 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_37, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'bitselect' 'tmp_2154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%or_ln42_117 = or i1 %tmp_2152, i1 %icmp_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'or' 'or_ln42_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%and_ln42_277 = and i1 %or_ln42_117, i1 %tmp_2153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'and' 'and_ln42_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%zext_ln42_37 = zext i1 %and_ln42_277" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'zext' 'zext_ln42_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_37 = add i13 %trunc_ln42_33, i13 %zext_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'add' 'add_ln42_37' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_2155 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_37, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'bitselect' 'tmp_2155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_278)   --->   "%xor_ln42_157 = xor i1 %tmp_2155, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'xor' 'xor_ln42_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_278 = and i1 %tmp_2154, i1 %xor_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'and' 'and_ln42_278' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_777 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_37, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'partselect' 'tmp_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.57ns)   --->   "%icmp_ln42_158 = icmp_eq  i3 %tmp_777, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'icmp' 'icmp_ln42_158' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_778 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_37, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'partselect' 'tmp_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.70ns)   --->   "%icmp_ln42_159 = icmp_eq  i4 %tmp_778, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'icmp' 'icmp_ln42_159' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.70ns)   --->   "%icmp_ln42_160 = icmp_eq  i4 %tmp_778, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'icmp' 'icmp_ln42_160' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_281)   --->   "%select_ln42_157 = select i1 %and_ln42_278, i1 %icmp_ln42_159, i1 %icmp_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'select' 'select_ln42_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_282)   --->   "%tmp_2156 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_37, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'bitselect' 'tmp_2156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_282)   --->   "%xor_ln42_193 = xor i1 %tmp_2156, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'xor' 'xor_ln42_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_282)   --->   "%and_ln42_279 = and i1 %icmp_ln42_158, i1 %xor_ln42_193" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'and' 'and_ln42_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_282)   --->   "%select_ln42_158 = select i1 %and_ln42_278, i1 %and_ln42_279, i1 %icmp_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'select' 'select_ln42_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_119)   --->   "%and_ln42_280 = and i1 %and_ln42_278, i1 %icmp_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'and' 'and_ln42_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_281)   --->   "%xor_ln42_158 = xor i1 %select_ln42_157, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'xor' 'xor_ln42_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_281)   --->   "%or_ln42_118 = or i1 %tmp_2155, i1 %xor_ln42_158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'or' 'or_ln42_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_281)   --->   "%xor_ln42_159 = xor i1 %tmp_2151, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'xor' 'xor_ln42_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_281 = and i1 %or_ln42_118, i1 %xor_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'and' 'and_ln42_281' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_282 = and i1 %tmp_2155, i1 %select_ln42_158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'and' 'and_ln42_282' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_119)   --->   "%or_ln42_145 = or i1 %and_ln42_280, i1 %and_ln42_282" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'or' 'or_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_119)   --->   "%xor_ln42_160 = xor i1 %or_ln42_145, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'xor' 'xor_ln42_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_119)   --->   "%and_ln42_283 = and i1 %tmp_2151, i1 %xor_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'and' 'and_ln42_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_119 = or i1 %and_ln42_281, i1 %and_ln42_283" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'or' 'or_ln42_119' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln73_45 = sext i13 %weights_5_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'sext' 'sext_ln73_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (1.89ns)   --->   "%mul_ln73_38 = mul i26 %sext_ln73, i26 %sext_ln73_45" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'mul' 'mul_ln73_38' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_2157 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_38, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'bitselect' 'tmp_2157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%trunc_ln42_34 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_38, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'partselect' 'trunc_ln42_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%tmp_2158 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_38, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'bitselect' 'tmp_2158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%tmp_2159 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_38, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'bitselect' 'tmp_2159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln42_49 = trunc i26 %mul_ln73_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'trunc' 'trunc_ln42_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.70ns)   --->   "%icmp_ln42_161 = icmp_ne  i8 %trunc_ln42_49, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'icmp' 'icmp_ln42_161' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_285)   --->   "%tmp_2160 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_38, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'bitselect' 'tmp_2160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%or_ln42_120 = or i1 %tmp_2158, i1 %icmp_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'or' 'or_ln42_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%and_ln42_284 = and i1 %or_ln42_120, i1 %tmp_2159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'and' 'and_ln42_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%zext_ln42_38 = zext i1 %and_ln42_284" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'zext' 'zext_ln42_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_38 = add i13 %trunc_ln42_34, i13 %zext_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'add' 'add_ln42_38' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_2161 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_38, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'bitselect' 'tmp_2161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_285)   --->   "%xor_ln42_161 = xor i1 %tmp_2161, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'xor' 'xor_ln42_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_285 = and i1 %tmp_2160, i1 %xor_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'and' 'and_ln42_285' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_779 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_38, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'partselect' 'tmp_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.57ns)   --->   "%icmp_ln42_162 = icmp_eq  i3 %tmp_779, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'icmp' 'icmp_ln42_162' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_780 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_38, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'partselect' 'tmp_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.70ns)   --->   "%icmp_ln42_163 = icmp_eq  i4 %tmp_780, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'icmp' 'icmp_ln42_163' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.70ns)   --->   "%icmp_ln42_164 = icmp_eq  i4 %tmp_780, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'icmp' 'icmp_ln42_164' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_288)   --->   "%select_ln42_161 = select i1 %and_ln42_285, i1 %icmp_ln42_163, i1 %icmp_ln42_164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'select' 'select_ln42_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_289)   --->   "%tmp_2162 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_38, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'bitselect' 'tmp_2162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_289)   --->   "%xor_ln42_194 = xor i1 %tmp_2162, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'xor' 'xor_ln42_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_289)   --->   "%and_ln42_286 = and i1 %icmp_ln42_162, i1 %xor_ln42_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'and' 'and_ln42_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_289)   --->   "%select_ln42_162 = select i1 %and_ln42_285, i1 %and_ln42_286, i1 %icmp_ln42_163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'select' 'select_ln42_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_122)   --->   "%and_ln42_287 = and i1 %and_ln42_285, i1 %icmp_ln42_163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'and' 'and_ln42_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_288)   --->   "%xor_ln42_162 = xor i1 %select_ln42_161, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'xor' 'xor_ln42_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_288)   --->   "%or_ln42_121 = or i1 %tmp_2161, i1 %xor_ln42_162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'or' 'or_ln42_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_288)   --->   "%xor_ln42_163 = xor i1 %tmp_2157, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'xor' 'xor_ln42_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_288 = and i1 %or_ln42_121, i1 %xor_ln42_163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'and' 'and_ln42_288' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_289 = and i1 %tmp_2161, i1 %select_ln42_162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'and' 'and_ln42_289' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_122)   --->   "%or_ln42_146 = or i1 %and_ln42_287, i1 %and_ln42_289" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'or' 'or_ln42_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_122)   --->   "%xor_ln42_164 = xor i1 %or_ln42_146, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'xor' 'xor_ln42_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_122)   --->   "%and_ln42_290 = and i1 %tmp_2157, i1 %xor_ln42_164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'and' 'and_ln42_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_122 = or i1 %and_ln42_288, i1 %and_ln42_290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'or' 'or_ln42_122' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.41ns)   --->   "%a_4 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.3i13.i13.i2, i2 0, i13 %data_1_val_read, i2 1, i13 %data_2_val_read, i2 2, i13 %data_3_val_read, i13 0, i2 %idx_read"   --->   Operation 238 'sparsemux' 'a_4' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln73_46 = sext i13 %a_4" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'sext' 'sext_ln73_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln73_47 = sext i13 %weights_6_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'sext' 'sext_ln73_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (1.89ns)   --->   "%mul_ln73_39 = mul i26 %sext_ln73_46, i26 %sext_ln73_47" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'mul' 'mul_ln73_39' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_2163 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_39, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'bitselect' 'tmp_2163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%trunc_ln42_35 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_39, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'partselect' 'trunc_ln42_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%tmp_2164 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_39, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'bitselect' 'tmp_2164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%tmp_2165 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_39, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'bitselect' 'tmp_2165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln42_50 = trunc i26 %mul_ln73_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'trunc' 'trunc_ln42_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.70ns)   --->   "%icmp_ln42_165 = icmp_ne  i8 %trunc_ln42_50, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'icmp' 'icmp_ln42_165' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_292)   --->   "%tmp_2166 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_39, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'bitselect' 'tmp_2166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%or_ln42_123 = or i1 %tmp_2164, i1 %icmp_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'or' 'or_ln42_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%and_ln42_291 = and i1 %or_ln42_123, i1 %tmp_2165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'and' 'and_ln42_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%zext_ln42_39 = zext i1 %and_ln42_291" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'zext' 'zext_ln42_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_39 = add i13 %trunc_ln42_35, i13 %zext_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'add' 'add_ln42_39' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_2167 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_39, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'bitselect' 'tmp_2167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_292)   --->   "%xor_ln42_165 = xor i1 %tmp_2167, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'xor' 'xor_ln42_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_292 = and i1 %tmp_2166, i1 %xor_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'and' 'and_ln42_292' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_781 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_39, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'partselect' 'tmp_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.57ns)   --->   "%icmp_ln42_166 = icmp_eq  i3 %tmp_781, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'icmp' 'icmp_ln42_166' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_782 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_39, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'partselect' 'tmp_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.70ns)   --->   "%icmp_ln42_167 = icmp_eq  i4 %tmp_782, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'icmp' 'icmp_ln42_167' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.70ns)   --->   "%icmp_ln42_168 = icmp_eq  i4 %tmp_782, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'icmp' 'icmp_ln42_168' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_295)   --->   "%select_ln42_165 = select i1 %and_ln42_292, i1 %icmp_ln42_167, i1 %icmp_ln42_168" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'select' 'select_ln42_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_296)   --->   "%tmp_2168 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_39, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'bitselect' 'tmp_2168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_296)   --->   "%xor_ln42_195 = xor i1 %tmp_2168, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'xor' 'xor_ln42_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_296)   --->   "%and_ln42_293 = and i1 %icmp_ln42_166, i1 %xor_ln42_195" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'and' 'and_ln42_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_296)   --->   "%select_ln42_166 = select i1 %and_ln42_292, i1 %and_ln42_293, i1 %icmp_ln42_167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'select' 'select_ln42_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_125)   --->   "%and_ln42_294 = and i1 %and_ln42_292, i1 %icmp_ln42_167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'and' 'and_ln42_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_295)   --->   "%xor_ln42_166 = xor i1 %select_ln42_165, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'xor' 'xor_ln42_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_295)   --->   "%or_ln42_124 = or i1 %tmp_2167, i1 %xor_ln42_166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'or' 'or_ln42_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_295)   --->   "%xor_ln42_167 = xor i1 %tmp_2163, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'xor' 'xor_ln42_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 270 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_295 = and i1 %or_ln42_124, i1 %xor_ln42_167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'and' 'and_ln42_295' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_296 = and i1 %tmp_2167, i1 %select_ln42_166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'and' 'and_ln42_296' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_125)   --->   "%or_ln42_147 = or i1 %and_ln42_294, i1 %and_ln42_296" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'or' 'or_ln42_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_125)   --->   "%xor_ln42_168 = xor i1 %or_ln42_147, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'xor' 'xor_ln42_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_125)   --->   "%and_ln42_297 = and i1 %tmp_2163, i1 %xor_ln42_168" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'and' 'and_ln42_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_125 = or i1 %and_ln42_295, i1 %and_ln42_297" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'or' 'or_ln42_125' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln73_48 = sext i13 %weights_7_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'sext' 'sext_ln73_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (1.89ns)   --->   "%mul_ln73_40 = mul i26 %sext_ln73_46, i26 %sext_ln73_48" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'mul' 'mul_ln73_40' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_2169 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_40, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'bitselect' 'tmp_2169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%trunc_ln42_36 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_40, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'partselect' 'trunc_ln42_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%tmp_2170 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_40, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'bitselect' 'tmp_2170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%tmp_2171 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_40, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'bitselect' 'tmp_2171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln42_51 = trunc i26 %mul_ln73_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'trunc' 'trunc_ln42_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.70ns)   --->   "%icmp_ln42_169 = icmp_ne  i8 %trunc_ln42_51, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'icmp' 'icmp_ln42_169' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_299)   --->   "%tmp_2172 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_40, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'bitselect' 'tmp_2172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%or_ln42_126 = or i1 %tmp_2170, i1 %icmp_ln42_169" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'or' 'or_ln42_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%and_ln42_298 = and i1 %or_ln42_126, i1 %tmp_2171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'and' 'and_ln42_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%zext_ln42_40 = zext i1 %and_ln42_298" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'zext' 'zext_ln42_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_40 = add i13 %trunc_ln42_36, i13 %zext_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'add' 'add_ln42_40' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_2173 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_40, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'bitselect' 'tmp_2173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_299)   --->   "%xor_ln42_169 = xor i1 %tmp_2173, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'xor' 'xor_ln42_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_299 = and i1 %tmp_2172, i1 %xor_ln42_169" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'and' 'and_ln42_299' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_783 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_40, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'partselect' 'tmp_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.57ns)   --->   "%icmp_ln42_170 = icmp_eq  i3 %tmp_783, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'icmp' 'icmp_ln42_170' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_784 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_40, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'partselect' 'tmp_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.70ns)   --->   "%icmp_ln42_171 = icmp_eq  i4 %tmp_784, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'icmp' 'icmp_ln42_171' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.70ns)   --->   "%icmp_ln42_172 = icmp_eq  i4 %tmp_784, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'icmp' 'icmp_ln42_172' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_302)   --->   "%select_ln42_169 = select i1 %and_ln42_299, i1 %icmp_ln42_171, i1 %icmp_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'select' 'select_ln42_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_303)   --->   "%tmp_2174 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_40, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'bitselect' 'tmp_2174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_303)   --->   "%xor_ln42_196 = xor i1 %tmp_2174, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'xor' 'xor_ln42_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_303)   --->   "%and_ln42_300 = and i1 %icmp_ln42_170, i1 %xor_ln42_196" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'and' 'and_ln42_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_303)   --->   "%select_ln42_170 = select i1 %and_ln42_299, i1 %and_ln42_300, i1 %icmp_ln42_171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'select' 'select_ln42_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_128)   --->   "%and_ln42_301 = and i1 %and_ln42_299, i1 %icmp_ln42_171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'and' 'and_ln42_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_302)   --->   "%xor_ln42_170 = xor i1 %select_ln42_169, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'xor' 'xor_ln42_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_302)   --->   "%or_ln42_127 = or i1 %tmp_2173, i1 %xor_ln42_170" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'or' 'or_ln42_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_302)   --->   "%xor_ln42_171 = xor i1 %tmp_2169, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'xor' 'xor_ln42_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_302 = and i1 %or_ln42_127, i1 %xor_ln42_171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'and' 'and_ln42_302' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_303 = and i1 %tmp_2173, i1 %select_ln42_170" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'and' 'and_ln42_303' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_128)   --->   "%or_ln42_148 = or i1 %and_ln42_301, i1 %and_ln42_303" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'or' 'or_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_128)   --->   "%xor_ln42_172 = xor i1 %or_ln42_148, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'xor' 'xor_ln42_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_128)   --->   "%and_ln42_304 = and i1 %tmp_2169, i1 %xor_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'and' 'and_ln42_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_128 = or i1 %and_ln42_302, i1 %and_ln42_304" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'or' 'or_ln42_128' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln73_49 = sext i13 %weights_8_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'sext' 'sext_ln73_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (1.89ns)   --->   "%mul_ln73_41 = mul i26 %sext_ln73_46, i26 %sext_ln73_49" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'mul' 'mul_ln73_41' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_2175 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_41, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'bitselect' 'tmp_2175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%trunc_ln42_37 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_41, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'partselect' 'trunc_ln42_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%tmp_2176 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_41, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'bitselect' 'tmp_2176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%tmp_2177 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_41, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'bitselect' 'tmp_2177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln42_52 = trunc i26 %mul_ln73_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'trunc' 'trunc_ln42_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.70ns)   --->   "%icmp_ln42_173 = icmp_ne  i8 %trunc_ln42_52, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'icmp' 'icmp_ln42_173' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_306)   --->   "%tmp_2178 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_41, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'bitselect' 'tmp_2178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%or_ln42_129 = or i1 %tmp_2176, i1 %icmp_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'or' 'or_ln42_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%and_ln42_305 = and i1 %or_ln42_129, i1 %tmp_2177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'and' 'and_ln42_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%zext_ln42_41 = zext i1 %and_ln42_305" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'zext' 'zext_ln42_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_41 = add i13 %trunc_ln42_37, i13 %zext_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'add' 'add_ln42_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_2179 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_41, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'bitselect' 'tmp_2179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_306)   --->   "%xor_ln42_173 = xor i1 %tmp_2179, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'xor' 'xor_ln42_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_306 = and i1 %tmp_2178, i1 %xor_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'and' 'and_ln42_306' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_785 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_41, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'partselect' 'tmp_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.57ns)   --->   "%icmp_ln42_174 = icmp_eq  i3 %tmp_785, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'icmp' 'icmp_ln42_174' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_786 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_41, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'partselect' 'tmp_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.70ns)   --->   "%icmp_ln42_175 = icmp_eq  i4 %tmp_786, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'icmp' 'icmp_ln42_175' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.70ns)   --->   "%icmp_ln42_176 = icmp_eq  i4 %tmp_786, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'icmp' 'icmp_ln42_176' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_309)   --->   "%select_ln42_173 = select i1 %and_ln42_306, i1 %icmp_ln42_175, i1 %icmp_ln42_176" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'select' 'select_ln42_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_310)   --->   "%tmp_2180 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_41, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'bitselect' 'tmp_2180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_310)   --->   "%xor_ln42_197 = xor i1 %tmp_2180, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'xor' 'xor_ln42_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_310)   --->   "%and_ln42_307 = and i1 %icmp_ln42_174, i1 %xor_ln42_197" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'and' 'and_ln42_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_310)   --->   "%select_ln42_174 = select i1 %and_ln42_306, i1 %and_ln42_307, i1 %icmp_ln42_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'select' 'select_ln42_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_131)   --->   "%and_ln42_308 = and i1 %and_ln42_306, i1 %icmp_ln42_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'and' 'and_ln42_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_309)   --->   "%xor_ln42_174 = xor i1 %select_ln42_173, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'xor' 'xor_ln42_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_309)   --->   "%or_ln42_130 = or i1 %tmp_2179, i1 %xor_ln42_174" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'or' 'or_ln42_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_309)   --->   "%xor_ln42_175 = xor i1 %tmp_2175, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'xor' 'xor_ln42_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_309 = and i1 %or_ln42_130, i1 %xor_ln42_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'and' 'and_ln42_309' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_310 = and i1 %tmp_2179, i1 %select_ln42_174" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'and' 'and_ln42_310' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_131)   --->   "%or_ln42_149 = or i1 %and_ln42_308, i1 %and_ln42_310" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'or' 'or_ln42_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_131)   --->   "%xor_ln42_176 = xor i1 %or_ln42_149, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'xor' 'xor_ln42_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_131)   --->   "%and_ln42_311 = and i1 %tmp_2175, i1 %xor_ln42_176" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'and' 'and_ln42_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_131 = or i1 %and_ln42_309, i1 %and_ln42_311" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'or' 'or_ln42_131' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln73_50 = sext i13 %weights_9_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'sext' 'sext_ln73_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (1.89ns)   --->   "%mul_ln73_42 = mul i26 %sext_ln73_46, i26 %sext_ln73_50" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'mul' 'mul_ln73_42' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_2181 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_42, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'bitselect' 'tmp_2181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%trunc_ln42_38 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_42, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'partselect' 'trunc_ln42_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%tmp_2182 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_42, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'bitselect' 'tmp_2182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%tmp_2183 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_42, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'bitselect' 'tmp_2183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln42_53 = trunc i26 %mul_ln73_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'trunc' 'trunc_ln42_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.70ns)   --->   "%icmp_ln42_177 = icmp_ne  i8 %trunc_ln42_53, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'icmp' 'icmp_ln42_177' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_313)   --->   "%tmp_2184 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_42, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'bitselect' 'tmp_2184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%or_ln42_132 = or i1 %tmp_2182, i1 %icmp_ln42_177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'or' 'or_ln42_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%and_ln42_312 = and i1 %or_ln42_132, i1 %tmp_2183" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'and' 'and_ln42_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%zext_ln42_42 = zext i1 %and_ln42_312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'zext' 'zext_ln42_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_42 = add i13 %trunc_ln42_38, i13 %zext_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'add' 'add_ln42_42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_2185 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'bitselect' 'tmp_2185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_313)   --->   "%xor_ln42_177 = xor i1 %tmp_2185, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'xor' 'xor_ln42_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_313 = and i1 %tmp_2184, i1 %xor_ln42_177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'and' 'and_ln42_313' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_787 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_42, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'partselect' 'tmp_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.57ns)   --->   "%icmp_ln42_178 = icmp_eq  i3 %tmp_787, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'icmp' 'icmp_ln42_178' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_788 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_42, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'partselect' 'tmp_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.70ns)   --->   "%icmp_ln42_179 = icmp_eq  i4 %tmp_788, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'icmp' 'icmp_ln42_179' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.70ns)   --->   "%icmp_ln42_180 = icmp_eq  i4 %tmp_788, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'icmp' 'icmp_ln42_180' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_316)   --->   "%select_ln42_177 = select i1 %and_ln42_313, i1 %icmp_ln42_179, i1 %icmp_ln42_180" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'select' 'select_ln42_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_317)   --->   "%tmp_2186 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_42, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'bitselect' 'tmp_2186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_317)   --->   "%xor_ln42_198 = xor i1 %tmp_2186, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'xor' 'xor_ln42_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_317)   --->   "%and_ln42_314 = and i1 %icmp_ln42_178, i1 %xor_ln42_198" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'and' 'and_ln42_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_317)   --->   "%select_ln42_178 = select i1 %and_ln42_313, i1 %and_ln42_314, i1 %icmp_ln42_179" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'select' 'select_ln42_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_134)   --->   "%and_ln42_315 = and i1 %and_ln42_313, i1 %icmp_ln42_179" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'and' 'and_ln42_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_316)   --->   "%xor_ln42_178 = xor i1 %select_ln42_177, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'xor' 'xor_ln42_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_316)   --->   "%or_ln42_133 = or i1 %tmp_2185, i1 %xor_ln42_178" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'or' 'or_ln42_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_316)   --->   "%xor_ln42_179 = xor i1 %tmp_2181, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'xor' 'xor_ln42_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 378 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_316 = and i1 %or_ln42_133, i1 %xor_ln42_179" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'and' 'and_ln42_316' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_317 = and i1 %tmp_2185, i1 %select_ln42_178" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'and' 'and_ln42_317' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_134)   --->   "%or_ln42_150 = or i1 %and_ln42_315, i1 %and_ln42_317" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'or' 'or_ln42_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_134)   --->   "%xor_ln42_180 = xor i1 %or_ln42_150, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'xor' 'xor_ln42_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_134)   --->   "%and_ln42_318 = and i1 %tmp_2181, i1 %xor_ln42_180" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'and' 'and_ln42_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_134 = or i1 %and_ln42_316, i1 %and_ln42_318" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'or' 'or_ln42_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln73_51 = sext i13 %weights_10_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'sext' 'sext_ln73_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (1.89ns)   --->   "%mul_ln73_43 = mul i26 %sext_ln73_46, i26 %sext_ln73_51" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'mul' 'mul_ln73_43' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_2187 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_43, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'bitselect' 'tmp_2187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%trunc_ln42_39 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_43, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'partselect' 'trunc_ln42_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%tmp_2188 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_43, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'bitselect' 'tmp_2188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%tmp_2189 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_43, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'bitselect' 'tmp_2189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln42_54 = trunc i26 %mul_ln73_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'trunc' 'trunc_ln42_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.70ns)   --->   "%icmp_ln42_181 = icmp_ne  i8 %trunc_ln42_54, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'icmp' 'icmp_ln42_181' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_320)   --->   "%tmp_2190 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_43, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'bitselect' 'tmp_2190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%or_ln42_135 = or i1 %tmp_2188, i1 %icmp_ln42_181" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'or' 'or_ln42_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%and_ln42_319 = and i1 %or_ln42_135, i1 %tmp_2189" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'and' 'and_ln42_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%zext_ln42_43 = zext i1 %and_ln42_319" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'zext' 'zext_ln42_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_43 = add i13 %trunc_ln42_39, i13 %zext_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'add' 'add_ln42_43' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_2191 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_43, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'bitselect' 'tmp_2191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_320)   --->   "%xor_ln42_181 = xor i1 %tmp_2191, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'xor' 'xor_ln42_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_320 = and i1 %tmp_2190, i1 %xor_ln42_181" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'and' 'and_ln42_320' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_789 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_43, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'partselect' 'tmp_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.57ns)   --->   "%icmp_ln42_182 = icmp_eq  i3 %tmp_789, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'icmp' 'icmp_ln42_182' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_790 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_43, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'partselect' 'tmp_790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.70ns)   --->   "%icmp_ln42_183 = icmp_eq  i4 %tmp_790, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'icmp' 'icmp_ln42_183' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.70ns)   --->   "%icmp_ln42_184 = icmp_eq  i4 %tmp_790, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'icmp' 'icmp_ln42_184' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_323)   --->   "%select_ln42_181 = select i1 %and_ln42_320, i1 %icmp_ln42_183, i1 %icmp_ln42_184" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'select' 'select_ln42_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_324)   --->   "%tmp_2192 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_43, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'bitselect' 'tmp_2192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_324)   --->   "%xor_ln42_199 = xor i1 %tmp_2192, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'xor' 'xor_ln42_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_324)   --->   "%and_ln42_321 = and i1 %icmp_ln42_182, i1 %xor_ln42_199" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'and' 'and_ln42_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_324)   --->   "%select_ln42_182 = select i1 %and_ln42_320, i1 %and_ln42_321, i1 %icmp_ln42_183" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'select' 'select_ln42_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_137)   --->   "%and_ln42_322 = and i1 %and_ln42_320, i1 %icmp_ln42_183" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'and' 'and_ln42_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_323)   --->   "%xor_ln42_182 = xor i1 %select_ln42_181, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'xor' 'xor_ln42_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_323)   --->   "%or_ln42_136 = or i1 %tmp_2191, i1 %xor_ln42_182" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'or' 'or_ln42_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_323)   --->   "%xor_ln42_183 = xor i1 %tmp_2187, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'xor' 'xor_ln42_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_323 = and i1 %or_ln42_136, i1 %xor_ln42_183" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'and' 'and_ln42_323' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_324 = and i1 %tmp_2191, i1 %select_ln42_182" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 415 'and' 'and_ln42_324' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_137)   --->   "%or_ln42_151 = or i1 %and_ln42_322, i1 %and_ln42_324" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'or' 'or_ln42_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_137)   --->   "%xor_ln42_184 = xor i1 %or_ln42_151, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'xor' 'xor_ln42_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_137)   --->   "%and_ln42_325 = and i1 %tmp_2187, i1 %xor_ln42_184" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'and' 'and_ln42_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_137 = or i1 %and_ln42_323, i1 %and_ln42_325" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'or' 'or_ln42_137' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln73_52 = sext i13 %weights_11_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'sext' 'sext_ln73_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (1.89ns)   --->   "%mul_ln73_44 = mul i26 %sext_ln73_46, i26 %sext_ln73_52" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'mul' 'mul_ln73_44' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_2193 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_44, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'bitselect' 'tmp_2193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%trunc_ln42_40 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_44, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'partselect' 'trunc_ln42_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%tmp_2194 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_44, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'bitselect' 'tmp_2194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%tmp_2195 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_44, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'bitselect' 'tmp_2195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln42_55 = trunc i26 %mul_ln73_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'trunc' 'trunc_ln42_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.70ns)   --->   "%icmp_ln42_185 = icmp_ne  i8 %trunc_ln42_55, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'icmp' 'icmp_ln42_185' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_327)   --->   "%tmp_2196 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_44, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'bitselect' 'tmp_2196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%or_ln42_138 = or i1 %tmp_2194, i1 %icmp_ln42_185" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'or' 'or_ln42_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%and_ln42_326 = and i1 %or_ln42_138, i1 %tmp_2195" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'and' 'and_ln42_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%zext_ln42_44 = zext i1 %and_ln42_326" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'zext' 'zext_ln42_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_44 = add i13 %trunc_ln42_40, i13 %zext_ln42_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'add' 'add_ln42_44' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_2197 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_44, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'bitselect' 'tmp_2197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_327)   --->   "%xor_ln42_185 = xor i1 %tmp_2197, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'xor' 'xor_ln42_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_327 = and i1 %tmp_2196, i1 %xor_ln42_185" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'and' 'and_ln42_327' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_791 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_44, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'partselect' 'tmp_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.57ns)   --->   "%icmp_ln42_186 = icmp_eq  i3 %tmp_791, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'icmp' 'icmp_ln42_186' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_792 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_44, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'partselect' 'tmp_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.70ns)   --->   "%icmp_ln42_187 = icmp_eq  i4 %tmp_792, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'icmp' 'icmp_ln42_187' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 440 [1/1] (0.70ns)   --->   "%icmp_ln42_188 = icmp_eq  i4 %tmp_792, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'icmp' 'icmp_ln42_188' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_330)   --->   "%select_ln42_185 = select i1 %and_ln42_327, i1 %icmp_ln42_187, i1 %icmp_ln42_188" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'select' 'select_ln42_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_331)   --->   "%tmp_2198 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_44, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'bitselect' 'tmp_2198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_331)   --->   "%xor_ln42_200 = xor i1 %tmp_2198, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'xor' 'xor_ln42_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_331)   --->   "%and_ln42_328 = and i1 %icmp_ln42_186, i1 %xor_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'and' 'and_ln42_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_331)   --->   "%select_ln42_186 = select i1 %and_ln42_327, i1 %and_ln42_328, i1 %icmp_ln42_187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'select' 'select_ln42_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_140)   --->   "%and_ln42_329 = and i1 %and_ln42_327, i1 %icmp_ln42_187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'and' 'and_ln42_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_330)   --->   "%xor_ln42_186 = xor i1 %select_ln42_185, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'xor' 'xor_ln42_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_330)   --->   "%or_ln42_139 = or i1 %tmp_2197, i1 %xor_ln42_186" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'or' 'or_ln42_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_330)   --->   "%xor_ln42_187 = xor i1 %tmp_2193, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'xor' 'xor_ln42_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 450 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_330 = and i1 %or_ln42_139, i1 %xor_ln42_187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'and' 'and_ln42_330' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_331 = and i1 %tmp_2197, i1 %select_ln42_186" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'and' 'and_ln42_331' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_140)   --->   "%or_ln42_152 = or i1 %and_ln42_329, i1 %and_ln42_331" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'or' 'or_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_140)   --->   "%xor_ln42_188 = xor i1 %or_ln42_152, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'xor' 'xor_ln42_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_140)   --->   "%and_ln42_332 = and i1 %tmp_2193, i1 %xor_ln42_188" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'and' 'and_ln42_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 455 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_140 = or i1 %and_ln42_330, i1 %and_ln42_332" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'or' 'or_ln42_140' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 456 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 12, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 457 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_144)   --->   "%select_ln42_143 = select i1 %and_ln42_253, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'select' 'select_ln42_143' <Predicate = (or_ln42_107)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_144 = select i1 %or_ln42_107, i13 %select_ln42_143, i13 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'select' 'select_ln42_144' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_148)   --->   "%select_ln42_147 = select i1 %and_ln42_260, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'select' 'select_ln42_147' <Predicate = (or_ln42_110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_148 = select i1 %or_ln42_110, i13 %select_ln42_147, i13 %add_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'select' 'select_ln42_148' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_152)   --->   "%select_ln42_151 = select i1 %and_ln42_267, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'select' 'select_ln42_151' <Predicate = (or_ln42_113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_152 = select i1 %or_ln42_113, i13 %select_ln42_151, i13 %add_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'select' 'select_ln42_152' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_156)   --->   "%select_ln42_155 = select i1 %and_ln42_274, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'select' 'select_ln42_155' <Predicate = (or_ln42_116)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 465 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_156 = select i1 %or_ln42_116, i13 %select_ln42_155, i13 %add_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'select' 'select_ln42_156' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_160)   --->   "%select_ln42_159 = select i1 %and_ln42_281, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'select' 'select_ln42_159' <Predicate = (or_ln42_119)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_160 = select i1 %or_ln42_119, i13 %select_ln42_159, i13 %add_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'select' 'select_ln42_160' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_164)   --->   "%select_ln42_163 = select i1 %and_ln42_288, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'select' 'select_ln42_163' <Predicate = (or_ln42_122)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 469 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_164 = select i1 %or_ln42_122, i13 %select_ln42_163, i13 %add_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'select' 'select_ln42_164' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_168)   --->   "%select_ln42_167 = select i1 %and_ln42_295, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'select' 'select_ln42_167' <Predicate = (or_ln42_125)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_168 = select i1 %or_ln42_125, i13 %select_ln42_167, i13 %add_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'select' 'select_ln42_168' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_172)   --->   "%select_ln42_171 = select i1 %and_ln42_302, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'select' 'select_ln42_171' <Predicate = (or_ln42_128)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_172 = select i1 %or_ln42_128, i13 %select_ln42_171, i13 %add_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'select' 'select_ln42_172' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_176)   --->   "%select_ln42_175 = select i1 %and_ln42_309, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'select' 'select_ln42_175' <Predicate = (or_ln42_131)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_176 = select i1 %or_ln42_131, i13 %select_ln42_175, i13 %add_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'select' 'select_ln42_176' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_180)   --->   "%select_ln42_179 = select i1 %and_ln42_316, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'select' 'select_ln42_179' <Predicate = (or_ln42_134)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_180 = select i1 %or_ln42_134, i13 %select_ln42_179, i13 %add_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'select' 'select_ln42_180' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_184)   --->   "%select_ln42_183 = select i1 %and_ln42_323, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'select' 'select_ln42_183' <Predicate = (or_ln42_137)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_184 = select i1 %or_ln42_137, i13 %select_ln42_183, i13 %add_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'select' 'select_ln42_184' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_188)   --->   "%select_ln42_187 = select i1 %and_ln42_330, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'select' 'select_ln42_187' <Predicate = (or_ln42_140)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_188 = select i1 %or_ln42_140, i13 %select_ln42_187, i13 %add_ln42_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'select' 'select_ln42_188' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i13 %select_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 482 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln58_34 = sext i13 %select_ln42_168" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 483 'sext' 'sext_ln58_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.75ns)   --->   "%add_ln58_24 = add i13 %select_ln42_168, i13 %select_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 484 'add' 'add_ln58_24' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.75ns)   --->   "%add_ln58 = add i14 %sext_ln58_34, i14 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 485 'add' 'add_ln58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_2199 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 486 'bitselect' 'tmp_2199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_2200 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_24, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 487 'bitselect' 'tmp_2200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_53)   --->   "%xor_ln58 = xor i1 %tmp_2199, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 488 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_53)   --->   "%and_ln58 = and i1 %tmp_2200, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 489 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_52)   --->   "%xor_ln58_70 = xor i1 %tmp_2200, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 490 'xor' 'xor_ln58_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_52)   --->   "%and_ln58_34 = and i1 %tmp_2199, i1 %xor_ln58_70" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 491 'and' 'and_ln58_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.12ns)   --->   "%xor_ln58_71 = xor i1 %tmp_2199, i1 %tmp_2200" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 492 'xor' 'xor_ln58_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_53)   --->   "%xor_ln58_72 = xor i1 %xor_ln58_71, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 493 'xor' 'xor_ln58_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_53)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_72" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 494 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_53)   --->   "%select_ln58 = select i1 %xor_ln58_71, i13 4095, i13 %add_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 495 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_52 = select i1 %and_ln58_34, i13 4096, i13 %add_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 496 'select' 'select_ln58_52' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_53 = select i1 %or_ln58, i13 %select_ln58, i13 %select_ln58_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 497 'select' 'select_ln58_53' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln58_35 = sext i13 %select_ln42_148" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 498 'sext' 'sext_ln58_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln58_36 = sext i13 %select_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 499 'sext' 'sext_ln58_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.75ns)   --->   "%add_ln58_25 = add i13 %select_ln42_172, i13 %select_ln42_148" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 500 'add' 'add_ln58_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.75ns)   --->   "%add_ln58_16 = add i14 %sext_ln58_36, i14 %sext_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 501 'add' 'add_ln58_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_2201 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_16, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 502 'bitselect' 'tmp_2201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_2202 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_25, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 503 'bitselect' 'tmp_2202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_56)   --->   "%xor_ln58_73 = xor i1 %tmp_2201, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 504 'xor' 'xor_ln58_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_56)   --->   "%and_ln58_35 = and i1 %tmp_2202, i1 %xor_ln58_73" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 505 'and' 'and_ln58_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_55)   --->   "%xor_ln58_74 = xor i1 %tmp_2202, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 506 'xor' 'xor_ln58_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_55)   --->   "%and_ln58_36 = and i1 %tmp_2201, i1 %xor_ln58_74" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 507 'and' 'and_ln58_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.12ns)   --->   "%xor_ln58_75 = xor i1 %tmp_2201, i1 %tmp_2202" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 508 'xor' 'xor_ln58_75' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_56)   --->   "%xor_ln58_76 = xor i1 %xor_ln58_75, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 509 'xor' 'xor_ln58_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_56)   --->   "%or_ln58_16 = or i1 %and_ln58_35, i1 %xor_ln58_76" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 510 'or' 'or_ln58_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_56)   --->   "%select_ln58_54 = select i1 %xor_ln58_75, i13 4095, i13 %add_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 511 'select' 'select_ln58_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 512 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_55 = select i1 %and_ln58_36, i13 4096, i13 %add_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 512 'select' 'select_ln58_55' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_56 = select i1 %or_ln58_16, i13 %select_ln58_54, i13 %select_ln58_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 513 'select' 'select_ln58_56' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln58_37 = sext i13 %select_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 514 'sext' 'sext_ln58_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln58_38 = sext i13 %select_ln42_176" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 515 'sext' 'sext_ln58_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.75ns)   --->   "%add_ln58_26 = add i13 %select_ln42_176, i13 %select_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 516 'add' 'add_ln58_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.75ns)   --->   "%add_ln58_17 = add i14 %sext_ln58_38, i14 %sext_ln58_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 517 'add' 'add_ln58_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_2203 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_17, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 518 'bitselect' 'tmp_2203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_2204 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_26, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 519 'bitselect' 'tmp_2204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_59)   --->   "%xor_ln58_77 = xor i1 %tmp_2203, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 520 'xor' 'xor_ln58_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_59)   --->   "%and_ln58_37 = and i1 %tmp_2204, i1 %xor_ln58_77" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 521 'and' 'and_ln58_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_58)   --->   "%xor_ln58_78 = xor i1 %tmp_2204, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 522 'xor' 'xor_ln58_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_58)   --->   "%and_ln58_38 = and i1 %tmp_2203, i1 %xor_ln58_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 523 'and' 'and_ln58_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.12ns)   --->   "%xor_ln58_79 = xor i1 %tmp_2203, i1 %tmp_2204" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 524 'xor' 'xor_ln58_79' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_59)   --->   "%xor_ln58_80 = xor i1 %xor_ln58_79, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 525 'xor' 'xor_ln58_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_59)   --->   "%or_ln58_17 = or i1 %and_ln58_37, i1 %xor_ln58_80" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 526 'or' 'or_ln58_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_59)   --->   "%select_ln58_57 = select i1 %xor_ln58_79, i13 4095, i13 %add_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 527 'select' 'select_ln58_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_58 = select i1 %and_ln58_38, i13 4096, i13 %add_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 528 'select' 'select_ln58_58' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_59 = select i1 %or_ln58_17, i13 %select_ln58_57, i13 %select_ln58_58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 529 'select' 'select_ln58_59' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln58_39 = sext i13 %select_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 530 'sext' 'sext_ln58_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln58_40 = sext i13 %select_ln42_180" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 531 'sext' 'sext_ln58_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.75ns)   --->   "%add_ln58_27 = add i13 %select_ln42_180, i13 %select_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 532 'add' 'add_ln58_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.75ns)   --->   "%add_ln58_18 = add i14 %sext_ln58_40, i14 %sext_ln58_39" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 533 'add' 'add_ln58_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_2205 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_18, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 534 'bitselect' 'tmp_2205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_2206 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_27, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 535 'bitselect' 'tmp_2206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_62)   --->   "%xor_ln58_81 = xor i1 %tmp_2205, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 536 'xor' 'xor_ln58_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_62)   --->   "%and_ln58_39 = and i1 %tmp_2206, i1 %xor_ln58_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 537 'and' 'and_ln58_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_61)   --->   "%xor_ln58_82 = xor i1 %tmp_2206, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 538 'xor' 'xor_ln58_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_61)   --->   "%and_ln58_40 = and i1 %tmp_2205, i1 %xor_ln58_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 539 'and' 'and_ln58_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.12ns)   --->   "%xor_ln58_83 = xor i1 %tmp_2205, i1 %tmp_2206" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 540 'xor' 'xor_ln58_83' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_62)   --->   "%xor_ln58_84 = xor i1 %xor_ln58_83, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 541 'xor' 'xor_ln58_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_62)   --->   "%or_ln58_18 = or i1 %and_ln58_39, i1 %xor_ln58_84" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 542 'or' 'or_ln58_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_62)   --->   "%select_ln58_60 = select i1 %xor_ln58_83, i13 4095, i13 %add_ln58_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 543 'select' 'select_ln58_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_61 = select i1 %and_ln58_40, i13 4096, i13 %add_ln58_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 544 'select' 'select_ln58_61' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_62 = select i1 %or_ln58_18, i13 %select_ln58_60, i13 %select_ln58_61" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 545 'select' 'select_ln58_62' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln58_41 = sext i13 %select_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 546 'sext' 'sext_ln58_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln58_42 = sext i13 %select_ln42_184" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 547 'sext' 'sext_ln58_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.75ns)   --->   "%add_ln58_28 = add i13 %select_ln42_184, i13 %select_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 548 'add' 'add_ln58_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.75ns)   --->   "%add_ln58_19 = add i14 %sext_ln58_42, i14 %sext_ln58_41" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 549 'add' 'add_ln58_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_2207 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_19, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 550 'bitselect' 'tmp_2207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_2208 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_28, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 551 'bitselect' 'tmp_2208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_65)   --->   "%xor_ln58_85 = xor i1 %tmp_2207, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 552 'xor' 'xor_ln58_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_65)   --->   "%and_ln58_41 = and i1 %tmp_2208, i1 %xor_ln58_85" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 553 'and' 'and_ln58_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_64)   --->   "%xor_ln58_86 = xor i1 %tmp_2208, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 554 'xor' 'xor_ln58_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_64)   --->   "%and_ln58_42 = and i1 %tmp_2207, i1 %xor_ln58_86" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 555 'and' 'and_ln58_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.12ns)   --->   "%xor_ln58_87 = xor i1 %tmp_2207, i1 %tmp_2208" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 556 'xor' 'xor_ln58_87' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_65)   --->   "%xor_ln58_88 = xor i1 %xor_ln58_87, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 557 'xor' 'xor_ln58_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_65)   --->   "%or_ln58_19 = or i1 %and_ln58_41, i1 %xor_ln58_88" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 558 'or' 'or_ln58_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_65)   --->   "%select_ln58_63 = select i1 %xor_ln58_87, i13 4095, i13 %add_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 559 'select' 'select_ln58_63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_64 = select i1 %and_ln58_42, i13 4096, i13 %add_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 560 'select' 'select_ln58_64' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_65 = select i1 %or_ln58_19, i13 %select_ln58_63, i13 %select_ln58_64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 561 'select' 'select_ln58_65' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln58_43 = sext i13 %select_ln42_164" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 562 'sext' 'sext_ln58_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln58_44 = sext i13 %select_ln42_188" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 563 'sext' 'sext_ln58_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.75ns)   --->   "%add_ln58_29 = add i13 %select_ln42_188, i13 %select_ln42_164" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 564 'add' 'add_ln58_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.75ns)   --->   "%add_ln58_20 = add i14 %sext_ln58_44, i14 %sext_ln58_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 565 'add' 'add_ln58_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_2209 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_20, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 566 'bitselect' 'tmp_2209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_2210 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_29, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 567 'bitselect' 'tmp_2210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_68)   --->   "%xor_ln58_89 = xor i1 %tmp_2209, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 568 'xor' 'xor_ln58_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_68)   --->   "%and_ln58_43 = and i1 %tmp_2210, i1 %xor_ln58_89" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 569 'and' 'and_ln58_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_67)   --->   "%xor_ln58_90 = xor i1 %tmp_2210, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 570 'xor' 'xor_ln58_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_67)   --->   "%and_ln58_44 = and i1 %tmp_2209, i1 %xor_ln58_90" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 571 'and' 'and_ln58_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.12ns)   --->   "%xor_ln58_91 = xor i1 %tmp_2209, i1 %tmp_2210" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 572 'xor' 'xor_ln58_91' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_68)   --->   "%xor_ln58_92 = xor i1 %xor_ln58_91, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 573 'xor' 'xor_ln58_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_68)   --->   "%or_ln58_20 = or i1 %and_ln58_43, i1 %xor_ln58_92" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 574 'or' 'or_ln58_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_68)   --->   "%select_ln58_66 = select i1 %xor_ln58_91, i13 4095, i13 %add_ln58_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 575 'select' 'select_ln58_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_67 = select i1 %and_ln58_44, i13 4096, i13 %add_ln58_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 576 'select' 'select_ln58_67' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_68 = select i1 %or_ln58_20, i13 %select_ln58_66, i13 %select_ln58_67" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 577 'select' 'select_ln58_68' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns)   --->   "%mrv = insertvalue i78 <undef>, i13 %select_ln58_53" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 578 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i78 %mrv, i13 %select_ln58_56" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 579 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i78 %mrv_1, i13 %select_ln58_59" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 580 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i78 %mrv_2, i13 %select_ln58_62" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 581 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i78 %mrv_3, i13 %select_ln58_65" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 582 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i78 %mrv_4, i13 %select_ln58_68" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 583 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i78 %mrv_5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 584 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.294ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [20]  (0.000 ns)
	'sparsemux' operation 13 bit ('a') [37]  (0.420 ns)
	'mul' operation 26 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [40]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [46]  (0.705 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [48]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [49]  (0.000 ns)
	'add' operation 13 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [51]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [53]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_250', firmware/nnet_utils/nnet_dense_latency.h:42) [54]  (0.122 ns)
	'select' operation 1 bit ('select_ln42_142', firmware/nnet_utils/nnet_dense_latency.h:42) [64]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_254', firmware/nnet_utils/nnet_dense_latency.h:42) [70]  (0.278 ns)
	'or' operation 1 bit ('or_ln42_141', firmware/nnet_utils/nnet_dense_latency.h:42) [71]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_144', firmware/nnet_utils/nnet_dense_latency.h:42) [72]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_255', firmware/nnet_utils/nnet_dense_latency.h:42) [73]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_107', firmware/nnet_utils/nnet_dense_latency.h:42) [75]  (0.122 ns)

 <State 2>: 1.716ns
The critical path consists of the following:
	'select' operation 13 bit ('select_ln42_143', firmware/nnet_utils/nnet_dense_latency.h:42) [74]  (0.000 ns)
	'select' operation 13 bit ('select_ln42_144', firmware/nnet_utils/nnet_dense_latency.h:42) [76]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_24', firmware/nnet_utils/nnet_dense_latency.h:58) [499]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_52', firmware/nnet_utils/nnet_dense_latency.h:58) [511]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_53', firmware/nnet_utils/nnet_dense_latency.h:58) [512]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
