Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 22 19:04:53 2022
| Host         : DESKTOP-1ES869H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/counter_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.270        0.000                      0                26632        0.024        0.000                      0                26632       11.250        0.000                       0                  9328  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.270        0.000                      0                25827        0.024        0.000                      0                25827       11.250        0.000                       0                  9328  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              10.822        0.000                      0                  805        0.325        0.000                      0                  805  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.270ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[145]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.219ns  (logic 9.778ns (46.082%)  route 11.441ns (53.918%))
  Logic Levels:           63  (CARRY4=50 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 27.643 - 25.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.643     2.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y66         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/Q
                         net (fo=9, routed)           0.864     4.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[5]
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124     4.381 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.418     4.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.119     4.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.697     6.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I4_O)        0.332     6.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_203/O
                         net (fo=1, routed)           0.000     6.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_203_n_0
    SLICE_X60Y84         MUXF7 (Prop_muxf7_I0_O)      0.238     7.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_120/O
                         net (fo=1, routed)           0.000     7.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_120_n_0
    SLICE_X60Y84         MUXF8 (Prop_muxf8_I0_O)      0.104     7.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_74/O
                         net (fo=1, routed)           0.990     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_74_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I1_O)        0.316     8.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.596    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X61Y77         MUXF7 (Prop_muxf7_I1_O)      0.217     8.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           0.991     9.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.299    10.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.448    11.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.124    11.674 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_8/O
                         net (fo=1, routed)           0.000    11.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_8_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.009    15.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.776 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.585    17.362    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X48Y59         LUT3 (Prop_lut3_I1_O)        0.329    17.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[133]_i_3/O
                         net (fo=7, routed)           0.503    18.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[133]
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.124    18.318 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_651/O
                         net (fo=1, routed)           0.673    18.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_651_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640/CO[3]
                         net (fo=1, routed)           0.000    19.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631/CO[3]
                         net (fo=1, routed)           0.000    19.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    19.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.000    19.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    19.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    19.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.096 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    20.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.009    20.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    20.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    20.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    20.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.691    23.104    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I3_O)        0.367    23.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[145]_i_2/O
                         net (fo=1, routed)           0.561    24.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[145]_i_2_n_0
    SLICE_X52Y59         LUT5 (Prop_lut5_I4_O)        0.124    24.156 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[145]_i_1/O
                         net (fo=1, routed)           0.000    24.156    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[145]
    SLICE_X52Y59         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.464    27.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X52Y59         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[145]/C
                         clock pessimism              0.129    27.772    
                         clock uncertainty           -0.377    27.395    
    SLICE_X52Y59         FDCE (Setup_fdce_C_D)        0.031    27.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[145]
  -------------------------------------------------------------------
                         required time                         27.426    
                         arrival time                         -24.156    
  -------------------------------------------------------------------
                         slack                                  3.270    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.293ns  (logic 9.613ns (45.146%)  route 11.680ns (54.854%))
  Logic Levels:           62  (CARRY4=50 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 27.735 - 25.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.643     2.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y66         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/Q
                         net (fo=9, routed)           0.864     4.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[5]
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124     4.381 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.418     4.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.119     4.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.697     6.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I4_O)        0.332     6.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_203/O
                         net (fo=1, routed)           0.000     6.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_203_n_0
    SLICE_X60Y84         MUXF7 (Prop_muxf7_I0_O)      0.238     7.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_120/O
                         net (fo=1, routed)           0.000     7.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_120_n_0
    SLICE_X60Y84         MUXF8 (Prop_muxf8_I0_O)      0.104     7.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_74/O
                         net (fo=1, routed)           0.990     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_74_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I1_O)        0.316     8.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.596    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X61Y77         MUXF7 (Prop_muxf7_I1_O)      0.217     8.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           0.991     9.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.299    10.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.448    11.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.124    11.674 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_8/O
                         net (fo=1, routed)           0.000    11.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_8_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.009    15.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.776 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.616    17.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.329    17.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[135]_i_19/O
                         net (fo=7, routed)           0.674    18.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[135]
    SLICE_X52Y63         LUT6 (Prop_lut6_I5_O)        0.124    18.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_208/O
                         net (fo=1, routed)           0.624    19.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_208_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198/CO[3]
                         net (fo=1, routed)           0.000    19.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180/CO[3]
                         net (fo=1, routed)           0.000    19.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171/CO[3]
                         net (fo=1, routed)           0.000    19.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    19.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153/CO[3]
                         net (fo=1, routed)           0.000    20.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135/CO[3]
                         net (fo=1, routed)           0.009    20.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.449 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.563 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117/CO[3]
                         net (fo=1, routed)           0.000    20.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108/CO[3]
                         net (fo=1, routed)           0.000    20.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99/CO[3]
                         net (fo=1, routed)           0.000    20.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         2.339    23.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X56Y47         LUT5 (Prop_lut5_I1_O)        0.373    24.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[18]_i_1/O
                         net (fo=1, routed)           0.000    24.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[18]
    SLICE_X56Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.555    27.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X56Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[18]/C
                         clock pessimism              0.115    27.849    
                         clock uncertainty           -0.377    27.473    
    SLICE_X56Y47         FDCE (Setup_fdce_C_D)        0.031    27.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[18]
  -------------------------------------------------------------------
                         required time                         27.504    
                         arrival time                         -24.230    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.290ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.276ns  (logic 9.613ns (45.183%)  route 11.663ns (54.817%))
  Logic Levels:           62  (CARRY4=50 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 27.733 - 25.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.643     2.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y66         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/Q
                         net (fo=9, routed)           0.864     4.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[5]
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124     4.381 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.418     4.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.119     4.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.697     6.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I4_O)        0.332     6.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_203/O
                         net (fo=1, routed)           0.000     6.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_203_n_0
    SLICE_X60Y84         MUXF7 (Prop_muxf7_I0_O)      0.238     7.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_120/O
                         net (fo=1, routed)           0.000     7.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_120_n_0
    SLICE_X60Y84         MUXF8 (Prop_muxf8_I0_O)      0.104     7.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_74/O
                         net (fo=1, routed)           0.990     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_74_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I1_O)        0.316     8.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.596    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X61Y77         MUXF7 (Prop_muxf7_I1_O)      0.217     8.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           0.991     9.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.299    10.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.448    11.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.124    11.674 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_8/O
                         net (fo=1, routed)           0.000    11.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_8_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.009    15.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.776 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.616    17.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.329    17.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[135]_i_19/O
                         net (fo=7, routed)           0.674    18.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[135]
    SLICE_X52Y63         LUT6 (Prop_lut6_I5_O)        0.124    18.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_208/O
                         net (fo=1, routed)           0.624    19.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_208_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198/CO[3]
                         net (fo=1, routed)           0.000    19.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180/CO[3]
                         net (fo=1, routed)           0.000    19.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171/CO[3]
                         net (fo=1, routed)           0.000    19.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    19.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153/CO[3]
                         net (fo=1, routed)           0.000    20.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135/CO[3]
                         net (fo=1, routed)           0.009    20.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.449 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.563 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117/CO[3]
                         net (fo=1, routed)           0.000    20.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108/CO[3]
                         net (fo=1, routed)           0.000    20.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99/CO[3]
                         net (fo=1, routed)           0.000    20.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         2.322    23.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X56Y44         LUT5 (Prop_lut5_I1_O)        0.373    24.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[2]_i_1/O
                         net (fo=1, routed)           0.000    24.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[2]
    SLICE_X56Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.554    27.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X56Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[2]/C
                         clock pessimism              0.115    27.848    
                         clock uncertainty           -0.377    27.472    
    SLICE_X56Y44         FDCE (Setup_fdce_C_D)        0.031    27.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[2]
  -------------------------------------------------------------------
                         required time                         27.503    
                         arrival time                         -24.213    
  -------------------------------------------------------------------
                         slack                                  3.290    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.272ns  (logic 9.613ns (45.191%)  route 11.659ns (54.809%))
  Logic Levels:           62  (CARRY4=50 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 27.733 - 25.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.643     2.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y66         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/Q
                         net (fo=9, routed)           0.864     4.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[5]
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124     4.381 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.418     4.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.119     4.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.697     6.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I4_O)        0.332     6.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_203/O
                         net (fo=1, routed)           0.000     6.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_203_n_0
    SLICE_X60Y84         MUXF7 (Prop_muxf7_I0_O)      0.238     7.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_120/O
                         net (fo=1, routed)           0.000     7.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_120_n_0
    SLICE_X60Y84         MUXF8 (Prop_muxf8_I0_O)      0.104     7.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_74/O
                         net (fo=1, routed)           0.990     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_74_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I1_O)        0.316     8.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.596    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X61Y77         MUXF7 (Prop_muxf7_I1_O)      0.217     8.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           0.991     9.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.299    10.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.448    11.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.124    11.674 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_8/O
                         net (fo=1, routed)           0.000    11.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_8_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.009    15.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.776 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.616    17.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.329    17.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[135]_i_19/O
                         net (fo=7, routed)           0.674    18.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[135]
    SLICE_X52Y63         LUT6 (Prop_lut6_I5_O)        0.124    18.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_208/O
                         net (fo=1, routed)           0.624    19.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_208_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198/CO[3]
                         net (fo=1, routed)           0.000    19.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180/CO[3]
                         net (fo=1, routed)           0.000    19.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171/CO[3]
                         net (fo=1, routed)           0.000    19.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    19.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153/CO[3]
                         net (fo=1, routed)           0.000    20.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135/CO[3]
                         net (fo=1, routed)           0.009    20.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.449 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.563 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117/CO[3]
                         net (fo=1, routed)           0.000    20.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108/CO[3]
                         net (fo=1, routed)           0.000    20.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99/CO[3]
                         net (fo=1, routed)           0.000    20.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         2.318    23.836    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X56Y44         LUT5 (Prop_lut5_I1_O)        0.373    24.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[1]_i_1/O
                         net (fo=1, routed)           0.000    24.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[1]
    SLICE_X56Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.554    27.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X56Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[1]/C
                         clock pessimism              0.115    27.848    
                         clock uncertainty           -0.377    27.472    
    SLICE_X56Y44         FDCE (Setup_fdce_C_D)        0.029    27.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[1]
  -------------------------------------------------------------------
                         required time                         27.501    
                         arrival time                         -24.209    
  -------------------------------------------------------------------
                         slack                                  3.292    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.272ns  (logic 9.613ns (45.191%)  route 11.659ns (54.809%))
  Logic Levels:           62  (CARRY4=50 LUT3=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 27.733 - 25.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.643     2.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y66         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/Q
                         net (fo=9, routed)           0.864     4.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[5]
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124     4.381 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.418     4.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.119     4.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.697     6.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I4_O)        0.332     6.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_203/O
                         net (fo=1, routed)           0.000     6.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_203_n_0
    SLICE_X60Y84         MUXF7 (Prop_muxf7_I0_O)      0.238     7.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_120/O
                         net (fo=1, routed)           0.000     7.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_120_n_0
    SLICE_X60Y84         MUXF8 (Prop_muxf8_I0_O)      0.104     7.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_74/O
                         net (fo=1, routed)           0.990     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_74_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I1_O)        0.316     8.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.596    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X61Y77         MUXF7 (Prop_muxf7_I1_O)      0.217     8.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           0.991     9.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.299    10.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.448    11.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.124    11.674 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_8/O
                         net (fo=1, routed)           0.000    11.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_8_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.009    15.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.776 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.616    17.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.329    17.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[135]_i_19/O
                         net (fo=7, routed)           0.674    18.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[135]
    SLICE_X52Y63         LUT6 (Prop_lut6_I5_O)        0.124    18.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_208/O
                         net (fo=1, routed)           0.624    19.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_208_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198/CO[3]
                         net (fo=1, routed)           0.000    19.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180/CO[3]
                         net (fo=1, routed)           0.000    19.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171/CO[3]
                         net (fo=1, routed)           0.000    19.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    19.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153/CO[3]
                         net (fo=1, routed)           0.000    20.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135/CO[3]
                         net (fo=1, routed)           0.009    20.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.449 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.563 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117/CO[3]
                         net (fo=1, routed)           0.000    20.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108/CO[3]
                         net (fo=1, routed)           0.000    20.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99/CO[3]
                         net (fo=1, routed)           0.000    20.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         2.318    23.836    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X55Y44         LUT4 (Prop_lut4_I0_O)        0.373    24.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[0]_i_1/O
                         net (fo=1, routed)           0.000    24.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[0]
    SLICE_X55Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.553    27.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X55Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[0]/C
                         clock pessimism              0.115    27.847    
                         clock uncertainty           -0.377    27.471    
    SLICE_X55Y44         FDCE (Setup_fdce_C_D)        0.032    27.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[0]
  -------------------------------------------------------------------
                         required time                         27.503    
                         arrival time                         -24.209    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.267ns  (logic 9.613ns (45.202%)  route 11.654ns (54.798%))
  Logic Levels:           62  (CARRY4=50 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 27.733 - 25.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.643     2.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y66         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/Q
                         net (fo=9, routed)           0.864     4.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[5]
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124     4.381 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.418     4.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.119     4.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.697     6.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I4_O)        0.332     6.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_203/O
                         net (fo=1, routed)           0.000     6.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_203_n_0
    SLICE_X60Y84         MUXF7 (Prop_muxf7_I0_O)      0.238     7.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_120/O
                         net (fo=1, routed)           0.000     7.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_120_n_0
    SLICE_X60Y84         MUXF8 (Prop_muxf8_I0_O)      0.104     7.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_74/O
                         net (fo=1, routed)           0.990     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_74_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I1_O)        0.316     8.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.596    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X61Y77         MUXF7 (Prop_muxf7_I1_O)      0.217     8.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           0.991     9.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.299    10.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.448    11.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.124    11.674 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_8/O
                         net (fo=1, routed)           0.000    11.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_8_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.009    15.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.776 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.616    17.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.329    17.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[135]_i_19/O
                         net (fo=7, routed)           0.674    18.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[135]
    SLICE_X52Y63         LUT6 (Prop_lut6_I5_O)        0.124    18.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_208/O
                         net (fo=1, routed)           0.624    19.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_208_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198/CO[3]
                         net (fo=1, routed)           0.000    19.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180/CO[3]
                         net (fo=1, routed)           0.000    19.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171/CO[3]
                         net (fo=1, routed)           0.000    19.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    19.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153/CO[3]
                         net (fo=1, routed)           0.000    20.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135/CO[3]
                         net (fo=1, routed)           0.009    20.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.449 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.563 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117/CO[3]
                         net (fo=1, routed)           0.000    20.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108/CO[3]
                         net (fo=1, routed)           0.000    20.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99/CO[3]
                         net (fo=1, routed)           0.000    20.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         2.313    23.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X55Y44         LUT5 (Prop_lut5_I1_O)        0.373    24.204 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[5]_i_1/O
                         net (fo=1, routed)           0.000    24.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[5]
    SLICE_X55Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.553    27.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X55Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[5]/C
                         clock pessimism              0.115    27.847    
                         clock uncertainty           -0.377    27.471    
    SLICE_X55Y44         FDCE (Setup_fdce_C_D)        0.031    27.502    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[5]
  -------------------------------------------------------------------
                         required time                         27.502    
                         arrival time                         -24.204    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.264ns  (logic 9.613ns (45.208%)  route 11.651ns (54.792%))
  Logic Levels:           62  (CARRY4=50 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 27.733 - 25.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.643     2.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y66         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/Q
                         net (fo=9, routed)           0.864     4.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[5]
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124     4.381 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.418     4.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.119     4.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.697     6.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I4_O)        0.332     6.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_203/O
                         net (fo=1, routed)           0.000     6.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_203_n_0
    SLICE_X60Y84         MUXF7 (Prop_muxf7_I0_O)      0.238     7.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_120/O
                         net (fo=1, routed)           0.000     7.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_120_n_0
    SLICE_X60Y84         MUXF8 (Prop_muxf8_I0_O)      0.104     7.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_74/O
                         net (fo=1, routed)           0.990     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_74_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I1_O)        0.316     8.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.596    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X61Y77         MUXF7 (Prop_muxf7_I1_O)      0.217     8.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           0.991     9.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.299    10.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.448    11.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.124    11.674 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_8/O
                         net (fo=1, routed)           0.000    11.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_8_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.009    15.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.776 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.616    17.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.329    17.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[135]_i_19/O
                         net (fo=7, routed)           0.674    18.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[135]
    SLICE_X52Y63         LUT6 (Prop_lut6_I5_O)        0.124    18.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_208/O
                         net (fo=1, routed)           0.624    19.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_208_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198/CO[3]
                         net (fo=1, routed)           0.000    19.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180/CO[3]
                         net (fo=1, routed)           0.000    19.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171/CO[3]
                         net (fo=1, routed)           0.000    19.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    19.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153/CO[3]
                         net (fo=1, routed)           0.000    20.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135/CO[3]
                         net (fo=1, routed)           0.009    20.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.449 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.563 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117/CO[3]
                         net (fo=1, routed)           0.000    20.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108/CO[3]
                         net (fo=1, routed)           0.000    20.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99/CO[3]
                         net (fo=1, routed)           0.000    20.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         2.310    23.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X56Y45         LUT5 (Prop_lut5_I1_O)        0.373    24.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[8]_i_1/O
                         net (fo=1, routed)           0.000    24.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[8]
    SLICE_X56Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.554    27.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X56Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[8]/C
                         clock pessimism              0.115    27.848    
                         clock uncertainty           -0.377    27.472    
    SLICE_X56Y45         FDCE (Setup_fdce_C_D)        0.031    27.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[8]
  -------------------------------------------------------------------
                         required time                         27.503    
                         arrival time                         -24.201    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.259ns  (logic 9.613ns (45.218%)  route 11.646ns (54.782%))
  Logic Levels:           62  (CARRY4=50 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 27.733 - 25.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.643     2.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y66         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/Q
                         net (fo=9, routed)           0.864     4.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[5]
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124     4.381 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.418     4.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.119     4.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.697     6.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I4_O)        0.332     6.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_203/O
                         net (fo=1, routed)           0.000     6.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_203_n_0
    SLICE_X60Y84         MUXF7 (Prop_muxf7_I0_O)      0.238     7.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_120/O
                         net (fo=1, routed)           0.000     7.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_120_n_0
    SLICE_X60Y84         MUXF8 (Prop_muxf8_I0_O)      0.104     7.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_74/O
                         net (fo=1, routed)           0.990     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_74_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I1_O)        0.316     8.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.596    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X61Y77         MUXF7 (Prop_muxf7_I1_O)      0.217     8.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           0.991     9.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.299    10.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.448    11.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.124    11.674 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_8/O
                         net (fo=1, routed)           0.000    11.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_8_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.009    15.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.776 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.616    17.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.329    17.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[135]_i_19/O
                         net (fo=7, routed)           0.674    18.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[135]
    SLICE_X52Y63         LUT6 (Prop_lut6_I5_O)        0.124    18.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_208/O
                         net (fo=1, routed)           0.624    19.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_208_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198/CO[3]
                         net (fo=1, routed)           0.000    19.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180/CO[3]
                         net (fo=1, routed)           0.000    19.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171/CO[3]
                         net (fo=1, routed)           0.000    19.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    19.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153/CO[3]
                         net (fo=1, routed)           0.000    20.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135/CO[3]
                         net (fo=1, routed)           0.009    20.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.449 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.563 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117/CO[3]
                         net (fo=1, routed)           0.000    20.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108/CO[3]
                         net (fo=1, routed)           0.000    20.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99/CO[3]
                         net (fo=1, routed)           0.000    20.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         2.305    23.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X56Y45         LUT5 (Prop_lut5_I1_O)        0.373    24.196 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[9]_i_1/O
                         net (fo=1, routed)           0.000    24.196    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[9]
    SLICE_X56Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.554    27.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X56Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[9]/C
                         clock pessimism              0.115    27.848    
                         clock uncertainty           -0.377    27.472    
    SLICE_X56Y45         FDCE (Setup_fdce_C_D)        0.032    27.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[9]
  -------------------------------------------------------------------
                         required time                         27.504    
                         arrival time                         -24.196    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.322ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.240ns  (logic 9.613ns (45.258%)  route 11.627ns (54.742%))
  Logic Levels:           62  (CARRY4=50 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 27.716 - 25.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.643     2.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y66         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/Q
                         net (fo=9, routed)           0.864     4.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[5]
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124     4.381 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.418     4.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.119     4.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.697     6.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I4_O)        0.332     6.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_203/O
                         net (fo=1, routed)           0.000     6.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_203_n_0
    SLICE_X60Y84         MUXF7 (Prop_muxf7_I0_O)      0.238     7.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_120/O
                         net (fo=1, routed)           0.000     7.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_120_n_0
    SLICE_X60Y84         MUXF8 (Prop_muxf8_I0_O)      0.104     7.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_74/O
                         net (fo=1, routed)           0.990     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_74_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I1_O)        0.316     8.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.596    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X61Y77         MUXF7 (Prop_muxf7_I1_O)      0.217     8.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           0.991     9.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.299    10.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.448    11.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.124    11.674 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_8/O
                         net (fo=1, routed)           0.000    11.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_8_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.009    15.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.776 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.616    17.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.329    17.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[135]_i_19/O
                         net (fo=7, routed)           0.674    18.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[135]
    SLICE_X52Y63         LUT6 (Prop_lut6_I5_O)        0.124    18.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_208/O
                         net (fo=1, routed)           0.624    19.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_208_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198/CO[3]
                         net (fo=1, routed)           0.000    19.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180/CO[3]
                         net (fo=1, routed)           0.000    19.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171/CO[3]
                         net (fo=1, routed)           0.000    19.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    19.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153/CO[3]
                         net (fo=1, routed)           0.000    20.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135/CO[3]
                         net (fo=1, routed)           0.009    20.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.449 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.563 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117/CO[3]
                         net (fo=1, routed)           0.000    20.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108/CO[3]
                         net (fo=1, routed)           0.000    20.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99/CO[3]
                         net (fo=1, routed)           0.000    20.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         2.287    23.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X56Y53         LUT5 (Prop_lut5_I1_O)        0.373    24.177 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[42]_i_1/O
                         net (fo=1, routed)           0.000    24.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[42]
    SLICE_X56Y53         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.537    27.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X56Y53         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[42]/C
                         clock pessimism              0.129    27.845    
                         clock uncertainty           -0.377    27.468    
    SLICE_X56Y53         FDCE (Setup_fdce_C_D)        0.031    27.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[42]
  -------------------------------------------------------------------
                         required time                         27.499    
                         arrival time                         -24.177    
  -------------------------------------------------------------------
                         slack                                  3.322    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.241ns  (logic 9.613ns (45.258%)  route 11.628ns (54.742%))
  Logic Levels:           62  (CARRY4=50 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 27.733 - 25.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.643     2.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y66         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/Q
                         net (fo=9, routed)           0.864     4.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[5]
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124     4.381 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.418     4.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.119     4.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.697     6.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I4_O)        0.332     6.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_203/O
                         net (fo=1, routed)           0.000     6.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_203_n_0
    SLICE_X60Y84         MUXF7 (Prop_muxf7_I0_O)      0.238     7.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_120/O
                         net (fo=1, routed)           0.000     7.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_120_n_0
    SLICE_X60Y84         MUXF8 (Prop_muxf8_I0_O)      0.104     7.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_74/O
                         net (fo=1, routed)           0.990     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_74_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I1_O)        0.316     8.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.596    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X61Y77         MUXF7 (Prop_muxf7_I1_O)      0.217     8.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           0.991     9.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.299    10.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.448    11.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.124    11.674 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_8/O
                         net (fo=1, routed)           0.000    11.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_8_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.009    15.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.776 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.616    17.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.329    17.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[135]_i_19/O
                         net (fo=7, routed)           0.674    18.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[135]
    SLICE_X52Y63         LUT6 (Prop_lut6_I5_O)        0.124    18.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_208/O
                         net (fo=1, routed)           0.624    19.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_208_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198/CO[3]
                         net (fo=1, routed)           0.000    19.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180/CO[3]
                         net (fo=1, routed)           0.000    19.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171/CO[3]
                         net (fo=1, routed)           0.000    19.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    19.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153/CO[3]
                         net (fo=1, routed)           0.000    20.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135/CO[3]
                         net (fo=1, routed)           0.009    20.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.449 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.563 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117/CO[3]
                         net (fo=1, routed)           0.000    20.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108/CO[3]
                         net (fo=1, routed)           0.000    20.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99/CO[3]
                         net (fo=1, routed)           0.000    20.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         2.287    23.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X55Y44         LUT5 (Prop_lut5_I1_O)        0.373    24.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[4]_i_1/O
                         net (fo=1, routed)           0.000    24.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[4]
    SLICE_X55Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.553    27.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X55Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[4]/C
                         clock pessimism              0.115    27.847    
                         clock uncertainty           -0.377    27.471    
    SLICE_X55Y44         FDCE (Setup_fdce_C_D)        0.031    27.502    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[4]
  -------------------------------------------------------------------
                         required time                         27.502    
                         arrival time                         -24.178    
  -------------------------------------------------------------------
                         slack                                  3.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.887%)  route 0.231ns (62.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.577     0.913    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X31Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]/Q
                         net (fo=2, routed)           0.231     1.285    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[54]
    SLICE_X29Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.859     1.225    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X29Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[26]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.066     1.261    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.555     0.891    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X35Y20         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     1.250    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X34Y20         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.819     1.185    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X34Y20         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.281     0.904    
    SLICE_X34Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.214    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.555     0.891    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X35Y20         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     1.250    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X34Y20         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.819     1.185    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X34Y20         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.281     0.904    
    SLICE_X34Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.214    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.555     0.891    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X35Y20         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     1.250    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X34Y20         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.819     1.185    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X34Y20         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.281     0.904    
    SLICE_X34Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.214    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.555     0.891    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X35Y20         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     1.250    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X34Y20         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.819     1.185    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X34Y20         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.281     0.904    
    SLICE_X34Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.214    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.555     0.891    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X35Y20         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     1.250    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X34Y20         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.819     1.185    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X34Y20         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.281     0.904    
    SLICE_X34Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.214    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.555     0.891    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X35Y20         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     1.250    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X34Y20         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.819     1.185    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X34Y20         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.281     0.904    
    SLICE_X34Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.214    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.555     0.891    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X35Y20         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     1.250    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X34Y20         RAMS32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.819     1.185    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X34Y20         RAMS32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.281     0.904    
    SLICE_X34Y20         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.214    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.555     0.891    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X35Y20         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     1.250    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X34Y20         RAMS32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.819     1.185    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X34Y20         RAMS32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.281     0.904    
    SLICE_X34Y20         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.214    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.594     0.929    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X9Y39          FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/Q
                         net (fo=1, routed)           0.056     1.126    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIA0
    SLICE_X8Y39          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.863     1.229    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X8Y39          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.286     0.942    
    SLICE_X8Y39          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.089    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y5     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y5     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X39Y19    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X40Y20    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X40Y20    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X40Y20    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X40Y20    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y15    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y15    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y15    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y15    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y15    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y15    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y15    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y15    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y15    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y15    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X18Y29    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X18Y29    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X22Y33    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X22Y33    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X22Y33    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X22Y33    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X22Y33    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X22Y33    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X22Y33    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X22Y33    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.822ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[219]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.290ns  (logic 0.580ns (4.364%)  route 12.710ns (95.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 27.711 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.278     4.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.804 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)       11.433    16.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X61Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[219]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.532    27.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X61Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[219]/C
                         clock pessimism              0.129    27.840    
                         clock uncertainty           -0.377    27.463    
    SLICE_X61Y82         FDCE (Recov_fdce_C_CLR)     -0.405    27.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[219]
  -------------------------------------------------------------------
                         required time                         27.058    
                         arrival time                         -16.236    
  -------------------------------------------------------------------
                         slack                                 10.822    

Slack (MET) :             10.822ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[220]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.290ns  (logic 0.580ns (4.364%)  route 12.710ns (95.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 27.711 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.278     4.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.804 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)       11.433    16.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X61Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[220]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.532    27.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X61Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[220]/C
                         clock pessimism              0.129    27.840    
                         clock uncertainty           -0.377    27.463    
    SLICE_X61Y82         FDCE (Recov_fdce_C_CLR)     -0.405    27.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[220]
  -------------------------------------------------------------------
                         required time                         27.058    
                         arrival time                         -16.236    
  -------------------------------------------------------------------
                         slack                                 10.822    

Slack (MET) :             10.822ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[222]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.290ns  (logic 0.580ns (4.364%)  route 12.710ns (95.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 27.711 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.278     4.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.804 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)       11.433    16.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X61Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[222]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.532    27.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X61Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[222]/C
                         clock pessimism              0.129    27.840    
                         clock uncertainty           -0.377    27.463    
    SLICE_X61Y82         FDCE (Recov_fdce_C_CLR)     -0.405    27.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[222]
  -------------------------------------------------------------------
                         required time                         27.058    
                         arrival time                         -16.236    
  -------------------------------------------------------------------
                         slack                                 10.822    

Slack (MET) :             10.822ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[223]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.290ns  (logic 0.580ns (4.364%)  route 12.710ns (95.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 27.711 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.278     4.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.804 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)       11.433    16.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X61Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[223]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.532    27.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X61Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[223]/C
                         clock pessimism              0.129    27.840    
                         clock uncertainty           -0.377    27.463    
    SLICE_X61Y82         FDCE (Recov_fdce_C_CLR)     -0.405    27.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[223]
  -------------------------------------------------------------------
                         required time                         27.058    
                         arrival time                         -16.236    
  -------------------------------------------------------------------
                         slack                                 10.822    

Slack (MET) :             10.822ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[251]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.290ns  (logic 0.580ns (4.364%)  route 12.710ns (95.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 27.711 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.278     4.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.804 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)       11.433    16.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X61Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[251]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.532    27.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X61Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[251]/C
                         clock pessimism              0.129    27.840    
                         clock uncertainty           -0.377    27.463    
    SLICE_X61Y82         FDCE (Recov_fdce_C_CLR)     -0.405    27.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[251]
  -------------------------------------------------------------------
                         required time                         27.058    
                         arrival time                         -16.236    
  -------------------------------------------------------------------
                         slack                                 10.822    

Slack (MET) :             10.822ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[252]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.290ns  (logic 0.580ns (4.364%)  route 12.710ns (95.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 27.711 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.278     4.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.804 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)       11.433    16.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X61Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[252]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.532    27.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X61Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[252]/C
                         clock pessimism              0.129    27.840    
                         clock uncertainty           -0.377    27.463    
    SLICE_X61Y82         FDCE (Recov_fdce_C_CLR)     -0.405    27.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[252]
  -------------------------------------------------------------------
                         required time                         27.058    
                         arrival time                         -16.236    
  -------------------------------------------------------------------
                         slack                                 10.822    

Slack (MET) :             10.822ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[254]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.290ns  (logic 0.580ns (4.364%)  route 12.710ns (95.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 27.711 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.278     4.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.804 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)       11.433    16.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X61Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[254]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.532    27.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X61Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[254]/C
                         clock pessimism              0.129    27.840    
                         clock uncertainty           -0.377    27.463    
    SLICE_X61Y82         FDCE (Recov_fdce_C_CLR)     -0.405    27.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[254]
  -------------------------------------------------------------------
                         required time                         27.058    
                         arrival time                         -16.236    
  -------------------------------------------------------------------
                         slack                                 10.822    

Slack (MET) :             10.822ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[255]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.290ns  (logic 0.580ns (4.364%)  route 12.710ns (95.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 27.711 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.278     4.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.804 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)       11.433    16.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X61Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[255]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.532    27.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X61Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[255]/C
                         clock pessimism              0.129    27.840    
                         clock uncertainty           -0.377    27.463    
    SLICE_X61Y82         FDCE (Recov_fdce_C_CLR)     -0.405    27.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[255]
  -------------------------------------------------------------------
                         required time                         27.058    
                         arrival time                         -16.236    
  -------------------------------------------------------------------
                         slack                                 10.822    

Slack (MET) :             11.246ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.940ns  (logic 0.580ns (4.482%)  route 12.360ns (95.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 27.699 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.278     4.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.804 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)       11.083    15.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X58Y74         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.520    27.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X58Y74         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][5]/C
                         clock pessimism              0.129    27.828    
                         clock uncertainty           -0.377    27.451    
    SLICE_X58Y74         FDCE (Recov_fdce_C_CLR)     -0.319    27.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][5]
  -------------------------------------------------------------------
                         required time                         27.132    
                         arrival time                         -15.886    
  -------------------------------------------------------------------
                         slack                                 11.246    

Slack (MET) :             11.257ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.929ns  (logic 0.580ns (4.486%)  route 12.349ns (95.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 27.699 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.278     4.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.804 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)       11.072    15.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X58Y75         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.520    27.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X58Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][1]/C
                         clock pessimism              0.129    27.828    
                         clock uncertainty           -0.377    27.451    
    SLICE_X58Y75         FDCE (Recov_fdce_C_CLR)     -0.319    27.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][1]
  -------------------------------------------------------------------
                         required time                         27.132    
                         arrival time                         -15.875    
  -------------------------------------------------------------------
                         slack                                 11.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[238]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.323%)  route 0.357ns (71.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.550     0.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X53Y88         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.357     1.383    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X45Y87         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[238]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.820     1.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X45Y87         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[238]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X45Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[238]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[222]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.802%)  route 0.427ns (75.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.550     0.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X53Y88         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.427     1.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X45Y83         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[222]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.817     1.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X45Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[222]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X45Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[222]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[234]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.158%)  route 0.229ns (61.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.550     0.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X53Y88         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.229     1.255    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X52Y86         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[234]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.815     1.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X52Y86         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[234]/C
                         clock pessimism             -0.282     0.899    
    SLICE_X52Y86         FDCE (Remov_fdce_C_CLR)     -0.092     0.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[234]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_sent_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponentiation_done_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.608%)  route 0.242ns (65.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.556     0.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X49Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_sent_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_sent_out_reg/Q
                         net (fo=10, routed)          0.242     1.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_sent_out
    SLICE_X46Y51         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponentiation_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X46Y51         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponentiation_done_reg/C
                         clock pessimism             -0.264     0.927    
    SLICE_X46Y51         FDCE (Remov_fdce_C_CLR)     -0.121     0.806    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponentiation_done_reg
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[254]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.141ns (21.797%)  route 0.506ns (78.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.550     0.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X53Y88         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.506     1.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X49Y92         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[254]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.823     1.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X49Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[254]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[254]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[252]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.651%)  route 0.510ns (78.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.550     0.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X53Y88         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.510     1.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X48Y92         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[252]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.823     1.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X48Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[252]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[252]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[231]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.330%)  route 0.340ns (70.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.550     0.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X53Y88         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.340     1.366    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X50Y85         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[231]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.815     1.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X50Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[231]/C
                         clock pessimism             -0.282     0.899    
    SLICE_X50Y85         FDCE (Remov_fdce_C_CLR)     -0.067     0.832    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[231]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[229]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.663%)  route 0.351ns (71.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.550     0.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X53Y88         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.351     1.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X50Y86         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[229]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.815     1.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X50Y86         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[229]/C
                         clock pessimism             -0.282     0.899    
    SLICE_X50Y86         FDCE (Remov_fdce_C_CLR)     -0.067     0.832    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[229]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[235]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.663%)  route 0.351ns (71.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.550     0.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X53Y88         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.351     1.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X50Y86         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[235]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.815     1.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X50Y86         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[235]/C
                         clock pessimism             -0.282     0.899    
    SLICE_X50Y86         FDCE (Remov_fdce_C_CLR)     -0.067     0.832    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[235]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[220]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.330%)  route 0.340ns (70.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.550     0.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X53Y88         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.340     1.366    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X51Y85         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[220]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.815     1.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X51Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[220]/C
                         clock pessimism             -0.282     0.899    
    SLICE_X51Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[220]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.560    





