<stg><name>pixel_unpack</name>


<trans_list>

<trans id="160" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="2" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="!0"/>
<literal name="mode_read" val="!1"/>
<literal name="mode_read" val="!2"/>
<literal name="mode_read" val="!3"/>
<literal name="mode_read" val="!4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="2" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="2" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="2" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="last_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="5" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="last_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="6" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="last_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="9" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="last_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="10" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="last" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="15" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="last" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="16" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="stream_in_32_last_V_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="18" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="stream_in_32_last_V_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="19" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="26" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %mode_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mode)

]]></Node>
<StgValue><ssdm name="mode_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %mode_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mode)

]]></Node>
<StgValue><ssdm name="mode_read"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %stream_in_32_data_V), !map !46

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_32_user_V), !map !52

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_32_last_V), !map !56

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i24* %stream_out_24_data_V), !map !60

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_24_user_V), !map !66

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_24_last_V), !map !70

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mode), !map !74

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @pixel_unpack_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln27"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecClockDomain([8 x i8]* @p_str2, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specclockdomain_ln30"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i32 %mode, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln31"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i32* %stream_in_32_data_V, i1* %stream_in_32_user_V, i1* %stream_in_32_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln32"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 96, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln33"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0">
<![CDATA[
:14  switch i32 %mode_read, label %.loopexit [
    i32 0, label %hls_label_0.preheader
    i32 1, label %hls_label_1.preheader
    i32 2, label %hls_label_2.preheader
    i32 3, label %hls_label_3.preheader
    i32 4, label %hls_label_4.preheader
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4.preheader:0  br label %hls_label_4

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3.preheader:0  br label %hls_label_3

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2.preheader:0  br label %hls_label_2

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1.preheader:0  br label %hls_label_1

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0.preheader:0  br label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
hls_label_4:2  %empty_13 = call { i32, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P.i1P(i32* %stream_in_32_data_V, i1* %stream_in_32_user_V, i1* %stream_in_32_last_V)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="34">
<![CDATA[
hls_label_4:3  %data_V_2 = extractvalue { i32, i1, i1 } %empty_13, 0

]]></Node>
<StgValue><ssdm name="data_V_2"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="34">
<![CDATA[
hls_label_4:4  %user_V_2 = extractvalue { i32, i1, i1 } %empty_13, 1

]]></Node>
<StgValue><ssdm name="user_V_2"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="34">
<![CDATA[
hls_label_4:5  %last_2 = extractvalue { i32, i1, i1 } %empty_13, 2

]]></Node>
<StgValue><ssdm name="last_2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:6  %p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %data_V_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:7  %p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %data_V_2, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="32">
<![CDATA[
hls_label_4:8  %trunc_ln414 = trunc i32 %data_V_2 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln414"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
hls_label_4:9  %p_Result_2 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_1, i16 %trunc_ln414)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1">
<![CDATA[
hls_label_4:10  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %p_Result_2, i1 %user_V_2, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:11  %p_Result_9_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %data_V_2, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_9_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1">
<![CDATA[
hls_label_4:10  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %p_Result_2, i1 %user_V_2, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
hls_label_4:12  %p_Result_14_1 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %p_Result_1, i8 %p_Result_s, i8 %p_Result_9_1)

]]></Node>
<StgValue><ssdm name="p_Result_14_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1" op_7_bw="0">
<![CDATA[
hls_label_4:13  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %p_Result_14_1, i1 false, i1 %last_2)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_4:15  br i1 %last_2, label %.loopexit.loopexit, label %hls_label_4

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4:0  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_4:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln106"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1" op_7_bw="0">
<![CDATA[
hls_label_4:13  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %p_Result_14_1, i1 false, i1 %last_2)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4:14  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="68" st_id="7" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
hls_label_3:2  %empty_11 = call { i32, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P.i1P(i32* %stream_in_32_data_V, i1* %stream_in_32_user_V, i1* %stream_in_32_last_V)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="34">
<![CDATA[
hls_label_3:3  %data_V_1 = extractvalue { i32, i1, i1 } %empty_11, 0

]]></Node>
<StgValue><ssdm name="data_V_1"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="34">
<![CDATA[
hls_label_3:4  %user_V_1 = extractvalue { i32, i1, i1 } %empty_11, 1

]]></Node>
<StgValue><ssdm name="user_V_1"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="34">
<![CDATA[
hls_label_3:5  %last_1 = extractvalue { i32, i1, i1 } %empty_11, 2

]]></Node>
<StgValue><ssdm name="last_1"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="32">
<![CDATA[
hls_label_3:6  %trunc_ln647_5 = trunc i32 %data_V_1 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln647_5"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="16">
<![CDATA[
hls_label_3:7  %zext_ln414_4 = zext i16 %trunc_ln647_5 to i24

]]></Node>
<StgValue><ssdm name="zext_ln414_4"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1">
<![CDATA[
hls_label_3:8  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %zext_ln414_4, i1 %user_V_1, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:9  %p_Result_7_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %data_V_1, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_7_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="76" st_id="8" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1">
<![CDATA[
hls_label_3:8  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %zext_ln414_4, i1 %user_V_1, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="16">
<![CDATA[
hls_label_3:10  %zext_ln414_5 = zext i16 %p_Result_7_1 to i24

]]></Node>
<StgValue><ssdm name="zext_ln414_5"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1" op_7_bw="0">
<![CDATA[
hls_label_3:11  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %zext_ln414_5, i1 false, i1 %last_1)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_3:13  br i1 %last_1, label %.loopexit.loopexit68, label %hls_label_3

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:0  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_3:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln89"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1" op_7_bw="0">
<![CDATA[
hls_label_3:11  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %zext_ln414_5, i1 false, i1 %last_1)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:12  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit68:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="85" st_id="11" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
hls_label_2:2  %empty_9 = call { i32, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P.i1P(i32* %stream_in_32_data_V, i1* %stream_in_32_user_V, i1* %stream_in_32_last_V)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="34">
<![CDATA[
hls_label_2:3  %data_V = extractvalue { i32, i1, i1 } %empty_9, 0

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="34">
<![CDATA[
hls_label_2:4  %user_V = extractvalue { i32, i1, i1 } %empty_9, 1

]]></Node>
<StgValue><ssdm name="user_V"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="34">
<![CDATA[
hls_label_2:5  %last = extractvalue { i32, i1, i1 } %empty_9, 2

]]></Node>
<StgValue><ssdm name="last"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="32">
<![CDATA[
hls_label_2:6  %trunc_ln647_4 = trunc i32 %data_V to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647_4"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="8">
<![CDATA[
hls_label_2:7  %zext_ln414 = zext i8 %trunc_ln647_4 to i24

]]></Node>
<StgValue><ssdm name="zext_ln414"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1">
<![CDATA[
hls_label_2:8  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %zext_ln414, i1 %user_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:9  %p_Result_5_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %data_V, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_5_1"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:12  %p_Result_5_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %data_V, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_5_2"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:15  %p_Result_5_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %data_V, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_5_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="95" st_id="12" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1">
<![CDATA[
hls_label_2:8  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %zext_ln414, i1 %user_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="8">
<![CDATA[
hls_label_2:10  %zext_ln414_1 = zext i8 %p_Result_5_1 to i24

]]></Node>
<StgValue><ssdm name="zext_ln414_1"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1" op_7_bw="0">
<![CDATA[
hls_label_2:11  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %zext_ln414_1, i1 false, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="98" st_id="13" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1" op_7_bw="0">
<![CDATA[
hls_label_2:11  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %zext_ln414_1, i1 false, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="8">
<![CDATA[
hls_label_2:13  %zext_ln414_2 = zext i8 %p_Result_5_2 to i24

]]></Node>
<StgValue><ssdm name="zext_ln414_2"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1" op_7_bw="0">
<![CDATA[
hls_label_2:14  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %zext_ln414_2, i1 false, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="101" st_id="14" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1" op_7_bw="0">
<![CDATA[
hls_label_2:14  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %zext_ln414_2, i1 false, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="102" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="8">
<![CDATA[
hls_label_2:16  %zext_ln414_3 = zext i8 %p_Result_5_3 to i24

]]></Node>
<StgValue><ssdm name="zext_ln414_3"/></StgValue>
</operation>

<operation id="103" st_id="14" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1" op_7_bw="0">
<![CDATA[
hls_label_2:17  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %zext_ln414_3, i1 false, i1 %last)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_2:19  br i1 %last, label %.loopexit.loopexit69, label %hls_label_2

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="105" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2:0  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_2:1  call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln72"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1" op_7_bw="0">
<![CDATA[
hls_label_2:17  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %zext_ln414_3, i1 false, i1 %last)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2:18  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="109" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit69:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="110" st_id="17" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
hls_label_1:2  %empty_7 = call { i32, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P.i1P(i32* %stream_in_32_data_V, i1* %stream_in_32_user_V, i1* %stream_in_32_last_V)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="111" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="34">
<![CDATA[
hls_label_1:3  %p_Val2_s = extractvalue { i32, i1, i1 } %empty_7, 0

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="34">
<![CDATA[
hls_label_1:4  %stream_in_32_user_V_3 = extractvalue { i32, i1, i1 } %empty_7, 1

]]></Node>
<StgValue><ssdm name="stream_in_32_user_V_3"/></StgValue>
</operation>

<operation id="113" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="34">
<![CDATA[
hls_label_1:5  %stream_in_32_last_V_3 = extractvalue { i32, i1, i1 } %empty_7, 2

]]></Node>
<StgValue><ssdm name="stream_in_32_last_V_3"/></StgValue>
</operation>

<operation id="114" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="32">
<![CDATA[
hls_label_1:6  %trunc_ln647_3 = trunc i32 %p_Val2_s to i24

]]></Node>
<StgValue><ssdm name="trunc_ln647_3"/></StgValue>
</operation>

<operation id="115" st_id="17" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1">
<![CDATA[
hls_label_1:7  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %trunc_ln647_3, i1 %stream_in_32_user_V_3, i1 %stream_in_32_last_V_3)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="116" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_1:9  br i1 %stream_in_32_last_V_3, label %.loopexit.loopexit70, label %hls_label_1

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="117" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1:0  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="118" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln60"/></StgValue>
</operation>

<operation id="119" st_id="18" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1">
<![CDATA[
hls_label_1:7  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %trunc_ln647_3, i1 %stream_in_32_user_V_3, i1 %stream_in_32_last_V_3)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="120" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1:8  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="121" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit70:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="122" st_id="20" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
hls_label_0:2  %empty = call { i32, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P.i1P(i32* %stream_in_32_data_V, i1* %stream_in_32_user_V, i1* %stream_in_32_last_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="123" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="34">
<![CDATA[
hls_label_0:3  %stream_in_32_data_V_s = extractvalue { i32, i1, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="stream_in_32_data_V_s"/></StgValue>
</operation>

<operation id="124" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="32">
<![CDATA[
hls_label_0:18  %trunc_ln647 = trunc i32 %stream_in_32_data_V_s to i24

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="125" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:20  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %stream_in_32_data_V_s, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="126" st_id="21" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="34">
<![CDATA[
hls_label_0:6  %empty_4 = call { i32, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P.i1P(i32* %stream_in_32_data_V, i1* %stream_in_32_user_V, i1* %stream_in_32_last_V)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="127" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="34">
<![CDATA[
hls_label_0:7  %stream_in_32_data_V_1 = extractvalue { i32, i1, i1 } %empty_4, 0

]]></Node>
<StgValue><ssdm name="stream_in_32_data_V_1"/></StgValue>
</operation>

<operation id="128" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="32">
<![CDATA[
hls_label_0:21  %trunc_ln647_1 = trunc i32 %stream_in_32_data_V_1 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln647_1"/></StgValue>
</operation>

<operation id="129" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:24  %tmp_3 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %stream_in_32_data_V_1, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="130" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="34">
<![CDATA[
hls_label_0:4  %stream_in_32_user_V_s = extractvalue { i32, i1, i1 } %empty, 1

]]></Node>
<StgValue><ssdm name="stream_in_32_user_V_s"/></StgValue>
</operation>

<operation id="131" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="34">
<![CDATA[
hls_label_0:5  %stream_in_32_last_V_s = extractvalue { i32, i1, i1 } %empty, 2

]]></Node>
<StgValue><ssdm name="stream_in_32_last_V_s"/></StgValue>
</operation>

<operation id="132" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="34">
<![CDATA[
hls_label_0:8  %stream_in_32_user_V_1 = extractvalue { i32, i1, i1 } %empty_4, 1

]]></Node>
<StgValue><ssdm name="stream_in_32_user_V_1"/></StgValue>
</operation>

<operation id="133" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="34">
<![CDATA[
hls_label_0:9  %stream_in_32_last_V_1 = extractvalue { i32, i1, i1 } %empty_4, 2

]]></Node>
<StgValue><ssdm name="stream_in_32_last_V_1"/></StgValue>
</operation>

<operation id="134" st_id="22" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="34">
<![CDATA[
hls_label_0:10  %empty_5 = call { i32, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P.i1P(i32* %stream_in_32_data_V, i1* %stream_in_32_user_V, i1* %stream_in_32_last_V)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="135" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="34">
<![CDATA[
hls_label_0:11  %stream_in_32_data_V_2 = extractvalue { i32, i1, i1 } %empty_5, 0

]]></Node>
<StgValue><ssdm name="stream_in_32_data_V_2"/></StgValue>
</operation>

<operation id="136" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="34">
<![CDATA[
hls_label_0:12  %stream_in_32_user_V_2 = extractvalue { i32, i1, i1 } %empty_5, 1

]]></Node>
<StgValue><ssdm name="stream_in_32_user_V_2"/></StgValue>
</operation>

<operation id="137" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="34">
<![CDATA[
hls_label_0:13  %stream_in_32_last_V_2 = extractvalue { i32, i1, i1 } %empty_5, 2

]]></Node>
<StgValue><ssdm name="stream_in_32_last_V_2"/></StgValue>
</operation>

<operation id="138" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:14  %or_ln718 = or i1 %stream_in_32_user_V_1, %stream_in_32_user_V_2

]]></Node>
<StgValue><ssdm name="or_ln718"/></StgValue>
</operation>

<operation id="139" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:15  %or_ln718_1 = or i1 %or_ln718, %stream_in_32_user_V_s

]]></Node>
<StgValue><ssdm name="or_ln718_1"/></StgValue>
</operation>

<operation id="140" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:16  %or_ln46 = or i1 %stream_in_32_last_V_1, %stream_in_32_last_V_2

]]></Node>
<StgValue><ssdm name="or_ln46"/></StgValue>
</operation>

<operation id="141" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:17  %or_ln46_1 = or i1 %or_ln46, %stream_in_32_last_V_s

]]></Node>
<StgValue><ssdm name="or_ln46_1"/></StgValue>
</operation>

<operation id="142" st_id="22" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1">
<![CDATA[
hls_label_0:19  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %trunc_ln647, i1 %or_ln718_1, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="143" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="32">
<![CDATA[
hls_label_0:25  %trunc_ln647_2 = trunc i32 %stream_in_32_data_V_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647_2"/></StgValue>
</operation>

<operation id="144" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:28  %p_Result_3_3 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %stream_in_32_data_V_2, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="145" st_id="23" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1">
<![CDATA[
hls_label_0:19  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %trunc_ln647, i1 %or_ln718_1, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="146" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
hls_label_0:22  %p_Result_3_1 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %trunc_ln647_1, i8 %tmp_1)

]]></Node>
<StgValue><ssdm name="p_Result_3_1"/></StgValue>
</operation>

<operation id="147" st_id="23" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1" op_7_bw="0">
<![CDATA[
hls_label_0:23  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %p_Result_3_1, i1 false, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="148" st_id="24" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1" op_7_bw="0">
<![CDATA[
hls_label_0:23  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %p_Result_3_1, i1 false, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="149" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
hls_label_0:26  %p_Result_3_2 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %trunc_ln647_2, i16 %tmp_3)

]]></Node>
<StgValue><ssdm name="p_Result_3_2"/></StgValue>
</operation>

<operation id="150" st_id="24" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1" op_7_bw="0">
<![CDATA[
hls_label_0:27  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %p_Result_3_2, i1 false, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="151" st_id="25" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1" op_7_bw="0">
<![CDATA[
hls_label_0:27  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %p_Result_3_2, i1 false, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="152" st_id="25" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1" op_7_bw="0">
<![CDATA[
hls_label_0:29  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %p_Result_3_3, i1 false, i1 %or_ln46_1)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="153" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_0:31  br i1 %or_ln46_1, label %.loopexit.loopexit71, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="154" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="155" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:1  call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln39"/></StgValue>
</operation>

<operation id="156" st_id="26" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="1" op_6_bw="1" op_7_bw="0">
<![CDATA[
hls_label_0:29  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data_V, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %p_Result_3_3, i1 false, i1 %or_ln46_1)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="157" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:30  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="158" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit71:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="159" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln124"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
