<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_B_fe1433a7_A8</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_B_fe1433a7_A8'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_B_fe1433a7_A8')">rsnoc_z_H_R_U_P_B_fe1433a7_A8</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt"><a href="mod2480.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#Toggle" > 89.66</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_08_dec_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_08_dec_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2480.html#inst_tag_246876"  onclick="showContent('inst_tag_246876')">config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></td>
<td class="s8 cl rt"> 83.62</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246876_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246876_Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod2480.html#inst_tag_246876_Toggle" > 34.48</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246876_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2480.html#inst_tag_246877"  onclick="showContent('inst_tag_246877')">config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s8 cl rt"> 83.62</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246877_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246877_Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod2480.html#inst_tag_246877_Toggle" > 34.48</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246877_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2480.html#inst_tag_246878"  onclick="showContent('inst_tag_246878')">config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s8 cl rt"> 83.62</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246878_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246878_Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod2480.html#inst_tag_246878_Toggle" > 34.48</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246878_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2480.html#inst_tag_246859"  onclick="showContent('inst_tag_246859')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246859_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246859_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246859_Toggle" > 86.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246859_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2480.html#inst_tag_246860"  onclick="showContent('inst_tag_246860')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246860_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246860_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246860_Toggle" > 86.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246860_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2480.html#inst_tag_246865"  onclick="showContent('inst_tag_246865')">config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246865_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246865_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246865_Toggle" > 86.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246865_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2480.html#inst_tag_246868"  onclick="showContent('inst_tag_246868')">config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246868_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246868_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246868_Toggle" > 86.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246868_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2480.html#inst_tag_246871"  onclick="showContent('inst_tag_246871')">config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246871_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246871_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246871_Toggle" > 86.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246871_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2480.html#inst_tag_246872"  onclick="showContent('inst_tag_246872')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246872_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246872_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246872_Toggle" > 86.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246872_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2480.html#inst_tag_246873"  onclick="showContent('inst_tag_246873')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246873_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246873_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246873_Toggle" > 86.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246873_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2480.html#inst_tag_246879"  onclick="showContent('inst_tag_246879')">config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246879_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246879_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246879_Toggle" > 86.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246879_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2480.html#inst_tag_246880"  onclick="showContent('inst_tag_246880')">config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></td>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246880_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246880_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246880_Toggle" > 86.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246880_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2480.html#inst_tag_246881"  onclick="showContent('inst_tag_246881')">config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246881_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246881_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246881_Toggle" > 86.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246881_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2480.html#inst_tag_246882"  onclick="showContent('inst_tag_246882')">config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246882_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246882_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246882_Toggle" > 86.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246882_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2480.html#inst_tag_246861"  onclick="showContent('inst_tag_246861')">config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246861_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246861_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246861_Toggle" > 89.66</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246861_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2480.html#inst_tag_246862"  onclick="showContent('inst_tag_246862')">config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246862_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246862_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246862_Toggle" > 89.66</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246862_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2480.html#inst_tag_246863"  onclick="showContent('inst_tag_246863')">config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246863_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246863_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246863_Toggle" > 89.66</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246863_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2480.html#inst_tag_246864"  onclick="showContent('inst_tag_246864')">config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246864_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246864_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246864_Toggle" > 89.66</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246864_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2480.html#inst_tag_246866"  onclick="showContent('inst_tag_246866')">config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246866_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246866_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246866_Toggle" > 89.66</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246866_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2480.html#inst_tag_246867"  onclick="showContent('inst_tag_246867')">config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246867_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246867_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246867_Toggle" > 89.66</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246867_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2480.html#inst_tag_246869"  onclick="showContent('inst_tag_246869')">config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246869_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246869_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246869_Toggle" > 89.66</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246869_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2480.html#inst_tag_246870"  onclick="showContent('inst_tag_246870')">config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246870_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246870_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246870_Toggle" > 89.66</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246870_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2480.html#inst_tag_246874"  onclick="showContent('inst_tag_246874')">config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246874_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246874_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246874_Toggle" > 89.66</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246874_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2480.html#inst_tag_246875"  onclick="showContent('inst_tag_246875')">config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246875_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246875_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246875_Toggle" > 89.66</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246875_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_246876'>
<hr>
<a name="inst_tag_246876"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy43.html#tag_urg_inst_246876" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.62</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246876_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246876_Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod2480.html#inst_tag_246876_Toggle" > 34.48</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246876_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.62</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 34.48</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 72.22</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod478.html#inst_tag_32243" >Iba</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246877'>
<hr>
<a name="inst_tag_246877"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy43.html#tag_urg_inst_246877" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.62</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246877_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246877_Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod2480.html#inst_tag_246877_Toggle" > 34.48</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246877_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.62</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 34.48</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 72.22</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod478.html#inst_tag_32244" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246878'>
<hr>
<a name="inst_tag_246878"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy43.html#tag_urg_inst_246878" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.62</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246878_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246878_Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod2480.html#inst_tag_246878_Toggle" > 34.48</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246878_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.62</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 34.48</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 72.22</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod478.html#inst_tag_32245" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246859'>
<hr>
<a name="inst_tag_246859"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_246859" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246859_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246859_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246859_Toggle" > 86.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246859_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 86.21</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod478.html#inst_tag_32226" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246860'>
<hr>
<a name="inst_tag_246860"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_246860" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246860_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246860_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246860_Toggle" > 86.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246860_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 86.21</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod478.html#inst_tag_32227" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246865'>
<hr>
<a name="inst_tag_246865"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_246865" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246865_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246865_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246865_Toggle" > 86.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246865_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 86.21</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod478.html#inst_tag_32232" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246868'>
<hr>
<a name="inst_tag_246868"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_246868" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246868_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246868_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246868_Toggle" > 86.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246868_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 86.21</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod478.html#inst_tag_32235" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246871'>
<hr>
<a name="inst_tag_246871"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_246871" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246871_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246871_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246871_Toggle" > 86.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246871_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 86.21</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod478.html#inst_tag_32238" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246872'>
<hr>
<a name="inst_tag_246872"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy30.html#tag_urg_inst_246872" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246872_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246872_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246872_Toggle" > 86.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246872_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 86.21</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod478.html#inst_tag_32239" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246873'>
<hr>
<a name="inst_tag_246873"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy30.html#tag_urg_inst_246873" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246873_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246873_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246873_Toggle" > 86.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246873_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 86.21</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod478.html#inst_tag_32240" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246879'>
<hr>
<a name="inst_tag_246879"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_246879" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246879_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246879_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246879_Toggle" > 86.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246879_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 86.21</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod478.html#inst_tag_32246" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246880'>
<hr>
<a name="inst_tag_246880"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy41.html#tag_urg_inst_246880" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246880_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246880_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246880_Toggle" > 86.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246880_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 86.21</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod478.html#inst_tag_32247" >Iba</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246881'>
<hr>
<a name="inst_tag_246881"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy41.html#tag_urg_inst_246881" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246881_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246881_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246881_Toggle" > 86.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246881_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 86.21</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod478.html#inst_tag_32248" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246882'>
<hr>
<a name="inst_tag_246882"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy41.html#tag_urg_inst_246882" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246882_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246882_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246882_Toggle" > 86.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246882_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 86.21</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod478.html#inst_tag_32249" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246861'>
<hr>
<a name="inst_tag_246861"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy26.html#tag_urg_inst_246861" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246861_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246861_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246861_Toggle" > 89.66</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246861_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 89.66</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.15</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.44</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod478.html#inst_tag_32228" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246862'>
<hr>
<a name="inst_tag_246862"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy26.html#tag_urg_inst_246862" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246862_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246862_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246862_Toggle" > 89.66</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246862_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 89.66</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.15</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.44</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod478.html#inst_tag_32229" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246863'>
<hr>
<a name="inst_tag_246863"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy42.html#tag_urg_inst_246863" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246863_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246863_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246863_Toggle" > 89.66</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246863_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 89.66</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.15</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.44</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod478.html#inst_tag_32230" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246864'>
<hr>
<a name="inst_tag_246864"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy42.html#tag_urg_inst_246864" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246864_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246864_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246864_Toggle" > 89.66</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246864_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 89.66</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.15</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.44</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod478.html#inst_tag_32231" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246866'>
<hr>
<a name="inst_tag_246866"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_246866" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246866_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246866_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246866_Toggle" > 89.66</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246866_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 89.66</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.15</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.44</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod478.html#inst_tag_32233" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246867'>
<hr>
<a name="inst_tag_246867"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_246867" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246867_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246867_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246867_Toggle" > 89.66</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246867_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 89.66</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.15</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.44</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod478.html#inst_tag_32234" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246869'>
<hr>
<a name="inst_tag_246869"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy28.html#tag_urg_inst_246869" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246869_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246869_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246869_Toggle" > 89.66</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246869_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 89.66</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.15</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.44</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod478.html#inst_tag_32236" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246870'>
<hr>
<a name="inst_tag_246870"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy28.html#tag_urg_inst_246870" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246870_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246870_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246870_Toggle" > 89.66</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246870_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 89.66</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.15</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.44</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod478.html#inst_tag_32237" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246874'>
<hr>
<a name="inst_tag_246874"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy39.html#tag_urg_inst_246874" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246874_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246874_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246874_Toggle" > 89.66</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246874_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 89.66</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.15</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.44</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod478.html#inst_tag_32241" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246875'>
<hr>
<a name="inst_tag_246875"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy39.html#tag_urg_inst_246875" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246875_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246875_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2480.html#inst_tag_246875_Toggle" > 89.66</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2480.html#inst_tag_246875_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.41</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 89.66</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.15</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.44</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod478.html#inst_tag_32242" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_B_fe1433a7_A8'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2480.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A8</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114163</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>114178</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114162                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114163     1/1          		if ( ! Sys_Clk_RstN )
114164     1/1          			Full &lt;= #1.0 ( 1'b0 );
114165     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
114166                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
114167                  	assign Sys_Pwr_WakeUp = 1'b0;
114168                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
114169                  	assign Tx_0 = RxInt_0;
114170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114171     1/1          		if ( ! Sys_Clk_RstN )
114172     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
114173     1/1          		else if ( RxVld &amp; RxRdy )
114174     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
114175                  	// synopsys translate_off
114176                  	// synthesis translate_off
114177                  	always @( posedge Sys_Clk )
114178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
114179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114180     <font color = "grey">unreachable  </font>				dontStop = 0;
114181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
114182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
114183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
114184     <font color = "grey">unreachable  </font>					$stop;
114185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
114186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2480.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A8</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114168
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2480.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A8</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">12</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">52</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">12</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">52</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2480.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A8</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">114168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114168     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114163     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114164     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
114165     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114172     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
114173     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
114174     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246876'>
<a name="inst_tag_246876_Line"></a>
<b>Line Coverage for Instance : <a href="mod2480.html#inst_tag_246876" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114163</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>114178</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114162                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114163     1/1          		if ( ! Sys_Clk_RstN )
114164     1/1          			Full &lt;= #1.0 ( 1'b0 );
114165     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
114166                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
114167                  	assign Sys_Pwr_WakeUp = 1'b0;
114168                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
114169                  	assign Tx_0 = RxInt_0;
114170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114171     1/1          		if ( ! Sys_Clk_RstN )
114172     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
114173     1/1          		else if ( RxVld &amp; RxRdy )
114174     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
114175                  	// synopsys translate_off
114176                  	// synthesis translate_off
114177                  	always @( posedge Sys_Clk )
114178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
114179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114180     <font color = "grey">unreachable  </font>				dontStop = 0;
114181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
114182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
114183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
114184     <font color = "grey">unreachable  </font>					$stop;
114185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
114186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246876_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2480.html#inst_tag_246876" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114168
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246876_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2480.html#inst_tag_246876" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">20</td>
<td class="rt">34.48 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">10</td>
<td class="rt">34.48 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">10</td>
<td class="rt">34.48 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">20</td>
<td class="rt">34.48 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">10</td>
<td class="rt">34.48 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">10</td>
<td class="rt">34.48 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246876_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2480.html#inst_tag_246876" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">114168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114168     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114163     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114164     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
114165     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114172     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
114173     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
114174     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246877'>
<a name="inst_tag_246877_Line"></a>
<b>Line Coverage for Instance : <a href="mod2480.html#inst_tag_246877" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114163</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>114178</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114162                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114163     1/1          		if ( ! Sys_Clk_RstN )
114164     1/1          			Full &lt;= #1.0 ( 1'b0 );
114165     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
114166                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
114167                  	assign Sys_Pwr_WakeUp = 1'b0;
114168                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
114169                  	assign Tx_0 = RxInt_0;
114170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114171     1/1          		if ( ! Sys_Clk_RstN )
114172     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
114173     1/1          		else if ( RxVld &amp; RxRdy )
114174     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
114175                  	// synopsys translate_off
114176                  	// synthesis translate_off
114177                  	always @( posedge Sys_Clk )
114178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
114179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114180     <font color = "grey">unreachable  </font>				dontStop = 0;
114181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
114182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
114183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
114184     <font color = "grey">unreachable  </font>					$stop;
114185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
114186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246877_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2480.html#inst_tag_246877" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114168
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246877_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2480.html#inst_tag_246877" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">20</td>
<td class="rt">34.48 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">10</td>
<td class="rt">34.48 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">10</td>
<td class="rt">34.48 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">20</td>
<td class="rt">34.48 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">10</td>
<td class="rt">34.48 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">10</td>
<td class="rt">34.48 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246877_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2480.html#inst_tag_246877" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">114168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114168     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114163     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114164     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
114165     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114172     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
114173     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
114174     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246878'>
<a name="inst_tag_246878_Line"></a>
<b>Line Coverage for Instance : <a href="mod2480.html#inst_tag_246878" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114163</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>114178</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114162                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114163     1/1          		if ( ! Sys_Clk_RstN )
114164     1/1          			Full &lt;= #1.0 ( 1'b0 );
114165     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
114166                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
114167                  	assign Sys_Pwr_WakeUp = 1'b0;
114168                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
114169                  	assign Tx_0 = RxInt_0;
114170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114171     1/1          		if ( ! Sys_Clk_RstN )
114172     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
114173     1/1          		else if ( RxVld &amp; RxRdy )
114174     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
114175                  	// synopsys translate_off
114176                  	// synthesis translate_off
114177                  	always @( posedge Sys_Clk )
114178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
114179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114180     <font color = "grey">unreachable  </font>				dontStop = 0;
114181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
114182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
114183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
114184     <font color = "grey">unreachable  </font>					$stop;
114185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
114186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246878_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2480.html#inst_tag_246878" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114168
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246878_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2480.html#inst_tag_246878" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">20</td>
<td class="rt">34.48 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">10</td>
<td class="rt">34.48 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">10</td>
<td class="rt">34.48 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">20</td>
<td class="rt">34.48 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">10</td>
<td class="rt">34.48 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">10</td>
<td class="rt">34.48 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246878_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2480.html#inst_tag_246878" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">114168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114168     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114163     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114164     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
114165     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114172     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
114173     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
114174     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246859'>
<a name="inst_tag_246859_Line"></a>
<b>Line Coverage for Instance : <a href="mod2480.html#inst_tag_246859" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114163</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>114178</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114162                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114163     1/1          		if ( ! Sys_Clk_RstN )
114164     1/1          			Full &lt;= #1.0 ( 1'b0 );
114165     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
114166                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
114167                  	assign Sys_Pwr_WakeUp = 1'b0;
114168                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
114169                  	assign Tx_0 = RxInt_0;
114170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114171     1/1          		if ( ! Sys_Clk_RstN )
114172     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
114173     1/1          		else if ( RxVld &amp; RxRdy )
114174     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
114175                  	// synopsys translate_off
114176                  	// synthesis translate_off
114177                  	always @( posedge Sys_Clk )
114178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
114179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114180     <font color = "grey">unreachable  </font>				dontStop = 0;
114181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
114182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
114183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
114184     <font color = "grey">unreachable  </font>					$stop;
114185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
114186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246859_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2480.html#inst_tag_246859" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114168
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246859_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2480.html#inst_tag_246859" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">50</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">50</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246859_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2480.html#inst_tag_246859" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">114168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114168     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114163     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114164     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
114165     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114172     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
114173     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
114174     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246860'>
<a name="inst_tag_246860_Line"></a>
<b>Line Coverage for Instance : <a href="mod2480.html#inst_tag_246860" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114163</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>114178</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114162                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114163     1/1          		if ( ! Sys_Clk_RstN )
114164     1/1          			Full &lt;= #1.0 ( 1'b0 );
114165     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
114166                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
114167                  	assign Sys_Pwr_WakeUp = 1'b0;
114168                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
114169                  	assign Tx_0 = RxInt_0;
114170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114171     1/1          		if ( ! Sys_Clk_RstN )
114172     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
114173     1/1          		else if ( RxVld &amp; RxRdy )
114174     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
114175                  	// synopsys translate_off
114176                  	// synthesis translate_off
114177                  	always @( posedge Sys_Clk )
114178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
114179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114180     <font color = "grey">unreachable  </font>				dontStop = 0;
114181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
114182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
114183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
114184     <font color = "grey">unreachable  </font>					$stop;
114185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
114186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246860_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2480.html#inst_tag_246860" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114168
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246860_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2480.html#inst_tag_246860" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">50</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">50</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246860_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2480.html#inst_tag_246860" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">114168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114168     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114163     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114164     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
114165     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114172     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
114173     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
114174     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246865'>
<a name="inst_tag_246865_Line"></a>
<b>Line Coverage for Instance : <a href="mod2480.html#inst_tag_246865" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114163</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>114178</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114162                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114163     1/1          		if ( ! Sys_Clk_RstN )
114164     1/1          			Full &lt;= #1.0 ( 1'b0 );
114165     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
114166                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
114167                  	assign Sys_Pwr_WakeUp = 1'b0;
114168                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
114169                  	assign Tx_0 = RxInt_0;
114170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114171     1/1          		if ( ! Sys_Clk_RstN )
114172     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
114173     1/1          		else if ( RxVld &amp; RxRdy )
114174     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
114175                  	// synopsys translate_off
114176                  	// synthesis translate_off
114177                  	always @( posedge Sys_Clk )
114178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
114179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114180     <font color = "grey">unreachable  </font>				dontStop = 0;
114181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
114182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
114183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
114184     <font color = "grey">unreachable  </font>					$stop;
114185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
114186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246865_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2480.html#inst_tag_246865" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114168
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246865_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2480.html#inst_tag_246865" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">50</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">50</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246865_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2480.html#inst_tag_246865" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">114168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114168     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114163     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114164     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
114165     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114172     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
114173     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
114174     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246868'>
<a name="inst_tag_246868_Line"></a>
<b>Line Coverage for Instance : <a href="mod2480.html#inst_tag_246868" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114163</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>114178</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114162                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114163     1/1          		if ( ! Sys_Clk_RstN )
114164     1/1          			Full &lt;= #1.0 ( 1'b0 );
114165     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
114166                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
114167                  	assign Sys_Pwr_WakeUp = 1'b0;
114168                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
114169                  	assign Tx_0 = RxInt_0;
114170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114171     1/1          		if ( ! Sys_Clk_RstN )
114172     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
114173     1/1          		else if ( RxVld &amp; RxRdy )
114174     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
114175                  	// synopsys translate_off
114176                  	// synthesis translate_off
114177                  	always @( posedge Sys_Clk )
114178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
114179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114180     <font color = "grey">unreachable  </font>				dontStop = 0;
114181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
114182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
114183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
114184     <font color = "grey">unreachable  </font>					$stop;
114185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
114186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246868_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2480.html#inst_tag_246868" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114168
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246868_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2480.html#inst_tag_246868" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">50</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">50</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246868_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2480.html#inst_tag_246868" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">114168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114168     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114163     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114164     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
114165     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114172     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
114173     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
114174     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246871'>
<a name="inst_tag_246871_Line"></a>
<b>Line Coverage for Instance : <a href="mod2480.html#inst_tag_246871" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114163</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>114178</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114162                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114163     1/1          		if ( ! Sys_Clk_RstN )
114164     1/1          			Full &lt;= #1.0 ( 1'b0 );
114165     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
114166                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
114167                  	assign Sys_Pwr_WakeUp = 1'b0;
114168                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
114169                  	assign Tx_0 = RxInt_0;
114170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114171     1/1          		if ( ! Sys_Clk_RstN )
114172     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
114173     1/1          		else if ( RxVld &amp; RxRdy )
114174     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
114175                  	// synopsys translate_off
114176                  	// synthesis translate_off
114177                  	always @( posedge Sys_Clk )
114178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
114179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114180     <font color = "grey">unreachable  </font>				dontStop = 0;
114181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
114182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
114183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
114184     <font color = "grey">unreachable  </font>					$stop;
114185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
114186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246871_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2480.html#inst_tag_246871" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114168
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246871_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2480.html#inst_tag_246871" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">50</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">50</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246871_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2480.html#inst_tag_246871" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">114168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114168     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114163     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114164     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
114165     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114172     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
114173     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
114174     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246872'>
<a name="inst_tag_246872_Line"></a>
<b>Line Coverage for Instance : <a href="mod2480.html#inst_tag_246872" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114163</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>114178</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114162                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114163     1/1          		if ( ! Sys_Clk_RstN )
114164     1/1          			Full &lt;= #1.0 ( 1'b0 );
114165     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
114166                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
114167                  	assign Sys_Pwr_WakeUp = 1'b0;
114168                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
114169                  	assign Tx_0 = RxInt_0;
114170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114171     1/1          		if ( ! Sys_Clk_RstN )
114172     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
114173     1/1          		else if ( RxVld &amp; RxRdy )
114174     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
114175                  	// synopsys translate_off
114176                  	// synthesis translate_off
114177                  	always @( posedge Sys_Clk )
114178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
114179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114180     <font color = "grey">unreachable  </font>				dontStop = 0;
114181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
114182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
114183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
114184     <font color = "grey">unreachable  </font>					$stop;
114185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
114186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246872_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2480.html#inst_tag_246872" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114168
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246872_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2480.html#inst_tag_246872" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">50</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">50</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246872_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2480.html#inst_tag_246872" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">114168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114168     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114163     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114164     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
114165     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114172     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
114173     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
114174     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246873'>
<a name="inst_tag_246873_Line"></a>
<b>Line Coverage for Instance : <a href="mod2480.html#inst_tag_246873" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114163</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>114178</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114162                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114163     1/1          		if ( ! Sys_Clk_RstN )
114164     1/1          			Full &lt;= #1.0 ( 1'b0 );
114165     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
114166                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
114167                  	assign Sys_Pwr_WakeUp = 1'b0;
114168                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
114169                  	assign Tx_0 = RxInt_0;
114170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114171     1/1          		if ( ! Sys_Clk_RstN )
114172     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
114173     1/1          		else if ( RxVld &amp; RxRdy )
114174     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
114175                  	// synopsys translate_off
114176                  	// synthesis translate_off
114177                  	always @( posedge Sys_Clk )
114178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
114179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114180     <font color = "grey">unreachable  </font>				dontStop = 0;
114181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
114182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
114183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
114184     <font color = "grey">unreachable  </font>					$stop;
114185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
114186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246873_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2480.html#inst_tag_246873" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114168
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246873_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2480.html#inst_tag_246873" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">50</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">50</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246873_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2480.html#inst_tag_246873" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">114168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114168     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114163     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114164     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
114165     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114172     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
114173     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
114174     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246879'>
<a name="inst_tag_246879_Line"></a>
<b>Line Coverage for Instance : <a href="mod2480.html#inst_tag_246879" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114163</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>114178</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114162                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114163     1/1          		if ( ! Sys_Clk_RstN )
114164     1/1          			Full &lt;= #1.0 ( 1'b0 );
114165     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
114166                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
114167                  	assign Sys_Pwr_WakeUp = 1'b0;
114168                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
114169                  	assign Tx_0 = RxInt_0;
114170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114171     1/1          		if ( ! Sys_Clk_RstN )
114172     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
114173     1/1          		else if ( RxVld &amp; RxRdy )
114174     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
114175                  	// synopsys translate_off
114176                  	// synthesis translate_off
114177                  	always @( posedge Sys_Clk )
114178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
114179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114180     <font color = "grey">unreachable  </font>				dontStop = 0;
114181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
114182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
114183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
114184     <font color = "grey">unreachable  </font>					$stop;
114185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
114186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246879_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2480.html#inst_tag_246879" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114168
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246879_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2480.html#inst_tag_246879" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">50</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">50</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246879_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2480.html#inst_tag_246879" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">114168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114168     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114163     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114164     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
114165     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114172     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
114173     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
114174     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246880'>
<a name="inst_tag_246880_Line"></a>
<b>Line Coverage for Instance : <a href="mod2480.html#inst_tag_246880" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114163</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>114178</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114162                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114163     1/1          		if ( ! Sys_Clk_RstN )
114164     1/1          			Full &lt;= #1.0 ( 1'b0 );
114165     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
114166                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
114167                  	assign Sys_Pwr_WakeUp = 1'b0;
114168                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
114169                  	assign Tx_0 = RxInt_0;
114170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114171     1/1          		if ( ! Sys_Clk_RstN )
114172     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
114173     1/1          		else if ( RxVld &amp; RxRdy )
114174     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
114175                  	// synopsys translate_off
114176                  	// synthesis translate_off
114177                  	always @( posedge Sys_Clk )
114178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
114179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114180     <font color = "grey">unreachable  </font>				dontStop = 0;
114181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
114182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
114183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
114184     <font color = "grey">unreachable  </font>					$stop;
114185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
114186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246880_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2480.html#inst_tag_246880" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114168
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246880_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2480.html#inst_tag_246880" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">50</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">50</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246880_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2480.html#inst_tag_246880" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">114168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114168     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114163     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114164     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
114165     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114172     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
114173     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
114174     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246881'>
<a name="inst_tag_246881_Line"></a>
<b>Line Coverage for Instance : <a href="mod2480.html#inst_tag_246881" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114163</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>114178</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114162                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114163     1/1          		if ( ! Sys_Clk_RstN )
114164     1/1          			Full &lt;= #1.0 ( 1'b0 );
114165     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
114166                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
114167                  	assign Sys_Pwr_WakeUp = 1'b0;
114168                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
114169                  	assign Tx_0 = RxInt_0;
114170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114171     1/1          		if ( ! Sys_Clk_RstN )
114172     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
114173     1/1          		else if ( RxVld &amp; RxRdy )
114174     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
114175                  	// synopsys translate_off
114176                  	// synthesis translate_off
114177                  	always @( posedge Sys_Clk )
114178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
114179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114180     <font color = "grey">unreachable  </font>				dontStop = 0;
114181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
114182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
114183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
114184     <font color = "grey">unreachable  </font>					$stop;
114185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
114186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246881_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2480.html#inst_tag_246881" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114168
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246881_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2480.html#inst_tag_246881" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">50</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">50</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246881_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2480.html#inst_tag_246881" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">114168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114168     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114163     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114164     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
114165     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114172     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
114173     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
114174     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246882'>
<a name="inst_tag_246882_Line"></a>
<b>Line Coverage for Instance : <a href="mod2480.html#inst_tag_246882" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114163</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>114178</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114162                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114163     1/1          		if ( ! Sys_Clk_RstN )
114164     1/1          			Full &lt;= #1.0 ( 1'b0 );
114165     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
114166                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
114167                  	assign Sys_Pwr_WakeUp = 1'b0;
114168                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
114169                  	assign Tx_0 = RxInt_0;
114170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114171     1/1          		if ( ! Sys_Clk_RstN )
114172     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
114173     1/1          		else if ( RxVld &amp; RxRdy )
114174     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
114175                  	// synopsys translate_off
114176                  	// synthesis translate_off
114177                  	always @( posedge Sys_Clk )
114178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
114179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114180     <font color = "grey">unreachable  </font>				dontStop = 0;
114181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
114182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
114183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
114184     <font color = "grey">unreachable  </font>					$stop;
114185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
114186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246882_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2480.html#inst_tag_246882" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114168
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246882_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2480.html#inst_tag_246882" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">50</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">50</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246882_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2480.html#inst_tag_246882" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">114168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114168     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114163     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114164     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
114165     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114172     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
114173     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
114174     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246861'>
<a name="inst_tag_246861_Line"></a>
<b>Line Coverage for Instance : <a href="mod2480.html#inst_tag_246861" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114163</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>114178</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114162                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114163     1/1          		if ( ! Sys_Clk_RstN )
114164     1/1          			Full &lt;= #1.0 ( 1'b0 );
114165     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
114166                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
114167                  	assign Sys_Pwr_WakeUp = 1'b0;
114168                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
114169                  	assign Tx_0 = RxInt_0;
114170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114171     1/1          		if ( ! Sys_Clk_RstN )
114172     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
114173     1/1          		else if ( RxVld &amp; RxRdy )
114174     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
114175                  	// synopsys translate_off
114176                  	// synthesis translate_off
114177                  	always @( posedge Sys_Clk )
114178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
114179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114180     <font color = "grey">unreachable  </font>				dontStop = 0;
114181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
114182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
114183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
114184     <font color = "grey">unreachable  </font>					$stop;
114185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
114186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246861_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2480.html#inst_tag_246861" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114168
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246861_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2480.html#inst_tag_246861" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">12</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">52</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">12</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">52</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246861_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2480.html#inst_tag_246861" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">114168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114168     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114163     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114164     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
114165     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114172     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
114173     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
114174     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246862'>
<a name="inst_tag_246862_Line"></a>
<b>Line Coverage for Instance : <a href="mod2480.html#inst_tag_246862" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114163</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>114178</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114162                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114163     1/1          		if ( ! Sys_Clk_RstN )
114164     1/1          			Full &lt;= #1.0 ( 1'b0 );
114165     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
114166                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
114167                  	assign Sys_Pwr_WakeUp = 1'b0;
114168                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
114169                  	assign Tx_0 = RxInt_0;
114170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114171     1/1          		if ( ! Sys_Clk_RstN )
114172     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
114173     1/1          		else if ( RxVld &amp; RxRdy )
114174     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
114175                  	// synopsys translate_off
114176                  	// synthesis translate_off
114177                  	always @( posedge Sys_Clk )
114178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
114179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114180     <font color = "grey">unreachable  </font>				dontStop = 0;
114181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
114182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
114183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
114184     <font color = "grey">unreachable  </font>					$stop;
114185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
114186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246862_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2480.html#inst_tag_246862" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114168
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246862_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2480.html#inst_tag_246862" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">12</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">52</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">12</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">52</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246862_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2480.html#inst_tag_246862" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">114168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114168     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114163     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114164     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
114165     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114172     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
114173     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
114174     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246863'>
<a name="inst_tag_246863_Line"></a>
<b>Line Coverage for Instance : <a href="mod2480.html#inst_tag_246863" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114163</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>114178</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114162                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114163     1/1          		if ( ! Sys_Clk_RstN )
114164     1/1          			Full &lt;= #1.0 ( 1'b0 );
114165     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
114166                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
114167                  	assign Sys_Pwr_WakeUp = 1'b0;
114168                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
114169                  	assign Tx_0 = RxInt_0;
114170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114171     1/1          		if ( ! Sys_Clk_RstN )
114172     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
114173     1/1          		else if ( RxVld &amp; RxRdy )
114174     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
114175                  	// synopsys translate_off
114176                  	// synthesis translate_off
114177                  	always @( posedge Sys_Clk )
114178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
114179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114180     <font color = "grey">unreachable  </font>				dontStop = 0;
114181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
114182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
114183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
114184     <font color = "grey">unreachable  </font>					$stop;
114185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
114186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246863_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2480.html#inst_tag_246863" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114168
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246863_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2480.html#inst_tag_246863" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">12</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">52</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">12</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">52</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246863_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2480.html#inst_tag_246863" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">114168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114168     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114163     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114164     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
114165     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114172     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
114173     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
114174     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246864'>
<a name="inst_tag_246864_Line"></a>
<b>Line Coverage for Instance : <a href="mod2480.html#inst_tag_246864" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114163</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>114178</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114162                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114163     1/1          		if ( ! Sys_Clk_RstN )
114164     1/1          			Full &lt;= #1.0 ( 1'b0 );
114165     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
114166                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
114167                  	assign Sys_Pwr_WakeUp = 1'b0;
114168                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
114169                  	assign Tx_0 = RxInt_0;
114170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114171     1/1          		if ( ! Sys_Clk_RstN )
114172     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
114173     1/1          		else if ( RxVld &amp; RxRdy )
114174     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
114175                  	// synopsys translate_off
114176                  	// synthesis translate_off
114177                  	always @( posedge Sys_Clk )
114178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
114179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114180     <font color = "grey">unreachable  </font>				dontStop = 0;
114181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
114182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
114183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
114184     <font color = "grey">unreachable  </font>					$stop;
114185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
114186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246864_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2480.html#inst_tag_246864" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114168
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246864_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2480.html#inst_tag_246864" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">12</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">52</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">12</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">52</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246864_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2480.html#inst_tag_246864" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">114168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114168     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114163     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114164     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
114165     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114172     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
114173     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
114174     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246866'>
<a name="inst_tag_246866_Line"></a>
<b>Line Coverage for Instance : <a href="mod2480.html#inst_tag_246866" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114163</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>114178</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114162                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114163     1/1          		if ( ! Sys_Clk_RstN )
114164     1/1          			Full &lt;= #1.0 ( 1'b0 );
114165     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
114166                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
114167                  	assign Sys_Pwr_WakeUp = 1'b0;
114168                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
114169                  	assign Tx_0 = RxInt_0;
114170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114171     1/1          		if ( ! Sys_Clk_RstN )
114172     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
114173     1/1          		else if ( RxVld &amp; RxRdy )
114174     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
114175                  	// synopsys translate_off
114176                  	// synthesis translate_off
114177                  	always @( posedge Sys_Clk )
114178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
114179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114180     <font color = "grey">unreachable  </font>				dontStop = 0;
114181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
114182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
114183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
114184     <font color = "grey">unreachable  </font>					$stop;
114185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
114186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246866_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2480.html#inst_tag_246866" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114168
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246866_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2480.html#inst_tag_246866" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">12</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">52</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">12</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">52</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246866_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2480.html#inst_tag_246866" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">114168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114168     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114163     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114164     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
114165     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114172     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
114173     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
114174     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246867'>
<a name="inst_tag_246867_Line"></a>
<b>Line Coverage for Instance : <a href="mod2480.html#inst_tag_246867" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114163</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>114178</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114162                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114163     1/1          		if ( ! Sys_Clk_RstN )
114164     1/1          			Full &lt;= #1.0 ( 1'b0 );
114165     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
114166                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
114167                  	assign Sys_Pwr_WakeUp = 1'b0;
114168                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
114169                  	assign Tx_0 = RxInt_0;
114170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114171     1/1          		if ( ! Sys_Clk_RstN )
114172     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
114173     1/1          		else if ( RxVld &amp; RxRdy )
114174     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
114175                  	// synopsys translate_off
114176                  	// synthesis translate_off
114177                  	always @( posedge Sys_Clk )
114178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
114179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114180     <font color = "grey">unreachable  </font>				dontStop = 0;
114181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
114182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
114183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
114184     <font color = "grey">unreachable  </font>					$stop;
114185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
114186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246867_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2480.html#inst_tag_246867" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114168
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246867_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2480.html#inst_tag_246867" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">12</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">52</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">12</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">52</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246867_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2480.html#inst_tag_246867" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">114168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114168     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114163     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114164     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
114165     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114172     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
114173     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
114174     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246869'>
<a name="inst_tag_246869_Line"></a>
<b>Line Coverage for Instance : <a href="mod2480.html#inst_tag_246869" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114163</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>114178</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114162                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114163     1/1          		if ( ! Sys_Clk_RstN )
114164     1/1          			Full &lt;= #1.0 ( 1'b0 );
114165     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
114166                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
114167                  	assign Sys_Pwr_WakeUp = 1'b0;
114168                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
114169                  	assign Tx_0 = RxInt_0;
114170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114171     1/1          		if ( ! Sys_Clk_RstN )
114172     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
114173     1/1          		else if ( RxVld &amp; RxRdy )
114174     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
114175                  	// synopsys translate_off
114176                  	// synthesis translate_off
114177                  	always @( posedge Sys_Clk )
114178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
114179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114180     <font color = "grey">unreachable  </font>				dontStop = 0;
114181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
114182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
114183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
114184     <font color = "grey">unreachable  </font>					$stop;
114185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
114186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246869_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2480.html#inst_tag_246869" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114168
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246869_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2480.html#inst_tag_246869" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">12</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">52</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">12</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">52</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246869_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2480.html#inst_tag_246869" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">114168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114168     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114163     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114164     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
114165     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114172     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
114173     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
114174     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246870'>
<a name="inst_tag_246870_Line"></a>
<b>Line Coverage for Instance : <a href="mod2480.html#inst_tag_246870" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114163</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>114178</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114162                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114163     1/1          		if ( ! Sys_Clk_RstN )
114164     1/1          			Full &lt;= #1.0 ( 1'b0 );
114165     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
114166                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
114167                  	assign Sys_Pwr_WakeUp = 1'b0;
114168                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
114169                  	assign Tx_0 = RxInt_0;
114170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114171     1/1          		if ( ! Sys_Clk_RstN )
114172     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
114173     1/1          		else if ( RxVld &amp; RxRdy )
114174     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
114175                  	// synopsys translate_off
114176                  	// synthesis translate_off
114177                  	always @( posedge Sys_Clk )
114178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
114179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114180     <font color = "grey">unreachable  </font>				dontStop = 0;
114181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
114182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
114183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
114184     <font color = "grey">unreachable  </font>					$stop;
114185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
114186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246870_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2480.html#inst_tag_246870" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114168
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246870_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2480.html#inst_tag_246870" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">12</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">52</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">12</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">52</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246870_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2480.html#inst_tag_246870" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">114168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114168     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114163     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114164     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
114165     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114172     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
114173     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
114174     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246874'>
<a name="inst_tag_246874_Line"></a>
<b>Line Coverage for Instance : <a href="mod2480.html#inst_tag_246874" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114163</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>114178</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114162                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114163     1/1          		if ( ! Sys_Clk_RstN )
114164     1/1          			Full &lt;= #1.0 ( 1'b0 );
114165     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
114166                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
114167                  	assign Sys_Pwr_WakeUp = 1'b0;
114168                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
114169                  	assign Tx_0 = RxInt_0;
114170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114171     1/1          		if ( ! Sys_Clk_RstN )
114172     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
114173     1/1          		else if ( RxVld &amp; RxRdy )
114174     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
114175                  	// synopsys translate_off
114176                  	// synthesis translate_off
114177                  	always @( posedge Sys_Clk )
114178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
114179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114180     <font color = "grey">unreachable  </font>				dontStop = 0;
114181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
114182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
114183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
114184     <font color = "grey">unreachable  </font>					$stop;
114185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
114186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246874_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2480.html#inst_tag_246874" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114168
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246874_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2480.html#inst_tag_246874" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">12</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">52</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">12</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">52</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246874_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2480.html#inst_tag_246874" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">114168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114168     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114163     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114164     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
114165     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114172     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
114173     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
114174     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246875'>
<a name="inst_tag_246875_Line"></a>
<b>Line Coverage for Instance : <a href="mod2480.html#inst_tag_246875" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114163</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>114178</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114162                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114163     1/1          		if ( ! Sys_Clk_RstN )
114164     1/1          			Full &lt;= #1.0 ( 1'b0 );
114165     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
114166                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
114167                  	assign Sys_Pwr_WakeUp = 1'b0;
114168                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
114169                  	assign Tx_0 = RxInt_0;
114170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
114171     1/1          		if ( ! Sys_Clk_RstN )
114172     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
114173     1/1          		else if ( RxVld &amp; RxRdy )
114174     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
114175                  	// synopsys translate_off
114176                  	// synthesis translate_off
114177                  	always @( posedge Sys_Clk )
114178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
114179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114180     <font color = "grey">unreachable  </font>				dontStop = 0;
114181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
114182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
114183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
114184     <font color = "grey">unreachable  </font>					$stop;
114185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
114186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246875_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2480.html#inst_tag_246875" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114168
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246875_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2480.html#inst_tag_246875" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">12</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">52</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">12</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">52</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246875_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2480.html#inst_tag_246875" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">114168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114168     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114163     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114164     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
114165     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
114172     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
114173     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
114174     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_246859">
    <li>
      <a href="#inst_tag_246859_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246859_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246859_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246859_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246860">
    <li>
      <a href="#inst_tag_246860_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246860_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246860_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246860_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246861">
    <li>
      <a href="#inst_tag_246861_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246861_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246861_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246861_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246862">
    <li>
      <a href="#inst_tag_246862_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246862_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246862_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246862_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246863">
    <li>
      <a href="#inst_tag_246863_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246863_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246863_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246863_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246864">
    <li>
      <a href="#inst_tag_246864_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246864_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246864_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246864_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246865">
    <li>
      <a href="#inst_tag_246865_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246865_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246865_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246865_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246866">
    <li>
      <a href="#inst_tag_246866_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246866_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246866_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246866_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246867">
    <li>
      <a href="#inst_tag_246867_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246867_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246867_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246867_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246868">
    <li>
      <a href="#inst_tag_246868_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246868_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246868_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246868_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246869">
    <li>
      <a href="#inst_tag_246869_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246869_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246869_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246869_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246870">
    <li>
      <a href="#inst_tag_246870_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246870_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246870_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246870_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246871">
    <li>
      <a href="#inst_tag_246871_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246871_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246871_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246871_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246872">
    <li>
      <a href="#inst_tag_246872_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246872_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246872_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246872_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246873">
    <li>
      <a href="#inst_tag_246873_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246873_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246873_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246873_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246874">
    <li>
      <a href="#inst_tag_246874_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246874_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246874_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246874_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246875">
    <li>
      <a href="#inst_tag_246875_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246875_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246875_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246875_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246876">
    <li>
      <a href="#inst_tag_246876_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246876_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246876_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246876_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246877">
    <li>
      <a href="#inst_tag_246877_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246877_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246877_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246877_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246878">
    <li>
      <a href="#inst_tag_246878_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246878_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246878_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246878_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246879">
    <li>
      <a href="#inst_tag_246879_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246879_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246879_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246879_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246880">
    <li>
      <a href="#inst_tag_246880_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246880_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246880_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246880_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246881">
    <li>
      <a href="#inst_tag_246881_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246881_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246881_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246881_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246882">
    <li>
      <a href="#inst_tag_246882_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246882_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246882_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246882_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_B_fe1433a7_A8">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
