// Seed: 2590824196
module module_0 (
    output tri id_0,
    input wand id_1,
    output supply1 id_2,
    output wor id_3,
    input tri id_4,
    output supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wand id_9,
    input wire id_10,
    input wand id_11,
    output tri id_12
);
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input wor id_2,
    output logic id_3,
    input wor id_4,
    input supply0 id_5,
    output wand id_6,
    output wor id_7,
    output tri1 id_8,
    output tri id_9,
    input tri0 id_10,
    output wor id_11
    , id_21,
    output tri id_12,
    output tri id_13,
    output uwire id_14,
    output tri1 id_15,
    input wor id_16,
    input tri1 id_17,
    input tri1 id_18,
    output wand id_19
);
  wire id_22;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_8,
      id_19,
      id_5,
      id_19,
      id_4,
      id_10,
      id_17,
      id_10,
      id_4,
      id_1,
      id_9
  );
  tri0 id_23 = 1 - 1;
  initial begin : LABEL_0
    if (id_2) id_3 <= 1;
  end
endmodule
