# do MIC1.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module LV
# 
# Top level modules:
# 	LV
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module LV_vlg_sample_tst
# -- Compiling module LV_vlg_check_tst
# -- Compiling module LV_vlg_vec_tst
# 
# Top level modules:
# 	LV_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.LV_vlg_vec_tst 
# Loading work.LV_vlg_vec_tst
# Loading work.LV
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading work.LV_vlg_sample_tst
# Loading work.LV_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from MIC1_v.sdo
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# Loading timing data from MIC1_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /LV_vlg_vec_tst File: MIC1.vt
# ERROR! Vector Mismatch for output port OUT_B[1] :: @time = 1000000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000000001110
# ERROR! Vector Mismatch for output port OUT_B[2] :: @time = 1000000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000000001110
# ERROR! Vector Mismatch for output port OUT_B[3] :: @time = 1000000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000000001110
# ERROR! Vector Mismatch for output port OUT_B[4] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000000010000
# ERROR! Vector Mismatch for output port OUT_B[0] :: @time = 1170000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000000010001
# ERROR! Vector Mismatch for output port OUT_B[7] :: @time = 1250000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000010010000
#           6 mismatched vectors : Simulation failed !
# ** Note: $finish    : MIC1.vt(743)
#    Time: 1600 ns  Iteration: 0  Instance: /LV_vlg_vec_tst/tb_out
