#ifndef IOC_H   /* prevent circular inclusions */
#define IOC_H   /* by using protection macros */

/* Definitions for peripheral SBUS_AXI */
#define IOC_SBUS_AXI_BASEADDR 0x00001000u
#define IOC_SBUS_AXI_HIGHADDR 0x00001FFFu

/* Definitions for peripheral SERVO_AXI */
#define IOC_SERVO_AXI_BASEADDR 0x00002000u
#define IOC_SERVO_AXI_HIGHADDR 0x00002FFFu

/* Definitions for peripheral IOC_DISCRETE */
#define IOC_IOC_DISCRETE_BASEADDR 0x00003000u
#define IOC_IOC_DISCRETE_HIGHADDR 0x00003FFFu

/* Definitions for peripheral TTL_DISCRETE */
#define IOC_TTL_DISCRETE_BASEADDR 0x00004000u
#define IOC_TTL_DISCRETE_HIGHADDR 0x00004FFFu

/* Definitions for peripheral TEMPERATURE_REG */
#define IOC_TEMPERATURE_REG_BASEADDR 0x00009000u
#define IOC_TEMPERATURE_REG_HIGHADDR 0x000090FFu

/* Definitions for peripheral ADC_REG */
#define IOC_ADC_REG_BASEADDR 0x00009100u
#define IOC_ADC_REG_HIGHADDR 0x000091FFu

/* Definitions for peripheral ETC_REG */
#define IOC_ETC_REG_BASEADDR 0x00009200u
#define IOC_ETC_REG_HIGHADDR 0x000092FFu

/* Definitions for peripheral CONFIGURATOR_0 */
#define IOC_CONFIGURATOR_0_BASEADDR 0x0000a000u
#define IOC_CONFIGURATOR_0_HIGHADDR 0x0000AFFFu

/* Definitions for peripheral PULSE_AXI_0 */
#define IOC_PULSE_AXI_0_BASEADDR 0x00006000u
#define IOC_PULSE_AXI_0_HIGHADDR 0x00006FFFu

/* Definitions for peripheral SPI_AXI_0 */
#define IOC_SPI_AXI_0_BASEADDR 0x00007000u
#define IOC_SPI_AXI_0_HIGHADDR 0x00007FFFu

/* Definitions for peripheral ARBITER_REG */
#define IOC_ARBITER_REG_BASEADDR 0x00008000u
#define IOC_ARBITER_REG_HIGHADDR 0x00008FFFu

/* Definitions for peripheral SUPPLY_DISCRETE */
#define IOC_SUPPLY_DISCRETE_BASEADDR 0x00005000u
#define IOC_SUPPLY_DISCRETE_HIGHADDR 0x00005FFFu

/* Definitions for peripheral FDX_0_A_CORE16550 */
#define IOC_FDX_0_A_CORE16550_BASEADDR 0x00000000u
#define IOC_FDX_0_A_CORE16550_HIGHADDR 0x000000FFu
#define IOC_FDX_0_A_CORE16550_CLOCK_FREQ_HZ 88474107

/* Definitions for peripheral FDX_0_B_CORE16550 */
#define IOC_FDX_0_B_CORE16550_BASEADDR 0x00000100u
#define IOC_FDX_0_B_CORE16550_HIGHADDR 0x000001FFu
#define IOC_FDX_0_B_CORE16550_CLOCK_FREQ_HZ 88474107

/* Definitions for peripheral FDX_1_A_CORE16550 */
#define IOC_FDX_1_A_CORE16550_BASEADDR 0x00000200u
#define IOC_FDX_1_A_CORE16550_HIGHADDR 0x000002FFu
#define IOC_FDX_1_A_CORE16550_CLOCK_FREQ_HZ 88474107

/* Definitions for peripheral FDX_1_B_CORE16550 */
#define IOC_FDX_1_B_CORE16550_BASEADDR 0x00000300u
#define IOC_FDX_1_B_CORE16550_HIGHADDR 0x000003FFu
#define IOC_FDX_1_B_CORE16550_CLOCK_FREQ_HZ 88474107

/* Definitions for peripheral FDX_2_A_CORE16550 */
#define IOC_FDX_2_A_CORE16550_BASEADDR 0x00000400u
#define IOC_FDX_2_A_CORE16550_HIGHADDR 0x000004FFu
#define IOC_FDX_2_A_CORE16550_CLOCK_FREQ_HZ 88474107

/* Definitions for peripheral FDX_2_B_CORE16550 */
#define IOC_FDX_2_B_CORE16550_BASEADDR 0x00000500u
#define IOC_FDX_2_B_CORE16550_HIGHADDR 0x000005FFu
#define IOC_FDX_2_B_CORE16550_CLOCK_FREQ_HZ 88474107

/* Definitions for peripheral FDX_3_A_CORE16550 */
#define IOC_FDX_3_A_CORE16550_BASEADDR 0x00000600u
#define IOC_FDX_3_A_CORE16550_HIGHADDR 0x000006FFu
#define IOC_FDX_3_A_CORE16550_CLOCK_FREQ_HZ 88474107

/* Definitions for peripheral FDX_3_B_CORE16550 */
#define IOC_FDX_3_B_CORE16550_BASEADDR 0x00000700u
#define IOC_FDX_3_B_CORE16550_HIGHADDR 0x000007FFu
#define IOC_FDX_3_B_CORE16550_CLOCK_FREQ_HZ 88474107

/* Definitions for peripheral FDX_4_A_CORE16550 */
#define IOC_FDX_4_A_CORE16550_BASEADDR 0x00000800u
#define IOC_FDX_4_A_CORE16550_HIGHADDR 0x000008FFu
#define IOC_FDX_4_A_CORE16550_CLOCK_FREQ_HZ 88474107

/* Definitions for peripheral FDX_4_B_CORE16550 */
#define IOC_FDX_4_B_CORE16550_BASEADDR 0x00000900u
#define IOC_FDX_4_B_CORE16550_HIGHADDR 0x000009FFu
#define IOC_FDX_4_B_CORE16550_CLOCK_FREQ_HZ 88474107

/* Definitions for peripheral HDX_0_CORE16550 */
#define IOC_HDX_0_CORE16550_BASEADDR 0x00000A00u
#define IOC_HDX_0_CORE16550_HIGHADDR 0x00000AFFu
#define IOC_HDX_0_CORE16550_CLOCK_FREQ_HZ 88474107

/* Definitions for peripheral HDX_1_CORE16550 */
#define IOC_HDX_1_CORE16550_BASEADDR 0x00000B00u
#define IOC_HDX_1_CORE16550_HIGHADDR 0x00000BFFu
#define IOC_HDX_1_CORE16550_CLOCK_FREQ_HZ 88474107

#endif  /* end of protection macro */