
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Feb 25 22:27:38 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /code/Xilinx_2024.1/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'youeric' on host 'kdplab01' (Linux_x86_64 version 5.14.0-611.20.1.el9_7.x86_64) on Wed Feb 25 22:27:40 CST 2026
INFO: [HLS 200-10] In directory '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset myproject_prj 
INFO: [HLS 200-10] Creating and opening project '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj'.
INFO: [HLS 200-1510] Running: set_top myproject 
INFO: [HLS 200-1510] Running: add_files firmware/myproject.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
SYNTAX 
  config_array_partition [OPTIONS]
    -auto_partition_threshold <uint:*4*> *** DEPRECATED***
    -auto_promotion_threshold <uint:*64*> *** DEPRECATED***
    -complete_threshold <uint:*4*> 
    -throughput_driven <off|auto|aggressive|*on*>

SEE ALSO
  INI: syn.array_partition.complete_threshold syn.array_partition.throughput_driven
  docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1399-vitis-hls&resourceid=vyw1583260160301.html

INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 334.688 MB.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 207-5575] Only for/while/do loop or function body support the pipeline pragma (firmware/nnet_utils/nnet_activation.h:464:9)
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:11:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:12:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:13:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:21:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:22:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:23:32)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.7 seconds. CPU system time: 0.79 seconds. Elapsed time: 9.51 seconds; current allocated memory: 341.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 8,103 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 521,129 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 153,696 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 153,287 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 152,976 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58,663 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 32,552 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 32,552 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 32,623 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 32,515 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 32,515 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 32,251 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,985 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,985 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,991 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 32,006 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config9::weight_t*, config9::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config16::weight_t*, config16::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>(ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config19::weight_t*, config19::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config9::weight_t*, config9::bias_t*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' (firmware/myproject.cpp:59:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' (firmware/myproject.cpp:63:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config16::weight_t*, config16::bias_t*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' (firmware/myproject.cpp:79:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>(ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config19::weight_t*, config19::bias_t*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' (firmware/myproject.cpp:87:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' (firmware/myproject.cpp:95:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_467_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:467:23)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:43:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_122_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_merge.h:122:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_merge.h:119:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_467_1' (firmware/nnet_utils/nnet_activation.h:467:23) in function 'nnet::hard_tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_tanh_config24>' completely with a factor of 1 (firmware/nnet_utils/nnet_activation.h:462:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 14 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 14 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config21>' completely with a factor of 14 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 14 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 48 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 14 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 14 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 48 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 14 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config18>' completely with a factor of 48 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 48 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 100 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 48 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 48 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 100 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 48 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_2' (firmware/nnet_utils/nnet_merge.h:122:23) in function 'nnet::concatenate1d<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 12 (firmware/nnet_utils/nnet_merge.h:116:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/nnet_utils/nnet_merge.h:119:20) in function 'nnet::concatenate1d<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 88 (firmware/nnet_utils/nnet_merge.h:116:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config14>' completely with a factor of 12 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config13>' completely with a factor of 88 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 12 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 12 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 12 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 12 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 88 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 35 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 88 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 88 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 35 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 88 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_2' (firmware/nnet_utils/nnet_merge.h:122:23) in function 'nnet::concatenate1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 1 (firmware/nnet_utils/nnet_merge.h:116:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/nnet_utils/nnet_merge.h:119:20) in function 'nnet::concatenate1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 1 (firmware/nnet_utils/nnet_merge.h:116:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_2' (firmware/nnet_utils/nnet_merge.h:122:23) in function 'nnet::concatenate1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 1 (firmware/nnet_utils/nnet_merge.h:116:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/nnet_utils/nnet_merge.h:119:20) in function 'nnet::concatenate1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 34 (firmware/nnet_utils/nnet_merge.h:116:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_2' (firmware/nnet_utils/nnet_merge.h:122:23) in function 'nnet::concatenate1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 13 (firmware/nnet_utils/nnet_merge.h:116:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/nnet_utils/nnet_merge.h:119:20) in function 'nnet::concatenate1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 21 (firmware/nnet_utils/nnet_merge.h:116:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(config11::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>(config16::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config16::weight_t*, config16::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>(config19::accum_t)' into 'void nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>(ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config19::weight_t*, config19::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(config22::accum_t)' into 'void nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'void nnet::hard_tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_tanh_config24>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' (firmware/myproject.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'b22': Complete partitioning on dimension 1. (firmware/weights/b22.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b19': Complete partitioning on dimension 1. (firmware/weights/b19.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b16': Complete partitioning on dimension 1. (firmware/weights/b16.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b11': Complete partitioning on dimension 1. (firmware/weights/b11.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b9': Complete partitioning on dimension 1. (firmware/weights/b9.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:17:32)
INFO: [HLS 214-248] Applying array_partition to 'layer3_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:45:11)
INFO: [HLS 214-248] Applying array_partition to 'layer7_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:49:14)
INFO: [HLS 214-248] Applying array_partition to 'layer8_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:53:14)
INFO: [HLS 214-248] Applying array_partition to 'layer9_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:57:14)
INFO: [HLS 214-248] Applying array_partition to 'layer11_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:61:15)
INFO: [HLS 214-248] Applying array_partition to 'layer13_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:65:15)
INFO: [HLS 214-248] Applying array_partition to 'layer14_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:69:15)
INFO: [HLS 214-248] Applying array_partition to 'layer15_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:73:15)
INFO: [HLS 214-248] Applying array_partition to 'layer16_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:77:15)
INFO: [HLS 214-248] Applying array_partition to 'layer18_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:81:15)
INFO: [HLS 214-248] Applying array_partition to 'layer19_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:85:15)
INFO: [HLS 214-248] Applying array_partition to 'layer21_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:89:15)
INFO: [HLS 214-248] Applying array_partition to 'layer22_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:93:15)
INFO: [HLS 214-248] Applying array_partition to 'layer24_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:9:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_profile': Complete reshaping on dimension 1. (firmware/myproject.cpp:9:0)
INFO: [HLS 214-248] Applying array_reshape to 'nModule': Complete reshaping on dimension 1. (firmware/myproject.cpp:9:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_local': Complete reshaping on dimension 1. (firmware/myproject.cpp:9:0)
INFO: [HLS 214-248] Applying array_reshape to 'y_profile': Complete reshaping on dimension 1. (firmware/myproject.cpp:9:0)
INFO: [HLS 214-248] Applying array_reshape to 'y_local': Complete reshaping on dimension 1. (firmware/myproject.cpp:9:0)
INFO: [HLS 214-364] Automatically inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(config9::accum_t)' to improve effectiveness of pipeline pragma in function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config9::weight_t*, config9::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:66:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 155.49 seconds. CPU system time: 1.4 seconds. Elapsed time: 160.47 seconds; current allocated memory: 358.578 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 358.578 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 384.500 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 401.277 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:42:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config21>'... converting 57 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:42:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config18>'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:42:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config14>'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:42:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config13>'... converting 353 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/myproject.cpp:99:1) in function 'myproject'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' (firmware/nnet_utils/nnet_dense_latency.h:33:27)...626 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_latency.h:33:27)...2957 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (firmware/nnet_utils/nnet_dense_latency.h:33:27)...4468 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.61 seconds; current allocated memory: 460.637 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.75 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.82 seconds; current allocated memory: 673.363 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'concatenate1d<ap_fixed,ap_fixed,ap_fixed<16,6,5,3,0>,config3>' to 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'concatenate1d<ap_fixed,ap_fixed,ap_fixed<16,6,5,3,0>,config7>' to 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'concatenate1d<ap_fixed,ap_fixed,ap_fixed<16,6,5,3,0>,config8>' to 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config13>' to 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config14>' to 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'concatenate1d<ap_ufixed,ap_ufixed,ap_fixed<16,6,5,3,0>,config15>' to 'concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config18>' to 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config19>' to 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config21>' to 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config22>' to 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'concatenate1d<ap_fixed,ap_fixed,ap_fixed<16,6,5,3,0>,config3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'concatenate1d<ap_fixed,ap_fixed,ap_fixed<16,6,5,3,0>,config3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.21 seconds; current allocated memory: 676.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 676.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'concatenate1d<ap_fixed,ap_fixed,ap_fixed<16,6,5,3,0>,config7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'concatenate1d<ap_fixed,ap_fixed,ap_fixed<16,6,5,3,0>,config7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 677.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 677.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'concatenate1d<ap_fixed,ap_fixed,ap_fixed<16,6,5,3,0>,config8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'concatenate1d<ap_fixed,ap_fixed,ap_fixed<16,6,5,3,0>,config8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 677.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 677.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.72 seconds; current allocated memory: 763.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9.34 seconds. CPU system time: 0.1 seconds. Elapsed time: 9.46 seconds; current allocated memory: 911.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.64 seconds; current allocated memory: 911.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 911.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 911.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 911.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 911.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 911.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'concatenate1d<ap_ufixed,ap_ufixed,ap_fixed<16,6,5,3,0>,config15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'concatenate1d<ap_ufixed,ap_ufixed,ap_fixed<16,6,5,3,0>,config15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 911.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 911.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 7.52 seconds; current allocated memory: 961.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 18.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 18.28 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.018 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.018 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.018 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.018 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 37, function 'myproject'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.018 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' is 56128 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_2_0': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_2_0': 57 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_21_2_0': 85 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_21_2_0': 70 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.96 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' pipeline 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_2_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.21 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.52 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' pipeline 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' pipeline 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' is 82417 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_2_0': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_2_0': 69 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_21_2_0': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_21_2_0': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.51 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.58 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' pipeline 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.97 seconds. CPU system time: 0.39 seconds. Elapsed time: 6.5 seconds; current allocated memory: 1.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' is 8236 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5ns_12_1_0': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5s_13_1_0': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_13_1_0': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6s_14_1_0': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' pipeline 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5ns_12_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5s_13_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/x_profile' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/nModule' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/x_local' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_profile' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_local' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer24_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'myproject' pipeline 'myproject' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'myproject' is 86321 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp432))
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.813 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.26 seconds; current allocated memory: 1.831 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.55 seconds; current allocated memory: 1.955 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
INFO: [HLS 200-789] **** Estimated Fmax: 232.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:04:14; Allocated memory: 1.629 GB.
***** C/RTL SYNTHESIS COMPLETED IN 0h4m14s *****
***** C/RTL SIMULATION *****
INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -setup 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/code/Xilinx_2024.1/Vitis_HLS/2024.1/vcxx/libexec/clang++"
   Compiling apatb_myproject.cpp
   Compiling myproject.cpp_pre.cpp.tb.cpp
   Compiling myproject_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_myproject_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: Unable to open input/predictions file, using default input.
-0.203125 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:00:32; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: source ./project.tcl
INFO: [HLS 200-1510] Running: source run_sim.tcl
INFO: [HLS 200-1510] Running: source check_sim.tcl
INFO: [HLS 200-1510] Running: source dataflow_monitor_API.tcl
INFO: [COSIM 212-302] Starting C TB testing ...  
INFO: Unable to open input/predictions file, using default input.
-0.203125 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /code/Xilinx_2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -Oenable_linking_all_libraries -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s myproject -debug all 
Multi-threading is on. Using 62 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/myproject_mul_16s_6s_21_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_6s_21_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/myproject_mul_16s_5s_21_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_5s_21_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/myproject_mul_16s_5ns_21_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_5ns_21_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/myproject_mul_16s_6ns_21_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_6ns_21_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/myproject_mul_8ns_5s_13_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_8ns_5s_13_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/myproject_mul_8ns_6ns_13_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_8ns_6ns_13_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/myproject_mul_8ns_5ns_12_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_8ns_5ns_12_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/myproject_mul_8ns_6s_14_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_8ns_6s_14_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.myproject_concatenate1d_ap_fixed...
Compiling module xil_defaultlib.myproject_concatenate1d_ap_fixed...
Compiling module xil_defaultlib.myproject_mul_16s_6s_21_2_0(NUM_...
Compiling module xil_defaultlib.myproject_mul_16s_5s_21_2_0(NUM_...
Compiling module xil_defaultlib.myproject_mul_16s_5ns_21_2_0(NUM...
Compiling module xil_defaultlib.myproject_mul_16s_6ns_21_2_0(NUM...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_concatenate1d_ap_fixed...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_relu_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.myproject_relu_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.myproject_concatenate1d_ap_ufixe...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_relu_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.myproject_mul_8ns_5s_13_1_0(NUM_...
Compiling module xil_defaultlib.myproject_mul_8ns_6ns_13_1_0(NUM...
Compiling module xil_defaultlib.myproject_mul_8ns_5ns_12_1_0(NUM...
Compiling module xil_defaultlib.myproject_mul_8ns_6s_14_1_0(NUM_...
Compiling module xil_defaultlib.myproject_dense_latency_ap_ufixe...
Compiling module xil_defaultlib.myproject_relu_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.myproject_dense_latency_ap_ufixe...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject

****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Feb 25 22:32:43 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -view {{myproject_dataflow_ana.wcfg}} -tclbatch {myproject.tcl} -protoinst {myproject.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file myproject.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject//AESL_inst_myproject_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_244/grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_244_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_336/grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_336_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_560/grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_560_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_664/grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_664_activity
Time resolution is 1 ps
open_wave_config myproject_dataflow_ana.wcfg
source myproject.tcl
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer24_out_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer24_out -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/y_local -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/y_profile -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/x_local -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/nModule -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/x_profile -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/x_local_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/nModule_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/y_local_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/y_profile_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/x_profile_ap_vld -into $return_group -color #ffff00 -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer24_out -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_nModule -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_x_local -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_x_profile -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_y_local -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_y_profile -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer24_out_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer24_out -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/y_local -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/y_profile -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/x_local -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/nModule -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/x_profile -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/x_local_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/nModule_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/y_local_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/y_profile_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/x_profile_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 1 / 1 [100.00%] @ "303000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 332500 ps : File "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 563
## quit
INFO: [Common 17-206] Exiting xsim at Wed Feb 25 22:32:46 2026...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: Unable to open input/predictions file, using default input.
-0.203125 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO:
Report time       : Wed Feb 25 10:32:28 PM CST 2026.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|          |          |             Latency(Clock Cycles)             |              Interval(Clock Cycles)           | Total Execution Time |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+    (Clock Cycles)    +
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |                      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
|   Verilog|      Pass|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+

***** C/RTL SIMULATION COMPLETED IN 0h0m50s *****
***** EXPORT IP *****
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -version 1.0.0 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Feb 25 22:32:57 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/solution1_data.json outdir=/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/impl/ip srcdir=/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/impl/ip/misc
INFO: Copied 22 verilog file(s) to /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/impl/ip/hdl/verilog
INFO: Copied 22 vhdl file(s) to /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/impl/ip/hdl/vhdl
ipx::create_core: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1708.289 ; gain = 55.805 ; free physical = 73704 ; free virtual = 90490
INFO: Import ports from HDL: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/impl/ip/hdl/vhdl/myproject.vhd (myproject)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface x_profile
INFO: Add data interface y_profile
INFO: Add data interface y_local
INFO: Add data interface nModule
INFO: Add data interface x_local
INFO: Add data interface layer24_out
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/code/Xilinx_2024.1/Vivado/2024.1/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/impl/ip/component.xml
INFO: Created IP archive /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/impl/ip/xilinx_com_hls_myproject_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Wed Feb 25 22:33:11 2026...
INFO: [HLS 200-802] Generated output file myproject_prj/solution1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:35; Allocated memory: 16.719 MB.
***** EXPORT IP COMPLETED IN 0h0m35s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Feb 25 22:33:23 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xc7z020clg400-1"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1673.988 ; gain = 39.836 ; free physical = 67760 ; free virtual = 84556
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 863462
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2106.578 ; gain = 426.570 ; free physical = 66327 ; free virtual = 83227
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:11' bound to instance 'call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_145' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject.vhd:2199]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:11' bound to instance 'call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_153' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject.vhd:2240]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_193' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject.vhd:2315]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:142]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U40' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11219]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_6s_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U41' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11234]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U42' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11249]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_5s_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U43' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11264]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U44' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11279]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_5ns_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U45' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11294]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U46' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11309]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U47' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11324]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U48' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11339]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U49' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11354]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_6ns_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U50' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11369]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U51' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11384]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U52' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11399]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U53' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11414]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U54' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11429]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U55' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11444]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U56' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11459]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U57' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11474]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U58' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11489]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U59' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11504]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U60' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11519]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U61' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11534]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U62' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11549]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U63' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11564]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U64' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11579]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U65' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11594]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U66' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11609]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U67' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11624]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U68' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11639]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U69' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11654]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U70' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11669]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U71' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11684]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U72' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11699]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U73' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11714]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U74' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11729]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U75' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11744]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U76' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11759]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U77' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11774]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U78' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11789]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U79' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11804]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U80' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11819]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U81' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11834]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U82' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11849]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U83' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11864]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U84' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11879]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U85' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11894]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U86' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11909]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U87' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11924]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U88' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11939]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U89' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11954]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U90' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11969]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U91' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11984]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U92' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11999]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U93' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12014]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U94' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12029]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U95' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12044]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U96' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12059]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U97' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12074]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U98' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12089]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U99' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12104]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U100' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12119]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U101' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12134]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U102' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12149]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U103' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12164]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U104' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12179]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U105' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12194]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U106' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12209]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U107' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12224]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U108' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12239]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U109' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12254]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U110' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12269]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U111' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12284]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U112' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12299]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U113' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12314]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U114' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12329]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U115' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12344]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U116' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12359]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U117' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12374]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U118' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12389]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U119' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12404]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U120' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12419]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U121' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12434]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U122' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12449]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U123' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12464]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U124' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12479]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U125' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12494]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U126' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12509]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U127' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12524]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U128' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12539]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U129' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12554]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U130' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12569]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U131' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12584]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U132' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12599]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U133' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12614]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U134' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12629]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U135' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12644]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U136' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12659]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:142]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:37]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:37]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:199]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:47]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:218]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:218]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:167]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:167]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:119]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:81]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_5s_13_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5s_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_5s_13_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5s_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_6ns_13_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6ns_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_6ns_13_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6ns_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_5ns_12_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5ns_12_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_5ns_12_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5ns_12_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_6s_14_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6s_14_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_6s_14_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6s_14_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:81]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:51]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'myproject' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_145/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_5ns_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_5s_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_6s_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_6ns_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2816.508 ; gain = 1136.500 ; free physical = 65238 ; free virtual = 82325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2816.508 ; gain = 1136.500 ; free physical = 65119 ; free virtual = 82207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2824.512 ; gain = 1144.504 ; free physical = 65119 ; free virtual = 82207
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:51 . Memory (MB): peak = 3031.082 ; gain = 1351.074 ; free physical = 83098 ; free virtual = 99949
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   21 Bit       Adders := 623   
	   2 Input   21 Bit       Adders := 232   
	   3 Input   20 Bit       Adders := 566   
	   2 Input   20 Bit       Adders := 114   
	   3 Input   19 Bit       Adders := 251   
	   3 Input   16 Bit       Adders := 2381  
	   2 Input   16 Bit       Adders := 1235  
	   2 Input   15 Bit       Adders := 478   
	   3 Input   15 Bit       Adders := 46    
	   2 Input   14 Bit       Adders := 377   
	   3 Input   14 Bit       Adders := 24    
	   2 Input   13 Bit       Adders := 364   
	   3 Input   13 Bit       Adders := 76    
	   2 Input   12 Bit       Adders := 244   
	   3 Input   12 Bit       Adders := 117   
	   4 Input   12 Bit       Adders := 4     
	   3 Input   11 Bit       Adders := 103   
	   2 Input   11 Bit       Adders := 78    
	   4 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 69    
	   3 Input   10 Bit       Adders := 62    
	   2 Input    9 Bit       Adders := 43    
	   3 Input    9 Bit       Adders := 17    
	   2 Input    8 Bit       Adders := 189   
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 327   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	              208 Bit    Registers := 1     
	               21 Bit    Registers := 190   
	               20 Bit    Registers := 12    
	               19 Bit    Registers := 59    
	               18 Bit    Registers := 20    
	               17 Bit    Registers := 13    
	               16 Bit    Registers := 6145  
	               15 Bit    Registers := 1377  
	               14 Bit    Registers := 751   
	               13 Bit    Registers := 419   
	               12 Bit    Registers := 296   
	               11 Bit    Registers := 145   
	               10 Bit    Registers := 199   
	                9 Bit    Registers := 179   
	                8 Bit    Registers := 488   
	                7 Bit    Registers := 41    
	                6 Bit    Registers := 36    
	                5 Bit    Registers := 14    
	                1 Bit    Registers := 549   
+---Muxes : 
	   2 Input  336 Bit        Muxes := 1     
	   2 Input  208 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 153   
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 648   
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 173   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U213/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U213/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U213/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U213/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U213/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U309/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U309/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U309/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U309/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U309/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U166/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U166/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U166/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U166/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U166/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U211/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U211/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U211/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U211/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U211/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U40/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U40/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U40/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U40/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U40/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U217/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U217/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U217/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U217/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U217/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U156/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U156/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U156/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U156/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U156/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U283/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U283/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U283/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U283/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U283/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U221/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U221/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U221/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U221/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U221/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U137/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U137/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U137/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U137/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U137/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U111/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U111/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U111/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U111/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U111/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U171/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U171/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U171/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U171/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U171/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U51/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U51/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U51/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U51/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U51/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U168/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U168/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U168/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U168/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U168/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U207/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U207/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U207/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U207/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U207/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U98/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U98/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U98/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U98/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U98/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U43/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U43/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U43/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U43/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U43/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U295/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U295/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U295/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U295/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U295/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U230/buff0_reg, operation Mode is: (A2*(B:0x1b))'.
DSP Report: register data_28_val_read_reg_3223414_reg is absorbed into DSP mul_16s_6ns_21_2_0_U230/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U230/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U230/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U230/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U230/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U138/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U138/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U138/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U138/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U138/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U160/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U160/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U160/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U160/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U160/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U78/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U78/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U78/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U78/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U78/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U179/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U179/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U179/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U179/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U179/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U271/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U271/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U271/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U271/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U271/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U100/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U100/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U100/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U100/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U100/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U688/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U688/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U688/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U688/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U688/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U571/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U571/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U571/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U571/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U571/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U636/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U636/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U636/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U636/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U636/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U679/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U679/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U679/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U679/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U679/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U644/buff0_reg, operation Mode is: (A2*(B:0x3ffed))'.
DSP Report: register data_83_val_read_reg_3180670_reg is absorbed into DSP mul_16s_6s_21_2_0_U644/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U644/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U644/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U644/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U644/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U601/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U601/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U601/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U601/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U601/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U726/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U726/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U726/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U726/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U726/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U697/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U697/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U697/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U697/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U697/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U670/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U670/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U670/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U670/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U670/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U611/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U611/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U611/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U611/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U611/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U678/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U678/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U678/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U678/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U678/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U624/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U624/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U624/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U624/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U624/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U629/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U629/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U629/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U629/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U629/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U645/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U645/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U645/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U645/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U645/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U607/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U607/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U607/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U607/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U607/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U610/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U610/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U610/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U610/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U610/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U561/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U561/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U561/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U561/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U561/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U731/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U731/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U731/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U731/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U731/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U696/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U696/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U696/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U696/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U696/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U633/buff0_reg, operation Mode is: (A''*(B:0xb))'.
DSP Report: register data_23_val_read_reg_3181354_reg is absorbed into DSP mul_16s_5ns_21_2_0_U633/buff0_reg.
DSP Report: register data_23_val_read_reg_3181354_pp0_iter1_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U633/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U633/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U633/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U633/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U633/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U608/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_26_val_read_reg_3181318_reg is absorbed into DSP mul_16s_5ns_21_2_0_U608/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U608/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U608/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U608/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U608/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U161/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U161/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U161/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U161/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U161/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U239/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U239/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U239/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U239/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U239/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U115/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U115/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U115/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U115/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U115/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U243/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U243/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U243/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U243/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U243/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U74/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U74/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U74/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U74/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U74/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U276/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U276/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U276/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U276/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U276/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U215/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U215/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U215/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U215/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U215/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U234/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U234/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U234/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U234/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U234/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U288/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U288/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U288/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U288/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U288/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U265/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U265/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U265/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U265/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U265/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U70/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U70/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U70/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U70/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U70/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U104/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U104/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U104/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U104/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U104/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U304/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U304/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U304/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U304/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U304/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U262/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U262/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U262/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U262/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U262/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U225/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U225/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U225/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U225/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U225/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U158/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U158/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U158/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U158/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U158/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U50/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U50/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U50/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U50/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U50/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U141/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U141/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U141/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U141/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U141/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U164/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U164/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U164/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U164/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U164/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U299/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U299/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U299/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U299/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U299/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U198/buff0_reg, operation Mode is: (A2*(B:0x3ffed))'.
DSP Report: register data_24_val_read_reg_3223459_reg is absorbed into DSP mul_16s_6s_21_2_0_U198/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U198/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U198/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U198/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U198/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U128/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U128/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U128/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U128/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U128/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U114/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U114/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U114/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U114/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U114/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U130/buff0_reg, operation Mode is: (A2*(B:0x13))'.
DSP Report: register data_22_val_read_reg_3223483_reg is absorbed into DSP mul_16s_6ns_21_2_0_U130/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U130/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U130/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U130/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U130/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U69/buff0_reg, operation Mode is: (A2*(B:0x1a))'.
DSP Report: register data_26_val_read_reg_3223436_reg is absorbed into DSP mul_16s_6ns_21_2_0_U69/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U69/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U69/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U69/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U69/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U53/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U53/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U53/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U53/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U53/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U261/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U261/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U261/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U261/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U261/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U269/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U269/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U269/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U269/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U269/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U313/buff0_reg, operation Mode is: (A2*(B:0x13))'.
DSP Report: register data_24_val_read_reg_3223459_reg is absorbed into DSP mul_16s_6ns_21_2_0_U313/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U313/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U313/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U313/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U313/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U208/buff0_reg, operation Mode is: (A2*(B:0x16))'.
DSP Report: register data_26_val_read_reg_3223436_reg is absorbed into DSP mul_16s_6ns_21_2_0_U208/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U208/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U208/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U208/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U208/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U52/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U52/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U52/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U52/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U52/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U189/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U189/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U189/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U189/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U189/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U76/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U76/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U76/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U76/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U76/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U131/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U131/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U131/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U131/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U131/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U95/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U95/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U95/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U95/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U95/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U41/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U41/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U41/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U41/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U41/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U237/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U237/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U237/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U237/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U237/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U146/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U146/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U146/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U146/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U146/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U152/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U152/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U152/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U152/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U152/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U256/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U256/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U256/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U256/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U256/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U79/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U79/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U79/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U79/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U79/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U212/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U212/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U212/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U212/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U212/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U77/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U77/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U77/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U77/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U77/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U173/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U173/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U173/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U173/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U173/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U301/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U301/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U301/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U301/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U301/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U167/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U167/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U167/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U167/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U167/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U190/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U190/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U190/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U190/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U190/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U180/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U180/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U180/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U180/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U180/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U222/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U222/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U222/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U222/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U222/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U44/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U44/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U44/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U44/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U44/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U310/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U310/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U310/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U310/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U310/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U264/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U264/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U264/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U264/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U264/buff0_reg.
INFO: [Synth 8-3886] merging instance 'sext_ln42_455_reg_3229221_reg[15]' (FDE) to 'sext_ln42_455_reg_3229221_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_429_reg_3228885_reg[15]' (FDE) to 'sext_ln42_429_reg_3228885_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_1102_reg_3224819_reg[14]' (FDE) to 'mult_1102_reg_3224819_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_1102_reg_3224819_pp0_iter1_reg_reg[14]' (FDE) to 'mult_1102_reg_3224819_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_1156_reg_3228674_reg[13]' (FDE) to 'mult_1156_reg_3228674_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_1235_reg_3229045_reg[13]' (FDE) to 'mult_1235_reg_3229045_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_440_reg_3233256_reg[13]' (FDE) to 'sext_ln42_440_reg_3233256_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_459_reg_3224951_reg[20]' (FDE) to 'sext_ln73_459_reg_3224951_reg[19]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_459_reg_3224951_reg[19]' (FDE) to 'sext_ln73_459_reg_3224951_reg[18]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_433_reg_3228918_reg[15]' (FDE) to 'sext_ln42_433_reg_3228918_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_433_reg_3228918_reg[14]' (FDE) to 'sext_ln42_433_reg_3228918_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_433_reg_3228918_reg[11]' (FDE) to 'sext_ln42_433_reg_3228918_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_433_reg_3228918_reg[12]' (FDE) to 'sext_ln42_433_reg_3228918_reg[13]'
INFO: [Synth 8-3886] merging instance 'tmp_1237_reg_3228314_reg[3]' (FDE) to 'sext_ln73_427_reg_3228295_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_1237_reg_3228314_reg[2]' (FDE) to 'sext_ln73_427_reg_3228295_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_1237_reg_3228314_reg[4]' (FDE) to 'sext_ln73_427_reg_3228295_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_1237_reg_3228314_reg[5]' (FDE) to 'sext_ln73_427_reg_3228295_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_1237_reg_3228314_reg[6]' (FDE) to 'sext_ln73_427_reg_3228295_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_1237_reg_3228314_reg[7]' (FDE) to 'sext_ln73_427_reg_3228295_reg[9]'
INFO: [Synth 8-3886] merging instance 'tmp_1237_reg_3228314_reg[8]' (FDE) to 'sext_ln73_427_reg_3228295_reg[10]'
INFO: [Synth 8-3886] merging instance 'tmp_1237_reg_3228314_reg[9]' (FDE) to 'sext_ln73_427_reg_3228295_reg[11]'
INFO: [Synth 8-3886] merging instance 'tmp_1237_reg_3228314_reg[10]' (FDE) to 'sext_ln73_427_reg_3228295_reg[12]'
INFO: [Synth 8-3886] merging instance 'tmp_1237_reg_3228314_reg[11]' (FDE) to 'sext_ln73_427_reg_3228295_reg[13]'
INFO: [Synth 8-3886] merging instance 'tmp_1237_reg_3228314_reg[12]' (FDE) to 'sext_ln73_427_reg_3228295_reg[14]'
INFO: [Synth 8-3886] merging instance 'tmp_1237_reg_3228314_reg[13]' (FDE) to 'sext_ln73_427_reg_3228295_reg[15]'
INFO: [Synth 8-3886] merging instance 'tmp_1237_reg_3228314_reg[14]' (FDE) to 'sext_ln73_427_reg_3228295_reg[16]'
INFO: [Synth 8-3886] merging instance 'tmp_1237_reg_3228314_reg[15]' (FDE) to 'sext_ln73_427_reg_3228295_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_1237_reg_3228314_reg[16]' (FDE) to 'sext_ln73_427_reg_3228295_reg[18]'
INFO: [Synth 8-3886] merging instance 'tmp_1237_reg_3228314_reg[17]' (FDE) to 'sext_ln73_427_reg_3228295_reg[19]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_405_reg_3228443_reg[15]' (FDE) to 'sext_ln42_405_reg_3228443_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_405_reg_3228443_pp0_iter2_reg_reg[15]' (FDE) to 'sext_ln42_405_reg_3228443_pp0_iter2_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_405_reg_3228443_reg[14]' (FDE) to 'sext_ln42_405_reg_3228443_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_405_reg_3228443_pp0_iter2_reg_reg[14]' (FDE) to 'sext_ln42_405_reg_3228443_pp0_iter2_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_405_reg_3228443_reg[11]' (FDE) to 'sext_ln42_405_reg_3228443_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_405_reg_3228443_pp0_iter2_reg_reg[11]' (FDE) to 'sext_ln42_405_reg_3228443_pp0_iter2_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_405_reg_3228443_reg[12]' (FDE) to 'sext_ln42_405_reg_3228443_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_405_reg_3228443_pp0_iter2_reg_reg[12]' (FDE) to 'sext_ln42_405_reg_3228443_pp0_iter2_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'tmp_1242_reg_3224866_reg[3]' (FDE) to 'sext_ln73_444_reg_3224871_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_1242_reg_3224866_reg[4]' (FDE) to 'sext_ln73_444_reg_3224871_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_1242_reg_3224866_reg[5]' (FDE) to 'sext_ln73_444_reg_3224871_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_1242_reg_3224866_reg[6]' (FDE) to 'sext_ln73_444_reg_3224871_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_1242_reg_3224866_reg[7]' (FDE) to 'sext_ln73_444_reg_3224871_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_1242_reg_3224866_reg[8]' (FDE) to 'sext_ln73_444_reg_3224871_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_1242_reg_3224866_reg[9]' (FDE) to 'sext_ln73_444_reg_3224871_reg[9]'
INFO: [Synth 8-3886] merging instance 'tmp_1242_reg_3224866_reg[10]' (FDE) to 'sext_ln73_444_reg_3224871_reg[10]'
INFO: [Synth 8-3886] merging instance 'tmp_1242_reg_3224866_reg[11]' (FDE) to 'sext_ln73_444_reg_3224871_reg[11]'
INFO: [Synth 8-3886] merging instance 'tmp_1242_reg_3224866_reg[12]' (FDE) to 'sext_ln73_444_reg_3224871_reg[12]'
INFO: [Synth 8-3886] merging instance 'tmp_1242_reg_3224866_reg[13]' (FDE) to 'sext_ln73_444_reg_3224871_reg[13]'
INFO: [Synth 8-3886] merging instance 'tmp_1242_reg_3224866_reg[14]' (FDE) to 'sext_ln73_444_reg_3224871_reg[14]'
INFO: [Synth 8-3886] merging instance 'tmp_1242_reg_3224866_reg[15]' (FDE) to 'sext_ln73_444_reg_3224871_reg[15]'
INFO: [Synth 8-3886] merging instance 'tmp_1242_reg_3224866_reg[16]' (FDE) to 'sext_ln73_444_reg_3224871_reg[16]'
INFO: [Synth 8-3886] merging instance 'tmp_1242_reg_3224866_reg[17]' (FDE) to 'sext_ln73_444_reg_3224871_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_1242_reg_3224866_reg[18]' (FDE) to 'sext_ln73_444_reg_3224871_reg[18]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_454_reg_3229208_reg[14]' (FDE) to 'sext_ln42_454_reg_3229208_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_419_reg_3228160_reg[20]' (FDE) to 'sext_ln73_420_reg_3228166_reg[16]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_120_reg_3224717_pp0_iter1_reg_reg[2]' (FDE) to 'sext_ln73_420_reg_3228166_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_120_reg_3224717_pp0_iter1_reg_reg[1]' (FDE) to 'sext_ln73_420_reg_3228166_reg[2]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_120_reg_3224717_pp0_iter1_reg_reg[0]' (FDE) to 'sext_ln73_420_reg_3228166_reg[1]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_419_reg_3228160_reg[3]' (FDE) to 'sext_ln73_420_reg_3228166_reg[1]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_120_reg_3224717_pp0_iter1_reg_reg[3]' (FDE) to 'sext_ln73_420_reg_3228166_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_419_reg_3228160_reg[4]' (FDE) to 'sext_ln73_420_reg_3228166_reg[2]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_120_reg_3224717_pp0_iter1_reg_reg[4]' (FDE) to 'sext_ln73_420_reg_3228166_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_419_reg_3228160_reg[5]' (FDE) to 'sext_ln73_420_reg_3228166_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_120_reg_3224717_pp0_iter1_reg_reg[5]' (FDE) to 'sext_ln73_420_reg_3228166_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_419_reg_3228160_reg[6]' (FDE) to 'sext_ln73_420_reg_3228166_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_120_reg_3224717_pp0_iter1_reg_reg[6]' (FDE) to 'sext_ln73_420_reg_3228166_reg[7]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_419_reg_3228160_reg[7]' (FDE) to 'sext_ln73_420_reg_3228166_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_120_reg_3224717_pp0_iter1_reg_reg[7]' (FDE) to 'sext_ln73_420_reg_3228166_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_419_reg_3228160_reg[8]' (FDE) to 'sext_ln73_420_reg_3228166_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_120_reg_3224717_pp0_iter1_reg_reg[8]' (FDE) to 'sext_ln73_420_reg_3228166_reg[9]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_419_reg_3228160_reg[9]' (FDE) to 'sext_ln73_420_reg_3228166_reg[7]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_120_reg_3224717_pp0_iter1_reg_reg[9]' (FDE) to 'sext_ln73_420_reg_3228166_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_419_reg_3228160_reg[10]' (FDE) to 'sext_ln73_420_reg_3228166_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_120_reg_3224717_pp0_iter1_reg_reg[10]' (FDE) to 'sext_ln73_420_reg_3228166_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_419_reg_3228160_reg[11]' (FDE) to 'sext_ln73_420_reg_3228166_reg[9]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_120_reg_3224717_pp0_iter1_reg_reg[11]' (FDE) to 'sext_ln73_420_reg_3228166_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_419_reg_3228160_reg[12]' (FDE) to 'sext_ln73_420_reg_3228166_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_120_reg_3224717_pp0_iter1_reg_reg[12]' (FDE) to 'sext_ln73_420_reg_3228166_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_419_reg_3228160_reg[13]' (FDE) to 'sext_ln73_420_reg_3228166_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_120_reg_3224717_pp0_iter1_reg_reg[13]' (FDE) to 'sext_ln73_420_reg_3228166_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_419_reg_3228160_reg[14]' (FDE) to 'sext_ln73_420_reg_3228166_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_120_reg_3224717_pp0_iter1_reg_reg[14]' (FDE) to 'sext_ln73_420_reg_3228166_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_419_reg_3228160_reg[15]' (FDE) to 'sext_ln73_420_reg_3228166_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_120_reg_3224717_pp0_iter1_reg_reg[15]' (FDE) to 'sext_ln73_420_reg_3228166_reg[16]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_419_reg_3228160_reg[16]' (FDE) to 'sext_ln73_420_reg_3228166_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_419_reg_3228160_reg[17]' (FDE) to 'sext_ln73_420_reg_3228166_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_419_reg_3228160_reg[18]' (FDE) to 'sext_ln73_420_reg_3228166_reg[16]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_419_reg_3228160_reg[19]' (FDE) to 'sext_ln73_420_reg_3228166_reg[16]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_442_reg_3229068_reg[15]' (FDE) to 'sext_ln42_442_reg_3229068_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_442_reg_3229068_reg[12]' (FDE) to 'sext_ln42_442_reg_3229068_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_442_reg_3229068_reg[13]' (FDE) to 'sext_ln42_442_reg_3229068_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_372_reg_3232995_reg[15]' (FDE) to 'sext_ln42_372_reg_3232995_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_372_reg_3232995_reg[11]' (FDE) to 'sext_ln42_372_reg_3232995_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_372_reg_3232995_reg[12]' (FDE) to 'sext_ln42_372_reg_3232995_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_372_reg_3232995_reg[13]' (FDE) to 'sext_ln42_372_reg_3232995_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_408_reg_3228482_reg[14]' (FDE) to 'sext_ln42_408_reg_3228482_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_439_reg_3229020_reg[15]' (FDE) to 'sext_ln42_439_reg_3229020_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_439_reg_3229020_reg[13]' (FDE) to 'sext_ln42_439_reg_3229020_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_444_reg_3224871_reg[20]' (FDE) to 'sext_ln73_444_reg_3224871_reg[18]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_444_reg_3224871_reg[18]' (FDE) to 'sext_ln73_444_reg_3224871_reg[19]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U126/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U126/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U126/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U126/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U126/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U223/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U223/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U223/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U223/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U223/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U191/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U191/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U191/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U191/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U191/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U49/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U49/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U49/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U49/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U49/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U203/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U203/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U203/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U203/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U203/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U267/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U267/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U267/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U267/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U267/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U157/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U157/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U157/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U157/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U157/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U197/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U197/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U197/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U197/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U197/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U135/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U135/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U135/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U135/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U135/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U170/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U170/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U170/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U170/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U170/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U46/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U46/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U46/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U46/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U46/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U308/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U308/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U308/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U308/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U308/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U96/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U96/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U96/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U96/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U96/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U302/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U302/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U302/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U302/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U302/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U86/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U86/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U86/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U86/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U86/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U311/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U311/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U311/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U311/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U311/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U272/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U272/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U272/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U272/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U272/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U227/buff0_reg, operation Mode is: (A2*(B:0x15))'.
DSP Report: register data_13_val_read_reg_3223576_reg is absorbed into DSP mul_16s_6ns_21_2_0_U227/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U227/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U227/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U227/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U227/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U236/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U236/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U236/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U236/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U236/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U187/buff0_reg, operation Mode is: (A2*(B:0x3ffed))'.
DSP Report: register data_13_val_read_reg_3223576_reg is absorbed into DSP mul_16s_6s_21_2_0_U187/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U187/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U187/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U187/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U187/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U251/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U251/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U251/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U251/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U251/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U133/buff0_reg, operation Mode is: (A2*(B:0x17))'.
DSP Report: register data_11_val_read_reg_3223601_reg is absorbed into DSP mul_16s_6ns_21_2_0_U133/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U133/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U133/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U133/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U133/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U258/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U258/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U258/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U258/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U258/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U82/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_11_val_read_reg_3223601_reg is absorbed into DSP mul_16s_5ns_21_2_0_U82/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U82/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U82/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U82/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U82/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U284/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U284/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U284/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U284/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U284/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U210/buff0_reg, operation Mode is: (A2*(B:0x3ffe5))'.
DSP Report: register data_11_val_read_reg_3223601_reg is absorbed into DSP mul_16s_6s_21_2_0_U210/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U210/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U210/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U210/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U210/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U224/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U224/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U224/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U224/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U224/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U139/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U139/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U139/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U139/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U139/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U246/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U246/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U246/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U246/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U246/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U287/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U287/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U287/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U287/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U287/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U252/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U252/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U252/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U252/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U252/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U118/buff0_reg, operation Mode is: (A2*(B:0x3ffe9))'.
DSP Report: register data_14_val_read_reg_3223564_reg is absorbed into DSP mul_16s_6s_21_2_0_U118/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U118/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U118/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U118/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U118/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U277/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U277/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U277/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U277/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U277/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U298/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U298/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U298/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U298/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U298/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U153/buff0_reg, operation Mode is: (A2*(B:0x3ffe9))'.
DSP Report: register data_11_val_read_reg_3223601_reg is absorbed into DSP mul_16s_6s_21_2_0_U153/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U153/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U153/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U153/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U153/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U55/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U55/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U55/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U55/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U55/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U254/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U254/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U254/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U254/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U254/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U71/buff0_reg, operation Mode is: (A2*(B:0x1b))'.
DSP Report: register data_14_val_read_reg_3223564_reg is absorbed into DSP mul_16s_6ns_21_2_0_U71/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U71/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U71/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U71/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U71/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U67/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U67/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U67/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U67/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U67/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U268/buff0_reg, operation Mode is: (A2*(B:0x3ffe3))'.
DSP Report: register data_14_val_read_reg_3223564_reg is absorbed into DSP mul_16s_6s_21_2_0_U268/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U268/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U268/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U268/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U268/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U62/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U62/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U62/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U62/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U62/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U61/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U61/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U61/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U61/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U61/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U255/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U255/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U255/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U255/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U255/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U214/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U214/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U214/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U214/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U214/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U300/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U300/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U300/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U300/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U300/buff0_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U105/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U105/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U105/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U105/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U105/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U235/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U235/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U235/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U235/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U235/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U285/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U285/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U285/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U285/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U285/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U63/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U63/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U63/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U63/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U63/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U257/buff0_reg, operation Mode is: (A2*(B:0x1a))'.
DSP Report: register data_16_val_read_reg_3223543_reg is absorbed into DSP mul_16s_6ns_21_2_0_U257/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U257/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U257/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U257/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U257/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U175/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U175/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U175/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U175/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U175/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U85/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U85/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U85/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U85/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U85/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U199/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_16_val_read_reg_3223543_reg is absorbed into DSP mul_16s_5ns_21_2_0_U199/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U199/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U199/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U199/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U199/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U176/buff0_reg, operation Mode is: (A2*(B:0x3ffeb))'.
DSP Report: register data_15_val_read_reg_3223553_reg is absorbed into DSP mul_16s_6s_21_2_0_U176/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U176/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U176/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U176/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U176/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U188/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U188/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U188/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U188/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U188/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U172/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U172/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U172/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U172/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U172/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U263/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U263/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U263/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U263/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U263/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U241/buff0_reg, operation Mode is: (A2*(B:0x1b))'.
DSP Report: register data_15_val_read_reg_3223553_reg is absorbed into DSP mul_16s_6ns_21_2_0_U241/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U241/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U241/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U241/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U241/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U134/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U134/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U134/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U134/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U134/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U194/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U194/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U194/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U194/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U194/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U64/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_18_val_read_reg_3223525_reg is absorbed into DSP mul_16s_5ns_21_2_0_U64/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U64/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U64/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U64/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U64/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U259/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U259/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U259/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U259/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U259/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U260/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U260/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U260/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U260/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U260/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U305/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U305/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U305/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U305/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U305/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U123/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U123/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U123/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U123/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U123/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U106/buff0_reg, operation Mode is: (A2*(B:0x13))'.
DSP Report: register data_15_val_read_reg_3223553_reg is absorbed into DSP mul_16s_6ns_21_2_0_U106/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U106/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U106/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U106/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U106/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U122/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U122/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U122/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U122/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U122/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U286/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U286/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U286/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U286/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U286/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U233/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U233/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U233/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U233/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U233/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U89/buff0_reg, operation Mode is: (A2*(B:0x3ffe9))'.
DSP Report: register data_15_val_read_reg_3223553_reg is absorbed into DSP mul_16s_6s_21_2_0_U89/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U89/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U89/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U89/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U89/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U303/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U303/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U303/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U303/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U303/buff0_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U226/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U226/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U226/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U226/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U226/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U307/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U307/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U307/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U307/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U307/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U281/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U281/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U281/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U281/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U281/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U219/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U219/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U219/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U219/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U219/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U242/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U242/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U242/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U242/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U242/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U292/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U292/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U292/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U292/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U292/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U231/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U231/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U231/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U231/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U231/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U266/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U266/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U266/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U266/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U266/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U151/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U151/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U151/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U151/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U151/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U193/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U193/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U193/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U193/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U193/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U102/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U102/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U102/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U102/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U102/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U306/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U306/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U306/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U306/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U306/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U136/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U136/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U136/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U136/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U136/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U65/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U65/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U65/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U65/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U65/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U163/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U163/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U163/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U163/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U163/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U209/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U209/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U209/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U209/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U209/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U289/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U289/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U289/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U289/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U289/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U149/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U149/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U149/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U149/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U149/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U83/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U83/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U83/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U83/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U83/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U182/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_6_val_read_reg_3223658_reg is absorbed into DSP mul_16s_5ns_21_2_0_U182/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U182/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U182/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U182/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U182/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U45/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U45/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U45/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U45/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U45/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U238/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U238/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U238/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U238/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U238/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U280/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U280/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U280/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U280/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U280/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U113/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U113/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U113/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U113/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U113/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U68/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U68/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U68/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U68/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U68/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U81/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U81/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U81/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U81/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U81/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U282/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_7_val_read_reg_3223646_reg is absorbed into DSP mul_16s_5ns_21_2_0_U282/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U282/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U282/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U282/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U282/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U192/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U192/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U192/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U192/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U192/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U178/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U178/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U178/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U178/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U178/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U162/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U162/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U162/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U162/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U162/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U87/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U87/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U87/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U87/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U87/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U202/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U202/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U202/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U202/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U202/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U253/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U253/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U253/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U253/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U253/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U108/buff0_reg, operation Mode is: (A2*(B:0x3ffe9))'.
DSP Report: register data_6_val_read_reg_3223658_reg is absorbed into DSP mul_16s_6s_21_2_0_U108/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U108/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U108/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U108/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U108/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U229/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U229/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U229/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U229/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U229/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U124/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U124/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U124/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U124/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U124/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U84/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U84/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U84/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U84/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U84/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U279/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U279/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U279/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U279/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U279/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U91/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U91/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U91/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U91/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U91/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U195/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U195/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U195/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U195/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U195/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U273/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U273/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U273/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U273/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U273/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U250/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U250/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U250/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U250/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U250/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U101/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_10_val_read_reg_3223614_reg is absorbed into DSP mul_16s_5ns_21_2_0_U101/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U101/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U101/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U101/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U101/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U150/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U150/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U150/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U150/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U150/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U73/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U73/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U73/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U73/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U73/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U92/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U92/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U92/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U92/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U92/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U54/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U54/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U54/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U54/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U54/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U148/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U148/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U148/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U148/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U148/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U103/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U103/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U103/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U103/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U103/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U59/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U59/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U59/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U59/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U59/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U249/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U249/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U249/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U249/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U249/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U275/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U275/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U275/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U275/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U275/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U60/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U60/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U60/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U60/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U60/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U107/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U107/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U107/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U107/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U107/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U112/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U112/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U112/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U112/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U112/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U174/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U174/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U174/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U174/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U174/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U119/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U119/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U119/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U119/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U119/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U155/buff0_reg, operation Mode is: (A''*(B:0xb))'.
DSP Report: register data_5_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U155/buff0_reg.
DSP Report: register data_5_val_read_reg_3223670_reg is absorbed into DSP mul_16s_5ns_21_2_0_U155/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U155/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U155/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U155/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U155/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U177/buff0_reg, operation Mode is: (A''*(B:0x15))'.
DSP Report: register data_5_val_int_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U177/buff0_reg.
DSP Report: register data_5_val_read_reg_3223670_reg is absorbed into DSP mul_16s_6ns_21_2_0_U177/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U177/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U177/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U177/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U177/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U228/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U228/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U228/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U228/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U228/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U142/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U142/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U142/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U142/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U142/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U245/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U245/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U245/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U245/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U245/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U117/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U117/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U117/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U117/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U117/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U57/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U57/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U57/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U57/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U57/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U99/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_1_val_read_reg_3223720_reg is absorbed into DSP mul_16s_5ns_21_2_0_U99/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U99/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U99/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U99/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U99/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U58/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_2_val_read_reg_3223708_reg is absorbed into DSP mul_16s_5ns_21_2_0_U58/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U58/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U58/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U58/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U58/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U88/buff0_reg, operation Mode is: (A2*(B:0x16))'.
DSP Report: register data_4_val_read_reg_3223683_reg is absorbed into DSP mul_16s_6ns_21_2_0_U88/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U88/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U88/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U88/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U88/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U109/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U109/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U109/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U109/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U109/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U290/buff0_reg, operation Mode is: (A2*(B:0x1a))'.
DSP Report: register data_7_val_int_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U290/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U290/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U290/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U290/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U290/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U637/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U637/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U637/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U637/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U637/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U648/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U648/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U648/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U648/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U648/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U667/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U667/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U667/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U667/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U667/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U612/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U612/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U612/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U612/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U612/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U691/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U691/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U691/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U691/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U691/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U692/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U692/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U692/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U692/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U692/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U580/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U580/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U580/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U580/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U580/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U685/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U685/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U685/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U685/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U685/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U647/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U647/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U647/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U647/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U647/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U558/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U558/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U558/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U558/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U558/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U615/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_89_val_read_reg_3180607_reg is absorbed into DSP mul_16s_5ns_21_2_0_U615/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U615/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U615/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U615/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U615/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U724/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U724/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U724/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U724/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U724/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U605/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U605/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U605/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U605/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U605/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U672/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U672/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U672/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U672/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U672/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U718/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U718/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U718/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U718/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U718/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U566/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U566/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U566/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U566/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U566/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U584/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U584/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U584/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U584/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U584/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U702/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U702/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U702/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U702/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U702/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U714/buff0_reg, operation Mode is: (A2*(B:0x3ffeb))'.
DSP Report: register data_87_val_read_reg_3180626_reg is absorbed into DSP mul_16s_6s_21_2_0_U714/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U714/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U714/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U714/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U714/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U719/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U719/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U719/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U719/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U719/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U709/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U709/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U709/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U709/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U709/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U613/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U613/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U613/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U613/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U613/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U686/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U686/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U686/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U686/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U686/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U590/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U590/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U590/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U590/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U590/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U682/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U682/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U682/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U682/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U682/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U631/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U631/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U631/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U631/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U631/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U729/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U729/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U729/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U729/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U729/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U606/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U606/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U606/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U606/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U606/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U628/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_82_val_read_reg_3180681_reg is absorbed into DSP mul_16s_5ns_21_2_0_U628/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U628/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U628/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U628/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U628/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U650/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U650/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U650/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U650/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U650/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U680/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U680/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U680/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U680/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U680/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U710/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U710/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U710/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U710/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U710/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U673/buff0_reg, operation Mode is: (A2*(B:0x17))'.
DSP Report: register data_57_val_read_reg_3180951_reg is absorbed into DSP mul_16s_6ns_21_2_0_U673/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U673/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U673/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U673/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U673/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U642/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U642/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U642/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U642/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U642/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U572/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U572/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U572/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U572/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U572/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U711/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U711/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U711/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U711/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U711/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U591/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U591/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U591/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U591/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U591/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U562/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U562/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U562/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U562/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U562/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U716/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U716/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U716/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U716/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U716/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U641/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U641/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U641/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U641/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U641/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U722/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U722/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U722/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U722/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U722/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U569/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U569/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U569/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U569/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U569/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U576/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U576/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U576/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U576/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U576/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U657/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_56_val_read_reg_3180963_reg is absorbed into DSP mul_16s_5ns_21_2_0_U657/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U657/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U657/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U657/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U657/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U661/buff0_reg, operation Mode is: (A2*(B:0x3ffe6))'.
DSP Report: register data_58_val_read_reg_3180940_reg is absorbed into DSP mul_16s_6s_21_2_0_U661/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U661/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U661/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U661/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U661/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U563/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U563/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U563/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U563/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U563/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U630/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U630/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U630/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U630/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U630/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U664/buff0_reg, operation Mode is: (A2*(B:0x17))'.
DSP Report: register data_58_val_read_reg_3180940_reg is absorbed into DSP mul_16s_6ns_21_2_0_U664/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U664/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U664/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U664/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U664/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U707/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_58_val_read_reg_3180940_reg is absorbed into DSP mul_16s_5ns_21_2_0_U707/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U707/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U707/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U707/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U707/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U598/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_56_val_read_reg_3180963_reg is absorbed into DSP mul_16s_5ns_21_2_0_U598/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U598/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U598/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U598/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U598/buff0_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U589/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U589/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U589/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U589/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U589/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U717/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U717/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U717/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U717/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U717/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U675/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U675/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U675/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U675/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U675/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U638/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U638/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U638/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U638/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U638/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U646/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U646/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U646/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U646/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U646/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U570/buff0_reg, operation Mode is: (A2*(B:0x3ffe9))'.
DSP Report: register data_39_val_read_reg_3181166_pp0_iter1_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U570/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U570/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U570/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U570/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U570/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U582/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U582/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U582/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U582/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U582/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U588/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U588/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U588/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U588/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U588/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U653/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U653/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U653/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U653/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U653/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U640/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U640/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U640/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U640/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U640/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U578/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U578/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U578/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U578/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U578/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U593/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U593/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U593/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U593/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U593/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U621/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U621/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U621/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U621/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U621/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U706/buff0_reg, operation Mode is: (A2*(B:0x1b))'.
DSP Report: register data_1_val_read_reg_3181618_pp0_iter2_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U706/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U706/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U706/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U706/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U706/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U574/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U574/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U574/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U574/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U574/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U635/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U635/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U635/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U635/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U635/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U597/buff0_reg, operation Mode is: (A''*(B:0xb))'.
DSP Report: register data_0_val_read_reg_3181630_pp0_iter1_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U597/buff0_reg.
DSP Report: register data_0_val_read_reg_3181630_pp0_iter2_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U597/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U597/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U597/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U597/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U597/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U723/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U723/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U723/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U723/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U723/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U573/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U573/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U573/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U573/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U573/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U725/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U725/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U725/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U725/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U725/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U599/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U599/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U599/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U599/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U599/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U560/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U560/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U560/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U560/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U560/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U674/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U674/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U674/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U674/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U674/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U662/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U662/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U662/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U662/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U662/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U559/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U559/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U559/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U559/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U559/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U652/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U652/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U652/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U652/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U652/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U683/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U683/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U683/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U683/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U683/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U668/buff0_reg, operation Mode is: (A''*(B:0x3ffe9))'.
DSP Report: register data_9_val_read_reg_3181524_pp0_iter1_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U668/buff0_reg.
DSP Report: register data_9_val_read_reg_3181524_pp0_iter2_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U668/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U668/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U668/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U668/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U668/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U643/buff0_reg, operation Mode is: (A''*(B:0xb))'.
DSP Report: register data_14_val_read_reg_3181464_reg is absorbed into DSP mul_16s_5ns_21_2_0_U643/buff0_reg.
DSP Report: register data_14_val_read_reg_3181464_pp0_iter1_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U643/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U643/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U643/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U643/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U643/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U656/buff0_reg, operation Mode is: (A''*(B:0x1d))'.
DSP Report: register data_9_val_read_reg_3181524_pp0_iter1_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U656/buff0_reg.
DSP Report: register data_9_val_read_reg_3181524_pp0_iter2_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U656/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U656/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U656/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U656/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U656/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U655/buff0_reg, operation Mode is: (A''*(B:0xb))'.
DSP Report: register data_9_val_read_reg_3181524_reg is absorbed into DSP mul_16s_5ns_21_2_0_U655/buff0_reg.
DSP Report: register data_9_val_read_reg_3181524_pp0_iter1_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U655/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U655/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U655/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U655/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U655/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U684/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U684/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U684/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U684/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U684/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U713/buff0_reg, operation Mode is: (A2*(B:0x3ffe3))'.
DSP Report: register data_27_val_read_reg_3181305_reg is absorbed into DSP mul_16s_6s_21_2_0_U713/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U713/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U713/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U713/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U713/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U651/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_27_val_read_reg_3181305_reg is absorbed into DSP mul_16s_5ns_21_2_0_U651/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U651/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U651/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U651/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U651/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U681/buff0_reg, operation Mode is: (A''*(B:0xb))'.
DSP Report: register data_30_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U681/buff0_reg.
DSP Report: register data_30_val_read_reg_3181271_reg is absorbed into DSP mul_16s_5ns_21_2_0_U681/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U681/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U681/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U681/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U681/buff0_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln58_598_reg_144484_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_134_reg_143152_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln58_598_reg_144484_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mult_41_reg_143505_reg[1] )
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U354/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U354/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U354/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U354/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U354/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U353/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U353/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U353/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U353/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U353/buff0_reg.
WARNING: [Synth 8-3917] design myproject__GC0 has port O48[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O48[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O48[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O48[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O48[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O48[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O48[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O48[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O49[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O49[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O49[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O49[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O49[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O49[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O49[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O49[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O50[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O50[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O50[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O50[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O50[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O50[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O50[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O50[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O51[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O51[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O51[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O51[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O51[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O51[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O51[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O51[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O52[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O52[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O52[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O52[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O52[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O52[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O52[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O52[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O53[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O53[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O53[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O53[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O53[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O53[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O53[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O53[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O54[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O54[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O54[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O54[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O54[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O54[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O54[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O54[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O55[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O55[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O55[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O55[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O55[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O55[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O55[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O55[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O56[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O56[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O56[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O56[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O56[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O56[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O56[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O56[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O57[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O57[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O57[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O57[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O57[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O57[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O57[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O57[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O58[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O58[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O58[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O58[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O58[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O58[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O58[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O58[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O59[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O59[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O59[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O59[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O59[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O59[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O59[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O59[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O60[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O60[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O60[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O60[12] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_664/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_560/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_336/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_244/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:02:00 . Memory (MB): peak = 3187.328 ; gain = 1507.320 ; free physical = 88633 ; free virtual = 103323
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 325, Available = 220. Use report_utilization command for details.
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_6ns_21_2_0_U230/buff0_reg_14 : 0 0 : 322 322 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB26 mul_16s_6ns_21_2_0_U706/buff0_reg_0 : 0 0 : 322 322 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB9 mul_16s_6s_21_2_0_U644/buff0_reg_20 : 0 0 : 322 322 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6ns_21_2_0_U106/buff0_reg_16 : 0 0 : 308 308 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6ns_21_2_0_U241/buff0_reg_10 : 0 0 : 308 308 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6ns_21_2_0_U257/buff0_reg_3 : 0 0 : 308 308 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6s_21_2_0_U176/buff0_reg_c : 0 0 : 308 308 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6s_21_2_0_U89/buff0_reg_1d : 0 0 : 308 308 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19 mul_16s_6ns_21_2_0_U57/buff0_reg_0 : 0 0 : 306 306 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19 mul_16s_6s_21_2_0_U117/buff0_reg_2 : 0 0 : 306 306 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB31 mul_16s_6ns_21_2_0_U656/buff0_reg_4 : 0 0 : 298 298 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB31 mul_16s_6s_21_2_0_U668/buff0_reg_2 : 0 0 : 298 298 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6ns_21_2_0_U102/buff0_reg_5 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6ns_21_2_0_U124/buff0_reg_1e : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6ns_21_2_0_U136/buff0_reg_2 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6ns_21_2_0_U141/buff0_reg_c : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6ns_21_2_0_U163/buff0_reg_6 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6ns_21_2_0_U202/buff0_reg_19 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6ns_21_2_0_U209/buff0_reg_8 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6ns_21_2_0_U229/buff0_reg_1d : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6ns_21_2_0_U238/buff0_reg_f : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6ns_21_2_0_U265/buff0_reg_4 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6ns_21_2_0_U280/buff0_reg_10 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6ns_21_2_0_U289/buff0_reg_9 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6ns_21_2_0_U580/buff0_reg_0 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB8 mul_16s_6ns_21_2_0_U590/buff0_reg_d : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB8 mul_16s_6ns_21_2_0_U631/buff0_reg_11 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_6ns_21_2_0_U637/buff0_reg_0 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB15 mul_16s_6ns_21_2_0_U641/buff0_reg_2 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB8 mul_16s_6ns_21_2_0_U672/buff0_reg_0 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB8 mul_16s_6ns_21_2_0_U682/buff0_reg_c : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB8 mul_16s_6ns_21_2_0_U686/buff0_reg_e : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_6ns_21_2_0_U691/buff0_reg_5 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB8 mul_16s_6ns_21_2_0_U702/buff0_reg_5 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB15 mul_16s_6ns_21_2_0_U716/buff0_reg_0 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB8 mul_16s_6ns_21_2_0_U718/buff0_reg_2 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6ns_21_2_0_U81/buff0_reg_13 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6ns_21_2_0_U83/buff0_reg_b : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6ns_21_2_0_U84/buff0_reg_1f : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6s_21_2_0_U113/buff0_reg_11 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6s_21_2_0_U158/buff0_reg_9 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6s_21_2_0_U162/buff0_reg_17 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6s_21_2_0_U225/buff0_reg_a : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6s_21_2_0_U306/buff0_reg_4 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6s_21_2_0_U45/buff0_reg_e : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6s_21_2_0_U50/buff0_reg_b : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB8 mul_16s_6s_21_2_0_U584/buff0_reg_6 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB8 mul_16s_6s_21_2_0_U606/buff0_reg_f : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_6s_21_2_0_U612/buff0_reg_4 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB8 mul_16s_6s_21_2_0_U613/buff0_reg_b : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6s_21_2_0_U647/buff0_reg_3 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_6s_21_2_0_U648/buff0_reg_2 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_6s_21_2_0_U667/buff0_reg_3 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6s_21_2_0_U68/buff0_reg_12 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6s_21_2_0_U685/buff0_reg_2 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB8 mul_16s_6s_21_2_0_U709/buff0_reg_a : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB8 mul_16s_6s_21_2_0_U729/buff0_reg_10 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6s_21_2_0_U87/buff0_reg_18 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB20 mul_16s_6ns_21_2_0_U290/buff0_reg_6 : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB17 mul_16s_6ns_21_2_0_U664/buff0_reg_8 : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB20 mul_16s_6ns_21_2_0_U88/buff0_reg_2 : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB17 mul_16s_6s_21_2_0_U661/buff0_reg_4 : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_6ns_21_2_0_U177/buff0_reg_7 : 0 0 : 283 283 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6ns_21_2_0_U130/buff0_reg_6 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6ns_21_2_0_U133/buff0_reg_3 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6ns_21_2_0_U208/buff0_reg_d : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6ns_21_2_0_U313/buff0_reg_b : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB12 mul_16s_6ns_21_2_0_U673/buff0_reg_0 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6ns_21_2_0_U69/buff0_reg_5 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6ns_21_2_0_U71/buff0_reg_14 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6s_21_2_0_U108/buff0_reg_1b : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6s_21_2_0_U118/buff0_reg_e : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6s_21_2_0_U153/buff0_reg_12 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6s_21_2_0_U198/buff0_reg_0 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6s_21_2_0_U210/buff0_reg_9 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6s_21_2_0_U268/buff0_reg_17 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB24 mul_16s_6s_21_2_0_U570/buff0_reg_0 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB33 mul_16s_6s_21_2_0_U713/buff0_reg_0 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB8 mul_16s_6s_21_2_0_U714/buff0_reg_7 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_6ns_21_2_0_U103/buff0_reg_e : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_6ns_21_2_0_U119/buff0_reg_3 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U131/buff0_reg_2 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_6ns_21_2_0_U148/buff0_reg_c : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_6ns_21_2_0_U150/buff0_reg_5 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U167/buff0_reg_e : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U173/buff0_reg_c : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U180/buff0_reg_11 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U190/buff0_reg_10 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U212/buff0_reg_b : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U237/buff0_reg_7 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U256/buff0_reg_8 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U264/buff0_reg_15 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_6ns_21_2_0_U275/buff0_reg_10 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U301/buff0_reg_f : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6ns_21_2_0_U302/buff0_reg_5 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB17 mul_16s_6ns_21_2_0_U576/buff0_reg_0 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_6ns_21_2_0_U59/buff0_reg_d : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_6ns_21_2_0_U60/buff0_reg_11 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB17 mul_16s_6ns_21_2_0_U630/buff0_reg_9 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB21 mul_16s_6ns_21_2_0_U638/buff0_reg_3 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB21 mul_16s_6ns_21_2_0_U646/buff0_reg_5 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_6ns_21_2_0_U73/buff0_reg_8 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U76/buff0_reg_0 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U77/buff0_reg_d : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_6s_21_2_0_U142/buff0_reg_9 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U152/buff0_reg_9 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_6s_21_2_0_U195/buff0_reg_0 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_6s_21_2_0_U228/buff0_reg_a : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6s_21_2_0_U236/buff0_reg_a : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_6s_21_2_0_U250/buff0_reg_3 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6s_21_2_0_U272/buff0_reg_7 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_6s_21_2_0_U273/buff0_reg_4 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6s_21_2_0_U311/buff0_reg_6 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U41/buff0_reg_5 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB25 mul_16s_6s_21_2_0_U593/buff0_reg_0 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7 mul_16s_6s_21_2_0_U605/buff0_reg_4 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7 mul_16s_6s_21_2_0_U724/buff0_reg_6 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U79/buff0_reg_a : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6s_21_2_0_U86/buff0_reg_4 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_6s_21_2_0_U91/buff0_reg_2 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6s_21_2_0_U96/buff0_reg_2 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6ns_21_2_0_U227/buff0_reg_8 : 0 0 : 267 267 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6s_21_2_0_U187/buff0_reg_b : 0 0 : 267 267 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6ns_21_2_0_U105/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB20 mul_16s_6ns_21_2_0_U109/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6ns_21_2_0_U122/buff0_reg_19 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6ns_21_2_0_U123/buff0_reg_17 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6ns_21_2_0_U139/buff0_reg_d : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_6ns_21_2_0_U151/buff0_reg_a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6ns_21_2_0_U170/buff0_reg_b : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6ns_21_2_0_U191/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6ns_21_2_0_U194/buff0_reg_12 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6ns_21_2_0_U215/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_6ns_21_2_0_U219/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6ns_21_2_0_U224/buff0_reg_a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_6ns_21_2_0_U231/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6ns_21_2_0_U233/buff0_reg_1b : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6ns_21_2_0_U243/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_6ns_21_2_0_U255/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_6ns_21_2_0_U266/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_6ns_21_2_0_U292/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6ns_21_2_0_U298/buff0_reg_11 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6ns_21_2_0_U305/buff0_reg_18 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6ns_21_2_0_U49/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6ns_21_2_0_U53/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6ns_21_2_0_U55/buff0_reg_13 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB29 mul_16s_6ns_21_2_0_U560/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6ns_21_2_0_U62/buff0_reg_19 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB24 mul_16s_6ns_21_2_0_U640/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB30 mul_16s_6ns_21_2_0_U662/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6ns_21_2_0_U67/buff0_reg_16 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6ns_21_2_0_U85/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6s_21_2_0_U126/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6s_21_2_0_U135/buff0_reg_a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U161/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6s_21_2_0_U172/buff0_reg_f : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6s_21_2_0_U175/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6s_21_2_0_U203/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_6s_21_2_0_U214/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6s_21_2_0_U235/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_6s_21_2_0_U242/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6s_21_2_0_U246/buff0_reg_c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6s_21_2_0_U251/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6s_21_2_0_U258/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6s_21_2_0_U259/buff0_reg_15 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6s_21_2_0_U261/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6s_21_2_0_U263/buff0_reg_e : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6s_21_2_0_U267/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U276/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6s_21_2_0_U277/buff0_reg_10 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_6s_21_2_0_U281/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6s_21_2_0_U285/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6s_21_2_0_U286/buff0_reg_1a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6s_21_2_0_U287/buff0_reg_b : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6s_21_2_0_U303/buff0_reg_1c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_6s_21_2_0_U307/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB30 mul_16s_6s_21_2_0_U559/buff0_reg_3 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB29 mul_16s_6s_21_2_0_U573/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB24 mul_16s_6s_21_2_0_U578/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB24 mul_16s_6s_21_2_0_U582/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB13 mul_16s_6s_21_2_0_U591/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB29 mul_16s_6s_21_2_0_U599/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6s_21_2_0_U61/buff0_reg_18 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB30 mul_16s_6s_21_2_0_U652/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB24 mul_16s_6s_21_2_0_U653/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB30 mul_16s_6s_21_2_0_U674/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB10 mul_16s_6s_21_2_0_U680/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB31 mul_16s_6s_21_2_0_U684/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB13 mul_16s_6s_21_2_0_U711/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6ns_21_2_0_U111/buff0_reg_d : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6ns_21_2_0_U137/buff0_reg_b : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_6ns_21_2_0_U168/buff0_reg_f : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6ns_21_2_0_U171/buff0_reg_c : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6ns_21_2_0_U213/buff0_reg_0 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_6ns_21_2_0_U271/buff0_reg_1a : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_6ns_21_2_0_U295/buff0_reg_13 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB9 mul_16s_6ns_21_2_0_U601/buff0_reg_21 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB28 mul_16s_6ns_21_2_0_U607/buff0_reg_2a : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4 mul_16s_6ns_21_2_0_U636/buff0_reg_1e : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB23 mul_16s_6ns_21_2_0_U645/buff0_reg_29 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB28 mul_16s_6ns_21_2_0_U696/buff0_reg_2e : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_6ns_21_2_0_U98/buff0_reg_11 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_6s_21_2_0_U100/buff0_reg_1b : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_6s_21_2_0_U138/buff0_reg_16 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6s_21_2_0_U166/buff0_reg_3 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_6s_21_2_0_U207/buff0_reg_10 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6s_21_2_0_U211/buff0_reg_4 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6s_21_2_0_U217/buff0_reg_6 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6s_21_2_0_U221/buff0_reg_9 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6s_21_2_0_U283/buff0_reg_a : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6s_21_2_0_U309/buff0_reg_2 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6s_21_2_0_U40/buff0_reg_5 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_6s_21_2_0_U43/buff0_reg_12 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6s_21_2_0_U571/buff0_reg_1d : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB23 mul_16s_6s_21_2_0_U624/buff0_reg_27 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB23 mul_16s_6s_21_2_0_U629/buff0_reg_28 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB22 mul_16s_6s_21_2_0_U678/buff0_reg_26 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6s_21_2_0_U688/buff0_reg_1c : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_6s_21_2_0_U78/buff0_reg_18 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_5ns_21_2_0_U155/buff0_reg_5 : 0 0 : 204 204 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB26 mul_16s_5ns_21_2_0_U597/buff0_reg_5 : 0 0 : 204 204 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB34 mul_16s_5ns_21_2_0_U633/buff0_reg_2f : 0 0 : 204 204 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB31 mul_16s_5ns_21_2_0_U643/buff0_reg_0 : 0 0 : 204 204 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB31 mul_16s_5ns_21_2_0_U655/buff0_reg_5 : 0 0 : 204 204 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB33 mul_16s_5ns_21_2_0_U681/buff0_reg_4 : 0 0 : 204 204 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_5ns_21_2_0_U182/buff0_reg_c : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_5ns_21_2_0_U282/buff0_reg_14 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB20 mul_16s_5ns_21_2_0_U58/buff0_reg_0 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB17 mul_16s_5ns_21_2_0_U598/buff0_reg_b : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB34 mul_16s_5ns_21_2_0_U608/buff0_reg_31 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7 mul_16s_5ns_21_2_0_U615/buff0_reg_2 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB10 mul_16s_5ns_21_2_0_U628/buff0_reg_0 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB17 mul_16s_5ns_21_2_0_U657/buff0_reg_2 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB17 mul_16s_5ns_21_2_0_U707/buff0_reg_a : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_5ns_21_2_0_U101/buff0_reg_6 : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_5ns_21_2_0_U199/buff0_reg_a : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_5ns_21_2_0_U64/buff0_reg_13 : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB33 mul_16s_5ns_21_2_0_U651/buff0_reg_2 : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_5ns_21_2_0_U82/buff0_reg_5 : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19 mul_16s_5ns_21_2_0_U99/buff0_reg_3 : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_5ns_21_2_0_U107/buff0_reg_12 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_5ns_21_2_0_U112/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_5ns_21_2_0_U149/buff0_reg_a : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_5ns_21_2_0_U156/buff0_reg_7 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_5ns_21_2_0_U157/buff0_reg_8 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_5ns_21_2_0_U160/buff0_reg_17 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_5ns_21_2_0_U174/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_5ns_21_2_0_U178/buff0_reg_16 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_5ns_21_2_0_U179/buff0_reg_19 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_5ns_21_2_0_U192/buff0_reg_15 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_5ns_21_2_0_U193/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_5ns_21_2_0_U197/buff0_reg_9 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_5ns_21_2_0_U223/buff0_reg_3 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_5ns_21_2_0_U245/buff0_reg_b : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_5ns_21_2_0_U249/buff0_reg_f : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_5ns_21_2_0_U252/buff0_reg_f : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_5ns_21_2_0_U253/buff0_reg_1a : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_5ns_21_2_0_U254/buff0_reg_15 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_5ns_21_2_0_U279/buff0_reg_20 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_5ns_21_2_0_U284/buff0_reg_7 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_5ns_21_2_0_U300/buff0_reg_3 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_5ns_21_2_0_U308/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_5ns_21_2_0_U46/buff0_reg_c : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_5ns_21_2_0_U51/buff0_reg_e : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_5ns_21_2_0_U54/buff0_reg_b : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7 mul_16s_5ns_21_2_0_U558/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB28 mul_16s_5ns_21_2_0_U561/buff0_reg_2b : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB17 mul_16s_5ns_21_2_0_U563/buff0_reg_6 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB8 mul_16s_5ns_21_2_0_U566/buff0_reg_3 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB16 mul_16s_5ns_21_2_0_U569/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB26 mul_16s_5ns_21_2_0_U574/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB24 mul_16s_5ns_21_2_0_U588/buff0_reg_4 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB28 mul_16s_5ns_21_2_0_U610/buff0_reg_2c : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB18 mul_16s_5ns_21_2_0_U611/buff0_reg_25 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB26 mul_16s_5ns_21_2_0_U635/buff0_reg_4 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_5ns_21_2_0_U65/buff0_reg_7 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB10 mul_16s_5ns_21_2_0_U650/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB14 mul_16s_5ns_21_2_0_U670/buff0_reg_24 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB21 mul_16s_5ns_21_2_0_U675/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB9 mul_16s_5ns_21_2_0_U679/buff0_reg_1f : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_5ns_21_2_0_U692/buff0_reg_6 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB14 mul_16s_5ns_21_2_0_U697/buff0_reg_23 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB10 mul_16s_5ns_21_2_0_U710/buff0_reg_6 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB21 mul_16s_5ns_21_2_0_U717/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB8 mul_16s_5ns_21_2_0_U719/buff0_reg_9 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB16 mul_16s_5ns_21_2_0_U722/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB27 mul_16s_5ns_21_2_0_U723/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB29 mul_16s_5ns_21_2_0_U725/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB11 mul_16s_5ns_21_2_0_U726/buff0_reg_22 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB28 mul_16s_5ns_21_2_0_U731/buff0_reg_2d : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_5ns_21_2_0_U92/buff0_reg_9 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U104/buff0_reg_6 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U114/buff0_reg_4 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U115/buff0_reg_4 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U128/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_5ns_21_2_0_U134/buff0_reg_11 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U146/buff0_reg_6 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U164/buff0_reg_d : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_5ns_21_2_0_U188/buff0_reg_d : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U189/buff0_reg_e : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U222/buff0_reg_12 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_5ns_21_2_0_U226/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U234/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U239/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_5ns_21_2_0_U260/buff0_reg_14 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U262/buff0_reg_8 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U269/buff0_reg_a : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U288/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U299/buff0_reg_e : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U304/buff0_reg_7 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U310/buff0_reg_14 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject__GC0 mul_16s_5ns_21_2_0_U353/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject__GC0 mul_16s_5ns_21_2_0_U354/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U44/buff0_reg_13 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U52/buff0_reg_c : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB13 mul_16s_5ns_21_2_0_U562/buff0_reg_6 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB13 mul_16s_5ns_21_2_0_U572/buff0_reg_5 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB19 mul_16s_5ns_21_2_0_U589/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB25 mul_16s_5ns_21_2_0_U621/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_5ns_21_2_0_U63/buff0_reg_5 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB13 mul_16s_5ns_21_2_0_U642/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB30 mul_16s_5ns_21_2_0_U683/buff0_reg_4 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U70/buff0_reg_3 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U74/buff0_reg_6 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U95/buff0_reg_3 : 0 0 : 157 157 : Used 1 time 0
 DSP resource Status: mul_16s_6s_21_2_0_U161/buff0_reg_0 0 266 266: Used 1 time : Accepted (155 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U239/buff0_reg_2 0 157 157: Used 1 time : Rejected (304 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U115/buff0_reg_4 0 157 157: Used 1 time : Rejected (294 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U243/buff0_reg_5 0 266 266: Used 1 time : Accepted (138 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U74/buff0_reg_6 0 157 157: Used 1 time : Rejected (324 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U276/buff0_reg_7 0 266 266: Used 1 time : Accepted (169 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U215/buff0_reg_8 0 266 266: Used 1 time : Accepted (133 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U161/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U161/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U161/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U161/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U161/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U243/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U243/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U243/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U243/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U243/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U276/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U276/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U276/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U276/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U276/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U215/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U215/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U215/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U215/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U215/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U213/buff0_reg_0 0 251 251: Used 1 time : Accepted (194 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U309/buff0_reg_2 0 251 251: Used 1 time : Accepted (211 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U166/buff0_reg_3 0 251 251: Used 1 time : Accepted (205 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U211/buff0_reg_4 0 251 251: Used 1 time : Accepted (207 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U40/buff0_reg_5 0 251 251: Used 1 time : Accepted (212 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U217/buff0_reg_6 0 251 251: Used 1 time : Accepted (208 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U213/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U213/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U213/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U213/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U213/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U309/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U309/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U309/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U309/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U309/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U166/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U166/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U166/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U166/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U166/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U211/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U211/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U211/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U211/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U211/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U40/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U40/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U40/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U40/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U40/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U217/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U217/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U217/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U217/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U217/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U156/buff0_reg_7 0 172 172: Used 1 time : Rejected (244 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U283/buff0_reg_a 0 251 251: Used 1 time : Accepted (210 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U221/buff0_reg_9 0 251 251: Used 1 time : Accepted (209 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U137/buff0_reg_b 0 251 251: Used 1 time : Accepted (191 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U111/buff0_reg_d 0 251 251: Used 1 time : Accepted (190 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U171/buff0_reg_c 0 251 251: Used 1 time : Accepted (193 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U283/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U283/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U283/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U283/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U283/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U221/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U221/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U221/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U221/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U221/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U137/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U137/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U137/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U137/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U137/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U111/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U111/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U111/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U111/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U111/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U171/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U171/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U171/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U171/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U171/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U234/buff0_reg_0 0 157 157: Used 1 time : Rejected (303 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U288/buff0_reg_2 0 157 157: Used 1 time : Rejected (308 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U265/buff0_reg_4 0 292 292: Used 1 time : Accepted (22 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U70/buff0_reg_3 0 157 157: Used 1 time : Rejected (323 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U104/buff0_reg_6 0 157 157: Used 1 time : Rejected (292 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U304/buff0_reg_7 0 157 157: Used 1 time : Rejected (310 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U262/buff0_reg_8 0 157 157: Used 1 time : Rejected (306 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U225/buff0_reg_a 0 292 292: Used 1 time : Accepted (43 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U158/buff0_reg_9 0 292 292: Used 1 time : Accepted (41 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U50/buff0_reg_b 0 292 292: Used 1 time : Accepted (46 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U141/buff0_reg_c 0 292 292: Used 1 time : Accepted (16 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U164/buff0_reg_d 0 157 157: Used 1 time : Rejected (298 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U299/buff0_reg_e 0 157 157: Used 1 time : Rejected (309 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U265/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U265/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U265/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U265/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U265/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U225/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U225/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U225/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U225/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U225/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U158/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U158/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U158/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U158/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U158/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U50/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U50/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U50/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U50/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U50/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U141/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U141/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U141/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U141/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U141/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U198/buff0_reg_0 0 282 282: Used 1 time : Accepted (74 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U128/buff0_reg_2 0 157 157: Used 1 time : Rejected (295 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U114/buff0_reg_4 0 157 157: Used 1 time : Rejected (293 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U130/buff0_reg_6 0 282 282: Used 1 time : Accepted (64 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U69/buff0_reg_5 0 282 282: Used 1 time : Accepted (69 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U53/buff0_reg_7 0 266 266: Used 1 time : Accepted (145 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U261/buff0_reg_9 0 266 266: Used 1 time : Accepted (166 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U269/buff0_reg_a 0 157 157: Used 1 time : Rejected (307 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U313/buff0_reg_b 0 282 282: Used 1 time : Accepted (67 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U208/buff0_reg_d 0 282 282: Used 1 time : Accepted (66 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U52/buff0_reg_c 0 157 157: Used 1 time : Rejected (315 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U189/buff0_reg_e 0 157 157: Used 1 time : Rejected (300 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U198/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffed))'.
DSP Report: register data_24_val_read_reg_3223459_reg is absorbed into DSP mul_16s_6s_21_2_0_U198/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U198/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U198/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U198/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U198/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U130/buff0_reg, operation Mode is (post resource management): (A2*(B:0x13))'.
DSP Report: register data_22_val_read_reg_3223483_reg is absorbed into DSP mul_16s_6ns_21_2_0_U130/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U130/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U130/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U130/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U130/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U69/buff0_reg, operation Mode is (post resource management): (A2*(B:0x1a))'.
DSP Report: register data_26_val_read_reg_3223436_reg is absorbed into DSP mul_16s_6ns_21_2_0_U69/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U69/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U69/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U69/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U69/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U53/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U53/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U53/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U53/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U53/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U261/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U261/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U261/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U261/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U261/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U313/buff0_reg, operation Mode is (post resource management): (A2*(B:0x13))'.
DSP Report: register data_24_val_read_reg_3223459_reg is absorbed into DSP mul_16s_6ns_21_2_0_U313/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U313/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U313/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U313/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U313/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U208/buff0_reg, operation Mode is (post resource management): (A2*(B:0x16))'.
DSP Report: register data_26_val_read_reg_3223436_reg is absorbed into DSP mul_16s_6ns_21_2_0_U208/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U208/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U208/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U208/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U208/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U76/buff0_reg_0 0 269 269: Used 1 time : Accepted (103 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U131/buff0_reg_2 0 269 269: Used 1 time : Accepted (82 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U95/buff0_reg_3 0 157 157: Used 1 time : Rejected (325 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U41/buff0_reg_5 0 269 269: Used 1 time : Accepted (114 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U237/buff0_reg_7 0 269 269: Used 1 time : Accepted (90 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U146/buff0_reg_6 0 157 157: Used 1 time : Rejected (297 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U152/buff0_reg_9 0 269 269: Used 1 time : Accepted (106 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U256/buff0_reg_8 0 269 269: Used 1 time : Accepted (91 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U79/buff0_reg_a 0 269 269: Used 1 time : Accepted (118 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U212/buff0_reg_b 0 269 269: Used 1 time : Accepted (89 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U77/buff0_reg_d 0 269 269: Used 1 time : Accepted (104 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U173/buff0_reg_c 0 269 269: Used 1 time : Accepted (86 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U301/buff0_reg_f 0 269 269: Used 1 time : Accepted (94 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U167/buff0_reg_e 0 269 269: Used 1 time : Accepted (85 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U190/buff0_reg_10 0 269 269: Used 1 time : Accepted (88 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U180/buff0_reg_11 0 269 269: Used 1 time : Accepted (87 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U222/buff0_reg_12 0 157 157: Used 1 time : Rejected (301 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U44/buff0_reg_13 0 157 157: Used 1 time : Rejected (314 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U310/buff0_reg_14 0 157 157: Used 1 time : Rejected (311 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U264/buff0_reg_15 0 269 269: Used 1 time : Accepted (92 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U76/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U76/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U76/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U76/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U76/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U131/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U131/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U131/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U131/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U131/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U41/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U41/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U41/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U41/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U41/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U237/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U237/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U237/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U237/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U237/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U152/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U152/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U152/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U152/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U152/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U256/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U256/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U256/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U256/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U256/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U79/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U79/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U79/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U79/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U79/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U212/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U212/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U212/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U212/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U212/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U77/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U77/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U77/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U77/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U77/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U173/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U173/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U173/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U173/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U173/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U301/buff0_reg, operation Mode is (post resource management): (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U301/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U301/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U301/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U301/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U167/buff0_reg, operation Mode is (post resource management): (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U167/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U167/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U167/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U167/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U190/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U190/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U190/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U190/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U190/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U180/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U180/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U180/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U180/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U180/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U264/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U264/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U264/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U264/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U264/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U126/buff0_reg_0 0 266 266: Used 1 time : Accepted (153 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U223/buff0_reg_3 0 172 172: Used 1 time : Rejected (253 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U191/buff0_reg_2 0 266 266: Used 1 time : Accepted (131 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U49/buff0_reg_5 0 266 266: Used 1 time : Accepted (144 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U203/buff0_reg_6 0 266 266: Used 1 time : Accepted (158 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U267/buff0_reg_7 0 266 266: Used 1 time : Accepted (168 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U157/buff0_reg_8 0 172 172: Used 1 time : Rejected (245 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U197/buff0_reg_9 0 172 172: Used 1 time : Rejected (252 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U135/buff0_reg_a 0 266 266: Used 1 time : Accepted (154 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U170/buff0_reg_b 0 266 266: Used 1 time : Accepted (130 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U46/buff0_reg_c 0 172 172: Used 1 time : Rejected (263 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U126/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U126/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U126/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U126/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U126/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U191/buff0_reg, operation Mode is (post resource management): (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U191/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U191/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U191/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U191/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U49/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U49/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U49/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U49/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U49/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U203/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U203/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U203/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U203/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U203/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U267/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U267/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U267/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U267/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U267/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U135/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U135/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U135/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U135/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U135/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U170/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U170/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U170/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U170/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U170/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U308/buff0_reg_0 0 172 172: Used 1 time : Rejected (262 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U96/buff0_reg_2 0 269 269: Used 1 time : Accepted (121 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U302/buff0_reg_5 0 269 269: Used 1 time : Accepted (95 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U86/buff0_reg_4 0 269 269: Used 1 time : Accepted (119 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U311/buff0_reg_6 0 269 269: Used 1 time : Accepted (113 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U272/buff0_reg_7 0 269 269: Used 1 time : Accepted (111 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U227/buff0_reg_8 0 267 267: Used 1 time : Accepted (122 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U236/buff0_reg_a 0 269 269: Used 1 time : Accepted (109 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U187/buff0_reg_b 0 267 267: Used 1 time : Accepted (123 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U96/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U96/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U96/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U96/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U96/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U302/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U302/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U302/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U302/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U302/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U86/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U86/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U86/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U86/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U86/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U311/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U311/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U311/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U311/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U311/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U272/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U272/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U272/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U272/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U272/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U227/buff0_reg, operation Mode is (post resource management): (A2*(B:0x15))'.
DSP Report: register data_13_val_read_reg_3223576_reg is absorbed into DSP mul_16s_6ns_21_2_0_U227/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U227/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U227/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U227/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U227/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U236/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U236/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U236/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U236/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U236/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U187/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffed))'.
DSP Report: register data_13_val_read_reg_3223576_reg is absorbed into DSP mul_16s_6s_21_2_0_U187/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U187/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U187/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U187/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U187/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U251/buff0_reg_0 0 266 266: Used 1 time : Accepted (163 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U133/buff0_reg_3 0 282 282: Used 1 time : Accepted (65 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U258/buff0_reg_2 0 266 266: Used 1 time : Accepted (164 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U82/buff0_reg_5 0 173 173: Used 1 time : Rejected (239 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U284/buff0_reg_7 0 172 172: Used 1 time : Rejected (260 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U210/buff0_reg_9 0 282 282: Used 1 time : Accepted (75 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U224/buff0_reg_a 0 266 266: Used 1 time : Accepted (135 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U139/buff0_reg_d 0 266 266: Used 1 time : Accepted (128 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U246/buff0_reg_c 0 266 266: Used 1 time : Accepted (162 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U287/buff0_reg_b 0 266 266: Used 1 time : Accepted (174 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U252/buff0_reg_f 0 172 172: Used 1 time : Rejected (256 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U118/buff0_reg_e 0 282 282: Used 1 time : Accepted (72 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U277/buff0_reg_10 0 266 266: Used 1 time : Accepted (170 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U298/buff0_reg_11 0 266 266: Used 1 time : Accepted (142 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U153/buff0_reg_12 0 282 282: Used 1 time : Accepted (73 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U55/buff0_reg_13 0 266 266: Used 1 time : Accepted (146 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U254/buff0_reg_15 0 172 172: Used 1 time : Rejected (258 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U71/buff0_reg_14 0 282 282: Used 1 time : Accepted (70 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U67/buff0_reg_16 0 266 266: Used 1 time : Accepted (151 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U268/buff0_reg_17 0 282 282: Used 1 time : Accepted (76 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U62/buff0_reg_19 0 266 266: Used 1 time : Accepted (148 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U61/buff0_reg_18 0 266 266: Used 1 time : Accepted (183 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U251/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U251/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U251/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U251/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U251/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U133/buff0_reg, operation Mode is (post resource management): (A2*(B:0x17))'.
DSP Report: register data_11_val_read_reg_3223601_reg is absorbed into DSP mul_16s_6ns_21_2_0_U133/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U133/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U133/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U133/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U133/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U258/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U258/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U258/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U258/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U258/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U210/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffe5))'.
DSP Report: register data_11_val_read_reg_3223601_reg is absorbed into DSP mul_16s_6s_21_2_0_U210/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U210/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U210/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U210/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U210/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U224/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U224/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U224/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U224/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U224/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U139/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U139/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U139/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U139/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U139/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U246/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U246/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U246/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U246/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U246/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U287/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U287/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U287/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U287/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U287/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U118/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffe9))'.
DSP Report: register data_14_val_read_reg_3223564_reg is absorbed into DSP mul_16s_6s_21_2_0_U118/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U118/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U118/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U118/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U118/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U277/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U277/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U277/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U277/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U277/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U298/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U298/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U298/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U298/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U298/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U153/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffe9))'.
DSP Report: register data_11_val_read_reg_3223601_reg is absorbed into DSP mul_16s_6s_21_2_0_U153/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U153/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U153/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U153/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U153/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U55/buff0_reg, operation Mode is (post resource management): (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U55/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U55/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U55/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U55/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U71/buff0_reg, operation Mode is (post resource management): (A2*(B:0x1b))'.
DSP Report: register data_14_val_read_reg_3223564_reg is absorbed into DSP mul_16s_6ns_21_2_0_U71/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U71/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U71/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U71/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U71/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U67/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U67/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U67/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U67/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U67/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U268/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffe3))'.
DSP Report: register data_14_val_read_reg_3223564_reg is absorbed into DSP mul_16s_6s_21_2_0_U268/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U268/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U268/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U268/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U268/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U62/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U62/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U62/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U62/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U62/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U61/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U61/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U61/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U61/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U61/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U51/buff0_reg_e 0 172 172: Used 1 time : Rejected (264 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U168/buff0_reg_f 0 251 251: Used 1 time : Accepted (192 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U207/buff0_reg_10 0 251 251: Used 1 time : Accepted (206 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U168/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U168/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U168/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U168/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U168/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U207/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U207/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U207/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U207/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U207/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U255/buff0_reg_0 0 266 266: Used 1 time : Accepted (139 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U214/buff0_reg_2 0 266 266: Used 1 time : Accepted (159 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U300/buff0_reg_3 0 172 172: Used 1 time : Rejected (261 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U255/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U255/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U255/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U255/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U255/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U214/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U214/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U214/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U214/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U214/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U98/buff0_reg_11 0 251 251: Used 1 time : Accepted (202 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U43/buff0_reg_12 0 251 251: Used 1 time : Accepted (213 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U98/buff0_reg, operation Mode is (post resource management): (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U98/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U98/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U98/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U98/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U43/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U43/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U43/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U43/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U43/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U295/buff0_reg_13 0 251 251: Used 1 time : Accepted (196 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U230/buff0_reg_14 0 322 322: Used 1 time : Accepted (1 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U295/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U295/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U295/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U295/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U295/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U230/buff0_reg, operation Mode is (post resource management): (A2*(B:0x1b))'.
DSP Report: register data_28_val_read_reg_3223414_reg is absorbed into DSP mul_16s_6ns_21_2_0_U230/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U230/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U230/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U230/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U230/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U105/buff0_reg_2 0 266 266: Used 1 time : Accepted (124 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U235/buff0_reg_0 0 266 266: Used 1 time : Accepted (160 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U285/buff0_reg_7 0 266 266: Used 1 time : Accepted (172 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U63/buff0_reg_5 0 157 157: Used 1 time : Rejected (320 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U257/buff0_reg_3 0 308 308: Used 1 time : Accepted (6 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U175/buff0_reg_9 0 266 266: Used 1 time : Accepted (157 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U85/buff0_reg_8 0 266 266: Used 1 time : Accepted (152 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U199/buff0_reg_a 0 173 173: Used 1 time : Rejected (236 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U176/buff0_reg_c 0 308 308: Used 1 time : Accepted (7 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U188/buff0_reg_d 0 157 157: Used 1 time : Rejected (299 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U172/buff0_reg_f 0 266 266: Used 1 time : Accepted (156 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U263/buff0_reg_e 0 266 266: Used 1 time : Accepted (167 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U241/buff0_reg_10 0 308 308: Used 1 time : Accepted (5 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U134/buff0_reg_11 0 157 157: Used 1 time : Rejected (296 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U194/buff0_reg_12 0 266 266: Used 1 time : Accepted (132 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U64/buff0_reg_13 0 173 173: Used 1 time : Rejected (237 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U259/buff0_reg_15 0 266 266: Used 1 time : Accepted (165 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U260/buff0_reg_14 0 157 157: Used 1 time : Rejected (305 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U305/buff0_reg_18 0 266 266: Used 1 time : Accepted (143 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U123/buff0_reg_17 0 266 266: Used 1 time : Accepted (127 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U106/buff0_reg_16 0 308 308: Used 1 time : Accepted (4 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U122/buff0_reg_19 0 266 266: Used 1 time : Accepted (126 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U286/buff0_reg_1a 0 266 266: Used 1 time : Accepted (173 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U233/buff0_reg_1b 0 266 266: Used 1 time : Accepted (137 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U89/buff0_reg_1d 0 308 308: Used 1 time : Accepted (8 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U303/buff0_reg_1c 0 266 266: Used 1 time : Accepted (175 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U105/buff0_reg, operation Mode is (post resource management): (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U105/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U105/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U105/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U105/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U235/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U235/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U235/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U235/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U235/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U285/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U285/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U285/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U285/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U285/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U257/buff0_reg, operation Mode is (post resource management): (A2*(B:0x1a))'.
DSP Report: register data_16_val_read_reg_3223543_reg is absorbed into DSP mul_16s_6ns_21_2_0_U257/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U257/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U257/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U257/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U257/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U175/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U175/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U175/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U175/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U175/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U85/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U85/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U85/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U85/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U85/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U176/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffeb))'.
DSP Report: register data_15_val_read_reg_3223553_reg is absorbed into DSP mul_16s_6s_21_2_0_U176/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U176/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U176/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U176/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U176/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U172/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U172/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U172/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U172/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U172/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U263/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U263/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U263/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U263/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U263/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U241/buff0_reg, operation Mode is (post resource management): (A2*(B:0x1b))'.
DSP Report: register data_15_val_read_reg_3223553_reg is absorbed into DSP mul_16s_6ns_21_2_0_U241/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U241/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U241/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U241/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U241/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U194/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U194/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U194/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U194/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U194/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U259/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U259/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U259/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U259/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U259/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U305/buff0_reg, operation Mode is (post resource management): (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U305/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U305/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U305/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U305/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U123/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U123/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U123/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U123/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U123/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U106/buff0_reg, operation Mode is (post resource management): (A2*(B:0x13))'.
DSP Report: register data_15_val_read_reg_3223553_reg is absorbed into DSP mul_16s_6ns_21_2_0_U106/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U106/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U106/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U106/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U106/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U122/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U122/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U122/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U122/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U122/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U286/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U286/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U286/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U286/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U286/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U233/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U233/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U233/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U233/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U233/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U89/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffe9))'.
DSP Report: register data_15_val_read_reg_3223553_reg is absorbed into DSP mul_16s_6s_21_2_0_U89/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U89/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U89/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U89/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U89/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U303/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U303/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U303/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U303/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U303/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U138/buff0_reg_16 0 251 251: Used 1 time : Accepted (204 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U160/buff0_reg_17 0 172 172: Used 1 time : Rejected (246 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U78/buff0_reg_18 0 251 251: Used 1 time : Accepted (219 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U179/buff0_reg_19 0 172 172: Used 1 time : Rejected (249 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U271/buff0_reg_1a 0 251 251: Used 1 time : Accepted (195 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U100/buff0_reg_1b 0 251 251: Used 1 time : Accepted (203 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U138/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U138/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U138/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U138/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U138/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U78/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U78/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U78/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U78/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U78/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U271/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U271/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U271/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U271/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U271/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U100/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U100/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U100/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U100/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U100/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U226/buff0_reg_0 0 157 157: Used 1 time : Rejected (302 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U307/buff0_reg_2 0 266 266: Used 1 time : Accepted (176 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U281/buff0_reg_4 0 266 266: Used 1 time : Accepted (171 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U219/buff0_reg_5 0 266 266: Used 1 time : Accepted (134 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U242/buff0_reg_7 0 266 266: Used 1 time : Accepted (161 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U292/buff0_reg_6 0 266 266: Used 1 time : Accepted (141 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U231/buff0_reg_8 0 266 266: Used 1 time : Accepted (136 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U266/buff0_reg_9 0 266 266: Used 1 time : Accepted (140 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U151/buff0_reg_a 0 266 266: Used 1 time : Accepted (129 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U307/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U307/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U307/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U307/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U307/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U281/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U281/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U281/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U281/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U281/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U219/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U219/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U219/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U219/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U219/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U242/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U242/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U242/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U242/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U242/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U292/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U292/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U292/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U292/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U292/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U231/buff0_reg, operation Mode is (post resource management): (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U231/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U231/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U231/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U231/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U266/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U266/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U266/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U266/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U266/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U151/buff0_reg, operation Mode is (post resource management): (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U151/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U151/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U151/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U151/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U193/buff0_reg_0 0 172 172: Used 1 time : Rejected (251 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U102/buff0_reg_5 0 292 292: Used 1 time : Accepted (13 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U306/buff0_reg_4 0 292 292: Used 1 time : Accepted (44 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U136/buff0_reg_2 0 292 292: Used 1 time : Accepted (15 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U65/buff0_reg_7 0 172 172: Used 1 time : Rejected (276 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U163/buff0_reg_6 0 292 292: Used 1 time : Accepted (17 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U209/buff0_reg_8 0 292 292: Used 1 time : Accepted (19 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U289/buff0_reg_9 0 292 292: Used 1 time : Accepted (24 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U149/buff0_reg_a 0 172 172: Used 1 time : Rejected (243 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U83/buff0_reg_b 0 292 292: Used 1 time : Accepted (38 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U182/buff0_reg_c 0 188 188: Used 1 time : Rejected (226 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U45/buff0_reg_e 0 292 292: Used 1 time : Accepted (45 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U238/buff0_reg_f 0 292 292: Used 1 time : Accepted (21 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U280/buff0_reg_10 0 292 292: Used 1 time : Accepted (23 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U113/buff0_reg_11 0 292 292: Used 1 time : Accepted (40 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U68/buff0_reg_12 0 292 292: Used 1 time : Accepted (54 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U81/buff0_reg_13 0 292 292: Used 1 time : Accepted (37 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U282/buff0_reg_14 0 188 188: Used 1 time : Rejected (227 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U192/buff0_reg_15 0 172 172: Used 1 time : Rejected (250 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U178/buff0_reg_16 0 172 172: Used 1 time : Rejected (248 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U162/buff0_reg_17 0 292 292: Used 1 time : Accepted (42 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U87/buff0_reg_18 0 292 292: Used 1 time : Accepted (58 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U202/buff0_reg_19 0 292 292: Used 1 time : Accepted (18 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U253/buff0_reg_1a 0 172 172: Used 1 time : Rejected (257 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U108/buff0_reg_1b 0 282 282: Used 1 time : Accepted (71 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U229/buff0_reg_1d 0 292 292: Used 1 time : Accepted (20 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U124/buff0_reg_1e 0 292 292: Used 1 time : Accepted (14 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U84/buff0_reg_1f 0 292 292: Used 1 time : Accepted (39 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U279/buff0_reg_20 0 172 172: Used 1 time : Rejected (259 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U102/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U102/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U102/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U102/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U102/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U306/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U306/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U306/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U306/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U306/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U136/buff0_reg, operation Mode is (post resource management): (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U136/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U136/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U136/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U136/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U163/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U163/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U163/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U163/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U163/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U209/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U209/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U209/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U209/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U209/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U289/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U289/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U289/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U289/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U289/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U83/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U83/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U83/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U83/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U83/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U45/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U45/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U45/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U45/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U45/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U238/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U238/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U238/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U238/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U238/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U280/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U280/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U280/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U280/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U280/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U113/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U113/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U113/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U113/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U113/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U68/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U68/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U68/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U68/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U68/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U81/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U81/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U81/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U81/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U81/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U162/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U162/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U162/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U162/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U162/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U87/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U87/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U87/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U87/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U87/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U202/buff0_reg, operation Mode is (post resource management): (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U202/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U202/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U202/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U202/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U108/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffe9))'.
DSP Report: register data_6_val_read_reg_3223658_reg is absorbed into DSP mul_16s_6s_21_2_0_U108/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U108/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U108/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U108/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U108/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U229/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U229/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U229/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U229/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U229/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U124/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U124/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U124/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U124/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U124/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U84/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U84/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U84/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U84/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U84/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U91/buff0_reg_2 0 269 269: Used 1 time : Accepted (120 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U195/buff0_reg_0 0 269 269: Used 1 time : Accepted (107 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U273/buff0_reg_4 0 269 269: Used 1 time : Accepted (112 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U250/buff0_reg_3 0 269 269: Used 1 time : Accepted (110 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U101/buff0_reg_6 0 173 173: Used 1 time : Rejected (235 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U150/buff0_reg_5 0 269 269: Used 1 time : Accepted (84 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U73/buff0_reg_8 0 269 269: Used 1 time : Accepted (102 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U92/buff0_reg_9 0 172 172: Used 1 time : Rejected (291 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U54/buff0_reg_b 0 172 172: Used 1 time : Rejected (265 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U148/buff0_reg_c 0 269 269: Used 1 time : Accepted (83 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U103/buff0_reg_e 0 269 269: Used 1 time : Accepted (80 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U59/buff0_reg_d 0 269 269: Used 1 time : Accepted (97 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U249/buff0_reg_f 0 172 172: Used 1 time : Rejected (255 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U275/buff0_reg_10 0 269 269: Used 1 time : Accepted (93 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U60/buff0_reg_11 0 269 269: Used 1 time : Accepted (98 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U107/buff0_reg_12 0 172 172: Used 1 time : Rejected (241 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U91/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U91/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U91/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U91/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U91/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U195/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U195/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U195/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U195/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U195/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U273/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U273/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U273/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U273/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U273/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U250/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U250/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U250/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U250/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U250/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U150/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U150/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U150/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U150/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U150/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U73/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U73/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U73/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U73/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U73/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U148/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U148/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U148/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U148/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U148/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U103/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U103/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U103/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U103/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U103/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U59/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U59/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U59/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U59/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U59/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U275/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U275/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U275/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U275/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U275/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U60/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U60/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U60/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U60/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U60/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U112/buff0_reg_0 0 172 172: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U174/buff0_reg_2 0 172 172: Used 1 time : Rejected (247 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U119/buff0_reg_3 0 269 269: Used 1 time : Accepted (81 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U155/buff0_reg_5 0 204 204: Used 1 time : Accepted (220 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U177/buff0_reg_7 0 283 283: Used 1 time : Accepted (63 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U228/buff0_reg_a 0 269 269: Used 1 time : Accepted (108 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U142/buff0_reg_9 0 269 269: Used 1 time : Accepted (105 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U245/buff0_reg_b 0 172 172: Used 1 time : Rejected (254 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U119/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U119/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U119/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U119/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U119/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U155/buff0_reg, operation Mode is (post resource management): (A''*(B:0xb))'.
DSP Report: register data_5_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U155/buff0_reg.
DSP Report: register data_5_val_read_reg_3223670_reg is absorbed into DSP mul_16s_5ns_21_2_0_U155/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U155/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U155/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U155/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U155/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U177/buff0_reg, operation Mode is (post resource management): (A''*(B:0x15))'.
DSP Report: register data_5_val_int_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U177/buff0_reg.
DSP Report: register data_5_val_read_reg_3223670_reg is absorbed into DSP mul_16s_6ns_21_2_0_U177/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U177/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U177/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U177/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U177/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U228/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U228/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U228/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U228/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U228/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U142/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U142/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U142/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U142/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U142/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U117/buff0_reg_2 0 306 306: Used 1 time : Accepted (10 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U57/buff0_reg_0 0 306 306: Used 1 time : Accepted (9 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U99/buff0_reg_3 0 173 173: Used 1 time : Rejected (240 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U117/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U117/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U117/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U117/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U117/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U57/buff0_reg, operation Mode is (post resource management): (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U57/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U57/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U57/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U57/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U58/buff0_reg_0 0 188 188: Used 1 time : Rejected (228 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U88/buff0_reg_2 0 285 285: Used 1 time : Accepted (61 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U109/buff0_reg_4 0 266 266: Used 1 time : Accepted (125 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U290/buff0_reg_6 0 285 285: Used 1 time : Accepted (59 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U88/buff0_reg, operation Mode is (post resource management): (A2*(B:0x16))'.
DSP Report: register data_4_val_read_reg_3223683_reg is absorbed into DSP mul_16s_6ns_21_2_0_U88/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U88/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U88/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U88/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U88/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U109/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U109/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U109/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U109/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U109/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U290/buff0_reg, operation Mode is (post resource management): (A2*(B:0x1a))'.
DSP Report: register data_7_val_int_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U290/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U290/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U290/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U290/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U290/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U688/buff0_reg_1c 0 251 251: Used 1 time : Accepted (218 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U571/buff0_reg_1d 0 251 251: Used 1 time : Accepted (214 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U688/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U688/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U688/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U688/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U688/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U571/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U571/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U571/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U571/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U571/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U636/buff0_reg_1e 0 251 251: Used 1 time : Accepted (199 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U636/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U636/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U636/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U636/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U636/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U637/buff0_reg_0 0 292 292: Used 1 time : Accepted (28 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U648/buff0_reg_2 0 292 292: Used 1 time : Accepted (52 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U667/buff0_reg_3 0 292 292: Used 1 time : Accepted (53 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U612/buff0_reg_4 0 292 292: Used 1 time : Accepted (49 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U691/buff0_reg_5 0 292 292: Used 1 time : Accepted (33 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U692/buff0_reg_6 0 172 172: Used 1 time : Rejected (281 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U637/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U637/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U637/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U637/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U637/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U648/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U648/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U648/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U648/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U648/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U667/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U667/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U667/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U667/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U667/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U612/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U612/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U612/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U612/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U612/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U691/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U691/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U691/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U691/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U691/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U580/buff0_reg_0 0 292 292: Used 1 time : Accepted (25 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U685/buff0_reg_2 0 292 292: Used 1 time : Accepted (55 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U647/buff0_reg_3 0 292 292: Used 1 time : Accepted (51 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U580/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U580/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U580/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U580/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U580/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U685/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U685/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U685/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U685/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U685/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U647/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U647/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U647/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U647/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U647/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U558/buff0_reg_0 0 172 172: Used 1 time : Rejected (266 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U615/buff0_reg_2 0 188 188: Used 1 time : Rejected (231 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U724/buff0_reg_6 0 269 269: Used 1 time : Accepted (117 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U605/buff0_reg_4 0 269 269: Used 1 time : Accepted (116 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U724/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U724/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U724/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U724/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U724/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U605/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U605/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U605/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U605/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U605/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U672/buff0_reg_0 0 292 292: Used 1 time : Accepted (30 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U718/buff0_reg_2 0 292 292: Used 1 time : Accepted (36 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U566/buff0_reg_3 0 172 172: Used 1 time : Rejected (269 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U584/buff0_reg_6 0 292 292: Used 1 time : Accepted (47 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U702/buff0_reg_5 0 292 292: Used 1 time : Accepted (34 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U714/buff0_reg_7 0 282 282: Used 1 time : Accepted (79 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U719/buff0_reg_9 0 172 172: Used 1 time : Rejected (285 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U709/buff0_reg_a 0 292 292: Used 1 time : Accepted (56 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U613/buff0_reg_b 0 292 292: Used 1 time : Accepted (50 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U686/buff0_reg_e 0 292 292: Used 1 time : Accepted (32 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U590/buff0_reg_d 0 292 292: Used 1 time : Accepted (26 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U682/buff0_reg_c 0 292 292: Used 1 time : Accepted (31 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U631/buff0_reg_11 0 292 292: Used 1 time : Accepted (27 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U729/buff0_reg_10 0 292 292: Used 1 time : Accepted (57 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U606/buff0_reg_f 0 292 292: Used 1 time : Accepted (48 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U672/buff0_reg, operation Mode is (post resource management): (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U672/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U672/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U672/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U672/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U718/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U718/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U718/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U718/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U718/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U584/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U584/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U584/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U584/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U584/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U702/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U702/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U702/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U702/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U702/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U714/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffeb))'.
DSP Report: register data_87_val_read_reg_3180626_reg is absorbed into DSP mul_16s_6s_21_2_0_U714/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U714/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U714/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U714/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U714/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U709/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U709/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U709/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U709/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U709/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U613/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U613/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U613/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U613/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U613/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U686/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U686/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U686/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U686/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U686/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U590/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U590/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U590/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U590/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U590/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U682/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U682/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U682/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U682/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U682/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U631/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U631/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U631/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U631/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U631/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U729/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U729/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U729/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U729/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U729/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U606/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U606/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U606/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U606/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U606/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U679/buff0_reg_1f 0 172 172: Used 1 time : Rejected (280 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U644/buff0_reg_20 0 322 322: Used 1 time : Accepted (3 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U601/buff0_reg_21 0 251 251: Used 1 time : Accepted (197 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U644/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffed))'.
DSP Report: register data_83_val_read_reg_3180670_reg is absorbed into DSP mul_16s_6s_21_2_0_U644/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U644/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U644/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U644/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U644/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U601/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U601/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U601/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U601/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U601/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U628/buff0_reg_0 0 188 188: Used 1 time : Rejected (232 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U650/buff0_reg_2 0 172 172: Used 1 time : Rejected (277 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U680/buff0_reg_4 0 266 266: Used 1 time : Accepted (187 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U710/buff0_reg_6 0 172 172: Used 1 time : Rejected (283 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U680/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U680/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U680/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U680/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U680/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U726/buff0_reg_22 0 172 172: Used 1 time : Rejected (289 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U673/buff0_reg_0 0 282 282: Used 1 time : Accepted (68 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U673/buff0_reg, operation Mode is (post resource management): (A2*(B:0x17))'.
DSP Report: register data_57_val_read_reg_3180951_reg is absorbed into DSP mul_16s_6ns_21_2_0_U673/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U673/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U673/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U673/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U673/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U642/buff0_reg_0 0 157 157: Used 1 time : Rejected (321 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U572/buff0_reg_5 0 157 157: Used 1 time : Rejected (317 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U711/buff0_reg_4 0 266 266: Used 1 time : Accepted (189 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U591/buff0_reg_2 0 266 266: Used 1 time : Accepted (181 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U562/buff0_reg_6 0 157 157: Used 1 time : Rejected (316 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U711/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U711/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U711/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U711/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U711/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U591/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U591/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U591/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U591/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U591/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U697/buff0_reg_23 0 172 172: Used 1 time : Rejected (282 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U670/buff0_reg_24 0 172 172: Used 1 time : Rejected (278 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U716/buff0_reg_0 0 292 292: Used 1 time : Accepted (35 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U641/buff0_reg_2 0 292 292: Used 1 time : Accepted (29 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U716/buff0_reg, operation Mode is (post resource management): (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U716/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U716/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U716/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U716/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U641/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U641/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U641/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U641/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U641/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U722/buff0_reg_0 0 172 172: Used 1 time : Rejected (286 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U569/buff0_reg_2 0 172 172: Used 1 time : Rejected (270 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U576/buff0_reg_0 0 269 269: Used 1 time : Accepted (96 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U657/buff0_reg_2 0 188 188: Used 1 time : Rejected (233 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U661/buff0_reg_4 0 285 285: Used 1 time : Accepted (62 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U563/buff0_reg_6 0 172 172: Used 1 time : Rejected (268 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U630/buff0_reg_9 0 269 269: Used 1 time : Accepted (99 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U664/buff0_reg_8 0 285 285: Used 1 time : Accepted (60 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U707/buff0_reg_a 0 188 188: Used 1 time : Rejected (234 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U598/buff0_reg_b 0 188 188: Used 1 time : Rejected (229 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U576/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U576/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U576/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U576/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U576/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U661/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffe6))'.
DSP Report: register data_58_val_read_reg_3180940_reg is absorbed into DSP mul_16s_6s_21_2_0_U661/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U661/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U661/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U661/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U661/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U630/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U630/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U630/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U630/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U630/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U664/buff0_reg, operation Mode is (post resource management): (A2*(B:0x17))'.
DSP Report: register data_58_val_read_reg_3180940_reg is absorbed into DSP mul_16s_6ns_21_2_0_U664/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U664/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U664/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U664/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U664/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U611/buff0_reg_25 0 172 172: Used 1 time : Rejected (274 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U589/buff0_reg_0 0 157 157: Used 1 time : Rejected (318 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U717/buff0_reg_0 0 172 172: Used 1 time : Rejected (284 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U675/buff0_reg_2 0 172 172: Used 1 time : Rejected (279 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U638/buff0_reg_3 0 269 269: Used 1 time : Accepted (100 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U646/buff0_reg_5 0 269 269: Used 1 time : Accepted (101 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U638/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U638/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U638/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U638/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U638/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U646/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U646/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U646/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U646/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U646/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U678/buff0_reg_26 0 251 251: Used 1 time : Accepted (217 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U678/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U678/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U678/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U678/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U678/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U624/buff0_reg_27 0 251 251: Used 1 time : Accepted (215 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U629/buff0_reg_28 0 251 251: Used 1 time : Accepted (216 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U645/buff0_reg_29 0 251 251: Used 1 time : Accepted (200 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U624/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U624/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U624/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U624/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U624/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U629/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U629/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U629/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U629/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U629/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U645/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U645/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U645/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U645/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U645/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U570/buff0_reg_0 0 282 282: Used 1 time : Accepted (77 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U582/buff0_reg_2 0 266 266: Used 1 time : Accepted (180 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U588/buff0_reg_4 0 172 172: Used 1 time : Rejected (272 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U653/buff0_reg_6 0 266 266: Used 1 time : Accepted (185 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U640/buff0_reg_7 0 266 266: Used 1 time : Accepted (149 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U578/buff0_reg_8 0 266 266: Used 1 time : Accepted (179 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U570/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffe9))'.
DSP Report: register data_39_val_read_reg_3181166_pp0_iter1_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U570/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U570/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U570/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U570/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U570/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U582/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U582/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U582/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U582/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U582/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U653/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U653/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U653/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U653/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U653/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U640/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U640/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U640/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U640/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U640/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U578/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U578/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U578/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U578/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U578/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U593/buff0_reg_0 0 269 269: Used 1 time : Accepted (115 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U621/buff0_reg_2 0 157 157: Used 1 time : Rejected (319 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U593/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U593/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U593/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U593/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U593/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U706/buff0_reg_0 0 322 322: Used 1 time : Accepted (2 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U574/buff0_reg_2 0 172 172: Used 1 time : Rejected (271 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U635/buff0_reg_4 0 172 172: Used 1 time : Rejected (275 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U597/buff0_reg_5 0 204 204: Used 1 time : Rejected (221 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U706/buff0_reg, operation Mode is (post resource management): (A2*(B:0x1b))'.
DSP Report: register data_1_val_read_reg_3181618_pp0_iter2_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U706/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U706/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U706/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U706/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U706/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U723/buff0_reg_0 0 172 172: Used 1 time : Rejected (287 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U607/buff0_reg_2a 0 251 251: Used 1 time : Accepted (198 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U610/buff0_reg_2c 0 172 172: Used 1 time : Rejected (273 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U561/buff0_reg_2b 0 172 172: Used 1 time : Rejected (267 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U731/buff0_reg_2d 0 172 172: Used 1 time : Rejected (290 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U696/buff0_reg_2e 0 251 251: Used 1 time : Accepted (201 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U607/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U607/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U607/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U607/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U607/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U696/buff0_reg, operation Mode is (post resource management): (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U696/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U696/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U696/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U696/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U573/buff0_reg_0 0 266 266: Used 1 time : Accepted (178 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U725/buff0_reg_2 0 172 172: Used 1 time : Rejected (288 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U599/buff0_reg_4 0 266 266: Used 1 time : Accepted (182 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U560/buff0_reg_5 0 266 266: Used 1 time : Accepted (147 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U573/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U573/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U573/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U573/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U573/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U599/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U599/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U599/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U599/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U599/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U560/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U560/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U560/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U560/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U560/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U674/buff0_reg_0 0 266 266: Used 1 time : Accepted (186 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U662/buff0_reg_2 0 266 266: Used 1 time : Accepted (150 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U559/buff0_reg_3 0 266 266: Used 1 time : Accepted (177 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U652/buff0_reg_6 0 266 266: Used 1 time : Accepted (184 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U683/buff0_reg_4 0 157 157: Used 1 time : Rejected (322 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U674/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U674/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U674/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U674/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U674/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U662/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U662/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U662/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U662/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U662/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U559/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U559/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U559/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U559/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U559/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U652/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U652/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U652/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U652/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U652/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U668/buff0_reg_2 0 298 298: Used 1 time : Accepted (12 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U643/buff0_reg_0 0 204 204: Used 1 time : Rejected (223 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U656/buff0_reg_4 0 298 298: Used 1 time : Accepted (11 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U655/buff0_reg_5 0 204 204: Used 1 time : Rejected (224 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U684/buff0_reg_6 0 266 266: Used 1 time : Accepted (188 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U668/buff0_reg, operation Mode is (post resource management): (A''*(B:0x3ffe9))'.
DSP Report: register data_9_val_read_reg_3181524_pp0_iter1_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U668/buff0_reg.
DSP Report: register data_9_val_read_reg_3181524_pp0_iter2_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U668/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U668/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U668/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U668/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U668/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U656/buff0_reg, operation Mode is (post resource management): (A''*(B:0x1d))'.
DSP Report: register data_9_val_read_reg_3181524_pp0_iter1_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U656/buff0_reg.
DSP Report: register data_9_val_read_reg_3181524_pp0_iter2_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U656/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U656/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U656/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U656/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U656/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U684/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U684/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U684/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U684/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U684/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U713/buff0_reg_0 0 282 282: Used 1 time : Accepted (78 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U651/buff0_reg_2 0 173 173: Used 1 time : Rejected (238 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U681/buff0_reg_4 0 204 204: Used 1 time : Rejected (225 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U713/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffe3))'.
DSP Report: register data_27_val_read_reg_3181305_reg is absorbed into DSP mul_16s_6s_21_2_0_U713/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U713/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U713/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U713/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U713/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U633/buff0_reg_2f 0 204 204: Used 1 time : Rejected (222 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U608/buff0_reg_31 0 188 188: Used 1 time : Rejected (230 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U354/buff0_reg_0 0 157 157: Used 1 time : Rejected (313 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U353/buff0_reg_2 0 157 157: Used 1 time : Rejected (312 > 220) uniquify 0 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                      | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A2*(B:0x1b))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A2*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A''*(B:0xb))'     | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4   | (A2*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4   | (A2*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4   | (A2*(B:0x1a))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4   | (A2*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4   | (A2*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7   | (A2*(B:0x15))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7   | (A2*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8   | (A2*(B:0x17))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8   | (A2*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8   | (A2*(B:0x3ffe5))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8   | (A2*(B:0x3ffe9))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8   | (A2*(B:0x3ffe9))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8   | (A2*(B:0x1b))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8   | (A2*(B:0x3ffe3))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13  | (A2*(B:0x1a))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13  | (A2*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13  | (A2*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13  | (A2*(B:0x1b))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13  | (A2*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13  | (A2*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13  | (A2*(B:0x3ffe9))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16  | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16  | (A2*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16  | (A2*(B:0x3ffe9))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17  | (A2*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18  | (A''*(B:0xb))'     | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18  | (A''*(B:0x15))'    | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19  | (A2*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB20  | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB20  | (A2*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB20  | (A2*(B:0x1a))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7  | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB8  | (A2*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB10 | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB12 | (A2*(B:0x17))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB17 | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB17 | (A2*(B:0x3ffe6))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB17 | (A2*(B:0x17))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB17 | (A2*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB17 | (A2*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB24 | (A2*(B:0x3ffe9))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB26 | (A2*(B:0x1b))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB26 | (A''*(B:0xb))'     | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB31 | (A''*(B:0x3ffe9))' | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB31 | (A''*(B:0xb))'     | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB31 | (A''*(B:0x1d))'    | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB31 | (A''*(B:0xb))'     | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB33 | (A2*(B:0x3ffe3))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB33 | (A2*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB33 | (A''*(B:0xb))'     | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+---------------------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:02:29 . Memory (MB): peak = 3187.328 ; gain = 1507.320 ; free physical = 88399 ; free virtual = 103277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:16 ; elapsed = 00:02:42 . Memory (MB): peak = 3246.387 ; gain = 1566.379 ; free physical = 87783 ; free virtual = 102819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:45 ; elapsed = 00:03:11 . Memory (MB): peak = 3431.004 ; gain = 1750.996 ; free physical = 86627 ; free virtual = 101912
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:46 ; elapsed = 00:03:12 . Memory (MB): peak = 3431.004 ; gain = 1750.996 ; free physical = 86585 ; free virtual = 101873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:17 ; elapsed = 00:03:44 . Memory (MB): peak = 3431.004 ; gain = 1750.996 ; free physical = 86127 ; free virtual = 101443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:17 ; elapsed = 00:03:44 . Memory (MB): peak = 3431.004 ; gain = 1750.996 ; free physical = 86128 ; free virtual = 101444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:19 ; elapsed = 00:03:46 . Memory (MB): peak = 3431.004 ; gain = 1750.996 ; free physical = 86141 ; free virtual = 101458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:20 ; elapsed = 00:03:47 . Memory (MB): peak = 3431.004 ; gain = 1750.996 ; free physical = 86141 ; free virtual = 101458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_456/data_0_val_read_reg_3181630_pp0_iter2_reg_reg[2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_456/sext_ln58_572_reg_3182863_pp0_iter4_reg_reg[13]   | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_456/add_ln58_3581_reg_3182857_pp0_iter4_reg_reg[12]   | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_456/data_6_val_read_reg_3181561_pp0_iter2_reg_reg[2]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_456/data_13_val_read_reg_3181476_pp0_iter2_reg_reg[9] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|myproject   | nModule_read_reg_3253_pp0_iter3_reg_reg[15]                                                                                   | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | x_local_read_reg_3258_pp0_iter3_reg_reg[15]                                                                                   | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+-------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_16s_6s_21_2_0  | (A''*B)'    | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_mul_16s_6s_21_2_0  | (A''*B)'    | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+-------+
|      |Cell    |Count  |
+------+--------+-------+
|1     |BUFG    |      1|
|2     |CARRY4  |  37022|
|3     |DSP48E1 |    220|
|4     |LUT1    |  14345|
|5     |LUT2    |  62285|
|6     |LUT3    |  43262|
|7     |LUT4    |  42856|
|8     |LUT5    |   2356|
|9     |LUT6    |   3167|
|10    |SRL16E  |     62|
|11    |FDRE    | 144735|
|12    |IBUF    |    600|
|13    |OBUF    |     12|
+------+--------+-------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|      |Instance                                                                      |Module                                                                     |Cells  |
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|1     |top                                                                           |                                                                           | 350923|
|2     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s |    998|
|3     |    mul_16s_5ns_21_2_0_U353                                                   |myproject_mul_16s_5ns_21_2_0_493                                           |     65|
|4     |    mul_16s_5ns_21_2_0_U354                                                   |myproject_mul_16s_5ns_21_2_0_494                                           |     65|
|5     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_456 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | 178929|
|6     |    mul_16s_6s_21_2_0_U571                                                    |myproject_mul_16s_6s_21_2_0_459                                            |      1|
|7     |    mul_16s_6s_21_2_0_U688                                                    |myproject_mul_16s_6s_21_2_0_486                                            |      1|
|8     |    mul_16s_5ns_21_2_0_U558                                                   |myproject_mul_16s_5ns_21_2_0_318                                           |     37|
|9     |    mul_16s_5ns_21_2_0_U561                                                   |myproject_mul_16s_5ns_21_2_0_319                                           |     37|
|10    |    mul_16s_5ns_21_2_0_U562                                                   |myproject_mul_16s_5ns_21_2_0_320                                           |     33|
|11    |    mul_16s_5ns_21_2_0_U563                                                   |myproject_mul_16s_5ns_21_2_0_321                                           |     37|
|12    |    mul_16s_5ns_21_2_0_U566                                                   |myproject_mul_16s_5ns_21_2_0_322                                           |     37|
|13    |    mul_16s_5ns_21_2_0_U569                                                   |myproject_mul_16s_5ns_21_2_0_323                                           |     33|
|14    |    mul_16s_5ns_21_2_0_U572                                                   |myproject_mul_16s_5ns_21_2_0_324                                           |     37|
|15    |    mul_16s_5ns_21_2_0_U574                                                   |myproject_mul_16s_5ns_21_2_0_325                                           |     37|
|16    |    mul_16s_5ns_21_2_0_U588                                                   |myproject_mul_16s_5ns_21_2_0_326                                           |     37|
|17    |    mul_16s_5ns_21_2_0_U589                                                   |myproject_mul_16s_5ns_21_2_0_327                                           |     33|
|18    |    mul_16s_5ns_21_2_0_U597                                                   |myproject_mul_16s_5ns_21_2_0_328                                           |     37|
|19    |    mul_16s_5ns_21_2_0_U598                                                   |myproject_mul_16s_5ns_21_2_0_329                                           |     33|
|20    |    mul_16s_5ns_21_2_0_U608                                                   |myproject_mul_16s_5ns_21_2_0_330                                           |     37|
|21    |    mul_16s_5ns_21_2_0_U610                                                   |myproject_mul_16s_5ns_21_2_0_331                                           |     37|
|22    |    mul_16s_5ns_21_2_0_U611                                                   |myproject_mul_16s_5ns_21_2_0_332                                           |     37|
|23    |    mul_16s_5ns_21_2_0_U615                                                   |myproject_mul_16s_5ns_21_2_0_333                                           |     37|
|24    |    mul_16s_5ns_21_2_0_U621                                                   |myproject_mul_16s_5ns_21_2_0_334                                           |     33|
|25    |    mul_16s_5ns_21_2_0_U628                                                   |myproject_mul_16s_5ns_21_2_0_335                                           |     37|
|26    |    mul_16s_5ns_21_2_0_U633                                                   |myproject_mul_16s_5ns_21_2_0_336                                           |     37|
|27    |    mul_16s_5ns_21_2_0_U635                                                   |myproject_mul_16s_5ns_21_2_0_337                                           |     33|
|28    |    mul_16s_5ns_21_2_0_U642                                                   |myproject_mul_16s_5ns_21_2_0_338                                           |     33|
|29    |    mul_16s_5ns_21_2_0_U643                                                   |myproject_mul_16s_5ns_21_2_0_339                                           |     37|
|30    |    mul_16s_5ns_21_2_0_U650                                                   |myproject_mul_16s_5ns_21_2_0_340                                           |     37|
|31    |    mul_16s_5ns_21_2_0_U651                                                   |myproject_mul_16s_5ns_21_2_0_341                                           |     33|
|32    |    mul_16s_5ns_21_2_0_U655                                                   |myproject_mul_16s_5ns_21_2_0_342                                           |     37|
|33    |    mul_16s_5ns_21_2_0_U657                                                   |myproject_mul_16s_5ns_21_2_0_343                                           |     37|
|34    |    mul_16s_5ns_21_2_0_U670                                                   |myproject_mul_16s_5ns_21_2_0_344                                           |     37|
|35    |    mul_16s_5ns_21_2_0_U675                                                   |myproject_mul_16s_5ns_21_2_0_345                                           |     33|
|36    |    mul_16s_5ns_21_2_0_U679                                                   |myproject_mul_16s_5ns_21_2_0_346                                           |     37|
|37    |    mul_16s_5ns_21_2_0_U681                                                   |myproject_mul_16s_5ns_21_2_0_347                                           |     37|
|38    |    mul_16s_5ns_21_2_0_U683                                                   |myproject_mul_16s_5ns_21_2_0_348                                           |     33|
|39    |    mul_16s_5ns_21_2_0_U692                                                   |myproject_mul_16s_5ns_21_2_0_349                                           |     37|
|40    |    mul_16s_5ns_21_2_0_U697                                                   |myproject_mul_16s_5ns_21_2_0_350                                           |     37|
|41    |    mul_16s_5ns_21_2_0_U707                                                   |myproject_mul_16s_5ns_21_2_0_351                                           |     33|
|42    |    mul_16s_5ns_21_2_0_U710                                                   |myproject_mul_16s_5ns_21_2_0_352                                           |     37|
|43    |    mul_16s_5ns_21_2_0_U717                                                   |myproject_mul_16s_5ns_21_2_0_353                                           |     33|
|44    |    mul_16s_5ns_21_2_0_U719                                                   |myproject_mul_16s_5ns_21_2_0_354                                           |     41|
|45    |    mul_16s_5ns_21_2_0_U722                                                   |myproject_mul_16s_5ns_21_2_0_355                                           |     37|
|46    |    mul_16s_5ns_21_2_0_U723                                                   |myproject_mul_16s_5ns_21_2_0_356                                           |     37|
|47    |    mul_16s_5ns_21_2_0_U725                                                   |myproject_mul_16s_5ns_21_2_0_357                                           |     37|
|48    |    mul_16s_5ns_21_2_0_U726                                                   |myproject_mul_16s_5ns_21_2_0_358                                           |     37|
|49    |    mul_16s_5ns_21_2_0_U731                                                   |myproject_mul_16s_5ns_21_2_0_359                                           |     37|
|50    |    mul_16s_5s_21_2_0_U557                                                    |myproject_mul_16s_5s_21_2_0_360                                            |     30|
|51    |    mul_16s_5s_21_2_0_U564                                                    |myproject_mul_16s_5s_21_2_0_361                                            |     52|
|52    |    mul_16s_5s_21_2_0_U565                                                    |myproject_mul_16s_5s_21_2_0_362                                            |     30|
|53    |    mul_16s_5s_21_2_0_U567                                                    |myproject_mul_16s_5s_21_2_0_363                                            |     38|
|54    |    mul_16s_5s_21_2_0_U568                                                    |myproject_mul_16s_5s_21_2_0_364                                            |     52|
|55    |    mul_16s_5s_21_2_0_U575                                                    |myproject_mul_16s_5s_21_2_0_365                                            |     30|
|56    |    mul_16s_5s_21_2_0_U577                                                    |myproject_mul_16s_5s_21_2_0_366                                            |     34|
|57    |    mul_16s_5s_21_2_0_U579                                                    |myproject_mul_16s_5s_21_2_0_367                                            |     52|
|58    |    mul_16s_5s_21_2_0_U581                                                    |myproject_mul_16s_5s_21_2_0_368                                            |     52|
|59    |    mul_16s_5s_21_2_0_U583                                                    |myproject_mul_16s_5s_21_2_0_369                                            |     30|
|60    |    mul_16s_5s_21_2_0_U585                                                    |myproject_mul_16s_5s_21_2_0_370                                            |     56|
|61    |    mul_16s_5s_21_2_0_U586                                                    |myproject_mul_16s_5s_21_2_0_371                                            |     30|
|62    |    mul_16s_5s_21_2_0_U587                                                    |myproject_mul_16s_5s_21_2_0_372                                            |     52|
|63    |    mul_16s_5s_21_2_0_U592                                                    |myproject_mul_16s_5s_21_2_0_373                                            |     56|
|64    |    mul_16s_5s_21_2_0_U594                                                    |myproject_mul_16s_5s_21_2_0_374                                            |     52|
|65    |    mul_16s_5s_21_2_0_U595                                                    |myproject_mul_16s_5s_21_2_0_375                                            |     34|
|66    |    mul_16s_5s_21_2_0_U596                                                    |myproject_mul_16s_5s_21_2_0_376                                            |     30|
|67    |    mul_16s_5s_21_2_0_U600                                                    |myproject_mul_16s_5s_21_2_0_377                                            |     30|
|68    |    mul_16s_5s_21_2_0_U602                                                    |myproject_mul_16s_5s_21_2_0_378                                            |     30|
|69    |    mul_16s_5s_21_2_0_U603                                                    |myproject_mul_16s_5s_21_2_0_379                                            |     30|
|70    |    mul_16s_5s_21_2_0_U604                                                    |myproject_mul_16s_5s_21_2_0_380                                            |     38|
|71    |    mul_16s_5s_21_2_0_U609                                                    |myproject_mul_16s_5s_21_2_0_381                                            |     30|
|72    |    mul_16s_5s_21_2_0_U614                                                    |myproject_mul_16s_5s_21_2_0_382                                            |     30|
|73    |    mul_16s_5s_21_2_0_U616                                                    |myproject_mul_16s_5s_21_2_0_383                                            |     56|
|74    |    mul_16s_5s_21_2_0_U617                                                    |myproject_mul_16s_5s_21_2_0_384                                            |     30|
|75    |    mul_16s_5s_21_2_0_U618                                                    |myproject_mul_16s_5s_21_2_0_385                                            |     52|
|76    |    mul_16s_5s_21_2_0_U619                                                    |myproject_mul_16s_5s_21_2_0_386                                            |     52|
|77    |    mul_16s_5s_21_2_0_U620                                                    |myproject_mul_16s_5s_21_2_0_387                                            |     30|
|78    |    mul_16s_5s_21_2_0_U622                                                    |myproject_mul_16s_5s_21_2_0_388                                            |     30|
|79    |    mul_16s_5s_21_2_0_U623                                                    |myproject_mul_16s_5s_21_2_0_389                                            |     30|
|80    |    mul_16s_5s_21_2_0_U625                                                    |myproject_mul_16s_5s_21_2_0_390                                            |     30|
|81    |    mul_16s_5s_21_2_0_U626                                                    |myproject_mul_16s_5s_21_2_0_391                                            |     38|
|82    |    mul_16s_5s_21_2_0_U627                                                    |myproject_mul_16s_5s_21_2_0_392                                            |     52|
|83    |    mul_16s_5s_21_2_0_U632                                                    |myproject_mul_16s_5s_21_2_0_393                                            |     30|
|84    |    mul_16s_5s_21_2_0_U634                                                    |myproject_mul_16s_5s_21_2_0_394                                            |     30|
|85    |    mul_16s_5s_21_2_0_U639                                                    |myproject_mul_16s_5s_21_2_0_395                                            |     52|
|86    |    mul_16s_5s_21_2_0_U649                                                    |myproject_mul_16s_5s_21_2_0_396                                            |     56|
|87    |    mul_16s_5s_21_2_0_U654                                                    |myproject_mul_16s_5s_21_2_0_397                                            |     56|
|88    |    mul_16s_5s_21_2_0_U658                                                    |myproject_mul_16s_5s_21_2_0_398                                            |     52|
|89    |    mul_16s_5s_21_2_0_U659                                                    |myproject_mul_16s_5s_21_2_0_399                                            |     30|
|90    |    mul_16s_5s_21_2_0_U660                                                    |myproject_mul_16s_5s_21_2_0_400                                            |     52|
|91    |    mul_16s_5s_21_2_0_U663                                                    |myproject_mul_16s_5s_21_2_0_401                                            |     34|
|92    |    mul_16s_5s_21_2_0_U665                                                    |myproject_mul_16s_5s_21_2_0_402                                            |     56|
|93    |    mul_16s_5s_21_2_0_U666                                                    |myproject_mul_16s_5s_21_2_0_403                                            |     30|
|94    |    mul_16s_5s_21_2_0_U669                                                    |myproject_mul_16s_5s_21_2_0_404                                            |     30|
|95    |    mul_16s_5s_21_2_0_U671                                                    |myproject_mul_16s_5s_21_2_0_405                                            |     56|
|96    |    mul_16s_5s_21_2_0_U676                                                    |myproject_mul_16s_5s_21_2_0_406                                            |     56|
|97    |    mul_16s_5s_21_2_0_U677                                                    |myproject_mul_16s_5s_21_2_0_407                                            |     30|
|98    |    mul_16s_5s_21_2_0_U687                                                    |myproject_mul_16s_5s_21_2_0_408                                            |     34|
|99    |    mul_16s_5s_21_2_0_U689                                                    |myproject_mul_16s_5s_21_2_0_409                                            |     34|
|100   |    mul_16s_5s_21_2_0_U690                                                    |myproject_mul_16s_5s_21_2_0_410                                            |     30|
|101   |    mul_16s_5s_21_2_0_U693                                                    |myproject_mul_16s_5s_21_2_0_411                                            |     34|
|102   |    mul_16s_5s_21_2_0_U694                                                    |myproject_mul_16s_5s_21_2_0_412                                            |     30|
|103   |    mul_16s_5s_21_2_0_U695                                                    |myproject_mul_16s_5s_21_2_0_413                                            |     30|
|104   |    mul_16s_5s_21_2_0_U698                                                    |myproject_mul_16s_5s_21_2_0_414                                            |     52|
|105   |    mul_16s_5s_21_2_0_U699                                                    |myproject_mul_16s_5s_21_2_0_415                                            |     30|
|106   |    mul_16s_5s_21_2_0_U700                                                    |myproject_mul_16s_5s_21_2_0_416                                            |     30|
|107   |    mul_16s_5s_21_2_0_U701                                                    |myproject_mul_16s_5s_21_2_0_417                                            |     30|
|108   |    mul_16s_5s_21_2_0_U703                                                    |myproject_mul_16s_5s_21_2_0_418                                            |     30|
|109   |    mul_16s_5s_21_2_0_U704                                                    |myproject_mul_16s_5s_21_2_0_419                                            |     30|
|110   |    mul_16s_5s_21_2_0_U705                                                    |myproject_mul_16s_5s_21_2_0_420                                            |     30|
|111   |    mul_16s_5s_21_2_0_U708                                                    |myproject_mul_16s_5s_21_2_0_421                                            |     56|
|112   |    mul_16s_5s_21_2_0_U712                                                    |myproject_mul_16s_5s_21_2_0_422                                            |     56|
|113   |    mul_16s_5s_21_2_0_U715                                                    |myproject_mul_16s_5s_21_2_0_423                                            |     30|
|114   |    mul_16s_5s_21_2_0_U720                                                    |myproject_mul_16s_5s_21_2_0_424                                            |     52|
|115   |    mul_16s_5s_21_2_0_U721                                                    |myproject_mul_16s_5s_21_2_0_425                                            |     56|
|116   |    mul_16s_5s_21_2_0_U727                                                    |myproject_mul_16s_5s_21_2_0_426                                            |     30|
|117   |    mul_16s_5s_21_2_0_U728                                                    |myproject_mul_16s_5s_21_2_0_427                                            |     56|
|118   |    mul_16s_5s_21_2_0_U730                                                    |myproject_mul_16s_5s_21_2_0_428                                            |     52|
|119   |    mul_16s_6ns_21_2_0_U560                                                   |myproject_mul_16s_6ns_21_2_0_429                                           |     35|
|120   |    mul_16s_6ns_21_2_0_U576                                                   |myproject_mul_16s_6ns_21_2_0_430                                           |     21|
|121   |    mul_16s_6ns_21_2_0_U580                                                   |myproject_mul_16s_6ns_21_2_0_431                                           |     35|
|122   |    mul_16s_6ns_21_2_0_U590                                                   |myproject_mul_16s_6ns_21_2_0_432                                           |     33|
|123   |    mul_16s_6ns_21_2_0_U601                                                   |myproject_mul_16s_6ns_21_2_0_433                                           |     35|
|124   |    mul_16s_6ns_21_2_0_U607                                                   |myproject_mul_16s_6ns_21_2_0_434                                           |     35|
|125   |    mul_16s_6ns_21_2_0_U630                                                   |myproject_mul_16s_6ns_21_2_0_435                                           |     21|
|126   |    mul_16s_6ns_21_2_0_U631                                                   |myproject_mul_16s_6ns_21_2_0_436                                           |     34|
|127   |    mul_16s_6ns_21_2_0_U636                                                   |myproject_mul_16s_6ns_21_2_0_437                                           |     22|
|128   |    mul_16s_6ns_21_2_0_U637                                                   |myproject_mul_16s_6ns_21_2_0_438                                           |     35|
|129   |    mul_16s_6ns_21_2_0_U638                                                   |myproject_mul_16s_6ns_21_2_0_439                                           |     22|
|130   |    mul_16s_6ns_21_2_0_U640                                                   |myproject_mul_16s_6ns_21_2_0_440                                           |     35|
|131   |    mul_16s_6ns_21_2_0_U641                                                   |myproject_mul_16s_6ns_21_2_0_441                                           |     35|
|132   |    mul_16s_6ns_21_2_0_U645                                                   |myproject_mul_16s_6ns_21_2_0_442                                           |     35|
|133   |    mul_16s_6ns_21_2_0_U646                                                   |myproject_mul_16s_6ns_21_2_0_443                                           |     35|
|134   |    mul_16s_6ns_21_2_0_U656                                                   |myproject_mul_16s_6ns_21_2_0_444                                           |     35|
|135   |    mul_16s_6ns_21_2_0_U662                                                   |myproject_mul_16s_6ns_21_2_0_445                                           |     35|
|136   |    mul_16s_6ns_21_2_0_U664                                                   |myproject_mul_16s_6ns_21_2_0_446                                           |     35|
|137   |    mul_16s_6ns_21_2_0_U672                                                   |myproject_mul_16s_6ns_21_2_0_447                                           |     21|
|138   |    mul_16s_6ns_21_2_0_U673                                                   |myproject_mul_16s_6ns_21_2_0_448                                           |     22|
|139   |    mul_16s_6ns_21_2_0_U682                                                   |myproject_mul_16s_6ns_21_2_0_449                                           |      3|
|140   |    mul_16s_6ns_21_2_0_U686                                                   |myproject_mul_16s_6ns_21_2_0_450                                           |     21|
|141   |    mul_16s_6ns_21_2_0_U691                                                   |myproject_mul_16s_6ns_21_2_0_451                                           |     35|
|142   |    mul_16s_6ns_21_2_0_U696                                                   |myproject_mul_16s_6ns_21_2_0_452                                           |     22|
|143   |    mul_16s_6ns_21_2_0_U702                                                   |myproject_mul_16s_6ns_21_2_0_453                                           |      3|
|144   |    mul_16s_6ns_21_2_0_U706                                                   |myproject_mul_16s_6ns_21_2_0_454                                           |     35|
|145   |    mul_16s_6ns_21_2_0_U716                                                   |myproject_mul_16s_6ns_21_2_0_455                                           |     35|
|146   |    mul_16s_6ns_21_2_0_U718                                                   |myproject_mul_16s_6ns_21_2_0_456                                           |     21|
|147   |    mul_16s_6s_21_2_0_U559                                                    |myproject_mul_16s_6s_21_2_0_457                                            |     35|
|148   |    mul_16s_6s_21_2_0_U570                                                    |myproject_mul_16s_6s_21_2_0_458                                            |     35|
|149   |    mul_16s_6s_21_2_0_U573                                                    |myproject_mul_16s_6s_21_2_0_460                                            |     21|
|150   |    mul_16s_6s_21_2_0_U578                                                    |myproject_mul_16s_6s_21_2_0_461                                            |     35|
|151   |    mul_16s_6s_21_2_0_U582                                                    |myproject_mul_16s_6s_21_2_0_462                                            |     69|
|152   |    mul_16s_6s_21_2_0_U584                                                    |myproject_mul_16s_6s_21_2_0_463                                            |     33|
|153   |    mul_16s_6s_21_2_0_U591                                                    |myproject_mul_16s_6s_21_2_0_464                                            |     35|
|154   |    mul_16s_6s_21_2_0_U593                                                    |myproject_mul_16s_6s_21_2_0_465                                            |     69|
|155   |    mul_16s_6s_21_2_0_U599                                                    |myproject_mul_16s_6s_21_2_0_466                                            |     22|
|156   |    mul_16s_6s_21_2_0_U605                                                    |myproject_mul_16s_6s_21_2_0_467                                            |      3|
|157   |    mul_16s_6s_21_2_0_U606                                                    |myproject_mul_16s_6s_21_2_0_468                                            |      2|
|158   |    mul_16s_6s_21_2_0_U612                                                    |myproject_mul_16s_6s_21_2_0_469                                            |     35|
|159   |    mul_16s_6s_21_2_0_U613                                                    |myproject_mul_16s_6s_21_2_0_470                                            |     21|
|160   |    mul_16s_6s_21_2_0_U624                                                    |myproject_mul_16s_6s_21_2_0_471                                            |     35|
|161   |    mul_16s_6s_21_2_0_U629                                                    |myproject_mul_16s_6s_21_2_0_472                                            |     35|
|162   |    mul_16s_6s_21_2_0_U644                                                    |myproject_mul_16s_6s_21_2_0_473                                            |     21|
|163   |    mul_16s_6s_21_2_0_U647                                                    |myproject_mul_16s_6s_21_2_0_474                                            |     35|
|164   |    mul_16s_6s_21_2_0_U648                                                    |myproject_mul_16s_6s_21_2_0_475                                            |      1|
|165   |    mul_16s_6s_21_2_0_U652                                                    |myproject_mul_16s_6s_21_2_0_476                                            |     35|
|166   |    mul_16s_6s_21_2_0_U653                                                    |myproject_mul_16s_6s_21_2_0_477                                            |     35|
|167   |    mul_16s_6s_21_2_0_U661                                                    |myproject_mul_16s_6s_21_2_0_478                                            |     22|
|168   |    mul_16s_6s_21_2_0_U667                                                    |myproject_mul_16s_6s_21_2_0_479                                            |     35|
|169   |    mul_16s_6s_21_2_0_U668                                                    |myproject_mul_16s_6s_21_2_0_480                                            |     35|
|170   |    mul_16s_6s_21_2_0_U674                                                    |myproject_mul_16s_6s_21_2_0_481                                            |     35|
|171   |    mul_16s_6s_21_2_0_U678                                                    |myproject_mul_16s_6s_21_2_0_482                                            |     35|
|172   |    mul_16s_6s_21_2_0_U680                                                    |myproject_mul_16s_6s_21_2_0_483                                            |     35|
|173   |    mul_16s_6s_21_2_0_U684                                                    |myproject_mul_16s_6s_21_2_0_484                                            |     35|
|174   |    mul_16s_6s_21_2_0_U685                                                    |myproject_mul_16s_6s_21_2_0_485                                            |     35|
|175   |    mul_16s_6s_21_2_0_U709                                                    |myproject_mul_16s_6s_21_2_0_487                                            |     35|
|176   |    mul_16s_6s_21_2_0_U711                                                    |myproject_mul_16s_6s_21_2_0_488                                            |     35|
|177   |    mul_16s_6s_21_2_0_U713                                                    |myproject_mul_16s_6s_21_2_0_489                                            |     35|
|178   |    mul_16s_6s_21_2_0_U714                                                    |myproject_mul_16s_6s_21_2_0_490                                            |     35|
|179   |    mul_16s_6s_21_2_0_U724                                                    |myproject_mul_16s_6s_21_2_0_491                                            |     33|
|180   |    mul_16s_6s_21_2_0_U729                                                    |myproject_mul_16s_6s_21_2_0_492                                            |      1|
|181   |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_193  |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s  | 131960|
|182   |    mul_16s_5ns_21_2_0_U101                                                   |myproject_mul_16s_5ns_21_2_0                                               |     49|
|183   |    mul_16s_5ns_21_2_0_U104                                                   |myproject_mul_16s_5ns_21_2_0_48                                            |     55|
|184   |    mul_16s_5ns_21_2_0_U107                                                   |myproject_mul_16s_5ns_21_2_0_49                                            |     50|
|185   |    mul_16s_5ns_21_2_0_U112                                                   |myproject_mul_16s_5ns_21_2_0_50                                            |     49|
|186   |    mul_16s_5ns_21_2_0_U114                                                   |myproject_mul_16s_5ns_21_2_0_51                                            |     47|
|187   |    mul_16s_5ns_21_2_0_U115                                                   |myproject_mul_16s_5ns_21_2_0_52                                            |     49|
|188   |    mul_16s_5ns_21_2_0_U128                                                   |myproject_mul_16s_5ns_21_2_0_53                                            |     47|
|189   |    mul_16s_5ns_21_2_0_U134                                                   |myproject_mul_16s_5ns_21_2_0_54                                            |     48|
|190   |    mul_16s_5ns_21_2_0_U146                                                   |myproject_mul_16s_5ns_21_2_0_55                                            |     47|
|191   |    mul_16s_5ns_21_2_0_U149                                                   |myproject_mul_16s_5ns_21_2_0_56                                            |     57|
|192   |    mul_16s_5ns_21_2_0_U155                                                   |myproject_mul_16s_5ns_21_2_0_57                                            |     24|
|193   |    mul_16s_5ns_21_2_0_U156                                                   |myproject_mul_16s_5ns_21_2_0_58                                            |     50|
|194   |    mul_16s_5ns_21_2_0_U157                                                   |myproject_mul_16s_5ns_21_2_0_59                                            |     48|
|195   |    mul_16s_5ns_21_2_0_U160                                                   |myproject_mul_16s_5ns_21_2_0_60                                            |     49|
|196   |    mul_16s_5ns_21_2_0_U164                                                   |myproject_mul_16s_5ns_21_2_0_61                                            |     47|
|197   |    mul_16s_5ns_21_2_0_U174                                                   |myproject_mul_16s_5ns_21_2_0_62                                            |     49|
|198   |    mul_16s_5ns_21_2_0_U178                                                   |myproject_mul_16s_5ns_21_2_0_63                                            |     49|
|199   |    mul_16s_5ns_21_2_0_U179                                                   |myproject_mul_16s_5ns_21_2_0_64                                            |     47|
|200   |    mul_16s_5ns_21_2_0_U182                                                   |myproject_mul_16s_5ns_21_2_0_65                                            |     50|
|201   |    mul_16s_5ns_21_2_0_U188                                                   |myproject_mul_16s_5ns_21_2_0_66                                            |     50|
|202   |    mul_16s_5ns_21_2_0_U189                                                   |myproject_mul_16s_5ns_21_2_0_67                                            |     47|
|203   |    mul_16s_5ns_21_2_0_U192                                                   |myproject_mul_16s_5ns_21_2_0_68                                            |     50|
|204   |    mul_16s_5ns_21_2_0_U193                                                   |myproject_mul_16s_5ns_21_2_0_69                                            |     50|
|205   |    mul_16s_5ns_21_2_0_U197                                                   |myproject_mul_16s_5ns_21_2_0_70                                            |     47|
|206   |    mul_16s_5ns_21_2_0_U199                                                   |myproject_mul_16s_5ns_21_2_0_71                                            |     49|
|207   |    mul_16s_5ns_21_2_0_U222                                                   |myproject_mul_16s_5ns_21_2_0_72                                            |     49|
|208   |    mul_16s_5ns_21_2_0_U223                                                   |myproject_mul_16s_5ns_21_2_0_73                                            |     47|
|209   |    mul_16s_5ns_21_2_0_U226                                                   |myproject_mul_16s_5ns_21_2_0_74                                            |     48|
|210   |    mul_16s_5ns_21_2_0_U234                                                   |myproject_mul_16s_5ns_21_2_0_75                                            |     47|
|211   |    mul_16s_5ns_21_2_0_U239                                                   |myproject_mul_16s_5ns_21_2_0_76                                            |     49|
|212   |    mul_16s_5ns_21_2_0_U245                                                   |myproject_mul_16s_5ns_21_2_0_77                                            |     49|
|213   |    mul_16s_5ns_21_2_0_U249                                                   |myproject_mul_16s_5ns_21_2_0_78                                            |     48|
|214   |    mul_16s_5ns_21_2_0_U252                                                   |myproject_mul_16s_5ns_21_2_0_79                                            |     49|
|215   |    mul_16s_5ns_21_2_0_U253                                                   |myproject_mul_16s_5ns_21_2_0_80                                            |     48|
|216   |    mul_16s_5ns_21_2_0_U254                                                   |myproject_mul_16s_5ns_21_2_0_81                                            |     49|
|217   |    mul_16s_5ns_21_2_0_U260                                                   |myproject_mul_16s_5ns_21_2_0_82                                            |     50|
|218   |    mul_16s_5ns_21_2_0_U262                                                   |myproject_mul_16s_5ns_21_2_0_83                                            |     56|
|219   |    mul_16s_5ns_21_2_0_U269                                                   |myproject_mul_16s_5ns_21_2_0_84                                            |     47|
|220   |    mul_16s_5ns_21_2_0_U279                                                   |myproject_mul_16s_5ns_21_2_0_85                                            |     49|
|221   |    mul_16s_5ns_21_2_0_U282                                                   |myproject_mul_16s_5ns_21_2_0_86                                            |     49|
|222   |    mul_16s_5ns_21_2_0_U284                                                   |myproject_mul_16s_5ns_21_2_0_87                                            |     48|
|223   |    mul_16s_5ns_21_2_0_U288                                                   |myproject_mul_16s_5ns_21_2_0_88                                            |     50|
|224   |    mul_16s_5ns_21_2_0_U299                                                   |myproject_mul_16s_5ns_21_2_0_89                                            |     53|
|225   |    mul_16s_5ns_21_2_0_U300                                                   |myproject_mul_16s_5ns_21_2_0_90                                            |     48|
|226   |    mul_16s_5ns_21_2_0_U304                                                   |myproject_mul_16s_5ns_21_2_0_91                                            |     48|
|227   |    mul_16s_5ns_21_2_0_U308                                                   |myproject_mul_16s_5ns_21_2_0_92                                            |     51|
|228   |    mul_16s_5ns_21_2_0_U310                                                   |myproject_mul_16s_5ns_21_2_0_93                                            |     47|
|229   |    mul_16s_5ns_21_2_0_U44                                                    |myproject_mul_16s_5ns_21_2_0_94                                            |     62|
|230   |    mul_16s_5ns_21_2_0_U46                                                    |myproject_mul_16s_5ns_21_2_0_95                                            |     50|
|231   |    mul_16s_5ns_21_2_0_U51                                                    |myproject_mul_16s_5ns_21_2_0_96                                            |     47|
|232   |    mul_16s_5ns_21_2_0_U52                                                    |myproject_mul_16s_5ns_21_2_0_97                                            |     50|
|233   |    mul_16s_5ns_21_2_0_U54                                                    |myproject_mul_16s_5ns_21_2_0_98                                            |     49|
|234   |    mul_16s_5ns_21_2_0_U58                                                    |myproject_mul_16s_5ns_21_2_0_99                                            |     48|
|235   |    mul_16s_5ns_21_2_0_U63                                                    |myproject_mul_16s_5ns_21_2_0_100                                           |     49|
|236   |    mul_16s_5ns_21_2_0_U64                                                    |myproject_mul_16s_5ns_21_2_0_101                                           |     49|
|237   |    mul_16s_5ns_21_2_0_U65                                                    |myproject_mul_16s_5ns_21_2_0_102                                           |     47|
|238   |    mul_16s_5ns_21_2_0_U70                                                    |myproject_mul_16s_5ns_21_2_0_103                                           |     48|
|239   |    mul_16s_5ns_21_2_0_U74                                                    |myproject_mul_16s_5ns_21_2_0_104                                           |     50|
|240   |    mul_16s_5ns_21_2_0_U82                                                    |myproject_mul_16s_5ns_21_2_0_105                                           |     49|
|241   |    mul_16s_5ns_21_2_0_U92                                                    |myproject_mul_16s_5ns_21_2_0_106                                           |     50|
|242   |    mul_16s_5ns_21_2_0_U95                                                    |myproject_mul_16s_5ns_21_2_0_107                                           |     49|
|243   |    mul_16s_5ns_21_2_0_U99                                                    |myproject_mul_16s_5ns_21_2_0_108                                           |     48|
|244   |    mul_16s_5s_21_2_0_U110                                                    |myproject_mul_16s_5s_21_2_0                                                |     52|
|245   |    mul_16s_5s_21_2_0_U116                                                    |myproject_mul_16s_5s_21_2_0_109                                            |     49|
|246   |    mul_16s_5s_21_2_0_U120                                                    |myproject_mul_16s_5s_21_2_0_110                                            |     73|
|247   |    mul_16s_5s_21_2_0_U121                                                    |myproject_mul_16s_5s_21_2_0_111                                            |     49|
|248   |    mul_16s_5s_21_2_0_U125                                                    |myproject_mul_16s_5s_21_2_0_112                                            |     57|
|249   |    mul_16s_5s_21_2_0_U127                                                    |myproject_mul_16s_5s_21_2_0_113                                            |     53|
|250   |    mul_16s_5s_21_2_0_U129                                                    |myproject_mul_16s_5s_21_2_0_114                                            |     49|
|251   |    mul_16s_5s_21_2_0_U132                                                    |myproject_mul_16s_5s_21_2_0_115                                            |     49|
|252   |    mul_16s_5s_21_2_0_U140                                                    |myproject_mul_16s_5s_21_2_0_116                                            |     49|
|253   |    mul_16s_5s_21_2_0_U143                                                    |myproject_mul_16s_5s_21_2_0_117                                            |     72|
|254   |    mul_16s_5s_21_2_0_U144                                                    |myproject_mul_16s_5s_21_2_0_118                                            |     72|
|255   |    mul_16s_5s_21_2_0_U145                                                    |myproject_mul_16s_5s_21_2_0_119                                            |     48|
|256   |    mul_16s_5s_21_2_0_U147                                                    |myproject_mul_16s_5s_21_2_0_120                                            |     47|
|257   |    mul_16s_5s_21_2_0_U154                                                    |myproject_mul_16s_5s_21_2_0_121                                            |     70|
|258   |    mul_16s_5s_21_2_0_U159                                                    |myproject_mul_16s_5s_21_2_0_122                                            |     72|
|259   |    mul_16s_5s_21_2_0_U165                                                    |myproject_mul_16s_5s_21_2_0_123                                            |     48|
|260   |    mul_16s_5s_21_2_0_U169                                                    |myproject_mul_16s_5s_21_2_0_124                                            |     70|
|261   |    mul_16s_5s_21_2_0_U181                                                    |myproject_mul_16s_5s_21_2_0_125                                            |     50|
|262   |    mul_16s_5s_21_2_0_U183                                                    |myproject_mul_16s_5s_21_2_0_126                                            |     72|
|263   |    mul_16s_5s_21_2_0_U184                                                    |myproject_mul_16s_5s_21_2_0_127                                            |     53|
|264   |    mul_16s_5s_21_2_0_U185                                                    |myproject_mul_16s_5s_21_2_0_128                                            |     49|
|265   |    mul_16s_5s_21_2_0_U186                                                    |myproject_mul_16s_5s_21_2_0_129                                            |     51|
|266   |    mul_16s_5s_21_2_0_U196                                                    |myproject_mul_16s_5s_21_2_0_130                                            |     51|
|267   |    mul_16s_5s_21_2_0_U200                                                    |myproject_mul_16s_5s_21_2_0_131                                            |     73|
|268   |    mul_16s_5s_21_2_0_U201                                                    |myproject_mul_16s_5s_21_2_0_132                                            |     72|
|269   |    mul_16s_5s_21_2_0_U204                                                    |myproject_mul_16s_5s_21_2_0_133                                            |     73|
|270   |    mul_16s_5s_21_2_0_U205                                                    |myproject_mul_16s_5s_21_2_0_134                                            |     72|
|271   |    mul_16s_5s_21_2_0_U206                                                    |myproject_mul_16s_5s_21_2_0_135                                            |     56|
|272   |    mul_16s_5s_21_2_0_U216                                                    |myproject_mul_16s_5s_21_2_0_136                                            |     73|
|273   |    mul_16s_5s_21_2_0_U218                                                    |myproject_mul_16s_5s_21_2_0_137                                            |     73|
|274   |    mul_16s_5s_21_2_0_U220                                                    |myproject_mul_16s_5s_21_2_0_138                                            |     73|
|275   |    mul_16s_5s_21_2_0_U232                                                    |myproject_mul_16s_5s_21_2_0_139                                            |     73|
|276   |    mul_16s_5s_21_2_0_U240                                                    |myproject_mul_16s_5s_21_2_0_140                                            |     70|
|277   |    mul_16s_5s_21_2_0_U244                                                    |myproject_mul_16s_5s_21_2_0_141                                            |     68|
|278   |    mul_16s_5s_21_2_0_U247                                                    |myproject_mul_16s_5s_21_2_0_142                                            |     51|
|279   |    mul_16s_5s_21_2_0_U248                                                    |myproject_mul_16s_5s_21_2_0_143                                            |     52|
|280   |    mul_16s_5s_21_2_0_U270                                                    |myproject_mul_16s_5s_21_2_0_144                                            |     53|
|281   |    mul_16s_5s_21_2_0_U274                                                    |myproject_mul_16s_5s_21_2_0_145                                            |     66|
|282   |    mul_16s_5s_21_2_0_U278                                                    |myproject_mul_16s_5s_21_2_0_146                                            |     53|
|283   |    mul_16s_5s_21_2_0_U291                                                    |myproject_mul_16s_5s_21_2_0_147                                            |     72|
|284   |    mul_16s_5s_21_2_0_U293                                                    |myproject_mul_16s_5s_21_2_0_148                                            |     53|
|285   |    mul_16s_5s_21_2_0_U294                                                    |myproject_mul_16s_5s_21_2_0_149                                            |     57|
|286   |    mul_16s_5s_21_2_0_U296                                                    |myproject_mul_16s_5s_21_2_0_150                                            |     53|
|287   |    mul_16s_5s_21_2_0_U297                                                    |myproject_mul_16s_5s_21_2_0_151                                            |     70|
|288   |    mul_16s_5s_21_2_0_U312                                                    |myproject_mul_16s_5s_21_2_0_152                                            |     56|
|289   |    mul_16s_5s_21_2_0_U42                                                     |myproject_mul_16s_5s_21_2_0_153                                            |     57|
|290   |    mul_16s_5s_21_2_0_U47                                                     |myproject_mul_16s_5s_21_2_0_154                                            |     73|
|291   |    mul_16s_5s_21_2_0_U48                                                     |myproject_mul_16s_5s_21_2_0_155                                            |     72|
|292   |    mul_16s_5s_21_2_0_U56                                                     |myproject_mul_16s_5s_21_2_0_156                                            |     54|
|293   |    mul_16s_5s_21_2_0_U66                                                     |myproject_mul_16s_5s_21_2_0_157                                            |     55|
|294   |    mul_16s_5s_21_2_0_U72                                                     |myproject_mul_16s_5s_21_2_0_158                                            |     73|
|295   |    mul_16s_5s_21_2_0_U75                                                     |myproject_mul_16s_5s_21_2_0_159                                            |     49|
|296   |    mul_16s_5s_21_2_0_U80                                                     |myproject_mul_16s_5s_21_2_0_160                                            |     54|
|297   |    mul_16s_5s_21_2_0_U90                                                     |myproject_mul_16s_5s_21_2_0_161                                            |     72|
|298   |    mul_16s_5s_21_2_0_U93                                                     |myproject_mul_16s_5s_21_2_0_162                                            |     59|
|299   |    mul_16s_5s_21_2_0_U94                                                     |myproject_mul_16s_5s_21_2_0_163                                            |     53|
|300   |    mul_16s_5s_21_2_0_U97                                                     |myproject_mul_16s_5s_21_2_0_164                                            |     48|
|301   |    mul_16s_6ns_21_2_0_U102                                                   |myproject_mul_16s_6ns_21_2_0                                               |     70|
|302   |    mul_16s_6ns_21_2_0_U103                                                   |myproject_mul_16s_6ns_21_2_0_165                                           |     17|
|303   |    mul_16s_6ns_21_2_0_U105                                                   |myproject_mul_16s_6ns_21_2_0_166                                           |      3|
|304   |    mul_16s_6ns_21_2_0_U106                                                   |myproject_mul_16s_6ns_21_2_0_167                                           |     36|
|305   |    mul_16s_6ns_21_2_0_U109                                                   |myproject_mul_16s_6ns_21_2_0_168                                           |     51|
|306   |    mul_16s_6ns_21_2_0_U111                                                   |myproject_mul_16s_6ns_21_2_0_169                                           |      3|
|307   |    mul_16s_6ns_21_2_0_U119                                                   |myproject_mul_16s_6ns_21_2_0_170                                           |     21|
|308   |    mul_16s_6ns_21_2_0_U122                                                   |myproject_mul_16s_6ns_21_2_0_171                                           |     37|
|309   |    mul_16s_6ns_21_2_0_U123                                                   |myproject_mul_16s_6ns_21_2_0_172                                           |     22|
|310   |    mul_16s_6ns_21_2_0_U124                                                   |myproject_mul_16s_6ns_21_2_0_173                                           |     22|
|311   |    mul_16s_6ns_21_2_0_U130                                                   |myproject_mul_16s_6ns_21_2_0_174                                           |     51|
|312   |    mul_16s_6ns_21_2_0_U131                                                   |myproject_mul_16s_6ns_21_2_0_175                                           |     35|
|313   |    mul_16s_6ns_21_2_0_U133                                                   |myproject_mul_16s_6ns_21_2_0_176                                           |      3|
|314   |    mul_16s_6ns_21_2_0_U136                                                   |myproject_mul_16s_6ns_21_2_0_177                                           |      4|
|315   |    mul_16s_6ns_21_2_0_U137                                                   |myproject_mul_16s_6ns_21_2_0_178                                           |     56|
|316   |    mul_16s_6ns_21_2_0_U139                                                   |myproject_mul_16s_6ns_21_2_0_179                                           |     23|
|317   |    mul_16s_6ns_21_2_0_U141                                                   |myproject_mul_16s_6ns_21_2_0_180                                           |     23|
|318   |    mul_16s_6ns_21_2_0_U148                                                   |myproject_mul_16s_6ns_21_2_0_181                                           |     36|
|319   |    mul_16s_6ns_21_2_0_U150                                                   |myproject_mul_16s_6ns_21_2_0_182                                           |     51|
|320   |    mul_16s_6ns_21_2_0_U151                                                   |myproject_mul_16s_6ns_21_2_0_183                                           |     51|
|321   |    mul_16s_6ns_21_2_0_U163                                                   |myproject_mul_16s_6ns_21_2_0_184                                           |     44|
|322   |    mul_16s_6ns_21_2_0_U167                                                   |myproject_mul_16s_6ns_21_2_0_185                                           |     57|
|323   |    mul_16s_6ns_21_2_0_U168                                                   |myproject_mul_16s_6ns_21_2_0_186                                           |     56|
|324   |    mul_16s_6ns_21_2_0_U170                                                   |myproject_mul_16s_6ns_21_2_0_187                                           |     24|
|325   |    mul_16s_6ns_21_2_0_U171                                                   |myproject_mul_16s_6ns_21_2_0_188                                           |     23|
|326   |    mul_16s_6ns_21_2_0_U173                                                   |myproject_mul_16s_6ns_21_2_0_189                                           |     38|
|327   |    mul_16s_6ns_21_2_0_U177                                                   |myproject_mul_16s_6ns_21_2_0_190                                           |     37|
|328   |    mul_16s_6ns_21_2_0_U180                                                   |myproject_mul_16s_6ns_21_2_0_191                                           |     35|
|329   |    mul_16s_6ns_21_2_0_U190                                                   |myproject_mul_16s_6ns_21_2_0_192                                           |     51|
|330   |    mul_16s_6ns_21_2_0_U191                                                   |myproject_mul_16s_6ns_21_2_0_193                                           |     22|
|331   |    mul_16s_6ns_21_2_0_U194                                                   |myproject_mul_16s_6ns_21_2_0_194                                           |     51|
|332   |    mul_16s_6ns_21_2_0_U202                                                   |myproject_mul_16s_6ns_21_2_0_195                                           |      2|
|333   |    mul_16s_6ns_21_2_0_U208                                                   |myproject_mul_16s_6ns_21_2_0_196                                           |     51|
|334   |    mul_16s_6ns_21_2_0_U209                                                   |myproject_mul_16s_6ns_21_2_0_197                                           |     42|
|335   |    mul_16s_6ns_21_2_0_U212                                                   |myproject_mul_16s_6ns_21_2_0_198                                           |     37|
|336   |    mul_16s_6ns_21_2_0_U213                                                   |myproject_mul_16s_6ns_21_2_0_199                                           |     24|
|337   |    mul_16s_6ns_21_2_0_U215                                                   |myproject_mul_16s_6ns_21_2_0_200                                           |     51|
|338   |    mul_16s_6ns_21_2_0_U219                                                   |myproject_mul_16s_6ns_21_2_0_201                                           |     37|
|339   |    mul_16s_6ns_21_2_0_U224                                                   |myproject_mul_16s_6ns_21_2_0_202                                           |     37|
|340   |    mul_16s_6ns_21_2_0_U227                                                   |myproject_mul_16s_6ns_21_2_0_203                                           |     56|
|341   |    mul_16s_6ns_21_2_0_U229                                                   |myproject_mul_16s_6ns_21_2_0_204                                           |     58|
|342   |    mul_16s_6ns_21_2_0_U230                                                   |myproject_mul_16s_6ns_21_2_0_205                                           |     51|
|343   |    mul_16s_6ns_21_2_0_U231                                                   |myproject_mul_16s_6ns_21_2_0_206                                           |     24|
|344   |    mul_16s_6ns_21_2_0_U233                                                   |myproject_mul_16s_6ns_21_2_0_207                                           |    113|
|345   |    mul_16s_6ns_21_2_0_U237                                                   |myproject_mul_16s_6ns_21_2_0_208                                           |     36|
|346   |    mul_16s_6ns_21_2_0_U238                                                   |myproject_mul_16s_6ns_21_2_0_209                                           |     22|
|347   |    mul_16s_6ns_21_2_0_U241                                                   |myproject_mul_16s_6ns_21_2_0_210                                           |     23|
|348   |    mul_16s_6ns_21_2_0_U243                                                   |myproject_mul_16s_6ns_21_2_0_211                                           |     58|
|349   |    mul_16s_6ns_21_2_0_U255                                                   |myproject_mul_16s_6ns_21_2_0_212                                           |     23|
|350   |    mul_16s_6ns_21_2_0_U256                                                   |myproject_mul_16s_6ns_21_2_0_213                                           |     37|
|351   |    mul_16s_6ns_21_2_0_U257                                                   |myproject_mul_16s_6ns_21_2_0_214                                           |     51|
|352   |    mul_16s_6ns_21_2_0_U264                                                   |myproject_mul_16s_6ns_21_2_0_215                                           |     50|
|353   |    mul_16s_6ns_21_2_0_U265                                                   |myproject_mul_16s_6ns_21_2_0_216                                           |     23|
|354   |    mul_16s_6ns_21_2_0_U266                                                   |myproject_mul_16s_6ns_21_2_0_217                                           |     51|
|355   |    mul_16s_6ns_21_2_0_U271                                                   |myproject_mul_16s_6ns_21_2_0_218                                           |     63|
|356   |    mul_16s_6ns_21_2_0_U275                                                   |myproject_mul_16s_6ns_21_2_0_219                                           |     21|
|357   |    mul_16s_6ns_21_2_0_U280                                                   |myproject_mul_16s_6ns_21_2_0_220                                           |     37|
|358   |    mul_16s_6ns_21_2_0_U289                                                   |myproject_mul_16s_6ns_21_2_0_221                                           |     57|
|359   |    mul_16s_6ns_21_2_0_U290                                                   |myproject_mul_16s_6ns_21_2_0_222                                           |     24|
|360   |    mul_16s_6ns_21_2_0_U292                                                   |myproject_mul_16s_6ns_21_2_0_223                                           |     37|
|361   |    mul_16s_6ns_21_2_0_U295                                                   |myproject_mul_16s_6ns_21_2_0_224                                           |     22|
|362   |    mul_16s_6ns_21_2_0_U298                                                   |myproject_mul_16s_6ns_21_2_0_225                                           |     37|
|363   |    mul_16s_6ns_21_2_0_U301                                                   |myproject_mul_16s_6ns_21_2_0_226                                           |     17|
|364   |    mul_16s_6ns_21_2_0_U302                                                   |myproject_mul_16s_6ns_21_2_0_227                                           |     36|
|365   |    mul_16s_6ns_21_2_0_U305                                                   |myproject_mul_16s_6ns_21_2_0_228                                           |     23|
|366   |    mul_16s_6ns_21_2_0_U313                                                   |myproject_mul_16s_6ns_21_2_0_229                                           |     51|
|367   |    mul_16s_6ns_21_2_0_U49                                                    |myproject_mul_16s_6ns_21_2_0_230                                           |     24|
|368   |    mul_16s_6ns_21_2_0_U53                                                    |myproject_mul_16s_6ns_21_2_0_231                                           |     65|
|369   |    mul_16s_6ns_21_2_0_U55                                                    |myproject_mul_16s_6ns_21_2_0_232                                           |     56|
|370   |    mul_16s_6ns_21_2_0_U57                                                    |myproject_mul_16s_6ns_21_2_0_233                                           |     24|
|371   |    mul_16s_6ns_21_2_0_U59                                                    |myproject_mul_16s_6ns_21_2_0_234                                           |     21|
|372   |    mul_16s_6ns_21_2_0_U60                                                    |myproject_mul_16s_6ns_21_2_0_235                                           |     37|
|373   |    mul_16s_6ns_21_2_0_U62                                                    |myproject_mul_16s_6ns_21_2_0_236                                           |      2|
|374   |    mul_16s_6ns_21_2_0_U67                                                    |myproject_mul_16s_6ns_21_2_0_237                                           |     23|
|375   |    mul_16s_6ns_21_2_0_U69                                                    |myproject_mul_16s_6ns_21_2_0_238                                           |     35|
|376   |    mul_16s_6ns_21_2_0_U71                                                    |myproject_mul_16s_6ns_21_2_0_239                                           |     36|
|377   |    mul_16s_6ns_21_2_0_U73                                                    |myproject_mul_16s_6ns_21_2_0_240                                           |     37|
|378   |    mul_16s_6ns_21_2_0_U76                                                    |myproject_mul_16s_6ns_21_2_0_241                                           |     22|
|379   |    mul_16s_6ns_21_2_0_U77                                                    |myproject_mul_16s_6ns_21_2_0_242                                           |     37|
|380   |    mul_16s_6ns_21_2_0_U81                                                    |myproject_mul_16s_6ns_21_2_0_243                                           |     37|
|381   |    mul_16s_6ns_21_2_0_U83                                                    |myproject_mul_16s_6ns_21_2_0_244                                           |     37|
|382   |    mul_16s_6ns_21_2_0_U84                                                    |myproject_mul_16s_6ns_21_2_0_245                                           |     37|
|383   |    mul_16s_6ns_21_2_0_U85                                                    |myproject_mul_16s_6ns_21_2_0_246                                           |      2|
|384   |    mul_16s_6ns_21_2_0_U88                                                    |myproject_mul_16s_6ns_21_2_0_247                                           |     37|
|385   |    mul_16s_6ns_21_2_0_U98                                                    |myproject_mul_16s_6ns_21_2_0_248                                           |     37|
|386   |    mul_16s_6s_21_2_0_U100                                                    |myproject_mul_16s_6s_21_2_0                                                |     37|
|387   |    mul_16s_6s_21_2_0_U108                                                    |myproject_mul_16s_6s_21_2_0_249                                            |     71|
|388   |    mul_16s_6s_21_2_0_U113                                                    |myproject_mul_16s_6s_21_2_0_250                                            |     22|
|389   |    mul_16s_6s_21_2_0_U117                                                    |myproject_mul_16s_6s_21_2_0_251                                            |     37|
|390   |    mul_16s_6s_21_2_0_U118                                                    |myproject_mul_16s_6s_21_2_0_252                                            |     23|
|391   |    mul_16s_6s_21_2_0_U126                                                    |myproject_mul_16s_6s_21_2_0_253                                            |     35|
|392   |    mul_16s_6s_21_2_0_U135                                                    |myproject_mul_16s_6s_21_2_0_254                                            |     21|
|393   |    mul_16s_6s_21_2_0_U138                                                    |myproject_mul_16s_6s_21_2_0_255                                            |     22|
|394   |    mul_16s_6s_21_2_0_U142                                                    |myproject_mul_16s_6s_21_2_0_256                                            |     37|
|395   |    mul_16s_6s_21_2_0_U152                                                    |myproject_mul_16s_6s_21_2_0_257                                            |     36|
|396   |    mul_16s_6s_21_2_0_U153                                                    |myproject_mul_16s_6s_21_2_0_258                                            |     23|
|397   |    mul_16s_6s_21_2_0_U158                                                    |myproject_mul_16s_6s_21_2_0_259                                            |     22|
|398   |    mul_16s_6s_21_2_0_U161                                                    |myproject_mul_16s_6s_21_2_0_260                                            |     23|
|399   |    mul_16s_6s_21_2_0_U162                                                    |myproject_mul_16s_6s_21_2_0_261                                            |     37|
|400   |    mul_16s_6s_21_2_0_U166                                                    |myproject_mul_16s_6s_21_2_0_262                                            |     36|
|401   |    mul_16s_6s_21_2_0_U172                                                    |myproject_mul_16s_6s_21_2_0_263                                            |     23|
|402   |    mul_16s_6s_21_2_0_U175                                                    |myproject_mul_16s_6s_21_2_0_264                                            |     68|
|403   |    mul_16s_6s_21_2_0_U176                                                    |myproject_mul_16s_6s_21_2_0_265                                            |     36|
|404   |    mul_16s_6s_21_2_0_U187                                                    |myproject_mul_16s_6s_21_2_0_266                                            |     24|
|405   |    mul_16s_6s_21_2_0_U195                                                    |myproject_mul_16s_6s_21_2_0_267                                            |     36|
|406   |    mul_16s_6s_21_2_0_U198                                                    |myproject_mul_16s_6s_21_2_0_268                                            |     71|
|407   |    mul_16s_6s_21_2_0_U203                                                    |myproject_mul_16s_6s_21_2_0_269                                            |     21|
|408   |    mul_16s_6s_21_2_0_U207                                                    |myproject_mul_16s_6s_21_2_0_270                                            |     36|
|409   |    mul_16s_6s_21_2_0_U210                                                    |myproject_mul_16s_6s_21_2_0_271                                            |     22|
|410   |    mul_16s_6s_21_2_0_U211                                                    |myproject_mul_16s_6s_21_2_0_272                                            |     24|
|411   |    mul_16s_6s_21_2_0_U214                                                    |myproject_mul_16s_6s_21_2_0_273                                            |     37|
|412   |    mul_16s_6s_21_2_0_U217                                                    |myproject_mul_16s_6s_21_2_0_274                                            |     36|
|413   |    mul_16s_6s_21_2_0_U221                                                    |myproject_mul_16s_6s_21_2_0_275                                            |     36|
|414   |    mul_16s_6s_21_2_0_U225                                                    |myproject_mul_16s_6s_21_2_0_276                                            |     35|
|415   |    mul_16s_6s_21_2_0_U228                                                    |myproject_mul_16s_6s_21_2_0_277                                            |     37|
|416   |    mul_16s_6s_21_2_0_U235                                                    |myproject_mul_16s_6s_21_2_0_278                                            |     43|
|417   |    mul_16s_6s_21_2_0_U236                                                    |myproject_mul_16s_6s_21_2_0_279                                            |     22|
|418   |    mul_16s_6s_21_2_0_U242                                                    |myproject_mul_16s_6s_21_2_0_280                                            |     23|
|419   |    mul_16s_6s_21_2_0_U246                                                    |myproject_mul_16s_6s_21_2_0_281                                            |     36|
|420   |    mul_16s_6s_21_2_0_U250                                                    |myproject_mul_16s_6s_21_2_0_282                                            |     71|
|421   |    mul_16s_6s_21_2_0_U251                                                    |myproject_mul_16s_6s_21_2_0_283                                            |     57|
|422   |    mul_16s_6s_21_2_0_U258                                                    |myproject_mul_16s_6s_21_2_0_284                                            |     44|
|423   |    mul_16s_6s_21_2_0_U259                                                    |myproject_mul_16s_6s_21_2_0_285                                            |     22|
|424   |    mul_16s_6s_21_2_0_U261                                                    |myproject_mul_16s_6s_21_2_0_286                                            |     21|
|425   |    mul_16s_6s_21_2_0_U263                                                    |myproject_mul_16s_6s_21_2_0_287                                            |     22|
|426   |    mul_16s_6s_21_2_0_U267                                                    |myproject_mul_16s_6s_21_2_0_288                                            |     36|
|427   |    mul_16s_6s_21_2_0_U268                                                    |myproject_mul_16s_6s_21_2_0_289                                            |     37|
|428   |    mul_16s_6s_21_2_0_U272                                                    |myproject_mul_16s_6s_21_2_0_290                                            |     23|
|429   |    mul_16s_6s_21_2_0_U273                                                    |myproject_mul_16s_6s_21_2_0_291                                            |     23|
|430   |    mul_16s_6s_21_2_0_U276                                                    |myproject_mul_16s_6s_21_2_0_292                                            |     71|
|431   |    mul_16s_6s_21_2_0_U277                                                    |myproject_mul_16s_6s_21_2_0_293                                            |     37|
|432   |    mul_16s_6s_21_2_0_U281                                                    |myproject_mul_16s_6s_21_2_0_294                                            |     51|
|433   |    mul_16s_6s_21_2_0_U283                                                    |myproject_mul_16s_6s_21_2_0_295                                            |     37|
|434   |    mul_16s_6s_21_2_0_U285                                                    |myproject_mul_16s_6s_21_2_0_296                                            |     22|
|435   |    mul_16s_6s_21_2_0_U286                                                    |myproject_mul_16s_6s_21_2_0_297                                            |     35|
|436   |    mul_16s_6s_21_2_0_U287                                                    |myproject_mul_16s_6s_21_2_0_298                                            |     37|
|437   |    mul_16s_6s_21_2_0_U303                                                    |myproject_mul_16s_6s_21_2_0_299                                            |     51|
|438   |    mul_16s_6s_21_2_0_U306                                                    |myproject_mul_16s_6s_21_2_0_300                                            |     36|
|439   |    mul_16s_6s_21_2_0_U307                                                    |myproject_mul_16s_6s_21_2_0_301                                            |     23|
|440   |    mul_16s_6s_21_2_0_U309                                                    |myproject_mul_16s_6s_21_2_0_302                                            |     35|
|441   |    mul_16s_6s_21_2_0_U311                                                    |myproject_mul_16s_6s_21_2_0_303                                            |     23|
|442   |    mul_16s_6s_21_2_0_U40                                                     |myproject_mul_16s_6s_21_2_0_304                                            |     23|
|443   |    mul_16s_6s_21_2_0_U41                                                     |myproject_mul_16s_6s_21_2_0_305                                            |     37|
|444   |    mul_16s_6s_21_2_0_U43                                                     |myproject_mul_16s_6s_21_2_0_306                                            |     37|
|445   |    mul_16s_6s_21_2_0_U45                                                     |myproject_mul_16s_6s_21_2_0_307                                            |     44|
|446   |    mul_16s_6s_21_2_0_U50                                                     |myproject_mul_16s_6s_21_2_0_308                                            |     37|
|447   |    mul_16s_6s_21_2_0_U61                                                     |myproject_mul_16s_6s_21_2_0_309                                            |     37|
|448   |    mul_16s_6s_21_2_0_U68                                                     |myproject_mul_16s_6s_21_2_0_310                                            |     22|
|449   |    mul_16s_6s_21_2_0_U78                                                     |myproject_mul_16s_6s_21_2_0_311                                            |     23|
|450   |    mul_16s_6s_21_2_0_U79                                                     |myproject_mul_16s_6s_21_2_0_312                                            |     37|
|451   |    mul_16s_6s_21_2_0_U86                                                     |myproject_mul_16s_6s_21_2_0_313                                            |     18|
|452   |    mul_16s_6s_21_2_0_U87                                                     |myproject_mul_16s_6s_21_2_0_314                                            |     58|
|453   |    mul_16s_6s_21_2_0_U89                                                     |myproject_mul_16s_6s_21_2_0_315                                            |     37|
|454   |    mul_16s_6s_21_2_0_U91                                                     |myproject_mul_16s_6s_21_2_0_316                                            |     24|
|455   |    mul_16s_6s_21_2_0_U96                                                     |myproject_mul_16s_6s_21_2_0_317                                            |     43|
|456   |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_612 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s |  21974|
|457   |    mul_8ns_5ns_12_1_0_U883                                                   |myproject_mul_8ns_5ns_12_1_0_1                                             |     18|
|458   |    mul_8ns_5ns_12_1_0_U885                                                   |myproject_mul_8ns_5ns_12_1_0_2                                             |     15|
|459   |    mul_8ns_5ns_12_1_0_U891                                                   |myproject_mul_8ns_5ns_12_1_0_3                                             |     15|
|460   |    mul_8ns_5ns_12_1_0_U893                                                   |myproject_mul_8ns_5ns_12_1_0_4                                             |     18|
|461   |    mul_8ns_5ns_12_1_0_U895                                                   |myproject_mul_8ns_5ns_12_1_0_5                                             |     15|
|462   |    mul_8ns_5ns_12_1_0_U896                                                   |myproject_mul_8ns_5ns_12_1_0_6                                             |     18|
|463   |    mul_8ns_5ns_12_1_0_U898                                                   |myproject_mul_8ns_5ns_12_1_0_7                                             |     15|
|464   |    mul_8ns_5ns_12_1_0_U899                                                   |myproject_mul_8ns_5ns_12_1_0_8                                             |     15|
|465   |    mul_8ns_5ns_12_1_0_U902                                                   |myproject_mul_8ns_5ns_12_1_0_9                                             |     15|
|466   |    mul_8ns_5ns_12_1_0_U903                                                   |myproject_mul_8ns_5ns_12_1_0_10                                            |     15|
|467   |    mul_8ns_5ns_12_1_0_U905                                                   |myproject_mul_8ns_5ns_12_1_0_11                                            |     18|
|468   |    mul_8ns_5ns_12_1_0_U906                                                   |myproject_mul_8ns_5ns_12_1_0_12                                            |     18|
|469   |    mul_8ns_5ns_12_1_0_U920                                                   |myproject_mul_8ns_5ns_12_1_0_13                                            |     15|
|470   |    mul_8ns_5ns_12_1_0_U921                                                   |myproject_mul_8ns_5ns_12_1_0_14                                            |     18|
|471   |    mul_8ns_5s_13_1_0_U880                                                    |myproject_mul_8ns_5s_13_1_0_15                                             |     20|
|472   |    mul_8ns_5s_13_1_0_U881                                                    |myproject_mul_8ns_5s_13_1_0_16                                             |     30|
|473   |    mul_8ns_5s_13_1_0_U887                                                    |myproject_mul_8ns_5s_13_1_0_17                                             |     30|
|474   |    mul_8ns_5s_13_1_0_U888                                                    |myproject_mul_8ns_5s_13_1_0_18                                             |     30|
|475   |    mul_8ns_5s_13_1_0_U890                                                    |myproject_mul_8ns_5s_13_1_0_19                                             |     30|
|476   |    mul_8ns_5s_13_1_0_U904                                                    |myproject_mul_8ns_5s_13_1_0_20                                             |     20|
|477   |    mul_8ns_5s_13_1_0_U910                                                    |myproject_mul_8ns_5s_13_1_0_21                                             |     30|
|478   |    mul_8ns_5s_13_1_0_U911                                                    |myproject_mul_8ns_5s_13_1_0_22                                             |     30|
|479   |    mul_8ns_5s_13_1_0_U912                                                    |myproject_mul_8ns_5s_13_1_0_23                                             |     30|
|480   |    mul_8ns_5s_13_1_0_U915                                                    |myproject_mul_8ns_5s_13_1_0_24                                             |     30|
|481   |    mul_8ns_5s_13_1_0_U916                                                    |myproject_mul_8ns_5s_13_1_0_25                                             |     30|
|482   |    mul_8ns_5s_13_1_0_U919                                                    |myproject_mul_8ns_5s_13_1_0_26                                             |     30|
|483   |    mul_8ns_5s_13_1_0_U923                                                    |myproject_mul_8ns_5s_13_1_0_27                                             |     30|
|484   |    mul_8ns_5s_13_1_0_U924                                                    |myproject_mul_8ns_5s_13_1_0_28                                             |     30|
|485   |    mul_8ns_5s_13_1_0_U925                                                    |myproject_mul_8ns_5s_13_1_0_29                                             |     30|
|486   |    mul_8ns_5s_13_1_0_U926                                                    |myproject_mul_8ns_5s_13_1_0_30                                             |     30|
|487   |    mul_8ns_5s_13_1_0_U927                                                    |myproject_mul_8ns_5s_13_1_0_31                                             |     30|
|488   |    mul_8ns_5s_13_1_0_U928                                                    |myproject_mul_8ns_5s_13_1_0_32                                             |     30|
|489   |    mul_8ns_6ns_13_1_0_U882                                                   |myproject_mul_8ns_6ns_13_1_0                                               |     23|
|490   |    mul_8ns_6ns_13_1_0_U884                                                   |myproject_mul_8ns_6ns_13_1_0_33                                            |     33|
|491   |    mul_8ns_6ns_13_1_0_U886                                                   |myproject_mul_8ns_6ns_13_1_0_34                                            |     18|
|492   |    mul_8ns_6ns_13_1_0_U889                                                   |myproject_mul_8ns_6ns_13_1_0_35                                            |     23|
|493   |    mul_8ns_6ns_13_1_0_U897                                                   |myproject_mul_8ns_6ns_13_1_0_36                                            |     18|
|494   |    mul_8ns_6ns_13_1_0_U901                                                   |myproject_mul_8ns_6ns_13_1_0_37                                            |     18|
|495   |    mul_8ns_6ns_13_1_0_U907                                                   |myproject_mul_8ns_6ns_13_1_0_38                                            |     24|
|496   |    mul_8ns_6ns_13_1_0_U908                                                   |myproject_mul_8ns_6ns_13_1_0_39                                            |     18|
|497   |    mul_8ns_6ns_13_1_0_U913                                                   |myproject_mul_8ns_6ns_13_1_0_40                                            |     18|
|498   |    mul_8ns_6ns_13_1_0_U914                                                   |myproject_mul_8ns_6ns_13_1_0_41                                            |     18|
|499   |    mul_8ns_6ns_13_1_0_U918                                                   |myproject_mul_8ns_6ns_13_1_0_42                                            |     33|
|500   |    mul_8ns_6s_14_1_0_U892                                                    |myproject_mul_8ns_6s_14_1_0                                                |     39|
|501   |    mul_8ns_6s_14_1_0_U894                                                    |myproject_mul_8ns_6s_14_1_0_43                                             |     22|
|502   |    mul_8ns_6s_14_1_0_U900                                                    |myproject_mul_8ns_6s_14_1_0_44                                             |     38|
|503   |    mul_8ns_6s_14_1_0_U909                                                    |myproject_mul_8ns_6s_14_1_0_45                                             |     38|
|504   |    mul_8ns_6s_14_1_0_U917                                                    |myproject_mul_8ns_6s_14_1_0_46                                             |     30|
|505   |    mul_8ns_6s_14_1_0_U922                                                    |myproject_mul_8ns_6s_14_1_0_47                                             |     27|
|506   |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_682 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s |    706|
|507   |    mul_8ns_5ns_12_1_0_U997                                                   |myproject_mul_8ns_5ns_12_1_0                                               |     18|
|508   |    mul_8ns_5s_13_1_0_U995                                                    |myproject_mul_8ns_5s_13_1_0                                                |     30|
|509   |    mul_8ns_5s_13_1_0_U996                                                    |myproject_mul_8ns_5s_13_1_0_0                                              |     30|
|510   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_244     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s     |   4226|
|511   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_336     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s     |    576|
|512   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_560     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s     |   2304|
|513   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_664     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s     |    649|
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:21 ; elapsed = 00:03:48 . Memory (MB): peak = 3431.004 ; gain = 1750.996 ; free physical = 86143 ; free virtual = 101459
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 112 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:24 ; elapsed = 00:03:51 . Memory (MB): peak = 3434.914 ; gain = 1754.906 ; free physical = 92739 ; free virtual = 108056
Synthesis Optimization Complete : Time (s): cpu = 00:03:24 ; elapsed = 00:03:51 . Memory (MB): peak = 3434.914 ; gain = 1754.906 ; free physical = 92774 ; free virtual = 108054
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3434.914 ; gain = 0.000 ; free physical = 91242 ; free virtual = 106522
INFO: [Netlist 29-17] Analyzing 37242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3594.504 ; gain = 0.000 ; free physical = 90775 ; free virtual = 106168
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f2e95f7d
INFO: [Common 17-83] Releasing license: Synthesis
275 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:13 ; elapsed = 00:04:39 . Memory (MB): peak = 3594.504 ; gain = 1920.516 ; free physical = 90465 ; free virtual = 105873
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 8576.016; main = 2642.240; forked = 6282.520
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 17141.949; main = 3594.508; forked = 13710.941
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Feb 25 22:38:12 2026...
***** VIVADO SYNTHESIS COMPLETED IN 0h5m0s *****
INFO: [HLS 200-112] Total CPU user time: 691.91 seconds. Total CPU system time: 19.79 seconds. Total elapsed time: 644.75 seconds; peak allocated memory: 1.972 GB.
