SYSTEM test_sys_sopc
{
   # 
   # Generated by: com.altera.sopcmodel.ensemble.EnsembleGeneratePTF
   # Date: 2008.08.18.15:49:07
   # 
   #    clock_source "clk"
   #    altera_jtag_avalon_master "console_master"
   #    altera_avalon_sysid "sysid"
   #    altera_avalon_pll "pll"
   #    dummy_master "pll_master"
   #    altera_jtag_dc_streaming "console_stream"
   #    altera_avalon_dc_fifo "ingress_fifo"
   #    altera_avalon_dc_fifo "egress_fifo"
   #    altera_avalon_dc_fifo "egress_pipeline_fifo"
   #    stream_back_pressure_gate "gate"
   #    data_format_adapter "DFA_before_ingress_fifo"
   #    data_format_adapter "DFA_before_console"
   #    timing_adapter "TA_before_gate"
   #    timing_adapter "TA_before_dut"
   #    timing_adapter "TA_before_ingress_fifo"
   #    dummy_build_id "build_id"
   #    dummy_dut "dut"
   # 
   #    Contains 36 connections.
   # 
   System_Wizard_Version = "8.0";
   Builder_Application = "sopc_builder_ca";
   #. values for Builder_Application are:
   #.    sopc_builder_preview --> 6.1p, 7.0p prerelease versions
   #.    sopc_builder_ca      --> 7.1 and later
   #.    (missing) --> 6.0 or earlier
   WIZARD_SCRIPT_ARGUMENTS 
   {
      hdl_language = "verilog";
      device_family = "CYCLONEIII";
      device_family_id = "CYCLONEIII";
      generate_sdk = "0";
      do_build_sim = "0";
      hardcopy_compatible = "0";
      CLOCKS 
      {
         CLOCK clk
         {
            frequency = "50000000";
            source = "External";
            Is_Clock_Source = "0";
            display_name = "clk";
            pipeline = "0";
            clock_module_connection_point_for_c2h = "clk.clk";
         }
         CLOCK pll_c0
         {
            frequency = "25000000";
            source = "";
            Is_Clock_Source = "1";
            display_name = "c0 from pll";
            pipeline = "0";
            clock_module_connection_point_for_c2h = "pll.c0";
         }
         CLOCK slow_clk
         {
            frequency = "25000000";
            source = "pll_c0";
            Is_Clock_Source = "0";
            display_name = "slow_clk";
         }
         CLOCK pll_c1
         {
            frequency = "190000000";
            source = "";
            Is_Clock_Source = "1";
            display_name = "c1 from pll";
            pipeline = "0";
            clock_module_connection_point_for_c2h = "pll.c1";
         }
         CLOCK fast_clk
         {
            frequency = "190000000";
            source = "pll_c1";
            Is_Clock_Source = "0";
            display_name = "fast_clk";
         }
      }
   }
   MODULE console_master
   {
      MASTER master
      {
         PORT_WIRING 
         {
            PORT clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT address_from_the_altera_jtag_avalon_master_packets_to_transactions_converter
            {
               type = "address";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT byteenable_from_the_altera_jtag_avalon_master_packets_to_transactions_converter
            {
               type = "byteenable";
               width = "4";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT resetrequest_from_the_altera_jtag_avalon_master_jtag_interface
            {
               type = "resetrequest";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT read_from_the_altera_jtag_avalon_master_packets_to_transactions_converter
            {
               type = "read";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT readdata_to_the_altera_jtag_avalon_master_packets_to_transactions_converter
            {
               type = "readdata";
               width = "32";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT readdatavalid_to_the_altera_jtag_avalon_master_packets_to_transactions_converter
            {
               type = "readdatavalid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT waitrequest_to_the_altera_jtag_avalon_master_packets_to_transactions_converter
            {
               type = "waitrequest";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT write_from_the_altera_jtag_avalon_master_packets_to_transactions_converter
            {
               type = "write";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT writedata_from_the_altera_jtag_avalon_master_packets_to_transactions_converter
            {
               type = "writedata";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Asynchronous = "0";
            DBS_Big_Endian = "0";
            Adapts_To = "";
            Do_Stream_Reads = "0";
            Do_Stream_Writes = "0";
            Max_Address_Width = "32";
            Data_Width = "32";
            Address_Width = "32";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
         }
         MEMORY_MAP 
         {
            Entry sysid/control_slave
            {
               address = "0x00000000";
               span = "0x00000008";
               is_bridge = "0";
            }
            Entry gate/s0
            {
               address = "0x00000008";
               span = "0x00000004";
               is_bridge = "0";
            }
            Entry build_id/s0
            {
               address = "0x0000000c";
               span = "0x00000004";
               is_bridge = "0";
            }
         }
      }
      class = "no_legacy_module";
      class_version = "8.0";
      gtf_class_name = "altera_jtag_avalon_master";
      gtf_class_version = "8.0";
      SYSTEM_BUILDER_INFO 
      {
         Do_Not_Generate = "1";
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Clock_Source = "slow_clk";
         Has_Clock = "1";
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "C:/bytestream_example/separated_hw/console_master.v,C:/altera/80/ip/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master.v,C:/altera/80/ip/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_packets_to_bytes.v,C:/altera/80/ip/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_jtag_interface.v,C:/altera/80/ip/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_sc_fifo.v,C:/altera/80/ip/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_packets_to_transactions_converter.v,C:/altera/80/ip/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_bytes_to_packets.v,C:/altera/80/ip/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_channel_adapter_0.v,C:/altera/80/ip/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_channel_adapter_1.v,C:/altera/80/ip/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_timing_adapter.v,C:/altera/80/ip/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v,C:/altera/80/ip/sopc_builder_ip/altera_avalon_jtag_phy/altera_jtag_dc_streaming.v,C:/altera/80/ip/sopc_builder_ip/altera_avalon_jtag_phy/altera_jtag_phy.v,C:/altera/80/ip/sopc_builder_ip/altera_avalon_jtag_phy/altera_jtag_streaming.v,C:/altera/80/ip/sopc_builder_ip/altera_avalon_dc_fifo/altera_synchronizer.v,C:/altera/80/ip/sopc_builder_ip/altera_avalon_st_idle_remover/altera_avalon_st_idle_remover.v,C:/altera/80/ip/sopc_builder_ip/altera_avalon_st_idle_inserter/altera_avalon_st_idle_inserter.v,C:/altera/80/ip/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v,C:/altera/80/ip/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v,C:/altera/80/ip/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         terminated_ports 
         {
         }
      }
   }
   MODULE sysid
   {
      SLAVE control_slave
      {
         PORT_WIRING 
         {
            PORT clock
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT address
            {
               type = "address";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               type = "readdata";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Write_Wait_States = "0cycles";
            Read_Wait_States = "1cycles";
            Hold_Time = "0cycles";
            Setup_Time = "0cycles";
            Is_Printable_Device = "0";
            Address_Alignment = "native";
            Well_Behaved_Waitrequest = "0";
            Is_Nonvolatile_Storage = "0";
            Read_Latency = "0";
            Is_Memory_Device = "0";
            Maximum_Pending_Read_Transactions = "0";
            Minimum_Uninterrupted_Run_Length = "1";
            Accepts_Internal_Connections = "1";
            Write_Latency = "0";
            Is_Flash = "0";
            Data_Width = "32";
            Address_Width = "1";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            MASTERED_BY console_master/master
            {
               priority = "1";
               Offset_Address = "0x00000000";
            }
            Base_Address = "0x00000000";
         }
      }
      class = "altera_avalon_sysid";
      class_version = "8.0";
      SYSTEM_BUILDER_INFO 
      {
         Date_Modified = "";
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         Fixed_Module_Name = "sysid";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "slow_clk";
         Has_Clock = "1";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         id = "890010046";
         timestamp = "1219088571";
         regenerate_values = "0";
      }
   }
   MODULE pll
   {
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT inclk0
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT resetrequest
            {
               type = "resetrequest";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT address
            {
               type = "address";
               width = "3";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               type = "chipselect";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT read
            {
               type = "read";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               type = "readdata";
               width = "16";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT write
            {
               type = "write";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               type = "writedata";
               width = "16";
               direction = "input";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Write_Wait_States = "0cycles";
            Read_Wait_States = "1cycles";
            Hold_Time = "0cycles";
            Setup_Time = "0cycles";
            Is_Printable_Device = "0";
            Address_Alignment = "native";
            Well_Behaved_Waitrequest = "0";
            Is_Nonvolatile_Storage = "0";
            Read_Latency = "0";
            Is_Memory_Device = "0";
            Maximum_Pending_Read_Transactions = "0";
            Minimum_Uninterrupted_Run_Length = "1";
            Accepts_Internal_Connections = "1";
            Write_Latency = "0";
            Is_Flash = "0";
            Data_Width = "16";
            Address_Width = "3";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            Clock_Source = "clk";
            Has_Clock = "1";
            MASTERED_BY pll_master/m0
            {
               priority = "1";
               Offset_Address = "0x00000000";
            }
            Base_Address = "0x00000000";
         }
      }
      PORT_WIRING 
      {
         PORT c0
         {
            type = "out_clk";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT c1
         {
            type = "out_clk";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         areset = "None";
         pfdena = "None";
         locked = "None";
         pllena = "None";
         scanclk = "None";
         scandata = "None";
         scanread = "None";
         scanwrite = "None";
         scanclkena = "None";
         scanaclr = "None";
         scandataout = "None";
         scandone = "None";
         configupdate = "None";
         phasecounterselect = "None";
         phasedone = "None";
         phaseupdown = "None";
         phasestep = "None";
         UI_CONTROL 
         {
            pllena_port_exist = "0";
         }
         ALTPLL_PORTS 
         {
            PORT inclk0
            {
               Is_Enabled = "1";
               direction = "input";
               width = "1";
            }
            PORT c0
            {
               Is_Enabled = "1";
               direction = "output";
               type = "out_clk";
               width = "1";
            }
            PORT c1
            {
               Is_Enabled = "1";
               direction = "output";
               type = "out_clk";
               width = "1";
            }
         }
         CLOCK_SOURCES 
         {
            CLOCK c0
            {
               DIVIDE_BY = "2";
               DUTY_CYCLE = "50";
               MULTIPLY_BY = "1";
               PHASE_SHIFT = "0";
               clk_index = "0";
               clock_freq = "25000000";
               clock_unit = "MHz";
               type = "out_clk";
            }
            CLOCK c1
            {
               DIVIDE_BY = "5";
               DUTY_CYCLE = "50";
               MULTIPLY_BY = "19";
               PHASE_SHIFT = "0";
               clk_index = "1";
               clock_freq = "190000000";
               clock_unit = "MHz";
               type = "out_clk";
            }
         }
         CLOCK_INFO 
         {
            CLOCK inclk0
            {
               clock_freq = "50000000";
               clock_unit = "MHz";
               type = "in_clk";
            }
         }
         CNX_INFO 
         {
            CONSTANT 
            {
               STRING 
               {
                  BANDWIDTH_TYPE = "AUTO";
                  CLK0_PHASE_SHIFT = "0";
                  CLK1_PHASE_SHIFT = "0";
                  COMPENSATE_CLOCK = "CLK0";
                  INTENDED_DEVICE_FAMILY = "CYCLONEIII";
                  LPM_TYPE = "altpll";
                  OPERATION_MODE = "NORMAL";
                  PLL_TYPE = "Fast";
                  PORT_ACTIVECLOCK = "PORT_UNUSED";
                  PORT_ARESET = "PORT_UNUSED";
                  PORT_CLKBAD0 = "PORT_UNUSED";
                  PORT_CLKBAD1 = "PORT_UNUSED";
                  PORT_CLKLOSS = "PORT_UNUSED";
                  PORT_CLKSWITCH = "PORT_UNUSED";
                  PORT_CONFIGUPDATE = "PORT_UNUSED";
                  PORT_FBIN = "PORT_UNUSED";
                  PORT_INCLK0 = "PORT_USED";
                  PORT_INCLK1 = "PORT_UNUSED";
                  PORT_LOCKED = "PORT_UNUSED";
                  PORT_PFDENA = "PORT_UNUSED";
                  PORT_PHASECOUNTERSELECT = "PORT_UNUSED";
                  PORT_PHASEDONE = "PORT_UNUSED";
                  PORT_PHASESTEP = "PORT_UNUSED";
                  PORT_PHASEUPDOWN = "PORT_UNUSED";
                  PORT_PLLENA = "PORT_UNUSED";
                  PORT_SCANACLR = "PORT_UNUSED";
                  PORT_SCANCLK = "PORT_UNUSED";
                  PORT_SCANCLKENA = "PORT_UNUSED";
                  PORT_SCANDATA = "PORT_UNUSED";
                  PORT_SCANDATAOUT = "PORT_UNUSED";
                  PORT_SCANDONE = "PORT_UNUSED";
                  PORT_SCANREAD = "PORT_UNUSED";
                  PORT_SCANWRITE = "PORT_UNUSED";
                  PORT_clk0 = "PORT_USED";
                  PORT_clk1 = "PORT_USED";
                  PORT_clk2 = "PORT_UNUSED";
                  PORT_clk3 = "PORT_UNUSED";
                  PORT_clk4 = "PORT_UNUSED";
                  PORT_clk5 = "PORT_UNUSED";
                  PORT_clkena0 = "PORT_UNUSED";
                  PORT_clkena1 = "PORT_UNUSED";
                  PORT_clkena2 = "PORT_UNUSED";
                  PORT_clkena3 = "PORT_UNUSED";
                  PORT_clkena4 = "PORT_UNUSED";
                  PORT_clkena5 = "PORT_UNUSED";
                  PORT_extclk0 = "PORT_UNUSED";
                  PORT_extclk1 = "PORT_UNUSED";
                  PORT_extclk2 = "PORT_UNUSED";
                  PORT_extclk3 = "PORT_UNUSED";
               }
               NUMERIC 
               {
                  CLK0_DIVIDE_BY = "2";
                  CLK0_DUTY_CYCLE = "50";
                  CLK0_MULTIPLY_BY = "1";
                  CLK1_DIVIDE_BY = "5";
                  CLK1_DUTY_CYCLE = "50";
                  CLK1_MULTIPLY_BY = "19";
                  INCLK0_INPUT_FREQUENCY = "20000";
                  WIDTH_CLOCK = "5";
               }
            }
            GEN_FILE 
            {
               TYPE_NORMAL 
               {
                  TRUE 
                  {
                     File1 = ".v";
                     File2 = ".ppf";
                  }
                  FALSE 
                  {
                     File3 = ".inc";
                     File4 = ".cmp";
                     File5 = ".bsf";
                     File6 = "_inst.v";
                     File7 = "_bb.v";
                     File8 = "_waveforms.html";
                     File9 = "_wave*.jpg";
                  }
               }
            }
            LIBRARY = "altera_mf altera_mf.altera_mf_components.all";
            PRIVATE 
            {
               STRING 
               {
                  ACTIVECLK_CHECK = "0";
                  BANDWIDTH = "1.000";
                  BANDWIDTH_FEATURE_ENABLED = "1";
                  BANDWIDTH_FREQ_UNIT = "MHz";
                  BANDWIDTH_PRESET = "Low";
                  BANDWIDTH_USE_AUTO = "1";
                  BANDWIDTH_USE_PRESET = "0";
                  CLKBAD_SWITCHOVER_CHECK = "0";
                  CLKLOSS_CHECK = "0";
                  CLKSWITCH_CHECK = "0";
                  CNX_NO_COMPENSATE_RADIO = "0";
                  CREATE_CLKBAD_CHECK = "0";
                  CREATE_INCLK1_CHECK = "0";
                  CUR_DEDICATED_CLK = "c0";
                  CUR_FBIN_CLK = "e0";
                  DEVICE_SPEED_GRADE = "Any";
                  DUTY_CYCLE0 = "50.00000000";
                  DUTY_CYCLE1 = "50.00000000";
                  EXPLICIT_SWITCHOVER_COUNTER = "0";
                  EXT_FEEDBACK_RADIO = "0";
                  GLOCKED_COUNTER_EDIT_CHANGED = "1";
                  GLOCKED_FEATURE_ENABLED = "0";
                  GLOCKED_MODE_CHECK = "0";
                  HAS_MANUAL_SWITCHOVER = "1";
                  INCLK0_FREQ_EDIT = "50.0";
                  INCLK0_FREQ_UNIT_COMBO = "MHz";
                  INCLK1_FREQ_EDIT = "100.000";
                  INCLK1_FREQ_EDIT_CHANGED = "1";
                  INCLK1_FREQ_UNIT_CHANGED = "1";
                  INCLK1_FREQ_UNIT_COMBO = "MHz";
                  INTENDED_DEVICE_FAMILY = "Cyclone III";
                  INT_FEEDBACK__MODE_RADIO = "1";
                  LOCKED_OUTPUT_CHECK = "0";
                  LONG_SCAN_RADIO = "1";
                  LVDS_MODE_DATA_RATE = "Not Available";
                  LVDS_PHASE_SHIFT_UNIT0 = "ps";
                  LVDS_PHASE_SHIFT_UNIT1 = "ps";
                  MIG_DEVICE_SPEED_GRADE = "Any";
                  MIRROR_CLK0 = "0";
                  MIRROR_CLK1 = "0";
                  NORMAL_MODE_RADIO = "1";
                  OUTPUT_FREQ0 = "25.00000000";
                  OUTPUT_FREQ1 = "190.00000000";
                  OUTPUT_FREQ_MODE0 = "1";
                  OUTPUT_FREQ_MODE1 = "1";
                  OUTPUT_FREQ_UNIT0 = "MHz";
                  OUTPUT_FREQ_UNIT1 = "MHz";
                  PHASE_RECONFIG_FEATURE_ENABLED = "1";
                  PHASE_RECONFIG_INPUTS_CHECK = "0";
                  PHASE_SHIFT0 = "0.00000000";
                  PHASE_SHIFT1 = "0.00000000";
                  PHASE_SHIFT_STEP_ENABLED_CHECK = "0";
                  PHASE_SHIFT_UNIT0 = "ps";
                  PHASE_SHIFT_UNIT1 = "ps";
                  PLL_ADVANCED_PARAM_CHECK = "0";
                  PLL_ARESET_CHECK = "0";
                  PLL_FBMIMIC_CHECK = "0";
                  PLL_PFDENA_CHECK = "0";
                  PRIMARY_CLK_COMBO = "inclk0";
                  RECONFIG_FILE = "altpllpll.mif";
                  SACN_INPUTS_CHECK = "0";
                  SCAN_FEATURE_ENABLED = "1";
                  SELF_RESET_LOCK_LOSS = "0";
                  SHORT_SCAN_RADIO = "0";
                  SPREAD_FEATURE_ENABLED = "0";
                  SPREAD_FREQ = "50.000";
                  SPREAD_FREQ_UNIT = "KHz";
                  SPREAD_PERCENT = "0.500";
                  SPREAD_USE = "0";
                  SRC_SYNCH_COMP_RADIO = "0";
                  STICKY_CLK0 = "1";
                  STICKY_CLK1 = "1";
                  SWITCHOVER_FEATURE_ENABLED = "1";
                  SYNTH_WRAPPER_GEN_POSTFIX = "0";
                  USE_CLK0 = "1";
                  USE_CLK1 = "1";
                  USE_CLKENA0 = "0";
                  USE_CLKENA1 = "0";
                  ZERO_DELAY_RADIO = "0";
               }
               NUMERIC 
               {
                  DIV_FACTOR0 = "1";
                  DIV_FACTOR1 = "1";
                  GLOCK_COUNTER_EDIT = "1048575";
                  LVDS_MODE_DATA_RATE_DIRTY = "0";
                  MULT_FACTOR0 = "1";
                  MULT_FACTOR1 = "1";
                  PLL_AUTOPLL_CHECK = "1";
                  PLL_ENHPLL_CHECK = "0";
                  PLL_FASTPLL_CHECK = "0";
                  PLL_LVDS_PLL_CHECK = "0";
                  PLL_TARGET_HARCOPY_CHECK = "0";
                  SWITCHOVER_COUNT_EDIT = "1";
                  USE_MIL_SPEED_GRADE = "0";
               }
            }
            USED_PORT 
            {
               c0 
               {
                  VALUE_1 = "0";
                  VALUE_2 = "0";
                  VALUE_3 = "0";
                  VALUE_4 = "0";
                  VALUE_5 = "OUTPUT_CLK_EXT";
                  VALUE_6 = "VCC";
                  VALUE_7 = "c0";
               }
               c1 
               {
                  VALUE_1 = "0";
                  VALUE_2 = "0";
                  VALUE_3 = "0";
                  VALUE_4 = "0";
                  VALUE_5 = "OUTPUT_CLK_EXT";
                  VALUE_6 = "VCC";
                  VALUE_7 = "c1";
               }
               inclk0 
               {
                  VALUE_1 = "0";
                  VALUE_2 = "0";
                  VALUE_3 = "0";
                  VALUE_4 = "0";
                  VALUE_5 = "INPUT_CLK_EXT";
                  VALUE_6 = "GND";
                  VALUE_7 = "inclk0";
               }
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Required_Device_Family = "STRATIX,STRATIXGX,STRATIXII,STRATIXIII,STRATIXIV,CYCLONEIII,STRATIXIIGX,CYCLONE,CYCLONEII";
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Default_Module_Name = "pll";
         Top_Level_Ports_Are_Enumerated = "1";
      }
      class = "altera_avalon_pll";
      class_version = "8.0";
   }
   MODULE pll_master
   {
      MASTER m0
      {
         PORT_WIRING 
         {
            PORT csi_master_clk_clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT csi_master_clk_reset
            {
               type = "reset";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT avm_m0_address
            {
               type = "address";
               width = "5";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT avm_m0_byteenable
            {
               type = "byteenable";
               width = "4";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT avm_m0_read
            {
               type = "read";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT avm_m0_write
            {
               type = "write";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT avm_m0_writedata
            {
               type = "writedata";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT avm_m0_waitrequest
            {
               type = "waitrequest";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT avm_m0_readdata
            {
               type = "readdata";
               width = "32";
               direction = "input";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Asynchronous = "0";
            DBS_Big_Endian = "0";
            Adapts_To = "";
            Do_Stream_Reads = "0";
            Do_Stream_Writes = "0";
            Max_Address_Width = "32";
            Data_Width = "32";
            Address_Width = "5";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
         }
         MEMORY_MAP 
         {
            Entry pll/s1
            {
               address = "0x00000000";
               span = "0x00000020";
               is_bridge = "0";
            }
         }
      }
      class = "no_legacy_module";
      class_version = "1.0";
      gtf_class_name = "dummy_master";
      gtf_class_version = "1.0";
      SYSTEM_BUILDER_INFO 
      {
         Do_Not_Generate = "1";
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Clock_Source = "clk";
         Has_Clock = "1";
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "C:/bytestream_example/separated_hw/pll_master.v,C:/bytestream_example/separated_hw/ip/dummy_master/dummy_master.v";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         terminated_ports 
         {
         }
      }
   }
   MODULE console_stream
   {
      MASTER src
      {
         PORT_WIRING 
         {
            PORT clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT source_data
            {
               type = "data";
               width = "8";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT source_valid
            {
               type = "valid";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
         }
      }
      PORT_WIRING 
      {
         PORT resetrequest
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
      }
      SLAVE sink
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Accepts_Internal_Connections = "1";
            MASTERED_BY DFA_before_console/out
            {
               priority = "0";
            }
         }
         PORT_WIRING 
         {
            PORT sink_data
            {
               type = "data";
               width = "8";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT sink_valid
            {
               type = "valid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT sink_ready
            {
               type = "ready";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
      }
      class = "no_legacy_module";
      class_version = "8.0";
      gtf_class_name = "altera_jtag_dc_streaming";
      gtf_class_version = "8.0";
      SYSTEM_BUILDER_INFO 
      {
         Do_Not_Generate = "1";
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Clock_Source = "slow_clk";
         Has_Clock = "1";
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "C:/bytestream_example/separated_hw/console_stream.v,C:/altera/80/ip/sopc_builder_ip/altera_avalon_jtag_phy/altera_jtag_dc_streaming.v,C:/altera/80/ip/sopc_builder_ip/altera_avalon_jtag_phy/altera_jtag_phy.v,C:/altera/80/ip/sopc_builder_ip/altera_avalon_jtag_phy/altera_jtag_streaming.v,C:/altera/80/ip/sopc_builder_ip/altera_avalon_dc_fifo/altera_synchronizer.v,C:/altera/80/ip/sopc_builder_ip/altera_avalon_st_idle_remover/altera_avalon_st_idle_remover.v,C:/altera/80/ip/sopc_builder_ip/altera_avalon_st_idle_inserter/altera_avalon_st_idle_inserter.v";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         terminated_ports 
         {
         }
      }
   }
   MODULE ingress_fifo
   {
      SLAVE in
      {
         PORT_WIRING 
         {
            PORT in_clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT in_reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT in_data
            {
               type = "data";
               width = "16";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT in_valid
            {
               type = "valid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT in_ready
            {
               type = "ready";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Accepts_Internal_Connections = "1";
            Clock_Source = "slow_clk";
            Has_Clock = "1";
            MASTERED_BY DFA_before_ingress_fifo/out
            {
               priority = "0";
            }
         }
      }
      SLAVE out_csr
      {
         PORT_WIRING 
         {
            PORT out_clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT out_reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT out_csr_address
            {
               type = "address";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT out_csr_read
            {
               type = "read";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT out_csr_write
            {
               type = "write";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT out_csr_readdata
            {
               type = "readdata";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT out_csr_writedata
            {
               type = "writedata";
               width = "32";
               direction = "input";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Write_Wait_States = "0cycles";
            Read_Wait_States = "1cycles";
            Hold_Time = "0cycles";
            Setup_Time = "0cycles";
            Is_Printable_Device = "0";
            Address_Alignment = "dynamic";
            Well_Behaved_Waitrequest = "0";
            Is_Nonvolatile_Storage = "0";
            Address_Span = "8";
            Read_Latency = "0";
            Is_Memory_Device = "0";
            Maximum_Pending_Read_Transactions = "0";
            Minimum_Uninterrupted_Run_Length = "1";
            Accepts_Internal_Connections = "1";
            Write_Latency = "0";
            Is_Flash = "0";
            Data_Width = "32";
            Address_Width = "1";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            Clock_Source = "fast_clk";
            Has_Clock = "1";
            MASTERED_BY gate/m0
            {
               priority = "1";
               Offset_Address = "0x00000000";
            }
            Base_Address = "0x00000000";
         }
      }
      MASTER out
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Clock_Source = "fast_clk";
            Has_Clock = "1";
         }
         PORT_WIRING 
         {
            PORT out_data
            {
               type = "data";
               width = "16";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT out_valid
            {
               type = "valid";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT out_ready
            {
               type = "ready";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
         }
      }
      class = "no_legacy_module";
      class_version = "8.0";
      gtf_class_name = "altera_avalon_dc_fifo";
      gtf_class_version = "8.0";
      SYSTEM_BUILDER_INFO 
      {
         Do_Not_Generate = "1";
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "C:/bytestream_example/separated_hw/ingress_fifo.v,C:/altera/80/ip/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.v,C:/altera/80/ip/sopc_builder_ip/altera_avalon_dc_fifo/altera_synchronizer.v,C:/altera/80/ip/sopc_builder_ip/altera_avalon_dc_fifo/altera_synchronizer_bundle.v";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         terminated_ports 
         {
         }
      }
   }
   MODULE egress_fifo
   {
      SLAVE in
      {
         PORT_WIRING 
         {
            PORT in_clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT in_reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT in_data
            {
               type = "data";
               width = "16";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT in_valid
            {
               type = "valid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT in_ready
            {
               type = "ready";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Accepts_Internal_Connections = "1";
            MASTERED_BY egress_pipeline_fifo/out
            {
               priority = "0";
            }
            Clock_Source = "fast_clk";
            Has_Clock = "1";
         }
      }
      MASTER out
      {
         PORT_WIRING 
         {
            PORT out_clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT out_reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT out_data
            {
               type = "data";
               width = "16";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT out_valid
            {
               type = "valid";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT out_ready
            {
               type = "ready";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Clock_Source = "slow_clk";
            Has_Clock = "1";
         }
      }
      class = "no_legacy_module";
      class_version = "8.0";
      gtf_class_name = "altera_avalon_dc_fifo";
      gtf_class_version = "8.0";
      SYSTEM_BUILDER_INFO 
      {
         Do_Not_Generate = "1";
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "C:/bytestream_example/separated_hw/egress_fifo.v,C:/altera/80/ip/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.v,C:/altera/80/ip/sopc_builder_ip/altera_avalon_dc_fifo/altera_synchronizer.v,C:/altera/80/ip/sopc_builder_ip/altera_avalon_dc_fifo/altera_synchronizer_bundle.v";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         terminated_ports 
         {
         }
      }
   }
   MODULE egress_pipeline_fifo
   {
      SLAVE in
      {
         PORT_WIRING 
         {
            PORT in_clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT in_reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT in_data
            {
               type = "data";
               width = "16";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT in_valid
            {
               type = "valid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT in_ready
            {
               type = "ready";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Accepts_Internal_Connections = "1";
            MASTERED_BY gate/egress_src
            {
               priority = "0";
            }
            Clock_Source = "fast_clk";
            Has_Clock = "1";
         }
      }
      MASTER out
      {
         PORT_WIRING 
         {
            PORT out_clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT out_reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT out_data
            {
               type = "data";
               width = "16";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT out_valid
            {
               type = "valid";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT out_ready
            {
               type = "ready";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Clock_Source = "fast_clk";
            Has_Clock = "1";
         }
      }
      class = "no_legacy_module";
      class_version = "8.0";
      gtf_class_name = "altera_avalon_dc_fifo";
      gtf_class_version = "8.0";
      SYSTEM_BUILDER_INFO 
      {
         Do_Not_Generate = "1";
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "C:/bytestream_example/separated_hw/egress_pipeline_fifo.v,C:/altera/80/ip/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.v,C:/altera/80/ip/sopc_builder_ip/altera_avalon_dc_fifo/altera_synchronizer.v,C:/altera/80/ip/sopc_builder_ip/altera_avalon_dc_fifo/altera_synchronizer_bundle.v";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         terminated_ports 
         {
         }
      }
   }
   MODULE gate
   {
      SLAVE ingress_snk
      {
         PORT_WIRING 
         {
            PORT csi_clock_clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT csi_clock_reset
            {
               type = "reset";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT asi_ingress_snk_ready
            {
               type = "ready";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT asi_ingress_snk_valid
            {
               type = "valid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT asi_ingress_snk_data
            {
               type = "data";
               width = "16";
               direction = "input";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Accepts_Internal_Connections = "1";
            MASTERED_BY ingress_fifo/out
            {
               priority = "0";
            }
         }
      }
      SLAVE s0
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Write_Wait_States = "0cycles";
            Read_Wait_States = "1cycles";
            Hold_Time = "0cycles";
            Setup_Time = "0cycles";
            Is_Printable_Device = "0";
            Address_Alignment = "dynamic";
            Well_Behaved_Waitrequest = "0";
            Is_Nonvolatile_Storage = "0";
            Address_Span = "4";
            Read_Latency = "0";
            Is_Memory_Device = "0";
            Maximum_Pending_Read_Transactions = "0";
            Minimum_Uninterrupted_Run_Length = "1";
            Accepts_Internal_Connections = "1";
            Write_Latency = "0";
            Is_Flash = "0";
            Data_Width = "32";
            Address_Width = "0";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            MASTERED_BY console_master/master
            {
               priority = "1";
               Offset_Address = "0x00000008";
            }
            Base_Address = "0x00000008";
         }
         PORT_WIRING 
         {
            PORT avs_s0_write
            {
               type = "write";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT avs_s0_writedata
            {
               type = "writedata";
               width = "32";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT avs_s0_readdata
            {
               type = "readdata";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
         }
      }
      MASTER m0
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Asynchronous = "0";
            DBS_Big_Endian = "0";
            Adapts_To = "";
            Do_Stream_Reads = "0";
            Do_Stream_Writes = "0";
            Max_Address_Width = "32";
            Data_Width = "32";
            Address_Width = "3";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
         }
         PORT_WIRING 
         {
            PORT avm_m0_address
            {
               type = "address";
               width = "3";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT avm_m0_read
            {
               type = "read";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT avm_m0_waitrequest
            {
               type = "waitrequest";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT avm_m0_readdata
            {
               type = "readdata";
               width = "32";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT avm_m0_readdatavalid
            {
               type = "readdatavalid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
         }
         MEMORY_MAP 
         {
            Entry ingress_fifo/out_csr
            {
               address = "0x00000000";
               span = "0x00000008";
               is_bridge = "0";
            }
         }
      }
      MASTER egress_src
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
         }
         PORT_WIRING 
         {
            PORT aso_egress_src_ready
            {
               type = "ready";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT aso_egress_src_valid
            {
               type = "valid";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT aso_egress_src_data
            {
               type = "data";
               width = "16";
               direction = "output";
               Is_Enabled = "1";
            }
         }
      }
      SLAVE egress_snk
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Accepts_Internal_Connections = "1";
            MASTERED_BY TA_before_gate/out
            {
               priority = "0";
            }
         }
         PORT_WIRING 
         {
            PORT asi_egress_snk_valid
            {
               type = "valid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT asi_egress_snk_data
            {
               type = "data";
               width = "16";
               direction = "input";
               Is_Enabled = "1";
            }
         }
      }
      MASTER ingress_src
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
         }
         PORT_WIRING 
         {
            PORT aso_ingress_src_valid
            {
               type = "valid";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT aso_ingress_src_data
            {
               type = "data";
               width = "16";
               direction = "output";
               Is_Enabled = "1";
            }
         }
      }
      class = "no_legacy_module";
      class_version = "1.0";
      gtf_class_name = "stream_back_pressure_gate";
      gtf_class_version = "1.0";
      SYSTEM_BUILDER_INFO 
      {
         Do_Not_Generate = "1";
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Clock_Source = "fast_clk";
         Has_Clock = "1";
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "C:/bytestream_example/separated_hw/gate.v,C:/bytestream_example/separated_hw/ip/stream_back_pressure_gate/stream_back_pressure_gate.v";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         terminated_ports 
         {
         }
      }
   }
   MODULE DFA_before_ingress_fifo
   {
      SLAVE in
      {
         PORT_WIRING 
         {
            PORT clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT in_ready
            {
               type = "ready";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT in_valid
            {
               type = "valid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT in_data
            {
               type = "data";
               width = "8";
               direction = "input";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Accepts_Internal_Connections = "1";
            MASTERED_BY TA_before_ingress_fifo/out
            {
               priority = "0";
            }
         }
      }
      MASTER out
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
         }
         PORT_WIRING 
         {
            PORT out_ready
            {
               type = "ready";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT out_valid
            {
               type = "valid";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT out_data
            {
               type = "data";
               width = "16";
               direction = "output";
               Is_Enabled = "1";
            }
         }
      }
      class = "no_legacy_module";
      class_version = "0.0";
      gtf_class_name = "data_format_adapter";
      gtf_class_version = "8.0";
      SYSTEM_BUILDER_INFO 
      {
         Do_Not_Generate = "1";
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Clock_Source = "slow_clk";
         Has_Clock = "1";
      }
      SIMULATION 
      {
         DISPLAY 
         {
            SIGNAL aaa
            {
               name = "clk";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL aab
            {
               name = "reset_n";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL aac
            {
               name = "in_ready";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL aad
            {
               name = "in_valid";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL aae
            {
               name = "in_data";
               radix = "hexadecimal";
               conditional = "1";
            }
            SIGNAL aaf
            {
               name = "out_ready";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL aag
            {
               name = "out_valid";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL aah
            {
               name = "out_data";
               radix = "hexadecimal";
               conditional = "1";
            }
         }
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/DFA_before_ingress_fifo.v,__PROJECT_DIRECTORY__/DFA_before_ingress_fifo_state_ram.v,__PROJECT_DIRECTORY__/DFA_before_ingress_fifo_data_ram.v";
         Synthesis_Only_Files = "__PROJECT_DIRECTORY__/DFA_before_ingress_fifo.v,__PROJECT_DIRECTORY__/DFA_before_ingress_fifo_state_ram.v,__PROJECT_DIRECTORY__/DFA_before_ingress_fifo_data_ram.v";
      }
   }
   MODULE DFA_before_console
   {
      SLAVE in
      {
         PORT_WIRING 
         {
            PORT clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT in_ready
            {
               type = "ready";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT in_valid
            {
               type = "valid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT in_data
            {
               type = "data";
               width = "16";
               direction = "input";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Accepts_Internal_Connections = "1";
            MASTERED_BY egress_fifo/out
            {
               priority = "0";
            }
         }
      }
      MASTER out
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
         }
         PORT_WIRING 
         {
            PORT out_ready
            {
               type = "ready";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT out_valid
            {
               type = "valid";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT out_data
            {
               type = "data";
               width = "8";
               direction = "output";
               Is_Enabled = "1";
            }
         }
      }
      class = "no_legacy_module";
      class_version = "0.0";
      gtf_class_name = "data_format_adapter";
      gtf_class_version = "8.0";
      SYSTEM_BUILDER_INFO 
      {
         Do_Not_Generate = "1";
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Clock_Source = "slow_clk";
         Has_Clock = "1";
      }
      SIMULATION 
      {
         DISPLAY 
         {
            SIGNAL aaa
            {
               name = "clk";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL aab
            {
               name = "reset_n";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL aac
            {
               name = "in_ready";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL aad
            {
               name = "in_valid";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL aae
            {
               name = "in_data";
               radix = "hexadecimal";
               conditional = "1";
            }
            SIGNAL aaf
            {
               name = "out_ready";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL aag
            {
               name = "out_valid";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL aah
            {
               name = "out_data";
               radix = "hexadecimal";
               conditional = "1";
            }
         }
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/DFA_before_console.v,__PROJECT_DIRECTORY__/DFA_before_console_state_ram.v,__PROJECT_DIRECTORY__/DFA_before_console_data_ram.v";
         Synthesis_Only_Files = "__PROJECT_DIRECTORY__/DFA_before_console.v,__PROJECT_DIRECTORY__/DFA_before_console_state_ram.v,__PROJECT_DIRECTORY__/DFA_before_console_data_ram.v";
      }
   }
   MODULE TA_before_gate
   {
      SLAVE in
      {
         PORT_WIRING 
         {
            PORT clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT in_data
            {
               type = "data";
               width = "16";
               direction = "input";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Accepts_Internal_Connections = "1";
            MASTERED_BY dut/out0
            {
               priority = "0";
            }
         }
      }
      MASTER out
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
         }
         PORT_WIRING 
         {
            PORT out_data
            {
               type = "data";
               width = "16";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT out_valid
            {
               type = "valid";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
      }
      class = "no_legacy_module";
      class_version = "0.0";
      gtf_class_name = "timing_adapter";
      gtf_class_version = "8.0";
      SYSTEM_BUILDER_INFO 
      {
         Do_Not_Generate = "1";
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Clock_Source = "fast_clk";
         Has_Clock = "1";
      }
      SIMULATION 
      {
         DISPLAY 
         {
            SIGNAL aaa
            {
               name = "clk";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL aab
            {
               name = "reset_n";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL aac
            {
               name = "in_data";
               radix = "hexadecimal";
               conditional = "1";
            }
            SIGNAL aad
            {
               name = "out_data";
               radix = "hexadecimal";
               conditional = "1";
            }
            SIGNAL aae
            {
               name = "out_valid";
               radix = "binary";
               conditional = "1";
            }
         }
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/TA_before_gate.v";
         Synthesis_Only_Files = "__PROJECT_DIRECTORY__/TA_before_gate.v";
      }
   }
   MODULE TA_before_dut
   {
      SLAVE in
      {
         PORT_WIRING 
         {
            PORT clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT in_valid
            {
               type = "valid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT in_data
            {
               type = "data";
               width = "16";
               direction = "input";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Accepts_Internal_Connections = "1";
            MASTERED_BY gate/ingress_src
            {
               priority = "0";
            }
         }
      }
      MASTER out
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
         }
         PORT_WIRING 
         {
            PORT out_data
            {
               type = "data";
               width = "16";
               direction = "output";
               Is_Enabled = "1";
            }
         }
      }
      class = "no_legacy_module";
      class_version = "0.0";
      gtf_class_name = "timing_adapter";
      gtf_class_version = "8.0";
      SYSTEM_BUILDER_INFO 
      {
         Do_Not_Generate = "1";
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Clock_Source = "fast_clk";
         Has_Clock = "1";
      }
      SIMULATION 
      {
         DISPLAY 
         {
            SIGNAL aaa
            {
               name = "clk";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL aab
            {
               name = "reset_n";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL aac
            {
               name = "in_valid";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL aad
            {
               name = "in_data";
               radix = "hexadecimal";
               conditional = "1";
            }
            SIGNAL aae
            {
               name = "out_data";
               radix = "hexadecimal";
               conditional = "1";
            }
         }
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/TA_before_dut.v";
         Synthesis_Only_Files = "__PROJECT_DIRECTORY__/TA_before_dut.v";
      }
   }
   MODULE TA_before_ingress_fifo
   {
      SLAVE in
      {
         PORT_WIRING 
         {
            PORT clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT in_valid
            {
               type = "valid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT in_data
            {
               type = "data";
               width = "8";
               direction = "input";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Accepts_Internal_Connections = "1";
            MASTERED_BY console_stream/src
            {
               priority = "0";
            }
         }
      }
      MASTER out
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
         }
         PORT_WIRING 
         {
            PORT out_valid
            {
               type = "valid";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT out_data
            {
               type = "data";
               width = "8";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT out_ready
            {
               type = "ready";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
         }
      }
      class = "no_legacy_module";
      class_version = "0.0";
      gtf_class_name = "timing_adapter";
      gtf_class_version = "8.0";
      SYSTEM_BUILDER_INFO 
      {
         Do_Not_Generate = "1";
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Clock_Source = "slow_clk";
         Has_Clock = "1";
      }
      SIMULATION 
      {
         DISPLAY 
         {
            SIGNAL aaa
            {
               name = "clk";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL aab
            {
               name = "reset_n";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL aac
            {
               name = "in_valid";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL aad
            {
               name = "in_data";
               radix = "hexadecimal";
               conditional = "1";
            }
            SIGNAL aae
            {
               name = "out_valid";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL aaf
            {
               name = "out_data";
               radix = "hexadecimal";
               conditional = "1";
            }
            SIGNAL aag
            {
               name = "out_ready";
               radix = "binary";
               conditional = "1";
            }
         }
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/TA_before_ingress_fifo.v";
         Synthesis_Only_Files = "__PROJECT_DIRECTORY__/TA_before_ingress_fifo.v";
      }
   }
   MODULE build_id
   {
      SLAVE s0
      {
         PORT_WIRING 
         {
            PORT clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT avs_s0_readdata
            {
               type = "readdata";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Write_Wait_States = "0cycles";
            Read_Wait_States = "1cycles";
            Hold_Time = "0cycles";
            Setup_Time = "0cycles";
            Is_Printable_Device = "0";
            Address_Alignment = "dynamic";
            Well_Behaved_Waitrequest = "0";
            Is_Nonvolatile_Storage = "0";
            Address_Span = "4";
            Read_Latency = "0";
            Is_Memory_Device = "0";
            Maximum_Pending_Read_Transactions = "0";
            Minimum_Uninterrupted_Run_Length = "1";
            Accepts_Internal_Connections = "1";
            Write_Latency = "0";
            Is_Flash = "0";
            Data_Width = "32";
            Address_Width = "0";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            MASTERED_BY console_master/master
            {
               priority = "1";
               Offset_Address = "0x0000000c";
            }
            Base_Address = "0x0000000c";
         }
      }
      class = "no_legacy_module";
      class_version = "1.0";
      gtf_class_name = "dummy_build_id";
      gtf_class_version = "1.0";
      SYSTEM_BUILDER_INFO 
      {
         Do_Not_Generate = "1";
         Instantiate_In_System_Module = "0";
         Is_Enabled = "1";
         Clock_Source = "slow_clk";
         Has_Clock = "1";
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         terminated_ports 
         {
         }
      }
   }
   MODULE dut
   {
      SLAVE in0
      {
         PORT_WIRING 
         {
            PORT clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset
            {
               type = "reset";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT asi_in0_data
            {
               type = "data";
               width = "16";
               direction = "input";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Accepts_Internal_Connections = "1";
            MASTERED_BY TA_before_dut/out
            {
               priority = "0";
            }
         }
      }
      MASTER out0
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
         }
         PORT_WIRING 
         {
            PORT aso_out0_data
            {
               type = "data";
               width = "16";
               direction = "output";
               Is_Enabled = "1";
            }
         }
      }
      class = "no_legacy_module";
      class_version = "1.0";
      gtf_class_name = "dummy_dut";
      gtf_class_version = "1.0";
      SYSTEM_BUILDER_INFO 
      {
         Do_Not_Generate = "1";
         Instantiate_In_System_Module = "0";
         Is_Enabled = "1";
         Clock_Source = "fast_clk";
         Has_Clock = "1";
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         terminated_ports 
         {
         }
      }
   }
}
