# Reading C:/questasim64_10.7c/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do run.do
# 0
# 1
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:51:41 on Sep 28,2024
# vlog -reportprogress 300 -sv adder.sv mux2.sv mux3.sv controller.sv datapath.sv dmem.sv extend.sv flopenr.sv flopr.sv imem.sv maindec.sv riscv_pipelined_cycle.sv top.sv testbench.sv aludec.sv regfile.sv alu.sv history_flop.sv decode_phase.sv execute_phase.sv memory_phase.sv write_back_phase.sv mem_phase_Controller.sv execute_phase_Controller.sv write_phase_Controller.sv 
# -- Compiling module adder
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module controller
# -- Compiling module datapath
# -- Compiling module dmem
# -- Compiling module extend
# ** Warning: extend.sv(12): (vlog-2697) LSB of part-select into 'instr' is out of bounds.
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module imem
# -- Compiling module maindec
# -- Compiling module riscv_pipelined_cycle
# -- Compiling module top
# -- Compiling module testbench
# -- Compiling module aludec
# -- Compiling module regfile
# -- Compiling module alu
# -- Compiling module signal_history
# -- Compiling module decode_phase
# -- Compiling module execute_phase
# -- Compiling module memory_phase
# -- Compiling module write_back_phase
# -- Compiling module mem_phase_Controller
# -- Compiling module execute_phase_Controller
# -- Compiling module write_phase_Controller
# 
# Top level modules:
# 	flopenr
# 	testbench
# 	signal_history
# End time: 18:51:41 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" -t 1ps work.testbench 
# Start time: 18:51:41 on Sep 28,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "controller(fast)".
# ** Warning: extend.sv(12): (vopt-2697) LSB of part-select into 'instr' is out of bounds.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv_pipelined_cycle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.execute_phase_Controller(fast)
# Loading work.mem_phase_Controller(fast)
# Loading work.write_phase_Controller(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.decode_phase(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.execute_phase(fast)
# Loading work.alu(fast)
# Loading work.memory_phase(fast)
# Loading work.write_back_phase(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: lucas  Hostname: LUCAS-ROGSTRIXG  ProcessID: 9652
#           Attempting to use alternate WLF file "./wlfthgh3a0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthgh3a0
# [LDM Debug] Tiempo:                    0 Instr: xxxxxxx, ImmSrc: xx 
# Instr: xxxxxxx, ImmSrc: xx
# instr[31]: x, instr[31:25]: xxxxxxx, instr[11:7]: xxxxx
# ImmExt: xxxxxxxx
# [LDM Debug] Tiempo:                   10 Instr: 0000000, ImmSrc: xx 
# Instr: 0000000, ImmSrc: xx
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: xxxxxxxx
# [LDM Debug] Tiempo:                   10 Instr: 0000000, ImmSrc: 00 
# Instr: 0000000, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: 00000000
# [LDM Debug] Tiempo:                   40 Instr: 0002001, ImmSrc: 00 
# Instr: 0002001, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00001
# ImmExt: 00000001
# [LDM Debug] Tiempo:                   50 Instr: 0004002, ImmSrc: 00 
# Instr: 0004002, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00010
# ImmExt: 00000002
# [LDM Debug] Tiempo:                   60 Instr: 0006003, ImmSrc: 00 
# Instr: 0006003, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00011
# ImmExt: 00000003
# [LDM Debug] Tiempo:                   70 Instr: 0008004, ImmSrc: 00 
# Instr: 0008004, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00100
# ImmExt: 00000004
# [LDM Debug] Tiempo:                   80 Instr: 000a005, ImmSrc: 00 
# Instr: 000a005, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00101
# ImmExt: 00000005
# [LDM Debug] Tiempo:                   90 Instr: 000c006, ImmSrc: 00 
# Instr: 000c006, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00110
# ImmExt: 00000006
# [LDM Debug] Tiempo:                  100 Instr: 000e007, ImmSrc: 00 
# Instr: 000e007, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00111
# ImmExt: 00000007
# [LDM Debug] Tiempo:                  110 Instr: 0010008, ImmSrc: 00 
# Instr: 0010008, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01000
# ImmExt: 00000008
# [LDM Debug] Tiempo:                  120 Instr: 0012009, ImmSrc: 00 
# Instr: 0012009, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01001
# ImmExt: 00000009
# [LDM Debug] Tiempo:                  130 Instr: 001400a, ImmSrc: 00 
# Instr: 001400a, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01010
# ImmExt: 0000000a
# [LDM Debug] Tiempo:                  140 Instr: 001600b, ImmSrc: 00 
# Instr: 001600b, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01011
# ImmExt: 0000000b
# [LDM Debug] Tiempo:                  150 Instr: 001800c, ImmSrc: 00 
# Instr: 001800c, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01100
# ImmExt: 0000000c
# [LDM Debug] Tiempo:                  160 Instr: 001a00d, ImmSrc: 00 
# Instr: 001a00d, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01101
# ImmExt: 0000000d
# [LDM Debug] Tiempo:                  170 Instr: 001c00e, ImmSrc: 00 
# Instr: 001c00e, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01110
# ImmExt: 0000000e
# [LDM Debug] Tiempo:                  180 Instr: 001e00f, ImmSrc: 00 
# Instr: 001e00f, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01111
# ImmExt: 0000000f
# [LDM Debug] Tiempo:                  190 Instr: 0020010, ImmSrc: 00 
# Instr: 0020010, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10000
# ImmExt: 00000010
# [LDM Debug] Tiempo:                  200 Instr: 0022011, ImmSrc: 00 
# Instr: 0022011, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10001
# ImmExt: 00000011
# [LDM Debug] Tiempo:                  210 Instr: 0024012, ImmSrc: 00 
# Instr: 0024012, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10010
# ImmExt: 00000012
# [LDM Debug] Tiempo:                  220 Instr: 0026013, ImmSrc: 00 
# Instr: 0026013, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10011
# ImmExt: 00000013
# [LDM Debug] Tiempo:                  230 Instr: 0028014, ImmSrc: 00 
# Instr: 0028014, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10100
# ImmExt: 00000014
# [LDM Debug] Tiempo:                  240 Instr: 002a015, ImmSrc: 00 
# Instr: 002a015, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10101
# ImmExt: 00000015
# [LDM Debug] Tiempo:                  250 Instr: 002c016, ImmSrc: 00 
# Instr: 002c016, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10110
# ImmExt: 00000016
# [LDM Debug] Tiempo:                  260 Instr: 002e017, ImmSrc: 00 
# Instr: 002e017, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10111
# ImmExt: 00000017
# [LDM Debug] Tiempo:                  270 Instr: 0030018, ImmSrc: 00 
# Instr: 0030018, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11000
# ImmExt: 00000018
# [LDM Debug] Tiempo:                  280 Instr: 0032019, ImmSrc: 00 
# Instr: 0032019, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11001
# ImmExt: 00000019
# [LDM Debug] Tiempo:                  290 Instr: 003401a, ImmSrc: 00 
# Instr: 003401a, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11010
# ImmExt: 0000001a
# [LDM Debug] Tiempo:                  300 Instr: 003601b, ImmSrc: 00 
# Instr: 003601b, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11011
# ImmExt: 0000001b
# [LDM Debug] Tiempo:                  310 Instr: 003801c, ImmSrc: 00 
# Instr: 003801c, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11100
# ImmExt: 0000001c
# [LDM Debug] Tiempo:                  320 Instr: 003a01d, ImmSrc: 00 
# Instr: 003a01d, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11101
# ImmExt: 0000001d
# [LDM Debug] Tiempo:                  330 Instr: 003c01e, ImmSrc: 00 
# Instr: 003c01e, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11110
# ImmExt: 0000001e
# [LDM Debug] Tiempo:                  340 Instr: 003e01f, ImmSrc: 00 
# Instr: 003e01f, ImmSrc: 00
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11111
# ImmExt: 0000001f
# [LDM Debug] Tiempo:                  350 Instr: 000c948, ImmSrc: 00 
# Instr: 000c948, ImmSrc: 00
# [LDM Debug] Tiempo:                  350 aca zorra
# instr : 0000000001100100101001000
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01000x
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01000
# ** Note: $stop    : extend.sv(14)
#    Time: 350 ps  Iteration: 2  Instance: /testbench/dut/riscv_pipelined_cycle/dp/ext
# Break in Module extend at extend.sv line 14
do run.do
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# 1
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:52:39 on Sep 28,2024
# vlog -reportprogress 300 -sv adder.sv mux2.sv mux3.sv controller.sv datapath.sv dmem.sv extend.sv flopenr.sv flopr.sv imem.sv maindec.sv riscv_pipelined_cycle.sv top.sv testbench.sv aludec.sv regfile.sv alu.sv history_flop.sv decode_phase.sv execute_phase.sv memory_phase.sv write_back_phase.sv mem_phase_Controller.sv execute_phase_Controller.sv write_phase_Controller.sv 
# -- Compiling module adder
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module controller
# -- Compiling module datapath
# -- Compiling module dmem
# -- Compiling module extend
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module imem
# -- Compiling module maindec
# -- Compiling module riscv_pipelined_cycle
# -- Compiling module top
# -- Compiling module testbench
# -- Compiling module aludec
# -- Compiling module regfile
# -- Compiling module alu
# -- Compiling module signal_history
# -- Compiling module decode_phase
# -- Compiling module execute_phase
# -- Compiling module memory_phase
# -- Compiling module write_back_phase
# -- Compiling module mem_phase_Controller
# -- Compiling module execute_phase_Controller
# -- Compiling module write_phase_Controller
# 
# Top level modules:
# 	flopenr
# 	testbench
# 	signal_history
# End time: 18:52:39 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:52:42 on Sep 28,2024, Elapsed time: 0:01:01
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" -t 1ps work.testbench 
# Start time: 18:52:42 on Sep 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv_pipelined_cycle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.execute_phase_Controller(fast)
# Loading work.mem_phase_Controller(fast)
# Loading work.write_phase_Controller(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.decode_phase(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.execute_phase(fast)
# Loading work.alu(fast)
# Loading work.memory_phase(fast)
# Loading work.write_back_phase(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: lucas  Hostname: LUCAS-ROGSTRIXG  ProcessID: 9652
#           Attempting to use alternate WLF file "./wlftzzn6fv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzzn6fv
# [LDM Debug] Tiempo:                    0 Instr: xxxxxxx, ImmSrc: xx 
# instr[31]: x, instr[31:25]: xxxxxxx, instr[11:7]: xxxxx
# ImmExt: xxxxxxxx
# [LDM Debug] Tiempo:                   10 Instr: 0000000, ImmSrc: xx 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: xxxxxxxx
# [LDM Debug] Tiempo:                   10 Instr: 0000000, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: 00000000
# [LDM Debug] Tiempo:                   40 Instr: 0002001, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00001
# ImmExt: 00000001
# [LDM Debug] Tiempo:                   50 Instr: 0004002, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00010
# ImmExt: 00000002
# [LDM Debug] Tiempo:                   60 Instr: 0006003, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00011
# ImmExt: 00000003
# [LDM Debug] Tiempo:                   70 Instr: 0008004, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00100
# ImmExt: 00000004
# [LDM Debug] Tiempo:                   80 Instr: 000a005, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00101
# ImmExt: 00000005
# [LDM Debug] Tiempo:                   90 Instr: 000c006, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00110
# ImmExt: 00000006
# [LDM Debug] Tiempo:                  100 Instr: 000e007, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00111
# ImmExt: 00000007
# [LDM Debug] Tiempo:                  110 Instr: 0010008, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01000
# ImmExt: 00000008
# [LDM Debug] Tiempo:                  120 Instr: 0012009, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01001
# ImmExt: 00000009
# [LDM Debug] Tiempo:                  130 Instr: 001400a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01010
# ImmExt: 0000000a
# [LDM Debug] Tiempo:                  140 Instr: 001600b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01011
# ImmExt: 0000000b
# [LDM Debug] Tiempo:                  150 Instr: 001800c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01100
# ImmExt: 0000000c
# [LDM Debug] Tiempo:                  160 Instr: 001a00d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01101
# ImmExt: 0000000d
# [LDM Debug] Tiempo:                  170 Instr: 001c00e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01110
# ImmExt: 0000000e
# [LDM Debug] Tiempo:                  180 Instr: 001e00f, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01111
# ImmExt: 0000000f
# [LDM Debug] Tiempo:                  190 Instr: 0020010, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10000
# ImmExt: 00000010
# [LDM Debug] Tiempo:                  200 Instr: 0022011, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10001
# ImmExt: 00000011
# [LDM Debug] Tiempo:                  210 Instr: 0024012, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10010
# ImmExt: 00000012
# [LDM Debug] Tiempo:                  220 Instr: 0026013, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10011
# ImmExt: 00000013
# [LDM Debug] Tiempo:                  230 Instr: 0028014, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10100
# ImmExt: 00000014
# [LDM Debug] Tiempo:                  240 Instr: 002a015, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10101
# ImmExt: 00000015
# [LDM Debug] Tiempo:                  250 Instr: 002c016, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10110
# ImmExt: 00000016
# [LDM Debug] Tiempo:                  260 Instr: 002e017, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10111
# ImmExt: 00000017
# [LDM Debug] Tiempo:                  270 Instr: 0030018, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11000
# ImmExt: 00000018
# [LDM Debug] Tiempo:                  280 Instr: 0032019, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11001
# ImmExt: 00000019
# [LDM Debug] Tiempo:                  290 Instr: 003401a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11010
# ImmExt: 0000001a
# [LDM Debug] Tiempo:                  300 Instr: 003601b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11011
# ImmExt: 0000001b
# [LDM Debug] Tiempo:                  310 Instr: 003801c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11100
# ImmExt: 0000001c
# [LDM Debug] Tiempo:                  320 Instr: 003a01d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11101
# ImmExt: 0000001d
# [LDM Debug] Tiempo:                  330 Instr: 003c01e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11110
# ImmExt: 0000001e
# [LDM Debug] Tiempo:                  340 Instr: 003e01f, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11111
# ImmExt: 0000001f
# [LDM Debug] Tiempo:                  350 Instr: 0000000, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  360 Instr: 0002001, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00001
# ImmExt: 00000001
# [LDM Debug] Tiempo:                  370 Instr: 0004002, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00010
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  380 Instr: 0006003, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00011
# ImmExt: 00000003
# [LDM Debug] Tiempo:                  390 Instr: 0008004, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00100
# ImmExt: 00000004
# [LDM Debug] Tiempo:                  400 Instr: 000a005, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00101
# ImmExt: 00000005
# [LDM Debug] Tiempo:                  410 Instr: 000c006, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00110
# ImmExt: 00000006
# [LDM Debug] Tiempo:                  420 Instr: 000e007, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00111
# ImmExt: 00000007
# [LDM Debug] Tiempo:                  430 Instr: 0010008, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01000
# ImmExt: 00000008
# [LDM Debug] Tiempo:                  440 Instr: 0012009, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01001
# ImmExt: 00000009
# [LDM Debug] Tiempo:                  450 Instr: 001400a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01010
# ImmExt: 0000000a
# [LDM Debug] Tiempo:                  460 Instr: 001600b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01011
# ImmExt: 0000000b
# [LDM Debug] Tiempo:                  470 Instr: 001800c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01100
# ImmExt: 0000000c
# [LDM Debug] Tiempo:                  480 Instr: 001a00d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01101
# ImmExt: 0000000d
# [LDM Debug] Tiempo:                  490 Instr: 001c00e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01110
# ImmExt: 0000000e
# [LDM Debug] Tiempo:                  500 Instr: 001e00f, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01111
# ImmExt: 0000000f
# [LDM Debug] Tiempo:                  510 Instr: 0020010, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10000
# ImmExt: 00000010
# [LDM Debug] Tiempo:                  520 Instr: 0022011, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10001
# ImmExt: 00000011
# [LDM Debug] Tiempo:                  530 Instr: 0024012, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10010
# ImmExt: 00000012
# [LDM Debug] Tiempo:                  540 Instr: 0026013, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10011
# ImmExt: 00000013
# [LDM Debug] Tiempo:                  550 Instr: 0028014, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10100
# ImmExt: 00000014
# [LDM Debug] Tiempo:                  560 Instr: 002a015, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10101
# ImmExt: 00000015
# [LDM Debug] Tiempo:                  570 Instr: 002c016, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10110
# ImmExt: 00000016
# [LDM Debug] Tiempo:                  580 Instr: 002e017, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10111
# ImmExt: 00000017
# [LDM Debug] Tiempo:                  590 Instr: 0030018, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11000
# ImmExt: 00000018
# [LDM Debug] Tiempo:                  600 Instr: 0032019, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11001
# ImmExt: 00000019
# [LDM Debug] Tiempo:                  610 Instr: 003401a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11010
# ImmExt: 0000001a
# [LDM Debug] Tiempo:                  620 Instr: 003601b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11011
# ImmExt: 0000001b
# [LDM Debug] Tiempo:                  630 Instr: 003801c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11100
# ImmExt: 0000001c
# [LDM Debug] Tiempo:                  640 Instr: 003a01d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11101
# ImmExt: 0000001d
# [LDM Debug] Tiempo:                  650 Instr: 003c01e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11110
# ImmExt: 0000001e
# [LDM Debug] Tiempo:                  660 Instr: 003e01f, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11111
# ImmExt: 0000001f
# [LDM Debug] Tiempo:                  670 Instr: 0000001, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00001
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  680 Instr: 0000002, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00010
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  690 Instr: 0000003, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00011
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  700 Instr: 0000004, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00100
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  710 Instr: 0000005, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00101
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  720 Instr: 0000006, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00110
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  730 Instr: 0004040, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  730 Instr: 0004040, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  740 Instr: 0004042, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00010
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  740 Instr: 0004042, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00010
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  750 Instr: 0004044, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00100
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  760 Instr: 0004046, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00110
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  770 Instr: 0004048, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01000
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  780 Instr: 000404a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01010
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  790 Instr: 000404c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01100
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  800 Instr: 000404e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01110
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  810 Instr: 0004048, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01000
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  820 Instr: 0004049, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01001
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  830 Instr: 000404a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01010
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  840 Instr: 000404b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01011
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  850 Instr: 000404c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01100
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  860 Instr: 000404d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01101
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  870 Instr: 000404e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01110
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  880 Instr: 000404f, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01111
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  890 Instr: 0000001, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00001
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  900 Instr: 0000002, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00010
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  910 Instr: 0000003, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00011
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  920 Instr: 0000004, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00100
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  930 Instr: 0000005, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00101
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  940 Instr: 0000006, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00110
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  950 Instr: 0000007, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00111
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  960 Instr: 0000008, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01000
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  970 Instr: 1ff8946, ImmSrc: 00 
# instr[31]: 1, instr[31:25]: 1111111, instr[11:7]: 00110
# ImmExt: fffffffc
# [LDM Debug] Tiempo:                  980 Instr: 0000001, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00001
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  990 Instr: 0000002, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00010
# ImmExt: 00000000
# [LDM Debug] Tiempo:                 1000 Instr: 0000003, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00011
# ImmExt: 00000000
# [LDM Debug] Tiempo:                 1010 Instr: 0000004, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00100
# ImmExt: 00000000
# [LDM Debug] Tiempo:                 1020 Instr: 0000005, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00101
# ImmExt: 00000000
# [LDM Debug] Tiempo:                 1030 Instr: 0000006, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00110
# ImmExt: 00000000
# [LDM Debug] Tiempo:                 1040 Instr: 0000007, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00111
# ImmExt: 00000000
# [LDM Debug] Tiempo:                 1050 Instr: 0000008, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01000
# ImmExt: 00000000
# [LDM Debug] Tiempo:                 1060 Instr: xxxxxxx, ImmSrc: 00 
# instr[31]: x, instr[31:25]: xxxxxxx, instr[11:7]: xxxxx
# ImmExt: xxxxxxxx
# [LDM Debug] Tiempo:                 1060 Instr: xxxxxxx, ImmSrc: xx 
# instr[31]: x, instr[31:25]: xxxxxxx, instr[11:7]: xxxxx
# ImmExt: xxxxxxxx
# ** Note: $stop    : testbench.sv(42)
#    Time: 10005 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at testbench.sv line 42
do run.do
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# 1
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:55:55 on Sep 28,2024
# vlog -reportprogress 300 -sv adder.sv mux2.sv mux3.sv controller.sv datapath.sv dmem.sv extend.sv flopenr.sv flopr.sv imem.sv maindec.sv riscv_pipelined_cycle.sv top.sv testbench.sv aludec.sv regfile.sv alu.sv history_flop.sv decode_phase.sv execute_phase.sv memory_phase.sv write_back_phase.sv mem_phase_Controller.sv execute_phase_Controller.sv write_phase_Controller.sv 
# -- Compiling module adder
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module controller
# -- Compiling module datapath
# -- Compiling module dmem
# -- Compiling module extend
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module imem
# -- Compiling module maindec
# -- Compiling module riscv_pipelined_cycle
# -- Compiling module top
# -- Compiling module testbench
# -- Compiling module aludec
# -- Compiling module regfile
# -- Compiling module alu
# -- Compiling module signal_history
# -- Compiling module decode_phase
# -- Compiling module execute_phase
# -- Compiling module memory_phase
# -- Compiling module write_back_phase
# -- Compiling module mem_phase_Controller
# -- Compiling module execute_phase_Controller
# -- Compiling module write_phase_Controller
# 
# Top level modules:
# 	flopenr
# 	testbench
# 	signal_history
# End time: 18:55:55 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:55:57 on Sep 28,2024, Elapsed time: 0:03:15
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" -t 1ps work.testbench 
# Start time: 18:55:57 on Sep 28,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv_pipelined_cycle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.execute_phase_Controller(fast)
# Loading work.mem_phase_Controller(fast)
# Loading work.write_phase_Controller(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.decode_phase(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.execute_phase(fast)
# Loading work.alu(fast)
# Loading work.memory_phase(fast)
# Loading work.write_back_phase(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: lucas  Hostname: LUCAS-ROGSTRIXG  ProcessID: 9652
#           Attempting to use alternate WLF file "./wlftvk17bx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvk17bx
# [LDM Debug] Tiempo:                    0 Instr: xxxxxxx, ImmSrc: xx 
# instr[31]: x, instr[31:25]: xxxxxxx, instr[11:7]: xxxxx
# ImmExt: xxxxxxxx
# [LDM Debug] Tiempo:                   10 Instr: 0000000, ImmSrc: xx 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: xxxxxxxx
# [LDM Debug] Tiempo:                   10 Instr: 0000000, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: 00000000
# [LDM Debug] Tiempo:                   40 Instr: 0002001, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00001
# ImmExt: 00000001
# [LDM Debug] Tiempo:                   50 Instr: 0004002, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00010
# ImmExt: 00000002
# [LDM Debug] Tiempo:                   60 Instr: 0006003, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00011
# ImmExt: 00000003
# [LDM Debug] Tiempo:                   70 Instr: 0008004, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00100
# ImmExt: 00000004
# [LDM Debug] Tiempo:                   80 Instr: 000a005, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00101
# ImmExt: 00000005
# [LDM Debug] Tiempo:                   90 Instr: 000c006, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00110
# ImmExt: 00000006
# [LDM Debug] Tiempo:                  100 Instr: 000e007, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00111
# ImmExt: 00000007
# [LDM Debug] Tiempo:                  110 Instr: 0010008, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01000
# ImmExt: 00000008
# [LDM Debug] Tiempo:                  120 Instr: 0012009, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01001
# ImmExt: 00000009
# [LDM Debug] Tiempo:                  130 Instr: 001400a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01010
# ImmExt: 0000000a
# [LDM Debug] Tiempo:                  140 Instr: 001600b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01011
# ImmExt: 0000000b
# [LDM Debug] Tiempo:                  150 Instr: 001800c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01100
# ImmExt: 0000000c
# [LDM Debug] Tiempo:                  160 Instr: 001a00d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01101
# ImmExt: 0000000d
# [LDM Debug] Tiempo:                  170 Instr: 001c00e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01110
# ImmExt: 0000000e
# [LDM Debug] Tiempo:                  180 Instr: 001e00f, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01111
# ImmExt: 0000000f
# [LDM Debug] Tiempo:                  190 Instr: 0020010, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10000
# ImmExt: 00000010
# [LDM Debug] Tiempo:                  200 Instr: 0022011, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10001
# ImmExt: 00000011
# [LDM Debug] Tiempo:                  210 Instr: 0024012, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10010
# ImmExt: 00000012
# [LDM Debug] Tiempo:                  220 Instr: 0026013, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10011
# ImmExt: 00000013
# [LDM Debug] Tiempo:                  230 Instr: 0028014, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10100
# ImmExt: 00000014
# [LDM Debug] Tiempo:                  240 Instr: 002a015, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10101
# ImmExt: 00000015
# [LDM Debug] Tiempo:                  250 Instr: 002c016, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10110
# ImmExt: 00000016
# [LDM Debug] Tiempo:                  260 Instr: 002e017, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10111
# ImmExt: 00000017
# [LDM Debug] Tiempo:                  270 Instr: 0030018, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11000
# ImmExt: 00000018
# [LDM Debug] Tiempo:                  280 Instr: 0032019, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11001
# ImmExt: 00000019
# [LDM Debug] Tiempo:                  290 Instr: 003401a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11010
# ImmExt: 0000001a
# [LDM Debug] Tiempo:                  300 Instr: 003601b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11011
# ImmExt: 0000001b
# [LDM Debug] Tiempo:                  310 Instr: 003801c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11100
# ImmExt: 0000001c
# [LDM Debug] Tiempo:                  320 Instr: 003a01d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11101
# ImmExt: 0000001d
# [LDM Debug] Tiempo:                  330 Instr: 003c01e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11110
# ImmExt: 0000001e
# [LDM Debug] Tiempo:                  340 Instr: 003e01f, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11111
# ImmExt: 0000001f
# [LDM Debug] Tiempo:                  350 Instr: 0000000, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  360 Instr: 0002001, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00001
# ImmExt: 00000001
# [LDM Debug] Tiempo:                  370 Instr: 0004002, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00010
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  380 Instr: 0006003, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00011
# ImmExt: 00000003
# [LDM Debug] Tiempo:                  390 Instr: 0008004, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00100
# ImmExt: 00000004
# [LDM Debug] Tiempo:                  400 Instr: 000a005, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00101
# ImmExt: 00000005
# [LDM Debug] Tiempo:                  410 Instr: 000c006, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00110
# ImmExt: 00000006
# [LDM Debug] Tiempo:                  420 Instr: 000e007, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00111
# ImmExt: 00000007
# [LDM Debug] Tiempo:                  430 Instr: 0010008, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01000
# ImmExt: 00000008
# [LDM Debug] Tiempo:                  440 Instr: 0012009, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01001
# ImmExt: 00000009
# [LDM Debug] Tiempo:                  450 Instr: 001400a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01010
# ImmExt: 0000000a
# [LDM Debug] Tiempo:                  460 Instr: 001600b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01011
# ImmExt: 0000000b
# [LDM Debug] Tiempo:                  470 Instr: 001800c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01100
# ImmExt: 0000000c
# [LDM Debug] Tiempo:                  480 Instr: 001a00d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01101
# ImmExt: 0000000d
# [LDM Debug] Tiempo:                  490 Instr: 001c00e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01110
# ImmExt: 0000000e
# [LDM Debug] Tiempo:                  500 Instr: 001e00f, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01111
# ImmExt: 0000000f
# [LDM Debug] Tiempo:                  510 Instr: 0020010, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10000
# ImmExt: 00000010
# [LDM Debug] Tiempo:                  520 Instr: 0022011, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10001
# ImmExt: 00000011
# [LDM Debug] Tiempo:                  530 Instr: 0024012, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10010
# ImmExt: 00000012
# [LDM Debug] Tiempo:                  540 Instr: 0026013, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10011
# ImmExt: 00000013
# [LDM Debug] Tiempo:                  550 Instr: 0028014, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10100
# ImmExt: 00000014
# [LDM Debug] Tiempo:                  560 Instr: 002a015, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10101
# ImmExt: 00000015
# [LDM Debug] Tiempo:                  570 Instr: 002c016, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10110
# ImmExt: 00000016
# [LDM Debug] Tiempo:                  580 Instr: 002e017, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10111
# ImmExt: 00000017
# [LDM Debug] Tiempo:                  590 Instr: 0030018, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11000
# ImmExt: 00000018
# [LDM Debug] Tiempo:                  600 Instr: 0032019, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11001
# ImmExt: 00000019
# [LDM Debug] Tiempo:                  610 Instr: 003401a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11010
# ImmExt: 0000001a
# [LDM Debug] Tiempo:                  620 Instr: 003601b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11011
# ImmExt: 0000001b
# [LDM Debug] Tiempo:                  630 Instr: 003801c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11100
# ImmExt: 0000001c
# [LDM Debug] Tiempo:                  640 Instr: 003a01d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11101
# ImmExt: 0000001d
# [LDM Debug] Tiempo:                  650 Instr: 003c01e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11110
# ImmExt: 0000001e
# [LDM Debug] Tiempo:                  660 Instr: 003e01f, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11111
# ImmExt: 0000001f
# [LDM Debug] Tiempo:                  670 Instr: 0000001, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00001
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  680 Instr: 0000002, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00010
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  690 Instr: 0000003, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00011
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  700 Instr: 0000004, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00100
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  710 Instr: 0000005, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00101
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  720 Instr: 0000006, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00110
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  730 Instr: 0000058, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11000
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  740 Instr: 0000058, ImmSrc: xx 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11000
# ImmExt: xxxxxxxx
# [LDM Debug] Tiempo:                  760 Instr: xxxxxxx, ImmSrc: xx 
# instr[31]: x, instr[31:25]: xxxxxxx, instr[11:7]: xxxxx
# ImmExt: xxxxxxxx
# ** Note: $stop    : testbench.sv(42)
#    Time: 10005 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at testbench.sv line 42
do run.do
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# 1
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:14:01 on Sep 28,2024
# vlog -reportprogress 300 -sv adder.sv mux2.sv mux3.sv controller.sv datapath.sv dmem.sv extend.sv flopenr.sv flopr.sv imem.sv maindec.sv riscv_pipelined_cycle.sv top.sv testbench.sv aludec.sv regfile.sv alu.sv history_flop.sv decode_phase.sv execute_phase.sv memory_phase.sv write_back_phase.sv mem_phase_Controller.sv execute_phase_Controller.sv write_phase_Controller.sv 
# -- Compiling module adder
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module controller
# -- Compiling module datapath
# -- Compiling module dmem
# -- Compiling module extend
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module imem
# -- Compiling module maindec
# -- Compiling module riscv_pipelined_cycle
# -- Compiling module top
# -- Compiling module testbench
# -- Compiling module aludec
# -- Compiling module regfile
# -- Compiling module alu
# -- Compiling module signal_history
# -- Compiling module decode_phase
# -- Compiling module execute_phase
# -- Compiling module memory_phase
# -- Compiling module write_back_phase
# -- Compiling module mem_phase_Controller
# -- Compiling module execute_phase_Controller
# -- Compiling module write_phase_Controller
# 
# Top level modules:
# 	flopenr
# 	testbench
# 	signal_history
# End time: 19:14:01 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:14:03 on Sep 28,2024, Elapsed time: 0:18:06
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" -t 1ps work.testbench 
# Start time: 19:14:03 on Sep 28,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv_pipelined_cycle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.execute_phase_Controller(fast)
# Loading work.mem_phase_Controller(fast)
# Loading work.write_phase_Controller(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.decode_phase(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.execute_phase(fast)
# Loading work.alu(fast)
# Loading work.memory_phase(fast)
# Loading work.write_back_phase(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: lucas  Hostname: LUCAS-ROGSTRIXG  ProcessID: 9652
#           Attempting to use alternate WLF file "./wlftmnicx0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmnicx0
# [LDM Debug] Tiempo:                    0 Instr: xxxxxxx, ImmSrc: xx 
# instr[31]: x, instr[31:25]: xxxxxxx, instr[11:7]: xxxxx
# ImmExt: xxxxxxxx
# [LDM Debug] Tiempo:                   10 Instr: 0000000, ImmSrc: xx 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: xxxxxxxx
# [LDM Debug] Tiempo:                   10 Instr: 0000000, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: 00000000
# [LDM Debug] Tiempo:                   40 Instr: 0002001, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00001
# ImmExt: 00000001
# [LDM Debug] Tiempo:                   50 Instr: 0004002, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00010
# ImmExt: 00000002
# [LDM Debug] Tiempo:                   60 Instr: 0006003, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00011
# ImmExt: 00000003
# [LDM Debug] Tiempo:                   70 Instr: 0008004, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00100
# ImmExt: 00000004
# [LDM Debug] Tiempo:                   80 Instr: 000a005, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00101
# ImmExt: 00000005
# [LDM Debug] Tiempo:                   90 Instr: 000c006, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00110
# ImmExt: 00000006
# [LDM Debug] Tiempo:                  100 Instr: 000e007, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00111
# ImmExt: 00000007
# [LDM Debug] Tiempo:                  110 Instr: 0010008, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01000
# ImmExt: 00000008
# [LDM Debug] Tiempo:                  120 Instr: 0012009, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01001
# ImmExt: 00000009
# [LDM Debug] Tiempo:                  130 Instr: 001400a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01010
# ImmExt: 0000000a
# [LDM Debug] Tiempo:                  140 Instr: 001600b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01011
# ImmExt: 0000000b
# [LDM Debug] Tiempo:                  150 Instr: 001800c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01100
# ImmExt: 0000000c
# [LDM Debug] Tiempo:                  160 Instr: 001a00d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01101
# ImmExt: 0000000d
# [LDM Debug] Tiempo:                  170 Instr: 001c00e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01110
# ImmExt: 0000000e
# [LDM Debug] Tiempo:                  180 Instr: 001e00f, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01111
# ImmExt: 0000000f
# [LDM Debug] Tiempo:                  190 Instr: 0020010, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10000
# ImmExt: 00000010
# [LDM Debug] Tiempo:                  200 Instr: 0022011, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10001
# ImmExt: 00000011
# [LDM Debug] Tiempo:                  210 Instr: 0024012, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10010
# ImmExt: 00000012
# [LDM Debug] Tiempo:                  220 Instr: 0026013, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10011
# ImmExt: 00000013
# [LDM Debug] Tiempo:                  230 Instr: 0028014, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10100
# ImmExt: 00000014
# [LDM Debug] Tiempo:                  240 Instr: 002a015, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10101
# ImmExt: 00000015
# [LDM Debug] Tiempo:                  250 Instr: 002c016, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10110
# ImmExt: 00000016
# [LDM Debug] Tiempo:                  260 Instr: 002e017, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10111
# ImmExt: 00000017
# [LDM Debug] Tiempo:                  270 Instr: 0030018, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11000
# ImmExt: 00000018
# [LDM Debug] Tiempo:                  280 Instr: 0032019, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11001
# ImmExt: 00000019
# [LDM Debug] Tiempo:                  290 Instr: 003401a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11010
# ImmExt: 0000001a
# [LDM Debug] Tiempo:                  300 Instr: 003601b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11011
# ImmExt: 0000001b
# [LDM Debug] Tiempo:                  310 Instr: 003801c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11100
# ImmExt: 0000001c
# [LDM Debug] Tiempo:                  320 Instr: 003a01d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11101
# ImmExt: 0000001d
# [LDM Debug] Tiempo:                  330 Instr: 003c01e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11110
# ImmExt: 0000001e
# [LDM Debug] Tiempo:                  340 Instr: 003e01f, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11111
# ImmExt: 0000001f
# [LDM Debug] Tiempo:                  350 Instr: 0000000, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  360 Instr: 0002001, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00001
# ImmExt: 00000001
# [LDM Debug] Tiempo:                  370 Instr: 0004002, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00010
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  380 Instr: 0006003, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00011
# ImmExt: 00000003
# [LDM Debug] Tiempo:                  390 Instr: 0008004, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00100
# ImmExt: 00000004
# [LDM Debug] Tiempo:                  400 Instr: 000a005, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00101
# ImmExt: 00000005
# [LDM Debug] Tiempo:                  410 Instr: 000c006, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00110
# ImmExt: 00000006
# [LDM Debug] Tiempo:                  420 Instr: 000e007, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00111
# ImmExt: 00000007
# [LDM Debug] Tiempo:                  430 Instr: 0010008, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01000
# ImmExt: 00000008
# [LDM Debug] Tiempo:                  440 Instr: 0012009, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01001
# ImmExt: 00000009
# [LDM Debug] Tiempo:                  450 Instr: 001400a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01010
# ImmExt: 0000000a
# [LDM Debug] Tiempo:                  460 Instr: 001600b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01011
# ImmExt: 0000000b
# [LDM Debug] Tiempo:                  470 Instr: 001800c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01100
# ImmExt: 0000000c
# [LDM Debug] Tiempo:                  480 Instr: 001a00d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01101
# ImmExt: 0000000d
# [LDM Debug] Tiempo:                  490 Instr: 001c00e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01110
# ImmExt: 0000000e
# [LDM Debug] Tiempo:                  500 Instr: 001e00f, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01111
# ImmExt: 0000000f
# [LDM Debug] Tiempo:                  510 Instr: 0020010, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10000
# ImmExt: 00000010
# [LDM Debug] Tiempo:                  520 Instr: 0022011, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10001
# ImmExt: 00000011
# [LDM Debug] Tiempo:                  530 Instr: 0024012, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10010
# ImmExt: 00000012
# [LDM Debug] Tiempo:                  540 Instr: 0026013, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10011
# ImmExt: 00000013
# [LDM Debug] Tiempo:                  550 Instr: 0028014, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10100
# ImmExt: 00000014
# [LDM Debug] Tiempo:                  560 Instr: 002a015, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10101
# ImmExt: 00000015
# [LDM Debug] Tiempo:                  570 Instr: 002c016, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10110
# ImmExt: 00000016
# [LDM Debug] Tiempo:                  580 Instr: 002e017, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10111
# ImmExt: 00000017
# [LDM Debug] Tiempo:                  590 Instr: 0030018, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11000
# ImmExt: 00000018
# [LDM Debug] Tiempo:                  600 Instr: 0032019, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11001
# ImmExt: 00000019
# [LDM Debug] Tiempo:                  610 Instr: 003401a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11010
# ImmExt: 0000001a
# [LDM Debug] Tiempo:                  620 Instr: 003601b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11011
# ImmExt: 0000001b
# [LDM Debug] Tiempo:                  630 Instr: 003801c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11100
# ImmExt: 0000001c
# [LDM Debug] Tiempo:                  640 Instr: 003a01d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11101
# ImmExt: 0000001d
# [LDM Debug] Tiempo:                  650 Instr: 003c01e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11110
# ImmExt: 0000001e
# [LDM Debug] Tiempo:                  660 Instr: 003e01f, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11111
# ImmExt: 0000001f
# [LDM Debug] Tiempo:                  670 Instr: 0000001, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00001
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  680 Instr: 0000002, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00010
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  690 Instr: 0000003, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00011
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  700 Instr: 0000004, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00100
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  710 Instr: 0000005, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00101
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  720 Instr: 0000006, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00110
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  730 Instr: 0004040, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  730 Instr: 0004040, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  740 Instr: 0004044, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00100
# ImmExt: 00000004
# [LDM Debug] Tiempo:                  750 Instr: 0004048, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01000
# ImmExt: 00000008
# [LDM Debug] Tiempo:                  760 Instr: 000404c, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01100
# ImmExt: 0000000c
# [LDM Debug] Tiempo:                  770 Instr: 0004050, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10000
# ImmExt: 00000010
# [LDM Debug] Tiempo:                  780 Instr: 0004054, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10100
# ImmExt: 00000014
# [LDM Debug] Tiempo:                  790 Instr: 0004058, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11000
# ImmExt: 00000018
# [LDM Debug] Tiempo:                  800 Instr: 000405c, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11100
# ImmExt: 0000001c
# [LDM Debug] Tiempo:                  810 Instr: 0044040, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 00000
# ImmExt: 00000020
# [LDM Debug] Tiempo:                  820 Instr: 0044044, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 00100
# ImmExt: 00000024
# [LDM Debug] Tiempo:                  830 Instr: 0044048, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 01000
# ImmExt: 00000028
# [LDM Debug] Tiempo:                  840 Instr: 004404c, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 01100
# ImmExt: 0000002c
# [LDM Debug] Tiempo:                  850 Instr: 0044050, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 10000
# ImmExt: 00000030
# [LDM Debug] Tiempo:                  860 Instr: 0044054, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 10100
# ImmExt: 00000034
# [LDM Debug] Tiempo:                  870 Instr: 0044058, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 11000
# ImmExt: 00000038
# [LDM Debug] Tiempo:                  880 Instr: 004405c, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 11100
# ImmExt: 0000003c
# [LDM Debug] Tiempo:                  890 Instr: xxxxxxx, ImmSrc: 01 
# instr[31]: x, instr[31:25]: xxxxxxx, instr[11:7]: xxxxx
# ImmExt: xxxxxxxx
# [LDM Debug] Tiempo:                  890 Instr: xxxxxxx, ImmSrc: xx 
# instr[31]: x, instr[31:25]: xxxxxxx, instr[11:7]: xxxxx
# ImmExt: xxxxxxxx
# ** Note: $stop    : testbench.sv(42)
#    Time: 10005 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at testbench.sv line 42
do run.do
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# 1
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:14:50 on Sep 28,2024
# vlog -reportprogress 300 -sv adder.sv mux2.sv mux3.sv controller.sv datapath.sv dmem.sv extend.sv flopenr.sv flopr.sv imem.sv maindec.sv riscv_pipelined_cycle.sv top.sv testbench.sv aludec.sv regfile.sv alu.sv history_flop.sv decode_phase.sv execute_phase.sv memory_phase.sv write_back_phase.sv mem_phase_Controller.sv execute_phase_Controller.sv write_phase_Controller.sv 
# -- Compiling module adder
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module controller
# -- Compiling module datapath
# -- Compiling module dmem
# -- Compiling module extend
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module imem
# -- Compiling module maindec
# -- Compiling module riscv_pipelined_cycle
# -- Compiling module top
# -- Compiling module testbench
# -- Compiling module aludec
# -- Compiling module regfile
# -- Compiling module alu
# -- Compiling module signal_history
# -- Compiling module decode_phase
# -- Compiling module execute_phase
# -- Compiling module memory_phase
# -- Compiling module write_back_phase
# -- Compiling module mem_phase_Controller
# -- Compiling module execute_phase_Controller
# -- Compiling module write_phase_Controller
# 
# Top level modules:
# 	flopenr
# 	testbench
# 	signal_history
# End time: 19:14:50 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:14:52 on Sep 28,2024, Elapsed time: 0:00:49
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" -t 1ps work.testbench 
# Start time: 19:14:52 on Sep 28,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv_pipelined_cycle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.execute_phase_Controller(fast)
# Loading work.mem_phase_Controller(fast)
# Loading work.write_phase_Controller(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.decode_phase(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.execute_phase(fast)
# Loading work.alu(fast)
# Loading work.memory_phase(fast)
# Loading work.write_back_phase(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: lucas  Hostname: LUCAS-ROGSTRIXG  ProcessID: 9652
#           Attempting to use alternate WLF file "./wlftytwmyf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftytwmyf
# [LDM Debug] Tiempo:                    0 Instr: xxxxxxx, ImmSrc: xx 
# instr[31]: x, instr[31:25]: xxxxxxx, instr[11:7]: xxxxx
# ImmExt: xxxxxxxx
# [LDM Debug] Tiempo:                   10 Instr: 0000000, ImmSrc: xx 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: xxxxxxxx
# [LDM Debug] Tiempo:                   10 Instr: 0000000, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: 00000000
# [LDM Debug] Tiempo:                   40 Instr: 0002001, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00001
# ImmExt: 00000001
# [LDM Debug] Tiempo:                   50 Instr: 0004002, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00010
# ImmExt: 00000002
# [LDM Debug] Tiempo:                   60 Instr: 0006003, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00011
# ImmExt: 00000003
# [LDM Debug] Tiempo:                   70 Instr: 0008004, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00100
# ImmExt: 00000004
# [LDM Debug] Tiempo:                   80 Instr: 000a005, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00101
# ImmExt: 00000005
# [LDM Debug] Tiempo:                   90 Instr: 000c006, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00110
# ImmExt: 00000006
# [LDM Debug] Tiempo:                  100 Instr: 000e007, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00111
# ImmExt: 00000007
# [LDM Debug] Tiempo:                  110 Instr: 0010008, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01000
# ImmExt: 00000008
# [LDM Debug] Tiempo:                  120 Instr: 0012009, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01001
# ImmExt: 00000009
# [LDM Debug] Tiempo:                  130 Instr: 001400a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01010
# ImmExt: 0000000a
# [LDM Debug] Tiempo:                  140 Instr: 001600b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01011
# ImmExt: 0000000b
# [LDM Debug] Tiempo:                  150 Instr: 001800c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01100
# ImmExt: 0000000c
# [LDM Debug] Tiempo:                  160 Instr: 001a00d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01101
# ImmExt: 0000000d
# [LDM Debug] Tiempo:                  170 Instr: 001c00e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01110
# ImmExt: 0000000e
# [LDM Debug] Tiempo:                  180 Instr: 001e00f, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01111
# ImmExt: 0000000f
# [LDM Debug] Tiempo:                  190 Instr: 0020010, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10000
# ImmExt: 00000010
# [LDM Debug] Tiempo:                  200 Instr: 0022011, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10001
# ImmExt: 00000011
# [LDM Debug] Tiempo:                  210 Instr: 0024012, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10010
# ImmExt: 00000012
# [LDM Debug] Tiempo:                  220 Instr: 0026013, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10011
# ImmExt: 00000013
# [LDM Debug] Tiempo:                  230 Instr: 0028014, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10100
# ImmExt: 00000014
# [LDM Debug] Tiempo:                  240 Instr: 002a015, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10101
# ImmExt: 00000015
# [LDM Debug] Tiempo:                  250 Instr: 002c016, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10110
# ImmExt: 00000016
# [LDM Debug] Tiempo:                  260 Instr: 002e017, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10111
# ImmExt: 00000017
# [LDM Debug] Tiempo:                  270 Instr: 0030018, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11000
# ImmExt: 00000018
# [LDM Debug] Tiempo:                  280 Instr: 0032019, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11001
# ImmExt: 00000019
# [LDM Debug] Tiempo:                  290 Instr: 003401a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11010
# ImmExt: 0000001a
# [LDM Debug] Tiempo:                  300 Instr: 003601b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11011
# ImmExt: 0000001b
# [LDM Debug] Tiempo:                  310 Instr: 003801c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11100
# ImmExt: 0000001c
# [LDM Debug] Tiempo:                  320 Instr: 003a01d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11101
# ImmExt: 0000001d
# [LDM Debug] Tiempo:                  330 Instr: 003c01e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11110
# ImmExt: 0000001e
# [LDM Debug] Tiempo:                  340 Instr: 003e01f, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11111
# ImmExt: 0000001f
# [LDM Debug] Tiempo:                  350 Instr: 0000000, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  360 Instr: 0002001, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00001
# ImmExt: 00000001
# [LDM Debug] Tiempo:                  370 Instr: 0004002, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00010
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  380 Instr: 0006003, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00011
# ImmExt: 00000003
# [LDM Debug] Tiempo:                  390 Instr: 0008004, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00100
# ImmExt: 00000004
# [LDM Debug] Tiempo:                  400 Instr: 000a005, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00101
# ImmExt: 00000005
# [LDM Debug] Tiempo:                  410 Instr: 000c006, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00110
# ImmExt: 00000006
# [LDM Debug] Tiempo:                  420 Instr: 000e007, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00111
# ImmExt: 00000007
# [LDM Debug] Tiempo:                  430 Instr: 0010008, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01000
# ImmExt: 00000008
# [LDM Debug] Tiempo:                  440 Instr: 0012009, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01001
# ImmExt: 00000009
# [LDM Debug] Tiempo:                  450 Instr: 001400a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01010
# ImmExt: 0000000a
# [LDM Debug] Tiempo:                  460 Instr: 001600b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01011
# ImmExt: 0000000b
# [LDM Debug] Tiempo:                  470 Instr: 001800c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01100
# ImmExt: 0000000c
# [LDM Debug] Tiempo:                  480 Instr: 001a00d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01101
# ImmExt: 0000000d
# [LDM Debug] Tiempo:                  490 Instr: 001c00e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01110
# ImmExt: 0000000e
# [LDM Debug] Tiempo:                  500 Instr: 001e00f, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01111
# ImmExt: 0000000f
# [LDM Debug] Tiempo:                  510 Instr: 0020010, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10000
# ImmExt: 00000010
# [LDM Debug] Tiempo:                  520 Instr: 0022011, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10001
# ImmExt: 00000011
# [LDM Debug] Tiempo:                  530 Instr: 0024012, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10010
# ImmExt: 00000012
# [LDM Debug] Tiempo:                  540 Instr: 0026013, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10011
# ImmExt: 00000013
# [LDM Debug] Tiempo:                  550 Instr: 0028014, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10100
# ImmExt: 00000014
# [LDM Debug] Tiempo:                  560 Instr: 002a015, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10101
# ImmExt: 00000015
# [LDM Debug] Tiempo:                  570 Instr: 002c016, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10110
# ImmExt: 00000016
# [LDM Debug] Tiempo:                  580 Instr: 002e017, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10111
# ImmExt: 00000017
# [LDM Debug] Tiempo:                  590 Instr: 0030018, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11000
# ImmExt: 00000018
# [LDM Debug] Tiempo:                  600 Instr: 0032019, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11001
# ImmExt: 00000019
# [LDM Debug] Tiempo:                  610 Instr: 003401a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11010
# ImmExt: 0000001a
# [LDM Debug] Tiempo:                  620 Instr: 003601b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11011
# ImmExt: 0000001b
# [LDM Debug] Tiempo:                  630 Instr: 003801c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11100
# ImmExt: 0000001c
# [LDM Debug] Tiempo:                  640 Instr: 003a01d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11101
# ImmExt: 0000001d
# [LDM Debug] Tiempo:                  650 Instr: 003c01e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11110
# ImmExt: 0000001e
# [LDM Debug] Tiempo:                  660 Instr: 003e01f, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11111
# ImmExt: 0000001f
# [LDM Debug] Tiempo:                  670 Instr: 0004040, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  670 Instr: 0004040, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  680 Instr: 0004044, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00100
# ImmExt: 00000004
# [LDM Debug] Tiempo:                  690 Instr: 0004048, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01000
# ImmExt: 00000008
# [LDM Debug] Tiempo:                  700 Instr: 000404c, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01100
# ImmExt: 0000000c
# [LDM Debug] Tiempo:                  710 Instr: 0004050, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10000
# ImmExt: 00000010
# [LDM Debug] Tiempo:                  720 Instr: 0004054, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10100
# ImmExt: 00000014
# [LDM Debug] Tiempo:                  730 Instr: 0004058, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11000
# ImmExt: 00000018
# [LDM Debug] Tiempo:                  740 Instr: 000405c, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11100
# ImmExt: 0000001c
# [LDM Debug] Tiempo:                  750 Instr: 0044040, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 00000
# ImmExt: 00000020
# [LDM Debug] Tiempo:                  760 Instr: 0044044, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 00100
# ImmExt: 00000024
# [LDM Debug] Tiempo:                  770 Instr: 0044048, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 01000
# ImmExt: 00000028
# [LDM Debug] Tiempo:                  780 Instr: 004404c, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 01100
# ImmExt: 0000002c
# [LDM Debug] Tiempo:                  790 Instr: 0044050, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 10000
# ImmExt: 00000030
# [LDM Debug] Tiempo:                  800 Instr: 0044054, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 10100
# ImmExt: 00000034
# [LDM Debug] Tiempo:                  810 Instr: 0044058, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 11000
# ImmExt: 00000038
# [LDM Debug] Tiempo:                  820 Instr: 004405c, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 11100
# ImmExt: 0000003c
# [LDM Debug] Tiempo:                  830 Instr: xxxxxxx, ImmSrc: 01 
# instr[31]: x, instr[31:25]: xxxxxxx, instr[11:7]: xxxxx
# ImmExt: xxxxxxxx
# [LDM Debug] Tiempo:                  830 Instr: xxxxxxx, ImmSrc: xx 
# instr[31]: x, instr[31:25]: xxxxxxx, instr[11:7]: xxxxx
# ImmExt: xxxxxxxx
# ** Note: $stop    : testbench.sv(42)
#    Time: 10005 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at testbench.sv line 42
do run.do
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# 1
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:38:59 on Sep 28,2024
# vlog -reportprogress 300 -sv adder.sv mux2.sv mux3.sv controller.sv datapath.sv dmem.sv extend.sv flopenr.sv flopr.sv imem.sv maindec.sv riscv_pipelined_cycle.sv top.sv testbench.sv aludec.sv regfile.sv alu.sv history_flop.sv decode_phase.sv execute_phase.sv memory_phase.sv write_back_phase.sv mem_phase_Controller.sv execute_phase_Controller.sv write_phase_Controller.sv 
# -- Compiling module adder
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module controller
# -- Compiling module datapath
# -- Compiling module dmem
# -- Compiling module extend
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module imem
# -- Compiling module maindec
# -- Compiling module riscv_pipelined_cycle
# -- Compiling module top
# -- Compiling module testbench
# -- Compiling module aludec
# -- Compiling module regfile
# -- Compiling module alu
# -- Compiling module signal_history
# -- Compiling module decode_phase
# -- Compiling module execute_phase
# -- Compiling module memory_phase
# -- Compiling module write_back_phase
# -- Compiling module mem_phase_Controller
# -- Compiling module execute_phase_Controller
# -- Compiling module write_phase_Controller
# 
# Top level modules:
# 	flopenr
# 	testbench
# 	signal_history
# End time: 19:38:59 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:39:02 on Sep 28,2024, Elapsed time: 0:24:10
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" -t 1ps work.testbench 
# Start time: 19:39:02 on Sep 28,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv_pipelined_cycle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.execute_phase_Controller(fast)
# Loading work.mem_phase_Controller(fast)
# Loading work.write_phase_Controller(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.decode_phase(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.execute_phase(fast)
# Loading work.alu(fast)
# Loading work.memory_phase(fast)
# Loading work.write_back_phase(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: lucas  Hostname: LUCAS-ROGSTRIXG  ProcessID: 9652
#           Attempting to use alternate WLF file "./wlftnrsa4a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnrsa4a
# ** Warning: (vsim-PLI-3406) Too many digits (32) in data on line 81 of file "riscvtest.txt". (Max is 8.)    : imem.sv(6)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/imem
# [LDM Debug] Tiempo:                    0 Instr: xxxxxxx, ImmSrc: xx 
# instr[31]: x, instr[31:25]: xxxxxxx, instr[11:7]: xxxxx
# ImmExt: xxxxxxxx
# [LDM Debug] Tiempo:                   10 Instr: 0000000, ImmSrc: xx 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: xxxxxxxx
# [LDM Debug] Tiempo:                   10 Instr: 0000000, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: 00000000
# [LDM Debug] Tiempo:                   40 Instr: 0002001, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00001
# ImmExt: 00000001
# [LDM Debug] Tiempo:                   50 Instr: 0004002, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00010
# ImmExt: 00000002
# [LDM Debug] Tiempo:                   60 Instr: 0006003, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00011
# ImmExt: 00000003
# [LDM Debug] Tiempo:                   70 Instr: 0008004, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00100
# ImmExt: 00000004
# [LDM Debug] Tiempo:                   80 Instr: 000a005, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00101
# ImmExt: 00000005
# [LDM Debug] Tiempo:                   90 Instr: 000c006, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00110
# ImmExt: 00000006
# [LDM Debug] Tiempo:                  100 Instr: 000e007, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00111
# ImmExt: 00000007
# [LDM Debug] Tiempo:                  110 Instr: 0010008, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01000
# ImmExt: 00000008
# [LDM Debug] Tiempo:                  120 Instr: 0012009, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01001
# ImmExt: 00000009
# [LDM Debug] Tiempo:                  130 Instr: 001400a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01010
# ImmExt: 0000000a
# [LDM Debug] Tiempo:                  140 Instr: 001600b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01011
# ImmExt: 0000000b
# [LDM Debug] Tiempo:                  150 Instr: 001800c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01100
# ImmExt: 0000000c
# [LDM Debug] Tiempo:                  160 Instr: 001a00d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01101
# ImmExt: 0000000d
# [LDM Debug] Tiempo:                  170 Instr: 001c00e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01110
# ImmExt: 0000000e
# [LDM Debug] Tiempo:                  180 Instr: 001e00f, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01111
# ImmExt: 0000000f
# [LDM Debug] Tiempo:                  190 Instr: 0020010, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10000
# ImmExt: 00000010
# [LDM Debug] Tiempo:                  200 Instr: 0022011, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10001
# ImmExt: 00000011
# [LDM Debug] Tiempo:                  210 Instr: 0024012, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10010
# ImmExt: 00000012
# [LDM Debug] Tiempo:                  220 Instr: 0026013, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10011
# ImmExt: 00000013
# [LDM Debug] Tiempo:                  230 Instr: 0028014, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10100
# ImmExt: 00000014
# [LDM Debug] Tiempo:                  240 Instr: 002a015, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10101
# ImmExt: 00000015
# [LDM Debug] Tiempo:                  250 Instr: 002c016, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10110
# ImmExt: 00000016
# [LDM Debug] Tiempo:                  260 Instr: 002e017, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10111
# ImmExt: 00000017
# [LDM Debug] Tiempo:                  270 Instr: 0030018, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11000
# ImmExt: 00000018
# [LDM Debug] Tiempo:                  280 Instr: 0032019, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11001
# ImmExt: 00000019
# [LDM Debug] Tiempo:                  290 Instr: 003401a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11010
# ImmExt: 0000001a
# [LDM Debug] Tiempo:                  300 Instr: 003601b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11011
# ImmExt: 0000001b
# [LDM Debug] Tiempo:                  310 Instr: 003801c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11100
# ImmExt: 0000001c
# [LDM Debug] Tiempo:                  320 Instr: 003a01d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11101
# ImmExt: 0000001d
# [LDM Debug] Tiempo:                  330 Instr: 003c01e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11110
# ImmExt: 0000001e
# [LDM Debug] Tiempo:                  340 Instr: 003e01f, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11111
# ImmExt: 0000001f
# [LDM Debug] Tiempo:                  350 Instr: 0000000, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  360 Instr: 0002001, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00001
# ImmExt: 00000001
# [LDM Debug] Tiempo:                  370 Instr: 0004002, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00010
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  380 Instr: 0006003, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00011
# ImmExt: 00000003
# [LDM Debug] Tiempo:                  390 Instr: 0008004, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00100
# ImmExt: 00000004
# [LDM Debug] Tiempo:                  400 Instr: 000a005, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00101
# ImmExt: 00000005
# [LDM Debug] Tiempo:                  410 Instr: 000c006, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00110
# ImmExt: 00000006
# [LDM Debug] Tiempo:                  420 Instr: 000e007, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00111
# ImmExt: 00000007
# [LDM Debug] Tiempo:                  430 Instr: 0010008, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01000
# ImmExt: 00000008
# [LDM Debug] Tiempo:                  440 Instr: 0012009, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01001
# ImmExt: 00000009
# [LDM Debug] Tiempo:                  450 Instr: 001400a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01010
# ImmExt: 0000000a
# [LDM Debug] Tiempo:                  460 Instr: 001600b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01011
# ImmExt: 0000000b
# [LDM Debug] Tiempo:                  470 Instr: 001800c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01100
# ImmExt: 0000000c
# [LDM Debug] Tiempo:                  480 Instr: 001a00d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01101
# ImmExt: 0000000d
# [LDM Debug] Tiempo:                  490 Instr: 001c00e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01110
# ImmExt: 0000000e
# [LDM Debug] Tiempo:                  500 Instr: 001e00f, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01111
# ImmExt: 0000000f
# [LDM Debug] Tiempo:                  510 Instr: 0020010, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10000
# ImmExt: 00000010
# [LDM Debug] Tiempo:                  520 Instr: 0022011, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10001
# ImmExt: 00000011
# [LDM Debug] Tiempo:                  530 Instr: 0024012, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10010
# ImmExt: 00000012
# [LDM Debug] Tiempo:                  540 Instr: 0026013, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10011
# ImmExt: 00000013
# [LDM Debug] Tiempo:                  550 Instr: 0028014, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10100
# ImmExt: 00000014
# [LDM Debug] Tiempo:                  560 Instr: 002a015, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10101
# ImmExt: 00000015
# [LDM Debug] Tiempo:                  570 Instr: 002c016, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10110
# ImmExt: 00000016
# [LDM Debug] Tiempo:                  580 Instr: 002e017, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10111
# ImmExt: 00000017
# [LDM Debug] Tiempo:                  590 Instr: 0030018, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11000
# ImmExt: 00000018
# [LDM Debug] Tiempo:                  600 Instr: 0032019, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11001
# ImmExt: 00000019
# [LDM Debug] Tiempo:                  610 Instr: 003401a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11010
# ImmExt: 0000001a
# [LDM Debug] Tiempo:                  620 Instr: 003601b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11011
# ImmExt: 0000001b
# [LDM Debug] Tiempo:                  630 Instr: 003801c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11100
# ImmExt: 0000001c
# [LDM Debug] Tiempo:                  640 Instr: 003a01d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11101
# ImmExt: 0000001d
# [LDM Debug] Tiempo:                  650 Instr: 003c01e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11110
# ImmExt: 0000001e
# [LDM Debug] Tiempo:                  660 Instr: 003e01f, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11111
# ImmExt: 0000001f
# [LDM Debug] Tiempo:                  670 Instr: 0004040, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  670 Instr: 0004040, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  680 Instr: 0004044, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00100
# ImmExt: 00000004
# [LDM Debug] Tiempo:                  690 Instr: 0004048, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01000
# ImmExt: 00000008
# [LDM Debug] Tiempo:                  700 Instr: 000404c, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01100
# ImmExt: 0000000c
# [LDM Debug] Tiempo:                  710 Instr: 0004050, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10000
# ImmExt: 00000010
# [LDM Debug] Tiempo:                  720 Instr: 0004054, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10100
# ImmExt: 00000014
# [LDM Debug] Tiempo:                  730 Instr: 0004058, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11000
# ImmExt: 00000018
# [LDM Debug] Tiempo:                  740 Instr: 000405c, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11100
# ImmExt: 0000001c
# [LDM Debug] Tiempo:                  750 Instr: 0044040, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 00000
# ImmExt: 00000020
# [LDM Debug] Tiempo:                  760 Instr: 0044044, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 00100
# ImmExt: 00000024
# [LDM Debug] Tiempo:                  770 Instr: 0044048, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 01000
# ImmExt: 00000028
# [LDM Debug] Tiempo:                  780 Instr: 004404c, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 01100
# ImmExt: 0000002c
# [LDM Debug] Tiempo:                  790 Instr: 0044050, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 10000
# ImmExt: 00000030
# [LDM Debug] Tiempo:                  800 Instr: 0044054, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 10100
# ImmExt: 00000034
# [LDM Debug] Tiempo:                  810 Instr: 0044058, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 11000
# ImmExt: 00000038
# [LDM Debug] Tiempo:                  820 Instr: 004405c, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 11100
# ImmExt: 0000003c
# [LDM Debug] Tiempo:                  830 Instr: 0000041, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00001
# ImmExt: 00000001
# [LDM Debug] Tiempo:                  830 Instr: 0000041, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00001
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  840 Instr: xxxxxxx, ImmSrc: 00 
# instr[31]: x, instr[31:25]: xxxxxxx, instr[11:7]: xxxxx
# ImmExt: xxxxxxxx
# [LDM Debug] Tiempo:                  840 Instr: xxxxxxx, ImmSrc: xx 
# instr[31]: x, instr[31:25]: xxxxxxx, instr[11:7]: xxxxx
# ImmExt: xxxxxxxx
# ** Note: $stop    : testbench.sv(42)
#    Time: 10005 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at testbench.sv line 42
do run.do
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# 1
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:10:55 on Sep 28,2024
# vlog -reportprogress 300 -sv adder.sv mux2.sv mux3.sv controller.sv datapath.sv dmem.sv extend.sv flopenr.sv flopr.sv imem.sv maindec.sv riscv_pipelined_cycle.sv top.sv testbench.sv aludec.sv regfile.sv alu.sv history_flop.sv decode_phase.sv execute_phase.sv memory_phase.sv write_back_phase.sv mem_phase_Controller.sv execute_phase_Controller.sv write_phase_Controller.sv 
# -- Compiling module adder
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module controller
# -- Compiling module datapath
# -- Compiling module dmem
# -- Compiling module extend
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module imem
# -- Compiling module maindec
# -- Compiling module riscv_pipelined_cycle
# -- Compiling module top
# -- Compiling module testbench
# -- Compiling module aludec
# -- Compiling module regfile
# -- Compiling module alu
# -- Compiling module signal_history
# -- Compiling module decode_phase
# -- Compiling module execute_phase
# -- Compiling module memory_phase
# -- Compiling module write_back_phase
# -- Compiling module mem_phase_Controller
# -- Compiling module execute_phase_Controller
# -- Compiling module write_phase_Controller
# 
# Top level modules:
# 	flopenr
# 	testbench
# 	signal_history
# End time: 20:10:55 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:10:57 on Sep 28,2024, Elapsed time: 0:31:55
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" -t 1ps work.testbench 
# Start time: 20:10:57 on Sep 28,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv_pipelined_cycle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.execute_phase_Controller(fast)
# Loading work.mem_phase_Controller(fast)
# Loading work.write_phase_Controller(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.decode_phase(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.execute_phase(fast)
# Loading work.alu(fast)
# Loading work.memory_phase(fast)
# Loading work.write_back_phase(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: lucas  Hostname: LUCAS-ROGSTRIXG  ProcessID: 9652
#           Attempting to use alternate WLF file "./wlftjz4aqg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjz4aqg
# ** Warning: (vsim-PLI-3406) Too many digits (32) in data on line 49 of file "riscvtest.txt". (Max is 8.)    : imem.sv(6)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/imem
# [LDM Debug] Tiempo:                    0 Instr: xxxxxxx, ImmSrc: xx 
# instr[31]: x, instr[31:25]: xxxxxxx, instr[11:7]: xxxxx
# ImmExt: xxxxxxxx
# [LDM Debug] Tiempo:                   10 Instr: 0000000, ImmSrc: xx 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: xxxxxxxx
# [LDM Debug] Tiempo:                   10 Instr: 0000000, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: 00000000
# [LDM Debug] Tiempo:                   40 Instr: 0002001, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00001
# ImmExt: 00000001
# [LDM Debug] Tiempo:                   50 Instr: 0004002, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00010
# ImmExt: 00000002
# [LDM Debug] Tiempo:                   60 Instr: 0006003, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00011
# ImmExt: 00000003
# [LDM Debug] Tiempo:                   70 Instr: 0008004, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00100
# ImmExt: 00000004
# [LDM Debug] Tiempo:                   80 Instr: 000a005, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00101
# ImmExt: 00000005
# [LDM Debug] Tiempo:                   90 Instr: 000c006, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00110
# ImmExt: 00000006
# [LDM Debug] Tiempo:                  100 Instr: 000e007, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00111
# ImmExt: 00000007
# [LDM Debug] Tiempo:                  110 Instr: 0010008, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01000
# ImmExt: 00000008
# [LDM Debug] Tiempo:                  120 Instr: 0012009, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01001
# ImmExt: 00000009
# [LDM Debug] Tiempo:                  130 Instr: 001400a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01010
# ImmExt: 0000000a
# [LDM Debug] Tiempo:                  140 Instr: 001600b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01011
# ImmExt: 0000000b
# [LDM Debug] Tiempo:                  150 Instr: 001800c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01100
# ImmExt: 0000000c
# [LDM Debug] Tiempo:                  160 Instr: 001a00d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01101
# ImmExt: 0000000d
# [LDM Debug] Tiempo:                  170 Instr: 001c00e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01110
# ImmExt: 0000000e
# [LDM Debug] Tiempo:                  180 Instr: 001e00f, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01111
# ImmExt: 0000000f
# [LDM Debug] Tiempo:                  190 Instr: 0020010, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10000
# ImmExt: 00000010
# [LDM Debug] Tiempo:                  200 Instr: 0022011, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10001
# ImmExt: 00000011
# [LDM Debug] Tiempo:                  210 Instr: 0024012, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10010
# ImmExt: 00000012
# [LDM Debug] Tiempo:                  220 Instr: 0026013, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10011
# ImmExt: 00000013
# [LDM Debug] Tiempo:                  230 Instr: 0028014, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10100
# ImmExt: 00000014
# [LDM Debug] Tiempo:                  240 Instr: 002a015, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10101
# ImmExt: 00000015
# [LDM Debug] Tiempo:                  250 Instr: 002c016, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10110
# ImmExt: 00000016
# [LDM Debug] Tiempo:                  260 Instr: 002e017, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10111
# ImmExt: 00000017
# [LDM Debug] Tiempo:                  270 Instr: 0030018, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11000
# ImmExt: 00000018
# [LDM Debug] Tiempo:                  280 Instr: 0032019, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11001
# ImmExt: 00000019
# [LDM Debug] Tiempo:                  290 Instr: 003401a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11010
# ImmExt: 0000001a
# [LDM Debug] Tiempo:                  300 Instr: 003601b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11011
# ImmExt: 0000001b
# [LDM Debug] Tiempo:                  310 Instr: 003801c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11100
# ImmExt: 0000001c
# [LDM Debug] Tiempo:                  320 Instr: 003a01d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11101
# ImmExt: 0000001d
# [LDM Debug] Tiempo:                  330 Instr: 003c01e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11110
# ImmExt: 0000001e
# [LDM Debug] Tiempo:                  340 Instr: 003e01f, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11111
# ImmExt: 0000001f
# [LDM Debug] Tiempo:                  350 Instr: 0004040, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  350 Instr: 0004040, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  360 Instr: 0004044, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00100
# ImmExt: 00000004
# [LDM Debug] Tiempo:                  370 Instr: 0004048, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01000
# ImmExt: 00000008
# [LDM Debug] Tiempo:                  380 Instr: 000404c, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01100
# ImmExt: 0000000c
# [LDM Debug] Tiempo:                  390 Instr: 0004050, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10000
# ImmExt: 00000010
# [LDM Debug] Tiempo:                  400 Instr: 0004054, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10100
# ImmExt: 00000014
# [LDM Debug] Tiempo:                  410 Instr: 0004058, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11000
# ImmExt: 00000018
# [LDM Debug] Tiempo:                  420 Instr: 000405c, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11100
# ImmExt: 0000001c
# [LDM Debug] Tiempo:                  430 Instr: 0044040, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 00000
# ImmExt: 00000020
# [LDM Debug] Tiempo:                  440 Instr: 0044044, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 00100
# ImmExt: 00000024
# [LDM Debug] Tiempo:                  450 Instr: 0044048, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 01000
# ImmExt: 00000028
# [LDM Debug] Tiempo:                  460 Instr: 004404c, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 01100
# ImmExt: 0000002c
# [LDM Debug] Tiempo:                  470 Instr: 0044050, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 10000
# ImmExt: 00000030
# [LDM Debug] Tiempo:                  480 Instr: 0044054, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 10100
# ImmExt: 00000034
# [LDM Debug] Tiempo:                  490 Instr: 0044058, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 11000
# ImmExt: 00000038
# [LDM Debug] Tiempo:                  500 Instr: 004405c, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 11100
# ImmExt: 0000003c
# [LDM Debug] Tiempo:                  510 Instr: 0000041, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00001
# ImmExt: 00000001
# [LDM Debug] Tiempo:                  510 Instr: 0000041, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00001
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  520 Instr: xxxxxxx, ImmSrc: 00 
# instr[31]: x, instr[31:25]: xxxxxxx, instr[11:7]: xxxxx
# ImmExt: xxxxxxxx
# [LDM Debug] Tiempo:                  520 Instr: xxxxxxx, ImmSrc: xx 
# instr[31]: x, instr[31:25]: xxxxxxx, instr[11:7]: xxxxx
# ImmExt: xxxxxxxx
# ** Note: $stop    : testbench.sv(42)
#    Time: 10005 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at testbench.sv line 42
do run.do
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# 1
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:11:29 on Sep 28,2024
# vlog -reportprogress 300 -sv adder.sv mux2.sv mux3.sv controller.sv datapath.sv dmem.sv extend.sv flopenr.sv flopr.sv imem.sv maindec.sv riscv_pipelined_cycle.sv top.sv testbench.sv aludec.sv regfile.sv alu.sv history_flop.sv decode_phase.sv execute_phase.sv memory_phase.sv write_back_phase.sv mem_phase_Controller.sv execute_phase_Controller.sv write_phase_Controller.sv 
# -- Compiling module adder
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module controller
# -- Compiling module datapath
# -- Compiling module dmem
# -- Compiling module extend
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module imem
# -- Compiling module maindec
# -- Compiling module riscv_pipelined_cycle
# -- Compiling module top
# -- Compiling module testbench
# -- Compiling module aludec
# -- Compiling module regfile
# -- Compiling module alu
# -- Compiling module signal_history
# -- Compiling module decode_phase
# -- Compiling module execute_phase
# -- Compiling module memory_phase
# -- Compiling module write_back_phase
# -- Compiling module mem_phase_Controller
# -- Compiling module execute_phase_Controller
# -- Compiling module write_phase_Controller
# 
# Top level modules:
# 	flopenr
# 	testbench
# 	signal_history
# End time: 20:11:29 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:11:31 on Sep 28,2024, Elapsed time: 0:00:34
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" -t 1ps work.testbench 
# Start time: 20:11:31 on Sep 28,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv_pipelined_cycle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.execute_phase_Controller(fast)
# Loading work.mem_phase_Controller(fast)
# Loading work.write_phase_Controller(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.decode_phase(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.execute_phase(fast)
# Loading work.alu(fast)
# Loading work.memory_phase(fast)
# Loading work.write_back_phase(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: lucas  Hostname: LUCAS-ROGSTRIXG  ProcessID: 9652
#           Attempting to use alternate WLF file "./wlftrsmej1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrsmej1
# [LDM Debug] Tiempo:                    0 Instr: xxxxxxx, ImmSrc: xx 
# instr[31]: x, instr[31:25]: xxxxxxx, instr[11:7]: xxxxx
# ImmExt: xxxxxxxx
# [LDM Debug] Tiempo:                   10 Instr: 0000000, ImmSrc: xx 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: xxxxxxxx
# [LDM Debug] Tiempo:                   10 Instr: 0000000, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: 00000000
# [LDM Debug] Tiempo:                   40 Instr: 0002001, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00001
# ImmExt: 00000001
# [LDM Debug] Tiempo:                   50 Instr: 0004002, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00010
# ImmExt: 00000002
# [LDM Debug] Tiempo:                   60 Instr: 0006003, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00011
# ImmExt: 00000003
# [LDM Debug] Tiempo:                   70 Instr: 0008004, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00100
# ImmExt: 00000004
# [LDM Debug] Tiempo:                   80 Instr: 000a005, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00101
# ImmExt: 00000005
# [LDM Debug] Tiempo:                   90 Instr: 000c006, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00110
# ImmExt: 00000006
# [LDM Debug] Tiempo:                  100 Instr: 000e007, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00111
# ImmExt: 00000007
# [LDM Debug] Tiempo:                  110 Instr: 0010008, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01000
# ImmExt: 00000008
# [LDM Debug] Tiempo:                  120 Instr: 0012009, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01001
# ImmExt: 00000009
# [LDM Debug] Tiempo:                  130 Instr: 001400a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01010
# ImmExt: 0000000a
# [LDM Debug] Tiempo:                  140 Instr: 001600b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01011
# ImmExt: 0000000b
# [LDM Debug] Tiempo:                  150 Instr: 001800c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01100
# ImmExt: 0000000c
# [LDM Debug] Tiempo:                  160 Instr: 001a00d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01101
# ImmExt: 0000000d
# [LDM Debug] Tiempo:                  170 Instr: 001c00e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01110
# ImmExt: 0000000e
# [LDM Debug] Tiempo:                  180 Instr: 001e00f, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01111
# ImmExt: 0000000f
# [LDM Debug] Tiempo:                  190 Instr: 0020010, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10000
# ImmExt: 00000010
# [LDM Debug] Tiempo:                  200 Instr: 0022011, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10001
# ImmExt: 00000011
# [LDM Debug] Tiempo:                  210 Instr: 0024012, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10010
# ImmExt: 00000012
# [LDM Debug] Tiempo:                  220 Instr: 0026013, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10011
# ImmExt: 00000013
# [LDM Debug] Tiempo:                  230 Instr: 0028014, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10100
# ImmExt: 00000014
# [LDM Debug] Tiempo:                  240 Instr: 002a015, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10101
# ImmExt: 00000015
# [LDM Debug] Tiempo:                  250 Instr: 002c016, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10110
# ImmExt: 00000016
# [LDM Debug] Tiempo:                  260 Instr: 002e017, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10111
# ImmExt: 00000017
# [LDM Debug] Tiempo:                  270 Instr: 0030018, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11000
# ImmExt: 00000018
# [LDM Debug] Tiempo:                  280 Instr: 0032019, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11001
# ImmExt: 00000019
# [LDM Debug] Tiempo:                  290 Instr: 003401a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11010
# ImmExt: 0000001a
# [LDM Debug] Tiempo:                  300 Instr: 003601b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11011
# ImmExt: 0000001b
# [LDM Debug] Tiempo:                  310 Instr: 003801c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11100
# ImmExt: 0000001c
# [LDM Debug] Tiempo:                  320 Instr: 003a01d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11101
# ImmExt: 0000001d
# [LDM Debug] Tiempo:                  330 Instr: 003c01e, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11110
# ImmExt: 0000001e
# [LDM Debug] Tiempo:                  340 Instr: 003e01f, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11111
# ImmExt: 0000001f
# [LDM Debug] Tiempo:                  350 Instr: 0004040, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: 00000002
# [LDM Debug] Tiempo:                  350 Instr: 0004040, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00000
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  360 Instr: 0004044, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00100
# ImmExt: 00000004
# [LDM Debug] Tiempo:                  370 Instr: 0004048, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01000
# ImmExt: 00000008
# [LDM Debug] Tiempo:                  380 Instr: 000404c, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01100
# ImmExt: 0000000c
# [LDM Debug] Tiempo:                  390 Instr: 0004050, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10000
# ImmExt: 00000010
# [LDM Debug] Tiempo:                  400 Instr: 0004054, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 10100
# ImmExt: 00000014
# [LDM Debug] Tiempo:                  410 Instr: 0004058, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11000
# ImmExt: 00000018
# [LDM Debug] Tiempo:                  420 Instr: 000405c, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11100
# ImmExt: 0000001c
# [LDM Debug] Tiempo:                  430 Instr: 0044040, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 00000
# ImmExt: 00000020
# [LDM Debug] Tiempo:                  440 Instr: 0044044, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 00100
# ImmExt: 00000024
# [LDM Debug] Tiempo:                  450 Instr: 0044048, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 01000
# ImmExt: 00000028
# [LDM Debug] Tiempo:                  460 Instr: 004404c, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 01100
# ImmExt: 0000002c
# [LDM Debug] Tiempo:                  470 Instr: 0044050, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 10000
# ImmExt: 00000030
# [LDM Debug] Tiempo:                  480 Instr: 0044054, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 10100
# ImmExt: 00000034
# [LDM Debug] Tiempo:                  490 Instr: 0044058, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 11000
# ImmExt: 00000038
# [LDM Debug] Tiempo:                  500 Instr: 004405c, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 11100
# ImmExt: 0000003c
# [LDM Debug] Tiempo:                  510 Instr: 0000041, ImmSrc: 01 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00001
# ImmExt: 00000001
# [LDM Debug] Tiempo:                  510 Instr: 0000041, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00001
# ImmExt: 00000000
# [LDM Debug] Tiempo:                  520 Instr: 0008042, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00010
# ImmExt: 00000004
# [LDM Debug] Tiempo:                  530 Instr: 0010043, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00011
# ImmExt: 00000008
# [LDM Debug] Tiempo:                  540 Instr: 0018044, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00100
# ImmExt: 0000000c
# [LDM Debug] Tiempo:                  550 Instr: 0020045, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00101
# ImmExt: 00000010
# [LDM Debug] Tiempo:                  560 Instr: 0028046, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00110
# ImmExt: 00000014
# [LDM Debug] Tiempo:                  570 Instr: 0030047, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 00111
# ImmExt: 00000018
# [LDM Debug] Tiempo:                  580 Instr: 0038048, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 01000
# ImmExt: 0000001c
# [LDM Debug] Tiempo:                  590 Instr: 0040049, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 01001
# ImmExt: 00000020
# [LDM Debug] Tiempo:                  600 Instr: 004804a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 01010
# ImmExt: 00000024
# [LDM Debug] Tiempo:                  610 Instr: 005004b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 01011
# ImmExt: 00000028
# [LDM Debug] Tiempo:                  620 Instr: 005804c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000001, instr[11:7]: 01100
# ImmExt: 0000002c
# [LDM Debug] Tiempo:                  630 Instr: 003401a, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11010
# ImmExt: 0000001a
# [LDM Debug] Tiempo:                  640 Instr: 003601b, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11011
# ImmExt: 0000001b
# [LDM Debug] Tiempo:                  650 Instr: 003801c, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11100
# ImmExt: 0000001c
# [LDM Debug] Tiempo:                  660 Instr: 003a01d, ImmSrc: 00 
# instr[31]: 0, instr[31:25]: 0000000, instr[11:7]: 11101
# ImmExt: 0000001d
# [LDM Debug] Tiempo:                  670 Instr: xxxxxxx, ImmSrc: 00 
# instr[31]: x, instr[31:25]: xxxxxxx, instr[11:7]: xxxxx
# ImmExt: xxxxxxxx
# [LDM Debug] Tiempo:                  670 Instr: xxxxxxx, ImmSrc: xx 
# instr[31]: x, instr[31:25]: xxxxxxx, instr[11:7]: xxxxx
# ImmExt: xxxxxxxx
# ** Note: $stop    : testbench.sv(42)
#    Time: 10005 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at testbench.sv line 42
