--Together

library ieee;
use ieee.std_logic_1164.all;
use work.FIR_package.all;

entity ALTERA is
	port (
		clk, RESET: in std_logic;
		HEX0,HEX1,HEX2,HEX3,HEX4,HEX5,HEX6,HEX7: out std_logic_vector(6 downto 0);
		READY_SIGN: out std_logic;
	);
end ALTERA;


architecture arq of ALTERA is

end arq;