INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_8/Module_8.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_8/Module_8.srcs/sources_1/new/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_8/Module_8.srcs/sim_1/new/clock_divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider_tb
