<profile>

<section name = "Vivado HLS Report for 'layer2'" level="0">
<item name = "Date">Fri Dec 15 20:47:58 2023
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">FSRCNN_V1</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.088, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">19967233, 19967233, 19967233, 19967233, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">19967232, 19967232, 311988, -, -, 64, no</column>
<column name=" + Loop 1.1">792, 792, 66, -, -, 12, no</column>
<column name="  ++ Loop 1.1.1">64, 64, 1, -, -, 64, no</column>
<column name=" + Loop 1.2">3752, 3752, 67, -, -, 56, no</column>
<column name="  ++ Loop 1.2.1">64, 64, 2, 1, 1, 64, yes</column>
<column name="  ++ Loop 1.2.2">64, 64, 2, 1, 1, 64, yes</column>
<column name=" + Loop 1.3">307440, 307440, 25620, -, -, 12, no</column>
<column name="  ++ Loop 1.3.1">25424, 25424, 454, -, -, 56, no</column>
<column name="   +++ Loop 1.3.1.1">64, 64, 2, 1, 1, 64, yes</column>
<column name="   +++ Loop 1.3.1.2">256, 256, 4, -, -, 64, no</column>
<column name="   +++ Loop 1.3.1.3">128, 128, 2, -, -, 64, no</column>
<column name="  ++ Loop 1.3.2">192, 192, 3, -, -, 64, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 564, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">16, -, 30, 25, 0</column>
<column name="Multiplexer">-, -, -, 629, -</column>
<column name="Register">-, -, 341, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">5, ~0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="FSRCNN_mul_mul_12Bew_U32">FSRCNN_mul_mul_12Bew, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="correlate_img_V_assi_U">layer1_correlate_fYi, 0, 24, 12, 0, 64, 12, 1, 768</column>
<column name="biases_layer2_V_U">layer2_biases_layqcK, 0, 4, 1, 0, 12, 4, 1, 48</column>
<column name="channel_from_prev_ou_U">layer2_channel_fryd2, 6, 0, 0, 0, 5508, 12, 1, 66096</column>
<column name="img_channel_0_data_s_U">layer2_img_channesc4, 3, 0, 0, 0, 3584, 12, 1, 43008</column>
<column name="img_channel_0_keep_s_U">layer2_img_channetde, 1, 0, 0, 0, 3584, 4, 1, 14336</column>
<column name="img_channel_0_user_s_U">layer2_img_channeudo, 1, 0, 0, 0, 3584, 1, 1, 3584</column>
<column name="img_channel_0_last_s_U">layer2_img_channeudo, 1, 0, 0, 0, 3584, 1, 1, 3584</column>
<column name="img_channel_0_id_V_U">layer2_img_channeudo, 1, 0, 0, 0, 3584, 1, 1, 3584</column>
<column name="img_channel_0_dest_s_U">layer2_img_channeudo, 1, 0, 0, 0, 3584, 1, 1, 3584</column>
<column name="out_layer_data_V_U">layer2_out_layer_Aem, 1, 0, 0, 0, 768, 12, 1, 9216</column>
<column name="out_layer_valid_V_U">layer2_out_layer_zec, 0, 2, 12, 0, 768, 1, 1, 768</column>
<column name="weights_layer2_V_0_U">layer2_weights_lapcA, 1, 0, 0, 0, 672, 6, 1, 4032</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1265_fu_1136_p2">+, 0, 0, 13, 11, 11</column>
<column name="add_ln162_fu_1177_p2">+, 0, 0, 13, 11, 11</column>
<column name="add_ln203_50_fu_862_p2">+, 0, 0, 13, 11, 11</column>
<column name="add_ln203_51_fu_942_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln203_52_fu_912_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln203_53_fu_1030_p2">+, 0, 0, 8, 11, 11</column>
<column name="add_ln203_54_fu_1068_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln203_fu_1206_p2">+, 0, 0, 13, 11, 11</column>
<column name="add_ln397_fu_1058_p2">+, 0, 0, 15, 7, 1</column>
<column name="add_ln703_fu_1146_p2">+, 0, 0, 12, 12, 12</column>
<column name="aux_sum_V_fu_1201_p2">+, 0, 0, 12, 12, 12</column>
<column name="current_filter_fu_962_p2">+, 0, 0, 13, 4, 1</column>
<column name="current_input_channe_12_fu_878_p2">+, 0, 0, 15, 6, 1</column>
<column name="current_input_channe_13_fu_994_p2">+, 0, 0, 15, 6, 1</column>
<column name="i_fu_822_p2">+, 0, 0, 13, 4, 1</column>
<column name="index_fu_1092_p2">+, 0, 0, 15, 7, 1</column>
<column name="index_input_element_35_fu_902_p2">+, 0, 0, 15, 7, 1</column>
<column name="index_input_element_36_fu_1167_p2">+, 0, 0, 15, 7, 1</column>
<column name="index_input_element_37_fu_1121_p2">+, 0, 0, 15, 7, 1</column>
<column name="index_input_element_fu_932_p2">+, 0, 0, 15, 7, 1</column>
<column name="j_fu_852_p2">+, 0, 0, 15, 7, 1</column>
<column name="r_V_2_fu_1246_p2">+, 0, 0, 21, 15, 15</column>
<column name="ret_V_fu_1275_p2">+, 0, 0, 23, 16, 16</column>
<column name="row_idx_fu_810_p2">+, 0, 0, 15, 7, 1</column>
<column name="sub_ln203_fu_1024_p2">-, 0, 0, 8, 11, 11</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op108">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op295">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1494_fu_1219_p2">icmp, 0, 0, 13, 12, 1</column>
<column name="icmp_ln300_fu_804_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln303_fu_816_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln304_fu_846_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln308_fu_872_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="icmp_ln323_fu_840_p2">icmp, 0, 0, 11, 7, 1</column>
<column name="icmp_ln326_fu_926_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln348_fu_896_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln387_fu_956_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln389_fu_988_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="icmp_ln397_fu_1052_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln404_fu_1115_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln409_fu_1161_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln46_fu_1086_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln14_fu_1252_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln7_fu_1224_p3">select, 0, 0, 12, 1, 12</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">113, 24, 1, 24</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp2_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_index_input_element2_24_phi_fu_732_p4">9, 2, 7, 14</column>
<column name="channel_from_prev_ou_address0">15, 3, 13, 39</column>
<column name="corr1_out_V_data_V_blk_n">9, 2, 1, 2</column>
<column name="corr1_out_V_dest_V_blk_n">9, 2, 1, 2</column>
<column name="corr1_out_V_id_V_blk_n">9, 2, 1, 2</column>
<column name="corr1_out_V_keep_V_blk_n">9, 2, 1, 2</column>
<column name="corr1_out_V_last_V_blk_n">9, 2, 1, 2</column>
<column name="corr1_out_V_user_V_blk_n">9, 2, 1, 2</column>
<column name="corr1_out_V_valid_V_blk_n">9, 2, 1, 2</column>
<column name="corr2_out_V_data_V_blk_n">9, 2, 1, 2</column>
<column name="corr2_out_V_dest_V_blk_n">9, 2, 1, 2</column>
<column name="corr2_out_V_id_V_blk_n">9, 2, 1, 2</column>
<column name="corr2_out_V_keep_V_blk_n">9, 2, 1, 2</column>
<column name="corr2_out_V_last_V_blk_n">9, 2, 1, 2</column>
<column name="corr2_out_V_user_V_blk_n">9, 2, 1, 2</column>
<column name="corr2_out_V_valid_V_blk_n">9, 2, 1, 2</column>
<column name="correlate_img_V_assi_address0">15, 3, 6, 18</column>
<column name="current_filter_0_reg_705">9, 2, 4, 8</column>
<column name="current_input_channe_19_reg_716">9, 2, 6, 12</column>
<column name="current_input_channe_reg_672">9, 2, 6, 12</column>
<column name="i_0_reg_650">9, 2, 4, 8</column>
<column name="img_channel_0_data_s_address0">21, 4, 12, 48</column>
<column name="img_channel_0_dest_s_address0">21, 4, 12, 48</column>
<column name="img_channel_0_id_V_address0">21, 4, 12, 48</column>
<column name="img_channel_0_keep_s_address0">21, 4, 12, 48</column>
<column name="img_channel_0_last_s_address0">21, 4, 12, 48</column>
<column name="img_channel_0_user_s_address0">21, 4, 12, 48</column>
<column name="index_0_i_reg_740">9, 2, 7, 14</column>
<column name="index_input_element1_reg_694">9, 2, 7, 14</column>
<column name="index_input_element2_24_reg_728">9, 2, 7, 14</column>
<column name="index_input_element2_25_reg_751">9, 2, 7, 14</column>
<column name="index_input_element2_26_reg_762">9, 2, 7, 14</column>
<column name="index_input_element2_reg_683">9, 2, 7, 14</column>
<column name="j_0_reg_661">9, 2, 7, 14</column>
<column name="out_layer_data_V_address0">33, 6, 10, 60</column>
<column name="out_layer_data_V_d0">21, 4, 12, 48</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="row_idx_0_reg_638">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln203_51_reg_1370">13, 0, 13, 0</column>
<column name="add_ln203_52_reg_1356">13, 0, 13, 0</column>
<column name="add_ln203_reg_1551">11, 0, 11, 0</column>
<column name="add_ln397_reg_1431">7, 0, 7, 0</column>
<column name="ap_CS_fsm">23, 0, 23, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="aux_sum_V_reg_1545">12, 0, 12, 0</column>
<column name="channel_from_prev_ou_10_reg_1464">12, 0, 12, 0</column>
<column name="current_filter_0_reg_705">4, 0, 4, 0</column>
<column name="current_filter_reg_1378">4, 0, 4, 0</column>
<column name="current_input_channe_12_reg_1336">6, 0, 6, 0</column>
<column name="current_input_channe_13_reg_1402">6, 0, 6, 0</column>
<column name="current_input_channe_19_reg_716">6, 0, 6, 0</column>
<column name="current_input_channe_reg_672">6, 0, 6, 0</column>
<column name="i_0_reg_650">4, 0, 4, 0</column>
<column name="i_reg_1310">4, 0, 4, 0</column>
<column name="icmp_ln323_reg_1320">1, 0, 1, 0</column>
<column name="icmp_ln326_reg_1361">1, 0, 1, 0</column>
<column name="icmp_ln348_reg_1347">1, 0, 1, 0</column>
<column name="icmp_ln397_reg_1427">1, 0, 1, 0</column>
<column name="index_0_i_reg_740">7, 0, 7, 0</column>
<column name="index_input_element1_reg_694">7, 0, 7, 0</column>
<column name="index_input_element2_24_reg_728">7, 0, 7, 0</column>
<column name="index_input_element2_25_reg_751">7, 0, 7, 0</column>
<column name="index_input_element2_26_reg_762">7, 0, 7, 0</column>
<column name="index_input_element2_reg_683">7, 0, 7, 0</column>
<column name="index_input_element_36_reg_1505">7, 0, 7, 0</column>
<column name="index_input_element_37_reg_1477">7, 0, 7, 0</column>
<column name="index_reg_1449">7, 0, 7, 0</column>
<column name="j_0_reg_661">7, 0, 7, 0</column>
<column name="out_layer_data_V_add_10_reg_1515">10, 0, 10, 0</column>
<column name="out_layer_data_V_add_9_reg_1482">10, 0, 10, 0</column>
<column name="row_idx_0_reg_638">7, 0, 7, 0</column>
<column name="row_idx_reg_1302">7, 0, 7, 0</column>
<column name="sext_ln1265_reg_1492">12, 0, 12, 0</column>
<column name="sext_ln46_reg_1441">16, 0, 16, 0</column>
<column name="sext_ln703_reg_1497">11, 0, 11, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="subfilter_layer_0_V_reg_1422">6, 0, 6, 0</column>
<column name="sum_V_reg_1469">12, 0, 12, 0</column>
<column name="tmp_63_reg_1556">1, 0, 1, 0</column>
<column name="tmp_valid_V_reg_1561">1, 0, 1, 0</column>
<column name="zext_ln162_reg_1388">4, 0, 11, 7</column>
<column name="zext_ln203_89_reg_1417">6, 0, 13, 7</column>
<column name="zext_ln304_reg_1315">4, 0, 11, 7</column>
<column name="zext_ln323_reg_1341">6, 0, 13, 7</column>
<column name="zext_ln389_reg_1393">4, 0, 11, 7</column>
<column name="zext_ln393_reg_1383">4, 0, 64, 60</column>
<column name="zext_ln62_reg_1454">7, 0, 64, 57</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, layer2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, layer2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, layer2, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, layer2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, layer2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, layer2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, layer2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, layer2, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, layer2, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, layer2, return value</column>
<column name="corr1_out_V_valid_V_dout">in, 1, ap_fifo, corr1_out_V_valid_V, pointer</column>
<column name="corr1_out_V_valid_V_empty_n">in, 1, ap_fifo, corr1_out_V_valid_V, pointer</column>
<column name="corr1_out_V_valid_V_read">out, 1, ap_fifo, corr1_out_V_valid_V, pointer</column>
<column name="corr1_out_V_data_V_dout">in, 12, ap_fifo, corr1_out_V_data_V, pointer</column>
<column name="corr1_out_V_data_V_empty_n">in, 1, ap_fifo, corr1_out_V_data_V, pointer</column>
<column name="corr1_out_V_data_V_read">out, 1, ap_fifo, corr1_out_V_data_V, pointer</column>
<column name="corr1_out_V_keep_V_dout">in, 4, ap_fifo, corr1_out_V_keep_V, pointer</column>
<column name="corr1_out_V_keep_V_empty_n">in, 1, ap_fifo, corr1_out_V_keep_V, pointer</column>
<column name="corr1_out_V_keep_V_read">out, 1, ap_fifo, corr1_out_V_keep_V, pointer</column>
<column name="corr1_out_V_user_V_dout">in, 1, ap_fifo, corr1_out_V_user_V, pointer</column>
<column name="corr1_out_V_user_V_empty_n">in, 1, ap_fifo, corr1_out_V_user_V, pointer</column>
<column name="corr1_out_V_user_V_read">out, 1, ap_fifo, corr1_out_V_user_V, pointer</column>
<column name="corr1_out_V_last_V_dout">in, 1, ap_fifo, corr1_out_V_last_V, pointer</column>
<column name="corr1_out_V_last_V_empty_n">in, 1, ap_fifo, corr1_out_V_last_V, pointer</column>
<column name="corr1_out_V_last_V_read">out, 1, ap_fifo, corr1_out_V_last_V, pointer</column>
<column name="corr1_out_V_id_V_dout">in, 1, ap_fifo, corr1_out_V_id_V, pointer</column>
<column name="corr1_out_V_id_V_empty_n">in, 1, ap_fifo, corr1_out_V_id_V, pointer</column>
<column name="corr1_out_V_id_V_read">out, 1, ap_fifo, corr1_out_V_id_V, pointer</column>
<column name="corr1_out_V_dest_V_dout">in, 1, ap_fifo, corr1_out_V_dest_V, pointer</column>
<column name="corr1_out_V_dest_V_empty_n">in, 1, ap_fifo, corr1_out_V_dest_V, pointer</column>
<column name="corr1_out_V_dest_V_read">out, 1, ap_fifo, corr1_out_V_dest_V, pointer</column>
<column name="corr2_out_V_valid_V_din">out, 1, ap_fifo, corr2_out_V_valid_V, pointer</column>
<column name="corr2_out_V_valid_V_full_n">in, 1, ap_fifo, corr2_out_V_valid_V, pointer</column>
<column name="corr2_out_V_valid_V_write">out, 1, ap_fifo, corr2_out_V_valid_V, pointer</column>
<column name="corr2_out_V_data_V_din">out, 12, ap_fifo, corr2_out_V_data_V, pointer</column>
<column name="corr2_out_V_data_V_full_n">in, 1, ap_fifo, corr2_out_V_data_V, pointer</column>
<column name="corr2_out_V_data_V_write">out, 1, ap_fifo, corr2_out_V_data_V, pointer</column>
<column name="corr2_out_V_keep_V_din">out, 4, ap_fifo, corr2_out_V_keep_V, pointer</column>
<column name="corr2_out_V_keep_V_full_n">in, 1, ap_fifo, corr2_out_V_keep_V, pointer</column>
<column name="corr2_out_V_keep_V_write">out, 1, ap_fifo, corr2_out_V_keep_V, pointer</column>
<column name="corr2_out_V_user_V_din">out, 1, ap_fifo, corr2_out_V_user_V, pointer</column>
<column name="corr2_out_V_user_V_full_n">in, 1, ap_fifo, corr2_out_V_user_V, pointer</column>
<column name="corr2_out_V_user_V_write">out, 1, ap_fifo, corr2_out_V_user_V, pointer</column>
<column name="corr2_out_V_last_V_din">out, 1, ap_fifo, corr2_out_V_last_V, pointer</column>
<column name="corr2_out_V_last_V_full_n">in, 1, ap_fifo, corr2_out_V_last_V, pointer</column>
<column name="corr2_out_V_last_V_write">out, 1, ap_fifo, corr2_out_V_last_V, pointer</column>
<column name="corr2_out_V_id_V_din">out, 1, ap_fifo, corr2_out_V_id_V, pointer</column>
<column name="corr2_out_V_id_V_full_n">in, 1, ap_fifo, corr2_out_V_id_V, pointer</column>
<column name="corr2_out_V_id_V_write">out, 1, ap_fifo, corr2_out_V_id_V, pointer</column>
<column name="corr2_out_V_dest_V_din">out, 1, ap_fifo, corr2_out_V_dest_V, pointer</column>
<column name="corr2_out_V_dest_V_full_n">in, 1, ap_fifo, corr2_out_V_dest_V, pointer</column>
<column name="corr2_out_V_dest_V_write">out, 1, ap_fifo, corr2_out_V_dest_V, pointer</column>
</table>
</item>
</section>
</profile>
