{title:'Jahangir et al. (§72017§r)', author: 'Ifat Jahangir; Anindya Das; Masud Hasan', display:{Lore:['[{"text": "arXiv:1108.5497", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFacile Algebraic Representation of a Novel Quaternary Logic\\u00a7r\\n\\n\\u00a78\\u00a7oIfat Jahangir\\nAnindya Das\\nMasud Hasan\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1108.5497\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Computer Sciences and Engineering, Vol.4,\\n  Issue.5, pp.1-15, 2016\\u00a7r\\n\\nVersion:\\u00a77v3 (Tue, 19 Dec 2017 19:25:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPre-print copy, final version can be found here: http://www.ijcseonline.org/archive_issue.php?pub_id=35\\u00a7r"}']}
{title:'Held et al. (§72017§r)', author: 'Stephan Held; Sophie Theresa Spirkl', display:{Lore:['[{"text": "arXiv:1503.08659", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CC\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBinary Adder Circuits of Asymptotically Minimum Depth, Linear Size, and Fan-Out Two\\u00a7r\\n\\n\\u00a78\\u00a7oStephan Held\\nSophie Theresa Spirkl\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1503.08659\\u00a7r\\n\\nVersion:\\u00a77v3 (Tue, 17 Jan 2017 21:53:09 GMT)\\u00a7r"}']}
{title:'Balasubramanian (§72017§r)', author: 'P Balasubramanian', display:{Lore:['[{"text": "arXiv:1605.03770", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Asynchronous Early Output Full Adder and a Relative-Timed Ripple Carry Adder\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1605.03770\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nWSEAS Transactions on Circuits and Systems, vol. 15, Article #12,\\n  pp. 91-101, 2016\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 8 Nov 2017 06:55:38 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: text overlapwith arXiv:1603.07962\\u00a7r"}']}
{title:'Balasubramanian et al. (§72017§r)', author: 'P Balasubramanian; K Prasad', display:{Lore:['[{"text": "arXiv:1605.03771", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Fault Tolerance Improved Majority Voter for TMR System Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\nK Prasad\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1605.03771\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nWSEAS Transactions on Circuits and Systems, vol. 15, Article #14,\\n  pp. 108-122, 2016\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 8 Nov 2017 06:51:57 GMT)\\u00a7r"}']}
{title:'Andri et al. (§72017§r)', author: 'Renzo Andri; Lukas Cavigelli; Davide Rossi; Luca Benini', display:{Lore:['[{"text": "arXiv:1606.05487", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lYodaNN: An Architecture for Ultra-Low Power Binary-Weight CNN Acceleration\\u00a7r\\n\\n\\u00a78\\u00a7oRenzo Andri\\nLukas Cavigelli\\nDavide Rossi\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1606.05487\\u00a7r\\n\\nVersion:\\u00a77v4 (Fri, 24 Feb 2017 08:46:12 GMT)\\u00a7r"}']}
{title:'Balasubramanian (§72017§r)', author: 'P Balasubramanian', display:{Lore:['[{"text": "arXiv:1606.05621", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign of Synchronous Section-Carry Based Carry Lookahead Adders with Improved Figure of Merit\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1606.05621\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nWSEAS Transactions on Circuits and Systems, vol. 15, Article #18,\\n  pp. 155-164, 2016\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 8 Nov 2017 06:44:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: text overlapwith arXiv:1603.07961\\u00a7r"}']}
{title:'Jatala et al. (§72017§r)', author: 'Vishwesh Jatala; Jayvant Anantpur; Amey Karkare', display:{Lore:['[{"text": "arXiv:1607.03238", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lScratchpad Sharing in GPUs\\u00a7r\\n\\n\\u00a78\\u00a7oVishwesh Jatala\\nJayvant Anantpur\\nAmey Karkare\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1607.03238\\u00a7r\\n\\nVersion:\\u00a77v5 (Sun, 12 Feb 2017 06:50:55 GMT)\\u00a7r"}']}
{title:'Balasubramanian (§72017§r)', author: 'P Balasubramanian', display:{Lore:['[{"text": "arXiv:1608.07036", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSystem Reliability, Fault Tolerance and Design Metrics Tradeoffs in the Distributed Minority and Majority Voting Based Redundancy Scheme\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1608.07036\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nWSEAS Transactions on Systems, vol. 15, Article #7, pp. 59-62,\\n  2016\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 8 Nov 2017 05:06:03 GMT)\\u00a7r"}']}
{title:'Trippel et al. (§72017§r)', author: 'Caroline Trippel; Yatin A. Manerkar; Daniel Lustig; Michael Pellauer; Margaret Martonosi', display:{Lore:['[{"text": "arXiv:1608.07547", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTriCheck: Memory Model Verification at the Trisection of Software, Hardware, and ISA\\u00a7r\\n\\n\\u00a78\\u00a7oCaroline Trippel\\nYatin A. Manerkar\\nDaniel Lustig\\nMichael Pellauer\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1608.07547\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3037697.3037719\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 8 Feb 2017 17:45:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oProceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems\\u00a7r"}']}
{title:'Mirzaee et al. (§72017§r)', author: 'Reza Faghih Mirzaee; Niloofar Farahani', display:{Lore:['[{"text": "arXiv:1609.03897", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign of a Ternary Edge-Triggered D Flip-Flap-Flop for Multiple-Valued Sequential Logic\\u00a7r\\n\\n\\u00a78\\u00a7oReza Faghih Mirzaee\\nNiloofar Farahani\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1609.03897\\u00a7r\\n\\nVersion:\\u00a77v3 (Fri, 10 Mar 2017 16:15:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 Pages, 7 Figures, 5 Tables\\u00a7r"}']}
{title:'Choe et al. (§72017§r)', author: 'Hyeokjun Choe; Seil Lee; Hyunha Nam; Seongsik Park; Seijoon Kim; Eui-Young Chung; Sungroh Yoon', display:{Lore:['[{"text": "arXiv:1610.02273", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNear-Data Processing for Differentiable Machine Learning Models\\u00a7r\\n\\n\\u00a78\\u00a7oHyeokjun Choe\\nSeil Lee\\nHyunha Nam\\n+ 3 others\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1610.02273\\u00a7r\\n\\nVersion:\\u00a77v3 (Fri, 28 Apr 2017 03:57:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 7 figures\\u00a7r"}']}
{title:'Condo et al. (§72017§r)', author: 'Carlo Condo; Pascal Giard; François Leduc-Primeau; Gabi Sarkis; Warren J. Gross', display:{Lore:['[{"text": "arXiv:1610.06050", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.IT\\u00a7r, \\u00a72math.IT\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA 9.52 dB NCG FEC scheme and 164 bits/cycle low-complexity product decoder architecture\\u00a7r\\n\\n\\u00a78\\u00a7oCarlo Condo\\nPascal Giard\\nFran\\u00e7ois Leduc-Primeau\\nGabi Sarkis\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1610.06050\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCSI.2017.2745902\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 5 Apr 2017 16:56:03 GMT)\\u00a7r"}']}
{title:'Merchant et al. (§72017§r)', author: 'Farhad Merchant; Anupam Chattopadhyay; Soumyendu Raha; S K Nandy; Ranjani Narayan', display:{Lore:['[{"text": "arXiv:1610.08705", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating BLAS and LAPACK via Efficient Floating Point Architecture Design\\u00a7r\\n\\n\\u00a78\\u00a7oFarhad Merchant\\nAnupam Chattopadhyay\\nSoumyendu Raha\\nS K Nandy\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1610.08705\\u00a7r\\n\\nVersion:\\u00a77v3 (Mon, 13 Nov 2017 17:30:38 GMT)\\u00a7r"}']}
{title:'Lee et al. (§72017§r)', author: 'Donghyuk Lee; Samira Khan; Lavanya Subramanian; Saugata Ghose; Rachata Ausavarungnirun; Gennady Pekhimenko; Vivek Seshadri; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1610.09604", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUnderstanding and Exploiting Design-Induced Latency Variation in Modern DRAM Chips\\u00a7r\\n\\n\\u00a78\\u00a7oDonghyuk Lee\\nSamira Khan\\nLavanya Subramanian\\n+ 4 others\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1610.09604\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 15 May 2017 20:37:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper is a two column version of the paper, D.Lee et al., \\"Design-Induced Latency Variation in Modern DRAM Chips: Characterization, Analysis, and Latency Reduction Mechanisms\\", SIGMETRICS 2017\\u00a7r"}']}
{title:'Haider et al. (§72017§r)', author: 'Syed Kamran Haider; Marten van Dijk', display:{Lore:['[{"text": "arXiv:1611.01571", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFlat ORAM: A Simplified Write-Only Oblivious RAM Construction for Secure Processors\\u00a7r\\n\\n\\u00a78\\u00a7oSyed Kamran Haider\\nMarten van Dijk\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1611.01571\\u00a7r\\n\\nVersion:\\u00a77v4 (Sun, 10 Sep 2017 09:22:02 GMT)\\u00a7r"}']}
{title:'Che et al. (§72017§r)', author: 'Tiben Che; Gwan Choi', display:{Lore:['[{"text": "arXiv:1611.09452", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Efficient Partial Sums Generator for Constituent Code based Successive Cancellation Decoding of Polar Codes\\u00a7r\\n\\n\\u00a78\\u00a7oTiben Che\\nGwan Choi\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1611.09452\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 7 Mar 2017 04:16:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7osubmitted to TCAS II\\u00a7r"}']}
{title:'Picorel et al. (§72017§r)', author: 'Javier Picorel; Djordje Jevdjic; Babak Falsafi', display:{Lore:['[{"text": "arXiv:1612.00445", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNear-Memory Address Translation\\u00a7r\\n\\n\\u00a78\\u00a7oJavier Picorel\\nDjordje Jevdjic\\nBabak Falsafi\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1612.00445\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 21 Aug 2017 20:09:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages, 9 figures\\u00a7r"}']}
{title:'Conti et al. (§72017§r)', author: 'Francesco Conti; Robert Schilling; Pasquale Davide Schiavone; Antonio Pullini; Davide Rossi; Frank Kagan Gürkaynak; Michael Muehlberghuber; Michael Gautschi; Igor Loi; Germain Haugou; Stefan Mangard; Luca Benini', display:{Lore:['[{"text": "arXiv:1612.05974", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn IoT Endpoint System-on-Chip for Secure and Energy-Efficient Near-Sensor Analytics\\u00a7r\\n\\n\\u00a78\\u00a7oFrancesco Conti\\nRobert Schilling\\nPasquale Davide Schiavone\\n+ 8 others\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1612.05974\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCSI.2017.2698019\\u00a7r\\n\\nVersion:\\u00a77v3 (Sun, 23 Apr 2017 17:39:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages, 12 figures, accepted for publication to the IEEE Transactions on Circuits and Systems - I: Regular Papers\\u00a7r"}']}
{title:'Rao et al. (§72017§r)', author: 'Nanditha P. Rao; Madhav P. Desai', display:{Lore:['[{"text": "arXiv:1612.08239", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNeutron induced strike: On the likelihood of multiple bit-flips in logic circuits\\u00a7r\\n\\n\\u00a78\\u00a7oNanditha P. Rao\\nMadhav P. Desai\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1612.08239\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 15 Jun 2017 04:42:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages\\u00a7r"}']}
{title:'Prisagjanec et al. (§72017§r)', author: 'Milcho Prisagjanec; Pece Mitrevski', display:{Lore:['[{"text": "arXiv:1701.01630", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReducing Competitive Cache Misses in Modern Processor Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oMilcho Prisagjanec\\nPece Mitrevski\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1701.01630\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.5121/ijcsit.2016.8605\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Computer Science & Information Technology\\n  (IJCSIT), Vol 8, No 6, pp. 49-57, December 2016\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 6 Jan 2017 13:32:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 8 figures, 1 table\\u00a7r"}']}
{title:'Parasar et al. (§72017§r)', author: 'Mayank Parasar; Abhishek Bhattacharjee; Tushar Krishna', display:{Lore:['[{"text": "arXiv:1701.03499", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVESPA: VIPT Enhancements for Superpage Accesses\\u00a7r\\n\\n\\u00a78\\u00a7oMayank Parasar\\nAbhishek Bhattacharjee\\nTushar Krishna\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1701.03499\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 14 Feb 2017 07:58:57 GMT)\\u00a7r"}']}
{title:'Turakhia et al. (§72017§r)', author: 'Yatish Turakhia; Subhasis Das; Tor M. Aamodt; William J. Dally', display:{Lore:['[{"text": "arXiv:1701.03878", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHoLiSwap: Reducing Wire Energy in L1 Caches\\u00a7r\\n\\n\\u00a78\\u00a7oYatish Turakhia\\nSubhasis Das\\nTor M. Aamodt\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1701.03878\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 14 Jan 2017 04:03:50 GMT)\\u00a7r"}']}
{title:'Ausin et al. (§72017§r)', author: 'Daniel Sanz Ausin; Fabian Goerge', display:{Lore:['[{"text": "arXiv:1701.06382", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign of an Audio Interface for Patmos\\u00a7r\\n\\n\\u00a78\\u00a7oDaniel Sanz Ausin\\nFabian Goerge\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1701.06382\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 23 Jan 2017 13:40:16 GMT)\\u00a7r"}']}
{title:'Azarkhish et al. (§72017§r)', author: 'Erfan Azarkhish; Davide Rossi; Igor Loi; Luca Benini', display:{Lore:['[{"text": "arXiv:1701.06420", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNeurostream: Scalable and Energy Efficient Deep Learning with Smart Memory Cubes\\u00a7r\\n\\n\\u00a78\\u00a7oErfan Azarkhish\\nDavide Rossi\\nIgor Loi\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1701.06420\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TPDS.2017.2752706\\u00a7r\\n\\nVersion:\\u00a77v3 (Sun, 24 Sep 2017 17:47:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 13 figures, submitted to IEEE TPDS Journal\\u00a7r"}']}
{title:'Zhang (§72017§r)', author: 'Rhonda P. Zhang', display:{Lore:['[{"text": "arXiv:1701.06741", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVariability-Aware Design for Energy Efficient Computational Artificial Intelligence Platform\\u00a7r\\n\\n\\u00a78\\u00a7oRhonda P. Zhang\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1701.06741\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 15 Feb 2017 02:56:11 GMT)\\u00a7r"}']}
{title:'Yan et al. (§72017§r)', author: 'Zi Yan; Guilherme Cox; Jan Vesely; Abhishek Bhattacharjee', display:{Lore:['[{"text": "arXiv:1701.07517", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware Translation Coherence for Virtualized Systems\\u00a7r\\n\\n\\u00a78\\u00a7oZi Yan\\nGuilherme Cox\\nJan Vesely\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1701.07517\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 15 Feb 2017 16:36:28 GMT)\\u00a7r"}']}
{title:'Nafkha et al. (§72017§r)', author: 'Amor Nafkha; Yves Louet', display:{Lore:['[{"text": "arXiv:1701.08849", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccurate Measurement of Power Consumption Overhead During FPGA Dynamic Partial Reconfiguration\\u00a7r\\n\\n\\u00a78\\u00a7oAmor Nafkha\\nYves Louet\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1701.08849\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 30 Jan 2017 22:09:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 6 figures, 2016 International Symposium on Wireless Communication Systems (ISWCS): Special sessions - Low Power Design Techniques for Embedded Systems\\u00a7r"}']}
{title:'Li et al. (§72017§r)', author: 'Yilei F. Li; Li Du', display:{Lore:['[{"text": "arXiv:1701.08877", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7l1.5 bit-per-stage 8-bit Pipelined CMOS A/D Converter for Neuromophic Vision Processor\\u00a7r\\n\\n\\u00a78\\u00a7oYilei F. Li\\nLi Du\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1701.08877\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 15 Feb 2017 02:56:28 GMT)\\u00a7r"}']}
{title:'Guo et al. (§72017§r)', author: 'Chengkai Guo; Jason Y. Du', display:{Lore:['[{"text": "arXiv:1702.00483", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA-based real-time 105-channel data acquisition platform for imaging system\\u00a7r\\n\\n\\u00a78\\u00a7oChengkai Guo\\nJason Y. Du\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1702.00483\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 8 Feb 2017 18:13:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been withdrawn by the author due to a crucial sign error in figure 1\\u00a7r"}']}
{title:'Giard et al. (§72017§r)', author: 'Pascal Giard; Alexios Balatsoukas-Stimming; Thomas Christoph Müller; Andreas Burg; Claude Thibeault; Warren J. Gross', display:{Lore:['[{"text": "arXiv:1702.00938", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Multi-Gbps Unrolled Hardware List Decoder for a Systematic Polar Code\\u00a7r\\n\\n\\u00a78\\u00a7oPascal Giard\\nAlexios Balatsoukas-Stimming\\nThomas Christoph M\\u00fcller\\n+ 2 others\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1702.00938\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ACSSC.2016.7869561\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 3 Feb 2017 08:48:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 3 figures, appeared at the Asilomar Conference on Signals, Systems, andComputers 2016\\u00a7r"}']}
{title:'Kadayinti et al. (§72017§r)', author: 'Naveen Kadayinti; Dinesh Sharma', display:{Lore:['[{"text": "arXiv:1702.01067", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSense Amplifier Comparator with Offset Correction for Decision Feedback Equalization based Receivers\\u00a7r\\n\\n\\u00a78\\u00a7oNaveen Kadayinti\\nDinesh Sharma\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1702.01067\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 3 Feb 2017 16:06:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages, 11 figures\\u00a7r"}']}
{title:'Tang et al. (§72017§r)', author: 'Jie Tang; Shaoshan Liu; Jean-Luc Gaudiot', display:{Lore:['[{"text": "arXiv:1702.01295", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEmbedded Systems Architecture for SLAM Applications\\u00a7r\\n\\n\\u00a78\\u00a7oJie Tang\\nShaoshan Liu\\nJean-Luc Gaudiot\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1702.01295\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 4 Feb 2017 14:37:38 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 7 figures\\u00a7r"}']}
{title:'Liu et al. (§72017§r)', author: 'Shaoshan Liu; Jie Tang; Zhe Zhang; Jean-Luc Gaudiot', display:{Lore:['[{"text": "arXiv:1702.01894", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.RO\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCAAD: Computer Architecture for Autonomous Driving\\u00a7r\\n\\n\\u00a78\\u00a7oShaoshan Liu\\nJie Tang\\nZhe Zhang\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1702.01894\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 7 Feb 2017 06:55:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 4 figures, accepted by IEEE Computer Magazine\\u00a7r"}']}
{title:'Ren et al. (§72017§r)', author: 'Pengju Ren; Michel A. Kinsy; Mengjiao Zhu; Shreeya Khadka; Mihailo Isakov; Aniruddh Ramrakhyani; Tushar Krishna; Nanning Zheng', display:{Lore:['[{"text": "arXiv:1702.02313", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFASHION: Fault-Aware Self-Healing Intelligent On-chip Network\\u00a7r\\n\\n\\u00a78\\u00a7oPengju Ren\\nMichel A. Kinsy\\nMengjiao Zhu\\n+ 4 others\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1702.02313\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 8 Feb 2017 07:45:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 12 figures\\u00a7r"}']}
{title:'Wang et al. (§72017§r)', author: 'Shihao Wang; Dajiang Zhou; Xushen Han; Takeshi Yoshimura', display:{Lore:['[{"text": "arXiv:1703.01457", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lChain-NN: An Energy-Efficient 1D Chain Architecture for Accelerating Deep Convolutional Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oShihao Wang\\nDajiang Zhou\\nXushen Han\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1703.01457\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 4 Mar 2017 14:14:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oDATE 2017\\u00a7r"}']}
{title:'Ghanaatian et al. (§72017§r)', author: 'Reza Ghanaatian; Alexios Balatsoukas-Stimming; Christoph Muller; Michael Meidlinger; Gerald Matz; Adam Teman; Andreas Burg', display:{Lore:['[{"text": "arXiv:1703.05769", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.IT\\u00a7r, \\u00a72math.IT\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA 588 Gbps LDPC Decoder Based on Finite-Alphabet Message Passing\\u00a7r\\n\\n\\u00a78\\u00a7oReza Ghanaatian\\nAlexios Balatsoukas-Stimming\\nChristoph Muller\\n+ 3 others\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1703.05769\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TVLSI.2017.2766925\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 30 Dec 2017 20:34:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished in IEEETransactions on Very Large Scale Integration (TVLSI) Systems, Nov. 2017\\u00a7r"}']}
{title:'Wang et al. (§72017§r)', author: 'Wei-Che Wang; Zhuoqi Li; Joseph Skudlarek; Mario Larouche; Michael Chen; Puneet Gupta', display:{Lore:['[{"text": "arXiv:1703.10725", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUNBIAS PUF: A Physical Implementation Bias Agnostic Strong PUF\\u00a7r\\n\\n\\u00a78\\u00a7oWei-Che Wang\\nZhuoqi Li\\nJoseph Skudlarek\\n+ 2 others\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1703.10725\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 31 Mar 2017 01:24:52 GMT)\\u00a7r"}']}
{title:'Yu et al. (§72017§r)', author: 'Xiangyao Yu; Christopher J. Hughes; Nadathur Satish; Onur Mutlu; Srinivas Devadas', display:{Lore:['[{"text": "arXiv:1704.02677", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBanshee: Bandwidth-Efficient DRAM Caching Via Software/Hardware Cooperation\\u00a7r\\n\\n\\u00a78\\u00a7oXiangyao Yu\\nChristopher J. Hughes\\nNadathur Satish\\nOnur Mutlu\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1704.02677\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 10 Apr 2017 00:44:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages\\u00a7r"}']}
{title:'Woo et al. (§72017§r)', author: 'Yeong-Jae Woo; Sang Lyul Min', display:{Lore:['[{"text": "arXiv:1704.03168", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFMMU: A Hardware-Automated Flash Map Management Unit for Scalable Performance of NAND Flash-Based SSDs\\u00a7r\\n\\n\\u00a78\\u00a7oYeong-Jae Woo\\nSang Lyul Min\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1704.03168\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 11 Apr 2017 06:46:51 GMT)\\u00a7r"}']}
{title:'Nair (§72017§r)', author: 'Prashant J. Nair', display:{Lore:['[{"text": "arXiv:1704.03991", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArchitectural Techniques to Enable Reliable and Scalable Memory Systems\\u00a7r\\n\\n\\u00a78\\u00a7oPrashant J. Nair\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1704.03991\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 13 Apr 2017 04:38:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPhD thesis, Georgia Institute of Technology(May 2017)\\u00a7r"}']}
{title:'Jouppi et al. (§72017§r)', author: 'Norman P. Jouppi; Cliff Young; Nishant Patil; David Patterson; Gaurav Agrawal; Raminder Bajwa; Sarah Bates; Suresh Bhatia; Nan Boden; Al Borchers; Rick Boyle; Pierre-luc Cantin; Clifford Chao; Chris Clark; Jeremy Coriell; Mike Daley; Matt Dau; Jeffrey Dean; Ben Gelb; Tara Vazir Ghaemmaghami; Rajendra Gottipati; William Gulland; Robert Hagmann; C. Richard Ho; Doug Hogberg; John Hu; Robert Hundt; Dan Hurt; Julian Ibarz; Aaron Jaffey; Alek Jaworski; Alexander Kaplan; Harshit Khaitan; Andy Koch; Naveen Kumar; Steve Lacy; James Laudon; James Law; Diemthu Le; Chris Leary; Zhuyuan Liu; Kyle Lucke; Alan Lundin; Gordon MacKean; Adriana Maggiore; Maire Mahony; Kieran Miller; Rahul Nagarajan; Ravi Narayanaswami; Ray Ni; Kathy Nix; Thomas Norrie; Mark Omernick; Narayana Penukonda; Andy Phelps; Jonathan Ross; Matt Ross; Amir Salek; Emad Samadiani; Chris Severn; Gregory Sizikov; Matthew Snelham; Jed Souter; Dan Steinberg; Andy Swing; Mercedes Tan; Gregory Thorson; Bo Tian; Horia Toma; Erick Tuttle; Vijay Vasudevan; Richard Walter; Walter Wang; Eric Wilcox; Doe Hyun Yoon', display:{Lore:['[{"text": "arXiv:1704.04760", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIn-Datacenter Performance Analysis of a Tensor Processing Unit\\u00a7r\\n\\n\\u00a78\\u00a7oNorman P. Jouppi\\nCliff Young\\nNishant Patil\\n+ 71 others\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1704.04760\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 16 Apr 2017 12:07:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o17 pages, 11 figures, 8 tables. To appear at the44th International Symposium on Computer Architecture (ISCA), Toronto, Canada, June 24-28, 2017\\u00a7r"}']}
{title:'Jadidi et al. (§72017§r)', author: 'Amin Jadidi; Mohammad Arjomand; Mahmut T. Kandemir; Chita R. Das', display:{Lore:['[{"text": "arXiv:1704.05044", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Study on Performance and Power Efficiency of Dense Non-Volatile Caches in Multi-Core Systems\\u00a7r\\n\\n\\u00a78\\u00a7oAmin Jadidi\\nMohammad Arjomand\\nMahmut T. Kandemir\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1704.05044\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3078505.3078547\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 17 Apr 2017 17:41:17 GMT)\\u00a7r"}']}
{title:'Choi et al. (§72017§r)', author: 'Wonil Choi; Mohammad Arjomand; Myoungsoo Jung; Mahmut Kandemir', display:{Lore:['[{"text": "arXiv:1704.05138", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploiting Data Longevity for Enhancing the Lifetime of Flash-based Storage Class Memory\\u00a7r\\n\\n\\u00a78\\u00a7oWonil Choi\\nMohammad Arjomand\\nMyoungsoo Jung\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1704.05138\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 17 Apr 2017 22:01:00 GMT)\\u00a7r"}']}
{title:'Balasubramanian et al. (§72017§r)', author: 'P Balasubramanian; K Prasad', display:{Lore:['[{"text": "arXiv:1704.07619", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAsynchronous Early Output Dual-Bit Full Adders Based on Homogeneous and Heterogeneous Delay-Insensitive Data Encoding\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\nK Prasad\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1704.07619\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nWSEAS Transactions on Circuits and Systems, vol. 16, Article #8,\\n  pp. 64-73, 2017\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 25 Apr 2017 10:30:20 GMT)\\u00a7r"}']}
{title:'Naik et al. (§72017§r)', author: 'Naveen S Naik; Kiran A Gupta', display:{Lore:['[{"text": "arXiv:1704.08526", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Efficient Reconfigurable FIR Digital Filter Using Modified Distribute Arithmetic Technique\\u00a7r\\n\\n\\u00a78\\u00a7oNaveen S Naik\\nKiran A Gupta\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1704.08526\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 27 Apr 2017 12:07:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages,4 figures, journal 2015\\u00a7r"}']}
{title:'Karani et al. (§72017§r)', author: 'Riyansh K. Karani; Akash K. Rana; Dhruv H. Reshamwala; Kishore Saldanha', display:{Lore:['[{"text": "arXiv:1705.00218", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA floating point division unit based on Taylor-Series expansion algorithm and Iterative Logarithmic Multiplier\\u00a7r\\n\\n\\u00a78\\u00a7oRiyansh K. Karani\\nAkash K. Rana\\nDhruv H. Reshamwala\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.00218\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 29 Apr 2017 17:58:28 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oNeCoM,CSITEC - 2016\\u00a7r"}']}
{title:'Kulkarni et al. (§72017§r)', author: 'Amit Kulkarni; Dirk Stroobandt; Andre Werner; Florian Fricke; Michael Huebner', display:{Lore:['[{"text": "arXiv:1705.01738", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPixie: A heterogeneous Virtual Coarse-Grained Reconfigurable Array for high performance image processing applications\\u00a7r\\n\\n\\u00a78\\u00a7oAmit Kulkarni\\nDirk Stroobandt\\nAndre Werner\\nFlorian Fricke\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.01738\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 4 May 2017 08:35:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at 3rd International Workshop on Overlay Architectures for FPGAs (OLAF 2017) arXiv:1704.08802\\u00a7r"}']}
{title:'Li et al. (§72017§r)', author: 'Bing Li; Christoph Knoth; Walter Schneider; Manuel Schmidt; Ulf Schlichtmann', display:{Lore:['[{"text": "arXiv:1705.02610", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lStatic Timing Model Extraction for Combinational Circuits\\u00a7r\\n\\n\\u00a78\\u00a7oBing Li\\nChristoph Knoth\\nWalter Schneider\\nManuel Schmidt\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.02610\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1007/978-3-540-95948-9_16\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 7 May 2017 12:49:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oInternational Workshop on Power andTiming Modeling, Optimization and Simulation (PATMOS), 2008\\u00a7r"}']}
{title:'Jain et al. (§72017§r)', author: 'Abhishek Kumar Jain; Douglas L. Maskell; Suhaib A. Fahmy', display:{Lore:['[{"text": "arXiv:1705.02730", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lResource-Aware Just-in-Time OpenCL Compiler for Coarse-Grained FPGA Overlays\\u00a7r\\n\\n\\u00a78\\u00a7oAbhishek Kumar Jain\\nDouglas L. Maskell\\nSuhaib A. Fahmy\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.02730\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 8 May 2017 02:59:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at 3rd International Workshop on Overlay Architectures for FPGAs (OLAF 2017) arXiv:1704.08802\\u00a7r"}']}
{title:'Wilson et al. (§72017§r)', author: 'David Wilson; Greg Stitt', display:{Lore:['[{"text": "arXiv:1705.02732", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Scalable, Low-Overhead Finite-State Machine Overlay for Rapid FPGA Application Development\\u00a7r\\n\\n\\u00a78\\u00a7oDavid Wilson\\nGreg Stitt\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.02732\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 8 May 2017 03:08:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at 3rd International Workshop on Overlay Architectures for FPGAs (OLAF 2017) arXiv:1704.08802\\u00a7r"}']}
{title:'Siddhartha et al. (§72017§r)', author: 'Siddhartha; Nachiket Kapre', display:{Lore:['[{"text": "arXiv:1705.02734", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOut-of-Order Dataflow Scheduling for FPGA Overlays\\u00a7r\\n\\n\\u00a78\\u00a7oSiddhartha\\nNachiket Kapre\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.02734\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 8 May 2017 03:18:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at 3rd International Workshop on Overlay Architectures for FPGAs (OLAF 2017) arXiv:1704.08802\\u00a7r"}']}
{title:'Lu et al. (§72017§r)', author: 'Youyou Lu; Jiwu Shu; Long Sun; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1705.03623", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImproving the Performance and Endurance of Persistent Memory with Loose-Ordering Consistency\\u00a7r\\n\\n\\u00a78\\u00a7oYouyou Lu\\nJiwu Shu\\nLong Sun\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.03623\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TPDS.2017.2701364\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 10 May 2017 06:47:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been accepted by IEEE Transactions on Parallel and DistributedSystems\\u00a7r"}']}
{title:'Jung et al. (§72017§r)', author: 'Myoungsoo Jung; Mahmut T. Kandemir', display:{Lore:['[{"text": "arXiv:1705.04627", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSprinkler: Maximizing Resource Utilization in Many-Chip Solid State Disks\\u00a7r\\n\\n\\u00a78\\u00a7oMyoungsoo Jung\\nMahmut T. Kandemir\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.04627\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/HPCA.2014.6835961\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 12 May 2017 15:34:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper is published at 20th IEEE InternationalSymposium On High Performance ComputerArchitecture\\u00a7r"}']}
{title:'Li et al. (§72017§r)', author: 'Bing Li; Ning Chen; Manuel Schmidt; Walter Schneider; Ulf Schlichtmann', display:{Lore:['[{"text": "arXiv:1705.04975", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn Hierarchical Statistical Static Timing Analysis\\u00a7r\\n\\n\\u00a78\\u00a7oBing Li\\nNing Chen\\nManuel Schmidt\\nWalter Schneider\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.04975\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/DATE.2009.5090869\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 14 May 2017 15:29:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oDesign, Automation and Test in Europe (DATE) 2009\\u00a7r"}']}
{title:'Li et al. (§72017§r)', author: 'Bing Li; Ning Chen; Ulf Schlichtmann', display:{Lore:['[{"text": "arXiv:1705.04976", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTiming Model Extraction for Sequential Circuits Considering Process Variations\\u00a7r\\n\\n\\u00a78\\u00a7oBing Li\\nNing Chen\\nUlf Schlichtmann\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.04976\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/1687399.1687463\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 14 May 2017 15:32:57 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2009\\u00a7r"}']}
{title:'Li et al. (§72017§r)', author: 'Bing Li; Ning Chen; Ulf Schlichtmann', display:{Lore:['[{"text": "arXiv:1705.04979", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFast Statistical Timing Analysis for Circuits with Post-Silicon Tunable Clock Buffers\\u00a7r\\n\\n\\u00a78\\u00a7oBing Li\\nNing Chen\\nUlf Schlichtmann\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.04979\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICCAD.2011.6105314\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 14 May 2017 15:39:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2011\\u00a7r"}']}
{title:'Li et al. (§72017§r)', author: 'Bing Li; Ning Chen; Yang Xu; Ulf Schlichtmann', display:{Lore:['[{"text": "arXiv:1705.04981", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn Timing Model Extraction and Hierarchical Statistical Timing Analysis\\u00a7r\\n\\n\\u00a78\\u00a7oBing Li\\nNing Chen\\nYang Xu\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.04981\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2012.2228305\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Computer-Aided Design of Integrated Circuits\\n  and Systems 32(3), 367-380, March 2013\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 14 May 2017 15:49:14 GMT)\\u00a7r"}']}
{title:'Tsun-Ming et al. (§72017§r)', author: 'Tsun-Ming; Tseng Bing Li; Tsung-Yi Ho; Ulf Schlichtmann', display:{Lore:['[{"text": "arXiv:1705.04982", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPost-Route Refinement for High-Frequency PCBs Considering Meander Segment Alleviation\\u00a7r\\n\\n\\u00a78\\u00a7oTsun-Ming\\nTseng Bing Li\\nTsung-Yi Ho\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.04982\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/2483028.2483123\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 14 May 2017 15:53:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oACM Great Lake Symposium on VLSI (GLSVLSI), 2013\\u00a7r"}']}
{title:'Tseng et al. (§72017§r)', author: 'Tsun-Ming Tseng; Bing Li; Tsung-Yi Ho; Ulf Schlichtmann', display:{Lore:['[{"text": "arXiv:1705.04983", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPost-Route Alleviation of Dense Meander Segments in High-Performance Printed Circuit Boards\\u00a7r\\n\\n\\u00a78\\u00a7oTsun-Ming Tseng\\nBing Li\\nTsung-Yi Ho\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.04983\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICCAD.2013.6691193\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 14 May 2017 15:56:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2013\\u00a7r"}']}
{title:'Tseng et al. (§72017§r)', author: 'Tsun-Ming Tseng; Bing Li; Tsung-Yi Ho; Ulf Schlichtmann', display:{Lore:['[{"text": "arXiv:1705.04984", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lILP-based Alleviation of Dense Meander Segments with Prioritized Shifting and Progressive Fixing in PCB Routing\\u00a7r\\n\\n\\u00a78\\u00a7oTsun-Ming Tseng\\nBing Li\\nTsung-Yi Ho\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.04984\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2015.2402657\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Computer-Aided Design of Integrated Circuits\\n  and Systems 34(6), 1000-1013, June 2015\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 14 May 2017 15:59:45 GMT)\\u00a7r"}']}
{title:'Li et al. (§72017§r)', author: 'Bing Li; Ulf Schlichtmann', display:{Lore:['[{"text": "arXiv:1705.04986", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lStatistical Timing Analysis and Criticality Computation for Circuits with Post-Silicon Clock Tuning Elements\\u00a7r\\n\\n\\u00a78\\u00a7oBing Li\\nUlf Schlichtmann\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.04986\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2015.2432143\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 14 May 2017 16:03:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, November 2015\\u00a7r"}']}
{title:'Zhang et al. (§72017§r)', author: 'Grace Li Zhang; Bing Li; Ulf Schlichtmann', display:{Lore:['[{"text": "arXiv:1705.04990", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSampling-based Buffer Insertion for Post-Silicon Yield Improvement under Process Variability\\u00a7r\\n\\n\\u00a78\\u00a7oGrace Li Zhang\\nBing Li\\nUlf Schlichtmann\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.04990\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.3850/9783981537079_0250\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 14 May 2017 16:09:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oDesign, Automation and Test in Europe (DATE), 2016\\u00a7r"}']}
{title:'Zhang et al. (§72017§r)', author: 'Grace Li Zhang; Bing Li; Ulf Schlichtmann', display:{Lore:['[{"text": "arXiv:1705.04992", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEffiTest: Efficient Delay Test and Statistical Prediction for Configuring Post-silicon Tunable Buffers\\u00a7r\\n\\n\\u00a78\\u00a7oGrace Li Zhang\\nBing Li\\nUlf Schlichtmann\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.04992\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/2897937.2898017\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 14 May 2017 16:17:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oACM/IEEE Design Automation Conference(DAC), June 2016\\u00a7r"}']}
{title:'Zhang et al. (§72017§r)', author: 'Grace Li Zhang; Bing Li; Ulf Schlichtmann', display:{Lore:['[{"text": "arXiv:1705.04993", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPieceTimer: A Holistic Timing Analysis Framework Considering Setup/Hold Time Interdependency Using A Piecewise Model\\u00a7r\\n\\n\\u00a78\\u00a7oGrace Li Zhang\\nBing Li\\nUlf Schlichtmann\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.04993\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/2966986.2967064\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 14 May 2017 16:21:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIEEE/ACM International Conference on Computer-Aided Design (ICCAD), November 2016\\u00a7r"}']}
{title:'Zhang et al. (§72017§r)', author: 'Li Zhang; Bing Li; Jinglan Liu; Yiyu Shi; Ulf Schlichtmann', display:{Lore:['[{"text": "arXiv:1705.04995", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign-Phase Buffer Allocation for Post-Silicon Clock Binning by Iterative Learning\\u00a7r\\n\\n\\u00a78\\u00a7oLi Zhang\\nBing Li\\nJinglan Liu\\nYiyu Shi\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.04995\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2017.2702632\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 14 May 2017 16:26:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017\\u00a7r"}']}
{title:'Jung et al. (§72017§r)', author: 'Myoungsoo Jung; Jie Zhang; Ahmed Abulila; Miryeong Kwon; Narges Shahidi; John Shalf; Nam Sung Kim; Mahmut Kandemir', display:{Lore:['[{"text": "arXiv:1705.06419", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSimpleSSD: Modeling Solid State Drives for Holistic System Simulation\\u00a7r\\n\\n\\u00a78\\u00a7oMyoungsoo Jung\\nJie Zhang\\nAhmed Abulila\\n+ 4 others\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.06419\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/LCA.2017.2750658\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 14 Sep 2017 14:28:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been accepted at IEEE Computer Architecture Letters (CAL)\\u00a7r"}']}
{title:'Yavits et al. (§72017§r)', author: 'Leonid Yavits; Amir Morad; Uri Weiser; Ran Ginosar', display:{Lore:['[{"text": "arXiv:1705.06923", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMultiAmdahl: Optimal Resource Allocation in Heterogeneous Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oLeonid Yavits\\nAmir Morad\\nUri Weiser\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.06923\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 19 May 2017 10:36:49 GMT)\\u00a7r"}']}
{title:'Yavits et al. (§72017§r)', author: 'Leonid Yavits; Amir Morad; Ran Ginosar', display:{Lore:['[{"text": "arXiv:1705.07280", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Effect of Temperature on Amdahl Law in 3D Multicore Era\\u00a7r\\n\\n\\u00a78\\u00a7oLeonid Yavits\\nAmir Morad\\nRan Ginosar\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.07280\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 20 May 2017 08:51:40 GMT)\\u00a7r"}']}
{title:'Yavits et al. (§72017§r)', author: 'Leonid Yavits; Amir Morad; Ran Ginosar', display:{Lore:['[{"text": "arXiv:1705.07281", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCache Hierarchy Optimization\\u00a7r\\n\\n\\u00a78\\u00a7oLeonid Yavits\\nAmir Morad\\nRan Ginosar\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.07281\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 20 May 2017 08:54:52 GMT)\\u00a7r"}']}
{title:'Cariow et al. (§72017§r)', author: 'Aleksandr Cariow; Galina Cariowa', display:{Lore:['[{"text": "arXiv:1705.07465", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSome Schemes for Implementation of Arithmetic Operations with Complex Numbers Using Squaring Units\\u00a7r\\n\\n\\u00a78\\u00a7oAleksandr Cariow\\nGalina Cariowa\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.07465\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 21 May 2017 15:56:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o3 pages. 3 figures, 2 tables\\u00a7r"}']}
{title:'Huan et al. (§72017§r)', author: 'Yuxiang Huan; Yifan Qin; Yantian You; Lirong Zheng; Zhuo Zou', display:{Lore:['[{"text": "arXiv:1705.08009", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Low-Power Accelerator for Deep Neural Networks with Enlarged Near-Zero Sparsity\\u00a7r\\n\\n\\u00a78\\u00a7oYuxiang Huan\\nYifan Qin\\nYantian You\\nLirong Zheng\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.08009\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 22 May 2017 21:28:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 6 figures\\u00a7r"}']}
{title:'Yavits et al. (§72017§r)', author: 'Leonid Yavits; Ran Ginosar', display:{Lore:['[{"text": "arXiv:1705.09937", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSparse Matrix Multiplication on CAM Based Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oLeonid Yavits\\nRan Ginosar\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.09937\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 28 May 2017 13:00:11 GMT)\\u00a7r"}']}
{title:'Chang et al. (§72017§r)', author: "Kevin K. Chang; Abdullah Giray Yağlıkçı; Saugata Ghose; Aditya Agrawal; Niladrish Chatterjee; Abhijith Kashyap; Donghyuk Lee; Mike O'Connor; Hasan Hassan; Onur Mutlu", display:{Lore:['[{"text": "arXiv:1705.10292", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUnderstanding Reduced-Voltage Operation in Modern DRAM Chips: Characterization, Analysis, and Mechanisms\\u00a7r\\n\\n\\u00a78\\u00a7oKevin K. Chang\\nAbdullah Giray Ya\\u011fl\\u0131k\\u00e7\\u0131\\nSaugata Ghose\\n+ 6 others\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1705.10292\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3084447\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 29 May 2017 17:12:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o25 pages, 25 figures, 7 tables, Proceedings of the ACM on Measurement and Analysis of Computing Systems (POMACS)\\u00a7r"}']}
{title:'Lee et al. (§72017§r)', author: 'Vincent T. Lee; Armin Alaghi; John P. Hayes; Visvesh Sathe; Luis Ceze', display:{Lore:['[{"text": "arXiv:1706.02344", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnergy-Efficient Hybrid Stochastic-Binary Neural Networks for Near-Sensor Computing\\u00a7r\\n\\n\\u00a78\\u00a7oVincent T. Lee\\nArmin Alaghi\\nJohn P. Hayes\\nVisvesh Sathe\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1706.02344\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 7 Jun 2017 19:07:38 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 3 figures, Design, Automata and Test in Europe (DATE) 2017\\u00a7r"}']}
{title:'Hadidi et al. (§72017§r)', author: 'Ramyad Hadidi; Bahar Asgari; Burhan Ahmad Mudassar; Saibal Mukhopadhyay; Sudhakar Yalamanchili; Hyesoon Kim', display:{Lore:['[{"text": "arXiv:1706.02725", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDemystifying the Characteristics of 3D-Stacked Memories: A Case Study for Hybrid Memory Cube\\u00a7r\\n\\n\\u00a78\\u00a7oRamyad Hadidi\\nBahar Asgari\\nBurhan Ahmad Mudassar\\n+ 2 others\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1706.02725\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/IISWC.2017.8167757\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProceedings of the 2017 IEEE International Symposium on Workload\\n  Characterization\\u00a7r\\n\\nVersion:\\u00a77v3 (Tue, 3 Oct 2017 16:39:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oEEE Catalog Number: CFP17236-USB ISBN 13: 978-1-5386-1232-3\\u00a7r"}']}
{title:'Boroumand et al. (§72017§r)', author: 'Amirali Boroumand; Saugata Ghose; Minesh Patel; Hasan Hassan; Brandon Lucia; Nastaran Hajinazar; Kevin Hsieh; Krishna T. Malladi; Hongzhong Zheng; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1706.03162", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLazyPIM: Efficient Support for Cache Coherence in Processing-in-Memory Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oAmirali Boroumand\\nSaugata Ghose\\nMinesh Patel\\n+ 6 others\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1706.03162\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 10 Jun 2017 00:52:10 GMT)\\u00a7r"}']}
{title:'Olsen (§72017§r)', author: 'Eric B. Olsen', display:{Lore:['[{"text": "arXiv:1706.03251", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lProposal for a High Precision Tensor Processing Unit\\u00a7r\\n\\n\\u00a78\\u00a7oEric B. Olsen\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1706.03251\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 10 Jun 2017 16:40:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o16 pages, 5 figures\\u00a7r"}']}
{title:'Mazumdar et al. (§72017§r)', author: 'Amrita Mazumdar; Thierry Moreau; Sung Kim; Meghan Cowan; Armin Alaghi; Luis Ceze; Mark Oskin; Visvesh Sathe', display:{Lore:['[{"text": "arXiv:1706.03864", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploring Computation-Communication Tradeoffs in Camera Systems\\u00a7r\\n\\n\\u00a78\\u00a7oAmrita Mazumdar\\nThierry Moreau\\nSung Kim\\n+ 4 others\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1706.03864\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2017 IEEE International Symposium on Workload Characterization\\n  (IISWC)\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 16 Oct 2017 21:32:05 GMT)\\u00a7r"}']}
{title:'Balasubramanian et al. (§72017§r)', author: 'P Balasubramanian; K Prasad', display:{Lore:['[{"text": "arXiv:1706.04487", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLatency Optimized Asynchronous Early Output Ripple Carry Adder based on Delay-Insensitive Dual-Rail Data Encoding\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\nK Prasad\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1706.04487\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Circuits, Systems and Signal Processing,\\n  vol. 11, pp. 65-74 (2017)\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 13 Jun 2017 17:47:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: text overlapwith arXiv:1704.07619\\u00a7r"}']}
{title:'Cai et al. (§72017§r)', author: 'Yu Cai; Saugata Ghose; Erich F. Haratsch; Yixin Luo; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1706.08642", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lError Characterization, Mitigation, and Recovery in Flash Memory Based Solid-State Drives\\u00a7r\\n\\n\\u00a78\\u00a7oYu Cai\\nSaugata Ghose\\nErich F. Haratsch\\nYixin Luo\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1706.08642\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProceedings of the IEEE 105 (2017) 1666 - 1704\\u00a7r\\n\\nVersion:\\u00a77v3 (Fri, 22 Sep 2017 12:49:41 GMT)\\u00a7r"}']}
{title:'Luo et al. (§72017§r)', author: 'Yixin Luo; Saugata Ghose; Tianshi Li; Sriram Govindan; Bikash Sharma; Bryan Kelly; Amirali Boroumand; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1706.08870", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUsing ECC DRAM to Adaptively Increase Memory Capacity\\u00a7r\\n\\n\\u00a78\\u00a7oYixin Luo\\nSaugata Ghose\\nTianshi Li\\n+ 4 others\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1706.08870\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 28 Jun 2017 05:31:13 GMT)\\u00a7r"}']}
{title:'Kinsy et al. (§72017§r)', author: 'Michel A. Kinsy; Rashmi S. Agrawal; Hien D. Nguyen', display:{Lore:['[{"text": "arXiv:1706.09953", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFast Processing of Large Graph Applications Using Asynchronous Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oMichel A. Kinsy\\nRashmi S. Agrawal\\nHien D. Nguyen\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1706.09953\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 29 Jun 2017 21:07:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oBoston Area Architecture 2017 Workshop (BARC17)\\u00a7r"}']}
{title:'Kamble et al. (§72017§r)', author: 'Tanaji U. Kamble; B. G. Patil; Rakhee S. Bhojakar', display:{Lore:['[{"text": "arXiv:1707.01697", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a72math.OC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPipelined Parallel FFT Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oTanaji U. Kamble\\nB. G. Patil\\nRakhee S. Bhojakar\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1707.01697\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 6 Jul 2017 09:11:24 GMT)\\u00a7r"}']}
{title:'Ramachandran et al. (§72017§r)', author: 'Aswin Ramachandran; Louis Johnson', display:{Lore:['[{"text": "arXiv:1707.04657", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVariable Instruction Fetch Rate to Reduce Control Dependent Penalties\\u00a7r\\n\\n\\u00a78\\u00a7oAswin Ramachandran\\nLouis Johnson\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1707.04657\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 14 Jul 2017 22:50:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 6 Figures, Disclosure: The work is a part of my PhD dissertation at OSU and not in anyway related toIntel\\u00a7r"}']}
{title:'HosseinKhani et al. (§72017§r)', author: 'Zohreh HosseinKhani; Mohsen Hajabdollahi; Nader Karimi; S. M. Reza Soroushmehr; Shahram Shirani; Shadrokh Samavi; Kayvan Najarian', display:{Lore:['[{"text": "arXiv:1707.05975", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a75physics.med-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReal-Time Impulse Noise Removal from MR Images for Radiosurgery Applications\\u00a7r\\n\\n\\u00a78\\u00a7oZohreh HosseinKhani\\nMohsen Hajabdollahi\\nNader Karimi\\n+ 3 others\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1707.05975\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 19 Jul 2017 08:35:28 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 13 figures, 2 tables\\u00a7r"}']}
{title:'Balasubramanian et al. (§72017§r)', author: 'P Balasubramanian; R T Naayagi', display:{Lore:['[{"text": "arXiv:1707.06909", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRedundant Logic Insertion and Fault Tolerance Improvement in Combinational Circuits\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\nR T Naayagi\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1707.06909\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 21 Jul 2017 14:17:07 GMT)\\u00a7r"}']}
{title:'Balasubramanian et al. (§72017§r)', author: 'P Balasubramanian; R T Naayagi', display:{Lore:['[{"text": "arXiv:1707.06913", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMathematical Estimation of Logical Masking Capability of Majority/Minority Gates Used in Nanoelectronic Circuits\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\nR T Naayagi\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1707.06913\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Conference on Circuits, System and Simulation, pp.\\n  18-23, London, UK (2017)\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 21 Jul 2017 14:22:36 GMT)\\u00a7r"}']}
{title:'Schmidt et al. (§72017§r)', author: 'Bernhard Schmidt; Daniel Ziener; Jürgen Teich; Christian Zöllner', display:{Lore:['[{"text": "arXiv:1707.08134", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOptimizing Scrubbing by Netlist Analysis for FPGA Configuration Bit Classification and Floorplanning\\u00a7r\\n\\n\\u00a78\\u00a7oBernhard Schmidt\\nDaniel Ziener\\nJ\\u00fcrgen Teich\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1707.08134\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1016/j.vlsi.2017.06.012\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIntegration, the VLSI Journal 59C (2017) pp. 98-108\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 25 Jul 2017 18:03:20 GMT)\\u00a7r"}']}
{title:'Kim et al. (§72017§r)', author: 'Yunsung Kim; Guilherme Cox; Martha A. Kim; Abhishek Bhattacharjee', display:{Lore:['[{"text": "arXiv:1707.09450", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAddress Translation Design Tradeoffs for Heterogeneous Systems\\u00a7r\\n\\n\\u00a78\\u00a7oYunsung Kim\\nGuilherme Cox\\nMartha A. Kim\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1707.09450\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 29 Jul 2017 02:12:36 GMT)\\u00a7r"}']}
{title:'Gokhale et al. (§72017§r)', author: 'Vinayak Gokhale; Aliasger Zaidy; Andre Xian Ming Chang; Eugenio Culurciello', display:{Lore:['[{"text": "arXiv:1708.02579", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSnowflake: A Model Agnostic Accelerator for Deep Convolutional Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oVinayak Gokhale\\nAliasger Zaidy\\nAndre Xian Ming Chang\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1708.02579\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 8 Aug 2017 17:49:44 GMT)\\u00a7r"}']}
{title:'Kallurkar et al. (§72017§r)', author: 'Prathmesh Kallurkar; Smruti R. Sarangi', display:{Lore:['[{"text": "arXiv:1708.03900", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSensitivity Analysis of Core Specialization Techniques\\u00a7r\\n\\n\\u00a78\\u00a7oPrathmesh Kallurkar\\nSmruti R. Sarangi\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1708.03900\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 13 Aug 2017 12:56:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 3 figures, 4 tables\\u00a7r"}']}
{title:'Moradi et al. (§72017§r)', author: 'Saber Moradi; Ning Qiao; Fabio Stefanini; Giacomo Indiveri', display:{Lore:['[{"text": "arXiv:1708.04198", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA scalable multi-core architecture with heterogeneous memory structures for Dynamic Neuromorphic Asynchronous Processors (DYNAPs)\\u00a7r\\n\\n\\u00a78\\u00a7oSaber Moradi\\nNing Qiao\\nFabio Stefanini\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1708.04198\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TBCAS.2017.2759700\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 16 Aug 2017 17:50:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o17 pages, 14 figures\\u00a7r"}']}
{title:'Ausavarungnirun et al. (§72017§r)', author: 'Rachata Ausavarungnirun; Christopher J. Rossbach; Vance Miller; Joshua Landgraf; Saugata Ghose; Jayneel Gnadhi; Adwait Jog; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1708.04911", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImproving Multi-Application Concurrency Support Within the GPU Memory System\\u00a7r\\n\\n\\u00a78\\u00a7oRachata Ausavarungnirun\\nChristopher J. Rossbach\\nVance Miller\\n+ 4 others\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1708.04911\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 16 Aug 2017 14:33:41 GMT)\\u00a7r"}']}
{title:'Yu et al. (§72017§r)', author: 'Cunxi Yu; Mihir Choudhury; Andrew Sullivan; Maciej Ciesielski', display:{Lore:['[{"text": "arXiv:1708.09597", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAdvanced Datapath Synthesis using Graph Isomorphism\\u00a7r\\n\\n\\u00a78\\u00a7oCunxi Yu\\nMihir Choudhury\\nAndrew Sullivan\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1708.09597\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 31 Aug 2017 07:34:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 8 figures. To appear in 2017 IEEE/ACM InternationalConference on Computer-Aided Design (ICCAD\'17)\\u00a7r"}']}
{title:'Giard et al. (§72017§r)', author: 'Pascal Giard; Alexios Balatsoukas-Stimming; Thomas Christoph Müller; Andrea Bonetti; Claude Thibeault; Warren J. Gross; Philippe Flatresse; Andreas Burg', display:{Lore:['[{"text": "arXiv:1708.09603", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.IT\\u00a7r, \\u00a72math.IT\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPolarBear: A 28-nm FD-SOI ASIC for Decoding of Polar Codes\\u00a7r\\n\\n\\u00a78\\u00a7oPascal Giard\\nAlexios Balatsoukas-Stimming\\nThomas Christoph M\\u00fcller\\n+ 4 others\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1708.09603\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/JETCAS.2017.2745704\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 1 Sep 2017 09:01:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 12 figures, 5 tables, to appear in IEEE Journal on Emerging and Selected Topics in Circuits and Systems\\u00a7r"}']}
{title:'Du et al. (§72017§r)', author: 'Yuan Du; Li Du; Yilei Li; Junjie Su; Mau-Chung Frank Chang', display:{Lore:['[{"text": "arXiv:1709.05116", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Streaming Accelerator for Deep Convolutional Neural Networks with Image and Feature Decomposition for Resource-limited System Applications\\u00a7r\\n\\n\\u00a78\\u00a7oYuan Du\\nLi Du\\nYilei Li\\nJunjie Su\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1709.05116\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 15 Sep 2017 09:03:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 8 figures\\u00a7r"}']}
{title:'Banerjee et al. (§72017§r)', author: 'Suchandra Banerjee; Anand Ratna; Suchismita Roy', display:{Lore:['[{"text": "arXiv:1709.07241", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSatisfiability Modulo Theory based Methodology for Floorplanning in VLSI Circuits\\u00a7r\\n\\n\\u00a78\\u00a7oSuchandra Banerjee\\nAnand Ratna\\nSuchismita Roy\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1709.07241\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 21 Sep 2017 10:03:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages,5 figures\\u00a7r"}']}
{title:'Shamim et al. (§72017§r)', author: 'Md Shahriar Shamim; M Meraj Ahmed; Naseef Mansoor; Amlan Ganguly', display:{Lore:['[{"text": "arXiv:1709.07529", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnergy-Efficient Wireless Interconnection Framework for Multichip Systems with In-package Memory Stacks\\u00a7r\\n\\n\\u00a78\\u00a7oMd Shahriar Shamim\\nM Meraj Ahmed\\nNaseef Mansoor\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1709.07529\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 21 Sep 2017 22:14:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in proceedings of the 30th IEEE International System-on-Chip (SoC) Conference, pp. 272-277, Munich, 2017\\u00a7r"}']}
{title:'Cheng et al. (§72017§r)', author: 'Eric Cheng; Shahrzad Mirkhani; Lukasz G. Szafaryn; Chen-Yong Cher; Hyungmin Cho; Kevin Skadron; Mircea R. Stan; Klas Lilja; Jacob A. Abraham; Pradip Bose; Subhasish Mitra', display:{Lore:['[{"text": "arXiv:1709.09921", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTolerating Soft Errors in Processor Cores Using CLEAR (Cross-Layer Exploration for Architecting Resilience)\\u00a7r\\n\\n\\u00a78\\u00a7oEric Cheng\\nShahrzad Mirkhani\\nLukasz G. Szafaryn\\n+ 7 others\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1709.09921\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2017.2752705\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 28 Sep 2017 12:38:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oUnedited versionof paper published in Transactions on Computer-Aided Design of Integrated Circuits and Systems\\u00a7r"}']}
{title:'Kim et al. (§72017§r)', author: 'Duckhwan Kim; Taesik Na; Sudhakar Yalamanchili; Saibal Mukhopadhyay', display:{Lore:['[{"text": "arXiv:1710.04347", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNeuroTrainer: An Intelligent Memory Module for Deep Learning Training\\u00a7r\\n\\n\\u00a78\\u00a7oDuckhwan Kim\\nTaesik Na\\nSudhakar Yalamanchili\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1710.04347\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 12 Oct 2017 02:56:37 GMT)\\u00a7r"}']}
{title:'Al-Dujaili et al. (§72017§r)', author: 'Abdullah Al-Dujaili; Suhaib A. Fahmy', display:{Lore:['[{"text": "arXiv:1710.05154", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHigh Throughput 2D Spatial Image Filters on FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oAbdullah Al-Dujaili\\nSuhaib A. Fahmy\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1710.05154\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 17 Oct 2017 15:08:39 GMT)\\u00a7r"}']}
{title:'Balasubramanian et al. (§72017§r)', author: 'P Balasubramanian; C Dang; D L Maskell; K Prasad', display:{Lore:['[{"text": "arXiv:1710.05470", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAsynchronous Early Output Section-Carry Based Carry Lookahead Adder with Alias Carry Logic\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\nC Dang\\nD L Maskell\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1710.05470\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nP. Balasubramanian, C. Dang, D.L. Maskell, K. Prasad,\\n  \\"Asynchronous Early Output Section-Carry Based Carry Lookahead Adder with\\n  Alias Carry Logic,\\" Proc. 30th International Conference on Microelectronics,\\n  pp. 293-298, 2017, Serbia\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 16 Oct 2017 02:33:49 GMT)\\u00a7r"}']}
{title:'Balasubramanian et al. (§72017§r)', author: 'P Balasubramanian; C Dang; D L Maskell; K Prasad', display:{Lore:['[{"text": "arXiv:1710.05474", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lApproximate Ripple Carry and Carry Lookahead Adders - A Comparative Analysis\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\nC Dang\\nD L Maskell\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1710.05474\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nP. Balasubramanian, C. Dang, D.L. Maskell, K. Prasad, \\"Approximate\\n  Ripple Carry and Carry Lookahead Adders - A Comparative Analysis,\\" Proc. 30th\\n  International Conference on Microelectronics, pp. 299-304, 2017, Serbia\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 16 Oct 2017 02:42:59 GMT)\\u00a7r"}']}
{title:'Nguyen et al. (§72017§r)', author: 'Marie Nguyen; James C. Hoe', display:{Lore:['[{"text": "arXiv:1710.08270", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAmorphous Dynamic Partial Reconfiguration with Flexible Boundaries to Remove Fragmentation\\u00a7r\\n\\n\\u00a78\\u00a7oMarie Nguyen\\nJames C. Hoe\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1710.08270\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 24 Oct 2017 21:15:48 GMT)\\u00a7r"}']}
{title:'Kim et al. (§72017§r)', author: 'Hyojong Kim; Ramyad Hadidi; Lifeng Nai; Hyesoon Kim; Nuwan Jayasena; Yasuko Eckert; Onur Kayiran; Gabriel H. Loh', display:{Lore:['[{"text": "arXiv:1710.09517", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCODA: Enabling Co-location of Computation and Data for Near-Data Processing\\u00a7r\\n\\n\\u00a78\\u00a7oHyojong Kim\\nRamyad Hadidi\\nLifeng Nai\\n+ 4 others\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1710.09517\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3232521\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nACM Transactions on Architecture and Code Optimization (TACO)\\n  Volume 15 Issue 3, October 2018 Article No. 32\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 26 Oct 2017 02:49:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 16 figures\\u00a7r"}']}
{title:'Edirisuriya et al. (§72017§r)', author: 'A. Edirisuriya; A. Madanayake; R. J. Cintra; V. S. Dimitrov', display:{Lore:['[{"text": "arXiv:1710.09975", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.MM\\u00a7r, \\u00a7cstat.ME\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Single-Channel Architecture for Algebraic Integer Based 8\\u00d78 2-D DCT Computation\\u00a7r\\n\\n\\u00a78\\u00a7oA. Edirisuriya\\nA. Madanayake\\nR. J. Cintra\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1710.09975\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCSVT.2013.2270397\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Circuits and Systems for Video Technology,\\n  volume 23, number 12, pages 2083-2089, Dec. 2013\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 27 Oct 2017 03:32:48 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 6 figures, 5 tables\\u00a7r"}']}
{title:'Kumar et al. (§72017§r)', author: 'Pranith Kumar; Prasun Gera; Hyojong Kim; Hyesoon Kim', display:{Lore:['[{"text": "arXiv:1710.10746", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLouvre: Lightweight Ordering Using Versioning for Release Consistency\\u00a7r\\n\\n\\u00a78\\u00a7oPranith Kumar\\nPrasun Gera\\nHyojong Kim\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1710.10746\\u00a7r\\n\\nVersion:\\u00a77v3 (Tue, 5 Dec 2017 20:12:55 GMT)\\u00a7r"}']}
{title:'Rajapaksha et al. (§72017§r)', author: 'N. Rajapaksha; A. Madanayake; R. J. Cintra; J. Adikari; V. S. Dimitrov', display:{Lore:['[{"text": "arXiv:1710.11200", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DS\\u00a7r, \\u00a7acs.MM\\u00a7r, \\u00a72math.NA\\u00a7r, \\u00a7cstat.ME\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVLSI Computational Architectures for the Arithmetic Cosine Transform\\u00a7r\\n\\n\\u00a78\\u00a7oN. Rajapaksha\\nA. Madanayake\\nR. J. Cintra\\nJ. Adikari\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1710.11200\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TC.2014.2366732\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Computers, vol. 64, no. 9, Sep 2015\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 30 Oct 2017 19:06:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 2 figures, 6 tables\\u00a7r"}']}
{title:'Benediktsson et al. (§72017§r)', author: 'Patrick Benediktsson; Jon A. Flandrin; Chen Zheng', display:{Lore:['[{"text": "arXiv:1711.00425", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNon Uniform On Chip Power Delivery Network Synthesis Methodology\\u00a7r\\n\\n\\u00a78\\u00a7oPatrick Benediktsson\\nJon A. Flandrin\\nChen Zheng\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1711.00425\\u00a7r\\n\\nVersion:\\u00a77v3 (Mon, 6 Nov 2017 23:00:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 5 figures, 3 tables\\u00a7r"}']}
{title:'Charre et al. (§72017§r)', author: 'Luis Charre; Bruno Gravano; Rémi Pôssas; Chen Zheng', display:{Lore:['[{"text": "arXiv:1711.01407", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTiming Aware Dummy Metal Fill Methodology\\u00a7r\\n\\n\\u00a78\\u00a7oLuis Charre\\nBruno Gravano\\nR\\u00e9mi P\\u00f4ssas\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1711.01407\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 7 Nov 2017 03:33:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o3 pages, 2 figures, 2 tables\\u00a7r"}']}
{title:'Gao et al. (§72017§r)', author: 'Wanling Gao; Lei Wang; Jianfeng Zhan; Chunjie Luo; Daoyi Zheng; Zhen Jia; Biwei Xie; Chen Zheng; Qiang Yang; Haibin Wang', display:{Lore:['[{"text": "arXiv:1711.03229", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Dwarf-based Scalable Big Data Benchmarking Methodology\\u00a7r\\n\\n\\u00a78\\u00a7oWanling Gao\\nLei Wang\\nJianfeng Zhan\\n+ 6 others\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1711.03229\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 9 Nov 2017 01:55:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages\\u00a7r"}']}
{title:'Kim et al. (§72017§r)', author: 'Anthony Kim; Sung Hyun Chen; Chen Zheng', display:{Lore:['[{"text": "arXiv:1711.04172", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDepth First Always On Routing Trace Algorithm\\u00a7r\\n\\n\\u00a78\\u00a7oAnthony Kim\\nSung Hyun Chen\\nChen Zheng\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1711.04172\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 11 Nov 2017 17:06:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 3 figures, 1 table\\u00a7r"}']}
{title:'da Silva et al. (§72017§r)', author: 'Jeferson Santiago da Silva; François-Raymond Boyer; J. M. Pierre Langlois', display:{Lore:['[{"text": "arXiv:1711.06613", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lP4-compatible High-level Synthesis of Low Latency 100 Gb/s Streaming Packet Parsers in FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oJeferson Santiago da Silva\\nFran\\u00e7ois-Raymond Boyer\\nJ. M. Pierre Langlois\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1711.06613\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3174243.3174270\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 17 Nov 2017 16:15:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication at the 26th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays February 25 - 27, 2018 Monterey Marriott Hotel, Monterey, California, 7 pages, 7 figures, 1 table\\u00a7r"}']}
{title:'Coppieters et al. (§72017§r)', author: 'Andrey M. Coppieters; Sheila de Oliveira; Felipe M. G. França; Maurício L. Pilla; Amarildo T. da Costa', display:{Lore:['[{"text": "arXiv:1711.06672", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDecanting the Contribution of Instruction Types and Loop Structures in the Reuse of Traces\\u00a7r\\n\\n\\u00a78\\u00a7oAndrey M. Coppieters\\nSheila de Oliveira\\nFelipe M. G. Fran\\u00e7a\\nMaur\\u00edcio L. Pilla\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1711.06672\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 17 Nov 2017 18:57:24 GMT)\\u00a7r"}']}
{title:'Mittal (§72017§r)', author: 'Sparsh Mittal', display:{Lore:['[{"text": "arXiv:1711.06790", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMitigating Read-disturbance Errors in STT-RAM Caches by Using Data Compression\\u00a7r\\n\\n\\u00a78\\u00a7oSparsh Mittal\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1711.06790\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 18 Nov 2017 01:43:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oBook Chapter\\u00a7r"}']}
{title:'Sadredini et al. (§72017§r)', author: 'Elaheh Sadredini; Mohammadreza Najafi; Mahmood Fathy; Zaialabedin Navabi', display:{Lore:['[{"text": "arXiv:1711.08458", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBILBO-friendly Hybrid BIST Architecture with Asymmetric Polynomial Reseeding\\u00a7r\\n\\n\\u00a78\\u00a7oElaheh Sadredini\\nMohammadreza Najafi\\nMahmood Fathy\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1711.08458\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nComputer Architecture and Digital Systems (CADS), 2012 16th CSI\\n  International Symposium on. IEEE, 2012\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 22 Nov 2017 03:53:34 GMT)\\u00a7r"}']}
{title:'Seyedzadeh et al. (§72017§r)', author: 'Seyed Mohammad Seyedzadeh; Alex K. Jones; Rami Melhem', display:{Lore:['[{"text": "arXiv:1711.08572", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling Fine-Grain Restricted Coset Coding Through Word-Level Compression for PCM\\u00a7r\\n\\n\\u00a78\\u00a7oSeyed Mohammad Seyedzadeh\\nAlex K. Jones\\nRami Melhem\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1711.08572\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 23 Nov 2017 04:32:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages\\u00a7r"}']}
{title:'Tagliavini et al. (§72017§r)', author: 'Giuseppe Tagliavini; Stefan Mach; Davide Rossi; Andrea Marongiu; Luca Benini', display:{Lore:['[{"text": "arXiv:1711.10374", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Transprecision Floating-Point Platform for Ultra-Low Power Computing\\u00a7r\\n\\n\\u00a78\\u00a7oGiuseppe Tagliavini\\nStefan Mach\\nDavide Rossi\\nAndrea Marongiu\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1711.10374\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 28 Nov 2017 16:14:43 GMT)\\u00a7r"}']}
{title:'Bohn et al. (§72017§r)', author: 'Tapio Bohn; Paul Salmi; Albert Milner', display:{Lore:['[{"text": "arXiv:1711.10435", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLP-Based Power Grid Enhancement Methodology\\u00a7r\\n\\n\\u00a78\\u00a7oTapio Bohn\\nPaul Salmi\\nAlbert Milner\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1711.10435\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 20 Nov 2017 16:33:31 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 3 figures, 1 table\\u00a7r"}']}
{title:'Bavandpour et al. (§72017§r)', author: 'Mohammad Bavandpour; Mohammad Reza Mahmoodi; Dmitri B. Strukov', display:{Lore:['[{"text": "arXiv:1711.10673", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnergy-Efficient Time-Domain Vector-by-Matrix Multiplier for Neurocomputing and Beyond\\u00a7r\\n\\n\\u00a78\\u00a7oMohammad Bavandpour\\nMohammad Reza Mahmoodi\\nDmitri B. Strukov\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1711.10673\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 29 Nov 2017 04:05:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 6 figures\\u00a7r"}']}
{title:'Wang et al. (§72017§r)', author: 'Haoyuan Wang; Zhiwei Luo', display:{Lore:['[{"text": "arXiv:1712.00905", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lData Cache Prefetching with Perceptron Learning\\u00a7r\\n\\n\\u00a78\\u00a7oHaoyuan Wang\\nZhiwei Luo\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1712.00905\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 4 Dec 2017 05:01:30 GMT)\\u00a7r"}']}
{title:'Glaser et al. (§72017§r)', author: 'Florian Glaser; Stefan Mach; Abbas Rahimi; Frank K. Gürkaynak; Qiuting Huang; Luca Benini', display:{Lore:['[{"text": "arXiv:1712.01021", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn 826 MOPS, 210 uW/MHz Unum ALU in 65 nm\\u00a7r\\n\\n\\u00a78\\u00a7oFlorian Glaser\\nStefan Mach\\nAbbas Rahimi\\n+ 2 others\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1712.01021\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 5 Dec 2017 01:45:29 GMT)\\u00a7r"}']}
{title:'Yu et al. (§72017§r)', author: 'Guanshun Yu; Tom Y. Cheng; Blayne Kettlewell; Harrison Liew; Mingoo Seok; Peter R. Kinget', display:{Lore:['[{"text": "arXiv:1712.03411", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA with Improved Routability and Robustness in 130nm CMOS with Open-Source CAD Targetability\\u00a7r\\n\\n\\u00a78\\u00a7oGuanshun Yu\\nTom Y. Cheng\\nBlayne Kettlewell\\n+ 2 others\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1712.03411\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 9 Dec 2017 16:46:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 11 figures, 1 table\\u00a7r"}']}
{title:'Nguyen et al. (§72017§r)', author: 'Xuan-Thuan Nguyen; Hong-Thu Nguyen; Cong-Kha Pham', display:{Lore:['[{"text": "arXiv:1712.03478", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Scalable High-Performance Priority Encoder Using 1D-Array to 2D-Array Conversion\\u00a7r\\n\\n\\u00a78\\u00a7oXuan-Thuan Nguyen\\nHong-Thu Nguyen\\nCong-Kha Pham\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1712.03478\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCSII.2017.2672865\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Circuits and Systems II: Express Briefs (\\n  Volume: 64, Issue: 9, Sept. 2017 )\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 10 Dec 2017 07:44:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages\\u00a7r"}']}
{title:'Huang (§72017§r)', author: 'Yanxiang Huang', display:{Lore:['[{"text": "arXiv:1712.03948", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCross-Layer Optimization for Power-Efficient and Robust Digital Circuits and Systems\\u00a7r\\n\\n\\u00a78\\u00a7oYanxiang Huang\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1712.03948\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nKU Leuven PhD thesis 2017\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 11 Dec 2017 18:54:49 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o190 pages\\u00a7r"}']}
{title:'Ardakani et al. (§72017§r)', author: 'Arash Ardakani; Carlo Condo; Warren J. Gross', display:{Lore:['[{"text": "arXiv:1712.03994", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMulti-Mode Inference Engine for Convolutional Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oArash Ardakani\\nCarlo Condo\\nWarren J. Gross\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1712.03994\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 11 Dec 2017 19:31:52 GMT)\\u00a7r"}']}
{title:'Abdelhamid et al. (§72017§r)', author: 'Mohamed Abdelhamid; Skanda Koppula', display:{Lore:['[{"text": "arXiv:1712.04614", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lApplying the Residue Number System to Network Inference\\u00a7r\\n\\n\\u00a78\\u00a7oMohamed Abdelhamid\\nSkanda Koppula\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1712.04614\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 13 Dec 2017 05:48:44 GMT)\\u00a7r"}']}
{title:'Wang et al. (§72017§r)', author: 'Chao Wang; Wenqi Lou; Lei Gong; Lihui Jin; Luchao Tan; Yahui Hu; Xi Li; Xuehai Zhou', display:{Lore:['[{"text": "arXiv:1712.04771", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReconfigurable Hardware Accelerators: Opportunities, Trends, and Challenges\\u00a7r\\n\\n\\u00a78\\u00a7oChao Wang\\nWenqi Lou\\nLei Gong\\n+ 4 others\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1712.04771\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 13 Dec 2017 14:01:19 GMT)\\u00a7r"}']}
{title:'Prajapati et al. (§72017§r)', author: 'Nirmal Prajapati; Sanjay Rajopadhye; Hristo Djidjev; Nandkishore Santhi; Tobias Grosser; Rumen Andonov', display:{Lore:['[{"text": "arXiv:1712.04892", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerator Codesign as Non-Linear Optimization\\u00a7r\\n\\n\\u00a78\\u00a7oNirmal Prajapati\\nSanjay Rajopadhye\\nHristo Djidjev\\n+ 2 others\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1712.04892\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 13 Dec 2017 18:00:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 4 figures, 2 tables\\u00a7r"}']}
{title:'Cheikh et al. (§72017§r)', author: 'Abdallah Cheikh; Gianmarco Cerutti; Antonio Mastrandrea; Francesco Menichelli; Mauro Olivieri', display:{Lore:['[{"text": "arXiv:1712.04902", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe microarchitecture of a multi-threaded RISC-V compliant processing core family for IoT end-nodes\\u00a7r\\n\\n\\u00a78\\u00a7oAbdallah Cheikh\\nGianmarco Cerutti\\nAntonio Mastrandrea\\nFrancesco Menichelli\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1712.04902\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1007/978-3-319-93082-4_12\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nApplePies 2017. Lecture Notes in Electrical Engineering, vol 512.\\n  2019. Springer\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 13 Dec 2017 18:14:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages\\u00a7r"}']}
{title:'Shafiq et al. (§72017§r)', author: 'Farhan Shafiq; Takato Yamada; Antonio T. Vilchez; Sakyasingha Dasgupta', display:{Lore:['[{"text": "arXiv:1712.06272", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAutomated flow for compressing convolution neural networks for efficient edge-computation with FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oFarhan Shafiq\\nTakato Yamada\\nAntonio T. Vilchez\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1712.06272\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 18 Dec 2017 07:02:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 9 figures. Accepted and presented at MLPCD workshop, NIPS 2017 (LongBeach, California)\\u00a7r"}']}
{title:'Kurth et al. (§72017§r)', author: 'Andreas Kurth; Pirmin Vogel; Alessandro Capotondi; Andrea Marongiu; Luca Benini', display:{Lore:['[{"text": "arXiv:1712.06497", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHERO: Heterogeneous Embedded Research Platform for Exploring RISC-V Manycore Accelerators on FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oAndreas Kurth\\nPirmin Vogel\\nAlessandro Capotondi\\nAndrea Marongiu\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1712.06497\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 18 Dec 2017 16:14:49 GMT)\\u00a7r"}']}
{title:'Chang et al. (§72017§r)', author: 'Kevin K. Chang; Donghyuk Lee; Zeshan Chishti; Alaa R. Alameldeen; Chris Wilkerson; Yoongu Kim; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1712.07754", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImproving DRAM Performance by Parallelizing Refreshes with Accesses\\u00a7r\\n\\n\\u00a78\\u00a7oKevin K. Chang\\nDonghyuk Lee\\nZeshan Chishti\\n+ 3 others\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1712.07754\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/HPCA.2014.6835946\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2014 IEEE 20th International Symposium on High Performance\\n  Computer Architecture (HPCA), Orlando, FL, 2014, pp. 356-367\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 21 Dec 2017 00:35:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThe original paper published in the International Symposium on High-Performance Computer Architecture (HPCA) contains an error. The arxiv version has an erratumthat describes the error and the fix for it\\u00a7r"}']}
{title:'Chang (§72017§r)', author: 'Kevin K. Chang', display:{Lore:['[{"text": "arXiv:1712.08304", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUnderstanding and Improving the Latency of DRAM-Based Memory Systems\\u00a7r\\n\\n\\u00a78\\u00a7oKevin K. Chang\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1712.08304\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 22 Dec 2017 04:59:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPhD Dissertation\\u00a7r"}']}
{title:'Behnam et al. (§72017§r)', author: 'Payman Behnam; Bijan Alizadeh; Sajjad Taheri', display:{Lore:['[{"text": "arXiv:1712.09818", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAutomated Formal Equivalence Verification of Pipelined Nested Loops in Datapath Designs\\u00a7r\\n\\n\\u00a78\\u00a7oPayman Behnam\\nBijan Alizadeh\\nSajjad Taheri\\u00a7r\\n\\n\\u00a772017\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1712.09818\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 28 Dec 2017 10:46:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 20 figures\\u00a7r"}']}
