{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 16:51:24 2023 " "Info: Processing started: Fri May 26 16:51:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock_24 -c clock_24 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock_24 -c clock_24" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-func " "Info: Found design unit 1: counter-func" {  } { { "counter.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-dis_play " "Info: Found design unit 1: display-dis_play" {  } { { "display.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/display.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/display.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-func " "Info: Found design unit 1: control-func" {  } { { "control.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/control.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/control.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loudspeaker.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file loudspeaker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 loudspeaker-func " "Info: Found design unit 1: loudspeaker-func" {  } { { "loudspeaker.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/loudspeaker.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 loudspeaker " "Info: Found entity 1: loudspeaker" {  } { { "loudspeaker.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/loudspeaker.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div100.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file div100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div100-div " "Info: Found design unit 1: div100-div" {  } { { "div100.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/div100.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 div100 " "Info: Found entity 1: div100" {  } { { "div100.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/div100.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter1-func " "Info: Found design unit 1: counter1-func" {  } { { "counter1.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter1.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter1 " "Info: Found entity 1: counter1" {  } { { "counter1.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter2-func " "Info: Found design unit 1: counter2-func" {  } { { "counter2.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter2.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Info: Found entity 1: counter2" {  } { { "counter2.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter2.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "clock_24.vhd 2 1 " "Warning: Using design file clock_24.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_24-func " "Info: Found design unit 1: clock_24-func" {  } { { "clock_24.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock_24 " "Info: Found entity 1: clock_24" {  } { { "clock_24.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_24 " "Info: Elaborating entity \"clock_24\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_lp2 clock_24.vhd(114) " "Warning (10036): Verilog HDL or VHDL warning at clock_24.vhd(114): object \"en_lp2\" assigned a value but never read" {  } { { "clock_24.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "co31 clock_24.vhd(127) " "Warning (10036): Verilog HDL or VHDL warning at clock_24.vhd(127): object \"co31\" assigned a value but never read" {  } { { "clock_24.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:u1 " "Info: Elaborating entity \"control\" for hierarchy \"control:u1\"" {  } { { "clock_24.vhd" "u1" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter1 counter1:u2 " "Info: Elaborating entity \"counter1\" for hierarchy \"counter1:u2\"" {  } { { "clock_24.vhd" "u2" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter2 counter2:u3 " "Info: Elaborating entity \"counter2\" for hierarchy \"counter2:u3\"" {  } { { "clock_24.vhd" "u3" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENalarm counter2.vhd(55) " "Warning (10492): VHDL Process Statement warning at counter2.vhd(55): signal \"ENalarm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter2.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter2.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alarm2 counter2.vhd(34) " "Warning (10631): VHDL Process Statement warning at counter2.vhd(34): inferring latch(es) for signal or variable \"alarm2\", which holds its previous value in one or more paths through the process" {  } { { "counter2.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter2.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alarm1 counter2.vhd(34) " "Warning (10631): VHDL Process Statement warning at counter2.vhd(34): inferring latch(es) for signal or variable \"alarm1\", which holds its previous value in one or more paths through the process" {  } { { "counter2.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter2.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm1\[0\] counter2.vhd(34) " "Info (10041): Inferred latch for \"alarm1\[0\]\" at counter2.vhd(34)" {  } { { "counter2.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm1\[1\] counter2.vhd(34) " "Info (10041): Inferred latch for \"alarm1\[1\]\" at counter2.vhd(34)" {  } { { "counter2.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm1\[2\] counter2.vhd(34) " "Info (10041): Inferred latch for \"alarm1\[2\]\" at counter2.vhd(34)" {  } { { "counter2.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm1\[3\] counter2.vhd(34) " "Info (10041): Inferred latch for \"alarm1\[3\]\" at counter2.vhd(34)" {  } { { "counter2.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm2\[0\] counter2.vhd(34) " "Info (10041): Inferred latch for \"alarm2\[0\]\" at counter2.vhd(34)" {  } { { "counter2.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm2\[1\] counter2.vhd(34) " "Info (10041): Inferred latch for \"alarm2\[1\]\" at counter2.vhd(34)" {  } { { "counter2.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm2\[2\] counter2.vhd(34) " "Info (10041): Inferred latch for \"alarm2\[2\]\" at counter2.vhd(34)" {  } { { "counter2.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div100 div100:u5 " "Info: Elaborating entity \"div100\" for hierarchy \"div100:u5\"" {  } { { "clock_24.vhd" "u5" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loudspeaker loudspeaker:u6 " "Info: Elaborating entity \"loudspeaker\" for hierarchy \"loudspeaker:u6\"" {  } { { "clock_24.vhd" "u6" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 138 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "loudspeaker:u6\|count2\[0\]~0 6 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=6) from the following logic: \"loudspeaker:u6\|count2\[0\]~0\"" {  } { { "loudspeaker.vhd" "count2\[0\]~0" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/loudspeaker.vhd" 51 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "div100:u5\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"div100:u5\|Add0\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "Add0" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "loudspeaker:u6\|lpm_counter:count2_rtl_0 " "Info: Elaborated megafunction instantiation \"loudspeaker:u6\|lpm_counter:count2_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "loudspeaker:u6\|lpm_counter:count2_rtl_0 " "Info: Instantiated megafunction \"loudspeaker:u6\|lpm_counter:count2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "div100:u5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"div100:u5\|lpm_add_sub:Add0\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div100:u5\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"div100:u5\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div100:u5\|lpm_add_sub:Add0\|addcore:adder div100:u5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"div100:u5\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"div100:u5\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div100:u5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node div100:u5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"div100:u5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"div100:u5\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div100:u5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node div100:u5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"div100:u5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"div100:u5\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 191 5 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div100:u5\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\] div100:u5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"div100:u5\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"div100:u5\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 192 10 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div100:u5\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node div100:u5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"div100:u5\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"div100:u5\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div100:u5\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node div100:u5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"div100:u5\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"div100:u5\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 178 5 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div100:u5\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs div100:u5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"div100:u5\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"div100:u5\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div100:u5\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs div100:u5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"div100:u5\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"div100:u5\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "8 " "Info: Ignored 8 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "8 " "Info: Ignored 8 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "255 " "Info: Implemented 255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "136 " "Info: Implemented 136 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "76 " "Info: Implemented 76 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 16:51:27 2023 " "Info: Processing ended: Fri May 26 16:51:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
