Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  6 17:37:50 2023
| Host         : DESKTOP-SPL8NC2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file traffic_light_control_sets_placed.rpt
| Design       : traffic_light
| Device       : xc7s75
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |             148 |           52 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             143 |           63 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-----------------------------+------------------+------------------+----------------+--------------+
|  LCD_E_OBUF_BUFG | N_YELLOW_i_1_n_0            | L1/b3/rst        |                1 |              1 |         1.00 |
|  LCD_E_OBUF_BUFG | E_YELLOW_i_1_n_0            | L1/b3/rst        |                1 |              1 |         1.00 |
|  LCD_E_OBUF_BUFG | S_YELLOW_i_1_n_0            | L1/b3/rst        |                1 |              1 |         1.00 |
|  LCD_E_OBUF_BUFG | W_YELLOW_i_1_n_0            | L1/b3/rst        |                1 |              1 |         1.00 |
|  LCD_E_OBUF_BUFG |                             |                  |                3 |              4 |         1.33 |
|  LCD_E_OBUF_BUFG | O1/E[0]                     | L1/b3/rst        |                2 |              4 |         2.00 |
|  LCD_E_OBUF_BUFG | O2/E[0]                     | L1/b3/rst        |                2 |              5 |         2.50 |
|  LCD_E_OBUF_BUFG | time_m                      | L1/b3/rst        |                2 |              6 |         3.00 |
|  LCD_E_OBUF_BUFG | time_s_reg[5]_i_1_n_0       | L1/b3/rst        |                3 |              6 |         2.00 |
|  LCD_E_OBUF_BUFG | L1/b2/bcd_out[7]_i_1__1_n_0 | L1/b3/rst        |                2 |              8 |         4.00 |
|  LCD_E_OBUF_BUFG | L1/b3/bcd_out[7]_i_1__0_n_0 | L1/b3/rst        |                2 |              8 |         4.00 |
|  LCD_E_OBUF_BUFG | L1/b1/bcd_out[7]_i_1_n_0    | L1/b3/rst        |                3 |              8 |         2.67 |
|  LCD_E_OBUF_BUFG | S_W_RED_i_1_n_0             | L1/b3/rst        |                3 |              8 |         2.67 |
|  LCD_E_OBUF_BUFG | L1/LCD_RS_i_1_n_0           | L1/b3/rst        |                8 |             10 |         1.25 |
|  LCD_E_OBUF_BUFG | O1/btn_trig_reg[2]_0        | L1/b3/rst        |                7 |             12 |         1.71 |
|  LCD_E_OBUF_BUFG | O1/btn_trig_reg[0]_0[0]     | L1/b3/rst        |               10 |             32 |         3.20 |
|  LCD_E_OBUF_BUFG | O3/E[0]                     | L1/b3/rst        |               15 |             32 |         2.13 |
|  LCD_E_OBUF_BUFG |                             | L1/b3/rst        |               52 |            148 |         2.85 |
+------------------+-----------------------------+------------------+------------------+----------------+--------------+


