INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/uma/Desktop/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/uma/Desktop/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_Testbench_add_top glbl -prj Testbench_add.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/uma/Desktop/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s Testbench_add 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-add/sol1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-add/sol1/sim/verilog/AESL_autofifo_in1_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in1_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-add/sol1/sim/verilog/AESL_autofifo_out_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-add/sol1/sim/verilog/Testbench_add.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_Testbench_add_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-add/sol1/sim/verilog/Testbench_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_add
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-add/sol1/sim/verilog/AESL_autofifo_in2_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in2_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-add/sol1/sim/verilog/AddStreams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddStreams
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddStreams
Compiling module xil_defaultlib.Testbench_add
Compiling module xil_defaultlib.AESL_autofifo_in1_V_V
Compiling module xil_defaultlib.AESL_autofifo_in2_V_V
Compiling module xil_defaultlib.AESL_autofifo_out_V_V
Compiling module xil_defaultlib.apatb_Testbench_add_top
Compiling module work.glbl
Built simulation snapshot Testbench_add

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-add/sol1/sim/verilog/xsim.dir/Testbench_add/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 19 07:41:32 2021...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/Testbench_add/xsim_script.tcl
# xsim {Testbench_add} -autoloadwcfg -tclbatch {Testbench_add.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source Testbench_add.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "113000"
// RTL Simulation : 1 / 1 [n/a] @ "173000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 192500 ps : File "/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-add/sol1/sim/verilog/Testbench_add.autotb.v" Line 386
## quit
INFO: [Common 17-206] Exiting xsim at Tue Jan 19 07:41:48 2021...
