;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @22, 0
	SLT #201, 2
	ADD 1, 91
	ADD 1, 91
	ADD 1, 91
	JMN <916, 0
	JMN <916, 0
	JMN 0, 0
	DJN -1, @-20
	ADD 270, 60
	ADD 270, 60
	JMN <127, 106
	SUB 2, @20
	SUB 2, @20
	SUB -207, <-120
	ADD 2, @20
	SUB @121, 103
	SUB @12, 0
	SUB @12, 0
	SUB @12, 0
	SUB @12, 0
	JMN <121, 103
	MOV -7, <-20
	SUB #0, 0
	ADD 1, 91
	SUB #0, 0
	SUB @121, 106
	SUB 2, @20
	SUB 270, 60
	SUB @-127, 100
	DJN -1, @-20
	SLT #201, 2
	SPL 0, <-54
	SUB @0, @2
	SUB @12, 0
	SUB @0, @2
	SUB @-127, 100
	SPL 2, #20
	ADD 1, 91
	SUB @-127, 100
	MOV -1, <-20
	SUB @-127, 100
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
