 
****************************************
Report : qor
Design : fpu
Version: M-2016.12-SP1
Date   : Wed May  1 15:38:52 2019
****************************************


  Timing Path Group 'ideal_clock'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:        136.20
  Critical Path Slack:        -132.27
  Critical Path Clk Period:      4.00
  Total Negative Slack:    -254992.22
  No. of Violating Paths:     4095.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          9
  Hierarchical Port Count:       2636
  Leaf Cell Count:              30589
  Buf/Inv Cell Count:            2436
  Buf Cell Count:                 545
  Inv Cell Count:                1891
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:     23402
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    57439.847937
  Noncombinational Area: 43474.127819
  Buf/Inv Area:           3525.231490
  Total Buffer Area:          1111.63
  Total Inverter Area:        2413.61
  Macro/Black Box Area:      0.000000
  Net Area:              41387.957700
  -----------------------------------
  Cell Area:            100913.975756
  Design Area:          142301.933455


  Design Rules
  -----------------------------------
  Total Number of Nets:         32472
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   11.50
  Logic Optimization:                 37.98
  Mapping Optimization:              102.46
  -----------------------------------------
  Overall Compile Time:              338.76
  Overall Compile Wall Clock Time:   352.26

  --------------------------------------------------------------------

  Design  WNS: 132.27  TNS: 254992.22  Number of Violating Paths: 4095


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
