

================================================================
== Vitis HLS Report for 'kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT'
================================================================
* Date:           Thu Oct 19 11:51:03 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_attention
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15691|    15691|  0.785 ms|  0.785 ms|  15691|  15691|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                               Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5  |    15689|    15689|        11|          1|          1|  15680|       yes|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      1|        -|        -|     -|
|Expression           |        -|      -|        0|      536|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      0|        0|        8|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      144|     -|
|Register             |        -|      -|      510|      160|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|      510|      848|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_3ns_13ns_15_1_1_U168  |mul_3ns_13ns_15_1_1  |        0|   0|  0|   4|    0|
    |mul_3ns_13ns_15_1_1_U169  |mul_3ns_13ns_15_1_1  |        0|   0|  0|   4|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   0|  0|   8|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------------+--------------------------------------+---------------------+
    |                  Instance                 |                Module                |      Expression     |
    +-------------------------------------------+--------------------------------------+---------------------+
    |ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1_U170  |ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1  |  i0 + (i1 + i2) * i3|
    +-------------------------------------------+--------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln177_1_fu_662_p2             |         +|   0|  0|  10|           3|           1|
    |add_ln177_fu_272_p2               |         +|   0|  0|  21|          14|           1|
    |add_ln179_1_fu_538_p2             |         +|   0|  0|  20|          13|           1|
    |add_ln179_fu_362_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln181_1_fu_524_p2             |         +|   0|  0|  18|          11|           1|
    |add_ln181_fu_713_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln183_1_fu_510_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln183_fu_592_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln184_fu_504_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln185_1_fu_494_p2             |         +|   0|  0|  12|           5|           5|
    |add_ln185_2_fu_656_p2             |         +|   0|  0|  22|          15|          15|
    |add_ln185_4_fu_786_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln185_5_fu_768_p2             |         +|   0|  0|  22|          15|          15|
    |add_ln185_6_fu_745_p2             |         +|   0|  0|  22|          15|          15|
    |empty_107_fu_646_p2               |         -|   0|  0|  14|           7|           7|
    |p_mid12943_fu_735_p2              |         -|   0|  0|  14|           7|           7|
    |and_ln177_1_fu_344_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln177_2_fu_356_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln177_fu_332_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln179_1_fu_436_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln179_fu_430_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln181_fu_468_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter5  |       and|   0|  0|   2|           1|           1|
    |icmp_ln177_fu_266_p2              |      icmp|   0|  0|  12|          14|          11|
    |icmp_ln179_fu_290_p2              |      icmp|   0|  0|  12|          13|          12|
    |icmp_ln181_fu_350_p2              |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln183_fu_338_p2              |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln184_fu_326_p2              |      icmp|   0|  0|   9|           5|           5|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |or_ln179_1_fu_424_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln179_fu_368_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln181_1_fu_456_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln181_fu_450_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln183_1_fu_480_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln183_fu_474_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln177_1_fu_678_p3          |    select|   0|  0|  15|           1|          15|
    |select_ln177_2_fu_304_p3          |    select|   0|  0|   6|           1|           1|
    |select_ln177_3_fu_312_p3          |    select|   0|  0|   4|           1|           1|
    |select_ln177_4_fu_685_p3          |    select|   0|  0|  15|           1|          15|
    |select_ln177_5_fu_692_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln177_fu_296_p3            |    select|   0|  0|   3|           1|           1|
    |select_ln179_1_fu_386_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln179_2_fu_406_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln179_3_fu_706_p3          |    select|   0|  0|  15|           1|          15|
    |select_ln179_4_fu_442_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln179_5_fu_544_p3          |    select|   0|  0|  13|           1|           1|
    |select_ln179_fu_699_p3            |    select|   0|  0|   3|           1|           1|
    |select_ln181_1_fu_751_p3          |    select|   0|  0|  15|           1|          15|
    |select_ln181_2_fu_758_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln181_3_fu_530_p3          |    select|   0|  0|  11|           1|           1|
    |select_ln181_fu_585_p3            |    select|   0|  0|   3|           1|           1|
    |select_ln183_1_fu_598_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln183_2_fu_516_p3          |    select|   0|  0|   8|           1|           1|
    |select_ln183_fu_486_p3            |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln177_fu_320_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln179_fu_418_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln181_fu_462_p2               |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 536|         282|         297|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6    |   9|          2|    1|          2|
    |b_1_fu_150                 |   9|          2|    3|          6|
    |c_1_fu_142                 |   9|          2|    3|          6|
    |gmem_blk_n_AW              |   9|          2|    1|          2|
    |gmem_blk_n_B               |   9|          2|    1|          2|
    |gmem_blk_n_R               |   9|          2|    1|          2|
    |gmem_blk_n_W               |   9|          2|    1|          2|
    |h_1_fu_134                 |   9|          2|    3|          6|
    |indvar_flatten2932_fu_130  |   9|          2|    8|         16|
    |indvar_flatten2949_fu_138  |   9|          2|   11|         22|
    |indvar_flatten2985_fu_146  |   9|          2|   13|         26|
    |indvar_flatten3044_fu_154  |   9|          2|   14|         28|
    |w_fu_126                   |   9|          2|    3|          6|
    |x_fu_122                   |   9|          2|    5|         10|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 144|         32|   70|        140|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |and_ln177_2_reg_922                |   1|   0|    1|          0|
    |and_ln179_1_reg_932                |   1|   0|    1|          0|
    |and_ln181_reg_943                  |   1|   0|    1|          0|
    |and_ln181_reg_943_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |b_1_fu_150                         |   3|   0|    3|          0|
    |c_1_fu_142                         |   3|   0|    3|          0|
    |gmem_addr_17_reg_953               |  64|   0|   64|          0|
    |gmem_addr_read_reg_959             |  32|   0|   32|          0|
    |h_1_fu_134                         |   3|   0|    3|          0|
    |icmp_ln177_reg_911                 |   1|   0|    1|          0|
    |icmp_ln179_reg_915                 |   1|   0|    1|          0|
    |indvar_flatten2932_fu_130          |   8|   0|    8|          0|
    |indvar_flatten2949_fu_138          |  11|   0|   11|          0|
    |indvar_flatten2985_fu_146          |  13|   0|   13|          0|
    |indvar_flatten3044_fu_154          |  14|   0|   14|          0|
    |or_ln179_reg_927                   |   1|   0|    1|          0|
    |or_ln181_1_reg_938                 |   1|   0|    1|          0|
    |or_ln181_1_reg_938_pp0_iter2_reg   |   1|   0|    1|          0|
    |w_fu_126                           |   3|   0|    3|          0|
    |x_fu_122                           |   5|   0|    5|          0|
    |and_ln177_2_reg_922                |  64|  32|    1|          0|
    |and_ln179_1_reg_932                |  64|  32|    1|          0|
    |icmp_ln177_reg_911                 |  64|  32|    1|          0|
    |icmp_ln179_reg_915                 |  64|  32|    1|          0|
    |or_ln179_reg_927                   |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 510| 160|  195|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                                                              gmem|       pointer|
|sext_ln177           |   in|   62|     ap_none|                                                                        sext_ln177|        scalar|
|afterRearrangeQKX    |   in|   64|     ap_none|                                                                 afterRearrangeQKX|        scalar|
+---------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 14 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 15 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten2932 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten2932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%h_1 = alloca i32 1"   --->   Operation 17 'alloca' 'h_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten2949 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten2949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c_1 = alloca i32 1"   --->   Operation 19 'alloca' 'c_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten2985 = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten2985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b_1 = alloca i32 1"   --->   Operation 21 'alloca' 'b_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten3044 = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten3044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%afterRearrangeQKX_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %afterRearrangeQKX"   --->   Operation 23 'read' 'afterRearrangeQKX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln177_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln177"   --->   Operation 24 'read' 'sext_ln177_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln177_cast = sext i62 %sext_ln177_read"   --->   Operation 25 'sext' 'sext_ln177_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 80, void @empty_12, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten3044"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %b_1"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten2985"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %c_1"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten2949"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %h_1"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten2932"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %w"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %x"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i151"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.88>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%c = load i3 %c_1"   --->   Operation 37 'load' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten3044_load = load i14 %indvar_flatten3044" [kernel_attention.cpp:177]   --->   Operation 38 'load' 'indvar_flatten3044_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty_106 = trunc i3 %c"   --->   Operation 39 'trunc' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_106, i4 0"   --->   Operation 40 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_106, i2 0"   --->   Operation 41 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.65ns)   --->   "%icmp_ln177 = icmp_eq  i14 %indvar_flatten3044_load, i14 15680" [kernel_attention.cpp:177]   --->   Operation 42 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.76ns)   --->   "%add_ln177 = add i14 %indvar_flatten3044_load, i14 1" [kernel_attention.cpp:177]   --->   Operation 43 'add' 'add_ln177' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln177, void %for.inc56.loopexit.i162, void %_Z12rearrangeQKXPfS_Pi.exit.exitStub" [kernel_attention.cpp:177]   --->   Operation 44 'br' 'br_ln177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%x_load = load i5 %x" [kernel_attention.cpp:183]   --->   Operation 45 'load' 'x_load' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%indvar_flatten2932_load = load i8 %indvar_flatten2932" [kernel_attention.cpp:183]   --->   Operation 46 'load' 'indvar_flatten2932_load' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten2949_load = load i11 %indvar_flatten2949" [kernel_attention.cpp:181]   --->   Operation 47 'load' 'indvar_flatten2949_load' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten2985_load = load i13 %indvar_flatten2985" [kernel_attention.cpp:179]   --->   Operation 48 'load' 'indvar_flatten2985_load' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.64ns)   --->   "%icmp_ln179 = icmp_eq  i13 %indvar_flatten2985_load, i13 3920" [kernel_attention.cpp:179]   --->   Operation 49 'icmp' 'icmp_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.27ns)   --->   "%select_ln177 = select i1 %icmp_ln179, i3 0, i3 %c" [kernel_attention.cpp:177]   --->   Operation 50 'select' 'select_ln177' <Predicate = (!icmp_ln177)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln179_1)   --->   "%select_ln177_2 = select i1 %icmp_ln179, i6 0, i6 %p_shl3" [kernel_attention.cpp:177]   --->   Operation 51 'select' 'select_ln177_2' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln185_1)   --->   "%select_ln177_3 = select i1 %icmp_ln179, i4 0, i4 %p_shl4" [kernel_attention.cpp:177]   --->   Operation 52 'select' 'select_ln177_3' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.12ns)   --->   "%xor_ln177 = xor i1 %icmp_ln179, i1 1" [kernel_attention.cpp:177]   --->   Operation 53 'xor' 'xor_ln177' <Predicate = (!icmp_ln177)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.63ns)   --->   "%icmp_ln184 = icmp_eq  i5 %x_load, i5 20" [kernel_attention.cpp:184]   --->   Operation 54 'icmp' 'icmp_ln184' <Predicate = (!icmp_ln177)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln181)   --->   "%and_ln177 = and i1 %icmp_ln184, i1 %xor_ln177" [kernel_attention.cpp:177]   --->   Operation 55 'and' 'and_ln177' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.58ns)   --->   "%icmp_ln183 = icmp_eq  i8 %indvar_flatten2932_load, i8 140" [kernel_attention.cpp:183]   --->   Operation 56 'icmp' 'icmp_ln183' <Predicate = (!icmp_ln177)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln179_1)   --->   "%and_ln177_1 = and i1 %icmp_ln183, i1 %xor_ln177" [kernel_attention.cpp:177]   --->   Operation 57 'and' 'and_ln177_1' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.61ns)   --->   "%icmp_ln181 = icmp_eq  i11 %indvar_flatten2949_load, i11 980" [kernel_attention.cpp:181]   --->   Operation 58 'icmp' 'icmp_ln181' <Predicate = (!icmp_ln177)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.12ns)   --->   "%and_ln177_2 = and i1 %icmp_ln181, i1 %xor_ln177" [kernel_attention.cpp:177]   --->   Operation 59 'and' 'and_ln177_2' <Predicate = (!icmp_ln177)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.57ns)   --->   "%add_ln179 = add i3 %select_ln177, i3 1" [kernel_attention.cpp:179]   --->   Operation 60 'add' 'add_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.12ns)   --->   "%or_ln179 = or i1 %and_ln177_2, i1 %icmp_ln179" [kernel_attention.cpp:179]   --->   Operation 61 'or' 'or_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%empty_109 = trunc i3 %add_ln179" [kernel_attention.cpp:179]   --->   Operation 62 'trunc' 'empty_109' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln179_1)   --->   "%p_shl10_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_109, i4 0" [kernel_attention.cpp:179]   --->   Operation 63 'bitconcatenate' 'p_shl10_mid1' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln179_1 = select i1 %and_ln177_2, i6 %p_shl10_mid1, i6 %select_ln177_2" [kernel_attention.cpp:179]   --->   Operation 64 'select' 'select_ln179_1' <Predicate = (!icmp_ln177)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%select_ln179_2_cast = zext i6 %select_ln179_1" [kernel_attention.cpp:179]   --->   Operation 65 'zext' 'select_ln179_2_cast' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln185_1)   --->   "%p_shl11_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_109, i2 0" [kernel_attention.cpp:179]   --->   Operation 66 'bitconcatenate' 'p_shl11_mid1' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln185_1)   --->   "%select_ln179_2 = select i1 %and_ln177_2, i4 %p_shl11_mid1, i4 %select_ln177_3" [kernel_attention.cpp:179]   --->   Operation 67 'select' 'select_ln179_2' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln185_1)   --->   "%zext_ln179 = zext i4 %select_ln179_2" [kernel_attention.cpp:179]   --->   Operation 68 'zext' 'zext_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln179_1)   --->   "%xor_ln179 = xor i1 %icmp_ln181, i1 1" [kernel_attention.cpp:179]   --->   Operation 69 'xor' 'xor_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln179_1 = or i1 %icmp_ln179, i1 %xor_ln179" [kernel_attention.cpp:179]   --->   Operation 70 'or' 'or_ln179_1' <Predicate = (!icmp_ln177)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln181)   --->   "%and_ln179 = and i1 %and_ln177, i1 %or_ln179_1" [kernel_attention.cpp:179]   --->   Operation 71 'and' 'and_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln179_1 = and i1 %and_ln177_1, i1 %or_ln179_1" [kernel_attention.cpp:179]   --->   Operation 72 'and' 'and_ln179_1' <Predicate = (!icmp_ln177)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.27ns)   --->   "%select_ln179_4 = select i1 %and_ln177_2, i3 %add_ln179, i3 %select_ln177" [kernel_attention.cpp:179]   --->   Operation 73 'select' 'select_ln179_4' <Predicate = (!icmp_ln177)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln181_1)   --->   "%or_ln181 = or i1 %and_ln179_1, i1 %and_ln177_2" [kernel_attention.cpp:181]   --->   Operation 74 'or' 'or_ln181' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln181_1 = or i1 %or_ln181, i1 %icmp_ln179" [kernel_attention.cpp:181]   --->   Operation 75 'or' 'or_ln181_1' <Predicate = (!icmp_ln177)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln181)   --->   "%xor_ln181 = xor i1 %and_ln179_1, i1 1" [kernel_attention.cpp:181]   --->   Operation 76 'xor' 'xor_ln181' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln181 = and i1 %and_ln179, i1 %xor_ln181" [kernel_attention.cpp:181]   --->   Operation 77 'and' 'and_ln181' <Predicate = (!icmp_ln177)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln183)   --->   "%or_ln183 = or i1 %and_ln181, i1 %and_ln179_1" [kernel_attention.cpp:183]   --->   Operation 78 'or' 'or_ln183' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln183)   --->   "%or_ln183_1 = or i1 %or_ln183, i1 %or_ln179" [kernel_attention.cpp:183]   --->   Operation 79 'or' 'or_ln183_1' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln183 = select i1 %or_ln183_1, i5 0, i5 %x_load" [kernel_attention.cpp:183]   --->   Operation 80 'select' 'select_ln183' <Predicate = (!icmp_ln177)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln185_1 = add i5 %zext_ln179, i5 %select_ln183" [kernel_attention.cpp:185]   --->   Operation 81 'add' 'add_ln185_1' <Predicate = (!icmp_ln177)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i5 %add_ln185_1" [kernel_attention.cpp:185]   --->   Operation 82 'zext' 'zext_ln185' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.69ns) (grouped into DSP with root node add_ln185_3)   --->   "%add_ln185 = add i7 %zext_ln185, i7 %select_ln179_2_cast" [kernel_attention.cpp:185]   --->   Operation 83 'add' 'add_ln185' <Predicate = (!icmp_ln177)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into DSP with root node add_ln185_3)   --->   "%zext_ln185_1 = zext i7 %add_ln185" [kernel_attention.cpp:185]   --->   Operation 84 'zext' 'zext_ln185_1' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 85 [3/3] (0.99ns) (grouped into DSP with root node add_ln185_3)   --->   "%mul_ln185 = mul i12 %zext_ln185_1, i12 49" [kernel_attention.cpp:185]   --->   Operation 85 'mul' 'mul_ln185' <Predicate = (!icmp_ln177)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [1/1] (0.70ns)   --->   "%add_ln184 = add i5 %select_ln183, i5 1" [kernel_attention.cpp:184]   --->   Operation 86 'add' 'add_ln184' <Predicate = (!icmp_ln177)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.70ns)   --->   "%add_ln183_1 = add i8 %indvar_flatten2932_load, i8 1" [kernel_attention.cpp:183]   --->   Operation 87 'add' 'add_ln183_1' <Predicate = (!icmp_ln177)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.30ns)   --->   "%select_ln183_2 = select i1 %or_ln181_1, i8 1, i8 %add_ln183_1" [kernel_attention.cpp:183]   --->   Operation 88 'select' 'select_ln183_2' <Predicate = (!icmp_ln177)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.73ns)   --->   "%add_ln181_1 = add i11 %indvar_flatten2949_load, i11 1" [kernel_attention.cpp:181]   --->   Operation 89 'add' 'add_ln181_1' <Predicate = (!icmp_ln177)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.30ns)   --->   "%select_ln181_3 = select i1 %or_ln179, i11 1, i11 %add_ln181_1" [kernel_attention.cpp:181]   --->   Operation 90 'select' 'select_ln181_3' <Predicate = (!icmp_ln177)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.75ns)   --->   "%add_ln179_1 = add i13 %indvar_flatten2985_load, i13 1" [kernel_attention.cpp:179]   --->   Operation 91 'add' 'add_ln179_1' <Predicate = (!icmp_ln177)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.32ns)   --->   "%select_ln179_5 = select i1 %icmp_ln179, i13 1, i13 %add_ln179_1" [kernel_attention.cpp:179]   --->   Operation 92 'select' 'select_ln179_5' <Predicate = (!icmp_ln177)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.38ns)   --->   "%store_ln184 = store i14 %add_ln177, i14 %indvar_flatten3044" [kernel_attention.cpp:184]   --->   Operation 93 'store' 'store_ln184' <Predicate = (!icmp_ln177)> <Delay = 0.38>
ST_2 : Operation 94 [1/1] (0.38ns)   --->   "%store_ln184 = store i13 %select_ln179_5, i13 %indvar_flatten2985" [kernel_attention.cpp:184]   --->   Operation 94 'store' 'store_ln184' <Predicate = (!icmp_ln177)> <Delay = 0.38>
ST_2 : Operation 95 [1/1] (0.38ns)   --->   "%store_ln184 = store i3 %select_ln179_4, i3 %c_1" [kernel_attention.cpp:184]   --->   Operation 95 'store' 'store_ln184' <Predicate = (!icmp_ln177)> <Delay = 0.38>
ST_2 : Operation 96 [1/1] (0.38ns)   --->   "%store_ln184 = store i11 %select_ln181_3, i11 %indvar_flatten2949" [kernel_attention.cpp:184]   --->   Operation 96 'store' 'store_ln184' <Predicate = (!icmp_ln177)> <Delay = 0.38>
ST_2 : Operation 97 [1/1] (0.38ns)   --->   "%store_ln184 = store i8 %select_ln183_2, i8 %indvar_flatten2932" [kernel_attention.cpp:184]   --->   Operation 97 'store' 'store_ln184' <Predicate = (!icmp_ln177)> <Delay = 0.38>
ST_2 : Operation 98 [1/1] (0.38ns)   --->   "%store_ln184 = store i5 %add_ln184, i5 %x" [kernel_attention.cpp:184]   --->   Operation 98 'store' 'store_ln184' <Predicate = (!icmp_ln177)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 99 [2/3] (0.99ns) (grouped into DSP with root node add_ln185_3)   --->   "%mul_ln185 = mul i12 %zext_ln185_1, i12 49" [kernel_attention.cpp:185]   --->   Operation 99 'mul' 'mul_ln185' <Predicate = (!icmp_ln177)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.77>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%w_load = load i3 %w" [kernel_attention.cpp:181]   --->   Operation 100 'load' 'w_load' <Predicate = (!icmp_ln177 & !or_ln181_1)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.27ns)   --->   "%select_ln181 = select i1 %or_ln181_1, i3 0, i3 %w_load" [kernel_attention.cpp:181]   --->   Operation 101 'select' 'select_ln181' <Predicate = (!icmp_ln177)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.57ns)   --->   "%add_ln183 = add i3 %select_ln181, i3 1" [kernel_attention.cpp:183]   --->   Operation 102 'add' 'add_ln183' <Predicate = (!icmp_ln177 & and_ln181)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.27ns)   --->   "%select_ln183_1 = select i1 %and_ln181, i3 %add_ln183, i3 %select_ln181" [kernel_attention.cpp:183]   --->   Operation 103 'select' 'select_ln183_1' <Predicate = (!icmp_ln177)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%select_ln183_1_cast = zext i3 %select_ln183_1" [kernel_attention.cpp:183]   --->   Operation 104 'zext' 'select_ln183_1_cast' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_4 : Operation 105 [1/3] (0.00ns) (grouped into DSP with root node add_ln185_3)   --->   "%mul_ln185 = mul i12 %zext_ln185_1, i12 49" [kernel_attention.cpp:185]   --->   Operation 105 'mul' 'mul_ln185' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln185_3 = add i12 %select_ln183_1_cast, i12 %mul_ln185" [kernel_attention.cpp:185]   --->   Operation 106 'add' 'add_ln185_3' <Predicate = (!icmp_ln177)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [1/1] (0.38ns)   --->   "%store_ln184 = store i3 %select_ln183_1, i3 %w" [kernel_attention.cpp:184]   --->   Operation 107 'store' 'store_ln184' <Predicate = (!icmp_ln177)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 5.45>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%h = load i3 %h_1" [kernel_attention.cpp:181]   --->   Operation 108 'load' 'h' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%b = load i3 %b_1" [kernel_attention.cpp:177]   --->   Operation 109 'load' 'b' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i3 %b" [kernel_attention.cpp:177]   --->   Operation 110 'zext' 'zext_ln177' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (1.89ns)   --->   "%empty = mul i15 %zext_ln177, i15 3920" [kernel_attention.cpp:177]   --->   Operation 111 'mul' 'empty' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i3 %h" [kernel_attention.cpp:181]   --->   Operation 112 'zext' 'zext_ln181' <Predicate = (!icmp_ln179 & !and_ln177_2 & !and_ln179_1)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %h, i3 0" [kernel_attention.cpp:181]   --->   Operation 113 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln179 & !and_ln177_2 & !and_ln179_1)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%p_shl12_cast = zext i6 %p_shl6" [kernel_attention.cpp:181]   --->   Operation 114 'zext' 'p_shl12_cast' <Predicate = (!icmp_ln179 & !and_ln177_2 & !and_ln179_1)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.70ns)   --->   "%empty_107 = sub i7 %p_shl12_cast, i7 %zext_ln181" [kernel_attention.cpp:181]   --->   Operation 115 'sub' 'empty_107' <Predicate = (!icmp_ln179 & !and_ln177_2 & !and_ln179_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln183 = sext i7 %empty_107" [kernel_attention.cpp:183]   --->   Operation 116 'sext' 'sext_ln183' <Predicate = (!icmp_ln179 & !and_ln177_2 & !and_ln179_1)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.77ns)   --->   "%add_ln185_2 = add i15 %sext_ln183, i15 %empty" [kernel_attention.cpp:185]   --->   Operation 117 'add' 'add_ln185_2' <Predicate = (!icmp_ln179 & !and_ln177_2 & !and_ln179_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.57ns)   --->   "%add_ln177_1 = add i3 %b, i3 1" [kernel_attention.cpp:177]   --->   Operation 118 'add' 'add_ln177_1' <Predicate = (!icmp_ln177)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln177_1 = zext i3 %add_ln177_1" [kernel_attention.cpp:177]   --->   Operation 119 'zext' 'zext_ln177_1' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (1.89ns)   --->   "%p_mid13000 = mul i15 %zext_ln177_1, i15 3920" [kernel_attention.cpp:177]   --->   Operation 120 'mul' 'p_mid13000' <Predicate = (!icmp_ln177)> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.29ns)   --->   "%select_ln177_1 = select i1 %icmp_ln179, i15 %p_mid13000, i15 %empty" [kernel_attention.cpp:177]   --->   Operation 121 'select' 'select_ln177_1' <Predicate = (!icmp_ln177)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln179_3)   --->   "%select_ln177_4 = select i1 %icmp_ln179, i15 %p_mid13000, i15 %add_ln185_2" [kernel_attention.cpp:177]   --->   Operation 122 'select' 'select_ln177_4' <Predicate = (!icmp_ln177 & !and_ln177_2 & !and_ln179_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.27ns)   --->   "%select_ln177_5 = select i1 %icmp_ln179, i3 %add_ln177_1, i3 %b" [kernel_attention.cpp:177]   --->   Operation 123 'select' 'select_ln177_5' <Predicate = (!icmp_ln177)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.27ns)   --->   "%select_ln179 = select i1 %or_ln179, i3 0, i3 %h" [kernel_attention.cpp:179]   --->   Operation 124 'select' 'select_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln179_3 = select i1 %and_ln177_2, i15 %select_ln177_1, i15 %select_ln177_4" [kernel_attention.cpp:179]   --->   Operation 125 'select' 'select_ln179_3' <Predicate = (!icmp_ln177 & !and_ln179_1)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.57ns)   --->   "%add_ln181 = add i3 %select_ln179, i3 1" [kernel_attention.cpp:181]   --->   Operation 126 'add' 'add_ln181' <Predicate = (!icmp_ln177)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln181_1 = zext i3 %add_ln181" [kernel_attention.cpp:181]   --->   Operation 127 'zext' 'zext_ln181_1' <Predicate = (!icmp_ln177 & and_ln179_1)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%p_shl12_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln181, i3 0" [kernel_attention.cpp:181]   --->   Operation 128 'bitconcatenate' 'p_shl12_mid1' <Predicate = (!icmp_ln177 & and_ln179_1)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%p_shl12_cast_mid1 = zext i6 %p_shl12_mid1" [kernel_attention.cpp:181]   --->   Operation 129 'zext' 'p_shl12_cast_mid1' <Predicate = (!icmp_ln177 & and_ln179_1)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.70ns)   --->   "%p_mid12943 = sub i7 %p_shl12_cast_mid1, i7 %zext_ln181_1" [kernel_attention.cpp:181]   --->   Operation 130 'sub' 'p_mid12943' <Predicate = (!icmp_ln177 & and_ln179_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln183_1 = sext i7 %p_mid12943" [kernel_attention.cpp:183]   --->   Operation 131 'sext' 'sext_ln183_1' <Predicate = (!icmp_ln177 & and_ln179_1)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.77ns)   --->   "%add_ln185_6 = add i15 %sext_ln183_1, i15 %select_ln177_1" [kernel_attention.cpp:185]   --->   Operation 132 'add' 'add_ln185_6' <Predicate = (!icmp_ln177 & and_ln179_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln185_5)   --->   "%select_ln181_1 = select i1 %and_ln179_1, i15 %add_ln185_6, i15 %select_ln179_3" [kernel_attention.cpp:181]   --->   Operation 133 'select' 'select_ln181_1' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.27ns)   --->   "%select_ln181_2 = select i1 %and_ln179_1, i3 %add_ln181, i3 %select_ln179" [kernel_attention.cpp:181]   --->   Operation 134 'select' 'select_ln181_2' <Predicate = (!icmp_ln177)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln185_3 = add i12 %select_ln183_1_cast, i12 %mul_ln185" [kernel_attention.cpp:185]   --->   Operation 135 'add' 'add_ln185_3' <Predicate = (!icmp_ln177)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln185_5)   --->   "%zext_ln185_2 = zext i12 %add_ln185_3" [kernel_attention.cpp:185]   --->   Operation 136 'zext' 'zext_ln185_2' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln185_5 = add i15 %zext_ln185_2, i15 %select_ln181_1" [kernel_attention.cpp:185]   --->   Operation 137 'add' 'add_ln185_5' <Predicate = (!icmp_ln177)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %add_ln185_5, i2 0" [kernel_attention.cpp:185]   --->   Operation 138 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln185_1 = sext i17 %tmp_s" [kernel_attention.cpp:185]   --->   Operation 139 'sext' 'sext_ln185_1' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (1.14ns)   --->   "%add_ln185_4 = add i64 %sext_ln185_1, i64 %afterRearrangeQKX_read" [kernel_attention.cpp:185]   --->   Operation 140 'add' 'add_ln185_4' <Predicate = (!icmp_ln177)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln185_4, i32 2, i32 63" [kernel_attention.cpp:185]   --->   Operation 141 'partselect' 'trunc_ln' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln185 = sext i62 %trunc_ln" [kernel_attention.cpp:185]   --->   Operation 142 'sext' 'sext_ln185' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i32 %gmem, i64 %sext_ln185" [kernel_attention.cpp:185]   --->   Operation 143 'getelementptr' 'gmem_addr_17' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.38ns)   --->   "%store_ln184 = store i3 %select_ln177_5, i3 %b_1" [kernel_attention.cpp:184]   --->   Operation 144 'store' 'store_ln184' <Predicate = (!icmp_ln177)> <Delay = 0.38>
ST_5 : Operation 145 [1/1] (0.38ns)   --->   "%store_ln184 = store i3 %select_ln181_2, i3 %h_1" [kernel_attention.cpp:184]   --->   Operation 145 'store' 'store_ln184' <Predicate = (!icmp_ln177)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 36.5>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln177_cast" [kernel_attention.cpp:177]   --->   Operation 147 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 148 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (36.5ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr" [kernel_attention.cpp:186]   --->   Operation 149 'read' 'gmem_addr_read' <Predicate = (!icmp_ln177)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 150 [1/1] (36.5ns)   --->   "%gmem_addr_17_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr_17, i32 1" [kernel_attention.cpp:185]   --->   Operation 150 'writereq' 'gmem_addr_17_req' <Predicate = (!icmp_ln177)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 36.5>
ST_7 : Operation 151 [1/1] (36.5ns)   --->   "%write_ln185 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr_17, i32 %gmem_addr_read, i4 15" [kernel_attention.cpp:185]   --->   Operation 151 'write' 'write_ln185' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 36.5>
ST_8 : Operation 152 [5/5] (36.5ns)   --->   "%gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_17" [kernel_attention.cpp:185]   --->   Operation 152 'writeresp' 'gmem_addr_17_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 36.5>
ST_9 : Operation 153 [4/5] (36.5ns)   --->   "%gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_17" [kernel_attention.cpp:185]   --->   Operation 153 'writeresp' 'gmem_addr_17_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 36.5>
ST_10 : Operation 154 [3/5] (36.5ns)   --->   "%gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_17" [kernel_attention.cpp:185]   --->   Operation 154 'writeresp' 'gmem_addr_17_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 36.5>
ST_11 : Operation 155 [2/5] (36.5ns)   --->   "%gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_17" [kernel_attention.cpp:185]   --->   Operation 155 'writeresp' 'gmem_addr_17_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 168 'ret' 'ret_ln0' <Predicate = (icmp_ln177)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 36.5>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5_str"   --->   Operation 156 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%empty_108 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15680, i64 15680, i64 15680"   --->   Operation 157 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 158 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_179_2_VITIS_LOOP_183_4_VITIS_LOOP_184_5_str"   --->   Operation 159 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 160 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5_str"   --->   Operation 161 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 162 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_183_4_VITIS_LOOP_184_5_str"   --->   Operation 163 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 164 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln184 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [kernel_attention.cpp:184]   --->   Operation 165 'specloopname' 'specloopname_ln184' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/5] (36.5ns)   --->   "%gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_17" [kernel_attention.cpp:185]   --->   Operation 166 'writeresp' 'gmem_addr_17_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln184 = br void %for.inc.i151" [kernel_attention.cpp:184]   --->   Operation 167 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln177]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ afterRearrangeQKX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                       (alloca           ) [ 0110000000000]
w                       (alloca           ) [ 0111100000000]
indvar_flatten2932      (alloca           ) [ 0110000000000]
h_1                     (alloca           ) [ 0111110000000]
indvar_flatten2949      (alloca           ) [ 0110000000000]
c_1                     (alloca           ) [ 0110000000000]
indvar_flatten2985      (alloca           ) [ 0110000000000]
b_1                     (alloca           ) [ 0111110000000]
indvar_flatten3044      (alloca           ) [ 0110000000000]
afterRearrangeQKX_read  (read             ) [ 0111110000000]
sext_ln177_read         (read             ) [ 0000000000000]
sext_ln177_cast         (sext             ) [ 0111111000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
br_ln0                  (br               ) [ 0000000000000]
c                       (load             ) [ 0000000000000]
indvar_flatten3044_load (load             ) [ 0000000000000]
empty_106               (trunc            ) [ 0000000000000]
p_shl3                  (bitconcatenate   ) [ 0000000000000]
p_shl4                  (bitconcatenate   ) [ 0000000000000]
icmp_ln177              (icmp             ) [ 0111111111110]
add_ln177               (add              ) [ 0000000000000]
br_ln177                (br               ) [ 0000000000000]
x_load                  (load             ) [ 0000000000000]
indvar_flatten2932_load (load             ) [ 0000000000000]
indvar_flatten2949_load (load             ) [ 0000000000000]
indvar_flatten2985_load (load             ) [ 0000000000000]
icmp_ln179              (icmp             ) [ 0101110000000]
select_ln177            (select           ) [ 0000000000000]
select_ln177_2          (select           ) [ 0000000000000]
select_ln177_3          (select           ) [ 0000000000000]
xor_ln177               (xor              ) [ 0000000000000]
icmp_ln184              (icmp             ) [ 0000000000000]
and_ln177               (and              ) [ 0000000000000]
icmp_ln183              (icmp             ) [ 0000000000000]
and_ln177_1             (and              ) [ 0000000000000]
icmp_ln181              (icmp             ) [ 0000000000000]
and_ln177_2             (and              ) [ 0101110000000]
add_ln179               (add              ) [ 0000000000000]
or_ln179                (or               ) [ 0101110000000]
empty_109               (trunc            ) [ 0000000000000]
p_shl10_mid1            (bitconcatenate   ) [ 0000000000000]
select_ln179_1          (select           ) [ 0000000000000]
select_ln179_2_cast     (zext             ) [ 0000000000000]
p_shl11_mid1            (bitconcatenate   ) [ 0000000000000]
select_ln179_2          (select           ) [ 0000000000000]
zext_ln179              (zext             ) [ 0000000000000]
xor_ln179               (xor              ) [ 0000000000000]
or_ln179_1              (or               ) [ 0000000000000]
and_ln179               (and              ) [ 0000000000000]
and_ln179_1             (and              ) [ 0101110000000]
select_ln179_4          (select           ) [ 0000000000000]
or_ln181                (or               ) [ 0000000000000]
or_ln181_1              (or               ) [ 0101100000000]
xor_ln181               (xor              ) [ 0000000000000]
and_ln181               (and              ) [ 0101100000000]
or_ln183                (or               ) [ 0000000000000]
or_ln183_1              (or               ) [ 0000000000000]
select_ln183            (select           ) [ 0000000000000]
add_ln185_1             (add              ) [ 0000000000000]
zext_ln185              (zext             ) [ 0000000000000]
add_ln185               (add              ) [ 0000000000000]
zext_ln185_1            (zext             ) [ 0101100000000]
add_ln184               (add              ) [ 0000000000000]
add_ln183_1             (add              ) [ 0000000000000]
select_ln183_2          (select           ) [ 0000000000000]
add_ln181_1             (add              ) [ 0000000000000]
select_ln181_3          (select           ) [ 0000000000000]
add_ln179_1             (add              ) [ 0000000000000]
select_ln179_5          (select           ) [ 0000000000000]
store_ln184             (store            ) [ 0000000000000]
store_ln184             (store            ) [ 0000000000000]
store_ln184             (store            ) [ 0000000000000]
store_ln184             (store            ) [ 0000000000000]
store_ln184             (store            ) [ 0000000000000]
store_ln184             (store            ) [ 0000000000000]
w_load                  (load             ) [ 0000000000000]
select_ln181            (select           ) [ 0000000000000]
add_ln183               (add              ) [ 0000000000000]
select_ln183_1          (select           ) [ 0000000000000]
select_ln183_1_cast     (zext             ) [ 0100010000000]
mul_ln185               (mul              ) [ 0100010000000]
store_ln184             (store            ) [ 0000000000000]
h                       (load             ) [ 0000000000000]
b                       (load             ) [ 0000000000000]
zext_ln177              (zext             ) [ 0000000000000]
empty                   (mul              ) [ 0000000000000]
zext_ln181              (zext             ) [ 0000000000000]
p_shl6                  (bitconcatenate   ) [ 0000000000000]
p_shl12_cast            (zext             ) [ 0000000000000]
empty_107               (sub              ) [ 0000000000000]
sext_ln183              (sext             ) [ 0000000000000]
add_ln185_2             (add              ) [ 0000000000000]
add_ln177_1             (add              ) [ 0000000000000]
zext_ln177_1            (zext             ) [ 0000000000000]
p_mid13000              (mul              ) [ 0000000000000]
select_ln177_1          (select           ) [ 0000000000000]
select_ln177_4          (select           ) [ 0000000000000]
select_ln177_5          (select           ) [ 0000000000000]
select_ln179            (select           ) [ 0000000000000]
select_ln179_3          (select           ) [ 0000000000000]
add_ln181               (add              ) [ 0000000000000]
zext_ln181_1            (zext             ) [ 0000000000000]
p_shl12_mid1            (bitconcatenate   ) [ 0000000000000]
p_shl12_cast_mid1       (zext             ) [ 0000000000000]
p_mid12943              (sub              ) [ 0000000000000]
sext_ln183_1            (sext             ) [ 0000000000000]
add_ln185_6             (add              ) [ 0000000000000]
select_ln181_1          (select           ) [ 0000000000000]
select_ln181_2          (select           ) [ 0000000000000]
add_ln185_3             (add              ) [ 0000000000000]
zext_ln185_2            (zext             ) [ 0000000000000]
add_ln185_5             (add              ) [ 0000000000000]
tmp_s                   (bitconcatenate   ) [ 0000000000000]
sext_ln185_1            (sext             ) [ 0000000000000]
add_ln185_4             (add              ) [ 0000000000000]
trunc_ln                (partselect       ) [ 0000000000000]
sext_ln185              (sext             ) [ 0000000000000]
gmem_addr_17            (getelementptr    ) [ 0100001111111]
store_ln184             (store            ) [ 0000000000000]
store_ln184             (store            ) [ 0000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000]
gmem_addr               (getelementptr    ) [ 0000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000]
gmem_addr_read          (read             ) [ 0100000100000]
gmem_addr_17_req        (writereq         ) [ 0000000000000]
write_ln185             (write            ) [ 0000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000]
empty_108               (speclooptripcount) [ 0000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000]
specloopname_ln184      (specloopname     ) [ 0000000000000]
gmem_addr_17_resp       (writeresp        ) [ 0000000000000]
br_ln184                (br               ) [ 0000000000000]
ret_ln0                 (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln177">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln177"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="afterRearrangeQKX">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="afterRearrangeQKX"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i15.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_179_2_VITIS_LOOP_183_4_VITIS_LOOP_184_5_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_183_4_VITIS_LOOP_184_5_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="x_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="w_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten2932_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten2932/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="h_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten2949_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten2949/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="c_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="indvar_flatten2985_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten2985/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="b_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="indvar_flatten3044_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten3044/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="afterRearrangeQKX_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="afterRearrangeQKX_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sext_ln177_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="62" slack="0"/>
<pin id="166" dir="0" index="1" bw="62" slack="0"/>
<pin id="167" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln177_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="gmem_addr_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_writeresp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="1"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_17_req/6 gmem_addr_17_resp/8 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln185_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="2"/>
<pin id="185" dir="0" index="2" bw="32" slack="1"/>
<pin id="186" dir="0" index="3" bw="1" slack="0"/>
<pin id="187" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln185/7 "/>
</bind>
</comp>

<comp id="191" class="1004" name="sext_ln177_cast_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="62" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln177_cast/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln0_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="14" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln0_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="3" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln0_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="13" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln0_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="3" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln0_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="11" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln0_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="3" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln0_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln0_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="3" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln0_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="5" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="c_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="1"/>
<pin id="242" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="indvar_flatten3044_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="1"/>
<pin id="245" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten3044_load/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="empty_106_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_106/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_shl3_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="0" index="1" bw="2" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_shl4_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="2" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln177_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="14" slack="0"/>
<pin id="268" dir="0" index="1" bw="14" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln177/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln177_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="14" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="x_load_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="1"/>
<pin id="280" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="indvar_flatten2932_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="1"/>
<pin id="283" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten2932_load/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="indvar_flatten2949_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="1"/>
<pin id="286" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten2949_load/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="indvar_flatten2985_load_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="13" slack="1"/>
<pin id="289" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten2985_load/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln179_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="13" slack="0"/>
<pin id="292" dir="0" index="1" bw="13" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="select_ln177_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="3" slack="0"/>
<pin id="299" dir="0" index="2" bw="3" slack="0"/>
<pin id="300" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln177/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="select_ln177_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="6" slack="0"/>
<pin id="307" dir="0" index="2" bw="6" slack="0"/>
<pin id="308" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln177_2/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="select_ln177_3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="4" slack="0"/>
<pin id="315" dir="0" index="2" bw="4" slack="0"/>
<pin id="316" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln177_3/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="xor_ln177_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln177/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln184_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="0" index="1" bw="5" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln184/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="and_ln177_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln177/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln183_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln183/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="and_ln177_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln177_1/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln181_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="11" slack="0"/>
<pin id="352" dir="0" index="1" bw="11" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln181/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="and_ln177_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln177_2/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln179_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="or_ln179_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln179/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="empty_109_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="0"/>
<pin id="376" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_109/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="p_shl10_mid1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="0" index="1" bw="2" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl10_mid1/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="select_ln179_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="6" slack="0"/>
<pin id="389" dir="0" index="2" bw="6" slack="0"/>
<pin id="390" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln179_1/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="select_ln179_2_cast_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="6" slack="0"/>
<pin id="396" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln179_2_cast/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_shl11_mid1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="0" index="1" bw="2" slack="0"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl11_mid1/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="select_ln179_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="4" slack="0"/>
<pin id="409" dir="0" index="2" bw="4" slack="0"/>
<pin id="410" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln179_2/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln179_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="0"/>
<pin id="416" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="xor_ln179_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="or_ln179_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln179_1/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="and_ln179_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="and_ln179_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179_1/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="select_ln179_4_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="3" slack="0"/>
<pin id="445" dir="0" index="2" bw="3" slack="0"/>
<pin id="446" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln179_4/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="or_ln181_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln181/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="or_ln181_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln181_1/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="xor_ln181_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln181/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="and_ln181_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln181/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="or_ln183_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln183/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="or_ln183_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln183_1/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="select_ln183_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="5" slack="0"/>
<pin id="489" dir="0" index="2" bw="5" slack="0"/>
<pin id="490" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln183/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln185_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="0"/>
<pin id="496" dir="0" index="1" bw="5" slack="0"/>
<pin id="497" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185_1/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln185_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln184_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln184/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln183_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln183_1/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="select_ln183_2_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="8" slack="0"/>
<pin id="519" dir="0" index="2" bw="8" slack="0"/>
<pin id="520" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln183_2/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln181_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="11" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181_1/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="select_ln181_3_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="11" slack="0"/>
<pin id="533" dir="0" index="2" bw="11" slack="0"/>
<pin id="534" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln181_3/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln179_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="13" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179_1/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="select_ln179_5_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="13" slack="0"/>
<pin id="547" dir="0" index="2" bw="13" slack="0"/>
<pin id="548" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln179_5/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln184_store_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="14" slack="0"/>
<pin id="554" dir="0" index="1" bw="14" slack="1"/>
<pin id="555" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="store_ln184_store_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="13" slack="0"/>
<pin id="559" dir="0" index="1" bw="13" slack="1"/>
<pin id="560" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="store_ln184_store_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="3" slack="0"/>
<pin id="564" dir="0" index="1" bw="3" slack="1"/>
<pin id="565" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="store_ln184_store_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="11" slack="0"/>
<pin id="569" dir="0" index="1" bw="11" slack="1"/>
<pin id="570" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="store_ln184_store_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="0"/>
<pin id="574" dir="0" index="1" bw="8" slack="1"/>
<pin id="575" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="store_ln184_store_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="0"/>
<pin id="579" dir="0" index="1" bw="5" slack="1"/>
<pin id="580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="w_load_load_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="3" slack="3"/>
<pin id="584" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="select_ln181_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="2"/>
<pin id="587" dir="0" index="1" bw="3" slack="0"/>
<pin id="588" dir="0" index="2" bw="3" slack="0"/>
<pin id="589" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln181/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="add_ln183_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln183/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="select_ln183_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="2"/>
<pin id="600" dir="0" index="1" bw="3" slack="0"/>
<pin id="601" dir="0" index="2" bw="3" slack="0"/>
<pin id="602" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln183_1/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="select_ln183_1_cast_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="3" slack="0"/>
<pin id="607" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln183_1_cast/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="store_ln184_store_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="3" slack="0"/>
<pin id="611" dir="0" index="1" bw="3" slack="3"/>
<pin id="612" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="h_load_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="3" slack="4"/>
<pin id="616" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="b_load_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="3" slack="4"/>
<pin id="619" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln177_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="3" slack="0"/>
<pin id="622" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="empty_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="3" slack="0"/>
<pin id="626" dir="0" index="1" bw="13" slack="0"/>
<pin id="627" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln181_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="3" slack="0"/>
<pin id="632" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="p_shl6_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="6" slack="0"/>
<pin id="636" dir="0" index="1" bw="3" slack="0"/>
<pin id="637" dir="0" index="2" bw="1" slack="0"/>
<pin id="638" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="p_shl12_cast_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="6" slack="0"/>
<pin id="644" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl12_cast/5 "/>
</bind>
</comp>

<comp id="646" class="1004" name="empty_107_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="6" slack="0"/>
<pin id="648" dir="0" index="1" bw="3" slack="0"/>
<pin id="649" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_107/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="sext_ln183_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="7" slack="0"/>
<pin id="654" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln183/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln185_2_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="7" slack="0"/>
<pin id="658" dir="0" index="1" bw="15" slack="0"/>
<pin id="659" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185_2/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln177_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="3" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177_1/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln177_1_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="3" slack="0"/>
<pin id="670" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_1/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="p_mid13000_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="3" slack="0"/>
<pin id="674" dir="0" index="1" bw="13" slack="0"/>
<pin id="675" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid13000/5 "/>
</bind>
</comp>

<comp id="678" class="1004" name="select_ln177_1_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="3"/>
<pin id="680" dir="0" index="1" bw="15" slack="0"/>
<pin id="681" dir="0" index="2" bw="15" slack="0"/>
<pin id="682" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln177_1/5 "/>
</bind>
</comp>

<comp id="685" class="1004" name="select_ln177_4_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="3"/>
<pin id="687" dir="0" index="1" bw="15" slack="0"/>
<pin id="688" dir="0" index="2" bw="15" slack="0"/>
<pin id="689" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln177_4/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="select_ln177_5_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="3"/>
<pin id="694" dir="0" index="1" bw="3" slack="0"/>
<pin id="695" dir="0" index="2" bw="3" slack="0"/>
<pin id="696" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln177_5/5 "/>
</bind>
</comp>

<comp id="699" class="1004" name="select_ln179_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="3"/>
<pin id="701" dir="0" index="1" bw="3" slack="0"/>
<pin id="702" dir="0" index="2" bw="3" slack="0"/>
<pin id="703" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln179/5 "/>
</bind>
</comp>

<comp id="706" class="1004" name="select_ln179_3_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="3"/>
<pin id="708" dir="0" index="1" bw="15" slack="0"/>
<pin id="709" dir="0" index="2" bw="15" slack="0"/>
<pin id="710" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln179_3/5 "/>
</bind>
</comp>

<comp id="713" class="1004" name="add_ln181_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="3" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181/5 "/>
</bind>
</comp>

<comp id="719" class="1004" name="zext_ln181_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="3" slack="0"/>
<pin id="721" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_1/5 "/>
</bind>
</comp>

<comp id="723" class="1004" name="p_shl12_mid1_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="6" slack="0"/>
<pin id="725" dir="0" index="1" bw="3" slack="0"/>
<pin id="726" dir="0" index="2" bw="1" slack="0"/>
<pin id="727" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl12_mid1/5 "/>
</bind>
</comp>

<comp id="731" class="1004" name="p_shl12_cast_mid1_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="6" slack="0"/>
<pin id="733" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl12_cast_mid1/5 "/>
</bind>
</comp>

<comp id="735" class="1004" name="p_mid12943_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="6" slack="0"/>
<pin id="737" dir="0" index="1" bw="3" slack="0"/>
<pin id="738" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid12943/5 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sext_ln183_1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="7" slack="0"/>
<pin id="743" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln183_1/5 "/>
</bind>
</comp>

<comp id="745" class="1004" name="add_ln185_6_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="7" slack="0"/>
<pin id="747" dir="0" index="1" bw="15" slack="0"/>
<pin id="748" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185_6/5 "/>
</bind>
</comp>

<comp id="751" class="1004" name="select_ln181_1_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="3"/>
<pin id="753" dir="0" index="1" bw="15" slack="0"/>
<pin id="754" dir="0" index="2" bw="15" slack="0"/>
<pin id="755" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln181_1/5 "/>
</bind>
</comp>

<comp id="758" class="1004" name="select_ln181_2_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="3"/>
<pin id="760" dir="0" index="1" bw="3" slack="0"/>
<pin id="761" dir="0" index="2" bw="3" slack="0"/>
<pin id="762" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln181_2/5 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln185_2_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="12" slack="0"/>
<pin id="767" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185_2/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="add_ln185_5_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="12" slack="0"/>
<pin id="770" dir="0" index="1" bw="15" slack="0"/>
<pin id="771" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185_5/5 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_s_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="17" slack="0"/>
<pin id="776" dir="0" index="1" bw="15" slack="0"/>
<pin id="777" dir="0" index="2" bw="1" slack="0"/>
<pin id="778" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="sext_ln185_1_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="17" slack="0"/>
<pin id="784" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln185_1/5 "/>
</bind>
</comp>

<comp id="786" class="1004" name="add_ln185_4_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="17" slack="0"/>
<pin id="788" dir="0" index="1" bw="64" slack="4"/>
<pin id="789" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185_4/5 "/>
</bind>
</comp>

<comp id="791" class="1004" name="trunc_ln_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="62" slack="0"/>
<pin id="793" dir="0" index="1" bw="64" slack="0"/>
<pin id="794" dir="0" index="2" bw="3" slack="0"/>
<pin id="795" dir="0" index="3" bw="7" slack="0"/>
<pin id="796" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="801" class="1004" name="sext_ln185_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="62" slack="0"/>
<pin id="803" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln185/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="gmem_addr_17_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="64" slack="0"/>
<pin id="807" dir="0" index="1" bw="64" slack="0"/>
<pin id="808" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_17/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="store_ln184_store_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="3" slack="0"/>
<pin id="813" dir="0" index="1" bw="3" slack="4"/>
<pin id="814" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/5 "/>
</bind>
</comp>

<comp id="816" class="1004" name="store_ln184_store_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="3" slack="0"/>
<pin id="818" dir="0" index="1" bw="3" slack="4"/>
<pin id="819" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/5 "/>
</bind>
</comp>

<comp id="821" class="1004" name="gmem_addr_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="64" slack="0"/>
<pin id="823" dir="0" index="1" bw="64" slack="5"/>
<pin id="824" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/6 "/>
</bind>
</comp>

<comp id="827" class="1007" name="grp_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="5" slack="0"/>
<pin id="829" dir="0" index="1" bw="6" slack="0"/>
<pin id="830" dir="0" index="2" bw="6" slack="0"/>
<pin id="831" dir="0" index="3" bw="3" slack="0"/>
<pin id="832" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln185/2 zext_ln185_1/2 mul_ln185/2 add_ln185_3/4 "/>
</bind>
</comp>

<comp id="838" class="1005" name="x_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="5" slack="0"/>
<pin id="840" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="845" class="1005" name="w_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="3" slack="0"/>
<pin id="847" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="852" class="1005" name="indvar_flatten2932_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="0"/>
<pin id="854" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten2932 "/>
</bind>
</comp>

<comp id="859" class="1005" name="h_1_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="3" slack="0"/>
<pin id="861" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="866" class="1005" name="indvar_flatten2949_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="11" slack="0"/>
<pin id="868" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten2949 "/>
</bind>
</comp>

<comp id="873" class="1005" name="c_1_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="3" slack="0"/>
<pin id="875" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="880" class="1005" name="indvar_flatten2985_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="13" slack="0"/>
<pin id="882" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten2985 "/>
</bind>
</comp>

<comp id="887" class="1005" name="b_1_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="3" slack="0"/>
<pin id="889" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="b_1 "/>
</bind>
</comp>

<comp id="894" class="1005" name="indvar_flatten3044_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="14" slack="0"/>
<pin id="896" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten3044 "/>
</bind>
</comp>

<comp id="901" class="1005" name="afterRearrangeQKX_read_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="64" slack="4"/>
<pin id="903" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="afterRearrangeQKX_read "/>
</bind>
</comp>

<comp id="906" class="1005" name="sext_ln177_cast_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="64" slack="5"/>
<pin id="908" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln177_cast "/>
</bind>
</comp>

<comp id="911" class="1005" name="icmp_ln177_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="1"/>
<pin id="913" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln177 "/>
</bind>
</comp>

<comp id="915" class="1005" name="icmp_ln179_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="3"/>
<pin id="917" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln179 "/>
</bind>
</comp>

<comp id="922" class="1005" name="and_ln177_2_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="3"/>
<pin id="924" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="and_ln177_2 "/>
</bind>
</comp>

<comp id="927" class="1005" name="or_ln179_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="3"/>
<pin id="929" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="or_ln179 "/>
</bind>
</comp>

<comp id="932" class="1005" name="and_ln179_1_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="3"/>
<pin id="934" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="and_ln179_1 "/>
</bind>
</comp>

<comp id="938" class="1005" name="or_ln181_1_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="2"/>
<pin id="940" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln181_1 "/>
</bind>
</comp>

<comp id="943" class="1005" name="and_ln181_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="2"/>
<pin id="945" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln181 "/>
</bind>
</comp>

<comp id="948" class="1005" name="select_ln183_1_cast_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="12" slack="1"/>
<pin id="950" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln183_1_cast "/>
</bind>
</comp>

<comp id="953" class="1005" name="gmem_addr_17_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="1"/>
<pin id="955" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_17 "/>
</bind>
</comp>

<comp id="959" class="1005" name="gmem_addr_read_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="1"/>
<pin id="961" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="96" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="98" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="188"><net_src comp="100" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="102" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="190"><net_src comp="104" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="194"><net_src comp="164" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="36" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="249"><net_src comp="240" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="42" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="246" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="243" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="50" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="243" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="52" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="294"><net_src comp="287" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="54" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="32" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="240" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="309"><net_src comp="290" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="56" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="250" pin="3"/><net_sink comp="304" pin=2"/></net>

<net id="317"><net_src comp="290" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="44" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="258" pin="3"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="290" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="58" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="278" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="60" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="320" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="281" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="62" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="320" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="284" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="64" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="320" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="296" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="66" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="356" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="290" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="362" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="42" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="44" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="391"><net_src comp="356" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="378" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="304" pin="3"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="386" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="46" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="374" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="48" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="411"><net_src comp="356" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="398" pin="3"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="312" pin="3"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="406" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="350" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="58" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="290" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="332" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="424" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="344" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="424" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="356" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="362" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="296" pin="3"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="436" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="356" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="290" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="436" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="58" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="430" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="462" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="436" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="368" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="40" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="278" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="498"><net_src comp="414" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="486" pin="3"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="486" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="70" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="281" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="72" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="456" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="72" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="510" pin="2"/><net_sink comp="516" pin=2"/></net>

<net id="528"><net_src comp="284" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="74" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="535"><net_src comp="368" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="74" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="524" pin="2"/><net_sink comp="530" pin=2"/></net>

<net id="542"><net_src comp="287" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="76" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="290" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="76" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="538" pin="2"/><net_sink comp="544" pin=2"/></net>

<net id="556"><net_src comp="272" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="561"><net_src comp="544" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="566"><net_src comp="442" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="571"><net_src comp="530" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="516" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="581"><net_src comp="504" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="590"><net_src comp="32" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="591"><net_src comp="582" pin="1"/><net_sink comp="585" pin=2"/></net>

<net id="596"><net_src comp="585" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="66" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="603"><net_src comp="592" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="604"><net_src comp="585" pin="3"/><net_sink comp="598" pin=2"/></net>

<net id="608"><net_src comp="598" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="598" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="623"><net_src comp="617" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="620" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="78" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="614" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="80" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="614" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="32" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="645"><net_src comp="634" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="642" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="630" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="646" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="652" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="624" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="617" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="66" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="662" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="668" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="78" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="683"><net_src comp="672" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="684"><net_src comp="624" pin="2"/><net_sink comp="678" pin=2"/></net>

<net id="690"><net_src comp="672" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="691"><net_src comp="656" pin="2"/><net_sink comp="685" pin=2"/></net>

<net id="697"><net_src comp="662" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="698"><net_src comp="617" pin="1"/><net_sink comp="692" pin=2"/></net>

<net id="704"><net_src comp="32" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="705"><net_src comp="614" pin="1"/><net_sink comp="699" pin=2"/></net>

<net id="711"><net_src comp="678" pin="3"/><net_sink comp="706" pin=1"/></net>

<net id="712"><net_src comp="685" pin="3"/><net_sink comp="706" pin=2"/></net>

<net id="717"><net_src comp="699" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="66" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="722"><net_src comp="713" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="80" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="713" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="32" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="734"><net_src comp="723" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="739"><net_src comp="731" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="719" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="744"><net_src comp="735" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="749"><net_src comp="741" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="678" pin="3"/><net_sink comp="745" pin=1"/></net>

<net id="756"><net_src comp="745" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="757"><net_src comp="706" pin="3"/><net_sink comp="751" pin=2"/></net>

<net id="763"><net_src comp="713" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="764"><net_src comp="699" pin="3"/><net_sink comp="758" pin=2"/></net>

<net id="772"><net_src comp="765" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="751" pin="3"/><net_sink comp="768" pin=1"/></net>

<net id="779"><net_src comp="82" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="768" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="781"><net_src comp="48" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="785"><net_src comp="774" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="790"><net_src comp="782" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="797"><net_src comp="84" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="786" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="799"><net_src comp="86" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="800"><net_src comp="88" pin="0"/><net_sink comp="791" pin=3"/></net>

<net id="804"><net_src comp="791" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="809"><net_src comp="0" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="801" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="692" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="820"><net_src comp="758" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="825"><net_src comp="0" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="821" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="833"><net_src comp="500" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="834"><net_src comp="394" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="835"><net_src comp="68" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="836"><net_src comp="605" pin="1"/><net_sink comp="827" pin=3"/></net>

<net id="837"><net_src comp="827" pin="4"/><net_sink comp="765" pin=0"/></net>

<net id="841"><net_src comp="122" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="844"><net_src comp="838" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="848"><net_src comp="126" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="851"><net_src comp="845" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="855"><net_src comp="130" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="858"><net_src comp="852" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="862"><net_src comp="134" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="865"><net_src comp="859" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="869"><net_src comp="138" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="872"><net_src comp="866" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="876"><net_src comp="142" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="879"><net_src comp="873" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="883"><net_src comp="146" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="886"><net_src comp="880" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="890"><net_src comp="150" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="893"><net_src comp="887" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="897"><net_src comp="154" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="900"><net_src comp="894" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="904"><net_src comp="158" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="909"><net_src comp="191" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="914"><net_src comp="266" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="918"><net_src comp="290" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="921"><net_src comp="915" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="925"><net_src comp="356" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="930"><net_src comp="368" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="935"><net_src comp="436" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="941"><net_src comp="456" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="946"><net_src comp="468" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="951"><net_src comp="605" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="956"><net_src comp="805" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="962"><net_src comp="170" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="182" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {6 7 8 9 10 11 12 }
 - Input state : 
	Port: kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT : gmem | {6 }
	Port: kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT : sext_ln177 | {1 }
	Port: kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT : afterRearrangeQKX | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		empty_106 : 1
		p_shl3 : 2
		p_shl4 : 2
		icmp_ln177 : 1
		add_ln177 : 1
		br_ln177 : 2
		icmp_ln179 : 1
		select_ln177 : 2
		select_ln177_2 : 3
		select_ln177_3 : 3
		xor_ln177 : 2
		icmp_ln184 : 1
		and_ln177 : 2
		icmp_ln183 : 1
		and_ln177_1 : 2
		icmp_ln181 : 1
		and_ln177_2 : 2
		add_ln179 : 3
		or_ln179 : 2
		empty_109 : 4
		p_shl10_mid1 : 5
		select_ln179_1 : 6
		select_ln179_2_cast : 7
		p_shl11_mid1 : 5
		select_ln179_2 : 6
		zext_ln179 : 7
		xor_ln179 : 2
		or_ln179_1 : 2
		and_ln179 : 2
		and_ln179_1 : 2
		select_ln179_4 : 2
		or_ln181 : 2
		or_ln181_1 : 2
		xor_ln181 : 2
		and_ln181 : 2
		or_ln183 : 2
		or_ln183_1 : 2
		select_ln183 : 2
		add_ln185_1 : 3
		zext_ln185 : 4
		add_ln185 : 5
		zext_ln185_1 : 6
		mul_ln185 : 7
		add_ln184 : 3
		add_ln183_1 : 1
		select_ln183_2 : 2
		add_ln181_1 : 1
		select_ln181_3 : 2
		add_ln179_1 : 1
		select_ln179_5 : 2
		store_ln184 : 2
		store_ln184 : 3
		store_ln184 : 3
		store_ln184 : 3
		store_ln184 : 3
		store_ln184 : 4
	State 3
	State 4
		select_ln181 : 1
		add_ln183 : 2
		select_ln183_1 : 3
		select_ln183_1_cast : 4
		add_ln185_3 : 5
		store_ln184 : 4
	State 5
		zext_ln177 : 1
		empty : 2
		zext_ln181 : 1
		p_shl6 : 1
		p_shl12_cast : 2
		empty_107 : 3
		sext_ln183 : 4
		add_ln185_2 : 5
		add_ln177_1 : 1
		zext_ln177_1 : 2
		p_mid13000 : 3
		select_ln177_1 : 4
		select_ln177_4 : 6
		select_ln177_5 : 2
		select_ln179 : 1
		select_ln179_3 : 7
		add_ln181 : 2
		zext_ln181_1 : 3
		p_shl12_mid1 : 3
		p_shl12_cast_mid1 : 4
		p_mid12943 : 5
		sext_ln183_1 : 6
		add_ln185_6 : 7
		select_ln181_1 : 8
		select_ln181_2 : 3
		zext_ln185_2 : 1
		add_ln185_5 : 9
		tmp_s : 10
		sext_ln185_1 : 11
		add_ln185_4 : 12
		trunc_ln : 13
		sext_ln185 : 14
		gmem_addr_17 : 15
		store_ln184 : 3
		store_ln184 : 4
	State 6
		gmem_addr_read : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |          add_ln177_fu_272          |    0    |    0    |    21   |
|          |          add_ln179_fu_362          |    0    |    0    |    10   |
|          |         add_ln185_1_fu_494         |    0    |    0    |    12   |
|          |          add_ln184_fu_504          |    0    |    0    |    12   |
|          |         add_ln183_1_fu_510         |    0    |    0    |    15   |
|          |         add_ln181_1_fu_524         |    0    |    0    |    18   |
|    add   |         add_ln179_1_fu_538         |    0    |    0    |    20   |
|          |          add_ln183_fu_592          |    0    |    0    |    10   |
|          |         add_ln185_2_fu_656         |    0    |    0    |    22   |
|          |         add_ln177_1_fu_662         |    0    |    0    |    10   |
|          |          add_ln181_fu_713          |    0    |    0    |    10   |
|          |         add_ln185_6_fu_745         |    0    |    0    |    22   |
|          |         add_ln185_5_fu_768         |    0    |    0    |    22   |
|          |         add_ln185_4_fu_786         |    0    |    0    |    71   |
|----------|------------------------------------|---------|---------|---------|
|          |         select_ln177_fu_296        |    0    |    0    |    3    |
|          |        select_ln177_2_fu_304       |    0    |    0    |    6    |
|          |        select_ln177_3_fu_312       |    0    |    0    |    4    |
|          |        select_ln179_1_fu_386       |    0    |    0    |    6    |
|          |        select_ln179_2_fu_406       |    0    |    0    |    4    |
|          |        select_ln179_4_fu_442       |    0    |    0    |    3    |
|          |         select_ln183_fu_486        |    0    |    0    |    5    |
|          |        select_ln183_2_fu_516       |    0    |    0    |    8    |
|          |        select_ln181_3_fu_530       |    0    |    0    |    11   |
|  select  |        select_ln179_5_fu_544       |    0    |    0    |    13   |
|          |         select_ln181_fu_585        |    0    |    0    |    3    |
|          |        select_ln183_1_fu_598       |    0    |    0    |    3    |
|          |        select_ln177_1_fu_678       |    0    |    0    |    15   |
|          |        select_ln177_4_fu_685       |    0    |    0    |    15   |
|          |        select_ln177_5_fu_692       |    0    |    0    |    3    |
|          |         select_ln179_fu_699        |    0    |    0    |    3    |
|          |        select_ln179_3_fu_706       |    0    |    0    |    15   |
|          |        select_ln181_1_fu_751       |    0    |    0    |    15   |
|          |        select_ln181_2_fu_758       |    0    |    0    |    3    |
|----------|------------------------------------|---------|---------|---------|
|          |          icmp_ln177_fu_266         |    0    |    0    |    12   |
|          |          icmp_ln179_fu_290         |    0    |    0    |    12   |
|   icmp   |          icmp_ln184_fu_326         |    0    |    0    |    9    |
|          |          icmp_ln183_fu_338         |    0    |    0    |    11   |
|          |          icmp_ln181_fu_350         |    0    |    0    |    11   |
|----------|------------------------------------|---------|---------|---------|
|    sub   |          empty_107_fu_646          |    0    |    0    |    13   |
|          |          p_mid12943_fu_735         |    0    |    0    |    13   |
|----------|------------------------------------|---------|---------|---------|
|          |          and_ln177_fu_332          |    0    |    0    |    2    |
|          |         and_ln177_1_fu_344         |    0    |    0    |    2    |
|    and   |         and_ln177_2_fu_356         |    0    |    0    |    2    |
|          |          and_ln179_fu_430          |    0    |    0    |    2    |
|          |         and_ln179_1_fu_436         |    0    |    0    |    2    |
|          |          and_ln181_fu_468          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|          |           or_ln179_fu_368          |    0    |    0    |    2    |
|          |          or_ln179_1_fu_424         |    0    |    0    |    2    |
|    or    |           or_ln181_fu_450          |    0    |    0    |    2    |
|          |          or_ln181_1_fu_456         |    0    |    0    |    2    |
|          |           or_ln183_fu_474          |    0    |    0    |    2    |
|          |          or_ln183_1_fu_480         |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|    mul   |            empty_fu_624            |    0    |    0    |    4    |
|          |          p_mid13000_fu_672         |    0    |    0    |    4    |
|----------|------------------------------------|---------|---------|---------|
|          |          xor_ln177_fu_320          |    0    |    0    |    2    |
|    xor   |          xor_ln179_fu_418          |    0    |    0    |    2    |
|          |          xor_ln181_fu_462          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
| addmuladd|             grp_fu_827             |    1    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          | afterRearrangeQKX_read_read_fu_158 |    0    |    0    |    0    |
|   read   |     sext_ln177_read_read_fu_164    |    0    |    0    |    0    |
|          |     gmem_addr_read_read_fu_170     |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
| writeresp|        grp_writeresp_fu_175        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   write  |      write_ln185_write_fu_182      |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |       sext_ln177_cast_fu_191       |    0    |    0    |    0    |
|          |          sext_ln183_fu_652         |    0    |    0    |    0    |
|   sext   |         sext_ln183_1_fu_741        |    0    |    0    |    0    |
|          |         sext_ln185_1_fu_782        |    0    |    0    |    0    |
|          |          sext_ln185_fu_801         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   trunc  |          empty_106_fu_246          |    0    |    0    |    0    |
|          |          empty_109_fu_374          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            p_shl3_fu_250           |    0    |    0    |    0    |
|          |            p_shl4_fu_258           |    0    |    0    |    0    |
|          |         p_shl10_mid1_fu_378        |    0    |    0    |    0    |
|bitconcatenate|         p_shl11_mid1_fu_398        |    0    |    0    |    0    |
|          |            p_shl6_fu_634           |    0    |    0    |    0    |
|          |         p_shl12_mid1_fu_723        |    0    |    0    |    0    |
|          |            tmp_s_fu_774            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |     select_ln179_2_cast_fu_394     |    0    |    0    |    0    |
|          |          zext_ln179_fu_414         |    0    |    0    |    0    |
|          |          zext_ln185_fu_500         |    0    |    0    |    0    |
|          |     select_ln183_1_cast_fu_605     |    0    |    0    |    0    |
|          |          zext_ln177_fu_620         |    0    |    0    |    0    |
|   zext   |          zext_ln181_fu_630         |    0    |    0    |    0    |
|          |         p_shl12_cast_fu_642        |    0    |    0    |    0    |
|          |         zext_ln177_1_fu_668        |    0    |    0    |    0    |
|          |         zext_ln181_1_fu_719        |    0    |    0    |    0    |
|          |      p_shl12_cast_mid1_fu_731      |    0    |    0    |    0    |
|          |         zext_ln185_2_fu_765        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|partselect|           trunc_ln_fu_791          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    1    |    0    |   532   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|afterRearrangeQKX_read_reg_901|   64   |
|      and_ln177_2_reg_922     |    1   |
|      and_ln179_1_reg_932     |    1   |
|       and_ln181_reg_943      |    1   |
|          b_1_reg_887         |    3   |
|          c_1_reg_873         |    3   |
|     gmem_addr_17_reg_953     |   32   |
|    gmem_addr_read_reg_959    |   32   |
|          h_1_reg_859         |    3   |
|      icmp_ln177_reg_911      |    1   |
|      icmp_ln179_reg_915      |    1   |
|  indvar_flatten2932_reg_852  |    8   |
|  indvar_flatten2949_reg_866  |   11   |
|  indvar_flatten2985_reg_880  |   13   |
|  indvar_flatten3044_reg_894  |   14   |
|       or_ln179_reg_927       |    1   |
|      or_ln181_1_reg_938      |    1   |
|  select_ln183_1_cast_reg_948 |   12   |
|    sext_ln177_cast_reg_906   |   64   |
|           w_reg_845          |    3   |
|           x_reg_838          |    5   |
+------------------------------+--------+
|             Total            |   274  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_175 |  p0  |   2  |   1  |    2   |
|      grp_fu_827      |  p0  |   2  |   5  |   10   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   12   ||  0.774  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   532  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   274  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   274  |   541  |
+-----------+--------+--------+--------+--------+
