{"Ikuo Nishioka": [0, ["A minicomputerized automatic layout system for two-layer printed wiring boards", ["Ikuo Nishioka", "Takuji Kurimoto", "Hisao Nishida"], "http://dl.acm.org/citation.cfm?id=809099", 11, "dac", 1977]], "Takuji Kurimoto": [0, ["A minicomputerized automatic layout system for two-layer printed wiring boards", ["Ikuo Nishioka", "Takuji Kurimoto", "Hisao Nishida"], "http://dl.acm.org/citation.cfm?id=809099", 11, "dac", 1977]], "Hisao Nishida": [0, ["A minicomputerized automatic layout system for two-layer printed wiring boards", ["Ikuo Nishioka", "Takuji Kurimoto", "Hisao Nishida"], "http://dl.acm.org/citation.cfm?id=809099", 11, "dac", 1977]], "Ivan Dobes": [0, ["A multi-contouring algorithm", ["Ivan Dobes"], "http://dl.acm.org/citation.cfm?id=809100", 0, "dac", 1977]], "W. G. Cage": [0, ["A rectangle-probe router for multilayer P.C. boards", ["W. G. Cage", "Robert J. Smith II"], "http://dl.acm.org/citation.cfm?id=809101", 10, "dac", 1977]], "Robert J. Smith II": [0, ["A rectangle-probe router for multilayer P.C. boards", ["W. G. Cage", "Robert J. Smith II"], "http://dl.acm.org/citation.cfm?id=809101", 10, "dac", 1977], ["Software engineering techniques in design automation&madash;a tutorial", ["Robert J. Smith II"], "http://dl.acm.org/citation.cfm?id=809175", 13, "dac", 1977]], "Prathima Agrawal": [0, ["Some theoretical aspects of algorithmic routing", ["Prathima Agrawal", "Melvin A. Breuer"], "http://dl.acm.org/citation.cfm?id=809102", 9, "dac", 1977]], "Melvin A. Breuer": [0, ["Some theoretical aspects of algorithmic routing", ["Prathima Agrawal", "Melvin A. Breuer"], "http://dl.acm.org/citation.cfm?id=809102", 9, "dac", 1977], ["Concurrent fault simulation and functional level modeling", ["Miron Abramovici", "Melvin A. Breuer", "K. Kumar"], "http://dl.acm.org/citation.cfm?id=809116", 10, "dac", 1977], ["A class of min-cut placement algorithms", ["Melvin A. Breuer"], "http://dl.acm.org/citation.cfm?id=809144", 7, "dac", 1977]], "William R. Heller": [0, ["Prediction of wiring space requirements for LSI", ["William R. Heller", "W. F. Michail", "Wilm E. Donath"], "http://dl.acm.org/citation.cfm?id=809103", 11, "dac", 1977]], "W. F. Michail": [0, ["Prediction of wiring space requirements for LSI", ["William R. Heller", "W. F. Michail", "Wilm E. Donath"], "http://dl.acm.org/citation.cfm?id=809103", 11, "dac", 1977]], "Wilm E. Donath": [0, ["Prediction of wiring space requirements for LSI", ["William R. Heller", "W. F. Michail", "Wilm E. Donath"], "http://dl.acm.org/citation.cfm?id=809103", 11, "dac", 1977]], "Donald P. Peterson": [0, ["Computer/interactive cleanup of non-gridded PWB's after automatic routing", ["Donald P. Peterson"], "http://dl.acm.org/citation.cfm?id=809104", 15, "dac", 1977]], "Predrag G. Kovijanic": [0, ["A new look at test generation and verification", ["Predrag G. Kovijanic"], "http://dl.acm.org/citation.cfm?id=809105", 6, "dac", 1977]], "R. H. Somaia": [0, ["An automated simultaneous probing system for testing complex logic assemblies 'the bed of nails system'", ["R. H. Somaia"], "http://dl.acm.org/citation.cfm?id=809106", 4, "dac", 1977]], "Klaus Pfeuffer": [0, ["Computer aided test pattern generation for digital processors", ["Klaus Pfeuffer"], "http://dl.acm.org/citation.cfm?id=809107", 10, "dac", 1977]], "Akihiko Yamada": [0, ["Automatic test generation for large digital circuits", ["Akihiko Yamada", "Nobuo Wakatsuki", "Hideo Shibano", "Osamu Itoh", "Kyoji Tomita", "Shigehiro Funatsu"], "http://dl.acm.org/citation.cfm?id=809108", 6, "dac", 1977]], "Nobuo Wakatsuki": [0, ["Automatic test generation for large digital circuits", ["Akihiko Yamada", "Nobuo Wakatsuki", "Hideo Shibano", "Osamu Itoh", "Kyoji Tomita", "Shigehiro Funatsu"], "http://dl.acm.org/citation.cfm?id=809108", 6, "dac", 1977]], "Hideo Shibano": [0, ["Automatic test generation for large digital circuits", ["Akihiko Yamada", "Nobuo Wakatsuki", "Hideo Shibano", "Osamu Itoh", "Kyoji Tomita", "Shigehiro Funatsu"], "http://dl.acm.org/citation.cfm?id=809108", 6, "dac", 1977]], "Osamu Itoh": [0, ["Automatic test generation for large digital circuits", ["Akihiko Yamada", "Nobuo Wakatsuki", "Hideo Shibano", "Osamu Itoh", "Kyoji Tomita", "Shigehiro Funatsu"], "http://dl.acm.org/citation.cfm?id=809108", 6, "dac", 1977]], "Kyoji Tomita": [0, ["Automatic test generation for large digital circuits", ["Akihiko Yamada", "Nobuo Wakatsuki", "Hideo Shibano", "Osamu Itoh", "Kyoji Tomita", "Shigehiro Funatsu"], "http://dl.acm.org/citation.cfm?id=809108", 6, "dac", 1977]], "Shigehiro Funatsu": [0, ["Automatic test generation for large digital circuits", ["Akihiko Yamada", "Nobuo Wakatsuki", "Hideo Shibano", "Osamu Itoh", "Kyoji Tomita", "Shigehiro Funatsu"], "http://dl.acm.org/citation.cfm?id=809108", 6, "dac", 1977]], "Richard E. Strebendt": [0, ["Heuristic enhancement of an algorithmic test generator", ["Richard E. Strebendt"], "http://dl.acm.org/citation.cfm?id=809109", 4, "dac", 1977]], "Thomas J. Snethen": [0, ["Simulator-oriented fault test generator", ["Thomas J. Snethen"], "http://dl.acm.org/citation.cfm?id=809110", 6, "dac", 1977]], "Patricia Fulton": [0, ["Tools for map graphics", ["Patricia Fulton"], "http://dl.acm.org/citation.cfm?id=809111", 7, "dac", 1977]], "Mark Domaszewicz": [0, ["Flight test analysis of missile control systems", ["Mark Domaszewicz"], "http://dl.acm.org/citation.cfm?id=809112", 8, "dac", 1977]], "Richard S. Hall": [0, ["MIDAS an on-line real time material system", ["Richard S. Hall"], "http://dl.acm.org/citation.cfm?id=809113", 3, "dac", 1977]], "Ned L. Brown": [0, ["Using a computer aided graphics system to help design and draft automotive components", ["Ned L. Brown"], "http://dl.acm.org/citation.cfm?id=809114", 6, "dac", 1977]], "James J. Strunge": [0, ["Fault modeling in a hierarchical simulator", ["James J. Strunge"], "http://dl.acm.org/citation.cfm?id=809115", 10, "dac", 1977]], "Miron Abramovici": [0, ["Concurrent fault simulation and functional level modeling", ["Miron Abramovici", "Melvin A. Breuer", "K. Kumar"], "http://dl.acm.org/citation.cfm?id=809116", 10, "dac", 1977]], "K. Kumar": [0, ["Concurrent fault simulation and functional level modeling", ["Miron Abramovici", "Melvin A. Breuer", "K. Kumar"], "http://dl.acm.org/citation.cfm?id=809116", 10, "dac", 1977]], "Y. Eric Cho": [4.787095349456649e-05, ["Floss: An approach to automated layout for high-volume designs", ["Y. Eric Cho", "A. J. Korenjak", "David E. Stockton"], "http://dl.acm.org/citation.cfm?id=809117", 4, "dac", 1977]], "A. J. Korenjak": [0, ["Floss: An approach to automated layout for high-volume designs", ["Y. Eric Cho", "A. J. Korenjak", "David E. Stockton"], "http://dl.acm.org/citation.cfm?id=809117", 4, "dac", 1977]], "David E. Stockton": [0, ["Floss: An approach to automated layout for high-volume designs", ["Y. Eric Cho", "A. J. Korenjak", "David E. Stockton"], "http://dl.acm.org/citation.cfm?id=809117", 4, "dac", 1977]], "Albert E. Ruehli": [0, ["Analytical power/timing optimization technique for digital system", ["Albert E. Ruehli", "Peter K. Wolff Sr.", "Gerald Goertzel"], "http://dl.acm.org/citation.cfm?id=809118", 5, "dac", 1977], ["An experimental system for power/timing optimization of LSI chips", ["Barbara J. Agule", "Jean Davies Lesser", "Albert E. Ruehli", "Peter K. Wolff Sr."], "http://dl.acm.org/citation.cfm?id=809119", 6, "dac", 1977]], "Peter K. Wolff Sr.": [0, ["Analytical power/timing optimization technique for digital system", ["Albert E. Ruehli", "Peter K. Wolff Sr.", "Gerald Goertzel"], "http://dl.acm.org/citation.cfm?id=809118", 5, "dac", 1977], ["An experimental system for power/timing optimization of LSI chips", ["Barbara J. Agule", "Jean Davies Lesser", "Albert E. Ruehli", "Peter K. Wolff Sr."], "http://dl.acm.org/citation.cfm?id=809119", 6, "dac", 1977]], "Gerald Goertzel": [0, ["Analytical power/timing optimization technique for digital system", ["Albert E. Ruehli", "Peter K. Wolff Sr.", "Gerald Goertzel"], "http://dl.acm.org/citation.cfm?id=809118", 5, "dac", 1977], ["Designing with LCD: language for computer design", ["Carlo J. Evangelisti", "Gerald Goertzel", "Hillel Ofek"], "http://dl.acm.org/citation.cfm?id=809156", 8, "dac", 1977]], "Barbara J. Agule": [0, ["An experimental system for power/timing optimization of LSI chips", ["Barbara J. Agule", "Jean Davies Lesser", "Albert E. Ruehli", "Peter K. Wolff Sr."], "http://dl.acm.org/citation.cfm?id=809119", 6, "dac", 1977]], "Jean Davies Lesser": [0, ["An experimental system for power/timing optimization of LSI chips", ["Barbara J. Agule", "Jean Davies Lesser", "Albert E. Ruehli", "Peter K. Wolff Sr."], "http://dl.acm.org/citation.cfm?id=809119", 6, "dac", 1977]], "Konrad W. Koller": [0, ["The siemens-avesta-system for computer-aided design of MOS-standard cell circuits", ["Konrad W. Koller", "Ulrich Lauther"], "http://dl.acm.org/citation.cfm?id=809120", 5, "dac", 1977]], "Ulrich Lauther": [0, ["The siemens-avesta-system for computer-aided design of MOS-standard cell circuits", ["Konrad W. Koller", "Ulrich Lauther"], "http://dl.acm.org/citation.cfm?id=809120", 5, "dac", 1977]], "Nigel R. Crocker": [0, ["Automatic ECL LSI design", ["Nigel R. Crocker", "R. W. McGuffin", "A. Micklethwaite"], "http://dl.acm.org/citation.cfm?id=809121", 10, "dac", 1977]], "R. W. McGuffin": [0, ["Automatic ECL LSI design", ["Nigel R. Crocker", "R. W. McGuffin", "A. Micklethwaite"], "http://dl.acm.org/citation.cfm?id=809121", 10, "dac", 1977]], "A. Micklethwaite": [0, ["Automatic ECL LSI design", ["Nigel R. Crocker", "R. W. McGuffin", "A. Micklethwaite"], "http://dl.acm.org/citation.cfm?id=809121", 10, "dac", 1977]], "K. Bedard": [0, ["A production PCB layout system on a minicomputer", ["K. Bedard", "Serge Fournier", "B. Shastry", "U. Stockburger"], "http://dl.acm.org/citation.cfm?id=809122", 6, "dac", 1977]], "Serge Fournier": [0, ["A production PCB layout system on a minicomputer", ["K. Bedard", "Serge Fournier", "B. Shastry", "U. Stockburger"], "http://dl.acm.org/citation.cfm?id=809122", 6, "dac", 1977]], "B. Shastry": [0, ["A production PCB layout system on a minicomputer", ["K. Bedard", "Serge Fournier", "B. Shastry", "U. Stockburger"], "http://dl.acm.org/citation.cfm?id=809122", 6, "dac", 1977]], "U. Stockburger": [0, ["A production PCB layout system on a minicomputer", ["K. Bedard", "Serge Fournier", "B. Shastry", "U. Stockburger"], "http://dl.acm.org/citation.cfm?id=809122", 6, "dac", 1977]], "Teresa de Pedro": [0, ["DOCIL: An automatic system for printed circuit board (PCB) designing. A board description language and an algorithm to connect a set of points", ["Teresa de Pedro", "Ricardo Garcia"], "http://dl.acm.org/citation.cfm?id=809123", 8, "dac", 1977]], "Ricardo Garcia": [0, ["DOCIL: An automatic system for printed circuit board (PCB) designing. A board description language and an algorithm to connect a set of points", ["Teresa de Pedro", "Ricardo Garcia"], "http://dl.acm.org/citation.cfm?id=809123", 8, "dac", 1977]], "Andrew J. Matthews": [0, ["A human engineered PCB design system", ["Andrew J. Matthews"], "http://dl.acm.org/citation.cfm?id=809124", 5, "dac", 1977]], "Franz J. Rammig": [0, ["A concept for the editing of hardware resulting in an automatic hardware-editor", ["Franz J. Rammig"], "http://dl.acm.org/citation.cfm?id=809125", 7, "dac", 1977]], "I. L. Morris": [0, ["Simulation of large communications networks using SPIN", ["I. L. Morris", "J. McNulty", "R. Gee"], "http://dl.acm.org/citation.cfm?id=809126", 11, "dac", 1977]], "J. McNulty": [0, ["Simulation of large communications networks using SPIN", ["I. L. Morris", "J. McNulty", "R. Gee"], "http://dl.acm.org/citation.cfm?id=809126", 11, "dac", 1977]], "R. Gee": [0, ["Simulation of large communications networks using SPIN", ["I. L. Morris", "J. McNulty", "R. Gee"], "http://dl.acm.org/citation.cfm?id=809126", 11, "dac", 1977]], "Yacoub M. El-Ziq": [0, ["Logic design automation of diagnosable MOS combinational logic networks", ["Yacoub M. El-Ziq", "Stephen Y. H. Su"], "http://dl.acm.org/citation.cfm?id=809127", 11, "dac", 1977]], "Stephen Y. H. Su": [0, ["Logic design automation of diagnosable MOS combinational logic networks", ["Yacoub M. El-Ziq", "Stephen Y. H. Su"], "http://dl.acm.org/citation.cfm?id=809127", 11, "dac", 1977]], "Bengt Magnhagen": [0, ["Practical experiences from signal probability simulation of digital designs", ["Bengt Magnhagen"], "http://dl.acm.org/citation.cfm?id=809128", 4, "dac", 1977]], "Ajoy K. Bose": [0, ["Detection of static and dynamic hazards in logic nets", ["Ajoy K. Bose", "Stephen A. Szygenda"], "http://dl.acm.org/citation.cfm?id=809129", 5, "dac", 1977]], "Stephen A. Szygenda": [0, ["Detection of static and dynamic hazards in logic nets", ["Ajoy K. Bose", "Stephen A. Szygenda"], "http://dl.acm.org/citation.cfm?id=809129", 5, "dac", 1977]], "James R. Armstrong": [0, ["Simulation techniques for microprocessors", ["James R. Armstrong", "Garry W. Woodruff"], "http://dl.acm.org/citation.cfm?id=809130", 5, "dac", 1977]], "Garry W. Woodruff": [0, ["Simulation techniques for microprocessors", ["James R. Armstrong", "Garry W. Woodruff"], "http://dl.acm.org/citation.cfm?id=809130", 5, "dac", 1977]], "Donald M. Schuler": [0, ["An efficient method of fault simulation for digital circuits modeled from boolean gates and memories", ["Donald M. Schuler", "Roger K. Cleghorn"], "http://dl.acm.org/citation.cfm?id=809131", 9, "dac", 1977]], "Roger K. Cleghorn": [0, ["An efficient method of fault simulation for digital circuits modeled from boolean gates and memories", ["Donald M. Schuler", "Roger K. Cleghorn"], "http://dl.acm.org/citation.cfm?id=809131", 9, "dac", 1977]], "Elliott E. Dudnik": [0, ["Uncertainty and optimization in the design of building subsystems", ["Elliott E. Dudnik"], "http://dl.acm.org/citation.cfm?id=809132", 5, "dac", 1977]], "Michael Kennedy": [0, ["Symbols, graphics and architectural education: The pagan experience", ["Michael Kennedy"], "http://dl.acm.org/citation.cfm?id=809133", 10, "dac", 1977], ["Computer aided design college of architecture University of Kentucky", ["Michael Kennedy"], "http://dl.acm.org/citation.cfm?id=809141", 0, "dac", 1977]], "Donald E. Bergeson": [0, ["An affordable approach to an architectural computer system", ["Donald E. Bergeson", "Robert Babbin"], "http://dl.acm.org/citation.cfm?id=809134", 11, "dac", 1977]], "Robert Babbin": [0, ["An affordable approach to an architectural computer system", ["Donald E. Bergeson", "Robert Babbin"], "http://dl.acm.org/citation.cfm?id=809134", 11, "dac", 1977]], "Barry Jackson": [0, ["Evolution of a spatial allocation system: Allocate", ["Barry Jackson"], "http://dl.acm.org/citation.cfm?id=809135", 0, "dac", 1977]], "Edward F. Smith": [0, ["THE SITE MACHINE Computer-aided instruction in architectural education", ["Edward F. Smith"], "http://dl.acm.org/citation.cfm?id=809136", 9, "dac", 1977]], "Robert Simpson Frew": [0, ["Computer aided design in North American Schools of Architecture", ["Robert Simpson Frew"], "http://dl.acm.org/citation.cfm?id=809137", 2, "dac", 1977], ["Yale school of architecture", ["Robert Simpson Frew"], "http://dl.acm.org/citation.cfm?id=809143", 0, "dac", 1977]], "Gordon A. Gebert": [0, ["Computer-aided design and practice in city college school of architecture", ["Gordon A. Gebert"], "http://dl.acm.org/citation.cfm?id=809138", 2, "dac", 1977]], "Eric Teicholz": [0, ["Computer-aided architectural design", ["Eric Teicholz"], "http://dl.acm.org/citation.cfm?id=809139", 0, "dac", 1977]], "Kenneth E. Tanaka": [0, ["Department of architecture university of illinois", ["Kenneth E. Tanaka", "Donald E. Berseson"], "http://dl.acm.org/citation.cfm?id=809140", 0, "dac", 1977]], "Donald E. Berseson": [0, ["Department of architecture university of illinois", ["Kenneth E. Tanaka", "Donald E. Berseson"], "http://dl.acm.org/citation.cfm?id=809140", 0, "dac", 1977]], "Robert J. Hogan": [0, ["A second chance at automation as a design tool", ["Robert J. Hogan"], "http://dl.acm.org/citation.cfm?id=809142", 0, "dac", 1977]], "K. H. Khokhani": [0, ["The chip layout problem: A placement procedure for lsi", ["K. H. Khokhani", "Arvind M. Patel"], "http://dl.acm.org/citation.cfm?id=809145", 7, "dac", 1977], ["The chip layout problem: An automatic wiring procedure", ["K. A. Chen", "Michael Feuer", "K. H. Khokhani", "Ning Nan", "S. Schmidt"], "http://dl.acm.org/citation.cfm?id=809146", 5, "dac", 1977]], "Arvind M. Patel": [0, ["The chip layout problem: A placement procedure for lsi", ["K. H. Khokhani", "Arvind M. Patel"], "http://dl.acm.org/citation.cfm?id=809145", 7, "dac", 1977]], "K. A. Chen": [0, ["The chip layout problem: An automatic wiring procedure", ["K. A. Chen", "Michael Feuer", "K. H. Khokhani", "Ning Nan", "S. Schmidt"], "http://dl.acm.org/citation.cfm?id=809146", 5, "dac", 1977]], "Michael Feuer": [0, ["The chip layout problem: An automatic wiring procedure", ["K. A. Chen", "Michael Feuer", "K. H. Khokhani", "Ning Nan", "S. Schmidt"], "http://dl.acm.org/citation.cfm?id=809146", 5, "dac", 1977]], "Ning Nan": [0, ["The chip layout problem: An automatic wiring procedure", ["K. A. Chen", "Michael Feuer", "K. H. Khokhani", "Ning Nan", "S. Schmidt"], "http://dl.acm.org/citation.cfm?id=809146", 5, "dac", 1977]], "S. Schmidt": [0, ["The chip layout problem: An automatic wiring procedure", ["K. A. Chen", "Michael Feuer", "K. H. Khokhani", "Ning Nan", "S. Schmidt"], "http://dl.acm.org/citation.cfm?id=809146", 5, "dac", 1977]], "Henry S. Baird": [0, ["Fast algorithms for LSI artwork analysis", ["Henry S. Baird"], "http://dl.acm.org/citation.cfm?id=809147", 9, "dac", 1977]], "R. M. Allgair": [0, ["A comprehensive approach to a connectivity audit, or a fruitful comparison of apples and oranges", ["R. M. Allgair", "D. S. Evans"], "http://dl.acm.org/citation.cfm?id=809148", 10, "dac", 1977]], "D. S. Evans": [0, ["A comprehensive approach to a connectivity audit, or a fruitful comparison of apples and oranges", ["R. M. Allgair", "D. S. Evans"], "http://dl.acm.org/citation.cfm?id=809148", 10, "dac", 1977]], "Kenji Yoshida": [0, ["A layout checking system for large scale integrated circuits", ["Kenji Yoshida", "Takashi Mitsuhashi", "Yasuo Nakada", "Toshiaki Chiba", "Kiyoshi Ogita", "Shinji Nakatsuka"], "http://dl.acm.org/citation.cfm?id=809149", 9, "dac", 1977]], "Takashi Mitsuhashi": [0, ["A layout checking system for large scale integrated circuits", ["Kenji Yoshida", "Takashi Mitsuhashi", "Yasuo Nakada", "Toshiaki Chiba", "Kiyoshi Ogita", "Shinji Nakatsuka"], "http://dl.acm.org/citation.cfm?id=809149", 9, "dac", 1977]], "Yasuo Nakada": [0, ["A layout checking system for large scale integrated circuits", ["Kenji Yoshida", "Takashi Mitsuhashi", "Yasuo Nakada", "Toshiaki Chiba", "Kiyoshi Ogita", "Shinji Nakatsuka"], "http://dl.acm.org/citation.cfm?id=809149", 9, "dac", 1977]], "Toshiaki Chiba": [0, ["A layout checking system for large scale integrated circuits", ["Kenji Yoshida", "Takashi Mitsuhashi", "Yasuo Nakada", "Toshiaki Chiba", "Kiyoshi Ogita", "Shinji Nakatsuka"], "http://dl.acm.org/citation.cfm?id=809149", 9, "dac", 1977]], "Kiyoshi Ogita": [0, ["A layout checking system for large scale integrated circuits", ["Kenji Yoshida", "Takashi Mitsuhashi", "Yasuo Nakada", "Toshiaki Chiba", "Kiyoshi Ogita", "Shinji Nakatsuka"], "http://dl.acm.org/citation.cfm?id=809149", 9, "dac", 1977]], "Shinji Nakatsuka": [0, ["A layout checking system for large scale integrated circuits", ["Kenji Yoshida", "Takashi Mitsuhashi", "Yasuo Nakada", "Toshiaki Chiba", "Kiyoshi Ogita", "Shinji Nakatsuka"], "http://dl.acm.org/citation.cfm?id=809149", 9, "dac", 1977]], "Justin E. Harlow III": [0, ["The open shop interactive mask design operation at harris semiconductor", ["Justin E. Harlow III"], "http://dl.acm.org/citation.cfm?id=809150", 5, "dac", 1977]], "Max Amon": [0, ["Automatic optical design with accos v program", ["Max Amon"], "http://dl.acm.org/citation.cfm?id=809151", 5, "dac", 1977]], "A. Bobas": [0, ["A design automation system for printed circuit board assemblies", ["A. Bobas", "J. Valihora"], "http://dl.acm.org/citation.cfm?id=809152", 10, "dac", 1977]], "J. Valihora": [0, ["A design automation system for printed circuit board assemblies", ["A. Bobas", "J. Valihora"], "http://dl.acm.org/citation.cfm?id=809152", 10, "dac", 1977]], "Chester W. Waldvogel": [0, ["Computer designed multilayer hybrid substrate using thick film technology", ["Chester W. Waldvogel"], "http://dl.acm.org/citation.cfm?id=809153", 3, "dac", 1977]], "Howard E. Krohn": [0, ["Design verification of large scientific computers", ["Howard E. Krohn"], "http://dl.acm.org/citation.cfm?id=809154", 8, "dac", 1977]], "William A. Noon": [0, ["A Design Verification and Logic Validation System", ["William A. Noon"], "http://dl.acm.org/citation.cfm?id=809155", 7, "dac", 1977]], "Carlo J. Evangelisti": [0, ["Designing with LCD: language for computer design", ["Carlo J. Evangelisti", "Gerald Goertzel", "Hillel Ofek"], "http://dl.acm.org/citation.cfm?id=809156", 8, "dac", 1977]], "Hillel Ofek": [0, ["Designing with LCD: language for computer design", ["Carlo J. Evangelisti", "Gerald Goertzel", "Hillel Ofek"], "http://dl.acm.org/citation.cfm?id=809156", 8, "dac", 1977]], "William M. van Cleemput": [0, ["An hierarchical language for the structural description of digital systems", ["William M. van Cleemput"], "http://dl.acm.org/citation.cfm?id=809157", 9, "dac", 1977]], "Robert P. Larsen": [0, ["Cost effective layout digitizing and mask pen plotting of custom microelectronic devices", ["Robert P. Larsen"], "http://dl.acm.org/citation.cfm?id=809158", 5, "dac", 1977]], "Richard C. Jaffe": [0, ["Automating analog circuit diagrams using a list processing language", ["Richard C. Jaffe", "Joseph P. Young"], "http://dl.acm.org/citation.cfm?id=809159", 5, "dac", 1977]], "Joseph P. Young": [0, ["Automating analog circuit diagrams using a list processing language", ["Richard C. Jaffe", "Joseph P. Young"], "http://dl.acm.org/citation.cfm?id=809159", 5, "dac", 1977]], "Hedayat Markus Bayegan": [0, ["CASS: Computer aided schematic system", ["Hedayat Markus Bayegan"], "http://dl.acm.org/citation.cfm?id=809160", 9, "dac", 1977]], "Carol A. Linden": [0, ["Manipulation of design data", ["Carol A. Linden"], "http://dl.acm.org/citation.cfm?id=809161", 6, "dac", 1977]], "Donald E. Thomas": [0, ["Measuring designer performance to verify design automation systems", ["Donald E. Thomas", "Daniel P. Siewiorek"], "http://dl.acm.org/citation.cfm?id=809162", 8, "dac", 1977]], "Daniel P. Siewiorek": [0, ["Measuring designer performance to verify design automation systems", ["Donald E. Thomas", "Daniel P. Siewiorek"], "http://dl.acm.org/citation.cfm?id=809162", 8, "dac", 1977]], "Frank E. Swiatek": [0, ["A design automation system for telephone electronic switching system", ["Frank E. Swiatek"], "http://dl.acm.org/citation.cfm?id=809163", 6, "dac", 1977]], "Denis K. Carley": [0, ["SWESS - the middle system of a design automation network", ["Denis K. Carley"], "http://dl.acm.org/citation.cfm?id=809164", 6, "dac", 1977]], "Michael E. Walsh": [0, ["SPIDER - a Computer Aided Manufacturing Network", ["Michael E. Walsh"], "http://dl.acm.org/citation.cfm?id=809165", 6, "dac", 1977]], "R. W. Srch": [0, ["PIRAMED project an integrated CAD/CAM system development", ["R. W. Srch"], "http://dl.acm.org/citation.cfm?id=809166", 8, "dac", 1977]], "J. Robert Heath": [0, ["CDL - A tool for concurrent hardware and software development", ["J. Robert Heath", "B. D. Carroll", "Terry T. Cwik"], "http://dl.acm.org/citation.cfm?id=809167", 5, "dac", 1977]], "B. D. Carroll": [0, ["CDL - A tool for concurrent hardware and software development", ["J. Robert Heath", "B. D. Carroll", "Terry T. Cwik"], "http://dl.acm.org/citation.cfm?id=809167", 5, "dac", 1977]], "Terry T. Cwik": [0, ["CDL - A tool for concurrent hardware and software development", ["J. Robert Heath", "B. D. Carroll", "Terry T. Cwik"], "http://dl.acm.org/citation.cfm?id=809167", 5, "dac", 1977]], "Freddie M. Christley": [0, ["Thick film substrate (Micropackage) design utilizing interactive Computer Aided Design systems", ["Freddie M. Christley"], "http://dl.acm.org/citation.cfm?id=809168", 10, "dac", 1977]], "M. Correia": [0, ["Introduction to an LSI test system", ["M. Correia", "F. B. Petrini"], "http://dl.acm.org/citation.cfm?id=809169", 2, "dac", 1977]], "F. B. Petrini": [0, ["Introduction to an LSI test system", ["M. Correia", "F. B. Petrini"], "http://dl.acm.org/citation.cfm?id=809169", 2, "dac", 1977]], "Edward B. Eichelberger": [0, ["A logic design structure for LSI testability", ["Edward B. Eichelberger", "Thomas W. Williams"], "http://dl.acm.org/citation.cfm?id=809170", 7, "dac", 1977]], "Thomas W. Williams": [0, ["A logic design structure for LSI testability", ["Edward B. Eichelberger", "Thomas W. Williams"], "http://dl.acm.org/citation.cfm?id=809170", 7, "dac", 1977]], "Humbert C. Godoy": [0, ["Automatic checking of logic design structures For compliance with testability ground rules", ["Humbert C. Godoy", "G. B. Franklin", "Peter S. Bottorff"], "http://dl.acm.org/citation.cfm?id=809171", 10, "dac", 1977]], "G. B. Franklin": [0, ["Automatic checking of logic design structures For compliance with testability ground rules", ["Humbert C. Godoy", "G. B. Franklin", "Peter S. Bottorff"], "http://dl.acm.org/citation.cfm?id=809171", 10, "dac", 1977]], "Peter S. Bottorff": [0, ["Automatic checking of logic design structures For compliance with testability ground rules", ["Humbert C. Godoy", "G. B. Franklin", "Peter S. Bottorff"], "http://dl.acm.org/citation.cfm?id=809171", 10, "dac", 1977], ["Test generation for large logic networks", ["Peter S. Bottorff", "Richard E. France", "N. H. Garges", "E. J. Orosz"], "http://dl.acm.org/citation.cfm?id=809172", 7, "dac", 1977]], "Richard E. France": [0, ["Test generation for large logic networks", ["Peter S. Bottorff", "Richard E. France", "N. H. Garges", "E. J. Orosz"], "http://dl.acm.org/citation.cfm?id=809172", 7, "dac", 1977]], "N. H. Garges": [0, ["Test generation for large logic networks", ["Peter S. Bottorff", "Richard E. France", "N. H. Garges", "E. J. Orosz"], "http://dl.acm.org/citation.cfm?id=809172", 7, "dac", 1977]], "E. J. Orosz": [0, ["Test generation for large logic networks", ["Peter S. Bottorff", "Richard E. France", "N. H. Garges", "E. J. Orosz"], "http://dl.acm.org/citation.cfm?id=809172", 7, "dac", 1977]], "E. R. Hsieh": [0, ["Delay test generation", ["E. R. Hsieh", "Robert A. Rasmussen", "L. J. Vidunas", "W. T. Davis"], "http://dl.acm.org/citation.cfm?id=809173", 6, "dac", 1977]], "Robert A. Rasmussen": [0, ["Delay test generation", ["E. R. Hsieh", "Robert A. Rasmussen", "L. J. Vidunas", "W. T. Davis"], "http://dl.acm.org/citation.cfm?id=809173", 6, "dac", 1977]], "L. J. Vidunas": [0, ["Delay test generation", ["E. R. Hsieh", "Robert A. Rasmussen", "L. J. Vidunas", "W. T. Davis"], "http://dl.acm.org/citation.cfm?id=809173", 6, "dac", 1977]], "W. T. Davis": [0, ["Delay test generation", ["E. R. Hsieh", "Robert A. Rasmussen", "L. J. Vidunas", "W. T. Davis"], "http://dl.acm.org/citation.cfm?id=809173", 6, "dac", 1977]], "Thomas M. Storey": [0, ["Delay test simulation", ["Thomas M. Storey", "J. W. Barry"], "http://dl.acm.org/citation.cfm?id=809174", 3, "dac", 1977]], "J. W. Barry": [0, ["Delay test simulation", ["Thomas M. Storey", "J. W. Barry"], "http://dl.acm.org/citation.cfm?id=809174", 3, "dac", 1977]]}